
Motor_bridge.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018aa8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000072c  08018c38  08018c38  00019c38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019364  08019364  0001b1f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08019364  08019364  0001a364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801936c  0801936c  0001b1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801936c  0801936c  0001a36c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08019370  08019370  0001a370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  08019374  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001b1f8  2**0
                  CONTENTS
 10 .bss          000115a0  200001f8  200001f8  0001b1f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000c00  20011798  20011798  0001b1f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001b1f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00038a02  00000000  00000000  0001b228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008e95  00000000  00000000  00053c2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000028e8  00000000  00000000  0005cac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001f48  00000000  00000000  0005f3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002f023  00000000  00000000  000612f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003f496  00000000  00000000  00090313  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f412a  00000000  00000000  000cf7a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001c38d3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000bdb4  00000000  00000000  001c3918  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  001cf6cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08018c20 	.word	0x08018c20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	08018c20 	.word	0x08018c20

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001026:	463b      	mov	r3, r7
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001032:	4b28      	ldr	r3, [pc, #160]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 8001034:	4a28      	ldr	r2, [pc, #160]	@ (80010d8 <MX_ADC1_Init+0xb8>)
 8001036:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001038:	4b26      	ldr	r3, [pc, #152]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 800103a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800103e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001040:	4b24      	ldr	r3, [pc, #144]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001046:	4b23      	ldr	r3, [pc, #140]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 8001048:	2201      	movs	r2, #1
 800104a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800104c:	4b21      	ldr	r3, [pc, #132]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 800104e:	2201      	movs	r2, #1
 8001050:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001052:	4b20      	ldr	r3, [pc, #128]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 8001054:	2200      	movs	r2, #0
 8001056:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800105a:	4b1e      	ldr	r3, [pc, #120]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 800105c:	2200      	movs	r2, #0
 800105e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001060:	4b1c      	ldr	r3, [pc, #112]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 8001062:	4a1e      	ldr	r2, [pc, #120]	@ (80010dc <MX_ADC1_Init+0xbc>)
 8001064:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001066:	4b1b      	ldr	r3, [pc, #108]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 8001068:	2200      	movs	r2, #0
 800106a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 800106c:	4b19      	ldr	r3, [pc, #100]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 800106e:	2202      	movs	r2, #2
 8001070:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001072:	4b18      	ldr	r3, [pc, #96]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 8001074:	2201      	movs	r2, #1
 8001076:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800107a:	4b16      	ldr	r3, [pc, #88]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 800107c:	2200      	movs	r2, #0
 800107e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001080:	4814      	ldr	r0, [pc, #80]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 8001082:	f001 fbc9 	bl	8002818 <HAL_ADC_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800108c:	f000 ff4e 	bl	8001f2c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001090:	2308      	movs	r3, #8
 8001092:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001094:	2301      	movs	r3, #1
 8001096:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001098:	2306      	movs	r3, #6
 800109a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109c:	463b      	mov	r3, r7
 800109e:	4619      	mov	r1, r3
 80010a0:	480c      	ldr	r0, [pc, #48]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 80010a2:	f001 fd2f 	bl	8002b04 <HAL_ADC_ConfigChannel>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010ac:	f000 ff3e 	bl	8001f2c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80010b0:	2309      	movs	r3, #9
 80010b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80010b4:	2302      	movs	r3, #2
 80010b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b8:	463b      	mov	r3, r7
 80010ba:	4619      	mov	r1, r3
 80010bc:	4805      	ldr	r0, [pc, #20]	@ (80010d4 <MX_ADC1_Init+0xb4>)
 80010be:	f001 fd21 	bl	8002b04 <HAL_ADC_ConfigChannel>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010c8:	f000 ff30 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010cc:	bf00      	nop
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000214 	.word	0x20000214
 80010d8:	40012000 	.word	0x40012000
 80010dc:	0f000001 	.word	0x0f000001

080010e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08a      	sub	sp, #40	@ 0x28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e8:	f107 0314 	add.w	r3, r7, #20
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a2f      	ldr	r2, [pc, #188]	@ (80011bc <HAL_ADC_MspInit+0xdc>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d157      	bne.n	80011b2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	4b2e      	ldr	r3, [pc, #184]	@ (80011c0 <HAL_ADC_MspInit+0xe0>)
 8001108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110a:	4a2d      	ldr	r2, [pc, #180]	@ (80011c0 <HAL_ADC_MspInit+0xe0>)
 800110c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001110:	6453      	str	r3, [r2, #68]	@ 0x44
 8001112:	4b2b      	ldr	r3, [pc, #172]	@ (80011c0 <HAL_ADC_MspInit+0xe0>)
 8001114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800111a:	613b      	str	r3, [r7, #16]
 800111c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	4b27      	ldr	r3, [pc, #156]	@ (80011c0 <HAL_ADC_MspInit+0xe0>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	4a26      	ldr	r2, [pc, #152]	@ (80011c0 <HAL_ADC_MspInit+0xe0>)
 8001128:	f043 0302 	orr.w	r3, r3, #2
 800112c:	6313      	str	r3, [r2, #48]	@ 0x30
 800112e:	4b24      	ldr	r3, [pc, #144]	@ (80011c0 <HAL_ADC_MspInit+0xe0>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ADC_Joystick_x_Pin|ADC_Joystick_y_Pin;
 800113a:	2303      	movs	r3, #3
 800113c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800113e:	2303      	movs	r3, #3
 8001140:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	4619      	mov	r1, r3
 800114c:	481d      	ldr	r0, [pc, #116]	@ (80011c4 <HAL_ADC_MspInit+0xe4>)
 800114e:	f002 fc69 	bl	8003a24 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001152:	4b1d      	ldr	r3, [pc, #116]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 8001154:	4a1d      	ldr	r2, [pc, #116]	@ (80011cc <HAL_ADC_MspInit+0xec>)
 8001156:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001158:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 800115a:	2200      	movs	r2, #0
 800115c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800115e:	4b1a      	ldr	r3, [pc, #104]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001164:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 8001166:	2200      	movs	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800116a:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 800116c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001170:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001172:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 8001174:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001178:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800117a:	4b13      	ldr	r3, [pc, #76]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 800117c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001180:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001182:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 8001184:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001188:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800118a:	4b0f      	ldr	r3, [pc, #60]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 800118c:	2200      	movs	r2, #0
 800118e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001190:	4b0d      	ldr	r3, [pc, #52]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 8001192:	2200      	movs	r2, #0
 8001194:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001196:	480c      	ldr	r0, [pc, #48]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 8001198:	f002 f836 	bl	8003208 <HAL_DMA_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80011a2:	f000 fec3 	bl	8001f2c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a07      	ldr	r2, [pc, #28]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 80011aa:	639a      	str	r2, [r3, #56]	@ 0x38
 80011ac:	4a06      	ldr	r2, [pc, #24]	@ (80011c8 <HAL_ADC_MspInit+0xe8>)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011b2:	bf00      	nop
 80011b4:	3728      	adds	r7, #40	@ 0x28
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40012000 	.word	0x40012000
 80011c0:	40023800 	.word	0x40023800
 80011c4:	40020400 	.word	0x40020400
 80011c8:	2000025c 	.word	0x2000025c
 80011cc:	40026410 	.word	0x40026410

080011d0 <Host_ros_init>:
#include <stdio.h>

#include "Agv_core/error_codes/error_common.h"
#include "usart.h"

int Host_ros_init(AgvHostRosCfg* host_ros_cfg) {
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
    host_ros_cfg->uart_cfg.huart = &huart2;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4a18      	ldr	r2, [pc, #96]	@ (800123c <Host_ros_init+0x6c>)
 80011dc:	601a      	str	r2, [r3, #0]
    host_ros_cfg->uart_cfg.baudrate = huart2.Init.BaudRate;
 80011de:	4b17      	ldr	r3, [pc, #92]	@ (800123c <Host_ros_init+0x6c>)
 80011e0:	685a      	ldr	r2, [r3, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	605a      	str	r2, [r3, #4]
    host_ros_cfg->uart_cfg.max_data_len = 256;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011ec:	609a      	str	r2, [r3, #8]
    host_ros_cfg->uart_cfg.operation_timeout_ms = 1000;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80011f4:	60da      	str	r2, [r3, #12]
    host_ros_cfg->uart_cfg.queue_len = 20;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2214      	movs	r2, #20
 80011fa:	611a      	str	r2, [r3, #16]

    host_ros_cfg->rosFmt_cfg.crc_cfg.crc_init = 0x00;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	845a      	strh	r2, [r3, #34]	@ 0x22
    host_ros_cfg->rosFmt_cfg.crc_cfg.crc_poly = 0x07;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2207      	movs	r2, #7
 8001206:	841a      	strh	r2, [r3, #32]
    host_ros_cfg->rosFmt_cfg.header0 = 0x55;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2255      	movs	r2, #85	@ 0x55
 800120c:	829a      	strh	r2, [r3, #20]
    host_ros_cfg->rosFmt_cfg.header1 = 0xAA;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	22aa      	movs	r2, #170	@ 0xaa
 8001212:	82da      	strh	r2, [r3, #22]
    host_ros_cfg->rosFmt_cfg.tail0 = 0x0D;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	220d      	movs	r2, #13
 8001218:	831a      	strh	r2, [r3, #24]
    host_ros_cfg->rosFmt_cfg.tail1 = 0x0A;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	220a      	movs	r2, #10
 800121e:	835a      	strh	r2, [r3, #26]
    host_ros_cfg->rosFmt_cfg.max_frame_len = 256;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001226:	61da      	str	r2, [r3, #28]

    host_ros_cfg->prtcl_host_cfg.max_payload_len = 128;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2280      	movs	r2, #128	@ 0x80
 800122c:	625a      	str	r2, [r3, #36]	@ 0x24

    return 0;
 800122e:	2300      	movs	r3, #0
}
 8001230:	4618      	mov	r0, r3
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	20000550 	.word	0x20000550

08001240 <Motor_blvr_init>:

int Motor_blvr_init(AgvMotorBlvrConfig* blvr_cfg) {
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
    blvr_cfg->axis_count = 4;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2204      	movs	r2, #4
 800124c:	659a      	str	r2, [r3, #88]	@ 0x58

    blvr_cfg->gearRatio_motor_to_wheel = 30;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a34      	ldr	r2, [pc, #208]	@ (8001324 <Motor_blvr_init+0xe4>)
 8001252:	665a      	str	r2, [r3, #100]	@ 0x64
    blvr_cfg->unit_step_degree = 0.01;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a34      	ldr	r2, [pc, #208]	@ (8001328 <Motor_blvr_init+0xe8>)
 8001258:	65da      	str	r2, [r3, #92]	@ 0x5c
    blvr_cfg->unit_vel_rpm = 1;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001260:	661a      	str	r2, [r3, #96]	@ 0x60

    blvr_cfg->uart_cfg.huart = &huart3;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a31      	ldr	r2, [pc, #196]	@ (800132c <Motor_blvr_init+0xec>)
 8001266:	601a      	str	r2, [r3, #0]
    blvr_cfg->uart_cfg.baudrate = huart3.Init.BaudRate;
 8001268:	4b30      	ldr	r3, [pc, #192]	@ (800132c <Motor_blvr_init+0xec>)
 800126a:	685a      	ldr	r2, [r3, #4]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	605a      	str	r2, [r3, #4]
    blvr_cfg->uart_cfg.max_data_len = 512;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001276:	609a      	str	r2, [r3, #8]
    blvr_cfg->uart_cfg.operation_timeout_ms = 1000;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800127e:	60da      	str	r2, [r3, #12]

    blvr_cfg->modbus_cfg.crc_cfg.crc_init = (uint16_t)0xFFFFu;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001286:	835a      	strh	r2, [r3, #26]
    blvr_cfg->modbus_cfg.crc_cfg.crc_poly = (uint16_t)0xA001u;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	f24a 0201 	movw	r2, #40961	@ 0xa001
 800128e:	831a      	strh	r2, [r3, #24]
    blvr_cfg->modbus_cfg.max_frame_len = 500;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001296:	615a      	str	r2, [r3, #20]

    blvr_cfg->prtcl_blvr_cfg.axis_count = blvr_cfg->axis_count;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	629a      	str	r2, [r3, #40]	@ 0x28
    blvr_cfg->prtcl_blvr_cfg.byte_per_rgstr = 2;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2202      	movs	r2, #2
 80012a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    blvr_cfg->prtcl_blvr_cfg.max_payload_len = 400;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80012ac:	625a      	str	r2, [r3, #36]	@ 0x24
    blvr_cfg->prtcl_blvr_cfg.num_read_cmd = 4;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2204      	movs	r2, #4
 80012b2:	635a      	str	r2, [r3, #52]	@ 0x34
    blvr_cfg->prtcl_blvr_cfg.num_write_cmd = 5;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2205      	movs	r2, #5
 80012b8:	639a      	str	r2, [r3, #56]	@ 0x38
    blvr_cfg->prtcl_blvr_cfg.operation_trigger = (int32_t)0x01;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2201      	movs	r2, #1
 80012be:	641a      	str	r2, [r3, #64]	@ 0x40
    blvr_cfg->prtcl_blvr_cfg.operation_type = (int32_t)0x10;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2210      	movs	r2, #16
 80012c4:	63da      	str	r2, [r3, #60]	@ 0x3c
    blvr_cfg->prtcl_blvr_cfg.reg_address_read.driver_status = (uint16_t)10;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	220a      	movs	r2, #10
 80012ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    blvr_cfg->prtcl_blvr_cfg.reg_address_read.real_pos = (uint16_t)12;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	220c      	movs	r2, #12
 80012d2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    blvr_cfg->prtcl_blvr_cfg.reg_address_read.real_vel = (uint16_t)14;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	220e      	movs	r2, #14
 80012da:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    blvr_cfg->prtcl_blvr_cfg.reg_address_read.present_alarm = (uint16_t)16;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2210      	movs	r2, #16
 80012e2:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    blvr_cfg->prtcl_blvr_cfg.reg_address_write.cmd_vel = (uint16_t)0;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2200      	movs	r2, #0
 80012ea:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    blvr_cfg->prtcl_blvr_cfg.reg_address_write.cmd_acc = (uint16_t)2;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2202      	movs	r2, #2
 80012f2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
    blvr_cfg->prtcl_blvr_cfg.reg_address_write.cmd_dec = (uint16_t)4;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2204      	movs	r2, #4
 80012fa:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    blvr_cfg->prtcl_blvr_cfg.reg_address_write.cmd_op = (uint16_t)6;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2206      	movs	r2, #6
 8001302:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    blvr_cfg->prtcl_blvr_cfg.reg_address_write.cmd_trg = (uint16_t)8;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2208      	movs	r2, #8
 800130a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    blvr_cfg->prtcl_blvr_cfg.shared_id = (uint16_t)0x0F;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	220f      	movs	r2, #15
 8001312:	841a      	strh	r2, [r3, #32]

    return 0;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	41f00000 	.word	0x41f00000
 8001328:	3c23d70a 	.word	0x3c23d70a
 800132c:	20000598 	.word	0x20000598

08001330 <Kinematic_Mecanum_init>:

int Kinematic_Mecanum_init(AgvKineMecanumConfig* mecanum_cfg) {
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
    mecanum_cfg->wheel_radius = 0.076;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a07      	ldr	r2, [pc, #28]	@ (8001358 <Kinematic_Mecanum_init+0x28>)
 800133c:	601a      	str	r2, [r3, #0]
    mecanum_cfg->W = 0.259;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a06      	ldr	r2, [pc, #24]	@ (800135c <Kinematic_Mecanum_init+0x2c>)
 8001342:	609a      	str	r2, [r3, #8]
    mecanum_cfg->L = 0.27;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	4a06      	ldr	r2, [pc, #24]	@ (8001360 <Kinematic_Mecanum_init+0x30>)
 8001348:	605a      	str	r2, [r3, #4]
    return 0;
 800134a:	2300      	movs	r3, #0
}
 800134c:	4618      	mov	r0, r3
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	3d9ba5e3 	.word	0x3d9ba5e3
 800135c:	3e849ba6 	.word	0x3e849ba6
 8001360:	3e8a3d71 	.word	0x3e8a3d71

08001364 <Control_passthrogh_init>:

int Control_passthrogh_init(AgvCtrlPassthroughConfig* passthrough_cfg) {
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
    return 0;
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <Agv_garmin_init>:
// clang-format off
int Agv_garmin_init(AgvCore* agv_core,
                    AgvHostRosCfg* host_ros_cfg, 
                    AgvMotorBlvrConfig* blvr_cfg,
                    AgvKineMecanumConfig* mecanum_cfg, 
                    AgvCtrlPassthroughConfig* passthrough_cfg) {
 800137a:	b580      	push	{r7, lr}
 800137c:	b086      	sub	sp, #24
 800137e:	af02      	add	r7, sp, #8
 8001380:	60f8      	str	r0, [r7, #12]
 8001382:	60b9      	str	r1, [r7, #8]
 8001384:	607a      	str	r2, [r7, #4]
 8001386:	603b      	str	r3, [r7, #0]
    // clang-format on
    Host_ros_init(host_ros_cfg);
 8001388:	68b8      	ldr	r0, [r7, #8]
 800138a:	f7ff ff21 	bl	80011d0 <Host_ros_init>
    Motor_blvr_init(blvr_cfg);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f7ff ff56 	bl	8001240 <Motor_blvr_init>
    Kinematic_Mecanum_init(mecanum_cfg);
 8001394:	6838      	ldr	r0, [r7, #0]
 8001396:	f7ff ffcb 	bl	8001330 <Kinematic_Mecanum_init>
    Control_passthrogh_init(passthrough_cfg);
 800139a:	69b8      	ldr	r0, [r7, #24]
 800139c:	f7ff ffe2 	bl	8001364 <Control_passthrogh_init>

    Agv_test_create(agv_core, host_ros_cfg, blvr_cfg, mecanum_cfg,
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	9300      	str	r3, [sp, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	68b9      	ldr	r1, [r7, #8]
 80013aa:	68f8      	ldr	r0, [r7, #12]
 80013ac:	f00d fd28 	bl	800ee00 <Agv_test_create>
                    passthrough_cfg);
    return 0;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
	...

080013bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	4b17      	ldr	r3, [pc, #92]	@ (8001424 <MX_DMA_Init+0x68>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	4a16      	ldr	r2, [pc, #88]	@ (8001424 <MX_DMA_Init+0x68>)
 80013cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d2:	4b14      	ldr	r3, [pc, #80]	@ (8001424 <MX_DMA_Init+0x68>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	603b      	str	r3, [r7, #0]
 80013e2:	4b10      	ldr	r3, [pc, #64]	@ (8001424 <MX_DMA_Init+0x68>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001424 <MX_DMA_Init+0x68>)
 80013e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001424 <MX_DMA_Init+0x68>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80013fa:	2200      	movs	r2, #0
 80013fc:	2105      	movs	r1, #5
 80013fe:	2010      	movs	r0, #16
 8001400:	f001 fed8 	bl	80031b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001404:	2010      	movs	r0, #16
 8001406:	f001 fef1 	bl	80031ec <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	2105      	movs	r1, #5
 800140e:	2038      	movs	r0, #56	@ 0x38
 8001410:	f001 fed0 	bl	80031b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001414:	2038      	movs	r0, #56	@ 0x38
 8001416:	f001 fee9 	bl	80031ec <HAL_NVIC_EnableIRQ>

}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40023800 	.word	0x40023800

08001428 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* creation of defaultTask */
    defaultTaskHandle =
        osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800142c:	4a10      	ldr	r2, [pc, #64]	@ (8001470 <MX_FREERTOS_Init+0x48>)
 800142e:	2100      	movs	r1, #0
 8001430:	4810      	ldr	r0, [pc, #64]	@ (8001474 <MX_FREERTOS_Init+0x4c>)
 8001432:	f00f f92f 	bl	8010694 <osThreadNew>
 8001436:	4603      	mov	r3, r0
    defaultTaskHandle =
 8001438:	4a0f      	ldr	r2, [pc, #60]	@ (8001478 <MX_FREERTOS_Init+0x50>)
 800143a:	6013      	str	r3, [r2, #0]

    /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
    odomTaskHandle = osThreadNew(StartSendOdomTask, NULL, &odomTask_attributes);
 800143c:	4a0f      	ldr	r2, [pc, #60]	@ (800147c <MX_FREERTOS_Init+0x54>)
 800143e:	2100      	movs	r1, #0
 8001440:	480f      	ldr	r0, [pc, #60]	@ (8001480 <MX_FREERTOS_Init+0x58>)
 8001442:	f00f f927 	bl	8010694 <osThreadNew>
 8001446:	4603      	mov	r3, r0
 8001448:	4a0e      	ldr	r2, [pc, #56]	@ (8001484 <MX_FREERTOS_Init+0x5c>)
 800144a:	6013      	str	r3, [r2, #0]
    hostMsgTaskHandle =
        osThreadNew(OnHostMsgTask, NULL, &hostMsgTask_attributes);
 800144c:	4a0e      	ldr	r2, [pc, #56]	@ (8001488 <MX_FREERTOS_Init+0x60>)
 800144e:	2100      	movs	r1, #0
 8001450:	480e      	ldr	r0, [pc, #56]	@ (800148c <MX_FREERTOS_Init+0x64>)
 8001452:	f00f f91f 	bl	8010694 <osThreadNew>
 8001456:	4603      	mov	r3, r0
    hostMsgTaskHandle =
 8001458:	4a0d      	ldr	r2, [pc, #52]	@ (8001490 <MX_FREERTOS_Init+0x68>)
 800145a:	6013      	str	r3, [r2, #0]
    joystickTaskHandle =
        osThreadNew(joystickTask, NULL, &joystickTask_attributes);
 800145c:	4a0d      	ldr	r2, [pc, #52]	@ (8001494 <MX_FREERTOS_Init+0x6c>)
 800145e:	2100      	movs	r1, #0
 8001460:	480d      	ldr	r0, [pc, #52]	@ (8001498 <MX_FREERTOS_Init+0x70>)
 8001462:	f00f f917 	bl	8010694 <osThreadNew>
 8001466:	4603      	mov	r3, r0
    joystickTaskHandle =
 8001468:	4a0c      	ldr	r2, [pc, #48]	@ (800149c <MX_FREERTOS_Init+0x74>)
 800146a:	6013      	str	r3, [r2, #0]
    /* USER CODE END RTOS_THREADS */

    /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
    /* USER CODE END RTOS_EVENTS */
}
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}
 8001470:	08018ef8 	.word	0x08018ef8
 8001474:	080014a1 	.word	0x080014a1
 8001478:	200002cc 	.word	0x200002cc
 800147c:	08018e8c 	.word	0x08018e8c
 8001480:	080014e1 	.word	0x080014e1
 8001484:	200002c0 	.word	0x200002c0
 8001488:	08018eb0 	.word	0x08018eb0
 800148c:	08001565 	.word	0x08001565
 8001490:	200002c4 	.word	0x200002c4
 8001494:	08018ed4 	.word	0x08018ed4
 8001498:	08001589 	.word	0x08001589
 800149c:	200002c8 	.word	0x200002c8

080014a0 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void* argument) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
    /* init code for USB_HOST */
    MX_USB_HOST_Init();
 80014a8:	f012 fb5e 	bl	8013b68 <MX_USB_HOST_Init>
    /* USER CODE BEGIN StartDefaultTask */
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 80014ac:	2001      	movs	r0, #1
 80014ae:	f00f f983 	bl	80107b8 <osDelay>
 80014b2:	e7fb      	b.n	80014ac <StartDefaultTask+0xc>

080014b4 <AGV_attach_core_task>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

int AGV_attach_core_task(AgvCore* agv_core) {
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
    if (!agv_core) return -1;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d102      	bne.n	80014c8 <AGV_attach_core_task+0x14>
 80014c2:	f04f 33ff 	mov.w	r3, #4294967295
 80014c6:	e003      	b.n	80014d0 <AGV_attach_core_task+0x1c>
    s_agv_core = agv_core;
 80014c8:	4a04      	ldr	r2, [pc, #16]	@ (80014dc <AGV_attach_core_task+0x28>)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6013      	str	r3, [r2, #0]
    return 0;
 80014ce:	2300      	movs	r3, #0
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	200002bc 	.word	0x200002bc

080014e0 <StartSendOdomTask>:

void StartSendOdomTask(void* argument) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	@ 0x28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
    int send_count = 0;
 80014e8:	2300      	movs	r3, #0
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
    printf("Start sending odom ...\n");
 80014ec:	4817      	ldr	r0, [pc, #92]	@ (800154c <StartSendOdomTask+0x6c>)
 80014ee:	f013 fe81 	bl	80151f4 <puts>
    for (;;) {
        Odometry odom;
        odom.pose.x = 1.0;
 80014f2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014f6:	60bb      	str	r3, [r7, #8]
        odom.pose.y = 2.0;
 80014f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80014fc:	60fb      	str	r3, [r7, #12]
        odom.pose.yaw = 3.0;
 80014fe:	4b14      	ldr	r3, [pc, #80]	@ (8001550 <StartSendOdomTask+0x70>)
 8001500:	613b      	str	r3, [r7, #16]
        int code = s_agv_core->host_communication_base.send_odom(
 8001502:	4b14      	ldr	r3, [pc, #80]	@ (8001554 <StartSendOdomTask+0x74>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
            &s_agv_core->host_communication_base, &odom);
 8001508:	4a12      	ldr	r2, [pc, #72]	@ (8001554 <StartSendOdomTask+0x74>)
 800150a:	6812      	ldr	r2, [r2, #0]
 800150c:	324c      	adds	r2, #76	@ 0x4c
        int code = s_agv_core->host_communication_base.send_odom(
 800150e:	f107 0108 	add.w	r1, r7, #8
 8001512:	4610      	mov	r0, r2
 8001514:	4798      	blx	r3
 8001516:	6238      	str	r0, [r7, #32]
        if (code == AGV_OK)
 8001518:	6a3b      	ldr	r3, [r7, #32]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d107      	bne.n	800152e <StartSendOdomTask+0x4e>
            printf("Odom sent %d \n", send_count++);
 800151e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001520:	1c5a      	adds	r2, r3, #1
 8001522:	627a      	str	r2, [r7, #36]	@ 0x24
 8001524:	4619      	mov	r1, r3
 8001526:	480c      	ldr	r0, [pc, #48]	@ (8001558 <StartSendOdomTask+0x78>)
 8001528:	f013 fdf4 	bl	8015114 <iprintf>
 800152c:	e003      	b.n	8001536 <StartSendOdomTask+0x56>
        else
            printf("error code: %d", code);
 800152e:	6a39      	ldr	r1, [r7, #32]
 8001530:	480a      	ldr	r0, [pc, #40]	@ (800155c <StartSendOdomTask+0x7c>)
 8001532:	f013 fdef 	bl	8015114 <iprintf>
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001536:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800153a:	4809      	ldr	r0, [pc, #36]	@ (8001560 <StartSendOdomTask+0x80>)
 800153c:	f002 fc3f 	bl	8003dbe <HAL_GPIO_TogglePin>
        osDelay(5000);
 8001540:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001544:	f00f f938 	bl	80107b8 <osDelay>
    for (;;) {
 8001548:	e7d3      	b.n	80014f2 <StartSendOdomTask+0x12>
 800154a:	bf00      	nop
 800154c:	08018c6c 	.word	0x08018c6c
 8001550:	40400000 	.word	0x40400000
 8001554:	200002bc 	.word	0x200002bc
 8001558:	08018c84 	.word	0x08018c84
 800155c:	08018c94 	.word	0x08018c94
 8001560:	40020c00 	.word	0x40020c00

08001564 <OnHostMsgTask>:
    }
}

void OnHostMsgTask(void* argument) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
    for (;;) {
        int code =
            s_agv_core->host_communication_base.process_pending_msg_to_buffer(
 800156c:	4b05      	ldr	r3, [pc, #20]	@ (8001584 <OnHostMsgTask+0x20>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                &s_agv_core->host_communication_base);
 8001572:	4a04      	ldr	r2, [pc, #16]	@ (8001584 <OnHostMsgTask+0x20>)
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	324c      	adds	r2, #76	@ 0x4c
            s_agv_core->host_communication_base.process_pending_msg_to_buffer(
 8001578:	4610      	mov	r0, r2
 800157a:	4798      	blx	r3
 800157c:	60f8      	str	r0, [r7, #12]
    for (;;) {
 800157e:	bf00      	nop
 8001580:	e7f4      	b.n	800156c <OnHostMsgTask+0x8>
 8001582:	bf00      	nop
 8001584:	200002bc 	.word	0x200002bc

08001588 <joystickTask>:
    }
}

void joystickTask(void* argument) {
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
    Joystick_Init(&hadc1);
 8001590:	4809      	ldr	r0, [pc, #36]	@ (80015b8 <joystickTask+0x30>)
 8001592:	f000 fa51 	bl	8001a38 <Joystick_Init>
    JoystickCmd cmd;
    printf("Start updating joystick...\n");
 8001596:	4809      	ldr	r0, [pc, #36]	@ (80015bc <joystickTask+0x34>)
 8001598:	f013 fe2c 	bl	80151f4 <puts>
    for (;;) {
        uint32_t now = xTaskGetTickCount() * portTICK_PERIOD_MS;
 800159c:	f010 fe0a 	bl	80121b4 <xTaskGetTickCount>
 80015a0:	61f8      	str	r0, [r7, #28]
        Joystick_Update(&cmd, now);
 80015a2:	f107 030c 	add.w	r3, r7, #12
 80015a6:	69f9      	ldr	r1, [r7, #28]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f000 faa3 	bl	8001af4 <Joystick_Update>

        // if (cmd.has_cmd) printf("cmd: %f, %f, %f \n", cmd.vx, cmd.vy,
        // cmd.vyaw);

        osDelay(20);  // 100 Hz
 80015ae:	2014      	movs	r0, #20
 80015b0:	f00f f902 	bl	80107b8 <osDelay>
    for (;;) {
 80015b4:	bf00      	nop
 80015b6:	e7f1      	b.n	800159c <joystickTask+0x14>
 80015b8:	20000214 	.word	0x20000214
 80015bc:	08018ca4 	.word	0x08018ca4

080015c0 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08c      	sub	sp, #48	@ 0x30
 80015c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c6:	f107 031c 	add.w	r3, r7, #28
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	60da      	str	r2, [r3, #12]
 80015d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	61bb      	str	r3, [r7, #24]
 80015da:	4b7e      	ldr	r3, [pc, #504]	@ (80017d4 <MX_GPIO_Init+0x214>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	4a7d      	ldr	r2, [pc, #500]	@ (80017d4 <MX_GPIO_Init+0x214>)
 80015e0:	f043 0310 	orr.w	r3, r3, #16
 80015e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e6:	4b7b      	ldr	r3, [pc, #492]	@ (80017d4 <MX_GPIO_Init+0x214>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	f003 0310 	and.w	r3, r3, #16
 80015ee:	61bb      	str	r3, [r7, #24]
 80015f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]
 80015f6:	4b77      	ldr	r3, [pc, #476]	@ (80017d4 <MX_GPIO_Init+0x214>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	4a76      	ldr	r2, [pc, #472]	@ (80017d4 <MX_GPIO_Init+0x214>)
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	6313      	str	r3, [r2, #48]	@ 0x30
 8001602:	4b74      	ldr	r3, [pc, #464]	@ (80017d4 <MX_GPIO_Init+0x214>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	f003 0304 	and.w	r3, r3, #4
 800160a:	617b      	str	r3, [r7, #20]
 800160c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	613b      	str	r3, [r7, #16]
 8001612:	4b70      	ldr	r3, [pc, #448]	@ (80017d4 <MX_GPIO_Init+0x214>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	4a6f      	ldr	r2, [pc, #444]	@ (80017d4 <MX_GPIO_Init+0x214>)
 8001618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800161c:	6313      	str	r3, [r2, #48]	@ 0x30
 800161e:	4b6d      	ldr	r3, [pc, #436]	@ (80017d4 <MX_GPIO_Init+0x214>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	4b69      	ldr	r3, [pc, #420]	@ (80017d4 <MX_GPIO_Init+0x214>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	4a68      	ldr	r2, [pc, #416]	@ (80017d4 <MX_GPIO_Init+0x214>)
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	6313      	str	r3, [r2, #48]	@ 0x30
 800163a:	4b66      	ldr	r3, [pc, #408]	@ (80017d4 <MX_GPIO_Init+0x214>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	f003 0301 	and.w	r3, r3, #1
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	4b62      	ldr	r3, [pc, #392]	@ (80017d4 <MX_GPIO_Init+0x214>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	4a61      	ldr	r2, [pc, #388]	@ (80017d4 <MX_GPIO_Init+0x214>)
 8001650:	f043 0302 	orr.w	r3, r3, #2
 8001654:	6313      	str	r3, [r2, #48]	@ 0x30
 8001656:	4b5f      	ldr	r3, [pc, #380]	@ (80017d4 <MX_GPIO_Init+0x214>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	4b5b      	ldr	r3, [pc, #364]	@ (80017d4 <MX_GPIO_Init+0x214>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a5a      	ldr	r2, [pc, #360]	@ (80017d4 <MX_GPIO_Init+0x214>)
 800166c:	f043 0308 	orr.w	r3, r3, #8
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b58      	ldr	r3, [pc, #352]	@ (80017d4 <MX_GPIO_Init+0x214>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f003 0308 	and.w	r3, r3, #8
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	2108      	movs	r1, #8
 8001682:	4855      	ldr	r0, [pc, #340]	@ (80017d8 <MX_GPIO_Init+0x218>)
 8001684:	f002 fb82 	bl	8003d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001688:	2201      	movs	r2, #1
 800168a:	2101      	movs	r1, #1
 800168c:	4853      	ldr	r0, [pc, #332]	@ (80017dc <MX_GPIO_Init+0x21c>)
 800168e:	f002 fb7d 	bl	8003d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001692:	2200      	movs	r2, #0
 8001694:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001698:	4851      	ldr	r0, [pc, #324]	@ (80017e0 <MX_GPIO_Init+0x220>)
 800169a:	f002 fb77 	bl	8003d8c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : button_yellow_Pin button_green_Pin */
  GPIO_InitStruct.Pin = button_yellow_Pin|button_green_Pin;
 800169e:	2305      	movs	r3, #5
 80016a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a2:	2300      	movs	r3, #0
 80016a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016a6:	2302      	movs	r3, #2
 80016a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016aa:	f107 031c 	add.w	r3, r7, #28
 80016ae:	4619      	mov	r1, r3
 80016b0:	4849      	ldr	r0, [pc, #292]	@ (80017d8 <MX_GPIO_Init+0x218>)
 80016b2:	f002 f9b7 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80016b6:	2308      	movs	r3, #8
 80016b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ba:	2301      	movs	r3, #1
 80016bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c2:	2300      	movs	r3, #0
 80016c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80016c6:	f107 031c 	add.w	r3, r7, #28
 80016ca:	4619      	mov	r1, r3
 80016cc:	4842      	ldr	r0, [pc, #264]	@ (80017d8 <MX_GPIO_Init+0x218>)
 80016ce:	f002 f9a9 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80016d2:	2301      	movs	r3, #1
 80016d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d6:	2301      	movs	r3, #1
 80016d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016de:	2300      	movs	r3, #0
 80016e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80016e2:	f107 031c 	add.w	r3, r7, #28
 80016e6:	4619      	mov	r1, r3
 80016e8:	483c      	ldr	r0, [pc, #240]	@ (80017dc <MX_GPIO_Init+0x21c>)
 80016ea:	f002 f99b 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80016ee:	2308      	movs	r3, #8
 80016f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f2:	2302      	movs	r3, #2
 80016f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fa:	2300      	movs	r3, #0
 80016fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016fe:	2305      	movs	r3, #5
 8001700:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001702:	f107 031c 	add.w	r3, r7, #28
 8001706:	4619      	mov	r1, r3
 8001708:	4834      	ldr	r0, [pc, #208]	@ (80017dc <MX_GPIO_Init+0x21c>)
 800170a:	f002 f98b 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800170e:	2301      	movs	r3, #1
 8001710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001712:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001716:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800171c:	f107 031c 	add.w	r3, r7, #28
 8001720:	4619      	mov	r1, r3
 8001722:	4830      	ldr	r0, [pc, #192]	@ (80017e4 <MX_GPIO_Init+0x224>)
 8001724:	f002 f97e 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001728:	2304      	movs	r3, #4
 800172a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800172c:	2300      	movs	r3, #0
 800172e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001734:	f107 031c 	add.w	r3, r7, #28
 8001738:	4619      	mov	r1, r3
 800173a:	482b      	ldr	r0, [pc, #172]	@ (80017e8 <MX_GPIO_Init+0x228>)
 800173c:	f002 f972 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : Joystick_switch_Pin Green_button_Pin Yellow_button_Pin */
  GPIO_InitStruct.Pin = Joystick_switch_Pin|Green_button_Pin|Yellow_button_Pin;
 8001740:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001744:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001746:	2300      	movs	r3, #0
 8001748:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800174a:	2301      	movs	r3, #1
 800174c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800174e:	f107 031c 	add.w	r3, r7, #28
 8001752:	4619      	mov	r1, r3
 8001754:	4820      	ldr	r0, [pc, #128]	@ (80017d8 <MX_GPIO_Init+0x218>)
 8001756:	f002 f965 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800175a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800175e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	2302      	movs	r3, #2
 8001762:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001768:	2300      	movs	r3, #0
 800176a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800176c:	2305      	movs	r3, #5
 800176e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001770:	f107 031c 	add.w	r3, r7, #28
 8001774:	4619      	mov	r1, r3
 8001776:	481c      	ldr	r0, [pc, #112]	@ (80017e8 <MX_GPIO_Init+0x228>)
 8001778:	f002 f954 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800177c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001780:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001782:	2301      	movs	r3, #1
 8001784:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	2300      	movs	r3, #0
 800178c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800178e:	f107 031c 	add.w	r3, r7, #28
 8001792:	4619      	mov	r1, r3
 8001794:	4812      	ldr	r0, [pc, #72]	@ (80017e0 <MX_GPIO_Init+0x220>)
 8001796:	f002 f945 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800179a:	2320      	movs	r3, #32
 800179c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800179e:	2300      	movs	r3, #0
 80017a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80017a6:	f107 031c 	add.w	r3, r7, #28
 80017aa:	4619      	mov	r1, r3
 80017ac:	480c      	ldr	r0, [pc, #48]	@ (80017e0 <MX_GPIO_Init+0x220>)
 80017ae:	f002 f939 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80017b2:	2302      	movs	r3, #2
 80017b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80017b6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80017ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f107 031c 	add.w	r3, r7, #28
 80017c4:	4619      	mov	r1, r3
 80017c6:	4804      	ldr	r0, [pc, #16]	@ (80017d8 <MX_GPIO_Init+0x218>)
 80017c8:	f002 f92c 	bl	8003a24 <HAL_GPIO_Init>

}
 80017cc:	bf00      	nop
 80017ce:	3730      	adds	r7, #48	@ 0x30
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40020800 	.word	0x40020800
 80017e0:	40020c00 	.word	0x40020c00
 80017e4:	40020000 	.word	0x40020000
 80017e8:	40020400 	.word	0x40020400

080017ec <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017f0:	4b12      	ldr	r3, [pc, #72]	@ (800183c <MX_I2C1_Init+0x50>)
 80017f2:	4a13      	ldr	r2, [pc, #76]	@ (8001840 <MX_I2C1_Init+0x54>)
 80017f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017f6:	4b11      	ldr	r3, [pc, #68]	@ (800183c <MX_I2C1_Init+0x50>)
 80017f8:	4a12      	ldr	r2, [pc, #72]	@ (8001844 <MX_I2C1_Init+0x58>)
 80017fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017fc:	4b0f      	ldr	r3, [pc, #60]	@ (800183c <MX_I2C1_Init+0x50>)
 80017fe:	2200      	movs	r2, #0
 8001800:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001802:	4b0e      	ldr	r3, [pc, #56]	@ (800183c <MX_I2C1_Init+0x50>)
 8001804:	2200      	movs	r2, #0
 8001806:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001808:	4b0c      	ldr	r3, [pc, #48]	@ (800183c <MX_I2C1_Init+0x50>)
 800180a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800180e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001810:	4b0a      	ldr	r3, [pc, #40]	@ (800183c <MX_I2C1_Init+0x50>)
 8001812:	2200      	movs	r2, #0
 8001814:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001816:	4b09      	ldr	r3, [pc, #36]	@ (800183c <MX_I2C1_Init+0x50>)
 8001818:	2200      	movs	r2, #0
 800181a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800181c:	4b07      	ldr	r3, [pc, #28]	@ (800183c <MX_I2C1_Init+0x50>)
 800181e:	2200      	movs	r2, #0
 8001820:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001822:	4b06      	ldr	r3, [pc, #24]	@ (800183c <MX_I2C1_Init+0x50>)
 8001824:	2200      	movs	r2, #0
 8001826:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001828:	4804      	ldr	r0, [pc, #16]	@ (800183c <MX_I2C1_Init+0x50>)
 800182a:	f004 fbf3 	bl	8006014 <HAL_I2C_Init>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001834:	f000 fb7a 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}
 800183c:	200002d0 	.word	0x200002d0
 8001840:	40005400 	.word	0x40005400
 8001844:	000186a0 	.word	0x000186a0

08001848 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08a      	sub	sp, #40	@ 0x28
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a19      	ldr	r2, [pc, #100]	@ (80018cc <HAL_I2C_MspInit+0x84>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d12c      	bne.n	80018c4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	4b18      	ldr	r3, [pc, #96]	@ (80018d0 <HAL_I2C_MspInit+0x88>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	4a17      	ldr	r2, [pc, #92]	@ (80018d0 <HAL_I2C_MspInit+0x88>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	6313      	str	r3, [r2, #48]	@ 0x30
 800187a:	4b15      	ldr	r3, [pc, #84]	@ (80018d0 <HAL_I2C_MspInit+0x88>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001886:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800188a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800188c:	2312      	movs	r3, #18
 800188e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001890:	2301      	movs	r3, #1
 8001892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001894:	2300      	movs	r3, #0
 8001896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001898:	2304      	movs	r3, #4
 800189a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189c:	f107 0314 	add.w	r3, r7, #20
 80018a0:	4619      	mov	r1, r3
 80018a2:	480c      	ldr	r0, [pc, #48]	@ (80018d4 <HAL_I2C_MspInit+0x8c>)
 80018a4:	f002 f8be 	bl	8003a24 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <HAL_I2C_MspInit+0x88>)
 80018ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b0:	4a07      	ldr	r2, [pc, #28]	@ (80018d0 <HAL_I2C_MspInit+0x88>)
 80018b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80018b8:	4b05      	ldr	r3, [pc, #20]	@ (80018d0 <HAL_I2C_MspInit+0x88>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80018c4:	bf00      	nop
 80018c6:	3728      	adds	r7, #40	@ 0x28
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40005400 	.word	0x40005400
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40020400 	.word	0x40020400

080018d8 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80018dc:	4b13      	ldr	r3, [pc, #76]	@ (800192c <MX_I2S3_Init+0x54>)
 80018de:	4a14      	ldr	r2, [pc, #80]	@ (8001930 <MX_I2S3_Init+0x58>)
 80018e0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80018e2:	4b12      	ldr	r3, [pc, #72]	@ (800192c <MX_I2S3_Init+0x54>)
 80018e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018e8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80018ea:	4b10      	ldr	r3, [pc, #64]	@ (800192c <MX_I2S3_Init+0x54>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80018f0:	4b0e      	ldr	r3, [pc, #56]	@ (800192c <MX_I2S3_Init+0x54>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80018f6:	4b0d      	ldr	r3, [pc, #52]	@ (800192c <MX_I2S3_Init+0x54>)
 80018f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018fc:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80018fe:	4b0b      	ldr	r3, [pc, #44]	@ (800192c <MX_I2S3_Init+0x54>)
 8001900:	4a0c      	ldr	r2, [pc, #48]	@ (8001934 <MX_I2S3_Init+0x5c>)
 8001902:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001904:	4b09      	ldr	r3, [pc, #36]	@ (800192c <MX_I2S3_Init+0x54>)
 8001906:	2200      	movs	r2, #0
 8001908:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800190a:	4b08      	ldr	r3, [pc, #32]	@ (800192c <MX_I2S3_Init+0x54>)
 800190c:	2200      	movs	r2, #0
 800190e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001910:	4b06      	ldr	r3, [pc, #24]	@ (800192c <MX_I2S3_Init+0x54>)
 8001912:	2200      	movs	r2, #0
 8001914:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001916:	4805      	ldr	r0, [pc, #20]	@ (800192c <MX_I2S3_Init+0x54>)
 8001918:	f004 fcc0 	bl	800629c <HAL_I2S_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001922:	f000 fb03 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000324 	.word	0x20000324
 8001930:	40003c00 	.word	0x40003c00
 8001934:	00017700 	.word	0x00017700

08001938 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08e      	sub	sp, #56	@ 0x38
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	60da      	str	r2, [r3, #12]
 800194e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001950:	f107 0314 	add.w	r3, r7, #20
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a31      	ldr	r2, [pc, #196]	@ (8001a28 <HAL_I2S_MspInit+0xf0>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d15a      	bne.n	8001a1e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001968:	2301      	movs	r3, #1
 800196a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800196c:	23c0      	movs	r3, #192	@ 0xc0
 800196e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001970:	2302      	movs	r3, #2
 8001972:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	4618      	mov	r0, r3
 800197a:	f005 fdf9 	bl	8007570 <HAL_RCCEx_PeriphCLKConfig>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001984:	f000 fad2 	bl	8001f2c <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001988:	2300      	movs	r3, #0
 800198a:	613b      	str	r3, [r7, #16]
 800198c:	4b27      	ldr	r3, [pc, #156]	@ (8001a2c <HAL_I2S_MspInit+0xf4>)
 800198e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001990:	4a26      	ldr	r2, [pc, #152]	@ (8001a2c <HAL_I2S_MspInit+0xf4>)
 8001992:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001996:	6413      	str	r3, [r2, #64]	@ 0x40
 8001998:	4b24      	ldr	r3, [pc, #144]	@ (8001a2c <HAL_I2S_MspInit+0xf4>)
 800199a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a4:	2300      	movs	r3, #0
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	4b20      	ldr	r3, [pc, #128]	@ (8001a2c <HAL_I2S_MspInit+0xf4>)
 80019aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ac:	4a1f      	ldr	r2, [pc, #124]	@ (8001a2c <HAL_I2S_MspInit+0xf4>)
 80019ae:	f043 0301 	orr.w	r3, r3, #1
 80019b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a2c <HAL_I2S_MspInit+0xf4>)
 80019b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c0:	2300      	movs	r3, #0
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	4b19      	ldr	r3, [pc, #100]	@ (8001a2c <HAL_I2S_MspInit+0xf4>)
 80019c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c8:	4a18      	ldr	r2, [pc, #96]	@ (8001a2c <HAL_I2S_MspInit+0xf4>)
 80019ca:	f043 0304 	orr.w	r3, r3, #4
 80019ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d0:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <HAL_I2S_MspInit+0xf4>)
 80019d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d4:	f003 0304 	and.w	r3, r3, #4
 80019d8:	60bb      	str	r3, [r7, #8]
 80019da:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80019dc:	2310      	movs	r3, #16
 80019de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e0:	2302      	movs	r3, #2
 80019e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e8:	2300      	movs	r3, #0
 80019ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019ec:	2306      	movs	r3, #6
 80019ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80019f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f4:	4619      	mov	r1, r3
 80019f6:	480e      	ldr	r0, [pc, #56]	@ (8001a30 <HAL_I2S_MspInit+0xf8>)
 80019f8:	f002 f814 	bl	8003a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80019fc:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001a00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a02:	2302      	movs	r3, #2
 8001a04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	2300      	movs	r3, #0
 8001a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a0e:	2306      	movs	r3, #6
 8001a10:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a16:	4619      	mov	r1, r3
 8001a18:	4806      	ldr	r0, [pc, #24]	@ (8001a34 <HAL_I2S_MspInit+0xfc>)
 8001a1a:	f002 f803 	bl	8003a24 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001a1e:	bf00      	nop
 8001a20:	3738      	adds	r7, #56	@ 0x38
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40003c00 	.word	0x40003c00
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	40020000 	.word	0x40020000
 8001a34:	40020800 	.word	0x40020800

08001a38 <Joystick_Init>:
    uint32_t last_active_ms;
} JoystickState;

static JoystickState state;

void Joystick_Init(ADC_HandleTypeDef* hadc) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start_DMA(hadc, (uint32_t*)adc_buf, 2);
 8001a40:	2202      	movs	r2, #2
 8001a42:	4904      	ldr	r1, [pc, #16]	@ (8001a54 <Joystick_Init+0x1c>)
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f000 ff2b 	bl	80028a0 <HAL_ADC_Start_DMA>
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000036c 	.word	0x2000036c

08001a58 <read_js_left_raw>:

static inline uint8_t read_js_left_raw(void) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_9) == GPIO_PIN_RESET);  // =1
 8001a5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a60:	4805      	ldr	r0, [pc, #20]	@ (8001a78 <read_js_left_raw+0x20>)
 8001a62:	f002 f97b 	bl	8003d5c <HAL_GPIO_ReadPin>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	bf0c      	ite	eq
 8001a6c:	2301      	moveq	r3, #1
 8001a6e:	2300      	movne	r3, #0
 8001a70:	b2db      	uxtb	r3, r3
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40021000 	.word	0x40021000

08001a7c <read_js_right_raw>:
static inline uint8_t read_js_right_raw(void) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_10) == GPIO_PIN_RESET);
 8001a80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a84:	4805      	ldr	r0, [pc, #20]	@ (8001a9c <read_js_right_raw+0x20>)
 8001a86:	f002 f969 	bl	8003d5c <HAL_GPIO_ReadPin>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	bf0c      	ite	eq
 8001a90:	2301      	moveq	r3, #1
 8001a92:	2300      	movne	r3, #0
 8001a94:	b2db      	uxtb	r3, r3
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <debounce_button>:

static void debounce_button(uint8_t raw, uint8_t* state, uint8_t* cnt) {
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
 8001aac:	73fb      	strb	r3, [r7, #15]
    if (raw == *state) {
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	7bfa      	ldrb	r2, [r7, #15]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d103      	bne.n	8001ac0 <debounce_button+0x20>
        // 
        *cnt = 0;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	701a      	strb	r2, [r3, #0]
        return;
 8001abe:	e013      	b.n	8001ae8 <debounce_button+0x48>
    }

    // 
    if (*cnt < BTN_DEBOUNCE_CNT) {
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d80f      	bhi.n	8001ae8 <debounce_button+0x48>
        (*cnt)++;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	3301      	adds	r3, #1
 8001ace:	b2da      	uxtb	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	701a      	strb	r2, [r3, #0]
        if (*cnt >= BTN_DEBOUNCE_CNT) {
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b03      	cmp	r3, #3
 8001ada:	d905      	bls.n	8001ae8 <debounce_button+0x48>
            *state = raw;  // 
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	7bfa      	ldrb	r2, [r7, #15]
 8001ae0:	701a      	strb	r2, [r3, #0]
            *cnt = 0;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
	...

08001af4 <Joystick_Update>:

void Joystick_Update(JoystickCmd* out, uint32_t now_ms) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
    // 1)  ADC

    state.adc_raw_x = adc_buf[0];
 8001afe:	4b80      	ldr	r3, [pc, #512]	@ (8001d00 <Joystick_Update+0x20c>)
 8001b00:	881b      	ldrh	r3, [r3, #0]
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	4b7f      	ldr	r3, [pc, #508]	@ (8001d04 <Joystick_Update+0x210>)
 8001b06:	801a      	strh	r2, [r3, #0]
    state.adc_raw_y = adc_buf[1];
 8001b08:	4b7d      	ldr	r3, [pc, #500]	@ (8001d00 <Joystick_Update+0x20c>)
 8001b0a:	885b      	ldrh	r3, [r3, #2]
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	4b7d      	ldr	r3, [pc, #500]	@ (8001d04 <Joystick_Update+0x210>)
 8001b10:	805a      	strh	r2, [r3, #2]

    float x_norm = ((float)state.adc_raw_x - ADC_MID) / ADC_HALF_RANGE;
 8001b12:	4b7c      	ldr	r3, [pc, #496]	@ (8001d04 <Joystick_Update+0x210>)
 8001b14:	881b      	ldrh	r3, [r3, #0]
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b1e:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8001d08 <Joystick_Update+0x214>
 8001b22:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001b26:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8001d08 <Joystick_Update+0x214>
 8001b2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b2e:	edc7 7a05 	vstr	s15, [r7, #20]
    float y_norm = ((float)state.adc_raw_y - ADC_MID) / ADC_HALF_RANGE;
 8001b32:	4b74      	ldr	r3, [pc, #464]	@ (8001d04 <Joystick_Update+0x210>)
 8001b34:	885b      	ldrh	r3, [r3, #2]
 8001b36:	ee07 3a90 	vmov	s15, r3
 8001b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b3e:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8001d08 <Joystick_Update+0x214>
 8001b42:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001b46:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8001d08 <Joystick_Update+0x214>
 8001b4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b4e:	edc7 7a04 	vstr	s15, [r7, #16]

    // 2) 
    if (fabsf(x_norm) < JOY_DEADZONE) x_norm = 0.0f;
 8001b52:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b56:	eef0 7ae7 	vabs.f32	s15, s15
 8001b5a:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8001d0c <Joystick_Update+0x218>
 8001b5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b66:	d502      	bpl.n	8001b6e <Joystick_Update+0x7a>
 8001b68:	f04f 0300 	mov.w	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
    if (fabsf(y_norm) < JOY_DEADZONE) y_norm = 0.0f;
 8001b6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b72:	eef0 7ae7 	vabs.f32	s15, s15
 8001b76:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001d0c <Joystick_Update+0x218>
 8001b7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b82:	d502      	bpl.n	8001b8a <Joystick_Update+0x96>
 8001b84:	f04f 0300 	mov.w	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]

    // 3) 
    if (x_norm > 1.0f) x_norm = 1.0f;
 8001b8a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b9a:	dd02      	ble.n	8001ba2 <Joystick_Update+0xae>
 8001b9c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001ba0:	617b      	str	r3, [r7, #20]
    if (x_norm < -1.0f) x_norm = -1.0f;
 8001ba2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ba6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001baa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb2:	d501      	bpl.n	8001bb8 <Joystick_Update+0xc4>
 8001bb4:	4b56      	ldr	r3, [pc, #344]	@ (8001d10 <Joystick_Update+0x21c>)
 8001bb6:	617b      	str	r3, [r7, #20]
    if (y_norm > 1.0f) y_norm = 1.0f;
 8001bb8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bbc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001bc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc8:	dd02      	ble.n	8001bd0 <Joystick_Update+0xdc>
 8001bca:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001bce:	613b      	str	r3, [r7, #16]
    if (y_norm < -1.0f) y_norm = -1.0f;
 8001bd0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bd4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001bd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be0:	d501      	bpl.n	8001be6 <Joystick_Update+0xf2>
 8001be2:	4b4b      	ldr	r3, [pc, #300]	@ (8001d10 <Joystick_Update+0x21c>)
 8001be4:	613b      	str	r3, [r7, #16]

    state.adc_x_norm = x_norm;
 8001be6:	4a47      	ldr	r2, [pc, #284]	@ (8001d04 <Joystick_Update+0x210>)
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	6053      	str	r3, [r2, #4]
    state.adc_y_norm = y_norm;
 8001bec:	4a45      	ldr	r2, [pc, #276]	@ (8001d04 <Joystick_Update+0x210>)
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	6093      	str	r3, [r2, #8]

    // 4) 
    uint8_t raw_left = read_js_left_raw();
 8001bf2:	f7ff ff31 	bl	8001a58 <read_js_left_raw>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	72bb      	strb	r3, [r7, #10]
    uint8_t raw_right = read_js_right_raw();
 8001bfa:	f7ff ff3f 	bl	8001a7c <read_js_right_raw>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	727b      	strb	r3, [r7, #9]

    debounce_button(raw_left, &state.btn_left, &state.btn_left_cnt);
 8001c02:	7abb      	ldrb	r3, [r7, #10]
 8001c04:	4a43      	ldr	r2, [pc, #268]	@ (8001d14 <Joystick_Update+0x220>)
 8001c06:	4944      	ldr	r1, [pc, #272]	@ (8001d18 <Joystick_Update+0x224>)
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff ff49 	bl	8001aa0 <debounce_button>
    debounce_button(raw_right, &state.btn_right, &state.btn_right_cnt);
 8001c0e:	7a7b      	ldrb	r3, [r7, #9]
 8001c10:	4a42      	ldr	r2, [pc, #264]	@ (8001d1c <Joystick_Update+0x228>)
 8001c12:	4943      	ldr	r1, [pc, #268]	@ (8001d20 <Joystick_Update+0x22c>)
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff ff43 	bl	8001aa0 <debounce_button>

    // 5) 
    // :  X=Y= 
    out->vx = x_norm * VX_MAX;
 8001c1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c1e:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001d24 <Joystick_Update+0x230>
 8001c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	edc3 7a00 	vstr	s15, [r3]
    out->vy = -y_norm * VY_MAX;
 8001c2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c30:	eef1 7a67 	vneg.f32	s15, s15
 8001c34:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001d24 <Joystick_Update+0x230>
 8001c38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	edc3 7a01 	vstr	s15, [r3, #4]

    int yaw_dir = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
    if (state.btn_left) yaw_dir -= 1;
 8001c46:	4b2f      	ldr	r3, [pc, #188]	@ (8001d04 <Joystick_Update+0x210>)
 8001c48:	7b1b      	ldrb	r3, [r3, #12]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d002      	beq.n	8001c54 <Joystick_Update+0x160>
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	3b01      	subs	r3, #1
 8001c52:	60fb      	str	r3, [r7, #12]
    if (state.btn_right) yaw_dir += 1;
 8001c54:	4b2b      	ldr	r3, [pc, #172]	@ (8001d04 <Joystick_Update+0x210>)
 8001c56:	7b5b      	ldrb	r3, [r3, #13]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d002      	beq.n	8001c62 <Joystick_Update+0x16e>
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	60fb      	str	r3, [r7, #12]
    out->vyaw = (float)yaw_dir * VYAW_MAX;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	ee07 3a90 	vmov	s15, r3
 8001c68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c6c:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001d28 <Joystick_Update+0x234>
 8001c70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	edc3 7a02 	vstr	s15, [r3, #8]

    // 6) 
    uint8_t active = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	72fb      	strb	r3, [r7, #11]
    if (fabsf(out->vx) > 0.01f || fabsf(out->vy) > 0.01f || yaw_dir != 0) {
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	edd3 7a00 	vldr	s15, [r3]
 8001c84:	eef0 7ae7 	vabs.f32	s15, s15
 8001c88:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001d2c <Joystick_Update+0x238>
 8001c8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c94:	dc0e      	bgt.n	8001cb4 <Joystick_Update+0x1c0>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c9c:	eef0 7ae7 	vabs.f32	s15, s15
 8001ca0:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001d2c <Joystick_Update+0x238>
 8001ca4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cac:	dc02      	bgt.n	8001cb4 <Joystick_Update+0x1c0>
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <Joystick_Update+0x1c4>
        active = 1;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	72fb      	strb	r3, [r7, #11]
    }

    if (active) {
 8001cb8:	7afb      	ldrb	r3, [r7, #11]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d002      	beq.n	8001cc4 <Joystick_Update+0x1d0>
        state.last_active_ms = now_ms;
 8001cbe:	4a11      	ldr	r2, [pc, #68]	@ (8001d04 <Joystick_Update+0x210>)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	6113      	str	r3, [r2, #16]
    }

    if ((now_ms - state.last_active_ms) > IDLE_TIMEOUT_MS) {
 8001cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d04 <Joystick_Update+0x210>)
 8001cc6:	691b      	ldr	r3, [r3, #16]
 8001cc8:	683a      	ldr	r2, [r7, #0]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001cd0:	d90f      	bls.n	8001cf2 <Joystick_Update+0x1fe>
        // 
        out->has_cmd = 0;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	731a      	strb	r2, [r3, #12]
        //  0
        out->vx = 0.0f;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
        out->vy = 0.0f;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f04f 0200 	mov.w	r2, #0
 8001ce6:	605a      	str	r2, [r3, #4]
        out->vyaw = 0.0f;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	609a      	str	r2, [r3, #8]
    } else {
        out->has_cmd = active;
    }
}
 8001cf0:	e002      	b.n	8001cf8 <Joystick_Update+0x204>
        out->has_cmd = active;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	7afa      	ldrb	r2, [r7, #11]
 8001cf6:	731a      	strb	r2, [r3, #12]
}
 8001cf8:	bf00      	nop
 8001cfa:	3718      	adds	r7, #24
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	2000036c 	.word	0x2000036c
 8001d04:	20000370 	.word	0x20000370
 8001d08:	45000000 	.word	0x45000000
 8001d0c:	3e19999a 	.word	0x3e19999a
 8001d10:	bf800000 	.word	0xbf800000
 8001d14:	2000037e 	.word	0x2000037e
 8001d18:	2000037c 	.word	0x2000037c
 8001d1c:	2000037f 	.word	0x2000037f
 8001d20:	2000037d 	.word	0x2000037d
 8001d24:	3ecccccd 	.word	0x3ecccccd
 8001d28:	3e4ccccd 	.word	0x3e4ccccd
 8001d2c:	3c23d70a 	.word	0x3c23d70a

08001d30 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001d38:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001d3c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d013      	beq.n	8001d70 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001d48:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001d4c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001d50:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d00b      	beq.n	8001d70 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001d58:	e000      	b.n	8001d5c <ITM_SendChar+0x2c>
    {
      __NOP();
 8001d5a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001d5c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d0f9      	beq.n	8001d5a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001d66:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	b2d2      	uxtb	r2, r2
 8001d6e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001d70:	687b      	ldr	r3, [r7, #4]
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
	...

08001d80 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af02      	add	r7, sp, #8
    /* MCU
     * Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the
     * Systick. */
    HAL_Init();
 8001d86:	f000 fce1 	bl	800274c <HAL_Init>

    /* USER CODE BEGIN Init */
    setbuf(stdout, NULL);
 8001d8a:	4b16      	ldr	r3, [pc, #88]	@ (8001de4 <main+0x64>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	2100      	movs	r1, #0
 8001d92:	4618      	mov	r0, r3
 8001d94:	f013 fa36 	bl	8015204 <setbuf>
    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8001d98:	f000 f830 	bl	8001dfc <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001d9c:	f7ff fc10 	bl	80015c0 <MX_GPIO_Init>
    MX_DMA_Init();
 8001da0:	f7ff fb0c 	bl	80013bc <MX_DMA_Init>
    MX_I2C1_Init();
 8001da4:	f7ff fd22 	bl	80017ec <MX_I2C1_Init>
    MX_I2S3_Init();
 8001da8:	f7ff fd96 	bl	80018d8 <MX_I2S3_Init>
    MX_SPI1_Init();
 8001dac:	f000 f8c4 	bl	8001f38 <MX_SPI1_Init>
    MX_USART2_UART_Init();
 8001db0:	f000 faf2 	bl	8002398 <MX_USART2_UART_Init>
    MX_USART3_UART_Init();
 8001db4:	f000 fb1a 	bl	80023ec <MX_USART3_UART_Init>
    MX_ADC1_Init();
 8001db8:	f7ff f932 	bl	8001020 <MX_ADC1_Init>
    /* USER CODE BEGIN 2 */
    Agv_garmin_init(&agv_core, &host_ros_cfg, &motor_blvr_cfg,
 8001dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001de8 <main+0x68>)
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dec <main+0x6c>)
 8001dc2:	4a0b      	ldr	r2, [pc, #44]	@ (8001df0 <main+0x70>)
 8001dc4:	490b      	ldr	r1, [pc, #44]	@ (8001df4 <main+0x74>)
 8001dc6:	480c      	ldr	r0, [pc, #48]	@ (8001df8 <main+0x78>)
 8001dc8:	f7ff fad7 	bl	800137a <Agv_garmin_init>
                    &kine_mecanum_cfg, &ctrl_passthrough_cfg);
    AGV_attach_core_task(&agv_core);
 8001dcc:	480a      	ldr	r0, [pc, #40]	@ (8001df8 <main+0x78>)
 8001dce:	f7ff fb71 	bl	80014b4 <AGV_attach_core_task>
    /* USER CODE END 2 */

    /* Init scheduler */
    osKernelInitialize(); /* Call init function for freertos objects (in
 8001dd2:	f00e fc15 	bl	8010600 <osKernelInitialize>
                             cmsis_os2.c) */
    MX_FREERTOS_Init();
 8001dd6:	f7ff fb27 	bl	8001428 <MX_FREERTOS_Init>

    /* Start scheduler */
    osKernelStart();
 8001dda:	f00e fc35 	bl	8010648 <osKernelStart>

    /* We should never get here as control is now taken by the scheduler */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1) {
 8001dde:	bf00      	nop
 8001de0:	e7fd      	b.n	8001dde <main+0x5e>
 8001de2:	bf00      	nop
 8001de4:	2000003c 	.word	0x2000003c
 8001de8:	200004a0 	.word	0x200004a0
 8001dec:	200004a0 	.word	0x200004a0
 8001df0:	20000438 	.word	0x20000438
 8001df4:	20000408 	.word	0x20000408
 8001df8:	20000384 	.word	0x20000384

08001dfc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b094      	sub	sp, #80	@ 0x50
 8001e00:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e02:	f107 0320 	add.w	r3, r7, #32
 8001e06:	2230      	movs	r2, #48	@ 0x30
 8001e08:	2100      	movs	r1, #0
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f013 fbba 	bl	8015584 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e10:	f107 030c 	add.w	r3, r7, #12
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	605a      	str	r2, [r3, #4]
 8001e1a:	609a      	str	r2, [r3, #8]
 8001e1c:	60da      	str	r2, [r3, #12]
 8001e1e:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e20:	2300      	movs	r3, #0
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	4b28      	ldr	r3, [pc, #160]	@ (8001ec8 <SystemClock_Config+0xcc>)
 8001e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e28:	4a27      	ldr	r2, [pc, #156]	@ (8001ec8 <SystemClock_Config+0xcc>)
 8001e2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e30:	4b25      	ldr	r3, [pc, #148]	@ (8001ec8 <SystemClock_Config+0xcc>)
 8001e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e38:	60bb      	str	r3, [r7, #8]
 8001e3a:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	607b      	str	r3, [r7, #4]
 8001e40:	4b22      	ldr	r3, [pc, #136]	@ (8001ecc <SystemClock_Config+0xd0>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a21      	ldr	r2, [pc, #132]	@ (8001ecc <SystemClock_Config+0xd0>)
 8001e46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e4a:	6013      	str	r3, [r2, #0]
 8001e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001ecc <SystemClock_Config+0xd0>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e54:	607b      	str	r3, [r7, #4]
 8001e56:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e60:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e62:	2302      	movs	r3, #2
 8001e64:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e66:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLM = 8;
 8001e6c:	2308      	movs	r3, #8
 8001e6e:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 336;
 8001e70:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001e74:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e76:	2302      	movs	r3, #2
 8001e78:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLQ = 7;
 8001e7a:	2307      	movs	r3, #7
 8001e7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001e7e:	f107 0320 	add.w	r3, r7, #32
 8001e82:	4618      	mov	r0, r3
 8001e84:	f004 feaa 	bl	8006bdc <HAL_RCC_OscConfig>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <SystemClock_Config+0x96>
        Error_Handler();
 8001e8e:	f000 f84d 	bl	8001f2c <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001e92:	230f      	movs	r3, #15
 8001e94:	60fb      	str	r3, [r7, #12]
                                  RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e96:	2302      	movs	r3, #2
 8001e98:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e9e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ea2:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ea4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ea8:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001eaa:	f107 030c 	add.w	r3, r7, #12
 8001eae:	2105      	movs	r1, #5
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f005 f90b 	bl	80070cc <HAL_RCC_ClockConfig>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <SystemClock_Config+0xc4>
        Error_Handler();
 8001ebc:	f000 f836 	bl	8001f2c <Error_Handler>
    }
}
 8001ec0:	bf00      	nop
 8001ec2:	3750      	adds	r7, #80	@ 0x50
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	40007000 	.word	0x40007000

08001ed0 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char* ptr, int len) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	607a      	str	r2, [r7, #4]
    (void)file;
    for (int i = 0; i < len; i++) {
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]
 8001ee0:	e009      	b.n	8001ef6 <_write+0x26>
        ITM_SendChar((uint32_t)*ptr++);  // ITM Stimulus Port 0
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	60ba      	str	r2, [r7, #8]
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff ff20 	bl	8001d30 <ITM_SendChar>
    for (int i = 0; i < len; i++) {
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	617b      	str	r3, [r7, #20]
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	dbf1      	blt.n	8001ee2 <_write+0x12>
    }
    return len;
 8001efe:	687b      	ldr	r3, [r7, #4]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM6) {
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a04      	ldr	r2, [pc, #16]	@ (8001f28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d101      	bne.n	8001f1e <HAL_TIM_PeriodElapsedCallback+0x16>
        HAL_IncTick();
 8001f1a:	f000 fc39 	bl	8002790 <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */

    /* USER CODE END Callback 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40001000 	.word	0x40001000

08001f2c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f30:	b672      	cpsid	i
}
 8001f32:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state
     */
    __disable_irq();
    while (1) {
 8001f34:	bf00      	nop
 8001f36:	e7fd      	b.n	8001f34 <Error_Handler+0x8>

08001f38 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001f3c:	4b17      	ldr	r3, [pc, #92]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f3e:	4a18      	ldr	r2, [pc, #96]	@ (8001fa0 <MX_SPI1_Init+0x68>)
 8001f40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f42:	4b16      	ldr	r3, [pc, #88]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f4a:	4b14      	ldr	r3, [pc, #80]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f50:	4b12      	ldr	r3, [pc, #72]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f56:	4b11      	ldr	r3, [pc, #68]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f62:	4b0e      	ldr	r3, [pc, #56]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f68:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f70:	4b0a      	ldr	r3, [pc, #40]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f76:	4b09      	ldr	r3, [pc, #36]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f7c:	4b07      	ldr	r3, [pc, #28]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f82:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f84:	220a      	movs	r2, #10
 8001f86:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f88:	4804      	ldr	r0, [pc, #16]	@ (8001f9c <MX_SPI1_Init+0x64>)
 8001f8a:	f005 fc33 	bl	80077f4 <HAL_SPI_Init>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f94:	f7ff ffca 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f98:	bf00      	nop
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	200004ac 	.word	0x200004ac
 8001fa0:	40013000 	.word	0x40013000

08001fa4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08a      	sub	sp, #40	@ 0x28
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a19      	ldr	r2, [pc, #100]	@ (8002028 <HAL_SPI_MspInit+0x84>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d12b      	bne.n	800201e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	613b      	str	r3, [r7, #16]
 8001fca:	4b18      	ldr	r3, [pc, #96]	@ (800202c <HAL_SPI_MspInit+0x88>)
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fce:	4a17      	ldr	r2, [pc, #92]	@ (800202c <HAL_SPI_MspInit+0x88>)
 8001fd0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fd6:	4b15      	ldr	r3, [pc, #84]	@ (800202c <HAL_SPI_MspInit+0x88>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	4b11      	ldr	r3, [pc, #68]	@ (800202c <HAL_SPI_MspInit+0x88>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	4a10      	ldr	r2, [pc, #64]	@ (800202c <HAL_SPI_MspInit+0x88>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800202c <HAL_SPI_MspInit+0x88>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001ffe:	23e0      	movs	r3, #224	@ 0xe0
 8002000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002002:	2302      	movs	r3, #2
 8002004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200a:	2300      	movs	r3, #0
 800200c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800200e:	2305      	movs	r3, #5
 8002010:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002012:	f107 0314 	add.w	r3, r7, #20
 8002016:	4619      	mov	r1, r3
 8002018:	4805      	ldr	r0, [pc, #20]	@ (8002030 <HAL_SPI_MspInit+0x8c>)
 800201a:	f001 fd03 	bl	8003a24 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800201e:	bf00      	nop
 8002020:	3728      	adds	r7, #40	@ 0x28
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40013000 	.word	0x40013000
 800202c:	40023800 	.word	0x40023800
 8002030:	40020000 	.word	0x40020000

08002034 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	607b      	str	r3, [r7, #4]
 800203e:	4b12      	ldr	r3, [pc, #72]	@ (8002088 <HAL_MspInit+0x54>)
 8002040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002042:	4a11      	ldr	r2, [pc, #68]	@ (8002088 <HAL_MspInit+0x54>)
 8002044:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002048:	6453      	str	r3, [r2, #68]	@ 0x44
 800204a:	4b0f      	ldr	r3, [pc, #60]	@ (8002088 <HAL_MspInit+0x54>)
 800204c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002052:	607b      	str	r3, [r7, #4]
 8002054:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	603b      	str	r3, [r7, #0]
 800205a:	4b0b      	ldr	r3, [pc, #44]	@ (8002088 <HAL_MspInit+0x54>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	4a0a      	ldr	r2, [pc, #40]	@ (8002088 <HAL_MspInit+0x54>)
 8002060:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002064:	6413      	str	r3, [r2, #64]	@ 0x40
 8002066:	4b08      	ldr	r3, [pc, #32]	@ (8002088 <HAL_MspInit+0x54>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800206e:	603b      	str	r3, [r7, #0]
 8002070:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	210f      	movs	r1, #15
 8002076:	f06f 0001 	mvn.w	r0, #1
 800207a:	f001 f89b 	bl	80031b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	40023800 	.word	0x40023800

0800208c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08e      	sub	sp, #56	@ 0x38
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002094:	2300      	movs	r3, #0
 8002096:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002098:	2300      	movs	r3, #0
 800209a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800209c:	2300      	movs	r3, #0
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	4b33      	ldr	r3, [pc, #204]	@ (8002170 <HAL_InitTick+0xe4>)
 80020a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a4:	4a32      	ldr	r2, [pc, #200]	@ (8002170 <HAL_InitTick+0xe4>)
 80020a6:	f043 0310 	orr.w	r3, r3, #16
 80020aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80020ac:	4b30      	ldr	r3, [pc, #192]	@ (8002170 <HAL_InitTick+0xe4>)
 80020ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b0:	f003 0310 	and.w	r3, r3, #16
 80020b4:	60fb      	str	r3, [r7, #12]
 80020b6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020b8:	f107 0210 	add.w	r2, r7, #16
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	4611      	mov	r1, r2
 80020c2:	4618      	mov	r0, r3
 80020c4:	f005 fa22 	bl	800750c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80020c8:	6a3b      	ldr	r3, [r7, #32]
 80020ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80020cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d103      	bne.n	80020da <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80020d2:	f005 f9f3 	bl	80074bc <HAL_RCC_GetPCLK1Freq>
 80020d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80020d8:	e004      	b.n	80020e4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80020da:	f005 f9ef 	bl	80074bc <HAL_RCC_GetPCLK1Freq>
 80020de:	4603      	mov	r3, r0
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020e6:	4a23      	ldr	r2, [pc, #140]	@ (8002174 <HAL_InitTick+0xe8>)
 80020e8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ec:	0c9b      	lsrs	r3, r3, #18
 80020ee:	3b01      	subs	r3, #1
 80020f0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80020f2:	4b21      	ldr	r3, [pc, #132]	@ (8002178 <HAL_InitTick+0xec>)
 80020f4:	4a21      	ldr	r2, [pc, #132]	@ (800217c <HAL_InitTick+0xf0>)
 80020f6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80020f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002178 <HAL_InitTick+0xec>)
 80020fa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020fe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002100:	4a1d      	ldr	r2, [pc, #116]	@ (8002178 <HAL_InitTick+0xec>)
 8002102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002104:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002106:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <HAL_InitTick+0xec>)
 8002108:	2200      	movs	r2, #0
 800210a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800210c:	4b1a      	ldr	r3, [pc, #104]	@ (8002178 <HAL_InitTick+0xec>)
 800210e:	2200      	movs	r2, #0
 8002110:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002112:	4b19      	ldr	r3, [pc, #100]	@ (8002178 <HAL_InitTick+0xec>)
 8002114:	2200      	movs	r2, #0
 8002116:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002118:	4817      	ldr	r0, [pc, #92]	@ (8002178 <HAL_InitTick+0xec>)
 800211a:	f005 fbf4 	bl	8007906 <HAL_TIM_Base_Init>
 800211e:	4603      	mov	r3, r0
 8002120:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002124:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002128:	2b00      	cmp	r3, #0
 800212a:	d11b      	bne.n	8002164 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800212c:	4812      	ldr	r0, [pc, #72]	@ (8002178 <HAL_InitTick+0xec>)
 800212e:	f005 fc43 	bl	80079b8 <HAL_TIM_Base_Start_IT>
 8002132:	4603      	mov	r3, r0
 8002134:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002138:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800213c:	2b00      	cmp	r3, #0
 800213e:	d111      	bne.n	8002164 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002140:	2036      	movs	r0, #54	@ 0x36
 8002142:	f001 f853 	bl	80031ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2b0f      	cmp	r3, #15
 800214a:	d808      	bhi.n	800215e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800214c:	2200      	movs	r2, #0
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	2036      	movs	r0, #54	@ 0x36
 8002152:	f001 f82f 	bl	80031b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002156:	4a0a      	ldr	r2, [pc, #40]	@ (8002180 <HAL_InitTick+0xf4>)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6013      	str	r3, [r2, #0]
 800215c:	e002      	b.n	8002164 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002164:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002168:	4618      	mov	r0, r3
 800216a:	3738      	adds	r7, #56	@ 0x38
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40023800 	.word	0x40023800
 8002174:	431bde83 	.word	0x431bde83
 8002178:	20000504 	.word	0x20000504
 800217c:	40001000 	.word	0x40001000
 8002180:	20000004 	.word	0x20000004

08002184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <NMI_Handler+0x4>

0800218c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <HardFault_Handler+0x4>

08002194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <MemManage_Handler+0x4>

0800219c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <BusFault_Handler+0x4>

080021a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a8:	bf00      	nop
 80021aa:	e7fd      	b.n	80021a8 <UsageFault_Handler+0x4>

080021ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021b0:	bf00      	nop
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
	...

080021bc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80021c0:	4802      	ldr	r0, [pc, #8]	@ (80021cc <DMA1_Stream5_IRQHandler+0x10>)
 80021c2:	f001 f9b9 	bl	8003538 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200005e0 	.word	0x200005e0

080021d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80021d4:	4802      	ldr	r0, [pc, #8]	@ (80021e0 <USART2_IRQHandler+0x10>)
 80021d6:	f006 f865 	bl	80082a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000550 	.word	0x20000550

080021e4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021e8:	4802      	ldr	r0, [pc, #8]	@ (80021f4 <TIM6_DAC_IRQHandler+0x10>)
 80021ea:	f005 fc55 	bl	8007a98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000504 	.word	0x20000504

080021f8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80021fc:	4802      	ldr	r0, [pc, #8]	@ (8002208 <DMA2_Stream0_IRQHandler+0x10>)
 80021fe:	f001 f99b 	bl	8003538 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	2000025c 	.word	0x2000025c

0800220c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002210:	4802      	ldr	r0, [pc, #8]	@ (800221c <OTG_FS_IRQHandler+0x10>)
 8002212:	f002 f8ab 	bl	800436c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20011270 	.word	0x20011270

08002220 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  return 1;
 8002224:	2301      	movs	r3, #1
}
 8002226:	4618      	mov	r0, r3
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <_kill>:

int _kill(int pid, int sig)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800223a:	f013 fa63 	bl	8015704 <__errno>
 800223e:	4603      	mov	r3, r0
 8002240:	2216      	movs	r2, #22
 8002242:	601a      	str	r2, [r3, #0]
  return -1;
 8002244:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <_exit>:

void _exit (int status)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002258:	f04f 31ff 	mov.w	r1, #4294967295
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7ff ffe7 	bl	8002230 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002262:	bf00      	nop
 8002264:	e7fd      	b.n	8002262 <_exit+0x12>

08002266 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b086      	sub	sp, #24
 800226a:	af00      	add	r7, sp, #0
 800226c:	60f8      	str	r0, [r7, #12]
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002272:	2300      	movs	r3, #0
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	e00a      	b.n	800228e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002278:	f3af 8000 	nop.w
 800227c:	4601      	mov	r1, r0
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	1c5a      	adds	r2, r3, #1
 8002282:	60ba      	str	r2, [r7, #8]
 8002284:	b2ca      	uxtb	r2, r1
 8002286:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	3301      	adds	r3, #1
 800228c:	617b      	str	r3, [r7, #20]
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	429a      	cmp	r2, r3
 8002294:	dbf0      	blt.n	8002278 <_read+0x12>
  }

  return len;
 8002296:	687b      	ldr	r3, [r7, #4]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022c8:	605a      	str	r2, [r3, #4]
  return 0;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <_isatty>:

int _isatty(int file)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022e0:	2301      	movs	r3, #1
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr

080022ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b085      	sub	sp, #20
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	60f8      	str	r0, [r7, #12]
 80022f6:	60b9      	str	r1, [r7, #8]
 80022f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3714      	adds	r7, #20
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002310:	4a14      	ldr	r2, [pc, #80]	@ (8002364 <_sbrk+0x5c>)
 8002312:	4b15      	ldr	r3, [pc, #84]	@ (8002368 <_sbrk+0x60>)
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800231c:	4b13      	ldr	r3, [pc, #76]	@ (800236c <_sbrk+0x64>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d102      	bne.n	800232a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002324:	4b11      	ldr	r3, [pc, #68]	@ (800236c <_sbrk+0x64>)
 8002326:	4a12      	ldr	r2, [pc, #72]	@ (8002370 <_sbrk+0x68>)
 8002328:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800232a:	4b10      	ldr	r3, [pc, #64]	@ (800236c <_sbrk+0x64>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4413      	add	r3, r2
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	429a      	cmp	r2, r3
 8002336:	d207      	bcs.n	8002348 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002338:	f013 f9e4 	bl	8015704 <__errno>
 800233c:	4603      	mov	r3, r0
 800233e:	220c      	movs	r2, #12
 8002340:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002342:	f04f 33ff 	mov.w	r3, #4294967295
 8002346:	e009      	b.n	800235c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002348:	4b08      	ldr	r3, [pc, #32]	@ (800236c <_sbrk+0x64>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800234e:	4b07      	ldr	r3, [pc, #28]	@ (800236c <_sbrk+0x64>)
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4413      	add	r3, r2
 8002356:	4a05      	ldr	r2, [pc, #20]	@ (800236c <_sbrk+0x64>)
 8002358:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800235a:	68fb      	ldr	r3, [r7, #12]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20020000 	.word	0x20020000
 8002368:	00000800 	.word	0x00000800
 800236c:	2000054c 	.word	0x2000054c
 8002370:	20011798 	.word	0x20011798

08002374 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002378:	4b06      	ldr	r3, [pc, #24]	@ (8002394 <SystemInit+0x20>)
 800237a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800237e:	4a05      	ldr	r2, [pc, #20]	@ (8002394 <SystemInit+0x20>)
 8002380:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002384:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	e000ed00 	.word	0xe000ed00

08002398 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800239c:	4b11      	ldr	r3, [pc, #68]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 800239e:	4a12      	ldr	r2, [pc, #72]	@ (80023e8 <MX_USART2_UART_Init+0x50>)
 80023a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 80023a2:	4b10      	ldr	r3, [pc, #64]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023a4:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 80023a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023aa:	4b0e      	ldr	r3, [pc, #56]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023b0:	4b0c      	ldr	r3, [pc, #48]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023b6:	4b0b      	ldr	r3, [pc, #44]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023bc:	4b09      	ldr	r3, [pc, #36]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023be:	220c      	movs	r2, #12
 80023c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023c2:	4b08      	ldr	r3, [pc, #32]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023c8:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023ce:	4805      	ldr	r0, [pc, #20]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023d0:	f005 fd34 	bl	8007e3c <HAL_UART_Init>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80023da:	f7ff fda7 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000550 	.word	0x20000550
 80023e8:	40004400 	.word	0x40004400

080023ec <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023f0:	4b12      	ldr	r3, [pc, #72]	@ (800243c <MX_USART3_UART_Init+0x50>)
 80023f2:	4a13      	ldr	r2, [pc, #76]	@ (8002440 <MX_USART3_UART_Init+0x54>)
 80023f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 80023f6:	4b11      	ldr	r3, [pc, #68]	@ (800243c <MX_USART3_UART_Init+0x50>)
 80023f8:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 80023fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 80023fe:	4b0f      	ldr	r3, [pc, #60]	@ (800243c <MX_USART3_UART_Init+0x50>)
 8002400:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002404:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002406:	4b0d      	ldr	r3, [pc, #52]	@ (800243c <MX_USART3_UART_Init+0x50>)
 8002408:	2200      	movs	r2, #0
 800240a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 800240c:	4b0b      	ldr	r3, [pc, #44]	@ (800243c <MX_USART3_UART_Init+0x50>)
 800240e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002412:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002414:	4b09      	ldr	r3, [pc, #36]	@ (800243c <MX_USART3_UART_Init+0x50>)
 8002416:	220c      	movs	r2, #12
 8002418:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800241a:	4b08      	ldr	r3, [pc, #32]	@ (800243c <MX_USART3_UART_Init+0x50>)
 800241c:	2200      	movs	r2, #0
 800241e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002420:	4b06      	ldr	r3, [pc, #24]	@ (800243c <MX_USART3_UART_Init+0x50>)
 8002422:	2200      	movs	r2, #0
 8002424:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002426:	4805      	ldr	r0, [pc, #20]	@ (800243c <MX_USART3_UART_Init+0x50>)
 8002428:	f005 fd08 	bl	8007e3c <HAL_UART_Init>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <MX_USART3_UART_Init+0x4a>
  {
    Error_Handler();
 8002432:	f7ff fd7b 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20000598 	.word	0x20000598
 8002440:	40004800 	.word	0x40004800

08002444 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b08c      	sub	sp, #48	@ 0x30
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244c:	f107 031c 	add.w	r3, r7, #28
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a4e      	ldr	r2, [pc, #312]	@ (800259c <HAL_UART_MspInit+0x158>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d163      	bne.n	800252e <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	61bb      	str	r3, [r7, #24]
 800246a:	4b4d      	ldr	r3, [pc, #308]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	4a4c      	ldr	r2, [pc, #304]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 8002470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002474:	6413      	str	r3, [r2, #64]	@ 0x40
 8002476:	4b4a      	ldr	r3, [pc, #296]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247e:	61bb      	str	r3, [r7, #24]
 8002480:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
 8002486:	4b46      	ldr	r3, [pc, #280]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	4a45      	ldr	r2, [pc, #276]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	6313      	str	r3, [r2, #48]	@ 0x30
 8002492:	4b43      	ldr	r3, [pc, #268]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	617b      	str	r3, [r7, #20]
 800249c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800249e:	230c      	movs	r3, #12
 80024a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a2:	2302      	movs	r3, #2
 80024a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024aa:	2303      	movs	r3, #3
 80024ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024ae:	2307      	movs	r3, #7
 80024b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b2:	f107 031c 	add.w	r3, r7, #28
 80024b6:	4619      	mov	r1, r3
 80024b8:	483a      	ldr	r0, [pc, #232]	@ (80025a4 <HAL_UART_MspInit+0x160>)
 80024ba:	f001 fab3 	bl	8003a24 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80024be:	4b3a      	ldr	r3, [pc, #232]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 80024c0:	4a3a      	ldr	r2, [pc, #232]	@ (80025ac <HAL_UART_MspInit+0x168>)
 80024c2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80024c4:	4b38      	ldr	r3, [pc, #224]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 80024c6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024ca:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024cc:	4b36      	ldr	r3, [pc, #216]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024d2:	4b35      	ldr	r3, [pc, #212]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024d8:	4b33      	ldr	r3, [pc, #204]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 80024da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024de:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024e0:	4b31      	ldr	r3, [pc, #196]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024e6:	4b30      	ldr	r3, [pc, #192]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80024ec:	4b2e      	ldr	r3, [pc, #184]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80024f2:	4b2d      	ldr	r3, [pc, #180]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 80024f4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024f8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024fa:	4b2b      	ldr	r3, [pc, #172]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002500:	4829      	ldr	r0, [pc, #164]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 8002502:	f000 fe81 	bl	8003208 <HAL_DMA_Init>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800250c:	f7ff fd0e 	bl	8001f2c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a25      	ldr	r2, [pc, #148]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 8002514:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002516:	4a24      	ldr	r2, [pc, #144]	@ (80025a8 <HAL_UART_MspInit+0x164>)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800251c:	2200      	movs	r2, #0
 800251e:	2105      	movs	r1, #5
 8002520:	2026      	movs	r0, #38	@ 0x26
 8002522:	f000 fe47 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002526:	2026      	movs	r0, #38	@ 0x26
 8002528:	f000 fe60 	bl	80031ec <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800252c:	e031      	b.n	8002592 <HAL_UART_MspInit+0x14e>
  else if(uartHandle->Instance==USART3)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a1f      	ldr	r2, [pc, #124]	@ (80025b0 <HAL_UART_MspInit+0x16c>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d12c      	bne.n	8002592 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002538:	2300      	movs	r3, #0
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	4b18      	ldr	r3, [pc, #96]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 800253e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002540:	4a17      	ldr	r2, [pc, #92]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 8002542:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002546:	6413      	str	r3, [r2, #64]	@ 0x40
 8002548:	4b15      	ldr	r3, [pc, #84]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 800254a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002554:	2300      	movs	r3, #0
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	4b11      	ldr	r3, [pc, #68]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 800255a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255c:	4a10      	ldr	r2, [pc, #64]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 800255e:	f043 0308 	orr.w	r3, r3, #8
 8002562:	6313      	str	r3, [r2, #48]	@ 0x30
 8002564:	4b0e      	ldr	r3, [pc, #56]	@ (80025a0 <HAL_UART_MspInit+0x15c>)
 8002566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002568:	f003 0308 	and.w	r3, r3, #8
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002570:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002574:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002576:	2302      	movs	r3, #2
 8002578:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257a:	2300      	movs	r3, #0
 800257c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800257e:	2303      	movs	r3, #3
 8002580:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002582:	2307      	movs	r3, #7
 8002584:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002586:	f107 031c 	add.w	r3, r7, #28
 800258a:	4619      	mov	r1, r3
 800258c:	4809      	ldr	r0, [pc, #36]	@ (80025b4 <HAL_UART_MspInit+0x170>)
 800258e:	f001 fa49 	bl	8003a24 <HAL_GPIO_Init>
}
 8002592:	bf00      	nop
 8002594:	3730      	adds	r7, #48	@ 0x30
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	40004400 	.word	0x40004400
 80025a0:	40023800 	.word	0x40023800
 80025a4:	40020000 	.word	0x40020000
 80025a8:	200005e0 	.word	0x200005e0
 80025ac:	40026088 	.word	0x40026088
 80025b0:	40004800 	.word	0x40004800
 80025b4:	40020c00 	.word	0x40020c00

080025b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025bc:	f7ff feda 	bl	8002374 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025c0:	480c      	ldr	r0, [pc, #48]	@ (80025f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025c2:	490d      	ldr	r1, [pc, #52]	@ (80025f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025c4:	4a0d      	ldr	r2, [pc, #52]	@ (80025fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025c8:	e002      	b.n	80025d0 <LoopCopyDataInit>

080025ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ce:	3304      	adds	r3, #4

080025d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025d4:	d3f9      	bcc.n	80025ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002600 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025d8:	4c0a      	ldr	r4, [pc, #40]	@ (8002604 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025dc:	e001      	b.n	80025e2 <LoopFillZerobss>

080025de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025e0:	3204      	adds	r2, #4

080025e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025e4:	d3fb      	bcc.n	80025de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025e6:	f013 f893 	bl	8015710 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025ea:	f7ff fbc9 	bl	8001d80 <main>
  bx  lr    
 80025ee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025f8:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80025fc:	08019374 	.word	0x08019374
  ldr r2, =_sbss
 8002600:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002604:	20011798 	.word	0x20011798

08002608 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002608:	e7fe      	b.n	8002608 <ADC_IRQHandler>

0800260a <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b082      	sub	sp, #8
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d105      	bne.n	8002624 <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002618:	b672      	cpsid	i
}
 800261a:	bf00      	nop
 800261c:	f7ff fc86 	bl	8001f2c <Error_Handler>
 8002620:	bf00      	nop
 8002622:	e7fd      	b.n	8002620 <stm32_lock_init+0x16>
}
 8002624:	bf00      	nop
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d105      	bne.n	8002646 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800263a:	b672      	cpsid	i
}
 800263c:	bf00      	nop
 800263e:	f7ff fc75 	bl	8001f2c <Error_Handler>
 8002642:	bf00      	nop
 8002644:	e7fd      	b.n	8002642 <stm32_lock_acquire+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002646:	f3ef 8305 	mrs	r3, IPSR
 800264a:	60fb      	str	r3, [r7, #12]
  return(result);
 800264c:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 800264e:	2b00      	cmp	r3, #0
 8002650:	d005      	beq.n	800265e <stm32_lock_acquire+0x32>
  __ASM volatile ("cpsid i" : : : "memory");
 8002652:	b672      	cpsid	i
}
 8002654:	bf00      	nop
 8002656:	f7ff fc69 	bl	8001f2c <Error_Handler>
 800265a:	bf00      	nop
 800265c:	e7fd      	b.n	800265a <stm32_lock_acquire+0x2e>
  vTaskSuspendAll();
 800265e:	f00f fcfd 	bl	801205c <vTaskSuspendAll>
}
 8002662:	bf00      	nop
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b084      	sub	sp, #16
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d105      	bne.n	8002684 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002678:	b672      	cpsid	i
}
 800267a:	bf00      	nop
 800267c:	f7ff fc56 	bl	8001f2c <Error_Handler>
 8002680:	bf00      	nop
 8002682:	e7fd      	b.n	8002680 <stm32_lock_release+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002684:	f3ef 8305 	mrs	r3, IPSR
 8002688:	60fb      	str	r3, [r7, #12]
  return(result);
 800268a:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <stm32_lock_release+0x32>
  __ASM volatile ("cpsid i" : : : "memory");
 8002690:	b672      	cpsid	i
}
 8002692:	bf00      	nop
 8002694:	f7ff fc4a 	bl	8001f2c <Error_Handler>
 8002698:	bf00      	nop
 800269a:	e7fd      	b.n	8002698 <stm32_lock_release+0x2e>
  xTaskResumeAll();
 800269c:	f00f fcec 	bl	8012078 <xTaskResumeAll>
}
 80026a0:	bf00      	nop
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d105      	bne.n	80026c2 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 80026b6:	f013 f825 	bl	8015704 <__errno>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2216      	movs	r2, #22
 80026be:	601a      	str	r2, [r3, #0]
    return;
 80026c0:	e016      	b.n	80026f0 <__retarget_lock_init_recursive+0x48>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 80026c2:	2001      	movs	r0, #1
 80026c4:	f011 fd42 	bl	801414c <malloc>
 80026c8:	4603      	mov	r3, r0
 80026ca:	461a      	mov	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d005      	beq.n	80026e4 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff ff94 	bl	800260a <stm32_lock_init>
    return;
 80026e2:	e005      	b.n	80026f0 <__retarget_lock_init_recursive+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 80026e4:	b672      	cpsid	i
}
 80026e6:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 80026e8:	f7ff fc20 	bl	8001f2c <Error_Handler>
 80026ec:	bf00      	nop
 80026ee:	e7fd      	b.n	80026ec <__retarget_lock_init_recursive+0x44>
}
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b082      	sub	sp, #8
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d105      	bne.n	8002710 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002704:	b672      	cpsid	i
}
 8002706:	bf00      	nop
 8002708:	f7ff fc10 	bl	8001f2c <Error_Handler>
 800270c:	bf00      	nop
 800270e:	e7fd      	b.n	800270c <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff ff8a 	bl	800262c <stm32_lock_acquire>
}
 8002718:	bf00      	nop
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d105      	bne.n	800273a <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800272e:	b672      	cpsid	i
}
 8002730:	bf00      	nop
 8002732:	f7ff fbfb 	bl	8001f2c <Error_Handler>
 8002736:	bf00      	nop
 8002738:	e7fd      	b.n	8002736 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff ff94 	bl	800266a <stm32_lock_release>
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
	...

0800274c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002750:	4b0e      	ldr	r3, [pc, #56]	@ (800278c <HAL_Init+0x40>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a0d      	ldr	r2, [pc, #52]	@ (800278c <HAL_Init+0x40>)
 8002756:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800275a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800275c:	4b0b      	ldr	r3, [pc, #44]	@ (800278c <HAL_Init+0x40>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a0a      	ldr	r2, [pc, #40]	@ (800278c <HAL_Init+0x40>)
 8002762:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002766:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002768:	4b08      	ldr	r3, [pc, #32]	@ (800278c <HAL_Init+0x40>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a07      	ldr	r2, [pc, #28]	@ (800278c <HAL_Init+0x40>)
 800276e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002772:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002774:	2003      	movs	r0, #3
 8002776:	f000 fd12 	bl	800319e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800277a:	200f      	movs	r0, #15
 800277c:	f7ff fc86 	bl	800208c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002780:	f7ff fc58 	bl	8002034 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40023c00 	.word	0x40023c00

08002790 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002794:	4b06      	ldr	r3, [pc, #24]	@ (80027b0 <HAL_IncTick+0x20>)
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	461a      	mov	r2, r3
 800279a:	4b06      	ldr	r3, [pc, #24]	@ (80027b4 <HAL_IncTick+0x24>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4413      	add	r3, r2
 80027a0:	4a04      	ldr	r2, [pc, #16]	@ (80027b4 <HAL_IncTick+0x24>)
 80027a2:	6013      	str	r3, [r2, #0]
}
 80027a4:	bf00      	nop
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	20000008 	.word	0x20000008
 80027b4:	20000648 	.word	0x20000648

080027b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  return uwTick;
 80027bc:	4b03      	ldr	r3, [pc, #12]	@ (80027cc <HAL_GetTick+0x14>)
 80027be:	681b      	ldr	r3, [r3, #0]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	20000648 	.word	0x20000648

080027d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027d8:	f7ff ffee 	bl	80027b8 <HAL_GetTick>
 80027dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e8:	d005      	beq.n	80027f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002814 <HAL_Delay+0x44>)
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	461a      	mov	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4413      	add	r3, r2
 80027f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027f6:	bf00      	nop
 80027f8:	f7ff ffde 	bl	80027b8 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	429a      	cmp	r2, r3
 8002806:	d8f7      	bhi.n	80027f8 <HAL_Delay+0x28>
  {
  }
}
 8002808:	bf00      	nop
 800280a:	bf00      	nop
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20000008 	.word	0x20000008

08002818 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002820:	2300      	movs	r3, #0
 8002822:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e033      	b.n	8002896 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002832:	2b00      	cmp	r3, #0
 8002834:	d109      	bne.n	800284a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7fe fc52 	bl	80010e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	f003 0310 	and.w	r3, r3, #16
 8002852:	2b00      	cmp	r3, #0
 8002854:	d118      	bne.n	8002888 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800285e:	f023 0302 	bic.w	r3, r3, #2
 8002862:	f043 0202 	orr.w	r2, r3, #2
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 fa6c 	bl	8002d48 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	f023 0303 	bic.w	r3, r3, #3
 800287e:	f043 0201 	orr.w	r2, r3, #1
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	641a      	str	r2, [r3, #64]	@ 0x40
 8002886:	e001      	b.n	800288c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002894:	7bfb      	ldrb	r3, [r7, #15]
}
 8002896:	4618      	mov	r0, r3
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b088      	sub	sp, #32
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028b0:	2300      	movs	r3, #0
 80028b2:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d101      	bne.n	80028c2 <HAL_ADC_Start_DMA+0x22>
 80028be:	2302      	movs	r3, #2
 80028c0:	e0eb      	b.n	8002a9a <HAL_ADC_Start_DMA+0x1fa>
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d018      	beq.n	800290a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0201 	orr.w	r2, r2, #1
 80028e6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028e8:	4b6e      	ldr	r3, [pc, #440]	@ (8002aa4 <HAL_ADC_Start_DMA+0x204>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a6e      	ldr	r2, [pc, #440]	@ (8002aa8 <HAL_ADC_Start_DMA+0x208>)
 80028ee:	fba2 2303 	umull	r2, r3, r2, r3
 80028f2:	0c9a      	lsrs	r2, r3, #18
 80028f4:	4613      	mov	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4413      	add	r3, r2
 80028fa:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80028fc:	e002      	b.n	8002904 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	3b01      	subs	r3, #1
 8002902:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f9      	bne.n	80028fe <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002914:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002918:	d107      	bne.n	800292a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002928:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f003 0301 	and.w	r3, r3, #1
 8002934:	2b01      	cmp	r3, #1
 8002936:	f040 80a3 	bne.w	8002a80 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002942:	f023 0301 	bic.w	r3, r3, #1
 8002946:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002958:	2b00      	cmp	r3, #0
 800295a:	d007      	beq.n	800296c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002960:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002964:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002970:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002974:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002978:	d106      	bne.n	8002988 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297e:	f023 0206 	bic.w	r2, r3, #6
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	645a      	str	r2, [r3, #68]	@ 0x44
 8002986:	e002      	b.n	800298e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002996:	4b45      	ldr	r3, [pc, #276]	@ (8002aac <HAL_ADC_Start_DMA+0x20c>)
 8002998:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800299e:	4a44      	ldr	r2, [pc, #272]	@ (8002ab0 <HAL_ADC_Start_DMA+0x210>)
 80029a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029a6:	4a43      	ldr	r2, [pc, #268]	@ (8002ab4 <HAL_ADC_Start_DMA+0x214>)
 80029a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ae:	4a42      	ldr	r2, [pc, #264]	@ (8002ab8 <HAL_ADC_Start_DMA+0x218>)
 80029b0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80029ba:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	685a      	ldr	r2, [r3, #4]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80029ca:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029da:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	334c      	adds	r3, #76	@ 0x4c
 80029e6:	4619      	mov	r1, r3
 80029e8:	68ba      	ldr	r2, [r7, #8]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f000 fcba 	bl	8003364 <HAL_DMA_Start_IT>
 80029f0:	4603      	mov	r3, r0
 80029f2:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f003 031f 	and.w	r3, r3, #31
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d12a      	bne.n	8002a56 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a2d      	ldr	r2, [pc, #180]	@ (8002abc <HAL_ADC_Start_DMA+0x21c>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d015      	beq.n	8002a36 <HAL_ADC_Start_DMA+0x196>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a2c      	ldr	r2, [pc, #176]	@ (8002ac0 <HAL_ADC_Start_DMA+0x220>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d105      	bne.n	8002a20 <HAL_ADC_Start_DMA+0x180>
 8002a14:	4b25      	ldr	r3, [pc, #148]	@ (8002aac <HAL_ADC_Start_DMA+0x20c>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f003 031f 	and.w	r3, r3, #31
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00a      	beq.n	8002a36 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a27      	ldr	r2, [pc, #156]	@ (8002ac4 <HAL_ADC_Start_DMA+0x224>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d136      	bne.n	8002a98 <HAL_ADC_Start_DMA+0x1f8>
 8002a2a:	4b20      	ldr	r3, [pc, #128]	@ (8002aac <HAL_ADC_Start_DMA+0x20c>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f003 0310 	and.w	r3, r3, #16
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d130      	bne.n	8002a98 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d129      	bne.n	8002a98 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a52:	609a      	str	r2, [r3, #8]
 8002a54:	e020      	b.n	8002a98 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a18      	ldr	r2, [pc, #96]	@ (8002abc <HAL_ADC_Start_DMA+0x21c>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d11b      	bne.n	8002a98 <HAL_ADC_Start_DMA+0x1f8>
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d114      	bne.n	8002a98 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a7c:	609a      	str	r2, [r3, #8]
 8002a7e:	e00b      	b.n	8002a98 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a84:	f043 0210 	orr.w	r2, r3, #16
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a90:	f043 0201 	orr.w	r2, r3, #1
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002a98:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3720      	adds	r7, #32
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20000000 	.word	0x20000000
 8002aa8:	431bde83 	.word	0x431bde83
 8002aac:	40012300 	.word	0x40012300
 8002ab0:	08002f41 	.word	0x08002f41
 8002ab4:	08002ffb 	.word	0x08002ffb
 8002ab8:	08003017 	.word	0x08003017
 8002abc:	40012000 	.word	0x40012000
 8002ac0:	40012100 	.word	0x40012100
 8002ac4:	40012200 	.word	0x40012200

08002ac8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x1c>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	e105      	b.n	8002d2c <HAL_ADC_ConfigChannel+0x228>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b09      	cmp	r3, #9
 8002b2e:	d925      	bls.n	8002b7c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68d9      	ldr	r1, [r3, #12]
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	4613      	mov	r3, r2
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	4413      	add	r3, r2
 8002b44:	3b1e      	subs	r3, #30
 8002b46:	2207      	movs	r2, #7
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	43da      	mvns	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	400a      	ands	r2, r1
 8002b54:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68d9      	ldr	r1, [r3, #12]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	4618      	mov	r0, r3
 8002b68:	4603      	mov	r3, r0
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	4403      	add	r3, r0
 8002b6e:	3b1e      	subs	r3, #30
 8002b70:	409a      	lsls	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	430a      	orrs	r2, r1
 8002b78:	60da      	str	r2, [r3, #12]
 8002b7a:	e022      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6919      	ldr	r1, [r3, #16]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	4413      	add	r3, r2
 8002b90:	2207      	movs	r2, #7
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43da      	mvns	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	400a      	ands	r2, r1
 8002b9e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6919      	ldr	r1, [r3, #16]
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	4403      	add	r3, r0
 8002bb8:	409a      	lsls	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b06      	cmp	r3, #6
 8002bc8:	d824      	bhi.n	8002c14 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	3b05      	subs	r3, #5
 8002bdc:	221f      	movs	r2, #31
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	43da      	mvns	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	400a      	ands	r2, r1
 8002bea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685a      	ldr	r2, [r3, #4]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4413      	add	r3, r2
 8002c04:	3b05      	subs	r3, #5
 8002c06:	fa00 f203 	lsl.w	r2, r0, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c12:	e04c      	b.n	8002cae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	2b0c      	cmp	r3, #12
 8002c1a:	d824      	bhi.n	8002c66 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	4613      	mov	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	3b23      	subs	r3, #35	@ 0x23
 8002c2e:	221f      	movs	r2, #31
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43da      	mvns	r2, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	400a      	ands	r2, r1
 8002c3c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	4613      	mov	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4413      	add	r3, r2
 8002c56:	3b23      	subs	r3, #35	@ 0x23
 8002c58:	fa00 f203 	lsl.w	r2, r0, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c64:	e023      	b.n	8002cae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	4613      	mov	r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4413      	add	r3, r2
 8002c76:	3b41      	subs	r3, #65	@ 0x41
 8002c78:	221f      	movs	r2, #31
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	43da      	mvns	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	400a      	ands	r2, r1
 8002c86:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	4618      	mov	r0, r3
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685a      	ldr	r2, [r3, #4]
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4413      	add	r3, r2
 8002ca0:	3b41      	subs	r3, #65	@ 0x41
 8002ca2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cae:	4b22      	ldr	r3, [pc, #136]	@ (8002d38 <HAL_ADC_ConfigChannel+0x234>)
 8002cb0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a21      	ldr	r2, [pc, #132]	@ (8002d3c <HAL_ADC_ConfigChannel+0x238>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d109      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x1cc>
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b12      	cmp	r3, #18
 8002cc2:	d105      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a19      	ldr	r2, [pc, #100]	@ (8002d3c <HAL_ADC_ConfigChannel+0x238>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d123      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x21e>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2b10      	cmp	r3, #16
 8002ce0:	d003      	beq.n	8002cea <HAL_ADC_ConfigChannel+0x1e6>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2b11      	cmp	r3, #17
 8002ce8:	d11b      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2b10      	cmp	r3, #16
 8002cfc:	d111      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cfe:	4b10      	ldr	r3, [pc, #64]	@ (8002d40 <HAL_ADC_ConfigChannel+0x23c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a10      	ldr	r2, [pc, #64]	@ (8002d44 <HAL_ADC_ConfigChannel+0x240>)
 8002d04:	fba2 2303 	umull	r2, r3, r2, r3
 8002d08:	0c9a      	lsrs	r2, r3, #18
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4413      	add	r3, r2
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d14:	e002      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1f9      	bne.n	8002d16 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr
 8002d38:	40012300 	.word	0x40012300
 8002d3c:	40012000 	.word	0x40012000
 8002d40:	20000000 	.word	0x20000000
 8002d44:	431bde83 	.word	0x431bde83

08002d48 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d50:	4b79      	ldr	r3, [pc, #484]	@ (8002f38 <ADC_Init+0x1f0>)
 8002d52:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	685a      	ldr	r2, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6859      	ldr	r1, [r3, #4]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	691b      	ldr	r3, [r3, #16]
 8002d88:	021a      	lsls	r2, r3, #8
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002da0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6859      	ldr	r1, [r3, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dc2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6899      	ldr	r1, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	68da      	ldr	r2, [r3, #12]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dda:	4a58      	ldr	r2, [pc, #352]	@ (8002f3c <ADC_Init+0x1f4>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d022      	beq.n	8002e26 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	689a      	ldr	r2, [r3, #8]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002dee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6899      	ldr	r1, [r3, #8]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	6899      	ldr	r1, [r3, #8]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	e00f      	b.n	8002e46 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e44:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0202 	bic.w	r2, r2, #2
 8002e54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6899      	ldr	r1, [r3, #8]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	7e1b      	ldrb	r3, [r3, #24]
 8002e60:	005a      	lsls	r2, r3, #1
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	430a      	orrs	r2, r1
 8002e68:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d01b      	beq.n	8002eac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e82:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	685a      	ldr	r2, [r3, #4]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e92:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6859      	ldr	r1, [r3, #4]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	035a      	lsls	r2, r3, #13
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	e007      	b.n	8002ebc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eba:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002eca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	051a      	lsls	r2, r3, #20
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	689a      	ldr	r2, [r3, #8]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ef0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	6899      	ldr	r1, [r3, #8]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002efe:	025a      	lsls	r2, r3, #9
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6899      	ldr	r1, [r3, #8]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	029a      	lsls	r2, r3, #10
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	609a      	str	r2, [r3, #8]
}
 8002f2c:	bf00      	nop
 8002f2e:	3714      	adds	r7, #20
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr
 8002f38:	40012300 	.word	0x40012300
 8002f3c:	0f000001 	.word	0x0f000001

08002f40 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f4c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f52:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d13c      	bne.n	8002fd4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d12b      	bne.n	8002fcc <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d127      	bne.n	8002fcc <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f82:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d006      	beq.n	8002f98 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d119      	bne.n	8002fcc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0220 	bic.w	r2, r2, #32
 8002fa6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d105      	bne.n	8002fcc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc4:	f043 0201 	orr.w	r2, r3, #1
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f7ff fd7b 	bl	8002ac8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002fd2:	e00e      	b.n	8002ff2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd8:	f003 0310 	and.w	r3, r3, #16
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d003      	beq.n	8002fe8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f7ff fd85 	bl	8002af0 <HAL_ADC_ErrorCallback>
}
 8002fe6:	e004      	b.n	8002ff2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	4798      	blx	r3
}
 8002ff2:	bf00      	nop
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b084      	sub	sp, #16
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003006:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f7ff fd67 	bl	8002adc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800300e:	bf00      	nop
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b084      	sub	sp, #16
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003022:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2240      	movs	r2, #64	@ 0x40
 8003028:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302e:	f043 0204 	orr.w	r2, r3, #4
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f7ff fd5a 	bl	8002af0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800303c:	bf00      	nop
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <__NVIC_SetPriorityGrouping>:
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003054:	4b0c      	ldr	r3, [pc, #48]	@ (8003088 <__NVIC_SetPriorityGrouping+0x44>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003060:	4013      	ands	r3, r2
 8003062:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800306c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003070:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003074:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003076:	4a04      	ldr	r2, [pc, #16]	@ (8003088 <__NVIC_SetPriorityGrouping+0x44>)
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	60d3      	str	r3, [r2, #12]
}
 800307c:	bf00      	nop
 800307e:	3714      	adds	r7, #20
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	e000ed00 	.word	0xe000ed00

0800308c <__NVIC_GetPriorityGrouping>:
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003090:	4b04      	ldr	r3, [pc, #16]	@ (80030a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	0a1b      	lsrs	r3, r3, #8
 8003096:	f003 0307 	and.w	r3, r3, #7
}
 800309a:	4618      	mov	r0, r3
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr
 80030a4:	e000ed00 	.word	0xe000ed00

080030a8 <__NVIC_EnableIRQ>:
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4603      	mov	r3, r0
 80030b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	db0b      	blt.n	80030d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	f003 021f 	and.w	r2, r3, #31
 80030c0:	4907      	ldr	r1, [pc, #28]	@ (80030e0 <__NVIC_EnableIRQ+0x38>)
 80030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c6:	095b      	lsrs	r3, r3, #5
 80030c8:	2001      	movs	r0, #1
 80030ca:	fa00 f202 	lsl.w	r2, r0, r2
 80030ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	e000e100 	.word	0xe000e100

080030e4 <__NVIC_SetPriority>:
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	6039      	str	r1, [r7, #0]
 80030ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	db0a      	blt.n	800310e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	490c      	ldr	r1, [pc, #48]	@ (8003130 <__NVIC_SetPriority+0x4c>)
 80030fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003102:	0112      	lsls	r2, r2, #4
 8003104:	b2d2      	uxtb	r2, r2
 8003106:	440b      	add	r3, r1
 8003108:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800310c:	e00a      	b.n	8003124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	b2da      	uxtb	r2, r3
 8003112:	4908      	ldr	r1, [pc, #32]	@ (8003134 <__NVIC_SetPriority+0x50>)
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	f003 030f 	and.w	r3, r3, #15
 800311a:	3b04      	subs	r3, #4
 800311c:	0112      	lsls	r2, r2, #4
 800311e:	b2d2      	uxtb	r2, r2
 8003120:	440b      	add	r3, r1
 8003122:	761a      	strb	r2, [r3, #24]
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	e000e100 	.word	0xe000e100
 8003134:	e000ed00 	.word	0xe000ed00

08003138 <NVIC_EncodePriority>:
{
 8003138:	b480      	push	{r7}
 800313a:	b089      	sub	sp, #36	@ 0x24
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	f1c3 0307 	rsb	r3, r3, #7
 8003152:	2b04      	cmp	r3, #4
 8003154:	bf28      	it	cs
 8003156:	2304      	movcs	r3, #4
 8003158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	3304      	adds	r3, #4
 800315e:	2b06      	cmp	r3, #6
 8003160:	d902      	bls.n	8003168 <NVIC_EncodePriority+0x30>
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	3b03      	subs	r3, #3
 8003166:	e000      	b.n	800316a <NVIC_EncodePriority+0x32>
 8003168:	2300      	movs	r3, #0
 800316a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800316c:	f04f 32ff 	mov.w	r2, #4294967295
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	43da      	mvns	r2, r3
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	401a      	ands	r2, r3
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003180:	f04f 31ff 	mov.w	r1, #4294967295
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	fa01 f303 	lsl.w	r3, r1, r3
 800318a:	43d9      	mvns	r1, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003190:	4313      	orrs	r3, r2
}
 8003192:	4618      	mov	r0, r3
 8003194:	3724      	adds	r7, #36	@ 0x24
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b082      	sub	sp, #8
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7ff ff4c 	bl	8003044 <__NVIC_SetPriorityGrouping>
}
 80031ac:	bf00      	nop
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
 80031c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031c6:	f7ff ff61 	bl	800308c <__NVIC_GetPriorityGrouping>
 80031ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	68b9      	ldr	r1, [r7, #8]
 80031d0:	6978      	ldr	r0, [r7, #20]
 80031d2:	f7ff ffb1 	bl	8003138 <NVIC_EncodePriority>
 80031d6:	4602      	mov	r2, r0
 80031d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031dc:	4611      	mov	r1, r2
 80031de:	4618      	mov	r0, r3
 80031e0:	f7ff ff80 	bl	80030e4 <__NVIC_SetPriority>
}
 80031e4:	bf00      	nop
 80031e6:	3718      	adds	r7, #24
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7ff ff54 	bl	80030a8 <__NVIC_EnableIRQ>
}
 8003200:	bf00      	nop
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003210:	2300      	movs	r3, #0
 8003212:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003214:	f7ff fad0 	bl	80027b8 <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e099      	b.n	8003358 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2202      	movs	r2, #2
 8003228:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0201 	bic.w	r2, r2, #1
 8003242:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003244:	e00f      	b.n	8003266 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003246:	f7ff fab7 	bl	80027b8 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b05      	cmp	r3, #5
 8003252:	d908      	bls.n	8003266 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2220      	movs	r2, #32
 8003258:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2203      	movs	r2, #3
 800325e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e078      	b.n	8003358 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1e8      	bne.n	8003246 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800327c:	697a      	ldr	r2, [r7, #20]
 800327e:	4b38      	ldr	r3, [pc, #224]	@ (8003360 <HAL_DMA_Init+0x158>)
 8003280:	4013      	ands	r3, r2
 8003282:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685a      	ldr	r2, [r3, #4]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003292:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800329e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d107      	bne.n	80032d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c8:	4313      	orrs	r3, r2
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	f023 0307 	bic.w	r3, r3, #7
 80032e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ec:	697a      	ldr	r2, [r7, #20]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f6:	2b04      	cmp	r3, #4
 80032f8:	d117      	bne.n	800332a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	4313      	orrs	r3, r2
 8003302:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00e      	beq.n	800332a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 fb0d 	bl	800392c <DMA_CheckFifoParam>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d008      	beq.n	800332a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2240      	movs	r2, #64	@ 0x40
 800331c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003326:	2301      	movs	r3, #1
 8003328:	e016      	b.n	8003358 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 fac4 	bl	80038c0 <DMA_CalcBaseAndBitshift>
 8003338:	4603      	mov	r3, r0
 800333a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003340:	223f      	movs	r2, #63	@ 0x3f
 8003342:	409a      	lsls	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3718      	adds	r7, #24
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	f010803f 	.word	0xf010803f

08003364 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	60b9      	str	r1, [r7, #8]
 800336e:	607a      	str	r2, [r7, #4]
 8003370:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003372:	2300      	movs	r3, #0
 8003374:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800337a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003382:	2b01      	cmp	r3, #1
 8003384:	d101      	bne.n	800338a <HAL_DMA_Start_IT+0x26>
 8003386:	2302      	movs	r3, #2
 8003388:	e040      	b.n	800340c <HAL_DMA_Start_IT+0xa8>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b01      	cmp	r3, #1
 800339c:	d12f      	bne.n	80033fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2202      	movs	r2, #2
 80033a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	68b9      	ldr	r1, [r7, #8]
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 fa56 	bl	8003864 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033bc:	223f      	movs	r2, #63	@ 0x3f
 80033be:	409a      	lsls	r2, r3
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f042 0216 	orr.w	r2, r2, #22
 80033d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d007      	beq.n	80033ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f042 0208 	orr.w	r2, r2, #8
 80033ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0201 	orr.w	r2, r2, #1
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	e005      	b.n	800340a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003406:	2302      	movs	r3, #2
 8003408:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800340a:	7dfb      	ldrb	r3, [r7, #23]
}
 800340c:	4618      	mov	r0, r3
 800340e:	3718      	adds	r7, #24
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003420:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003422:	f7ff f9c9 	bl	80027b8 <HAL_GetTick>
 8003426:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800342e:	b2db      	uxtb	r3, r3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d008      	beq.n	8003446 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2280      	movs	r2, #128	@ 0x80
 8003438:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e052      	b.n	80034ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 0216 	bic.w	r2, r2, #22
 8003454:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	695a      	ldr	r2, [r3, #20]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003464:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346a:	2b00      	cmp	r3, #0
 800346c:	d103      	bne.n	8003476 <HAL_DMA_Abort+0x62>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003472:	2b00      	cmp	r3, #0
 8003474:	d007      	beq.n	8003486 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0208 	bic.w	r2, r2, #8
 8003484:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0201 	bic.w	r2, r2, #1
 8003494:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003496:	e013      	b.n	80034c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003498:	f7ff f98e 	bl	80027b8 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b05      	cmp	r3, #5
 80034a4:	d90c      	bls.n	80034c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2220      	movs	r2, #32
 80034aa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2203      	movs	r2, #3
 80034b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e015      	b.n	80034ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d1e4      	bne.n	8003498 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d2:	223f      	movs	r2, #63	@ 0x3f
 80034d4:	409a      	lsls	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003502:	b2db      	uxtb	r3, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d004      	beq.n	8003512 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2280      	movs	r2, #128	@ 0x80
 800350c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e00c      	b.n	800352c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2205      	movs	r2, #5
 8003516:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 0201 	bic.w	r2, r2, #1
 8003528:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003540:	2300      	movs	r3, #0
 8003542:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003544:	4b8e      	ldr	r3, [pc, #568]	@ (8003780 <HAL_DMA_IRQHandler+0x248>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a8e      	ldr	r2, [pc, #568]	@ (8003784 <HAL_DMA_IRQHandler+0x24c>)
 800354a:	fba2 2303 	umull	r2, r3, r2, r3
 800354e:	0a9b      	lsrs	r3, r3, #10
 8003550:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003556:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003562:	2208      	movs	r2, #8
 8003564:	409a      	lsls	r2, r3
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	4013      	ands	r3, r2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d01a      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0304 	and.w	r3, r3, #4
 8003578:	2b00      	cmp	r3, #0
 800357a:	d013      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f022 0204 	bic.w	r2, r2, #4
 800358a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003590:	2208      	movs	r2, #8
 8003592:	409a      	lsls	r2, r3
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800359c:	f043 0201 	orr.w	r2, r3, #1
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a8:	2201      	movs	r2, #1
 80035aa:	409a      	lsls	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	4013      	ands	r3, r2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d012      	beq.n	80035da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00b      	beq.n	80035da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035c6:	2201      	movs	r2, #1
 80035c8:	409a      	lsls	r2, r3
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035d2:	f043 0202 	orr.w	r2, r3, #2
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035de:	2204      	movs	r2, #4
 80035e0:	409a      	lsls	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	4013      	ands	r3, r2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d012      	beq.n	8003610 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0302 	and.w	r3, r3, #2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d00b      	beq.n	8003610 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035fc:	2204      	movs	r2, #4
 80035fe:	409a      	lsls	r2, r3
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003608:	f043 0204 	orr.w	r2, r3, #4
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003614:	2210      	movs	r2, #16
 8003616:	409a      	lsls	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4013      	ands	r3, r2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d043      	beq.n	80036a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d03c      	beq.n	80036a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003632:	2210      	movs	r2, #16
 8003634:	409a      	lsls	r2, r3
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d018      	beq.n	800367a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d108      	bne.n	8003668 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365a:	2b00      	cmp	r3, #0
 800365c:	d024      	beq.n	80036a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	4798      	blx	r3
 8003666:	e01f      	b.n	80036a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800366c:	2b00      	cmp	r3, #0
 800366e:	d01b      	beq.n	80036a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	4798      	blx	r3
 8003678:	e016      	b.n	80036a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003684:	2b00      	cmp	r3, #0
 8003686:	d107      	bne.n	8003698 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0208 	bic.w	r2, r2, #8
 8003696:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369c:	2b00      	cmp	r3, #0
 800369e:	d003      	beq.n	80036a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ac:	2220      	movs	r2, #32
 80036ae:	409a      	lsls	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4013      	ands	r3, r2
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 808f 	beq.w	80037d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0310 	and.w	r3, r3, #16
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	f000 8087 	beq.w	80037d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ce:	2220      	movs	r2, #32
 80036d0:	409a      	lsls	r2, r3
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b05      	cmp	r3, #5
 80036e0:	d136      	bne.n	8003750 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0216 	bic.w	r2, r2, #22
 80036f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	695a      	ldr	r2, [r3, #20]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003700:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003706:	2b00      	cmp	r3, #0
 8003708:	d103      	bne.n	8003712 <HAL_DMA_IRQHandler+0x1da>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800370e:	2b00      	cmp	r3, #0
 8003710:	d007      	beq.n	8003722 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0208 	bic.w	r2, r2, #8
 8003720:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003726:	223f      	movs	r2, #63	@ 0x3f
 8003728:	409a      	lsls	r2, r3
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003742:	2b00      	cmp	r3, #0
 8003744:	d07e      	beq.n	8003844 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	4798      	blx	r3
        }
        return;
 800374e:	e079      	b.n	8003844 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d01d      	beq.n	800379a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10d      	bne.n	8003788 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003770:	2b00      	cmp	r3, #0
 8003772:	d031      	beq.n	80037d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	4798      	blx	r3
 800377c:	e02c      	b.n	80037d8 <HAL_DMA_IRQHandler+0x2a0>
 800377e:	bf00      	nop
 8003780:	20000000 	.word	0x20000000
 8003784:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800378c:	2b00      	cmp	r3, #0
 800378e:	d023      	beq.n	80037d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	4798      	blx	r3
 8003798:	e01e      	b.n	80037d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d10f      	bne.n	80037c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f022 0210 	bic.w	r2, r2, #16
 80037b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d003      	beq.n	80037d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d032      	beq.n	8003846 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d022      	beq.n	8003832 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2205      	movs	r2, #5
 80037f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 0201 	bic.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	3301      	adds	r3, #1
 8003808:	60bb      	str	r3, [r7, #8]
 800380a:	697a      	ldr	r2, [r7, #20]
 800380c:	429a      	cmp	r2, r3
 800380e:	d307      	bcc.n	8003820 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1f2      	bne.n	8003804 <HAL_DMA_IRQHandler+0x2cc>
 800381e:	e000      	b.n	8003822 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003820:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003836:	2b00      	cmp	r3, #0
 8003838:	d005      	beq.n	8003846 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	4798      	blx	r3
 8003842:	e000      	b.n	8003846 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003844:	bf00      	nop
    }
  }
}
 8003846:	3718      	adds	r7, #24
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003858:	4618      	mov	r0, r3
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003864:	b480      	push	{r7}
 8003866:	b085      	sub	sp, #20
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
 8003870:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003880:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	683a      	ldr	r2, [r7, #0]
 8003888:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	2b40      	cmp	r3, #64	@ 0x40
 8003890:	d108      	bne.n	80038a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80038a2:	e007      	b.n	80038b4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	60da      	str	r2, [r3, #12]
}
 80038b4:	bf00      	nop
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	3b10      	subs	r3, #16
 80038d0:	4a14      	ldr	r2, [pc, #80]	@ (8003924 <DMA_CalcBaseAndBitshift+0x64>)
 80038d2:	fba2 2303 	umull	r2, r3, r2, r3
 80038d6:	091b      	lsrs	r3, r3, #4
 80038d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80038da:	4a13      	ldr	r2, [pc, #76]	@ (8003928 <DMA_CalcBaseAndBitshift+0x68>)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	4413      	add	r3, r2
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	461a      	mov	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b03      	cmp	r3, #3
 80038ec:	d909      	bls.n	8003902 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80038f6:	f023 0303 	bic.w	r3, r3, #3
 80038fa:	1d1a      	adds	r2, r3, #4
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	659a      	str	r2, [r3, #88]	@ 0x58
 8003900:	e007      	b.n	8003912 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800390a:	f023 0303 	bic.w	r3, r3, #3
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003916:	4618      	mov	r0, r3
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	aaaaaaab 	.word	0xaaaaaaab
 8003928:	08018f34 	.word	0x08018f34

0800392c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800392c:	b480      	push	{r7}
 800392e:	b085      	sub	sp, #20
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003934:	2300      	movs	r3, #0
 8003936:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d11f      	bne.n	8003986 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	2b03      	cmp	r3, #3
 800394a:	d856      	bhi.n	80039fa <DMA_CheckFifoParam+0xce>
 800394c:	a201      	add	r2, pc, #4	@ (adr r2, 8003954 <DMA_CheckFifoParam+0x28>)
 800394e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003952:	bf00      	nop
 8003954:	08003965 	.word	0x08003965
 8003958:	08003977 	.word	0x08003977
 800395c:	08003965 	.word	0x08003965
 8003960:	080039fb 	.word	0x080039fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003968:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d046      	beq.n	80039fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003974:	e043      	b.n	80039fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800397a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800397e:	d140      	bne.n	8003a02 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003984:	e03d      	b.n	8003a02 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800398e:	d121      	bne.n	80039d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b03      	cmp	r3, #3
 8003994:	d837      	bhi.n	8003a06 <DMA_CheckFifoParam+0xda>
 8003996:	a201      	add	r2, pc, #4	@ (adr r2, 800399c <DMA_CheckFifoParam+0x70>)
 8003998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800399c:	080039ad 	.word	0x080039ad
 80039a0:	080039b3 	.word	0x080039b3
 80039a4:	080039ad 	.word	0x080039ad
 80039a8:	080039c5 	.word	0x080039c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	73fb      	strb	r3, [r7, #15]
      break;
 80039b0:	e030      	b.n	8003a14 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d025      	beq.n	8003a0a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039c2:	e022      	b.n	8003a0a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80039cc:	d11f      	bne.n	8003a0e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80039d2:	e01c      	b.n	8003a0e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d903      	bls.n	80039e2 <DMA_CheckFifoParam+0xb6>
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	2b03      	cmp	r3, #3
 80039de:	d003      	beq.n	80039e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80039e0:	e018      	b.n	8003a14 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	73fb      	strb	r3, [r7, #15]
      break;
 80039e6:	e015      	b.n	8003a14 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00e      	beq.n	8003a12 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	73fb      	strb	r3, [r7, #15]
      break;
 80039f8:	e00b      	b.n	8003a12 <DMA_CheckFifoParam+0xe6>
      break;
 80039fa:	bf00      	nop
 80039fc:	e00a      	b.n	8003a14 <DMA_CheckFifoParam+0xe8>
      break;
 80039fe:	bf00      	nop
 8003a00:	e008      	b.n	8003a14 <DMA_CheckFifoParam+0xe8>
      break;
 8003a02:	bf00      	nop
 8003a04:	e006      	b.n	8003a14 <DMA_CheckFifoParam+0xe8>
      break;
 8003a06:	bf00      	nop
 8003a08:	e004      	b.n	8003a14 <DMA_CheckFifoParam+0xe8>
      break;
 8003a0a:	bf00      	nop
 8003a0c:	e002      	b.n	8003a14 <DMA_CheckFifoParam+0xe8>
      break;   
 8003a0e:	bf00      	nop
 8003a10:	e000      	b.n	8003a14 <DMA_CheckFifoParam+0xe8>
      break;
 8003a12:	bf00      	nop
    }
  } 
  
  return status; 
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3714      	adds	r7, #20
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop

08003a24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b089      	sub	sp, #36	@ 0x24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a32:	2300      	movs	r3, #0
 8003a34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a36:	2300      	movs	r3, #0
 8003a38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	61fb      	str	r3, [r7, #28]
 8003a3e:	e16b      	b.n	8003d18 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a40:	2201      	movs	r2, #1
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	fa02 f303 	lsl.w	r3, r2, r3
 8003a48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4013      	ands	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	f040 815a 	bne.w	8003d12 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d005      	beq.n	8003a76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d130      	bne.n	8003ad8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	2203      	movs	r2, #3
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	43db      	mvns	r3, r3
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	68da      	ldr	r2, [r3, #12]
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	69ba      	ldr	r2, [r7, #24]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aac:	2201      	movs	r2, #1
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	43db      	mvns	r3, r3
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	f003 0201 	and.w	r2, r3, #1
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f003 0303 	and.w	r3, r3, #3
 8003ae0:	2b03      	cmp	r3, #3
 8003ae2:	d017      	beq.n	8003b14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	2203      	movs	r2, #3
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4013      	ands	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	69ba      	ldr	r2, [r7, #24]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d123      	bne.n	8003b68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	08da      	lsrs	r2, r3, #3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3208      	adds	r2, #8
 8003b28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	220f      	movs	r2, #15
 8003b38:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4013      	ands	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	691a      	ldr	r2, [r3, #16]
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	08da      	lsrs	r2, r3, #3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	3208      	adds	r2, #8
 8003b62:	69b9      	ldr	r1, [r7, #24]
 8003b64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	2203      	movs	r2, #3
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 0203 	and.w	r2, r3, #3
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 80b4 	beq.w	8003d12 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003baa:	2300      	movs	r3, #0
 8003bac:	60fb      	str	r3, [r7, #12]
 8003bae:	4b60      	ldr	r3, [pc, #384]	@ (8003d30 <HAL_GPIO_Init+0x30c>)
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb2:	4a5f      	ldr	r2, [pc, #380]	@ (8003d30 <HAL_GPIO_Init+0x30c>)
 8003bb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bba:	4b5d      	ldr	r3, [pc, #372]	@ (8003d30 <HAL_GPIO_Init+0x30c>)
 8003bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bc2:	60fb      	str	r3, [r7, #12]
 8003bc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bc6:	4a5b      	ldr	r2, [pc, #364]	@ (8003d34 <HAL_GPIO_Init+0x310>)
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	089b      	lsrs	r3, r3, #2
 8003bcc:	3302      	adds	r3, #2
 8003bce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	220f      	movs	r2, #15
 8003bde:	fa02 f303 	lsl.w	r3, r2, r3
 8003be2:	43db      	mvns	r3, r3
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	4013      	ands	r3, r2
 8003be8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a52      	ldr	r2, [pc, #328]	@ (8003d38 <HAL_GPIO_Init+0x314>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d02b      	beq.n	8003c4a <HAL_GPIO_Init+0x226>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a51      	ldr	r2, [pc, #324]	@ (8003d3c <HAL_GPIO_Init+0x318>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d025      	beq.n	8003c46 <HAL_GPIO_Init+0x222>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a50      	ldr	r2, [pc, #320]	@ (8003d40 <HAL_GPIO_Init+0x31c>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d01f      	beq.n	8003c42 <HAL_GPIO_Init+0x21e>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a4f      	ldr	r2, [pc, #316]	@ (8003d44 <HAL_GPIO_Init+0x320>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d019      	beq.n	8003c3e <HAL_GPIO_Init+0x21a>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a4e      	ldr	r2, [pc, #312]	@ (8003d48 <HAL_GPIO_Init+0x324>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d013      	beq.n	8003c3a <HAL_GPIO_Init+0x216>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a4d      	ldr	r2, [pc, #308]	@ (8003d4c <HAL_GPIO_Init+0x328>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d00d      	beq.n	8003c36 <HAL_GPIO_Init+0x212>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a4c      	ldr	r2, [pc, #304]	@ (8003d50 <HAL_GPIO_Init+0x32c>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d007      	beq.n	8003c32 <HAL_GPIO_Init+0x20e>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a4b      	ldr	r2, [pc, #300]	@ (8003d54 <HAL_GPIO_Init+0x330>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d101      	bne.n	8003c2e <HAL_GPIO_Init+0x20a>
 8003c2a:	2307      	movs	r3, #7
 8003c2c:	e00e      	b.n	8003c4c <HAL_GPIO_Init+0x228>
 8003c2e:	2308      	movs	r3, #8
 8003c30:	e00c      	b.n	8003c4c <HAL_GPIO_Init+0x228>
 8003c32:	2306      	movs	r3, #6
 8003c34:	e00a      	b.n	8003c4c <HAL_GPIO_Init+0x228>
 8003c36:	2305      	movs	r3, #5
 8003c38:	e008      	b.n	8003c4c <HAL_GPIO_Init+0x228>
 8003c3a:	2304      	movs	r3, #4
 8003c3c:	e006      	b.n	8003c4c <HAL_GPIO_Init+0x228>
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e004      	b.n	8003c4c <HAL_GPIO_Init+0x228>
 8003c42:	2302      	movs	r3, #2
 8003c44:	e002      	b.n	8003c4c <HAL_GPIO_Init+0x228>
 8003c46:	2301      	movs	r3, #1
 8003c48:	e000      	b.n	8003c4c <HAL_GPIO_Init+0x228>
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	69fa      	ldr	r2, [r7, #28]
 8003c4e:	f002 0203 	and.w	r2, r2, #3
 8003c52:	0092      	lsls	r2, r2, #2
 8003c54:	4093      	lsls	r3, r2
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c5c:	4935      	ldr	r1, [pc, #212]	@ (8003d34 <HAL_GPIO_Init+0x310>)
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	089b      	lsrs	r3, r3, #2
 8003c62:	3302      	adds	r3, #2
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c6a:	4b3b      	ldr	r3, [pc, #236]	@ (8003d58 <HAL_GPIO_Init+0x334>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	43db      	mvns	r3, r3
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	4013      	ands	r3, r2
 8003c78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c8e:	4a32      	ldr	r2, [pc, #200]	@ (8003d58 <HAL_GPIO_Init+0x334>)
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c94:	4b30      	ldr	r3, [pc, #192]	@ (8003d58 <HAL_GPIO_Init+0x334>)
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	43db      	mvns	r3, r3
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d003      	beq.n	8003cb8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003cb0:	69ba      	ldr	r2, [r7, #24]
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cb8:	4a27      	ldr	r2, [pc, #156]	@ (8003d58 <HAL_GPIO_Init+0x334>)
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cbe:	4b26      	ldr	r3, [pc, #152]	@ (8003d58 <HAL_GPIO_Init+0x334>)
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	43db      	mvns	r3, r3
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003cda:	69ba      	ldr	r2, [r7, #24]
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ce2:	4a1d      	ldr	r2, [pc, #116]	@ (8003d58 <HAL_GPIO_Init+0x334>)
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d58 <HAL_GPIO_Init+0x334>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	43db      	mvns	r3, r3
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d003      	beq.n	8003d0c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d0c:	4a12      	ldr	r2, [pc, #72]	@ (8003d58 <HAL_GPIO_Init+0x334>)
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	3301      	adds	r3, #1
 8003d16:	61fb      	str	r3, [r7, #28]
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	2b0f      	cmp	r3, #15
 8003d1c:	f67f ae90 	bls.w	8003a40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d20:	bf00      	nop
 8003d22:	bf00      	nop
 8003d24:	3724      	adds	r7, #36	@ 0x24
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	40023800 	.word	0x40023800
 8003d34:	40013800 	.word	0x40013800
 8003d38:	40020000 	.word	0x40020000
 8003d3c:	40020400 	.word	0x40020400
 8003d40:	40020800 	.word	0x40020800
 8003d44:	40020c00 	.word	0x40020c00
 8003d48:	40021000 	.word	0x40021000
 8003d4c:	40021400 	.word	0x40021400
 8003d50:	40021800 	.word	0x40021800
 8003d54:	40021c00 	.word	0x40021c00
 8003d58:	40013c00 	.word	0x40013c00

08003d5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b085      	sub	sp, #20
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	460b      	mov	r3, r1
 8003d66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	691a      	ldr	r2, [r3, #16]
 8003d6c:	887b      	ldrh	r3, [r7, #2]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d002      	beq.n	8003d7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d74:	2301      	movs	r3, #1
 8003d76:	73fb      	strb	r3, [r7, #15]
 8003d78:	e001      	b.n	8003d7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3714      	adds	r7, #20
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	460b      	mov	r3, r1
 8003d96:	807b      	strh	r3, [r7, #2]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d9c:	787b      	ldrb	r3, [r7, #1]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003da2:	887a      	ldrh	r2, [r7, #2]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003da8:	e003      	b.n	8003db2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003daa:	887b      	ldrh	r3, [r7, #2]
 8003dac:	041a      	lsls	r2, r3, #16
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	619a      	str	r2, [r3, #24]
}
 8003db2:	bf00      	nop
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr

08003dbe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b085      	sub	sp, #20
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
 8003dc6:	460b      	mov	r3, r1
 8003dc8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003dd0:	887a      	ldrh	r2, [r7, #2]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	041a      	lsls	r2, r3, #16
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	43d9      	mvns	r1, r3
 8003ddc:	887b      	ldrh	r3, [r7, #2]
 8003dde:	400b      	ands	r3, r1
 8003de0:	431a      	orrs	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	619a      	str	r2, [r3, #24]
}
 8003de6:	bf00      	nop
 8003de8:	3714      	adds	r7, #20
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	b086      	sub	sp, #24
 8003df6:	af02      	add	r7, sp, #8
 8003df8:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d101      	bne.n	8003e04 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e059      	b.n	8003eb8 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d106      	bne.n	8003e24 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f00f fef6 	bl	8013c10 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2203      	movs	r2, #3
 8003e28:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e32:	d102      	bne.n	8003e3a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f005 fbab 	bl	800959a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6818      	ldr	r0, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	7c1a      	ldrb	r2, [r3, #16]
 8003e4c:	f88d 2000 	strb.w	r2, [sp]
 8003e50:	3304      	adds	r3, #4
 8003e52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e54:	f005 fb2c 	bl	80094b0 <USB_CoreInit>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d005      	beq.n	8003e6a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2202      	movs	r2, #2
 8003e62:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e026      	b.n	8003eb8 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2101      	movs	r1, #1
 8003e70:	4618      	mov	r0, r3
 8003e72:	f005 fba3 	bl	80095bc <USB_SetCurrentMode>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d005      	beq.n	8003e88 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e017      	b.n	8003eb8 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6818      	ldr	r0, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	7c1a      	ldrb	r2, [r3, #16]
 8003e90:	f88d 2000 	strb.w	r2, [sp]
 8003e94:	3304      	adds	r3, #4
 8003e96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e98:	f005 fd4c 	bl	8009934 <USB_HostInit>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2202      	movs	r2, #2
 8003ea6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e004      	b.n	8003eb8 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3710      	adds	r7, #16
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003ec0:	b590      	push	{r4, r7, lr}
 8003ec2:	b08b      	sub	sp, #44	@ 0x2c
 8003ec4:	af04      	add	r7, sp, #16
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	4608      	mov	r0, r1
 8003eca:	4611      	mov	r1, r2
 8003ecc:	461a      	mov	r2, r3
 8003ece:	4603      	mov	r3, r0
 8003ed0:	70fb      	strb	r3, [r7, #3]
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	70bb      	strb	r3, [r7, #2]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003eda:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003edc:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d101      	bne.n	8003eec <HAL_HCD_HC_Init+0x2c>
 8003ee8:	2302      	movs	r3, #2
 8003eea:	e09d      	b.n	8004028 <HAL_HCD_HC_Init+0x168>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003ef4:	78fa      	ldrb	r2, [r7, #3]
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	1a9b      	subs	r3, r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	440b      	add	r3, r1
 8003f02:	3319      	adds	r3, #25
 8003f04:	2200      	movs	r2, #0
 8003f06:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003f08:	78fa      	ldrb	r2, [r7, #3]
 8003f0a:	6879      	ldr	r1, [r7, #4]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	1a9b      	subs	r3, r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	440b      	add	r3, r1
 8003f16:	3314      	adds	r3, #20
 8003f18:	787a      	ldrb	r2, [r7, #1]
 8003f1a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003f1c:	78fa      	ldrb	r2, [r7, #3]
 8003f1e:	6879      	ldr	r1, [r7, #4]
 8003f20:	4613      	mov	r3, r2
 8003f22:	011b      	lsls	r3, r3, #4
 8003f24:	1a9b      	subs	r3, r3, r2
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	440b      	add	r3, r1
 8003f2a:	3315      	adds	r3, #21
 8003f2c:	78fa      	ldrb	r2, [r7, #3]
 8003f2e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003f30:	78fa      	ldrb	r2, [r7, #3]
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	4613      	mov	r3, r2
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	1a9b      	subs	r3, r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	3326      	adds	r3, #38	@ 0x26
 8003f40:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003f44:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003f46:	78fa      	ldrb	r2, [r7, #3]
 8003f48:	78bb      	ldrb	r3, [r7, #2]
 8003f4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f4e:	b2d8      	uxtb	r0, r3
 8003f50:	6879      	ldr	r1, [r7, #4]
 8003f52:	4613      	mov	r3, r2
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	1a9b      	subs	r3, r3, r2
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	440b      	add	r3, r1
 8003f5c:	3316      	adds	r3, #22
 8003f5e:	4602      	mov	r2, r0
 8003f60:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003f62:	78fb      	ldrb	r3, [r7, #3]
 8003f64:	4619      	mov	r1, r3
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 fba4 	bl	80046b4 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003f6c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	da0a      	bge.n	8003f8a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003f74:	78fa      	ldrb	r2, [r7, #3]
 8003f76:	6879      	ldr	r1, [r7, #4]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	011b      	lsls	r3, r3, #4
 8003f7c:	1a9b      	subs	r3, r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	440b      	add	r3, r1
 8003f82:	3317      	adds	r3, #23
 8003f84:	2201      	movs	r2, #1
 8003f86:	701a      	strb	r2, [r3, #0]
 8003f88:	e009      	b.n	8003f9e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003f8a:	78fa      	ldrb	r2, [r7, #3]
 8003f8c:	6879      	ldr	r1, [r7, #4]
 8003f8e:	4613      	mov	r3, r2
 8003f90:	011b      	lsls	r3, r3, #4
 8003f92:	1a9b      	subs	r3, r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	440b      	add	r3, r1
 8003f98:	3317      	adds	r3, #23
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f005 fe2a 	bl	8009bfc <USB_GetHostSpeed>
 8003fa8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003faa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d10b      	bne.n	8003fca <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003fb2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d107      	bne.n	8003fca <HAL_HCD_HC_Init+0x10a>
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d104      	bne.n	8003fca <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	2bbc      	cmp	r3, #188	@ 0xbc
 8003fc4:	d901      	bls.n	8003fca <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8003fc6:	23bc      	movs	r3, #188	@ 0xbc
 8003fc8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003fca:	78fa      	ldrb	r2, [r7, #3]
 8003fcc:	6879      	ldr	r1, [r7, #4]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	1a9b      	subs	r3, r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	3318      	adds	r3, #24
 8003fda:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003fde:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003fe0:	78fa      	ldrb	r2, [r7, #3]
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	b298      	uxth	r0, r3
 8003fe6:	6879      	ldr	r1, [r7, #4]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	011b      	lsls	r3, r3, #4
 8003fec:	1a9b      	subs	r3, r3, r2
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	440b      	add	r3, r1
 8003ff2:	3328      	adds	r3, #40	@ 0x28
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6818      	ldr	r0, [r3, #0]
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	787c      	ldrb	r4, [r7, #1]
 8004002:	78ba      	ldrb	r2, [r7, #2]
 8004004:	78f9      	ldrb	r1, [r7, #3]
 8004006:	9302      	str	r3, [sp, #8]
 8004008:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800400c:	9301      	str	r3, [sp, #4]
 800400e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	4623      	mov	r3, r4
 8004016:	f005 fe19 	bl	8009c4c <USB_HC_Init>
 800401a:	4603      	mov	r3, r0
 800401c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8004026:	7bfb      	ldrb	r3, [r7, #15]
}
 8004028:	4618      	mov	r0, r3
 800402a:	371c      	adds	r7, #28
 800402c:	46bd      	mov	sp, r7
 800402e:	bd90      	pop	{r4, r7, pc}

08004030 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	4608      	mov	r0, r1
 800403a:	4611      	mov	r1, r2
 800403c:	461a      	mov	r2, r3
 800403e:	4603      	mov	r3, r0
 8004040:	70fb      	strb	r3, [r7, #3]
 8004042:	460b      	mov	r3, r1
 8004044:	70bb      	strb	r3, [r7, #2]
 8004046:	4613      	mov	r3, r2
 8004048:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	4613      	mov	r3, r2
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	1a9b      	subs	r3, r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	440b      	add	r3, r1
 8004058:	3317      	adds	r3, #23
 800405a:	78ba      	ldrb	r2, [r7, #2]
 800405c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800405e:	78fa      	ldrb	r2, [r7, #3]
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	1a9b      	subs	r3, r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	3326      	adds	r3, #38	@ 0x26
 800406e:	787a      	ldrb	r2, [r7, #1]
 8004070:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004072:	7c3b      	ldrb	r3, [r7, #16]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d114      	bne.n	80040a2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004078:	78fa      	ldrb	r2, [r7, #3]
 800407a:	6879      	ldr	r1, [r7, #4]
 800407c:	4613      	mov	r3, r2
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	1a9b      	subs	r3, r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	440b      	add	r3, r1
 8004086:	332a      	adds	r3, #42	@ 0x2a
 8004088:	2203      	movs	r2, #3
 800408a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800408c:	78fa      	ldrb	r2, [r7, #3]
 800408e:	6879      	ldr	r1, [r7, #4]
 8004090:	4613      	mov	r3, r2
 8004092:	011b      	lsls	r3, r3, #4
 8004094:	1a9b      	subs	r3, r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	440b      	add	r3, r1
 800409a:	3319      	adds	r3, #25
 800409c:	7f3a      	ldrb	r2, [r7, #28]
 800409e:	701a      	strb	r2, [r3, #0]
 80040a0:	e009      	b.n	80040b6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80040a2:	78fa      	ldrb	r2, [r7, #3]
 80040a4:	6879      	ldr	r1, [r7, #4]
 80040a6:	4613      	mov	r3, r2
 80040a8:	011b      	lsls	r3, r3, #4
 80040aa:	1a9b      	subs	r3, r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	440b      	add	r3, r1
 80040b0:	332a      	adds	r3, #42	@ 0x2a
 80040b2:	2202      	movs	r2, #2
 80040b4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80040b6:	787b      	ldrb	r3, [r7, #1]
 80040b8:	2b03      	cmp	r3, #3
 80040ba:	f200 8102 	bhi.w	80042c2 <HAL_HCD_HC_SubmitRequest+0x292>
 80040be:	a201      	add	r2, pc, #4	@ (adr r2, 80040c4 <HAL_HCD_HC_SubmitRequest+0x94>)
 80040c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c4:	080040d5 	.word	0x080040d5
 80040c8:	080042ad 	.word	0x080042ad
 80040cc:	08004199 	.word	0x08004199
 80040d0:	08004223 	.word	0x08004223
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80040d4:	7c3b      	ldrb	r3, [r7, #16]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	f040 80f5 	bne.w	80042c6 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80040dc:	78bb      	ldrb	r3, [r7, #2]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d12d      	bne.n	800413e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80040e2:	8b3b      	ldrh	r3, [r7, #24]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d109      	bne.n	80040fc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80040e8:	78fa      	ldrb	r2, [r7, #3]
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	4613      	mov	r3, r2
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	1a9b      	subs	r3, r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	333d      	adds	r3, #61	@ 0x3d
 80040f8:	2201      	movs	r2, #1
 80040fa:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80040fc:	78fa      	ldrb	r2, [r7, #3]
 80040fe:	6879      	ldr	r1, [r7, #4]
 8004100:	4613      	mov	r3, r2
 8004102:	011b      	lsls	r3, r3, #4
 8004104:	1a9b      	subs	r3, r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	440b      	add	r3, r1
 800410a:	333d      	adds	r3, #61	@ 0x3d
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10a      	bne.n	8004128 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004112:	78fa      	ldrb	r2, [r7, #3]
 8004114:	6879      	ldr	r1, [r7, #4]
 8004116:	4613      	mov	r3, r2
 8004118:	011b      	lsls	r3, r3, #4
 800411a:	1a9b      	subs	r3, r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	440b      	add	r3, r1
 8004120:	332a      	adds	r3, #42	@ 0x2a
 8004122:	2200      	movs	r2, #0
 8004124:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8004126:	e0ce      	b.n	80042c6 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004128:	78fa      	ldrb	r2, [r7, #3]
 800412a:	6879      	ldr	r1, [r7, #4]
 800412c:	4613      	mov	r3, r2
 800412e:	011b      	lsls	r3, r3, #4
 8004130:	1a9b      	subs	r3, r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	440b      	add	r3, r1
 8004136:	332a      	adds	r3, #42	@ 0x2a
 8004138:	2202      	movs	r2, #2
 800413a:	701a      	strb	r2, [r3, #0]
      break;
 800413c:	e0c3      	b.n	80042c6 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800413e:	78fa      	ldrb	r2, [r7, #3]
 8004140:	6879      	ldr	r1, [r7, #4]
 8004142:	4613      	mov	r3, r2
 8004144:	011b      	lsls	r3, r3, #4
 8004146:	1a9b      	subs	r3, r3, r2
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	440b      	add	r3, r1
 800414c:	331a      	adds	r3, #26
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	2b01      	cmp	r3, #1
 8004152:	f040 80b8 	bne.w	80042c6 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8004156:	78fa      	ldrb	r2, [r7, #3]
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	4613      	mov	r3, r2
 800415c:	011b      	lsls	r3, r3, #4
 800415e:	1a9b      	subs	r3, r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	440b      	add	r3, r1
 8004164:	333c      	adds	r3, #60	@ 0x3c
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10a      	bne.n	8004182 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800416c:	78fa      	ldrb	r2, [r7, #3]
 800416e:	6879      	ldr	r1, [r7, #4]
 8004170:	4613      	mov	r3, r2
 8004172:	011b      	lsls	r3, r3, #4
 8004174:	1a9b      	subs	r3, r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	440b      	add	r3, r1
 800417a:	332a      	adds	r3, #42	@ 0x2a
 800417c:	2200      	movs	r2, #0
 800417e:	701a      	strb	r2, [r3, #0]
      break;
 8004180:	e0a1      	b.n	80042c6 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004182:	78fa      	ldrb	r2, [r7, #3]
 8004184:	6879      	ldr	r1, [r7, #4]
 8004186:	4613      	mov	r3, r2
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	1a9b      	subs	r3, r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	440b      	add	r3, r1
 8004190:	332a      	adds	r3, #42	@ 0x2a
 8004192:	2202      	movs	r2, #2
 8004194:	701a      	strb	r2, [r3, #0]
      break;
 8004196:	e096      	b.n	80042c6 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004198:	78bb      	ldrb	r3, [r7, #2]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d120      	bne.n	80041e0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800419e:	78fa      	ldrb	r2, [r7, #3]
 80041a0:	6879      	ldr	r1, [r7, #4]
 80041a2:	4613      	mov	r3, r2
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	1a9b      	subs	r3, r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	440b      	add	r3, r1
 80041ac:	333d      	adds	r3, #61	@ 0x3d
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10a      	bne.n	80041ca <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80041b4:	78fa      	ldrb	r2, [r7, #3]
 80041b6:	6879      	ldr	r1, [r7, #4]
 80041b8:	4613      	mov	r3, r2
 80041ba:	011b      	lsls	r3, r3, #4
 80041bc:	1a9b      	subs	r3, r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	440b      	add	r3, r1
 80041c2:	332a      	adds	r3, #42	@ 0x2a
 80041c4:	2200      	movs	r2, #0
 80041c6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80041c8:	e07e      	b.n	80042c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80041ca:	78fa      	ldrb	r2, [r7, #3]
 80041cc:	6879      	ldr	r1, [r7, #4]
 80041ce:	4613      	mov	r3, r2
 80041d0:	011b      	lsls	r3, r3, #4
 80041d2:	1a9b      	subs	r3, r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	440b      	add	r3, r1
 80041d8:	332a      	adds	r3, #42	@ 0x2a
 80041da:	2202      	movs	r2, #2
 80041dc:	701a      	strb	r2, [r3, #0]
      break;
 80041de:	e073      	b.n	80042c8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80041e0:	78fa      	ldrb	r2, [r7, #3]
 80041e2:	6879      	ldr	r1, [r7, #4]
 80041e4:	4613      	mov	r3, r2
 80041e6:	011b      	lsls	r3, r3, #4
 80041e8:	1a9b      	subs	r3, r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	440b      	add	r3, r1
 80041ee:	333c      	adds	r3, #60	@ 0x3c
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10a      	bne.n	800420c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80041f6:	78fa      	ldrb	r2, [r7, #3]
 80041f8:	6879      	ldr	r1, [r7, #4]
 80041fa:	4613      	mov	r3, r2
 80041fc:	011b      	lsls	r3, r3, #4
 80041fe:	1a9b      	subs	r3, r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	440b      	add	r3, r1
 8004204:	332a      	adds	r3, #42	@ 0x2a
 8004206:	2200      	movs	r2, #0
 8004208:	701a      	strb	r2, [r3, #0]
      break;
 800420a:	e05d      	b.n	80042c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800420c:	78fa      	ldrb	r2, [r7, #3]
 800420e:	6879      	ldr	r1, [r7, #4]
 8004210:	4613      	mov	r3, r2
 8004212:	011b      	lsls	r3, r3, #4
 8004214:	1a9b      	subs	r3, r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	440b      	add	r3, r1
 800421a:	332a      	adds	r3, #42	@ 0x2a
 800421c:	2202      	movs	r2, #2
 800421e:	701a      	strb	r2, [r3, #0]
      break;
 8004220:	e052      	b.n	80042c8 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004222:	78bb      	ldrb	r3, [r7, #2]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d120      	bne.n	800426a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004228:	78fa      	ldrb	r2, [r7, #3]
 800422a:	6879      	ldr	r1, [r7, #4]
 800422c:	4613      	mov	r3, r2
 800422e:	011b      	lsls	r3, r3, #4
 8004230:	1a9b      	subs	r3, r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	440b      	add	r3, r1
 8004236:	333d      	adds	r3, #61	@ 0x3d
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d10a      	bne.n	8004254 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800423e:	78fa      	ldrb	r2, [r7, #3]
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	4613      	mov	r3, r2
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	1a9b      	subs	r3, r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	440b      	add	r3, r1
 800424c:	332a      	adds	r3, #42	@ 0x2a
 800424e:	2200      	movs	r2, #0
 8004250:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004252:	e039      	b.n	80042c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004254:	78fa      	ldrb	r2, [r7, #3]
 8004256:	6879      	ldr	r1, [r7, #4]
 8004258:	4613      	mov	r3, r2
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	1a9b      	subs	r3, r3, r2
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	440b      	add	r3, r1
 8004262:	332a      	adds	r3, #42	@ 0x2a
 8004264:	2202      	movs	r2, #2
 8004266:	701a      	strb	r2, [r3, #0]
      break;
 8004268:	e02e      	b.n	80042c8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800426a:	78fa      	ldrb	r2, [r7, #3]
 800426c:	6879      	ldr	r1, [r7, #4]
 800426e:	4613      	mov	r3, r2
 8004270:	011b      	lsls	r3, r3, #4
 8004272:	1a9b      	subs	r3, r3, r2
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	440b      	add	r3, r1
 8004278:	333c      	adds	r3, #60	@ 0x3c
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d10a      	bne.n	8004296 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004280:	78fa      	ldrb	r2, [r7, #3]
 8004282:	6879      	ldr	r1, [r7, #4]
 8004284:	4613      	mov	r3, r2
 8004286:	011b      	lsls	r3, r3, #4
 8004288:	1a9b      	subs	r3, r3, r2
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	440b      	add	r3, r1
 800428e:	332a      	adds	r3, #42	@ 0x2a
 8004290:	2200      	movs	r2, #0
 8004292:	701a      	strb	r2, [r3, #0]
      break;
 8004294:	e018      	b.n	80042c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004296:	78fa      	ldrb	r2, [r7, #3]
 8004298:	6879      	ldr	r1, [r7, #4]
 800429a:	4613      	mov	r3, r2
 800429c:	011b      	lsls	r3, r3, #4
 800429e:	1a9b      	subs	r3, r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	440b      	add	r3, r1
 80042a4:	332a      	adds	r3, #42	@ 0x2a
 80042a6:	2202      	movs	r2, #2
 80042a8:	701a      	strb	r2, [r3, #0]
      break;
 80042aa:	e00d      	b.n	80042c8 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80042ac:	78fa      	ldrb	r2, [r7, #3]
 80042ae:	6879      	ldr	r1, [r7, #4]
 80042b0:	4613      	mov	r3, r2
 80042b2:	011b      	lsls	r3, r3, #4
 80042b4:	1a9b      	subs	r3, r3, r2
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	440b      	add	r3, r1
 80042ba:	332a      	adds	r3, #42	@ 0x2a
 80042bc:	2200      	movs	r2, #0
 80042be:	701a      	strb	r2, [r3, #0]
      break;
 80042c0:	e002      	b.n	80042c8 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80042c2:	bf00      	nop
 80042c4:	e000      	b.n	80042c8 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80042c6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80042c8:	78fa      	ldrb	r2, [r7, #3]
 80042ca:	6879      	ldr	r1, [r7, #4]
 80042cc:	4613      	mov	r3, r2
 80042ce:	011b      	lsls	r3, r3, #4
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	440b      	add	r3, r1
 80042d6:	332c      	adds	r3, #44	@ 0x2c
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80042dc:	78fa      	ldrb	r2, [r7, #3]
 80042de:	8b39      	ldrh	r1, [r7, #24]
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	011b      	lsls	r3, r3, #4
 80042e6:	1a9b      	subs	r3, r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4403      	add	r3, r0
 80042ec:	3334      	adds	r3, #52	@ 0x34
 80042ee:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80042f0:	78fa      	ldrb	r2, [r7, #3]
 80042f2:	6879      	ldr	r1, [r7, #4]
 80042f4:	4613      	mov	r3, r2
 80042f6:	011b      	lsls	r3, r3, #4
 80042f8:	1a9b      	subs	r3, r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	440b      	add	r3, r1
 80042fe:	334c      	adds	r3, #76	@ 0x4c
 8004300:	2200      	movs	r2, #0
 8004302:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004304:	78fa      	ldrb	r2, [r7, #3]
 8004306:	6879      	ldr	r1, [r7, #4]
 8004308:	4613      	mov	r3, r2
 800430a:	011b      	lsls	r3, r3, #4
 800430c:	1a9b      	subs	r3, r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	440b      	add	r3, r1
 8004312:	3338      	adds	r3, #56	@ 0x38
 8004314:	2200      	movs	r2, #0
 8004316:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004318:	78fa      	ldrb	r2, [r7, #3]
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	4613      	mov	r3, r2
 800431e:	011b      	lsls	r3, r3, #4
 8004320:	1a9b      	subs	r3, r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	440b      	add	r3, r1
 8004326:	3315      	adds	r3, #21
 8004328:	78fa      	ldrb	r2, [r7, #3]
 800432a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800432c:	78fa      	ldrb	r2, [r7, #3]
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	4613      	mov	r3, r2
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	1a9b      	subs	r3, r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	334d      	adds	r3, #77	@ 0x4d
 800433c:	2200      	movs	r2, #0
 800433e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6818      	ldr	r0, [r3, #0]
 8004344:	78fa      	ldrb	r2, [r7, #3]
 8004346:	4613      	mov	r3, r2
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	1a9b      	subs	r3, r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	3310      	adds	r3, #16
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	4413      	add	r3, r2
 8004354:	1d19      	adds	r1, r3, #4
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	799b      	ldrb	r3, [r3, #6]
 800435a:	461a      	mov	r2, r3
 800435c:	f005 fda2 	bl	8009ea4 <USB_HC_StartXfer>
 8004360:	4603      	mov	r3, r0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop

0800436c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f005 fa90 	bl	80098a8 <USB_GetMode>
 8004388:	4603      	mov	r3, r0
 800438a:	2b01      	cmp	r3, #1
 800438c:	f040 80fb 	bne.w	8004586 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4618      	mov	r0, r3
 8004396:	f005 fa53 	bl	8009840 <USB_ReadInterrupts>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	f000 80f1 	beq.w	8004584 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f005 fa4a 	bl	8009840 <USB_ReadInterrupts>
 80043ac:	4603      	mov	r3, r0
 80043ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043b6:	d104      	bne.n	80043c2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80043c0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f005 fa3a 	bl	8009840 <USB_ReadInterrupts>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043d6:	d104      	bne.n	80043e2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80043e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4618      	mov	r0, r3
 80043e8:	f005 fa2a 	bl	8009840 <USB_ReadInterrupts>
 80043ec:	4603      	mov	r3, r0
 80043ee:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80043f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043f6:	d104      	bne.n	8004402 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004400:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4618      	mov	r0, r3
 8004408:	f005 fa1a 	bl	8009840 <USB_ReadInterrupts>
 800440c:	4603      	mov	r3, r0
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b02      	cmp	r3, #2
 8004414:	d103      	bne.n	800441e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2202      	movs	r2, #2
 800441c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4618      	mov	r0, r3
 8004424:	f005 fa0c 	bl	8009840 <USB_ReadInterrupts>
 8004428:	4603      	mov	r3, r0
 800442a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800442e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004432:	d120      	bne.n	8004476 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800443c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	2b00      	cmp	r3, #0
 800444c:	d113      	bne.n	8004476 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800444e:	2110      	movs	r1, #16
 8004450:	6938      	ldr	r0, [r7, #16]
 8004452:	f005 f8ff 	bl	8009654 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004456:	6938      	ldr	r0, [r7, #16]
 8004458:	f005 f92e 	bl	80096b8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	7a5b      	ldrb	r3, [r3, #9]
 8004460:	2b02      	cmp	r3, #2
 8004462:	d105      	bne.n	8004470 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2101      	movs	r1, #1
 800446a:	4618      	mov	r0, r3
 800446c:	f005 fb26 	bl	8009abc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f00f fc4b 	bl	8013d0c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f005 f9e0 	bl	8009840 <USB_ReadInterrupts>
 8004480:	4603      	mov	r3, r0
 8004482:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004486:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800448a:	d102      	bne.n	8004492 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f001 fd4d 	bl	8005f2c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4618      	mov	r0, r3
 8004498:	f005 f9d2 	bl	8009840 <USB_ReadInterrupts>
 800449c:	4603      	mov	r3, r0
 800449e:	f003 0308 	and.w	r3, r3, #8
 80044a2:	2b08      	cmp	r3, #8
 80044a4:	d106      	bne.n	80044b4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f00f fc14 	bl	8013cd4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2208      	movs	r2, #8
 80044b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f005 f9c1 	bl	8009840 <USB_ReadInterrupts>
 80044be:	4603      	mov	r3, r0
 80044c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044c8:	d139      	bne.n	800453e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f005 ff62 	bl	800a398 <USB_HC_ReadInterrupt>
 80044d4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80044d6:	2300      	movs	r3, #0
 80044d8:	617b      	str	r3, [r7, #20]
 80044da:	e025      	b.n	8004528 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	f003 030f 	and.w	r3, r3, #15
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	fa22 f303 	lsr.w	r3, r2, r3
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d018      	beq.n	8004522 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	015a      	lsls	r2, r3, #5
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	4413      	add	r3, r2
 80044f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004502:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004506:	d106      	bne.n	8004516 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	b2db      	uxtb	r3, r3
 800450c:	4619      	mov	r1, r3
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f905 	bl	800471e <HCD_HC_IN_IRQHandler>
 8004514:	e005      	b.n	8004522 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	b2db      	uxtb	r3, r3
 800451a:	4619      	mov	r1, r3
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 ff67 	bl	80053f0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	3301      	adds	r3, #1
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	795b      	ldrb	r3, [r3, #5]
 800452c:	461a      	mov	r2, r3
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	4293      	cmp	r3, r2
 8004532:	d3d3      	bcc.n	80044dc <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800453c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4618      	mov	r0, r3
 8004544:	f005 f97c 	bl	8009840 <USB_ReadInterrupts>
 8004548:	4603      	mov	r3, r0
 800454a:	f003 0310 	and.w	r3, r3, #16
 800454e:	2b10      	cmp	r3, #16
 8004550:	d101      	bne.n	8004556 <HAL_HCD_IRQHandler+0x1ea>
 8004552:	2301      	movs	r3, #1
 8004554:	e000      	b.n	8004558 <HAL_HCD_IRQHandler+0x1ec>
 8004556:	2300      	movs	r3, #0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d014      	beq.n	8004586 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	699a      	ldr	r2, [r3, #24]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f022 0210 	bic.w	r2, r2, #16
 800456a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f001 fbfe 	bl	8005d6e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	699a      	ldr	r2, [r3, #24]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f042 0210 	orr.w	r2, r2, #16
 8004580:	619a      	str	r2, [r3, #24]
 8004582:	e000      	b.n	8004586 <HAL_HCD_IRQHandler+0x21a>
      return;
 8004584:	bf00      	nop
    }
  }
}
 8004586:	3718      	adds	r7, #24
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800459a:	2b01      	cmp	r3, #1
 800459c:	d101      	bne.n	80045a2 <HAL_HCD_Start+0x16>
 800459e:	2302      	movs	r3, #2
 80045a0:	e013      	b.n	80045ca <HAL_HCD_Start+0x3e>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2101      	movs	r1, #1
 80045b0:	4618      	mov	r0, r3
 80045b2:	f005 faea 	bl	8009b8a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f004 ffdc 	bl	8009578 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b082      	sub	sp, #8
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d101      	bne.n	80045e8 <HAL_HCD_Stop+0x16>
 80045e4:	2302      	movs	r3, #2
 80045e6:	e00d      	b.n	8004604 <HAL_HCD_Stop+0x32>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4618      	mov	r0, r3
 80045f6:	f006 f83d 	bl	800a674 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	3708      	adds	r7, #8
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4618      	mov	r0, r3
 800461a:	f005 fa8c 	bl	8009b36 <USB_ResetPort>
 800461e:	4603      	mov	r3, r0
}
 8004620:	4618      	mov	r0, r3
 8004622:	3708      	adds	r7, #8
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004634:	78fa      	ldrb	r2, [r7, #3]
 8004636:	6879      	ldr	r1, [r7, #4]
 8004638:	4613      	mov	r3, r2
 800463a:	011b      	lsls	r3, r3, #4
 800463c:	1a9b      	subs	r3, r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	334c      	adds	r3, #76	@ 0x4c
 8004644:	781b      	ldrb	r3, [r3, #0]
}
 8004646:	4618      	mov	r0, r3
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004652:	b480      	push	{r7}
 8004654:	b083      	sub	sp, #12
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	460b      	mov	r3, r1
 800465c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800465e:	78fa      	ldrb	r2, [r7, #3]
 8004660:	6879      	ldr	r1, [r7, #4]
 8004662:	4613      	mov	r3, r2
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	1a9b      	subs	r3, r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	440b      	add	r3, r1
 800466c:	3338      	adds	r3, #56	@ 0x38
 800466e:	681b      	ldr	r3, [r3, #0]
}
 8004670:	4618      	mov	r0, r3
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4618      	mov	r0, r3
 800468a:	f005 face 	bl	8009c2a <USB_GetCurrentFrame>
 800468e:	4603      	mov	r3, r0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3708      	adds	r7, #8
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b082      	sub	sp, #8
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4618      	mov	r0, r3
 80046a6:	f005 faa9 	bl	8009bfc <USB_GetHostSpeed>
 80046aa:	4603      	mov	r3, r0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	460b      	mov	r3, r1
 80046be:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80046c0:	78fa      	ldrb	r2, [r7, #3]
 80046c2:	6879      	ldr	r1, [r7, #4]
 80046c4:	4613      	mov	r3, r2
 80046c6:	011b      	lsls	r3, r3, #4
 80046c8:	1a9b      	subs	r3, r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	440b      	add	r3, r1
 80046ce:	331a      	adds	r3, #26
 80046d0:	2200      	movs	r2, #0
 80046d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80046d4:	78fa      	ldrb	r2, [r7, #3]
 80046d6:	6879      	ldr	r1, [r7, #4]
 80046d8:	4613      	mov	r3, r2
 80046da:	011b      	lsls	r3, r3, #4
 80046dc:	1a9b      	subs	r3, r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	440b      	add	r3, r1
 80046e2:	331b      	adds	r3, #27
 80046e4:	2200      	movs	r2, #0
 80046e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80046e8:	78fa      	ldrb	r2, [r7, #3]
 80046ea:	6879      	ldr	r1, [r7, #4]
 80046ec:	4613      	mov	r3, r2
 80046ee:	011b      	lsls	r3, r3, #4
 80046f0:	1a9b      	subs	r3, r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	440b      	add	r3, r1
 80046f6:	3325      	adds	r3, #37	@ 0x25
 80046f8:	2200      	movs	r2, #0
 80046fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80046fc:	78fa      	ldrb	r2, [r7, #3]
 80046fe:	6879      	ldr	r1, [r7, #4]
 8004700:	4613      	mov	r3, r2
 8004702:	011b      	lsls	r3, r3, #4
 8004704:	1a9b      	subs	r3, r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	440b      	add	r3, r1
 800470a:	3324      	adds	r3, #36	@ 0x24
 800470c:	2200      	movs	r2, #0
 800470e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr

0800471e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b086      	sub	sp, #24
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
 8004726:	460b      	mov	r3, r1
 8004728:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	78fa      	ldrb	r2, [r7, #3]
 800473a:	4611      	mov	r1, r2
 800473c:	4618      	mov	r0, r3
 800473e:	f005 f892 	bl	8009866 <USB_ReadChInterrupts>
 8004742:	4603      	mov	r3, r0
 8004744:	f003 0304 	and.w	r3, r3, #4
 8004748:	2b04      	cmp	r3, #4
 800474a:	d11a      	bne.n	8004782 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800474c:	78fb      	ldrb	r3, [r7, #3]
 800474e:	015a      	lsls	r2, r3, #5
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	4413      	add	r3, r2
 8004754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004758:	461a      	mov	r2, r3
 800475a:	2304      	movs	r3, #4
 800475c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800475e:	78fa      	ldrb	r2, [r7, #3]
 8004760:	6879      	ldr	r1, [r7, #4]
 8004762:	4613      	mov	r3, r2
 8004764:	011b      	lsls	r3, r3, #4
 8004766:	1a9b      	subs	r3, r3, r2
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	440b      	add	r3, r1
 800476c:	334d      	adds	r3, #77	@ 0x4d
 800476e:	2207      	movs	r2, #7
 8004770:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	78fa      	ldrb	r2, [r7, #3]
 8004778:	4611      	mov	r1, r2
 800477a:	4618      	mov	r0, r3
 800477c:	f005 fe1d 	bl	800a3ba <USB_HC_Halt>
 8004780:	e09e      	b.n	80048c0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	78fa      	ldrb	r2, [r7, #3]
 8004788:	4611      	mov	r1, r2
 800478a:	4618      	mov	r0, r3
 800478c:	f005 f86b 	bl	8009866 <USB_ReadChInterrupts>
 8004790:	4603      	mov	r3, r0
 8004792:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004796:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800479a:	d11b      	bne.n	80047d4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800479c:	78fb      	ldrb	r3, [r7, #3]
 800479e:	015a      	lsls	r2, r3, #5
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	4413      	add	r3, r2
 80047a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047a8:	461a      	mov	r2, r3
 80047aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80047ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80047b0:	78fa      	ldrb	r2, [r7, #3]
 80047b2:	6879      	ldr	r1, [r7, #4]
 80047b4:	4613      	mov	r3, r2
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	1a9b      	subs	r3, r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	440b      	add	r3, r1
 80047be:	334d      	adds	r3, #77	@ 0x4d
 80047c0:	2208      	movs	r2, #8
 80047c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	78fa      	ldrb	r2, [r7, #3]
 80047ca:	4611      	mov	r1, r2
 80047cc:	4618      	mov	r0, r3
 80047ce:	f005 fdf4 	bl	800a3ba <USB_HC_Halt>
 80047d2:	e075      	b.n	80048c0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	78fa      	ldrb	r2, [r7, #3]
 80047da:	4611      	mov	r1, r2
 80047dc:	4618      	mov	r0, r3
 80047de:	f005 f842 	bl	8009866 <USB_ReadChInterrupts>
 80047e2:	4603      	mov	r3, r0
 80047e4:	f003 0308 	and.w	r3, r3, #8
 80047e8:	2b08      	cmp	r3, #8
 80047ea:	d11a      	bne.n	8004822 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80047ec:	78fb      	ldrb	r3, [r7, #3]
 80047ee:	015a      	lsls	r2, r3, #5
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	4413      	add	r3, r2
 80047f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047f8:	461a      	mov	r2, r3
 80047fa:	2308      	movs	r3, #8
 80047fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80047fe:	78fa      	ldrb	r2, [r7, #3]
 8004800:	6879      	ldr	r1, [r7, #4]
 8004802:	4613      	mov	r3, r2
 8004804:	011b      	lsls	r3, r3, #4
 8004806:	1a9b      	subs	r3, r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	440b      	add	r3, r1
 800480c:	334d      	adds	r3, #77	@ 0x4d
 800480e:	2206      	movs	r2, #6
 8004810:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	78fa      	ldrb	r2, [r7, #3]
 8004818:	4611      	mov	r1, r2
 800481a:	4618      	mov	r0, r3
 800481c:	f005 fdcd 	bl	800a3ba <USB_HC_Halt>
 8004820:	e04e      	b.n	80048c0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	4611      	mov	r1, r2
 800482a:	4618      	mov	r0, r3
 800482c:	f005 f81b 	bl	8009866 <USB_ReadChInterrupts>
 8004830:	4603      	mov	r3, r0
 8004832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800483a:	d11b      	bne.n	8004874 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800483c:	78fb      	ldrb	r3, [r7, #3]
 800483e:	015a      	lsls	r2, r3, #5
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	4413      	add	r3, r2
 8004844:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004848:	461a      	mov	r2, r3
 800484a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800484e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004850:	78fa      	ldrb	r2, [r7, #3]
 8004852:	6879      	ldr	r1, [r7, #4]
 8004854:	4613      	mov	r3, r2
 8004856:	011b      	lsls	r3, r3, #4
 8004858:	1a9b      	subs	r3, r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	440b      	add	r3, r1
 800485e:	334d      	adds	r3, #77	@ 0x4d
 8004860:	2209      	movs	r2, #9
 8004862:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	78fa      	ldrb	r2, [r7, #3]
 800486a:	4611      	mov	r1, r2
 800486c:	4618      	mov	r0, r3
 800486e:	f005 fda4 	bl	800a3ba <USB_HC_Halt>
 8004872:	e025      	b.n	80048c0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	78fa      	ldrb	r2, [r7, #3]
 800487a:	4611      	mov	r1, r2
 800487c:	4618      	mov	r0, r3
 800487e:	f004 fff2 	bl	8009866 <USB_ReadChInterrupts>
 8004882:	4603      	mov	r3, r0
 8004884:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004888:	2b80      	cmp	r3, #128	@ 0x80
 800488a:	d119      	bne.n	80048c0 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800488c:	78fb      	ldrb	r3, [r7, #3]
 800488e:	015a      	lsls	r2, r3, #5
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	4413      	add	r3, r2
 8004894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004898:	461a      	mov	r2, r3
 800489a:	2380      	movs	r3, #128	@ 0x80
 800489c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800489e:	78fa      	ldrb	r2, [r7, #3]
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	4613      	mov	r3, r2
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	1a9b      	subs	r3, r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	440b      	add	r3, r1
 80048ac:	334d      	adds	r3, #77	@ 0x4d
 80048ae:	2207      	movs	r2, #7
 80048b0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	78fa      	ldrb	r2, [r7, #3]
 80048b8:	4611      	mov	r1, r2
 80048ba:	4618      	mov	r0, r3
 80048bc:	f005 fd7d 	bl	800a3ba <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	78fa      	ldrb	r2, [r7, #3]
 80048c6:	4611      	mov	r1, r2
 80048c8:	4618      	mov	r0, r3
 80048ca:	f004 ffcc 	bl	8009866 <USB_ReadChInterrupts>
 80048ce:	4603      	mov	r3, r0
 80048d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048d8:	d112      	bne.n	8004900 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	78fa      	ldrb	r2, [r7, #3]
 80048e0:	4611      	mov	r1, r2
 80048e2:	4618      	mov	r0, r3
 80048e4:	f005 fd69 	bl	800a3ba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80048e8:	78fb      	ldrb	r3, [r7, #3]
 80048ea:	015a      	lsls	r2, r3, #5
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	4413      	add	r3, r2
 80048f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048f4:	461a      	mov	r2, r3
 80048f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80048fa:	6093      	str	r3, [r2, #8]
 80048fc:	f000 bd75 	b.w	80053ea <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	78fa      	ldrb	r2, [r7, #3]
 8004906:	4611      	mov	r1, r2
 8004908:	4618      	mov	r0, r3
 800490a:	f004 ffac 	bl	8009866 <USB_ReadChInterrupts>
 800490e:	4603      	mov	r3, r0
 8004910:	f003 0301 	and.w	r3, r3, #1
 8004914:	2b01      	cmp	r3, #1
 8004916:	f040 8128 	bne.w	8004b6a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800491a:	78fb      	ldrb	r3, [r7, #3]
 800491c:	015a      	lsls	r2, r3, #5
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	4413      	add	r3, r2
 8004922:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004926:	461a      	mov	r2, r3
 8004928:	2320      	movs	r3, #32
 800492a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800492c:	78fa      	ldrb	r2, [r7, #3]
 800492e:	6879      	ldr	r1, [r7, #4]
 8004930:	4613      	mov	r3, r2
 8004932:	011b      	lsls	r3, r3, #4
 8004934:	1a9b      	subs	r3, r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	440b      	add	r3, r1
 800493a:	331b      	adds	r3, #27
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d119      	bne.n	8004976 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004942:	78fa      	ldrb	r2, [r7, #3]
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	4613      	mov	r3, r2
 8004948:	011b      	lsls	r3, r3, #4
 800494a:	1a9b      	subs	r3, r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	440b      	add	r3, r1
 8004950:	331b      	adds	r3, #27
 8004952:	2200      	movs	r2, #0
 8004954:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004956:	78fb      	ldrb	r3, [r7, #3]
 8004958:	015a      	lsls	r2, r3, #5
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	4413      	add	r3, r2
 800495e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	78fa      	ldrb	r2, [r7, #3]
 8004966:	0151      	lsls	r1, r2, #5
 8004968:	693a      	ldr	r2, [r7, #16]
 800496a:	440a      	add	r2, r1
 800496c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004970:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004974:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	799b      	ldrb	r3, [r3, #6]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d01b      	beq.n	80049b6 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800497e:	78fa      	ldrb	r2, [r7, #3]
 8004980:	6879      	ldr	r1, [r7, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	3330      	adds	r3, #48	@ 0x30
 800498e:	6819      	ldr	r1, [r3, #0]
 8004990:	78fb      	ldrb	r3, [r7, #3]
 8004992:	015a      	lsls	r2, r3, #5
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	4413      	add	r3, r2
 8004998:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049a2:	78fa      	ldrb	r2, [r7, #3]
 80049a4:	1ac9      	subs	r1, r1, r3
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	4613      	mov	r3, r2
 80049aa:	011b      	lsls	r3, r3, #4
 80049ac:	1a9b      	subs	r3, r3, r2
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	4403      	add	r3, r0
 80049b2:	3338      	adds	r3, #56	@ 0x38
 80049b4:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80049b6:	78fa      	ldrb	r2, [r7, #3]
 80049b8:	6879      	ldr	r1, [r7, #4]
 80049ba:	4613      	mov	r3, r2
 80049bc:	011b      	lsls	r3, r3, #4
 80049be:	1a9b      	subs	r3, r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	440b      	add	r3, r1
 80049c4:	334d      	adds	r3, #77	@ 0x4d
 80049c6:	2201      	movs	r2, #1
 80049c8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80049ca:	78fa      	ldrb	r2, [r7, #3]
 80049cc:	6879      	ldr	r1, [r7, #4]
 80049ce:	4613      	mov	r3, r2
 80049d0:	011b      	lsls	r3, r3, #4
 80049d2:	1a9b      	subs	r3, r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	440b      	add	r3, r1
 80049d8:	3344      	adds	r3, #68	@ 0x44
 80049da:	2200      	movs	r2, #0
 80049dc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80049de:	78fb      	ldrb	r3, [r7, #3]
 80049e0:	015a      	lsls	r2, r3, #5
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	4413      	add	r3, r2
 80049e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049ea:	461a      	mov	r2, r3
 80049ec:	2301      	movs	r3, #1
 80049ee:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80049f0:	78fa      	ldrb	r2, [r7, #3]
 80049f2:	6879      	ldr	r1, [r7, #4]
 80049f4:	4613      	mov	r3, r2
 80049f6:	011b      	lsls	r3, r3, #4
 80049f8:	1a9b      	subs	r3, r3, r2
 80049fa:	009b      	lsls	r3, r3, #2
 80049fc:	440b      	add	r3, r1
 80049fe:	3326      	adds	r3, #38	@ 0x26
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00a      	beq.n	8004a1c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004a06:	78fa      	ldrb	r2, [r7, #3]
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	3326      	adds	r3, #38	@ 0x26
 8004a16:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d110      	bne.n	8004a3e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	78fa      	ldrb	r2, [r7, #3]
 8004a22:	4611      	mov	r1, r2
 8004a24:	4618      	mov	r0, r3
 8004a26:	f005 fcc8 	bl	800a3ba <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004a2a:	78fb      	ldrb	r3, [r7, #3]
 8004a2c:	015a      	lsls	r2, r3, #5
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	4413      	add	r3, r2
 8004a32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a36:	461a      	mov	r2, r3
 8004a38:	2310      	movs	r3, #16
 8004a3a:	6093      	str	r3, [r2, #8]
 8004a3c:	e03d      	b.n	8004aba <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004a3e:	78fa      	ldrb	r2, [r7, #3]
 8004a40:	6879      	ldr	r1, [r7, #4]
 8004a42:	4613      	mov	r3, r2
 8004a44:	011b      	lsls	r3, r3, #4
 8004a46:	1a9b      	subs	r3, r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	440b      	add	r3, r1
 8004a4c:	3326      	adds	r3, #38	@ 0x26
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	2b03      	cmp	r3, #3
 8004a52:	d00a      	beq.n	8004a6a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004a54:	78fa      	ldrb	r2, [r7, #3]
 8004a56:	6879      	ldr	r1, [r7, #4]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	1a9b      	subs	r3, r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	440b      	add	r3, r1
 8004a62:	3326      	adds	r3, #38	@ 0x26
 8004a64:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d127      	bne.n	8004aba <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004a6a:	78fb      	ldrb	r3, [r7, #3]
 8004a6c:	015a      	lsls	r2, r3, #5
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	4413      	add	r3, r2
 8004a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	78fa      	ldrb	r2, [r7, #3]
 8004a7a:	0151      	lsls	r1, r2, #5
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	440a      	add	r2, r1
 8004a80:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a84:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004a88:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004a8a:	78fa      	ldrb	r2, [r7, #3]
 8004a8c:	6879      	ldr	r1, [r7, #4]
 8004a8e:	4613      	mov	r3, r2
 8004a90:	011b      	lsls	r3, r3, #4
 8004a92:	1a9b      	subs	r3, r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	440b      	add	r3, r1
 8004a98:	334c      	adds	r3, #76	@ 0x4c
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004a9e:	78fa      	ldrb	r2, [r7, #3]
 8004aa0:	6879      	ldr	r1, [r7, #4]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	011b      	lsls	r3, r3, #4
 8004aa6:	1a9b      	subs	r3, r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	440b      	add	r3, r1
 8004aac:	334c      	adds	r3, #76	@ 0x4c
 8004aae:	781a      	ldrb	r2, [r3, #0]
 8004ab0:	78fb      	ldrb	r3, [r7, #3]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f00f f937 	bl	8013d28 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	799b      	ldrb	r3, [r3, #6]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d13b      	bne.n	8004b3a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8004ac2:	78fa      	ldrb	r2, [r7, #3]
 8004ac4:	6879      	ldr	r1, [r7, #4]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	011b      	lsls	r3, r3, #4
 8004aca:	1a9b      	subs	r3, r3, r2
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	440b      	add	r3, r1
 8004ad0:	3338      	adds	r3, #56	@ 0x38
 8004ad2:	6819      	ldr	r1, [r3, #0]
 8004ad4:	78fa      	ldrb	r2, [r7, #3]
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	1a9b      	subs	r3, r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	4403      	add	r3, r0
 8004ae2:	3328      	adds	r3, #40	@ 0x28
 8004ae4:	881b      	ldrh	r3, [r3, #0]
 8004ae6:	440b      	add	r3, r1
 8004ae8:	1e59      	subs	r1, r3, #1
 8004aea:	78fa      	ldrb	r2, [r7, #3]
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	011b      	lsls	r3, r3, #4
 8004af2:	1a9b      	subs	r3, r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	4403      	add	r3, r0
 8004af8:	3328      	adds	r3, #40	@ 0x28
 8004afa:	881b      	ldrh	r3, [r3, #0]
 8004afc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 8470 	beq.w	80053ea <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004b0a:	78fa      	ldrb	r2, [r7, #3]
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	011b      	lsls	r3, r3, #4
 8004b12:	1a9b      	subs	r3, r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	440b      	add	r3, r1
 8004b18:	333c      	adds	r3, #60	@ 0x3c
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	78fa      	ldrb	r2, [r7, #3]
 8004b1e:	f083 0301 	eor.w	r3, r3, #1
 8004b22:	b2d8      	uxtb	r0, r3
 8004b24:	6879      	ldr	r1, [r7, #4]
 8004b26:	4613      	mov	r3, r2
 8004b28:	011b      	lsls	r3, r3, #4
 8004b2a:	1a9b      	subs	r3, r3, r2
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	440b      	add	r3, r1
 8004b30:	333c      	adds	r3, #60	@ 0x3c
 8004b32:	4602      	mov	r2, r0
 8004b34:	701a      	strb	r2, [r3, #0]
 8004b36:	f000 bc58 	b.w	80053ea <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004b3a:	78fa      	ldrb	r2, [r7, #3]
 8004b3c:	6879      	ldr	r1, [r7, #4]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	011b      	lsls	r3, r3, #4
 8004b42:	1a9b      	subs	r3, r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	440b      	add	r3, r1
 8004b48:	333c      	adds	r3, #60	@ 0x3c
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	78fa      	ldrb	r2, [r7, #3]
 8004b4e:	f083 0301 	eor.w	r3, r3, #1
 8004b52:	b2d8      	uxtb	r0, r3
 8004b54:	6879      	ldr	r1, [r7, #4]
 8004b56:	4613      	mov	r3, r2
 8004b58:	011b      	lsls	r3, r3, #4
 8004b5a:	1a9b      	subs	r3, r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	440b      	add	r3, r1
 8004b60:	333c      	adds	r3, #60	@ 0x3c
 8004b62:	4602      	mov	r2, r0
 8004b64:	701a      	strb	r2, [r3, #0]
 8004b66:	f000 bc40 	b.w	80053ea <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	78fa      	ldrb	r2, [r7, #3]
 8004b70:	4611      	mov	r1, r2
 8004b72:	4618      	mov	r0, r3
 8004b74:	f004 fe77 	bl	8009866 <USB_ReadChInterrupts>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	f003 0320 	and.w	r3, r3, #32
 8004b7e:	2b20      	cmp	r3, #32
 8004b80:	d131      	bne.n	8004be6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004b82:	78fb      	ldrb	r3, [r7, #3]
 8004b84:	015a      	lsls	r2, r3, #5
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	4413      	add	r3, r2
 8004b8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b8e:	461a      	mov	r2, r3
 8004b90:	2320      	movs	r3, #32
 8004b92:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004b94:	78fa      	ldrb	r2, [r7, #3]
 8004b96:	6879      	ldr	r1, [r7, #4]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	011b      	lsls	r3, r3, #4
 8004b9c:	1a9b      	subs	r3, r3, r2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	440b      	add	r3, r1
 8004ba2:	331a      	adds	r3, #26
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	f040 841f 	bne.w	80053ea <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004bac:	78fa      	ldrb	r2, [r7, #3]
 8004bae:	6879      	ldr	r1, [r7, #4]
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	011b      	lsls	r3, r3, #4
 8004bb4:	1a9b      	subs	r3, r3, r2
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	440b      	add	r3, r1
 8004bba:	331b      	adds	r3, #27
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004bc0:	78fa      	ldrb	r2, [r7, #3]
 8004bc2:	6879      	ldr	r1, [r7, #4]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	011b      	lsls	r3, r3, #4
 8004bc8:	1a9b      	subs	r3, r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	440b      	add	r3, r1
 8004bce:	334d      	adds	r3, #77	@ 0x4d
 8004bd0:	2203      	movs	r2, #3
 8004bd2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	78fa      	ldrb	r2, [r7, #3]
 8004bda:	4611      	mov	r1, r2
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f005 fbec 	bl	800a3ba <USB_HC_Halt>
 8004be2:	f000 bc02 	b.w	80053ea <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	78fa      	ldrb	r2, [r7, #3]
 8004bec:	4611      	mov	r1, r2
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f004 fe39 	bl	8009866 <USB_ReadChInterrupts>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	f040 8305 	bne.w	800520a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004c00:	78fb      	ldrb	r3, [r7, #3]
 8004c02:	015a      	lsls	r2, r3, #5
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	4413      	add	r3, r2
 8004c08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	2302      	movs	r3, #2
 8004c10:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004c12:	78fa      	ldrb	r2, [r7, #3]
 8004c14:	6879      	ldr	r1, [r7, #4]
 8004c16:	4613      	mov	r3, r2
 8004c18:	011b      	lsls	r3, r3, #4
 8004c1a:	1a9b      	subs	r3, r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	440b      	add	r3, r1
 8004c20:	334d      	adds	r3, #77	@ 0x4d
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d114      	bne.n	8004c52 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c28:	78fa      	ldrb	r2, [r7, #3]
 8004c2a:	6879      	ldr	r1, [r7, #4]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	011b      	lsls	r3, r3, #4
 8004c30:	1a9b      	subs	r3, r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	334d      	adds	r3, #77	@ 0x4d
 8004c38:	2202      	movs	r2, #2
 8004c3a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004c3c:	78fa      	ldrb	r2, [r7, #3]
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	4613      	mov	r3, r2
 8004c42:	011b      	lsls	r3, r3, #4
 8004c44:	1a9b      	subs	r3, r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	334c      	adds	r3, #76	@ 0x4c
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	701a      	strb	r2, [r3, #0]
 8004c50:	e2cc      	b.n	80051ec <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004c52:	78fa      	ldrb	r2, [r7, #3]
 8004c54:	6879      	ldr	r1, [r7, #4]
 8004c56:	4613      	mov	r3, r2
 8004c58:	011b      	lsls	r3, r3, #4
 8004c5a:	1a9b      	subs	r3, r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	440b      	add	r3, r1
 8004c60:	334d      	adds	r3, #77	@ 0x4d
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	2b06      	cmp	r3, #6
 8004c66:	d114      	bne.n	8004c92 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c68:	78fa      	ldrb	r2, [r7, #3]
 8004c6a:	6879      	ldr	r1, [r7, #4]
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	011b      	lsls	r3, r3, #4
 8004c70:	1a9b      	subs	r3, r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	440b      	add	r3, r1
 8004c76:	334d      	adds	r3, #77	@ 0x4d
 8004c78:	2202      	movs	r2, #2
 8004c7a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004c7c:	78fa      	ldrb	r2, [r7, #3]
 8004c7e:	6879      	ldr	r1, [r7, #4]
 8004c80:	4613      	mov	r3, r2
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	1a9b      	subs	r3, r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	334c      	adds	r3, #76	@ 0x4c
 8004c8c:	2205      	movs	r2, #5
 8004c8e:	701a      	strb	r2, [r3, #0]
 8004c90:	e2ac      	b.n	80051ec <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004c92:	78fa      	ldrb	r2, [r7, #3]
 8004c94:	6879      	ldr	r1, [r7, #4]
 8004c96:	4613      	mov	r3, r2
 8004c98:	011b      	lsls	r3, r3, #4
 8004c9a:	1a9b      	subs	r3, r3, r2
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	440b      	add	r3, r1
 8004ca0:	334d      	adds	r3, #77	@ 0x4d
 8004ca2:	781b      	ldrb	r3, [r3, #0]
 8004ca4:	2b07      	cmp	r3, #7
 8004ca6:	d00b      	beq.n	8004cc0 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004ca8:	78fa      	ldrb	r2, [r7, #3]
 8004caa:	6879      	ldr	r1, [r7, #4]
 8004cac:	4613      	mov	r3, r2
 8004cae:	011b      	lsls	r3, r3, #4
 8004cb0:	1a9b      	subs	r3, r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	334d      	adds	r3, #77	@ 0x4d
 8004cb8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004cba:	2b09      	cmp	r3, #9
 8004cbc:	f040 80a6 	bne.w	8004e0c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cc0:	78fa      	ldrb	r2, [r7, #3]
 8004cc2:	6879      	ldr	r1, [r7, #4]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	1a9b      	subs	r3, r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	440b      	add	r3, r1
 8004cce:	334d      	adds	r3, #77	@ 0x4d
 8004cd0:	2202      	movs	r2, #2
 8004cd2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004cd4:	78fa      	ldrb	r2, [r7, #3]
 8004cd6:	6879      	ldr	r1, [r7, #4]
 8004cd8:	4613      	mov	r3, r2
 8004cda:	011b      	lsls	r3, r3, #4
 8004cdc:	1a9b      	subs	r3, r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	440b      	add	r3, r1
 8004ce2:	3344      	adds	r3, #68	@ 0x44
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	1c59      	adds	r1, r3, #1
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	4613      	mov	r3, r2
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	1a9b      	subs	r3, r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	4403      	add	r3, r0
 8004cf4:	3344      	adds	r3, #68	@ 0x44
 8004cf6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004cf8:	78fa      	ldrb	r2, [r7, #3]
 8004cfa:	6879      	ldr	r1, [r7, #4]
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	011b      	lsls	r3, r3, #4
 8004d00:	1a9b      	subs	r3, r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	440b      	add	r3, r1
 8004d06:	3344      	adds	r3, #68	@ 0x44
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d943      	bls.n	8004d96 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004d0e:	78fa      	ldrb	r2, [r7, #3]
 8004d10:	6879      	ldr	r1, [r7, #4]
 8004d12:	4613      	mov	r3, r2
 8004d14:	011b      	lsls	r3, r3, #4
 8004d16:	1a9b      	subs	r3, r3, r2
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	440b      	add	r3, r1
 8004d1c:	3344      	adds	r3, #68	@ 0x44
 8004d1e:	2200      	movs	r2, #0
 8004d20:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004d22:	78fa      	ldrb	r2, [r7, #3]
 8004d24:	6879      	ldr	r1, [r7, #4]
 8004d26:	4613      	mov	r3, r2
 8004d28:	011b      	lsls	r3, r3, #4
 8004d2a:	1a9b      	subs	r3, r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	440b      	add	r3, r1
 8004d30:	331a      	adds	r3, #26
 8004d32:	781b      	ldrb	r3, [r3, #0]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d123      	bne.n	8004d80 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004d38:	78fa      	ldrb	r2, [r7, #3]
 8004d3a:	6879      	ldr	r1, [r7, #4]
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	011b      	lsls	r3, r3, #4
 8004d40:	1a9b      	subs	r3, r3, r2
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	440b      	add	r3, r1
 8004d46:	331b      	adds	r3, #27
 8004d48:	2200      	movs	r2, #0
 8004d4a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004d4c:	78fa      	ldrb	r2, [r7, #3]
 8004d4e:	6879      	ldr	r1, [r7, #4]
 8004d50:	4613      	mov	r3, r2
 8004d52:	011b      	lsls	r3, r3, #4
 8004d54:	1a9b      	subs	r3, r3, r2
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	440b      	add	r3, r1
 8004d5a:	331c      	adds	r3, #28
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004d60:	78fb      	ldrb	r3, [r7, #3]
 8004d62:	015a      	lsls	r2, r3, #5
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	4413      	add	r3, r2
 8004d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	78fa      	ldrb	r2, [r7, #3]
 8004d70:	0151      	lsls	r1, r2, #5
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	440a      	add	r2, r1
 8004d76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d7e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004d80:	78fa      	ldrb	r2, [r7, #3]
 8004d82:	6879      	ldr	r1, [r7, #4]
 8004d84:	4613      	mov	r3, r2
 8004d86:	011b      	lsls	r3, r3, #4
 8004d88:	1a9b      	subs	r3, r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	440b      	add	r3, r1
 8004d8e:	334c      	adds	r3, #76	@ 0x4c
 8004d90:	2204      	movs	r2, #4
 8004d92:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d94:	e229      	b.n	80051ea <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d96:	78fa      	ldrb	r2, [r7, #3]
 8004d98:	6879      	ldr	r1, [r7, #4]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	011b      	lsls	r3, r3, #4
 8004d9e:	1a9b      	subs	r3, r3, r2
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	440b      	add	r3, r1
 8004da4:	334c      	adds	r3, #76	@ 0x4c
 8004da6:	2202      	movs	r2, #2
 8004da8:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004daa:	78fa      	ldrb	r2, [r7, #3]
 8004dac:	6879      	ldr	r1, [r7, #4]
 8004dae:	4613      	mov	r3, r2
 8004db0:	011b      	lsls	r3, r3, #4
 8004db2:	1a9b      	subs	r3, r3, r2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	440b      	add	r3, r1
 8004db8:	3326      	adds	r3, #38	@ 0x26
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00b      	beq.n	8004dd8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004dc0:	78fa      	ldrb	r2, [r7, #3]
 8004dc2:	6879      	ldr	r1, [r7, #4]
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	011b      	lsls	r3, r3, #4
 8004dc8:	1a9b      	subs	r3, r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	440b      	add	r3, r1
 8004dce:	3326      	adds	r3, #38	@ 0x26
 8004dd0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	f040 8209 	bne.w	80051ea <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004dd8:	78fb      	ldrb	r3, [r7, #3]
 8004dda:	015a      	lsls	r2, r3, #5
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	4413      	add	r3, r2
 8004de0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004dee:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004df6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004df8:	78fb      	ldrb	r3, [r7, #3]
 8004dfa:	015a      	lsls	r2, r3, #5
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	4413      	add	r3, r2
 8004e00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e04:	461a      	mov	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e0a:	e1ee      	b.n	80051ea <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004e0c:	78fa      	ldrb	r2, [r7, #3]
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	4613      	mov	r3, r2
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	1a9b      	subs	r3, r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	334d      	adds	r3, #77	@ 0x4d
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	2b05      	cmp	r3, #5
 8004e20:	f040 80c8 	bne.w	8004fb4 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e24:	78fa      	ldrb	r2, [r7, #3]
 8004e26:	6879      	ldr	r1, [r7, #4]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	1a9b      	subs	r3, r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	440b      	add	r3, r1
 8004e32:	334d      	adds	r3, #77	@ 0x4d
 8004e34:	2202      	movs	r2, #2
 8004e36:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004e38:	78fa      	ldrb	r2, [r7, #3]
 8004e3a:	6879      	ldr	r1, [r7, #4]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	1a9b      	subs	r3, r3, r2
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	440b      	add	r3, r1
 8004e46:	331b      	adds	r3, #27
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	f040 81ce 	bne.w	80051ec <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004e50:	78fa      	ldrb	r2, [r7, #3]
 8004e52:	6879      	ldr	r1, [r7, #4]
 8004e54:	4613      	mov	r3, r2
 8004e56:	011b      	lsls	r3, r3, #4
 8004e58:	1a9b      	subs	r3, r3, r2
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	440b      	add	r3, r1
 8004e5e:	3326      	adds	r3, #38	@ 0x26
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	2b03      	cmp	r3, #3
 8004e64:	d16b      	bne.n	8004f3e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004e66:	78fa      	ldrb	r2, [r7, #3]
 8004e68:	6879      	ldr	r1, [r7, #4]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	011b      	lsls	r3, r3, #4
 8004e6e:	1a9b      	subs	r3, r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	440b      	add	r3, r1
 8004e74:	3348      	adds	r3, #72	@ 0x48
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	1c59      	adds	r1, r3, #1
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	1a9b      	subs	r3, r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	4403      	add	r3, r0
 8004e86:	3348      	adds	r3, #72	@ 0x48
 8004e88:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004e8a:	78fa      	ldrb	r2, [r7, #3]
 8004e8c:	6879      	ldr	r1, [r7, #4]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	011b      	lsls	r3, r3, #4
 8004e92:	1a9b      	subs	r3, r3, r2
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	440b      	add	r3, r1
 8004e98:	3348      	adds	r3, #72	@ 0x48
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d943      	bls.n	8004f28 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004ea0:	78fa      	ldrb	r2, [r7, #3]
 8004ea2:	6879      	ldr	r1, [r7, #4]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	1a9b      	subs	r3, r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	440b      	add	r3, r1
 8004eae:	3348      	adds	r3, #72	@ 0x48
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004eb4:	78fa      	ldrb	r2, [r7, #3]
 8004eb6:	6879      	ldr	r1, [r7, #4]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	011b      	lsls	r3, r3, #4
 8004ebc:	1a9b      	subs	r3, r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	331b      	adds	r3, #27
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004ec8:	78fa      	ldrb	r2, [r7, #3]
 8004eca:	6879      	ldr	r1, [r7, #4]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	011b      	lsls	r3, r3, #4
 8004ed0:	1a9b      	subs	r3, r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	3344      	adds	r3, #68	@ 0x44
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	d809      	bhi.n	8004ef2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004ede:	78fa      	ldrb	r2, [r7, #3]
 8004ee0:	6879      	ldr	r1, [r7, #4]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	011b      	lsls	r3, r3, #4
 8004ee6:	1a9b      	subs	r3, r3, r2
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	440b      	add	r3, r1
 8004eec:	331c      	adds	r3, #28
 8004eee:	2201      	movs	r2, #1
 8004ef0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004ef2:	78fb      	ldrb	r3, [r7, #3]
 8004ef4:	015a      	lsls	r2, r3, #5
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	4413      	add	r3, r2
 8004efa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	78fa      	ldrb	r2, [r7, #3]
 8004f02:	0151      	lsls	r1, r2, #5
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	440a      	add	r2, r1
 8004f08:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004f0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f10:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f12:	78fa      	ldrb	r2, [r7, #3]
 8004f14:	6879      	ldr	r1, [r7, #4]
 8004f16:	4613      	mov	r3, r2
 8004f18:	011b      	lsls	r3, r3, #4
 8004f1a:	1a9b      	subs	r3, r3, r2
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	440b      	add	r3, r1
 8004f20:	334c      	adds	r3, #76	@ 0x4c
 8004f22:	2204      	movs	r2, #4
 8004f24:	701a      	strb	r2, [r3, #0]
 8004f26:	e014      	b.n	8004f52 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004f28:	78fa      	ldrb	r2, [r7, #3]
 8004f2a:	6879      	ldr	r1, [r7, #4]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	011b      	lsls	r3, r3, #4
 8004f30:	1a9b      	subs	r3, r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	440b      	add	r3, r1
 8004f36:	334c      	adds	r3, #76	@ 0x4c
 8004f38:	2202      	movs	r2, #2
 8004f3a:	701a      	strb	r2, [r3, #0]
 8004f3c:	e009      	b.n	8004f52 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004f3e:	78fa      	ldrb	r2, [r7, #3]
 8004f40:	6879      	ldr	r1, [r7, #4]
 8004f42:	4613      	mov	r3, r2
 8004f44:	011b      	lsls	r3, r3, #4
 8004f46:	1a9b      	subs	r3, r3, r2
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	440b      	add	r3, r1
 8004f4c:	334c      	adds	r3, #76	@ 0x4c
 8004f4e:	2202      	movs	r2, #2
 8004f50:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004f52:	78fa      	ldrb	r2, [r7, #3]
 8004f54:	6879      	ldr	r1, [r7, #4]
 8004f56:	4613      	mov	r3, r2
 8004f58:	011b      	lsls	r3, r3, #4
 8004f5a:	1a9b      	subs	r3, r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	440b      	add	r3, r1
 8004f60:	3326      	adds	r3, #38	@ 0x26
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00b      	beq.n	8004f80 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004f68:	78fa      	ldrb	r2, [r7, #3]
 8004f6a:	6879      	ldr	r1, [r7, #4]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	011b      	lsls	r3, r3, #4
 8004f70:	1a9b      	subs	r3, r3, r2
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	440b      	add	r3, r1
 8004f76:	3326      	adds	r3, #38	@ 0x26
 8004f78:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	f040 8136 	bne.w	80051ec <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f80:	78fb      	ldrb	r3, [r7, #3]
 8004f82:	015a      	lsls	r2, r3, #5
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	4413      	add	r3, r2
 8004f88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f96:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f9e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004fa0:	78fb      	ldrb	r3, [r7, #3]
 8004fa2:	015a      	lsls	r2, r3, #5
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fac:	461a      	mov	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6013      	str	r3, [r2, #0]
 8004fb2:	e11b      	b.n	80051ec <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004fb4:	78fa      	ldrb	r2, [r7, #3]
 8004fb6:	6879      	ldr	r1, [r7, #4]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	011b      	lsls	r3, r3, #4
 8004fbc:	1a9b      	subs	r3, r3, r2
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	440b      	add	r3, r1
 8004fc2:	334d      	adds	r3, #77	@ 0x4d
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	2b03      	cmp	r3, #3
 8004fc8:	f040 8081 	bne.w	80050ce <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004fcc:	78fa      	ldrb	r2, [r7, #3]
 8004fce:	6879      	ldr	r1, [r7, #4]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	011b      	lsls	r3, r3, #4
 8004fd4:	1a9b      	subs	r3, r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	440b      	add	r3, r1
 8004fda:	334d      	adds	r3, #77	@ 0x4d
 8004fdc:	2202      	movs	r2, #2
 8004fde:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004fe0:	78fa      	ldrb	r2, [r7, #3]
 8004fe2:	6879      	ldr	r1, [r7, #4]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	1a9b      	subs	r3, r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	440b      	add	r3, r1
 8004fee:	331b      	adds	r3, #27
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	f040 80fa 	bne.w	80051ec <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ff8:	78fa      	ldrb	r2, [r7, #3]
 8004ffa:	6879      	ldr	r1, [r7, #4]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	011b      	lsls	r3, r3, #4
 8005000:	1a9b      	subs	r3, r3, r2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	440b      	add	r3, r1
 8005006:	334c      	adds	r3, #76	@ 0x4c
 8005008:	2202      	movs	r2, #2
 800500a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800500c:	78fb      	ldrb	r3, [r7, #3]
 800500e:	015a      	lsls	r2, r3, #5
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	4413      	add	r3, r2
 8005014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	78fa      	ldrb	r2, [r7, #3]
 800501c:	0151      	lsls	r1, r2, #5
 800501e:	693a      	ldr	r2, [r7, #16]
 8005020:	440a      	add	r2, r1
 8005022:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005026:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800502a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800502c:	78fb      	ldrb	r3, [r7, #3]
 800502e:	015a      	lsls	r2, r3, #5
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	4413      	add	r3, r2
 8005034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	78fa      	ldrb	r2, [r7, #3]
 800503c:	0151      	lsls	r1, r2, #5
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	440a      	add	r2, r1
 8005042:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800504a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800504c:	78fb      	ldrb	r3, [r7, #3]
 800504e:	015a      	lsls	r2, r3, #5
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	4413      	add	r3, r2
 8005054:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	78fa      	ldrb	r2, [r7, #3]
 800505c:	0151      	lsls	r1, r2, #5
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	440a      	add	r2, r1
 8005062:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005066:	f023 0320 	bic.w	r3, r3, #32
 800506a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800506c:	78fa      	ldrb	r2, [r7, #3]
 800506e:	6879      	ldr	r1, [r7, #4]
 8005070:	4613      	mov	r3, r2
 8005072:	011b      	lsls	r3, r3, #4
 8005074:	1a9b      	subs	r3, r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	440b      	add	r3, r1
 800507a:	3326      	adds	r3, #38	@ 0x26
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00b      	beq.n	800509a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005082:	78fa      	ldrb	r2, [r7, #3]
 8005084:	6879      	ldr	r1, [r7, #4]
 8005086:	4613      	mov	r3, r2
 8005088:	011b      	lsls	r3, r3, #4
 800508a:	1a9b      	subs	r3, r3, r2
 800508c:	009b      	lsls	r3, r3, #2
 800508e:	440b      	add	r3, r1
 8005090:	3326      	adds	r3, #38	@ 0x26
 8005092:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005094:	2b02      	cmp	r3, #2
 8005096:	f040 80a9 	bne.w	80051ec <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800509a:	78fb      	ldrb	r3, [r7, #3]
 800509c:	015a      	lsls	r2, r3, #5
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	4413      	add	r3, r2
 80050a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80050b0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80050b8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80050ba:	78fb      	ldrb	r3, [r7, #3]
 80050bc:	015a      	lsls	r2, r3, #5
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	4413      	add	r3, r2
 80050c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050c6:	461a      	mov	r2, r3
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6013      	str	r3, [r2, #0]
 80050cc:	e08e      	b.n	80051ec <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80050ce:	78fa      	ldrb	r2, [r7, #3]
 80050d0:	6879      	ldr	r1, [r7, #4]
 80050d2:	4613      	mov	r3, r2
 80050d4:	011b      	lsls	r3, r3, #4
 80050d6:	1a9b      	subs	r3, r3, r2
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	440b      	add	r3, r1
 80050dc:	334d      	adds	r3, #77	@ 0x4d
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	2b04      	cmp	r3, #4
 80050e2:	d143      	bne.n	800516c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80050e4:	78fa      	ldrb	r2, [r7, #3]
 80050e6:	6879      	ldr	r1, [r7, #4]
 80050e8:	4613      	mov	r3, r2
 80050ea:	011b      	lsls	r3, r3, #4
 80050ec:	1a9b      	subs	r3, r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	440b      	add	r3, r1
 80050f2:	334d      	adds	r3, #77	@ 0x4d
 80050f4:	2202      	movs	r2, #2
 80050f6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80050f8:	78fa      	ldrb	r2, [r7, #3]
 80050fa:	6879      	ldr	r1, [r7, #4]
 80050fc:	4613      	mov	r3, r2
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	1a9b      	subs	r3, r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	440b      	add	r3, r1
 8005106:	334c      	adds	r3, #76	@ 0x4c
 8005108:	2202      	movs	r2, #2
 800510a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800510c:	78fa      	ldrb	r2, [r7, #3]
 800510e:	6879      	ldr	r1, [r7, #4]
 8005110:	4613      	mov	r3, r2
 8005112:	011b      	lsls	r3, r3, #4
 8005114:	1a9b      	subs	r3, r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	440b      	add	r3, r1
 800511a:	3326      	adds	r3, #38	@ 0x26
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d00a      	beq.n	8005138 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005122:	78fa      	ldrb	r2, [r7, #3]
 8005124:	6879      	ldr	r1, [r7, #4]
 8005126:	4613      	mov	r3, r2
 8005128:	011b      	lsls	r3, r3, #4
 800512a:	1a9b      	subs	r3, r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	440b      	add	r3, r1
 8005130:	3326      	adds	r3, #38	@ 0x26
 8005132:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005134:	2b02      	cmp	r3, #2
 8005136:	d159      	bne.n	80051ec <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005138:	78fb      	ldrb	r3, [r7, #3]
 800513a:	015a      	lsls	r2, r3, #5
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	4413      	add	r3, r2
 8005140:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800514e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005156:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005158:	78fb      	ldrb	r3, [r7, #3]
 800515a:	015a      	lsls	r2, r3, #5
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	4413      	add	r3, r2
 8005160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005164:	461a      	mov	r2, r3
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6013      	str	r3, [r2, #0]
 800516a:	e03f      	b.n	80051ec <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800516c:	78fa      	ldrb	r2, [r7, #3]
 800516e:	6879      	ldr	r1, [r7, #4]
 8005170:	4613      	mov	r3, r2
 8005172:	011b      	lsls	r3, r3, #4
 8005174:	1a9b      	subs	r3, r3, r2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	440b      	add	r3, r1
 800517a:	334d      	adds	r3, #77	@ 0x4d
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	2b08      	cmp	r3, #8
 8005180:	d126      	bne.n	80051d0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005182:	78fa      	ldrb	r2, [r7, #3]
 8005184:	6879      	ldr	r1, [r7, #4]
 8005186:	4613      	mov	r3, r2
 8005188:	011b      	lsls	r3, r3, #4
 800518a:	1a9b      	subs	r3, r3, r2
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	440b      	add	r3, r1
 8005190:	334d      	adds	r3, #77	@ 0x4d
 8005192:	2202      	movs	r2, #2
 8005194:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005196:	78fa      	ldrb	r2, [r7, #3]
 8005198:	6879      	ldr	r1, [r7, #4]
 800519a:	4613      	mov	r3, r2
 800519c:	011b      	lsls	r3, r3, #4
 800519e:	1a9b      	subs	r3, r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	440b      	add	r3, r1
 80051a4:	3344      	adds	r3, #68	@ 0x44
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	1c59      	adds	r1, r3, #1
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	4613      	mov	r3, r2
 80051ae:	011b      	lsls	r3, r3, #4
 80051b0:	1a9b      	subs	r3, r3, r2
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	4403      	add	r3, r0
 80051b6:	3344      	adds	r3, #68	@ 0x44
 80051b8:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80051ba:	78fa      	ldrb	r2, [r7, #3]
 80051bc:	6879      	ldr	r1, [r7, #4]
 80051be:	4613      	mov	r3, r2
 80051c0:	011b      	lsls	r3, r3, #4
 80051c2:	1a9b      	subs	r3, r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	440b      	add	r3, r1
 80051c8:	334c      	adds	r3, #76	@ 0x4c
 80051ca:	2204      	movs	r2, #4
 80051cc:	701a      	strb	r2, [r3, #0]
 80051ce:	e00d      	b.n	80051ec <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80051d0:	78fa      	ldrb	r2, [r7, #3]
 80051d2:	6879      	ldr	r1, [r7, #4]
 80051d4:	4613      	mov	r3, r2
 80051d6:	011b      	lsls	r3, r3, #4
 80051d8:	1a9b      	subs	r3, r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	440b      	add	r3, r1
 80051de:	334d      	adds	r3, #77	@ 0x4d
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	f000 8100 	beq.w	80053e8 <HCD_HC_IN_IRQHandler+0xcca>
 80051e8:	e000      	b.n	80051ec <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80051ea:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80051ec:	78fa      	ldrb	r2, [r7, #3]
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	4613      	mov	r3, r2
 80051f2:	011b      	lsls	r3, r3, #4
 80051f4:	1a9b      	subs	r3, r3, r2
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	440b      	add	r3, r1
 80051fa:	334c      	adds	r3, #76	@ 0x4c
 80051fc:	781a      	ldrb	r2, [r3, #0]
 80051fe:	78fb      	ldrb	r3, [r7, #3]
 8005200:	4619      	mov	r1, r3
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f00e fd90 	bl	8013d28 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005208:	e0ef      	b.n	80053ea <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	78fa      	ldrb	r2, [r7, #3]
 8005210:	4611      	mov	r1, r2
 8005212:	4618      	mov	r0, r3
 8005214:	f004 fb27 	bl	8009866 <USB_ReadChInterrupts>
 8005218:	4603      	mov	r3, r0
 800521a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800521e:	2b40      	cmp	r3, #64	@ 0x40
 8005220:	d12f      	bne.n	8005282 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005222:	78fb      	ldrb	r3, [r7, #3]
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	4413      	add	r3, r2
 800522a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800522e:	461a      	mov	r2, r3
 8005230:	2340      	movs	r3, #64	@ 0x40
 8005232:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8005234:	78fa      	ldrb	r2, [r7, #3]
 8005236:	6879      	ldr	r1, [r7, #4]
 8005238:	4613      	mov	r3, r2
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	1a9b      	subs	r3, r3, r2
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	440b      	add	r3, r1
 8005242:	334d      	adds	r3, #77	@ 0x4d
 8005244:	2205      	movs	r2, #5
 8005246:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005248:	78fa      	ldrb	r2, [r7, #3]
 800524a:	6879      	ldr	r1, [r7, #4]
 800524c:	4613      	mov	r3, r2
 800524e:	011b      	lsls	r3, r3, #4
 8005250:	1a9b      	subs	r3, r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	440b      	add	r3, r1
 8005256:	331a      	adds	r3, #26
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d109      	bne.n	8005272 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800525e:	78fa      	ldrb	r2, [r7, #3]
 8005260:	6879      	ldr	r1, [r7, #4]
 8005262:	4613      	mov	r3, r2
 8005264:	011b      	lsls	r3, r3, #4
 8005266:	1a9b      	subs	r3, r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	440b      	add	r3, r1
 800526c:	3344      	adds	r3, #68	@ 0x44
 800526e:	2200      	movs	r2, #0
 8005270:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	78fa      	ldrb	r2, [r7, #3]
 8005278:	4611      	mov	r1, r2
 800527a:	4618      	mov	r0, r3
 800527c:	f005 f89d 	bl	800a3ba <USB_HC_Halt>
 8005280:	e0b3      	b.n	80053ea <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	78fa      	ldrb	r2, [r7, #3]
 8005288:	4611      	mov	r1, r2
 800528a:	4618      	mov	r0, r3
 800528c:	f004 faeb 	bl	8009866 <USB_ReadChInterrupts>
 8005290:	4603      	mov	r3, r0
 8005292:	f003 0310 	and.w	r3, r3, #16
 8005296:	2b10      	cmp	r3, #16
 8005298:	f040 80a7 	bne.w	80053ea <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800529c:	78fa      	ldrb	r2, [r7, #3]
 800529e:	6879      	ldr	r1, [r7, #4]
 80052a0:	4613      	mov	r3, r2
 80052a2:	011b      	lsls	r3, r3, #4
 80052a4:	1a9b      	subs	r3, r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	440b      	add	r3, r1
 80052aa:	3326      	adds	r3, #38	@ 0x26
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	2b03      	cmp	r3, #3
 80052b0:	d11b      	bne.n	80052ea <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80052b2:	78fa      	ldrb	r2, [r7, #3]
 80052b4:	6879      	ldr	r1, [r7, #4]
 80052b6:	4613      	mov	r3, r2
 80052b8:	011b      	lsls	r3, r3, #4
 80052ba:	1a9b      	subs	r3, r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	440b      	add	r3, r1
 80052c0:	3344      	adds	r3, #68	@ 0x44
 80052c2:	2200      	movs	r2, #0
 80052c4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80052c6:	78fa      	ldrb	r2, [r7, #3]
 80052c8:	6879      	ldr	r1, [r7, #4]
 80052ca:	4613      	mov	r3, r2
 80052cc:	011b      	lsls	r3, r3, #4
 80052ce:	1a9b      	subs	r3, r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	440b      	add	r3, r1
 80052d4:	334d      	adds	r3, #77	@ 0x4d
 80052d6:	2204      	movs	r2, #4
 80052d8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	78fa      	ldrb	r2, [r7, #3]
 80052e0:	4611      	mov	r1, r2
 80052e2:	4618      	mov	r0, r3
 80052e4:	f005 f869 	bl	800a3ba <USB_HC_Halt>
 80052e8:	e03f      	b.n	800536a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80052ea:	78fa      	ldrb	r2, [r7, #3]
 80052ec:	6879      	ldr	r1, [r7, #4]
 80052ee:	4613      	mov	r3, r2
 80052f0:	011b      	lsls	r3, r3, #4
 80052f2:	1a9b      	subs	r3, r3, r2
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	440b      	add	r3, r1
 80052f8:	3326      	adds	r3, #38	@ 0x26
 80052fa:	781b      	ldrb	r3, [r3, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00a      	beq.n	8005316 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005300:	78fa      	ldrb	r2, [r7, #3]
 8005302:	6879      	ldr	r1, [r7, #4]
 8005304:	4613      	mov	r3, r2
 8005306:	011b      	lsls	r3, r3, #4
 8005308:	1a9b      	subs	r3, r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	440b      	add	r3, r1
 800530e:	3326      	adds	r3, #38	@ 0x26
 8005310:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005312:	2b02      	cmp	r3, #2
 8005314:	d129      	bne.n	800536a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005316:	78fa      	ldrb	r2, [r7, #3]
 8005318:	6879      	ldr	r1, [r7, #4]
 800531a:	4613      	mov	r3, r2
 800531c:	011b      	lsls	r3, r3, #4
 800531e:	1a9b      	subs	r3, r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	440b      	add	r3, r1
 8005324:	3344      	adds	r3, #68	@ 0x44
 8005326:	2200      	movs	r2, #0
 8005328:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	799b      	ldrb	r3, [r3, #6]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00a      	beq.n	8005348 <HCD_HC_IN_IRQHandler+0xc2a>
 8005332:	78fa      	ldrb	r2, [r7, #3]
 8005334:	6879      	ldr	r1, [r7, #4]
 8005336:	4613      	mov	r3, r2
 8005338:	011b      	lsls	r3, r3, #4
 800533a:	1a9b      	subs	r3, r3, r2
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	440b      	add	r3, r1
 8005340:	331b      	adds	r3, #27
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d110      	bne.n	800536a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8005348:	78fa      	ldrb	r2, [r7, #3]
 800534a:	6879      	ldr	r1, [r7, #4]
 800534c:	4613      	mov	r3, r2
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	1a9b      	subs	r3, r3, r2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	440b      	add	r3, r1
 8005356:	334d      	adds	r3, #77	@ 0x4d
 8005358:	2204      	movs	r2, #4
 800535a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	78fa      	ldrb	r2, [r7, #3]
 8005362:	4611      	mov	r1, r2
 8005364:	4618      	mov	r0, r3
 8005366:	f005 f828 	bl	800a3ba <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800536a:	78fa      	ldrb	r2, [r7, #3]
 800536c:	6879      	ldr	r1, [r7, #4]
 800536e:	4613      	mov	r3, r2
 8005370:	011b      	lsls	r3, r3, #4
 8005372:	1a9b      	subs	r3, r3, r2
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	440b      	add	r3, r1
 8005378:	331b      	adds	r3, #27
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	2b01      	cmp	r3, #1
 800537e:	d129      	bne.n	80053d4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005380:	78fa      	ldrb	r2, [r7, #3]
 8005382:	6879      	ldr	r1, [r7, #4]
 8005384:	4613      	mov	r3, r2
 8005386:	011b      	lsls	r3, r3, #4
 8005388:	1a9b      	subs	r3, r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	440b      	add	r3, r1
 800538e:	331b      	adds	r3, #27
 8005390:	2200      	movs	r2, #0
 8005392:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005394:	78fb      	ldrb	r3, [r7, #3]
 8005396:	015a      	lsls	r2, r3, #5
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	4413      	add	r3, r2
 800539c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	78fa      	ldrb	r2, [r7, #3]
 80053a4:	0151      	lsls	r1, r2, #5
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	440a      	add	r2, r1
 80053aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80053ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053b2:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80053b4:	78fb      	ldrb	r3, [r7, #3]
 80053b6:	015a      	lsls	r2, r3, #5
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	4413      	add	r3, r2
 80053bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	78fa      	ldrb	r2, [r7, #3]
 80053c4:	0151      	lsls	r1, r2, #5
 80053c6:	693a      	ldr	r2, [r7, #16]
 80053c8:	440a      	add	r2, r1
 80053ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80053ce:	f043 0320 	orr.w	r3, r3, #32
 80053d2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80053d4:	78fb      	ldrb	r3, [r7, #3]
 80053d6:	015a      	lsls	r2, r3, #5
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	4413      	add	r3, r2
 80053dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053e0:	461a      	mov	r2, r3
 80053e2:	2310      	movs	r3, #16
 80053e4:	6093      	str	r3, [r2, #8]
 80053e6:	e000      	b.n	80053ea <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80053e8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80053ea:	3718      	adds	r7, #24
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b086      	sub	sp, #24
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	460b      	mov	r3, r1
 80053fa:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	78fa      	ldrb	r2, [r7, #3]
 800540c:	4611      	mov	r1, r2
 800540e:	4618      	mov	r0, r3
 8005410:	f004 fa29 	bl	8009866 <USB_ReadChInterrupts>
 8005414:	4603      	mov	r3, r0
 8005416:	f003 0304 	and.w	r3, r3, #4
 800541a:	2b04      	cmp	r3, #4
 800541c:	d11b      	bne.n	8005456 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800541e:	78fb      	ldrb	r3, [r7, #3]
 8005420:	015a      	lsls	r2, r3, #5
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	4413      	add	r3, r2
 8005426:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800542a:	461a      	mov	r2, r3
 800542c:	2304      	movs	r3, #4
 800542e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005430:	78fa      	ldrb	r2, [r7, #3]
 8005432:	6879      	ldr	r1, [r7, #4]
 8005434:	4613      	mov	r3, r2
 8005436:	011b      	lsls	r3, r3, #4
 8005438:	1a9b      	subs	r3, r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	440b      	add	r3, r1
 800543e:	334d      	adds	r3, #77	@ 0x4d
 8005440:	2207      	movs	r2, #7
 8005442:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	78fa      	ldrb	r2, [r7, #3]
 800544a:	4611      	mov	r1, r2
 800544c:	4618      	mov	r0, r3
 800544e:	f004 ffb4 	bl	800a3ba <USB_HC_Halt>
 8005452:	f000 bc89 	b.w	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	78fa      	ldrb	r2, [r7, #3]
 800545c:	4611      	mov	r1, r2
 800545e:	4618      	mov	r0, r3
 8005460:	f004 fa01 	bl	8009866 <USB_ReadChInterrupts>
 8005464:	4603      	mov	r3, r0
 8005466:	f003 0320 	and.w	r3, r3, #32
 800546a:	2b20      	cmp	r3, #32
 800546c:	f040 8082 	bne.w	8005574 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005470:	78fb      	ldrb	r3, [r7, #3]
 8005472:	015a      	lsls	r2, r3, #5
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	4413      	add	r3, r2
 8005478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800547c:	461a      	mov	r2, r3
 800547e:	2320      	movs	r3, #32
 8005480:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8005482:	78fa      	ldrb	r2, [r7, #3]
 8005484:	6879      	ldr	r1, [r7, #4]
 8005486:	4613      	mov	r3, r2
 8005488:	011b      	lsls	r3, r3, #4
 800548a:	1a9b      	subs	r3, r3, r2
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	440b      	add	r3, r1
 8005490:	3319      	adds	r3, #25
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	2b01      	cmp	r3, #1
 8005496:	d124      	bne.n	80054e2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005498:	78fa      	ldrb	r2, [r7, #3]
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	4613      	mov	r3, r2
 800549e:	011b      	lsls	r3, r3, #4
 80054a0:	1a9b      	subs	r3, r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	440b      	add	r3, r1
 80054a6:	3319      	adds	r3, #25
 80054a8:	2200      	movs	r2, #0
 80054aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80054ac:	78fa      	ldrb	r2, [r7, #3]
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	4613      	mov	r3, r2
 80054b2:	011b      	lsls	r3, r3, #4
 80054b4:	1a9b      	subs	r3, r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	440b      	add	r3, r1
 80054ba:	334c      	adds	r3, #76	@ 0x4c
 80054bc:	2202      	movs	r2, #2
 80054be:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80054c0:	78fa      	ldrb	r2, [r7, #3]
 80054c2:	6879      	ldr	r1, [r7, #4]
 80054c4:	4613      	mov	r3, r2
 80054c6:	011b      	lsls	r3, r3, #4
 80054c8:	1a9b      	subs	r3, r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	440b      	add	r3, r1
 80054ce:	334d      	adds	r3, #77	@ 0x4d
 80054d0:	2203      	movs	r2, #3
 80054d2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	78fa      	ldrb	r2, [r7, #3]
 80054da:	4611      	mov	r1, r2
 80054dc:	4618      	mov	r0, r3
 80054de:	f004 ff6c 	bl	800a3ba <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80054e2:	78fa      	ldrb	r2, [r7, #3]
 80054e4:	6879      	ldr	r1, [r7, #4]
 80054e6:	4613      	mov	r3, r2
 80054e8:	011b      	lsls	r3, r3, #4
 80054ea:	1a9b      	subs	r3, r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	440b      	add	r3, r1
 80054f0:	331a      	adds	r3, #26
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	f040 8437 	bne.w	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
 80054fa:	78fa      	ldrb	r2, [r7, #3]
 80054fc:	6879      	ldr	r1, [r7, #4]
 80054fe:	4613      	mov	r3, r2
 8005500:	011b      	lsls	r3, r3, #4
 8005502:	1a9b      	subs	r3, r3, r2
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	440b      	add	r3, r1
 8005508:	331b      	adds	r3, #27
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	f040 842b 	bne.w	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8005512:	78fa      	ldrb	r2, [r7, #3]
 8005514:	6879      	ldr	r1, [r7, #4]
 8005516:	4613      	mov	r3, r2
 8005518:	011b      	lsls	r3, r3, #4
 800551a:	1a9b      	subs	r3, r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	440b      	add	r3, r1
 8005520:	3326      	adds	r3, #38	@ 0x26
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d009      	beq.n	800553c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8005528:	78fa      	ldrb	r2, [r7, #3]
 800552a:	6879      	ldr	r1, [r7, #4]
 800552c:	4613      	mov	r3, r2
 800552e:	011b      	lsls	r3, r3, #4
 8005530:	1a9b      	subs	r3, r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	440b      	add	r3, r1
 8005536:	331b      	adds	r3, #27
 8005538:	2201      	movs	r2, #1
 800553a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800553c:	78fa      	ldrb	r2, [r7, #3]
 800553e:	6879      	ldr	r1, [r7, #4]
 8005540:	4613      	mov	r3, r2
 8005542:	011b      	lsls	r3, r3, #4
 8005544:	1a9b      	subs	r3, r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	440b      	add	r3, r1
 800554a:	334d      	adds	r3, #77	@ 0x4d
 800554c:	2203      	movs	r2, #3
 800554e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	78fa      	ldrb	r2, [r7, #3]
 8005556:	4611      	mov	r1, r2
 8005558:	4618      	mov	r0, r3
 800555a:	f004 ff2e 	bl	800a3ba <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800555e:	78fa      	ldrb	r2, [r7, #3]
 8005560:	6879      	ldr	r1, [r7, #4]
 8005562:	4613      	mov	r3, r2
 8005564:	011b      	lsls	r3, r3, #4
 8005566:	1a9b      	subs	r3, r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	440b      	add	r3, r1
 800556c:	3344      	adds	r3, #68	@ 0x44
 800556e:	2200      	movs	r2, #0
 8005570:	601a      	str	r2, [r3, #0]
 8005572:	e3f9      	b.n	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	78fa      	ldrb	r2, [r7, #3]
 800557a:	4611      	mov	r1, r2
 800557c:	4618      	mov	r0, r3
 800557e:	f004 f972 	bl	8009866 <USB_ReadChInterrupts>
 8005582:	4603      	mov	r3, r0
 8005584:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005588:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800558c:	d111      	bne.n	80055b2 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800558e:	78fb      	ldrb	r3, [r7, #3]
 8005590:	015a      	lsls	r2, r3, #5
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	4413      	add	r3, r2
 8005596:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800559a:	461a      	mov	r2, r3
 800559c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80055a0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	78fa      	ldrb	r2, [r7, #3]
 80055a8:	4611      	mov	r1, r2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f004 ff05 	bl	800a3ba <USB_HC_Halt>
 80055b0:	e3da      	b.n	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	78fa      	ldrb	r2, [r7, #3]
 80055b8:	4611      	mov	r1, r2
 80055ba:	4618      	mov	r0, r3
 80055bc:	f004 f953 	bl	8009866 <USB_ReadChInterrupts>
 80055c0:	4603      	mov	r3, r0
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d168      	bne.n	800569c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80055ca:	78fa      	ldrb	r2, [r7, #3]
 80055cc:	6879      	ldr	r1, [r7, #4]
 80055ce:	4613      	mov	r3, r2
 80055d0:	011b      	lsls	r3, r3, #4
 80055d2:	1a9b      	subs	r3, r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	440b      	add	r3, r1
 80055d8:	3344      	adds	r3, #68	@ 0x44
 80055da:	2200      	movs	r2, #0
 80055dc:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	78fa      	ldrb	r2, [r7, #3]
 80055e4:	4611      	mov	r1, r2
 80055e6:	4618      	mov	r0, r3
 80055e8:	f004 f93d 	bl	8009866 <USB_ReadChInterrupts>
 80055ec:	4603      	mov	r3, r0
 80055ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055f2:	2b40      	cmp	r3, #64	@ 0x40
 80055f4:	d112      	bne.n	800561c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80055f6:	78fa      	ldrb	r2, [r7, #3]
 80055f8:	6879      	ldr	r1, [r7, #4]
 80055fa:	4613      	mov	r3, r2
 80055fc:	011b      	lsls	r3, r3, #4
 80055fe:	1a9b      	subs	r3, r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	440b      	add	r3, r1
 8005604:	3319      	adds	r3, #25
 8005606:	2201      	movs	r2, #1
 8005608:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800560a:	78fb      	ldrb	r3, [r7, #3]
 800560c:	015a      	lsls	r2, r3, #5
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	4413      	add	r3, r2
 8005612:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005616:	461a      	mov	r2, r3
 8005618:	2340      	movs	r3, #64	@ 0x40
 800561a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800561c:	78fa      	ldrb	r2, [r7, #3]
 800561e:	6879      	ldr	r1, [r7, #4]
 8005620:	4613      	mov	r3, r2
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	1a9b      	subs	r3, r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	440b      	add	r3, r1
 800562a:	331b      	adds	r3, #27
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d019      	beq.n	8005666 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005632:	78fa      	ldrb	r2, [r7, #3]
 8005634:	6879      	ldr	r1, [r7, #4]
 8005636:	4613      	mov	r3, r2
 8005638:	011b      	lsls	r3, r3, #4
 800563a:	1a9b      	subs	r3, r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	440b      	add	r3, r1
 8005640:	331b      	adds	r3, #27
 8005642:	2200      	movs	r2, #0
 8005644:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005646:	78fb      	ldrb	r3, [r7, #3]
 8005648:	015a      	lsls	r2, r3, #5
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	4413      	add	r3, r2
 800564e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	78fa      	ldrb	r2, [r7, #3]
 8005656:	0151      	lsls	r1, r2, #5
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	440a      	add	r2, r1
 800565c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005660:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005664:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005666:	78fb      	ldrb	r3, [r7, #3]
 8005668:	015a      	lsls	r2, r3, #5
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	4413      	add	r3, r2
 800566e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005672:	461a      	mov	r2, r3
 8005674:	2301      	movs	r3, #1
 8005676:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005678:	78fa      	ldrb	r2, [r7, #3]
 800567a:	6879      	ldr	r1, [r7, #4]
 800567c:	4613      	mov	r3, r2
 800567e:	011b      	lsls	r3, r3, #4
 8005680:	1a9b      	subs	r3, r3, r2
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	440b      	add	r3, r1
 8005686:	334d      	adds	r3, #77	@ 0x4d
 8005688:	2201      	movs	r2, #1
 800568a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	78fa      	ldrb	r2, [r7, #3]
 8005692:	4611      	mov	r1, r2
 8005694:	4618      	mov	r0, r3
 8005696:	f004 fe90 	bl	800a3ba <USB_HC_Halt>
 800569a:	e365      	b.n	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	78fa      	ldrb	r2, [r7, #3]
 80056a2:	4611      	mov	r1, r2
 80056a4:	4618      	mov	r0, r3
 80056a6:	f004 f8de 	bl	8009866 <USB_ReadChInterrupts>
 80056aa:	4603      	mov	r3, r0
 80056ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056b0:	2b40      	cmp	r3, #64	@ 0x40
 80056b2:	d139      	bne.n	8005728 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80056b4:	78fa      	ldrb	r2, [r7, #3]
 80056b6:	6879      	ldr	r1, [r7, #4]
 80056b8:	4613      	mov	r3, r2
 80056ba:	011b      	lsls	r3, r3, #4
 80056bc:	1a9b      	subs	r3, r3, r2
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	440b      	add	r3, r1
 80056c2:	334d      	adds	r3, #77	@ 0x4d
 80056c4:	2205      	movs	r2, #5
 80056c6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80056c8:	78fa      	ldrb	r2, [r7, #3]
 80056ca:	6879      	ldr	r1, [r7, #4]
 80056cc:	4613      	mov	r3, r2
 80056ce:	011b      	lsls	r3, r3, #4
 80056d0:	1a9b      	subs	r3, r3, r2
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	440b      	add	r3, r1
 80056d6:	331a      	adds	r3, #26
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d109      	bne.n	80056f2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80056de:	78fa      	ldrb	r2, [r7, #3]
 80056e0:	6879      	ldr	r1, [r7, #4]
 80056e2:	4613      	mov	r3, r2
 80056e4:	011b      	lsls	r3, r3, #4
 80056e6:	1a9b      	subs	r3, r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	440b      	add	r3, r1
 80056ec:	3319      	adds	r3, #25
 80056ee:	2201      	movs	r2, #1
 80056f0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80056f2:	78fa      	ldrb	r2, [r7, #3]
 80056f4:	6879      	ldr	r1, [r7, #4]
 80056f6:	4613      	mov	r3, r2
 80056f8:	011b      	lsls	r3, r3, #4
 80056fa:	1a9b      	subs	r3, r3, r2
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	440b      	add	r3, r1
 8005700:	3344      	adds	r3, #68	@ 0x44
 8005702:	2200      	movs	r2, #0
 8005704:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	78fa      	ldrb	r2, [r7, #3]
 800570c:	4611      	mov	r1, r2
 800570e:	4618      	mov	r0, r3
 8005710:	f004 fe53 	bl	800a3ba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005714:	78fb      	ldrb	r3, [r7, #3]
 8005716:	015a      	lsls	r2, r3, #5
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	4413      	add	r3, r2
 800571c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005720:	461a      	mov	r2, r3
 8005722:	2340      	movs	r3, #64	@ 0x40
 8005724:	6093      	str	r3, [r2, #8]
 8005726:	e31f      	b.n	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	78fa      	ldrb	r2, [r7, #3]
 800572e:	4611      	mov	r1, r2
 8005730:	4618      	mov	r0, r3
 8005732:	f004 f898 	bl	8009866 <USB_ReadChInterrupts>
 8005736:	4603      	mov	r3, r0
 8005738:	f003 0308 	and.w	r3, r3, #8
 800573c:	2b08      	cmp	r3, #8
 800573e:	d11a      	bne.n	8005776 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005740:	78fb      	ldrb	r3, [r7, #3]
 8005742:	015a      	lsls	r2, r3, #5
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	4413      	add	r3, r2
 8005748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800574c:	461a      	mov	r2, r3
 800574e:	2308      	movs	r3, #8
 8005750:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8005752:	78fa      	ldrb	r2, [r7, #3]
 8005754:	6879      	ldr	r1, [r7, #4]
 8005756:	4613      	mov	r3, r2
 8005758:	011b      	lsls	r3, r3, #4
 800575a:	1a9b      	subs	r3, r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	440b      	add	r3, r1
 8005760:	334d      	adds	r3, #77	@ 0x4d
 8005762:	2206      	movs	r2, #6
 8005764:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	78fa      	ldrb	r2, [r7, #3]
 800576c:	4611      	mov	r1, r2
 800576e:	4618      	mov	r0, r3
 8005770:	f004 fe23 	bl	800a3ba <USB_HC_Halt>
 8005774:	e2f8      	b.n	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	78fa      	ldrb	r2, [r7, #3]
 800577c:	4611      	mov	r1, r2
 800577e:	4618      	mov	r0, r3
 8005780:	f004 f871 	bl	8009866 <USB_ReadChInterrupts>
 8005784:	4603      	mov	r3, r0
 8005786:	f003 0310 	and.w	r3, r3, #16
 800578a:	2b10      	cmp	r3, #16
 800578c:	d144      	bne.n	8005818 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800578e:	78fa      	ldrb	r2, [r7, #3]
 8005790:	6879      	ldr	r1, [r7, #4]
 8005792:	4613      	mov	r3, r2
 8005794:	011b      	lsls	r3, r3, #4
 8005796:	1a9b      	subs	r3, r3, r2
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	440b      	add	r3, r1
 800579c:	3344      	adds	r3, #68	@ 0x44
 800579e:	2200      	movs	r2, #0
 80057a0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80057a2:	78fa      	ldrb	r2, [r7, #3]
 80057a4:	6879      	ldr	r1, [r7, #4]
 80057a6:	4613      	mov	r3, r2
 80057a8:	011b      	lsls	r3, r3, #4
 80057aa:	1a9b      	subs	r3, r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	440b      	add	r3, r1
 80057b0:	334d      	adds	r3, #77	@ 0x4d
 80057b2:	2204      	movs	r2, #4
 80057b4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80057b6:	78fa      	ldrb	r2, [r7, #3]
 80057b8:	6879      	ldr	r1, [r7, #4]
 80057ba:	4613      	mov	r3, r2
 80057bc:	011b      	lsls	r3, r3, #4
 80057be:	1a9b      	subs	r3, r3, r2
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	440b      	add	r3, r1
 80057c4:	3319      	adds	r3, #25
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d114      	bne.n	80057f6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80057cc:	78fa      	ldrb	r2, [r7, #3]
 80057ce:	6879      	ldr	r1, [r7, #4]
 80057d0:	4613      	mov	r3, r2
 80057d2:	011b      	lsls	r3, r3, #4
 80057d4:	1a9b      	subs	r3, r3, r2
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	440b      	add	r3, r1
 80057da:	3318      	adds	r3, #24
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d109      	bne.n	80057f6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80057e2:	78fa      	ldrb	r2, [r7, #3]
 80057e4:	6879      	ldr	r1, [r7, #4]
 80057e6:	4613      	mov	r3, r2
 80057e8:	011b      	lsls	r3, r3, #4
 80057ea:	1a9b      	subs	r3, r3, r2
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	440b      	add	r3, r1
 80057f0:	3319      	adds	r3, #25
 80057f2:	2201      	movs	r2, #1
 80057f4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	78fa      	ldrb	r2, [r7, #3]
 80057fc:	4611      	mov	r1, r2
 80057fe:	4618      	mov	r0, r3
 8005800:	f004 fddb 	bl	800a3ba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005804:	78fb      	ldrb	r3, [r7, #3]
 8005806:	015a      	lsls	r2, r3, #5
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	4413      	add	r3, r2
 800580c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005810:	461a      	mov	r2, r3
 8005812:	2310      	movs	r3, #16
 8005814:	6093      	str	r3, [r2, #8]
 8005816:	e2a7      	b.n	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	78fa      	ldrb	r2, [r7, #3]
 800581e:	4611      	mov	r1, r2
 8005820:	4618      	mov	r0, r3
 8005822:	f004 f820 	bl	8009866 <USB_ReadChInterrupts>
 8005826:	4603      	mov	r3, r0
 8005828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800582c:	2b80      	cmp	r3, #128	@ 0x80
 800582e:	f040 8083 	bne.w	8005938 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	799b      	ldrb	r3, [r3, #6]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d111      	bne.n	800585e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800583a:	78fa      	ldrb	r2, [r7, #3]
 800583c:	6879      	ldr	r1, [r7, #4]
 800583e:	4613      	mov	r3, r2
 8005840:	011b      	lsls	r3, r3, #4
 8005842:	1a9b      	subs	r3, r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	440b      	add	r3, r1
 8005848:	334d      	adds	r3, #77	@ 0x4d
 800584a:	2207      	movs	r2, #7
 800584c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	78fa      	ldrb	r2, [r7, #3]
 8005854:	4611      	mov	r1, r2
 8005856:	4618      	mov	r0, r3
 8005858:	f004 fdaf 	bl	800a3ba <USB_HC_Halt>
 800585c:	e062      	b.n	8005924 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800585e:	78fa      	ldrb	r2, [r7, #3]
 8005860:	6879      	ldr	r1, [r7, #4]
 8005862:	4613      	mov	r3, r2
 8005864:	011b      	lsls	r3, r3, #4
 8005866:	1a9b      	subs	r3, r3, r2
 8005868:	009b      	lsls	r3, r3, #2
 800586a:	440b      	add	r3, r1
 800586c:	3344      	adds	r3, #68	@ 0x44
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	1c59      	adds	r1, r3, #1
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	4613      	mov	r3, r2
 8005876:	011b      	lsls	r3, r3, #4
 8005878:	1a9b      	subs	r3, r3, r2
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	4403      	add	r3, r0
 800587e:	3344      	adds	r3, #68	@ 0x44
 8005880:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005882:	78fa      	ldrb	r2, [r7, #3]
 8005884:	6879      	ldr	r1, [r7, #4]
 8005886:	4613      	mov	r3, r2
 8005888:	011b      	lsls	r3, r3, #4
 800588a:	1a9b      	subs	r3, r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	440b      	add	r3, r1
 8005890:	3344      	adds	r3, #68	@ 0x44
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2b02      	cmp	r3, #2
 8005896:	d922      	bls.n	80058de <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005898:	78fa      	ldrb	r2, [r7, #3]
 800589a:	6879      	ldr	r1, [r7, #4]
 800589c:	4613      	mov	r3, r2
 800589e:	011b      	lsls	r3, r3, #4
 80058a0:	1a9b      	subs	r3, r3, r2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	440b      	add	r3, r1
 80058a6:	3344      	adds	r3, #68	@ 0x44
 80058a8:	2200      	movs	r2, #0
 80058aa:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80058ac:	78fa      	ldrb	r2, [r7, #3]
 80058ae:	6879      	ldr	r1, [r7, #4]
 80058b0:	4613      	mov	r3, r2
 80058b2:	011b      	lsls	r3, r3, #4
 80058b4:	1a9b      	subs	r3, r3, r2
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	440b      	add	r3, r1
 80058ba:	334c      	adds	r3, #76	@ 0x4c
 80058bc:	2204      	movs	r2, #4
 80058be:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80058c0:	78fa      	ldrb	r2, [r7, #3]
 80058c2:	6879      	ldr	r1, [r7, #4]
 80058c4:	4613      	mov	r3, r2
 80058c6:	011b      	lsls	r3, r3, #4
 80058c8:	1a9b      	subs	r3, r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	440b      	add	r3, r1
 80058ce:	334c      	adds	r3, #76	@ 0x4c
 80058d0:	781a      	ldrb	r2, [r3, #0]
 80058d2:	78fb      	ldrb	r3, [r7, #3]
 80058d4:	4619      	mov	r1, r3
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f00e fa26 	bl	8013d28 <HAL_HCD_HC_NotifyURBChange_Callback>
 80058dc:	e022      	b.n	8005924 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80058de:	78fa      	ldrb	r2, [r7, #3]
 80058e0:	6879      	ldr	r1, [r7, #4]
 80058e2:	4613      	mov	r3, r2
 80058e4:	011b      	lsls	r3, r3, #4
 80058e6:	1a9b      	subs	r3, r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	440b      	add	r3, r1
 80058ec:	334c      	adds	r3, #76	@ 0x4c
 80058ee:	2202      	movs	r2, #2
 80058f0:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80058f2:	78fb      	ldrb	r3, [r7, #3]
 80058f4:	015a      	lsls	r2, r3, #5
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	4413      	add	r3, r2
 80058fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005908:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005910:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005912:	78fb      	ldrb	r3, [r7, #3]
 8005914:	015a      	lsls	r2, r3, #5
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	4413      	add	r3, r2
 800591a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800591e:	461a      	mov	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005924:	78fb      	ldrb	r3, [r7, #3]
 8005926:	015a      	lsls	r2, r3, #5
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	4413      	add	r3, r2
 800592c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005930:	461a      	mov	r2, r3
 8005932:	2380      	movs	r3, #128	@ 0x80
 8005934:	6093      	str	r3, [r2, #8]
 8005936:	e217      	b.n	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	78fa      	ldrb	r2, [r7, #3]
 800593e:	4611      	mov	r1, r2
 8005940:	4618      	mov	r0, r3
 8005942:	f003 ff90 	bl	8009866 <USB_ReadChInterrupts>
 8005946:	4603      	mov	r3, r0
 8005948:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800594c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005950:	d11b      	bne.n	800598a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005952:	78fa      	ldrb	r2, [r7, #3]
 8005954:	6879      	ldr	r1, [r7, #4]
 8005956:	4613      	mov	r3, r2
 8005958:	011b      	lsls	r3, r3, #4
 800595a:	1a9b      	subs	r3, r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	334d      	adds	r3, #77	@ 0x4d
 8005962:	2209      	movs	r2, #9
 8005964:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	78fa      	ldrb	r2, [r7, #3]
 800596c:	4611      	mov	r1, r2
 800596e:	4618      	mov	r0, r3
 8005970:	f004 fd23 	bl	800a3ba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005974:	78fb      	ldrb	r3, [r7, #3]
 8005976:	015a      	lsls	r2, r3, #5
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	4413      	add	r3, r2
 800597c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005980:	461a      	mov	r2, r3
 8005982:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005986:	6093      	str	r3, [r2, #8]
 8005988:	e1ee      	b.n	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	78fa      	ldrb	r2, [r7, #3]
 8005990:	4611      	mov	r1, r2
 8005992:	4618      	mov	r0, r3
 8005994:	f003 ff67 	bl	8009866 <USB_ReadChInterrupts>
 8005998:	4603      	mov	r3, r0
 800599a:	f003 0302 	and.w	r3, r3, #2
 800599e:	2b02      	cmp	r3, #2
 80059a0:	f040 81df 	bne.w	8005d62 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80059a4:	78fb      	ldrb	r3, [r7, #3]
 80059a6:	015a      	lsls	r2, r3, #5
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	4413      	add	r3, r2
 80059ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059b0:	461a      	mov	r2, r3
 80059b2:	2302      	movs	r3, #2
 80059b4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80059b6:	78fa      	ldrb	r2, [r7, #3]
 80059b8:	6879      	ldr	r1, [r7, #4]
 80059ba:	4613      	mov	r3, r2
 80059bc:	011b      	lsls	r3, r3, #4
 80059be:	1a9b      	subs	r3, r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	440b      	add	r3, r1
 80059c4:	334d      	adds	r3, #77	@ 0x4d
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	f040 8093 	bne.w	8005af4 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80059ce:	78fa      	ldrb	r2, [r7, #3]
 80059d0:	6879      	ldr	r1, [r7, #4]
 80059d2:	4613      	mov	r3, r2
 80059d4:	011b      	lsls	r3, r3, #4
 80059d6:	1a9b      	subs	r3, r3, r2
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	440b      	add	r3, r1
 80059dc:	334d      	adds	r3, #77	@ 0x4d
 80059de:	2202      	movs	r2, #2
 80059e0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80059e2:	78fa      	ldrb	r2, [r7, #3]
 80059e4:	6879      	ldr	r1, [r7, #4]
 80059e6:	4613      	mov	r3, r2
 80059e8:	011b      	lsls	r3, r3, #4
 80059ea:	1a9b      	subs	r3, r3, r2
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	440b      	add	r3, r1
 80059f0:	334c      	adds	r3, #76	@ 0x4c
 80059f2:	2201      	movs	r2, #1
 80059f4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80059f6:	78fa      	ldrb	r2, [r7, #3]
 80059f8:	6879      	ldr	r1, [r7, #4]
 80059fa:	4613      	mov	r3, r2
 80059fc:	011b      	lsls	r3, r3, #4
 80059fe:	1a9b      	subs	r3, r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	440b      	add	r3, r1
 8005a04:	3326      	adds	r3, #38	@ 0x26
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d00b      	beq.n	8005a24 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005a0c:	78fa      	ldrb	r2, [r7, #3]
 8005a0e:	6879      	ldr	r1, [r7, #4]
 8005a10:	4613      	mov	r3, r2
 8005a12:	011b      	lsls	r3, r3, #4
 8005a14:	1a9b      	subs	r3, r3, r2
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	440b      	add	r3, r1
 8005a1a:	3326      	adds	r3, #38	@ 0x26
 8005a1c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005a1e:	2b03      	cmp	r3, #3
 8005a20:	f040 8190 	bne.w	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	799b      	ldrb	r3, [r3, #6]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d115      	bne.n	8005a58 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005a2c:	78fa      	ldrb	r2, [r7, #3]
 8005a2e:	6879      	ldr	r1, [r7, #4]
 8005a30:	4613      	mov	r3, r2
 8005a32:	011b      	lsls	r3, r3, #4
 8005a34:	1a9b      	subs	r3, r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	440b      	add	r3, r1
 8005a3a:	333d      	adds	r3, #61	@ 0x3d
 8005a3c:	781b      	ldrb	r3, [r3, #0]
 8005a3e:	78fa      	ldrb	r2, [r7, #3]
 8005a40:	f083 0301 	eor.w	r3, r3, #1
 8005a44:	b2d8      	uxtb	r0, r3
 8005a46:	6879      	ldr	r1, [r7, #4]
 8005a48:	4613      	mov	r3, r2
 8005a4a:	011b      	lsls	r3, r3, #4
 8005a4c:	1a9b      	subs	r3, r3, r2
 8005a4e:	009b      	lsls	r3, r3, #2
 8005a50:	440b      	add	r3, r1
 8005a52:	333d      	adds	r3, #61	@ 0x3d
 8005a54:	4602      	mov	r2, r0
 8005a56:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	799b      	ldrb	r3, [r3, #6]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	f040 8171 	bne.w	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
 8005a62:	78fa      	ldrb	r2, [r7, #3]
 8005a64:	6879      	ldr	r1, [r7, #4]
 8005a66:	4613      	mov	r3, r2
 8005a68:	011b      	lsls	r3, r3, #4
 8005a6a:	1a9b      	subs	r3, r3, r2
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	440b      	add	r3, r1
 8005a70:	3334      	adds	r3, #52	@ 0x34
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f000 8165 	beq.w	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005a7a:	78fa      	ldrb	r2, [r7, #3]
 8005a7c:	6879      	ldr	r1, [r7, #4]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	011b      	lsls	r3, r3, #4
 8005a82:	1a9b      	subs	r3, r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	440b      	add	r3, r1
 8005a88:	3334      	adds	r3, #52	@ 0x34
 8005a8a:	6819      	ldr	r1, [r3, #0]
 8005a8c:	78fa      	ldrb	r2, [r7, #3]
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	4613      	mov	r3, r2
 8005a92:	011b      	lsls	r3, r3, #4
 8005a94:	1a9b      	subs	r3, r3, r2
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4403      	add	r3, r0
 8005a9a:	3328      	adds	r3, #40	@ 0x28
 8005a9c:	881b      	ldrh	r3, [r3, #0]
 8005a9e:	440b      	add	r3, r1
 8005aa0:	1e59      	subs	r1, r3, #1
 8005aa2:	78fa      	ldrb	r2, [r7, #3]
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	011b      	lsls	r3, r3, #4
 8005aaa:	1a9b      	subs	r3, r3, r2
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	4403      	add	r3, r0
 8005ab0:	3328      	adds	r3, #40	@ 0x28
 8005ab2:	881b      	ldrh	r3, [r3, #0]
 8005ab4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ab8:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	f003 0301 	and.w	r3, r3, #1
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f000 813f 	beq.w	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005ac6:	78fa      	ldrb	r2, [r7, #3]
 8005ac8:	6879      	ldr	r1, [r7, #4]
 8005aca:	4613      	mov	r3, r2
 8005acc:	011b      	lsls	r3, r3, #4
 8005ace:	1a9b      	subs	r3, r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	440b      	add	r3, r1
 8005ad4:	333d      	adds	r3, #61	@ 0x3d
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	78fa      	ldrb	r2, [r7, #3]
 8005ada:	f083 0301 	eor.w	r3, r3, #1
 8005ade:	b2d8      	uxtb	r0, r3
 8005ae0:	6879      	ldr	r1, [r7, #4]
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	011b      	lsls	r3, r3, #4
 8005ae6:	1a9b      	subs	r3, r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	440b      	add	r3, r1
 8005aec:	333d      	adds	r3, #61	@ 0x3d
 8005aee:	4602      	mov	r2, r0
 8005af0:	701a      	strb	r2, [r3, #0]
 8005af2:	e127      	b.n	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005af4:	78fa      	ldrb	r2, [r7, #3]
 8005af6:	6879      	ldr	r1, [r7, #4]
 8005af8:	4613      	mov	r3, r2
 8005afa:	011b      	lsls	r3, r3, #4
 8005afc:	1a9b      	subs	r3, r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	440b      	add	r3, r1
 8005b02:	334d      	adds	r3, #77	@ 0x4d
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	2b03      	cmp	r3, #3
 8005b08:	d120      	bne.n	8005b4c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005b0a:	78fa      	ldrb	r2, [r7, #3]
 8005b0c:	6879      	ldr	r1, [r7, #4]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	011b      	lsls	r3, r3, #4
 8005b12:	1a9b      	subs	r3, r3, r2
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	440b      	add	r3, r1
 8005b18:	334d      	adds	r3, #77	@ 0x4d
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005b1e:	78fa      	ldrb	r2, [r7, #3]
 8005b20:	6879      	ldr	r1, [r7, #4]
 8005b22:	4613      	mov	r3, r2
 8005b24:	011b      	lsls	r3, r3, #4
 8005b26:	1a9b      	subs	r3, r3, r2
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	440b      	add	r3, r1
 8005b2c:	331b      	adds	r3, #27
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	f040 8107 	bne.w	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005b36:	78fa      	ldrb	r2, [r7, #3]
 8005b38:	6879      	ldr	r1, [r7, #4]
 8005b3a:	4613      	mov	r3, r2
 8005b3c:	011b      	lsls	r3, r3, #4
 8005b3e:	1a9b      	subs	r3, r3, r2
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	440b      	add	r3, r1
 8005b44:	334c      	adds	r3, #76	@ 0x4c
 8005b46:	2202      	movs	r2, #2
 8005b48:	701a      	strb	r2, [r3, #0]
 8005b4a:	e0fb      	b.n	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005b4c:	78fa      	ldrb	r2, [r7, #3]
 8005b4e:	6879      	ldr	r1, [r7, #4]
 8005b50:	4613      	mov	r3, r2
 8005b52:	011b      	lsls	r3, r3, #4
 8005b54:	1a9b      	subs	r3, r3, r2
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	440b      	add	r3, r1
 8005b5a:	334d      	adds	r3, #77	@ 0x4d
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	2b04      	cmp	r3, #4
 8005b60:	d13a      	bne.n	8005bd8 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005b62:	78fa      	ldrb	r2, [r7, #3]
 8005b64:	6879      	ldr	r1, [r7, #4]
 8005b66:	4613      	mov	r3, r2
 8005b68:	011b      	lsls	r3, r3, #4
 8005b6a:	1a9b      	subs	r3, r3, r2
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	440b      	add	r3, r1
 8005b70:	334d      	adds	r3, #77	@ 0x4d
 8005b72:	2202      	movs	r2, #2
 8005b74:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005b76:	78fa      	ldrb	r2, [r7, #3]
 8005b78:	6879      	ldr	r1, [r7, #4]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	011b      	lsls	r3, r3, #4
 8005b7e:	1a9b      	subs	r3, r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	440b      	add	r3, r1
 8005b84:	334c      	adds	r3, #76	@ 0x4c
 8005b86:	2202      	movs	r2, #2
 8005b88:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005b8a:	78fa      	ldrb	r2, [r7, #3]
 8005b8c:	6879      	ldr	r1, [r7, #4]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	011b      	lsls	r3, r3, #4
 8005b92:	1a9b      	subs	r3, r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	440b      	add	r3, r1
 8005b98:	331b      	adds	r3, #27
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	f040 80d1 	bne.w	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8005ba2:	78fa      	ldrb	r2, [r7, #3]
 8005ba4:	6879      	ldr	r1, [r7, #4]
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	011b      	lsls	r3, r3, #4
 8005baa:	1a9b      	subs	r3, r3, r2
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	440b      	add	r3, r1
 8005bb0:	331b      	adds	r3, #27
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005bb6:	78fb      	ldrb	r3, [r7, #3]
 8005bb8:	015a      	lsls	r2, r3, #5
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	78fa      	ldrb	r2, [r7, #3]
 8005bc6:	0151      	lsls	r1, r2, #5
 8005bc8:	693a      	ldr	r2, [r7, #16]
 8005bca:	440a      	add	r2, r1
 8005bcc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005bd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bd4:	6053      	str	r3, [r2, #4]
 8005bd6:	e0b5      	b.n	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005bd8:	78fa      	ldrb	r2, [r7, #3]
 8005bda:	6879      	ldr	r1, [r7, #4]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	011b      	lsls	r3, r3, #4
 8005be0:	1a9b      	subs	r3, r3, r2
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	440b      	add	r3, r1
 8005be6:	334d      	adds	r3, #77	@ 0x4d
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	2b05      	cmp	r3, #5
 8005bec:	d114      	bne.n	8005c18 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005bee:	78fa      	ldrb	r2, [r7, #3]
 8005bf0:	6879      	ldr	r1, [r7, #4]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	011b      	lsls	r3, r3, #4
 8005bf6:	1a9b      	subs	r3, r3, r2
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	440b      	add	r3, r1
 8005bfc:	334d      	adds	r3, #77	@ 0x4d
 8005bfe:	2202      	movs	r2, #2
 8005c00:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8005c02:	78fa      	ldrb	r2, [r7, #3]
 8005c04:	6879      	ldr	r1, [r7, #4]
 8005c06:	4613      	mov	r3, r2
 8005c08:	011b      	lsls	r3, r3, #4
 8005c0a:	1a9b      	subs	r3, r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	440b      	add	r3, r1
 8005c10:	334c      	adds	r3, #76	@ 0x4c
 8005c12:	2202      	movs	r2, #2
 8005c14:	701a      	strb	r2, [r3, #0]
 8005c16:	e095      	b.n	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005c18:	78fa      	ldrb	r2, [r7, #3]
 8005c1a:	6879      	ldr	r1, [r7, #4]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	011b      	lsls	r3, r3, #4
 8005c20:	1a9b      	subs	r3, r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	440b      	add	r3, r1
 8005c26:	334d      	adds	r3, #77	@ 0x4d
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	2b06      	cmp	r3, #6
 8005c2c:	d114      	bne.n	8005c58 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005c2e:	78fa      	ldrb	r2, [r7, #3]
 8005c30:	6879      	ldr	r1, [r7, #4]
 8005c32:	4613      	mov	r3, r2
 8005c34:	011b      	lsls	r3, r3, #4
 8005c36:	1a9b      	subs	r3, r3, r2
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	440b      	add	r3, r1
 8005c3c:	334d      	adds	r3, #77	@ 0x4d
 8005c3e:	2202      	movs	r2, #2
 8005c40:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005c42:	78fa      	ldrb	r2, [r7, #3]
 8005c44:	6879      	ldr	r1, [r7, #4]
 8005c46:	4613      	mov	r3, r2
 8005c48:	011b      	lsls	r3, r3, #4
 8005c4a:	1a9b      	subs	r3, r3, r2
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	440b      	add	r3, r1
 8005c50:	334c      	adds	r3, #76	@ 0x4c
 8005c52:	2205      	movs	r2, #5
 8005c54:	701a      	strb	r2, [r3, #0]
 8005c56:	e075      	b.n	8005d44 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005c58:	78fa      	ldrb	r2, [r7, #3]
 8005c5a:	6879      	ldr	r1, [r7, #4]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	011b      	lsls	r3, r3, #4
 8005c60:	1a9b      	subs	r3, r3, r2
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	440b      	add	r3, r1
 8005c66:	334d      	adds	r3, #77	@ 0x4d
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	2b07      	cmp	r3, #7
 8005c6c:	d00a      	beq.n	8005c84 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005c6e:	78fa      	ldrb	r2, [r7, #3]
 8005c70:	6879      	ldr	r1, [r7, #4]
 8005c72:	4613      	mov	r3, r2
 8005c74:	011b      	lsls	r3, r3, #4
 8005c76:	1a9b      	subs	r3, r3, r2
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	440b      	add	r3, r1
 8005c7c:	334d      	adds	r3, #77	@ 0x4d
 8005c7e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005c80:	2b09      	cmp	r3, #9
 8005c82:	d170      	bne.n	8005d66 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005c84:	78fa      	ldrb	r2, [r7, #3]
 8005c86:	6879      	ldr	r1, [r7, #4]
 8005c88:	4613      	mov	r3, r2
 8005c8a:	011b      	lsls	r3, r3, #4
 8005c8c:	1a9b      	subs	r3, r3, r2
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	440b      	add	r3, r1
 8005c92:	334d      	adds	r3, #77	@ 0x4d
 8005c94:	2202      	movs	r2, #2
 8005c96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005c98:	78fa      	ldrb	r2, [r7, #3]
 8005c9a:	6879      	ldr	r1, [r7, #4]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	011b      	lsls	r3, r3, #4
 8005ca0:	1a9b      	subs	r3, r3, r2
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	440b      	add	r3, r1
 8005ca6:	3344      	adds	r3, #68	@ 0x44
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	1c59      	adds	r1, r3, #1
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	4613      	mov	r3, r2
 8005cb0:	011b      	lsls	r3, r3, #4
 8005cb2:	1a9b      	subs	r3, r3, r2
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	4403      	add	r3, r0
 8005cb8:	3344      	adds	r3, #68	@ 0x44
 8005cba:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005cbc:	78fa      	ldrb	r2, [r7, #3]
 8005cbe:	6879      	ldr	r1, [r7, #4]
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	1a9b      	subs	r3, r3, r2
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	440b      	add	r3, r1
 8005cca:	3344      	adds	r3, #68	@ 0x44
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d914      	bls.n	8005cfc <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005cd2:	78fa      	ldrb	r2, [r7, #3]
 8005cd4:	6879      	ldr	r1, [r7, #4]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	011b      	lsls	r3, r3, #4
 8005cda:	1a9b      	subs	r3, r3, r2
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	440b      	add	r3, r1
 8005ce0:	3344      	adds	r3, #68	@ 0x44
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005ce6:	78fa      	ldrb	r2, [r7, #3]
 8005ce8:	6879      	ldr	r1, [r7, #4]
 8005cea:	4613      	mov	r3, r2
 8005cec:	011b      	lsls	r3, r3, #4
 8005cee:	1a9b      	subs	r3, r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	440b      	add	r3, r1
 8005cf4:	334c      	adds	r3, #76	@ 0x4c
 8005cf6:	2204      	movs	r2, #4
 8005cf8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005cfa:	e022      	b.n	8005d42 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005cfc:	78fa      	ldrb	r2, [r7, #3]
 8005cfe:	6879      	ldr	r1, [r7, #4]
 8005d00:	4613      	mov	r3, r2
 8005d02:	011b      	lsls	r3, r3, #4
 8005d04:	1a9b      	subs	r3, r3, r2
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	440b      	add	r3, r1
 8005d0a:	334c      	adds	r3, #76	@ 0x4c
 8005d0c:	2202      	movs	r2, #2
 8005d0e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005d10:	78fb      	ldrb	r3, [r7, #3]
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	4413      	add	r3, r2
 8005d18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005d26:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005d2e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005d30:	78fb      	ldrb	r3, [r7, #3]
 8005d32:	015a      	lsls	r2, r3, #5
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	4413      	add	r3, r2
 8005d38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005d42:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005d44:	78fa      	ldrb	r2, [r7, #3]
 8005d46:	6879      	ldr	r1, [r7, #4]
 8005d48:	4613      	mov	r3, r2
 8005d4a:	011b      	lsls	r3, r3, #4
 8005d4c:	1a9b      	subs	r3, r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	440b      	add	r3, r1
 8005d52:	334c      	adds	r3, #76	@ 0x4c
 8005d54:	781a      	ldrb	r2, [r3, #0]
 8005d56:	78fb      	ldrb	r3, [r7, #3]
 8005d58:	4619      	mov	r1, r3
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f00d ffe4 	bl	8013d28 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005d60:	e002      	b.n	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005d62:	bf00      	nop
 8005d64:	e000      	b.n	8005d68 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005d66:	bf00      	nop
  }
}
 8005d68:	3718      	adds	r7, #24
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}

08005d6e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005d6e:	b580      	push	{r7, lr}
 8005d70:	b08a      	sub	sp, #40	@ 0x28
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	f003 030f 	and.w	r3, r3, #15
 8005d8e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	0c5b      	lsrs	r3, r3, #17
 8005d94:	f003 030f 	and.w	r3, r3, #15
 8005d98:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	091b      	lsrs	r3, r3, #4
 8005d9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005da2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d004      	beq.n	8005db4 <HCD_RXQLVL_IRQHandler+0x46>
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	2b05      	cmp	r3, #5
 8005dae:	f000 80b6 	beq.w	8005f1e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005db2:	e0b7      	b.n	8005f24 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f000 80b3 	beq.w	8005f22 <HCD_RXQLVL_IRQHandler+0x1b4>
 8005dbc:	6879      	ldr	r1, [r7, #4]
 8005dbe:	69ba      	ldr	r2, [r7, #24]
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	011b      	lsls	r3, r3, #4
 8005dc4:	1a9b      	subs	r3, r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	440b      	add	r3, r1
 8005dca:	332c      	adds	r3, #44	@ 0x2c
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f000 80a7 	beq.w	8005f22 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005dd4:	6879      	ldr	r1, [r7, #4]
 8005dd6:	69ba      	ldr	r2, [r7, #24]
 8005dd8:	4613      	mov	r3, r2
 8005dda:	011b      	lsls	r3, r3, #4
 8005ddc:	1a9b      	subs	r3, r3, r2
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	440b      	add	r3, r1
 8005de2:	3338      	adds	r3, #56	@ 0x38
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	18d1      	adds	r1, r2, r3
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	69ba      	ldr	r2, [r7, #24]
 8005dee:	4613      	mov	r3, r2
 8005df0:	011b      	lsls	r3, r3, #4
 8005df2:	1a9b      	subs	r3, r3, r2
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	4403      	add	r3, r0
 8005df8:	3334      	adds	r3, #52	@ 0x34
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4299      	cmp	r1, r3
 8005dfe:	f200 8083 	bhi.w	8005f08 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6818      	ldr	r0, [r3, #0]
 8005e06:	6879      	ldr	r1, [r7, #4]
 8005e08:	69ba      	ldr	r2, [r7, #24]
 8005e0a:	4613      	mov	r3, r2
 8005e0c:	011b      	lsls	r3, r3, #4
 8005e0e:	1a9b      	subs	r3, r3, r2
 8005e10:	009b      	lsls	r3, r3, #2
 8005e12:	440b      	add	r3, r1
 8005e14:	332c      	adds	r3, #44	@ 0x2c
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	b292      	uxth	r2, r2
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	f003 fcb7 	bl	8009790 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005e22:	6879      	ldr	r1, [r7, #4]
 8005e24:	69ba      	ldr	r2, [r7, #24]
 8005e26:	4613      	mov	r3, r2
 8005e28:	011b      	lsls	r3, r3, #4
 8005e2a:	1a9b      	subs	r3, r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	440b      	add	r3, r1
 8005e30:	332c      	adds	r3, #44	@ 0x2c
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	18d1      	adds	r1, r2, r3
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	69ba      	ldr	r2, [r7, #24]
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	011b      	lsls	r3, r3, #4
 8005e40:	1a9b      	subs	r3, r3, r2
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	4403      	add	r3, r0
 8005e46:	332c      	adds	r3, #44	@ 0x2c
 8005e48:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005e4a:	6879      	ldr	r1, [r7, #4]
 8005e4c:	69ba      	ldr	r2, [r7, #24]
 8005e4e:	4613      	mov	r3, r2
 8005e50:	011b      	lsls	r3, r3, #4
 8005e52:	1a9b      	subs	r3, r3, r2
 8005e54:	009b      	lsls	r3, r3, #2
 8005e56:	440b      	add	r3, r1
 8005e58:	3338      	adds	r3, #56	@ 0x38
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	18d1      	adds	r1, r2, r3
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	4613      	mov	r3, r2
 8005e66:	011b      	lsls	r3, r3, #4
 8005e68:	1a9b      	subs	r3, r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4403      	add	r3, r0
 8005e6e:	3338      	adds	r3, #56	@ 0x38
 8005e70:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	015a      	lsls	r2, r3, #5
 8005e76:	6a3b      	ldr	r3, [r7, #32]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	0cdb      	lsrs	r3, r3, #19
 8005e82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e86:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005e88:	6879      	ldr	r1, [r7, #4]
 8005e8a:	69ba      	ldr	r2, [r7, #24]
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	011b      	lsls	r3, r3, #4
 8005e90:	1a9b      	subs	r3, r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	440b      	add	r3, r1
 8005e96:	3328      	adds	r3, #40	@ 0x28
 8005e98:	881b      	ldrh	r3, [r3, #0]
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d13f      	bne.n	8005f22 <HCD_RXQLVL_IRQHandler+0x1b4>
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d03c      	beq.n	8005f22 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	015a      	lsls	r2, r3, #5
 8005eac:	6a3b      	ldr	r3, [r7, #32]
 8005eae:	4413      	add	r3, r2
 8005eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005ebe:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005ec6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	015a      	lsls	r2, r3, #5
 8005ecc:	6a3b      	ldr	r3, [r7, #32]
 8005ece:	4413      	add	r3, r2
 8005ed0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005eda:	6879      	ldr	r1, [r7, #4]
 8005edc:	69ba      	ldr	r2, [r7, #24]
 8005ede:	4613      	mov	r3, r2
 8005ee0:	011b      	lsls	r3, r3, #4
 8005ee2:	1a9b      	subs	r3, r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	440b      	add	r3, r1
 8005ee8:	333c      	adds	r3, #60	@ 0x3c
 8005eea:	781b      	ldrb	r3, [r3, #0]
 8005eec:	f083 0301 	eor.w	r3, r3, #1
 8005ef0:	b2d8      	uxtb	r0, r3
 8005ef2:	6879      	ldr	r1, [r7, #4]
 8005ef4:	69ba      	ldr	r2, [r7, #24]
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	011b      	lsls	r3, r3, #4
 8005efa:	1a9b      	subs	r3, r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	440b      	add	r3, r1
 8005f00:	333c      	adds	r3, #60	@ 0x3c
 8005f02:	4602      	mov	r2, r0
 8005f04:	701a      	strb	r2, [r3, #0]
      break;
 8005f06:	e00c      	b.n	8005f22 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005f08:	6879      	ldr	r1, [r7, #4]
 8005f0a:	69ba      	ldr	r2, [r7, #24]
 8005f0c:	4613      	mov	r3, r2
 8005f0e:	011b      	lsls	r3, r3, #4
 8005f10:	1a9b      	subs	r3, r3, r2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	440b      	add	r3, r1
 8005f16:	334c      	adds	r3, #76	@ 0x4c
 8005f18:	2204      	movs	r2, #4
 8005f1a:	701a      	strb	r2, [r3, #0]
      break;
 8005f1c:	e001      	b.n	8005f22 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005f1e:	bf00      	nop
 8005f20:	e000      	b.n	8005f24 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005f22:	bf00      	nop
  }
}
 8005f24:	bf00      	nop
 8005f26:	3728      	adds	r7, #40	@ 0x28
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b086      	sub	sp, #24
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005f58:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f003 0302 	and.w	r3, r3, #2
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d10b      	bne.n	8005f7c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d102      	bne.n	8005f74 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f00d febe 	bl	8013cf0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f043 0302 	orr.w	r3, r3, #2
 8005f7a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f003 0308 	and.w	r3, r3, #8
 8005f82:	2b08      	cmp	r3, #8
 8005f84:	d132      	bne.n	8005fec <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	f043 0308 	orr.w	r3, r3, #8
 8005f8c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f003 0304 	and.w	r3, r3, #4
 8005f94:	2b04      	cmp	r3, #4
 8005f96:	d126      	bne.n	8005fe6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	7a5b      	ldrb	r3, [r3, #9]
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	d113      	bne.n	8005fc8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005fa6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005faa:	d106      	bne.n	8005fba <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2102      	movs	r1, #2
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f003 fd82 	bl	8009abc <USB_InitFSLSPClkSel>
 8005fb8:	e011      	b.n	8005fde <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2101      	movs	r1, #1
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f003 fd7b 	bl	8009abc <USB_InitFSLSPClkSel>
 8005fc6:	e00a      	b.n	8005fde <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	79db      	ldrb	r3, [r3, #7]
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d106      	bne.n	8005fde <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005fdc:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f00d feb4 	bl	8013d4c <HAL_HCD_PortEnabled_Callback>
 8005fe4:	e002      	b.n	8005fec <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f00d febe 	bl	8013d68 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f003 0320 	and.w	r3, r3, #32
 8005ff2:	2b20      	cmp	r3, #32
 8005ff4:	d103      	bne.n	8005ffe <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	f043 0320 	orr.w	r3, r3, #32
 8005ffc:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006004:	461a      	mov	r2, r3
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	6013      	str	r3, [r2, #0]
}
 800600a:	bf00      	nop
 800600c:	3718      	adds	r7, #24
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
	...

08006014 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d101      	bne.n	8006026 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e12b      	b.n	800627e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	d106      	bne.n	8006040 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f7fb fc04 	bl	8001848 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2224      	movs	r2, #36	@ 0x24
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f022 0201 	bic.w	r2, r2, #1
 8006056:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006066:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006076:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006078:	f001 fa20 	bl	80074bc <HAL_RCC_GetPCLK1Freq>
 800607c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	4a81      	ldr	r2, [pc, #516]	@ (8006288 <HAL_I2C_Init+0x274>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d807      	bhi.n	8006098 <HAL_I2C_Init+0x84>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	4a80      	ldr	r2, [pc, #512]	@ (800628c <HAL_I2C_Init+0x278>)
 800608c:	4293      	cmp	r3, r2
 800608e:	bf94      	ite	ls
 8006090:	2301      	movls	r3, #1
 8006092:	2300      	movhi	r3, #0
 8006094:	b2db      	uxtb	r3, r3
 8006096:	e006      	b.n	80060a6 <HAL_I2C_Init+0x92>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	4a7d      	ldr	r2, [pc, #500]	@ (8006290 <HAL_I2C_Init+0x27c>)
 800609c:	4293      	cmp	r3, r2
 800609e:	bf94      	ite	ls
 80060a0:	2301      	movls	r3, #1
 80060a2:	2300      	movhi	r3, #0
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d001      	beq.n	80060ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e0e7      	b.n	800627e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	4a78      	ldr	r2, [pc, #480]	@ (8006294 <HAL_I2C_Init+0x280>)
 80060b2:	fba2 2303 	umull	r2, r3, r2, r3
 80060b6:	0c9b      	lsrs	r3, r3, #18
 80060b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68ba      	ldr	r2, [r7, #8]
 80060ca:	430a      	orrs	r2, r1
 80060cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	6a1b      	ldr	r3, [r3, #32]
 80060d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	4a6a      	ldr	r2, [pc, #424]	@ (8006288 <HAL_I2C_Init+0x274>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d802      	bhi.n	80060e8 <HAL_I2C_Init+0xd4>
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	3301      	adds	r3, #1
 80060e6:	e009      	b.n	80060fc <HAL_I2C_Init+0xe8>
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80060ee:	fb02 f303 	mul.w	r3, r2, r3
 80060f2:	4a69      	ldr	r2, [pc, #420]	@ (8006298 <HAL_I2C_Init+0x284>)
 80060f4:	fba2 2303 	umull	r2, r3, r2, r3
 80060f8:	099b      	lsrs	r3, r3, #6
 80060fa:	3301      	adds	r3, #1
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	6812      	ldr	r2, [r2, #0]
 8006100:	430b      	orrs	r3, r1
 8006102:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	69db      	ldr	r3, [r3, #28]
 800610a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800610e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	495c      	ldr	r1, [pc, #368]	@ (8006288 <HAL_I2C_Init+0x274>)
 8006118:	428b      	cmp	r3, r1
 800611a:	d819      	bhi.n	8006150 <HAL_I2C_Init+0x13c>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	1e59      	subs	r1, r3, #1
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	fbb1 f3f3 	udiv	r3, r1, r3
 800612a:	1c59      	adds	r1, r3, #1
 800612c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006130:	400b      	ands	r3, r1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d00a      	beq.n	800614c <HAL_I2C_Init+0x138>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	1e59      	subs	r1, r3, #1
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	005b      	lsls	r3, r3, #1
 8006140:	fbb1 f3f3 	udiv	r3, r1, r3
 8006144:	3301      	adds	r3, #1
 8006146:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800614a:	e051      	b.n	80061f0 <HAL_I2C_Init+0x1dc>
 800614c:	2304      	movs	r3, #4
 800614e:	e04f      	b.n	80061f0 <HAL_I2C_Init+0x1dc>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d111      	bne.n	800617c <HAL_I2C_Init+0x168>
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	1e58      	subs	r0, r3, #1
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6859      	ldr	r1, [r3, #4]
 8006160:	460b      	mov	r3, r1
 8006162:	005b      	lsls	r3, r3, #1
 8006164:	440b      	add	r3, r1
 8006166:	fbb0 f3f3 	udiv	r3, r0, r3
 800616a:	3301      	adds	r3, #1
 800616c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006170:	2b00      	cmp	r3, #0
 8006172:	bf0c      	ite	eq
 8006174:	2301      	moveq	r3, #1
 8006176:	2300      	movne	r3, #0
 8006178:	b2db      	uxtb	r3, r3
 800617a:	e012      	b.n	80061a2 <HAL_I2C_Init+0x18e>
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	1e58      	subs	r0, r3, #1
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6859      	ldr	r1, [r3, #4]
 8006184:	460b      	mov	r3, r1
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	440b      	add	r3, r1
 800618a:	0099      	lsls	r1, r3, #2
 800618c:	440b      	add	r3, r1
 800618e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006192:	3301      	adds	r3, #1
 8006194:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006198:	2b00      	cmp	r3, #0
 800619a:	bf0c      	ite	eq
 800619c:	2301      	moveq	r3, #1
 800619e:	2300      	movne	r3, #0
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d001      	beq.n	80061aa <HAL_I2C_Init+0x196>
 80061a6:	2301      	movs	r3, #1
 80061a8:	e022      	b.n	80061f0 <HAL_I2C_Init+0x1dc>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d10e      	bne.n	80061d0 <HAL_I2C_Init+0x1bc>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	1e58      	subs	r0, r3, #1
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6859      	ldr	r1, [r3, #4]
 80061ba:	460b      	mov	r3, r1
 80061bc:	005b      	lsls	r3, r3, #1
 80061be:	440b      	add	r3, r1
 80061c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80061c4:	3301      	adds	r3, #1
 80061c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061ce:	e00f      	b.n	80061f0 <HAL_I2C_Init+0x1dc>
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	1e58      	subs	r0, r3, #1
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6859      	ldr	r1, [r3, #4]
 80061d8:	460b      	mov	r3, r1
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	440b      	add	r3, r1
 80061de:	0099      	lsls	r1, r3, #2
 80061e0:	440b      	add	r3, r1
 80061e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80061e6:	3301      	adds	r3, #1
 80061e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80061f0:	6879      	ldr	r1, [r7, #4]
 80061f2:	6809      	ldr	r1, [r1, #0]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	69da      	ldr	r2, [r3, #28]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a1b      	ldr	r3, [r3, #32]
 800620a:	431a      	orrs	r2, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	430a      	orrs	r2, r1
 8006212:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800621e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	6911      	ldr	r1, [r2, #16]
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	68d2      	ldr	r2, [r2, #12]
 800622a:	4311      	orrs	r1, r2
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	6812      	ldr	r2, [r2, #0]
 8006230:	430b      	orrs	r3, r1
 8006232:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	695a      	ldr	r2, [r3, #20]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	431a      	orrs	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	430a      	orrs	r2, r1
 800624e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f042 0201 	orr.w	r2, r2, #1
 800625e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2220      	movs	r2, #32
 800626a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	000186a0 	.word	0x000186a0
 800628c:	001e847f 	.word	0x001e847f
 8006290:	003d08ff 	.word	0x003d08ff
 8006294:	431bde83 	.word	0x431bde83
 8006298:	10624dd3 	.word	0x10624dd3

0800629c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b088      	sub	sp, #32
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e128      	b.n	8006500 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d109      	bne.n	80062ce <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a90      	ldr	r2, [pc, #576]	@ (8006508 <HAL_I2S_Init+0x26c>)
 80062c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f7fb fb35 	bl	8001938 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2202      	movs	r2, #2
 80062d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	69db      	ldr	r3, [r3, #28]
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	6812      	ldr	r2, [r2, #0]
 80062e0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80062e4:	f023 030f 	bic.w	r3, r3, #15
 80062e8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2202      	movs	r2, #2
 80062f0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d060      	beq.n	80063bc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d102      	bne.n	8006308 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006302:	2310      	movs	r3, #16
 8006304:	617b      	str	r3, [r7, #20]
 8006306:	e001      	b.n	800630c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006308:	2320      	movs	r3, #32
 800630a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	2b20      	cmp	r3, #32
 8006312:	d802      	bhi.n	800631a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	005b      	lsls	r3, r3, #1
 8006318:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800631a:	2001      	movs	r0, #1
 800631c:	f001 fa0a 	bl	8007734 <HAL_RCCEx_GetPeriphCLKFreq>
 8006320:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800632a:	d125      	bne.n	8006378 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d010      	beq.n	8006356 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	fbb2 f2f3 	udiv	r2, r2, r3
 800633e:	4613      	mov	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	4413      	add	r3, r2
 8006344:	005b      	lsls	r3, r3, #1
 8006346:	461a      	mov	r2, r3
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	695b      	ldr	r3, [r3, #20]
 800634c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006350:	3305      	adds	r3, #5
 8006352:	613b      	str	r3, [r7, #16]
 8006354:	e01f      	b.n	8006396 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	00db      	lsls	r3, r3, #3
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006360:	4613      	mov	r3, r2
 8006362:	009b      	lsls	r3, r3, #2
 8006364:	4413      	add	r3, r2
 8006366:	005b      	lsls	r3, r3, #1
 8006368:	461a      	mov	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006372:	3305      	adds	r3, #5
 8006374:	613b      	str	r3, [r7, #16]
 8006376:	e00e      	b.n	8006396 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006380:	4613      	mov	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	4413      	add	r3, r2
 8006386:	005b      	lsls	r3, r3, #1
 8006388:	461a      	mov	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	695b      	ldr	r3, [r3, #20]
 800638e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006392:	3305      	adds	r3, #5
 8006394:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	4a5c      	ldr	r2, [pc, #368]	@ (800650c <HAL_I2S_Init+0x270>)
 800639a:	fba2 2303 	umull	r2, r3, r2, r3
 800639e:	08db      	lsrs	r3, r3, #3
 80063a0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	f003 0301 	and.w	r3, r3, #1
 80063a8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80063aa:	693a      	ldr	r2, [r7, #16]
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	085b      	lsrs	r3, r3, #1
 80063b2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	021b      	lsls	r3, r3, #8
 80063b8:	61bb      	str	r3, [r7, #24]
 80063ba:	e003      	b.n	80063c4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80063bc:	2302      	movs	r3, #2
 80063be:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80063c0:	2300      	movs	r3, #0
 80063c2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d902      	bls.n	80063d0 <HAL_I2S_Init+0x134>
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	2bff      	cmp	r3, #255	@ 0xff
 80063ce:	d907      	bls.n	80063e0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d4:	f043 0210 	orr.w	r2, r3, #16
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e08f      	b.n	8006500 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	691a      	ldr	r2, [r3, #16]
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	ea42 0103 	orr.w	r1, r2, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	69fa      	ldr	r2, [r7, #28]
 80063f0:	430a      	orrs	r2, r1
 80063f2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	69db      	ldr	r3, [r3, #28]
 80063fa:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80063fe:	f023 030f 	bic.w	r3, r3, #15
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	6851      	ldr	r1, [r2, #4]
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	6892      	ldr	r2, [r2, #8]
 800640a:	4311      	orrs	r1, r2
 800640c:	687a      	ldr	r2, [r7, #4]
 800640e:	68d2      	ldr	r2, [r2, #12]
 8006410:	4311      	orrs	r1, r2
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	6992      	ldr	r2, [r2, #24]
 8006416:	430a      	orrs	r2, r1
 8006418:	431a      	orrs	r2, r3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006422:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6a1b      	ldr	r3, [r3, #32]
 8006428:	2b01      	cmp	r3, #1
 800642a:	d161      	bne.n	80064f0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a38      	ldr	r2, [pc, #224]	@ (8006510 <HAL_I2S_Init+0x274>)
 8006430:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a37      	ldr	r2, [pc, #220]	@ (8006514 <HAL_I2S_Init+0x278>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d101      	bne.n	8006440 <HAL_I2S_Init+0x1a4>
 800643c:	4b36      	ldr	r3, [pc, #216]	@ (8006518 <HAL_I2S_Init+0x27c>)
 800643e:	e001      	b.n	8006444 <HAL_I2S_Init+0x1a8>
 8006440:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006444:	69db      	ldr	r3, [r3, #28]
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	6812      	ldr	r2, [r2, #0]
 800644a:	4932      	ldr	r1, [pc, #200]	@ (8006514 <HAL_I2S_Init+0x278>)
 800644c:	428a      	cmp	r2, r1
 800644e:	d101      	bne.n	8006454 <HAL_I2S_Init+0x1b8>
 8006450:	4a31      	ldr	r2, [pc, #196]	@ (8006518 <HAL_I2S_Init+0x27c>)
 8006452:	e001      	b.n	8006458 <HAL_I2S_Init+0x1bc>
 8006454:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8006458:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800645c:	f023 030f 	bic.w	r3, r3, #15
 8006460:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a2b      	ldr	r2, [pc, #172]	@ (8006514 <HAL_I2S_Init+0x278>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d101      	bne.n	8006470 <HAL_I2S_Init+0x1d4>
 800646c:	4b2a      	ldr	r3, [pc, #168]	@ (8006518 <HAL_I2S_Init+0x27c>)
 800646e:	e001      	b.n	8006474 <HAL_I2S_Init+0x1d8>
 8006470:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006474:	2202      	movs	r2, #2
 8006476:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a25      	ldr	r2, [pc, #148]	@ (8006514 <HAL_I2S_Init+0x278>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d101      	bne.n	8006486 <HAL_I2S_Init+0x1ea>
 8006482:	4b25      	ldr	r3, [pc, #148]	@ (8006518 <HAL_I2S_Init+0x27c>)
 8006484:	e001      	b.n	800648a <HAL_I2S_Init+0x1ee>
 8006486:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800648a:	69db      	ldr	r3, [r3, #28]
 800648c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006496:	d003      	beq.n	80064a0 <HAL_I2S_Init+0x204>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d103      	bne.n	80064a8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80064a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80064a4:	613b      	str	r3, [r7, #16]
 80064a6:	e001      	b.n	80064ac <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80064a8:	2300      	movs	r3, #0
 80064aa:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80064b6:	4313      	orrs	r3, r2
 80064b8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80064c0:	4313      	orrs	r3, r2
 80064c2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80064ca:	4313      	orrs	r3, r2
 80064cc:	b29a      	uxth	r2, r3
 80064ce:	897b      	ldrh	r3, [r7, #10]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80064d8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a0d      	ldr	r2, [pc, #52]	@ (8006514 <HAL_I2S_Init+0x278>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d101      	bne.n	80064e8 <HAL_I2S_Init+0x24c>
 80064e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006518 <HAL_I2S_Init+0x27c>)
 80064e6:	e001      	b.n	80064ec <HAL_I2S_Init+0x250>
 80064e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064ec:	897a      	ldrh	r2, [r7, #10]
 80064ee:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80064fe:	2300      	movs	r3, #0
}
 8006500:	4618      	mov	r0, r3
 8006502:	3720      	adds	r7, #32
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	08006613 	.word	0x08006613
 800650c:	cccccccd 	.word	0xcccccccd
 8006510:	08006729 	.word	0x08006729
 8006514:	40003800 	.word	0x40003800
 8006518:	40003400 	.word	0x40003400

0800651c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006538:	bf00      	nop
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800654c:	bf00      	nop
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006564:	881a      	ldrh	r2, [r3, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006570:	1c9a      	adds	r2, r3, #2
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800657a:	b29b      	uxth	r3, r3
 800657c:	3b01      	subs	r3, #1
 800657e:	b29a      	uxth	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006588:	b29b      	uxth	r3, r3
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10e      	bne.n	80065ac <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800659c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2201      	movs	r2, #1
 80065a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f7ff ffb8 	bl	800651c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80065ac:	bf00      	nop
 80065ae:	3708      	adds	r7, #8
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68da      	ldr	r2, [r3, #12]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c6:	b292      	uxth	r2, r2
 80065c8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ce:	1c9a      	adds	r2, r3, #2
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80065d8:	b29b      	uxth	r3, r3
 80065da:	3b01      	subs	r3, #1
 80065dc:	b29a      	uxth	r2, r3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d10e      	bne.n	800660a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	685a      	ldr	r2, [r3, #4]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80065fa:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f7ff ff93 	bl	8006530 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800660a:	bf00      	nop
 800660c:	3708      	adds	r7, #8
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b086      	sub	sp, #24
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006628:	b2db      	uxtb	r3, r3
 800662a:	2b04      	cmp	r3, #4
 800662c:	d13a      	bne.n	80066a4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	f003 0301 	and.w	r3, r3, #1
 8006634:	2b01      	cmp	r3, #1
 8006636:	d109      	bne.n	800664c <I2S_IRQHandler+0x3a>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006642:	2b40      	cmp	r3, #64	@ 0x40
 8006644:	d102      	bne.n	800664c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f7ff ffb4 	bl	80065b4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006652:	2b40      	cmp	r3, #64	@ 0x40
 8006654:	d126      	bne.n	80066a4 <I2S_IRQHandler+0x92>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f003 0320 	and.w	r3, r3, #32
 8006660:	2b20      	cmp	r3, #32
 8006662:	d11f      	bne.n	80066a4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	685a      	ldr	r2, [r3, #4]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006672:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006674:	2300      	movs	r3, #0
 8006676:	613b      	str	r3, [r7, #16]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	613b      	str	r3, [r7, #16]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	613b      	str	r3, [r7, #16]
 8006688:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006696:	f043 0202 	orr.w	r2, r3, #2
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7ff ff50 	bl	8006544 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	2b03      	cmp	r3, #3
 80066ae:	d136      	bne.n	800671e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	f003 0302 	and.w	r3, r3, #2
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	d109      	bne.n	80066ce <I2S_IRQHandler+0xbc>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066c4:	2b80      	cmp	r3, #128	@ 0x80
 80066c6:	d102      	bne.n	80066ce <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f7ff ff45 	bl	8006558 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	f003 0308 	and.w	r3, r3, #8
 80066d4:	2b08      	cmp	r3, #8
 80066d6:	d122      	bne.n	800671e <I2S_IRQHandler+0x10c>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	f003 0320 	and.w	r3, r3, #32
 80066e2:	2b20      	cmp	r3, #32
 80066e4:	d11b      	bne.n	800671e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	685a      	ldr	r2, [r3, #4]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80066f4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80066f6:	2300      	movs	r3, #0
 80066f8:	60fb      	str	r3, [r7, #12]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	60fb      	str	r3, [r7, #12]
 8006702:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006710:	f043 0204 	orr.w	r2, r3, #4
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f7ff ff13 	bl	8006544 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800671e:	bf00      	nop
 8006720:	3718      	adds	r7, #24
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
	...

08006728 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b088      	sub	sp, #32
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a92      	ldr	r2, [pc, #584]	@ (8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d101      	bne.n	8006746 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006742:	4b92      	ldr	r3, [pc, #584]	@ (800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006744:	e001      	b.n	800674a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006746:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a8b      	ldr	r2, [pc, #556]	@ (8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d101      	bne.n	8006764 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006760:	4b8a      	ldr	r3, [pc, #552]	@ (800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006762:	e001      	b.n	8006768 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006764:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006774:	d004      	beq.n	8006780 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	f040 8099 	bne.w	80068b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	f003 0302 	and.w	r3, r3, #2
 8006786:	2b02      	cmp	r3, #2
 8006788:	d107      	bne.n	800679a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006790:	2b00      	cmp	r3, #0
 8006792:	d002      	beq.n	800679a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f000 f925 	bl	80069e4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	f003 0301 	and.w	r3, r3, #1
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d107      	bne.n	80067b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d002      	beq.n	80067b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 f9c8 	bl	8006b44 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80067b4:	69bb      	ldr	r3, [r7, #24]
 80067b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067ba:	2b40      	cmp	r3, #64	@ 0x40
 80067bc:	d13a      	bne.n	8006834 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	f003 0320 	and.w	r3, r3, #32
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d035      	beq.n	8006834 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a6e      	ldr	r2, [pc, #440]	@ (8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d101      	bne.n	80067d6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80067d2:	4b6e      	ldr	r3, [pc, #440]	@ (800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80067d4:	e001      	b.n	80067da <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80067d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80067da:	685a      	ldr	r2, [r3, #4]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4969      	ldr	r1, [pc, #420]	@ (8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80067e2:	428b      	cmp	r3, r1
 80067e4:	d101      	bne.n	80067ea <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80067e6:	4b69      	ldr	r3, [pc, #420]	@ (800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80067e8:	e001      	b.n	80067ee <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80067ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80067ee:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80067f2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	685a      	ldr	r2, [r3, #4]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006802:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006804:	2300      	movs	r3, #0
 8006806:	60fb      	str	r3, [r7, #12]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	60fb      	str	r3, [r7, #12]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	60fb      	str	r3, [r7, #12]
 8006818:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2201      	movs	r2, #1
 800681e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006826:	f043 0202 	orr.w	r2, r3, #2
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f7ff fe88 	bl	8006544 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	f003 0308 	and.w	r3, r3, #8
 800683a:	2b08      	cmp	r3, #8
 800683c:	f040 80c3 	bne.w	80069c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f003 0320 	and.w	r3, r3, #32
 8006846:	2b00      	cmp	r3, #0
 8006848:	f000 80bd 	beq.w	80069c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	685a      	ldr	r2, [r3, #4]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800685a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a49      	ldr	r2, [pc, #292]	@ (8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d101      	bne.n	800686a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006866:	4b49      	ldr	r3, [pc, #292]	@ (800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006868:	e001      	b.n	800686e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800686a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800686e:	685a      	ldr	r2, [r3, #4]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4944      	ldr	r1, [pc, #272]	@ (8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006876:	428b      	cmp	r3, r1
 8006878:	d101      	bne.n	800687e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800687a:	4b44      	ldr	r3, [pc, #272]	@ (800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800687c:	e001      	b.n	8006882 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800687e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006882:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006886:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006888:	2300      	movs	r3, #0
 800688a:	60bb      	str	r3, [r7, #8]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	60bb      	str	r3, [r7, #8]
 8006894:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068a2:	f043 0204 	orr.w	r2, r3, #4
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f7ff fe4a 	bl	8006544 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80068b0:	e089      	b.n	80069c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	f003 0302 	and.w	r3, r3, #2
 80068b8:	2b02      	cmp	r3, #2
 80068ba:	d107      	bne.n	80068cc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d002      	beq.n	80068cc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 f8be 	bl	8006a48 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	f003 0301 	and.w	r3, r3, #1
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d107      	bne.n	80068e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d002      	beq.n	80068e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 f8fd 	bl	8006ae0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068ec:	2b40      	cmp	r3, #64	@ 0x40
 80068ee:	d12f      	bne.n	8006950 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f003 0320 	and.w	r3, r3, #32
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d02a      	beq.n	8006950 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	685a      	ldr	r2, [r3, #4]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006908:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a1e      	ldr	r2, [pc, #120]	@ (8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d101      	bne.n	8006918 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006914:	4b1d      	ldr	r3, [pc, #116]	@ (800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006916:	e001      	b.n	800691c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006918:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800691c:	685a      	ldr	r2, [r3, #4]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4919      	ldr	r1, [pc, #100]	@ (8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006924:	428b      	cmp	r3, r1
 8006926:	d101      	bne.n	800692c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006928:	4b18      	ldr	r3, [pc, #96]	@ (800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800692a:	e001      	b.n	8006930 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800692c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006930:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006934:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2201      	movs	r2, #1
 800693a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006942:	f043 0202 	orr.w	r2, r3, #2
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f7ff fdfa 	bl	8006544 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	f003 0308 	and.w	r3, r3, #8
 8006956:	2b08      	cmp	r3, #8
 8006958:	d136      	bne.n	80069c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	f003 0320 	and.w	r3, r3, #32
 8006960:	2b00      	cmp	r3, #0
 8006962:	d031      	beq.n	80069c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a07      	ldr	r2, [pc, #28]	@ (8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d101      	bne.n	8006972 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800696e:	4b07      	ldr	r3, [pc, #28]	@ (800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006970:	e001      	b.n	8006976 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006972:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006976:	685a      	ldr	r2, [r3, #4]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4902      	ldr	r1, [pc, #8]	@ (8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800697e:	428b      	cmp	r3, r1
 8006980:	d106      	bne.n	8006990 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006982:	4b02      	ldr	r3, [pc, #8]	@ (800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006984:	e006      	b.n	8006994 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006986:	bf00      	nop
 8006988:	40003800 	.word	0x40003800
 800698c:	40003400 	.word	0x40003400
 8006990:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006994:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006998:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	685a      	ldr	r2, [r3, #4]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80069a8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2201      	movs	r2, #1
 80069ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069b6:	f043 0204 	orr.w	r2, r3, #4
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f7ff fdc0 	bl	8006544 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80069c4:	e000      	b.n	80069c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80069c6:	bf00      	nop
}
 80069c8:	bf00      	nop
 80069ca:	3720      	adds	r7, #32
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80069d8:	bf00      	nop
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b082      	sub	sp, #8
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f0:	1c99      	adds	r1, r3, #2
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	6251      	str	r1, [r2, #36]	@ 0x24
 80069f6:	881a      	ldrh	r2, [r3, #0]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	3b01      	subs	r3, #1
 8006a06:	b29a      	uxth	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d113      	bne.n	8006a3e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	685a      	ldr	r2, [r3, #4]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006a24:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d106      	bne.n	8006a3e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f7ff ffc9 	bl	80069d0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006a3e:	bf00      	nop
 8006a40:	3708      	adds	r7, #8
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
	...

08006a48 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a54:	1c99      	adds	r1, r3, #2
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	6251      	str	r1, [r2, #36]	@ 0x24
 8006a5a:	8819      	ldrh	r1, [r3, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a1d      	ldr	r2, [pc, #116]	@ (8006ad8 <I2SEx_TxISR_I2SExt+0x90>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d101      	bne.n	8006a6a <I2SEx_TxISR_I2SExt+0x22>
 8006a66:	4b1d      	ldr	r3, [pc, #116]	@ (8006adc <I2SEx_TxISR_I2SExt+0x94>)
 8006a68:	e001      	b.n	8006a6e <I2SEx_TxISR_I2SExt+0x26>
 8006a6a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a6e:	460a      	mov	r2, r1
 8006a70:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	3b01      	subs	r3, #1
 8006a7a:	b29a      	uxth	r2, r3
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d121      	bne.n	8006ace <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a12      	ldr	r2, [pc, #72]	@ (8006ad8 <I2SEx_TxISR_I2SExt+0x90>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d101      	bne.n	8006a98 <I2SEx_TxISR_I2SExt+0x50>
 8006a94:	4b11      	ldr	r3, [pc, #68]	@ (8006adc <I2SEx_TxISR_I2SExt+0x94>)
 8006a96:	e001      	b.n	8006a9c <I2SEx_TxISR_I2SExt+0x54>
 8006a98:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	490d      	ldr	r1, [pc, #52]	@ (8006ad8 <I2SEx_TxISR_I2SExt+0x90>)
 8006aa4:	428b      	cmp	r3, r1
 8006aa6:	d101      	bne.n	8006aac <I2SEx_TxISR_I2SExt+0x64>
 8006aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8006adc <I2SEx_TxISR_I2SExt+0x94>)
 8006aaa:	e001      	b.n	8006ab0 <I2SEx_TxISR_I2SExt+0x68>
 8006aac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006ab0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006ab4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d106      	bne.n	8006ace <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f7ff ff81 	bl	80069d0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006ace:	bf00      	nop
 8006ad0:	3708      	adds	r7, #8
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	40003800 	.word	0x40003800
 8006adc:	40003400 	.word	0x40003400

08006ae0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b082      	sub	sp, #8
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68d8      	ldr	r0, [r3, #12]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af2:	1c99      	adds	r1, r3, #2
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006af8:	b282      	uxth	r2, r0
 8006afa:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	3b01      	subs	r3, #1
 8006b04:	b29a      	uxth	r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d113      	bne.n	8006b3c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	685a      	ldr	r2, [r3, #4]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006b22:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d106      	bne.n	8006b3c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f7ff ff4a 	bl	80069d0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006b3c:	bf00      	nop
 8006b3e:	3708      	adds	r7, #8
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b082      	sub	sp, #8
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a20      	ldr	r2, [pc, #128]	@ (8006bd4 <I2SEx_RxISR_I2SExt+0x90>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d101      	bne.n	8006b5a <I2SEx_RxISR_I2SExt+0x16>
 8006b56:	4b20      	ldr	r3, [pc, #128]	@ (8006bd8 <I2SEx_RxISR_I2SExt+0x94>)
 8006b58:	e001      	b.n	8006b5e <I2SEx_RxISR_I2SExt+0x1a>
 8006b5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006b5e:	68d8      	ldr	r0, [r3, #12]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b64:	1c99      	adds	r1, r3, #2
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006b6a:	b282      	uxth	r2, r0
 8006b6c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	3b01      	subs	r3, #1
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d121      	bne.n	8006bca <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a12      	ldr	r2, [pc, #72]	@ (8006bd4 <I2SEx_RxISR_I2SExt+0x90>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d101      	bne.n	8006b94 <I2SEx_RxISR_I2SExt+0x50>
 8006b90:	4b11      	ldr	r3, [pc, #68]	@ (8006bd8 <I2SEx_RxISR_I2SExt+0x94>)
 8006b92:	e001      	b.n	8006b98 <I2SEx_RxISR_I2SExt+0x54>
 8006b94:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006b98:	685a      	ldr	r2, [r3, #4]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	490d      	ldr	r1, [pc, #52]	@ (8006bd4 <I2SEx_RxISR_I2SExt+0x90>)
 8006ba0:	428b      	cmp	r3, r1
 8006ba2:	d101      	bne.n	8006ba8 <I2SEx_RxISR_I2SExt+0x64>
 8006ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8006bd8 <I2SEx_RxISR_I2SExt+0x94>)
 8006ba6:	e001      	b.n	8006bac <I2SEx_RxISR_I2SExt+0x68>
 8006ba8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006bac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006bb0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d106      	bne.n	8006bca <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f7ff ff03 	bl	80069d0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006bca:	bf00      	nop
 8006bcc:	3708      	adds	r7, #8
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	40003800 	.word	0x40003800
 8006bd8:	40003400 	.word	0x40003400

08006bdc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b086      	sub	sp, #24
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d101      	bne.n	8006bee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	e267      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d075      	beq.n	8006ce6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006bfa:	4b88      	ldr	r3, [pc, #544]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	f003 030c 	and.w	r3, r3, #12
 8006c02:	2b04      	cmp	r3, #4
 8006c04:	d00c      	beq.n	8006c20 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c06:	4b85      	ldr	r3, [pc, #532]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006c0e:	2b08      	cmp	r3, #8
 8006c10:	d112      	bne.n	8006c38 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c12:	4b82      	ldr	r3, [pc, #520]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c1e:	d10b      	bne.n	8006c38 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c20:	4b7e      	ldr	r3, [pc, #504]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d05b      	beq.n	8006ce4 <HAL_RCC_OscConfig+0x108>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d157      	bne.n	8006ce4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e242      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c40:	d106      	bne.n	8006c50 <HAL_RCC_OscConfig+0x74>
 8006c42:	4b76      	ldr	r3, [pc, #472]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a75      	ldr	r2, [pc, #468]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c4c:	6013      	str	r3, [r2, #0]
 8006c4e:	e01d      	b.n	8006c8c <HAL_RCC_OscConfig+0xb0>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c58:	d10c      	bne.n	8006c74 <HAL_RCC_OscConfig+0x98>
 8006c5a:	4b70      	ldr	r3, [pc, #448]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a6f      	ldr	r2, [pc, #444]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c64:	6013      	str	r3, [r2, #0]
 8006c66:	4b6d      	ldr	r3, [pc, #436]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a6c      	ldr	r2, [pc, #432]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c70:	6013      	str	r3, [r2, #0]
 8006c72:	e00b      	b.n	8006c8c <HAL_RCC_OscConfig+0xb0>
 8006c74:	4b69      	ldr	r3, [pc, #420]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a68      	ldr	r2, [pc, #416]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c7e:	6013      	str	r3, [r2, #0]
 8006c80:	4b66      	ldr	r3, [pc, #408]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a65      	ldr	r2, [pc, #404]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006c86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d013      	beq.n	8006cbc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c94:	f7fb fd90 	bl	80027b8 <HAL_GetTick>
 8006c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c9a:	e008      	b.n	8006cae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c9c:	f7fb fd8c 	bl	80027b8 <HAL_GetTick>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	1ad3      	subs	r3, r2, r3
 8006ca6:	2b64      	cmp	r3, #100	@ 0x64
 8006ca8:	d901      	bls.n	8006cae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006caa:	2303      	movs	r3, #3
 8006cac:	e207      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cae:	4b5b      	ldr	r3, [pc, #364]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d0f0      	beq.n	8006c9c <HAL_RCC_OscConfig+0xc0>
 8006cba:	e014      	b.n	8006ce6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cbc:	f7fb fd7c 	bl	80027b8 <HAL_GetTick>
 8006cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cc2:	e008      	b.n	8006cd6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cc4:	f7fb fd78 	bl	80027b8 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	2b64      	cmp	r3, #100	@ 0x64
 8006cd0:	d901      	bls.n	8006cd6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	e1f3      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cd6:	4b51      	ldr	r3, [pc, #324]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1f0      	bne.n	8006cc4 <HAL_RCC_OscConfig+0xe8>
 8006ce2:	e000      	b.n	8006ce6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ce4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f003 0302 	and.w	r3, r3, #2
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d063      	beq.n	8006dba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f003 030c 	and.w	r3, r3, #12
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00b      	beq.n	8006d16 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006cfe:	4b47      	ldr	r3, [pc, #284]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006d06:	2b08      	cmp	r3, #8
 8006d08:	d11c      	bne.n	8006d44 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d0a:	4b44      	ldr	r3, [pc, #272]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d116      	bne.n	8006d44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d16:	4b41      	ldr	r3, [pc, #260]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 0302 	and.w	r3, r3, #2
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d005      	beq.n	8006d2e <HAL_RCC_OscConfig+0x152>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d001      	beq.n	8006d2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e1c7      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d2e:	4b3b      	ldr	r3, [pc, #236]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	691b      	ldr	r3, [r3, #16]
 8006d3a:	00db      	lsls	r3, r3, #3
 8006d3c:	4937      	ldr	r1, [pc, #220]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d42:	e03a      	b.n	8006dba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d020      	beq.n	8006d8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d4c:	4b34      	ldr	r3, [pc, #208]	@ (8006e20 <HAL_RCC_OscConfig+0x244>)
 8006d4e:	2201      	movs	r2, #1
 8006d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d52:	f7fb fd31 	bl	80027b8 <HAL_GetTick>
 8006d56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d58:	e008      	b.n	8006d6c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d5a:	f7fb fd2d 	bl	80027b8 <HAL_GetTick>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	1ad3      	subs	r3, r2, r3
 8006d64:	2b02      	cmp	r3, #2
 8006d66:	d901      	bls.n	8006d6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006d68:	2303      	movs	r3, #3
 8006d6a:	e1a8      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d6c:	4b2b      	ldr	r3, [pc, #172]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 0302 	and.w	r3, r3, #2
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d0f0      	beq.n	8006d5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d78:	4b28      	ldr	r3, [pc, #160]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	00db      	lsls	r3, r3, #3
 8006d86:	4925      	ldr	r1, [pc, #148]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	600b      	str	r3, [r1, #0]
 8006d8c:	e015      	b.n	8006dba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d8e:	4b24      	ldr	r3, [pc, #144]	@ (8006e20 <HAL_RCC_OscConfig+0x244>)
 8006d90:	2200      	movs	r2, #0
 8006d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d94:	f7fb fd10 	bl	80027b8 <HAL_GetTick>
 8006d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d9a:	e008      	b.n	8006dae <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d9c:	f7fb fd0c 	bl	80027b8 <HAL_GetTick>
 8006da0:	4602      	mov	r2, r0
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	1ad3      	subs	r3, r2, r3
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	d901      	bls.n	8006dae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006daa:	2303      	movs	r3, #3
 8006dac:	e187      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006dae:	4b1b      	ldr	r3, [pc, #108]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0302 	and.w	r3, r3, #2
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d1f0      	bne.n	8006d9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f003 0308 	and.w	r3, r3, #8
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d036      	beq.n	8006e34 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	695b      	ldr	r3, [r3, #20]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d016      	beq.n	8006dfc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006dce:	4b15      	ldr	r3, [pc, #84]	@ (8006e24 <HAL_RCC_OscConfig+0x248>)
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dd4:	f7fb fcf0 	bl	80027b8 <HAL_GetTick>
 8006dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006dda:	e008      	b.n	8006dee <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ddc:	f7fb fcec 	bl	80027b8 <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d901      	bls.n	8006dee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e167      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006dee:	4b0b      	ldr	r3, [pc, #44]	@ (8006e1c <HAL_RCC_OscConfig+0x240>)
 8006df0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006df2:	f003 0302 	and.w	r3, r3, #2
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d0f0      	beq.n	8006ddc <HAL_RCC_OscConfig+0x200>
 8006dfa:	e01b      	b.n	8006e34 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006dfc:	4b09      	ldr	r3, [pc, #36]	@ (8006e24 <HAL_RCC_OscConfig+0x248>)
 8006dfe:	2200      	movs	r2, #0
 8006e00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e02:	f7fb fcd9 	bl	80027b8 <HAL_GetTick>
 8006e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e08:	e00e      	b.n	8006e28 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e0a:	f7fb fcd5 	bl	80027b8 <HAL_GetTick>
 8006e0e:	4602      	mov	r2, r0
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	1ad3      	subs	r3, r2, r3
 8006e14:	2b02      	cmp	r3, #2
 8006e16:	d907      	bls.n	8006e28 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e18:	2303      	movs	r3, #3
 8006e1a:	e150      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
 8006e1c:	40023800 	.word	0x40023800
 8006e20:	42470000 	.word	0x42470000
 8006e24:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e28:	4b88      	ldr	r3, [pc, #544]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006e2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e2c:	f003 0302 	and.w	r3, r3, #2
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1ea      	bne.n	8006e0a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 0304 	and.w	r3, r3, #4
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	f000 8097 	beq.w	8006f70 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e42:	2300      	movs	r3, #0
 8006e44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e46:	4b81      	ldr	r3, [pc, #516]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d10f      	bne.n	8006e72 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e52:	2300      	movs	r3, #0
 8006e54:	60bb      	str	r3, [r7, #8]
 8006e56:	4b7d      	ldr	r3, [pc, #500]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5a:	4a7c      	ldr	r2, [pc, #496]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e62:	4b7a      	ldr	r3, [pc, #488]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e6a:	60bb      	str	r3, [r7, #8]
 8006e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e72:	4b77      	ldr	r3, [pc, #476]	@ (8007050 <HAL_RCC_OscConfig+0x474>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d118      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006e7e:	4b74      	ldr	r3, [pc, #464]	@ (8007050 <HAL_RCC_OscConfig+0x474>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a73      	ldr	r2, [pc, #460]	@ (8007050 <HAL_RCC_OscConfig+0x474>)
 8006e84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e8a:	f7fb fc95 	bl	80027b8 <HAL_GetTick>
 8006e8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e90:	e008      	b.n	8006ea4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e92:	f7fb fc91 	bl	80027b8 <HAL_GetTick>
 8006e96:	4602      	mov	r2, r0
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	d901      	bls.n	8006ea4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e10c      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ea4:	4b6a      	ldr	r3, [pc, #424]	@ (8007050 <HAL_RCC_OscConfig+0x474>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d0f0      	beq.n	8006e92 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d106      	bne.n	8006ec6 <HAL_RCC_OscConfig+0x2ea>
 8006eb8:	4b64      	ldr	r3, [pc, #400]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ebc:	4a63      	ldr	r2, [pc, #396]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006ebe:	f043 0301 	orr.w	r3, r3, #1
 8006ec2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ec4:	e01c      	b.n	8006f00 <HAL_RCC_OscConfig+0x324>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	2b05      	cmp	r3, #5
 8006ecc:	d10c      	bne.n	8006ee8 <HAL_RCC_OscConfig+0x30c>
 8006ece:	4b5f      	ldr	r3, [pc, #380]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ed2:	4a5e      	ldr	r2, [pc, #376]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006ed4:	f043 0304 	orr.w	r3, r3, #4
 8006ed8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006eda:	4b5c      	ldr	r3, [pc, #368]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ede:	4a5b      	ldr	r2, [pc, #364]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006ee0:	f043 0301 	orr.w	r3, r3, #1
 8006ee4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ee6:	e00b      	b.n	8006f00 <HAL_RCC_OscConfig+0x324>
 8006ee8:	4b58      	ldr	r3, [pc, #352]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eec:	4a57      	ldr	r2, [pc, #348]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006eee:	f023 0301 	bic.w	r3, r3, #1
 8006ef2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ef4:	4b55      	ldr	r3, [pc, #340]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006ef6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ef8:	4a54      	ldr	r2, [pc, #336]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006efa:	f023 0304 	bic.w	r3, r3, #4
 8006efe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d015      	beq.n	8006f34 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f08:	f7fb fc56 	bl	80027b8 <HAL_GetTick>
 8006f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f0e:	e00a      	b.n	8006f26 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f10:	f7fb fc52 	bl	80027b8 <HAL_GetTick>
 8006f14:	4602      	mov	r2, r0
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	1ad3      	subs	r3, r2, r3
 8006f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d901      	bls.n	8006f26 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006f22:	2303      	movs	r3, #3
 8006f24:	e0cb      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f26:	4b49      	ldr	r3, [pc, #292]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f2a:	f003 0302 	and.w	r3, r3, #2
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d0ee      	beq.n	8006f10 <HAL_RCC_OscConfig+0x334>
 8006f32:	e014      	b.n	8006f5e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f34:	f7fb fc40 	bl	80027b8 <HAL_GetTick>
 8006f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f3a:	e00a      	b.n	8006f52 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f3c:	f7fb fc3c 	bl	80027b8 <HAL_GetTick>
 8006f40:	4602      	mov	r2, r0
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d901      	bls.n	8006f52 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e0b5      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f52:	4b3e      	ldr	r3, [pc, #248]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f56:	f003 0302 	and.w	r3, r3, #2
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d1ee      	bne.n	8006f3c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006f5e:	7dfb      	ldrb	r3, [r7, #23]
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d105      	bne.n	8006f70 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f64:	4b39      	ldr	r3, [pc, #228]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f68:	4a38      	ldr	r2, [pc, #224]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006f6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f6e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	699b      	ldr	r3, [r3, #24]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	f000 80a1 	beq.w	80070bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006f7a:	4b34      	ldr	r3, [pc, #208]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	f003 030c 	and.w	r3, r3, #12
 8006f82:	2b08      	cmp	r3, #8
 8006f84:	d05c      	beq.n	8007040 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	699b      	ldr	r3, [r3, #24]
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d141      	bne.n	8007012 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f8e:	4b31      	ldr	r3, [pc, #196]	@ (8007054 <HAL_RCC_OscConfig+0x478>)
 8006f90:	2200      	movs	r2, #0
 8006f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f94:	f7fb fc10 	bl	80027b8 <HAL_GetTick>
 8006f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f9a:	e008      	b.n	8006fae <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f9c:	f7fb fc0c 	bl	80027b8 <HAL_GetTick>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	1ad3      	subs	r3, r2, r3
 8006fa6:	2b02      	cmp	r3, #2
 8006fa8:	d901      	bls.n	8006fae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006faa:	2303      	movs	r3, #3
 8006fac:	e087      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fae:	4b27      	ldr	r3, [pc, #156]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1f0      	bne.n	8006f9c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	69da      	ldr	r2, [r3, #28]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6a1b      	ldr	r3, [r3, #32]
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc8:	019b      	lsls	r3, r3, #6
 8006fca:	431a      	orrs	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fd0:	085b      	lsrs	r3, r3, #1
 8006fd2:	3b01      	subs	r3, #1
 8006fd4:	041b      	lsls	r3, r3, #16
 8006fd6:	431a      	orrs	r2, r3
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fdc:	061b      	lsls	r3, r3, #24
 8006fde:	491b      	ldr	r1, [pc, #108]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8007054 <HAL_RCC_OscConfig+0x478>)
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fea:	f7fb fbe5 	bl	80027b8 <HAL_GetTick>
 8006fee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ff0:	e008      	b.n	8007004 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ff2:	f7fb fbe1 	bl	80027b8 <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	d901      	bls.n	8007004 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007000:	2303      	movs	r3, #3
 8007002:	e05c      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007004:	4b11      	ldr	r3, [pc, #68]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800700c:	2b00      	cmp	r3, #0
 800700e:	d0f0      	beq.n	8006ff2 <HAL_RCC_OscConfig+0x416>
 8007010:	e054      	b.n	80070bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007012:	4b10      	ldr	r3, [pc, #64]	@ (8007054 <HAL_RCC_OscConfig+0x478>)
 8007014:	2200      	movs	r2, #0
 8007016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007018:	f7fb fbce 	bl	80027b8 <HAL_GetTick>
 800701c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800701e:	e008      	b.n	8007032 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007020:	f7fb fbca 	bl	80027b8 <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b02      	cmp	r3, #2
 800702c:	d901      	bls.n	8007032 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e045      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007032:	4b06      	ldr	r3, [pc, #24]	@ (800704c <HAL_RCC_OscConfig+0x470>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1f0      	bne.n	8007020 <HAL_RCC_OscConfig+0x444>
 800703e:	e03d      	b.n	80070bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	699b      	ldr	r3, [r3, #24]
 8007044:	2b01      	cmp	r3, #1
 8007046:	d107      	bne.n	8007058 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	e038      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
 800704c:	40023800 	.word	0x40023800
 8007050:	40007000 	.word	0x40007000
 8007054:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007058:	4b1b      	ldr	r3, [pc, #108]	@ (80070c8 <HAL_RCC_OscConfig+0x4ec>)
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	699b      	ldr	r3, [r3, #24]
 8007062:	2b01      	cmp	r3, #1
 8007064:	d028      	beq.n	80070b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007070:	429a      	cmp	r2, r3
 8007072:	d121      	bne.n	80070b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800707e:	429a      	cmp	r2, r3
 8007080:	d11a      	bne.n	80070b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007088:	4013      	ands	r3, r2
 800708a:	687a      	ldr	r2, [r7, #4]
 800708c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800708e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007090:	4293      	cmp	r3, r2
 8007092:	d111      	bne.n	80070b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800709e:	085b      	lsrs	r3, r3, #1
 80070a0:	3b01      	subs	r3, #1
 80070a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d107      	bne.n	80070b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d001      	beq.n	80070bc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80070b8:	2301      	movs	r3, #1
 80070ba:	e000      	b.n	80070be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3718      	adds	r7, #24
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	40023800 	.word	0x40023800

080070cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
 80070d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d101      	bne.n	80070e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e0cc      	b.n	800727a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80070e0:	4b68      	ldr	r3, [pc, #416]	@ (8007284 <HAL_RCC_ClockConfig+0x1b8>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f003 0307 	and.w	r3, r3, #7
 80070e8:	683a      	ldr	r2, [r7, #0]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d90c      	bls.n	8007108 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070ee:	4b65      	ldr	r3, [pc, #404]	@ (8007284 <HAL_RCC_ClockConfig+0x1b8>)
 80070f0:	683a      	ldr	r2, [r7, #0]
 80070f2:	b2d2      	uxtb	r2, r2
 80070f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070f6:	4b63      	ldr	r3, [pc, #396]	@ (8007284 <HAL_RCC_ClockConfig+0x1b8>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f003 0307 	and.w	r3, r3, #7
 80070fe:	683a      	ldr	r2, [r7, #0]
 8007100:	429a      	cmp	r2, r3
 8007102:	d001      	beq.n	8007108 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e0b8      	b.n	800727a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0302 	and.w	r3, r3, #2
 8007110:	2b00      	cmp	r3, #0
 8007112:	d020      	beq.n	8007156 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 0304 	and.w	r3, r3, #4
 800711c:	2b00      	cmp	r3, #0
 800711e:	d005      	beq.n	800712c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007120:	4b59      	ldr	r3, [pc, #356]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	4a58      	ldr	r2, [pc, #352]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 8007126:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800712a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f003 0308 	and.w	r3, r3, #8
 8007134:	2b00      	cmp	r3, #0
 8007136:	d005      	beq.n	8007144 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007138:	4b53      	ldr	r3, [pc, #332]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	4a52      	ldr	r2, [pc, #328]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 800713e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007142:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007144:	4b50      	ldr	r3, [pc, #320]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	494d      	ldr	r1, [pc, #308]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 8007152:	4313      	orrs	r3, r2
 8007154:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f003 0301 	and.w	r3, r3, #1
 800715e:	2b00      	cmp	r3, #0
 8007160:	d044      	beq.n	80071ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	2b01      	cmp	r3, #1
 8007168:	d107      	bne.n	800717a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800716a:	4b47      	ldr	r3, [pc, #284]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007172:	2b00      	cmp	r3, #0
 8007174:	d119      	bne.n	80071aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	e07f      	b.n	800727a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	2b02      	cmp	r3, #2
 8007180:	d003      	beq.n	800718a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007186:	2b03      	cmp	r3, #3
 8007188:	d107      	bne.n	800719a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800718a:	4b3f      	ldr	r3, [pc, #252]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007192:	2b00      	cmp	r3, #0
 8007194:	d109      	bne.n	80071aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e06f      	b.n	800727a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800719a:	4b3b      	ldr	r3, [pc, #236]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d101      	bne.n	80071aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e067      	b.n	800727a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80071aa:	4b37      	ldr	r3, [pc, #220]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	f023 0203 	bic.w	r2, r3, #3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	4934      	ldr	r1, [pc, #208]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 80071b8:	4313      	orrs	r3, r2
 80071ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80071bc:	f7fb fafc 	bl	80027b8 <HAL_GetTick>
 80071c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071c2:	e00a      	b.n	80071da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071c4:	f7fb faf8 	bl	80027b8 <HAL_GetTick>
 80071c8:	4602      	mov	r2, r0
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d901      	bls.n	80071da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80071d6:	2303      	movs	r3, #3
 80071d8:	e04f      	b.n	800727a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071da:	4b2b      	ldr	r3, [pc, #172]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	f003 020c 	and.w	r2, r3, #12
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	429a      	cmp	r2, r3
 80071ea:	d1eb      	bne.n	80071c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071ec:	4b25      	ldr	r3, [pc, #148]	@ (8007284 <HAL_RCC_ClockConfig+0x1b8>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 0307 	and.w	r3, r3, #7
 80071f4:	683a      	ldr	r2, [r7, #0]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d20c      	bcs.n	8007214 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071fa:	4b22      	ldr	r3, [pc, #136]	@ (8007284 <HAL_RCC_ClockConfig+0x1b8>)
 80071fc:	683a      	ldr	r2, [r7, #0]
 80071fe:	b2d2      	uxtb	r2, r2
 8007200:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007202:	4b20      	ldr	r3, [pc, #128]	@ (8007284 <HAL_RCC_ClockConfig+0x1b8>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 0307 	and.w	r3, r3, #7
 800720a:	683a      	ldr	r2, [r7, #0]
 800720c:	429a      	cmp	r2, r3
 800720e:	d001      	beq.n	8007214 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	e032      	b.n	800727a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f003 0304 	and.w	r3, r3, #4
 800721c:	2b00      	cmp	r3, #0
 800721e:	d008      	beq.n	8007232 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007220:	4b19      	ldr	r3, [pc, #100]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	68db      	ldr	r3, [r3, #12]
 800722c:	4916      	ldr	r1, [pc, #88]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 800722e:	4313      	orrs	r3, r2
 8007230:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f003 0308 	and.w	r3, r3, #8
 800723a:	2b00      	cmp	r3, #0
 800723c:	d009      	beq.n	8007252 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800723e:	4b12      	ldr	r3, [pc, #72]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	691b      	ldr	r3, [r3, #16]
 800724a:	00db      	lsls	r3, r3, #3
 800724c:	490e      	ldr	r1, [pc, #56]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 800724e:	4313      	orrs	r3, r2
 8007250:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007252:	f000 f821 	bl	8007298 <HAL_RCC_GetSysClockFreq>
 8007256:	4602      	mov	r2, r0
 8007258:	4b0b      	ldr	r3, [pc, #44]	@ (8007288 <HAL_RCC_ClockConfig+0x1bc>)
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	091b      	lsrs	r3, r3, #4
 800725e:	f003 030f 	and.w	r3, r3, #15
 8007262:	490a      	ldr	r1, [pc, #40]	@ (800728c <HAL_RCC_ClockConfig+0x1c0>)
 8007264:	5ccb      	ldrb	r3, [r1, r3]
 8007266:	fa22 f303 	lsr.w	r3, r2, r3
 800726a:	4a09      	ldr	r2, [pc, #36]	@ (8007290 <HAL_RCC_ClockConfig+0x1c4>)
 800726c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800726e:	4b09      	ldr	r3, [pc, #36]	@ (8007294 <HAL_RCC_ClockConfig+0x1c8>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4618      	mov	r0, r3
 8007274:	f7fa ff0a 	bl	800208c <HAL_InitTick>

  return HAL_OK;
 8007278:	2300      	movs	r3, #0
}
 800727a:	4618      	mov	r0, r3
 800727c:	3710      	adds	r7, #16
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	40023c00 	.word	0x40023c00
 8007288:	40023800 	.word	0x40023800
 800728c:	08018f1c 	.word	0x08018f1c
 8007290:	20000000 	.word	0x20000000
 8007294:	20000004 	.word	0x20000004

08007298 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007298:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800729c:	b094      	sub	sp, #80	@ 0x50
 800729e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80072a0:	2300      	movs	r3, #0
 80072a2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80072a4:	2300      	movs	r3, #0
 80072a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80072a8:	2300      	movs	r3, #0
 80072aa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80072ac:	2300      	movs	r3, #0
 80072ae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80072b0:	4b79      	ldr	r3, [pc, #484]	@ (8007498 <HAL_RCC_GetSysClockFreq+0x200>)
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	f003 030c 	and.w	r3, r3, #12
 80072b8:	2b08      	cmp	r3, #8
 80072ba:	d00d      	beq.n	80072d8 <HAL_RCC_GetSysClockFreq+0x40>
 80072bc:	2b08      	cmp	r3, #8
 80072be:	f200 80e1 	bhi.w	8007484 <HAL_RCC_GetSysClockFreq+0x1ec>
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d002      	beq.n	80072cc <HAL_RCC_GetSysClockFreq+0x34>
 80072c6:	2b04      	cmp	r3, #4
 80072c8:	d003      	beq.n	80072d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80072ca:	e0db      	b.n	8007484 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80072cc:	4b73      	ldr	r3, [pc, #460]	@ (800749c <HAL_RCC_GetSysClockFreq+0x204>)
 80072ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80072d0:	e0db      	b.n	800748a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80072d2:	4b73      	ldr	r3, [pc, #460]	@ (80074a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80072d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80072d6:	e0d8      	b.n	800748a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80072d8:	4b6f      	ldr	r3, [pc, #444]	@ (8007498 <HAL_RCC_GetSysClockFreq+0x200>)
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072e0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80072e2:	4b6d      	ldr	r3, [pc, #436]	@ (8007498 <HAL_RCC_GetSysClockFreq+0x200>)
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d063      	beq.n	80073b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072ee:	4b6a      	ldr	r3, [pc, #424]	@ (8007498 <HAL_RCC_GetSysClockFreq+0x200>)
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	099b      	lsrs	r3, r3, #6
 80072f4:	2200      	movs	r2, #0
 80072f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80072fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007300:	633b      	str	r3, [r7, #48]	@ 0x30
 8007302:	2300      	movs	r3, #0
 8007304:	637b      	str	r3, [r7, #52]	@ 0x34
 8007306:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800730a:	4622      	mov	r2, r4
 800730c:	462b      	mov	r3, r5
 800730e:	f04f 0000 	mov.w	r0, #0
 8007312:	f04f 0100 	mov.w	r1, #0
 8007316:	0159      	lsls	r1, r3, #5
 8007318:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800731c:	0150      	lsls	r0, r2, #5
 800731e:	4602      	mov	r2, r0
 8007320:	460b      	mov	r3, r1
 8007322:	4621      	mov	r1, r4
 8007324:	1a51      	subs	r1, r2, r1
 8007326:	6139      	str	r1, [r7, #16]
 8007328:	4629      	mov	r1, r5
 800732a:	eb63 0301 	sbc.w	r3, r3, r1
 800732e:	617b      	str	r3, [r7, #20]
 8007330:	f04f 0200 	mov.w	r2, #0
 8007334:	f04f 0300 	mov.w	r3, #0
 8007338:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800733c:	4659      	mov	r1, fp
 800733e:	018b      	lsls	r3, r1, #6
 8007340:	4651      	mov	r1, sl
 8007342:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007346:	4651      	mov	r1, sl
 8007348:	018a      	lsls	r2, r1, #6
 800734a:	4651      	mov	r1, sl
 800734c:	ebb2 0801 	subs.w	r8, r2, r1
 8007350:	4659      	mov	r1, fp
 8007352:	eb63 0901 	sbc.w	r9, r3, r1
 8007356:	f04f 0200 	mov.w	r2, #0
 800735a:	f04f 0300 	mov.w	r3, #0
 800735e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007362:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007366:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800736a:	4690      	mov	r8, r2
 800736c:	4699      	mov	r9, r3
 800736e:	4623      	mov	r3, r4
 8007370:	eb18 0303 	adds.w	r3, r8, r3
 8007374:	60bb      	str	r3, [r7, #8]
 8007376:	462b      	mov	r3, r5
 8007378:	eb49 0303 	adc.w	r3, r9, r3
 800737c:	60fb      	str	r3, [r7, #12]
 800737e:	f04f 0200 	mov.w	r2, #0
 8007382:	f04f 0300 	mov.w	r3, #0
 8007386:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800738a:	4629      	mov	r1, r5
 800738c:	024b      	lsls	r3, r1, #9
 800738e:	4621      	mov	r1, r4
 8007390:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007394:	4621      	mov	r1, r4
 8007396:	024a      	lsls	r2, r1, #9
 8007398:	4610      	mov	r0, r2
 800739a:	4619      	mov	r1, r3
 800739c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800739e:	2200      	movs	r2, #0
 80073a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80073a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80073a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80073a8:	f7f9 fc6e 	bl	8000c88 <__aeabi_uldivmod>
 80073ac:	4602      	mov	r2, r0
 80073ae:	460b      	mov	r3, r1
 80073b0:	4613      	mov	r3, r2
 80073b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073b4:	e058      	b.n	8007468 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073b6:	4b38      	ldr	r3, [pc, #224]	@ (8007498 <HAL_RCC_GetSysClockFreq+0x200>)
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	099b      	lsrs	r3, r3, #6
 80073bc:	2200      	movs	r2, #0
 80073be:	4618      	mov	r0, r3
 80073c0:	4611      	mov	r1, r2
 80073c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80073c6:	623b      	str	r3, [r7, #32]
 80073c8:	2300      	movs	r3, #0
 80073ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80073cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80073d0:	4642      	mov	r2, r8
 80073d2:	464b      	mov	r3, r9
 80073d4:	f04f 0000 	mov.w	r0, #0
 80073d8:	f04f 0100 	mov.w	r1, #0
 80073dc:	0159      	lsls	r1, r3, #5
 80073de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073e2:	0150      	lsls	r0, r2, #5
 80073e4:	4602      	mov	r2, r0
 80073e6:	460b      	mov	r3, r1
 80073e8:	4641      	mov	r1, r8
 80073ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80073ee:	4649      	mov	r1, r9
 80073f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80073f4:	f04f 0200 	mov.w	r2, #0
 80073f8:	f04f 0300 	mov.w	r3, #0
 80073fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007400:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007404:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007408:	ebb2 040a 	subs.w	r4, r2, sl
 800740c:	eb63 050b 	sbc.w	r5, r3, fp
 8007410:	f04f 0200 	mov.w	r2, #0
 8007414:	f04f 0300 	mov.w	r3, #0
 8007418:	00eb      	lsls	r3, r5, #3
 800741a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800741e:	00e2      	lsls	r2, r4, #3
 8007420:	4614      	mov	r4, r2
 8007422:	461d      	mov	r5, r3
 8007424:	4643      	mov	r3, r8
 8007426:	18e3      	adds	r3, r4, r3
 8007428:	603b      	str	r3, [r7, #0]
 800742a:	464b      	mov	r3, r9
 800742c:	eb45 0303 	adc.w	r3, r5, r3
 8007430:	607b      	str	r3, [r7, #4]
 8007432:	f04f 0200 	mov.w	r2, #0
 8007436:	f04f 0300 	mov.w	r3, #0
 800743a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800743e:	4629      	mov	r1, r5
 8007440:	028b      	lsls	r3, r1, #10
 8007442:	4621      	mov	r1, r4
 8007444:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007448:	4621      	mov	r1, r4
 800744a:	028a      	lsls	r2, r1, #10
 800744c:	4610      	mov	r0, r2
 800744e:	4619      	mov	r1, r3
 8007450:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007452:	2200      	movs	r2, #0
 8007454:	61bb      	str	r3, [r7, #24]
 8007456:	61fa      	str	r2, [r7, #28]
 8007458:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800745c:	f7f9 fc14 	bl	8000c88 <__aeabi_uldivmod>
 8007460:	4602      	mov	r2, r0
 8007462:	460b      	mov	r3, r1
 8007464:	4613      	mov	r3, r2
 8007466:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007468:	4b0b      	ldr	r3, [pc, #44]	@ (8007498 <HAL_RCC_GetSysClockFreq+0x200>)
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	0c1b      	lsrs	r3, r3, #16
 800746e:	f003 0303 	and.w	r3, r3, #3
 8007472:	3301      	adds	r3, #1
 8007474:	005b      	lsls	r3, r3, #1
 8007476:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007478:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800747a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800747c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007480:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007482:	e002      	b.n	800748a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007484:	4b05      	ldr	r3, [pc, #20]	@ (800749c <HAL_RCC_GetSysClockFreq+0x204>)
 8007486:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007488:	bf00      	nop
    }
  }
  return sysclockfreq;
 800748a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800748c:	4618      	mov	r0, r3
 800748e:	3750      	adds	r7, #80	@ 0x50
 8007490:	46bd      	mov	sp, r7
 8007492:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007496:	bf00      	nop
 8007498:	40023800 	.word	0x40023800
 800749c:	00f42400 	.word	0x00f42400
 80074a0:	007a1200 	.word	0x007a1200

080074a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074a4:	b480      	push	{r7}
 80074a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80074a8:	4b03      	ldr	r3, [pc, #12]	@ (80074b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80074aa:	681b      	ldr	r3, [r3, #0]
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop
 80074b8:	20000000 	.word	0x20000000

080074bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80074c0:	f7ff fff0 	bl	80074a4 <HAL_RCC_GetHCLKFreq>
 80074c4:	4602      	mov	r2, r0
 80074c6:	4b05      	ldr	r3, [pc, #20]	@ (80074dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	0a9b      	lsrs	r3, r3, #10
 80074cc:	f003 0307 	and.w	r3, r3, #7
 80074d0:	4903      	ldr	r1, [pc, #12]	@ (80074e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074d2:	5ccb      	ldrb	r3, [r1, r3]
 80074d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074d8:	4618      	mov	r0, r3
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	40023800 	.word	0x40023800
 80074e0:	08018f2c 	.word	0x08018f2c

080074e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80074e8:	f7ff ffdc 	bl	80074a4 <HAL_RCC_GetHCLKFreq>
 80074ec:	4602      	mov	r2, r0
 80074ee:	4b05      	ldr	r3, [pc, #20]	@ (8007504 <HAL_RCC_GetPCLK2Freq+0x20>)
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	0b5b      	lsrs	r3, r3, #13
 80074f4:	f003 0307 	and.w	r3, r3, #7
 80074f8:	4903      	ldr	r1, [pc, #12]	@ (8007508 <HAL_RCC_GetPCLK2Freq+0x24>)
 80074fa:	5ccb      	ldrb	r3, [r1, r3]
 80074fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007500:	4618      	mov	r0, r3
 8007502:	bd80      	pop	{r7, pc}
 8007504:	40023800 	.word	0x40023800
 8007508:	08018f2c 	.word	0x08018f2c

0800750c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	220f      	movs	r2, #15
 800751a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800751c:	4b12      	ldr	r3, [pc, #72]	@ (8007568 <HAL_RCC_GetClockConfig+0x5c>)
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	f003 0203 	and.w	r2, r3, #3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007528:	4b0f      	ldr	r3, [pc, #60]	@ (8007568 <HAL_RCC_GetClockConfig+0x5c>)
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007534:	4b0c      	ldr	r3, [pc, #48]	@ (8007568 <HAL_RCC_GetClockConfig+0x5c>)
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007540:	4b09      	ldr	r3, [pc, #36]	@ (8007568 <HAL_RCC_GetClockConfig+0x5c>)
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	08db      	lsrs	r3, r3, #3
 8007546:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800754e:	4b07      	ldr	r3, [pc, #28]	@ (800756c <HAL_RCC_GetClockConfig+0x60>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0207 	and.w	r2, r3, #7
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	601a      	str	r2, [r3, #0]
}
 800755a:	bf00      	nop
 800755c:	370c      	adds	r7, #12
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	40023800 	.word	0x40023800
 800756c:	40023c00 	.word	0x40023c00

08007570 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b086      	sub	sp, #24
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007578:	2300      	movs	r3, #0
 800757a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800757c:	2300      	movs	r3, #0
 800757e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 0301 	and.w	r3, r3, #1
 8007588:	2b00      	cmp	r3, #0
 800758a:	d105      	bne.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007594:	2b00      	cmp	r3, #0
 8007596:	d035      	beq.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007598:	4b62      	ldr	r3, [pc, #392]	@ (8007724 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800759a:	2200      	movs	r2, #0
 800759c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800759e:	f7fb f90b 	bl	80027b8 <HAL_GetTick>
 80075a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075a4:	e008      	b.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80075a6:	f7fb f907 	bl	80027b8 <HAL_GetTick>
 80075aa:	4602      	mov	r2, r0
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	1ad3      	subs	r3, r2, r3
 80075b0:	2b02      	cmp	r3, #2
 80075b2:	d901      	bls.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e0b0      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075b8:	4b5b      	ldr	r3, [pc, #364]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1f0      	bne.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	019a      	lsls	r2, r3, #6
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	071b      	lsls	r3, r3, #28
 80075d0:	4955      	ldr	r1, [pc, #340]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075d2:	4313      	orrs	r3, r2
 80075d4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80075d8:	4b52      	ldr	r3, [pc, #328]	@ (8007724 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80075da:	2201      	movs	r2, #1
 80075dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80075de:	f7fb f8eb 	bl	80027b8 <HAL_GetTick>
 80075e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80075e4:	e008      	b.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80075e6:	f7fb f8e7 	bl	80027b8 <HAL_GetTick>
 80075ea:	4602      	mov	r2, r0
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	1ad3      	subs	r3, r2, r3
 80075f0:	2b02      	cmp	r3, #2
 80075f2:	d901      	bls.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075f4:	2303      	movs	r3, #3
 80075f6:	e090      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80075f8:	4b4b      	ldr	r3, [pc, #300]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007600:	2b00      	cmp	r3, #0
 8007602:	d0f0      	beq.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f003 0302 	and.w	r3, r3, #2
 800760c:	2b00      	cmp	r3, #0
 800760e:	f000 8083 	beq.w	8007718 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007612:	2300      	movs	r3, #0
 8007614:	60fb      	str	r3, [r7, #12]
 8007616:	4b44      	ldr	r3, [pc, #272]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800761a:	4a43      	ldr	r2, [pc, #268]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800761c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007620:	6413      	str	r3, [r2, #64]	@ 0x40
 8007622:	4b41      	ldr	r3, [pc, #260]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800762a:	60fb      	str	r3, [r7, #12]
 800762c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800762e:	4b3f      	ldr	r3, [pc, #252]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a3e      	ldr	r2, [pc, #248]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007638:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800763a:	f7fb f8bd 	bl	80027b8 <HAL_GetTick>
 800763e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007640:	e008      	b.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007642:	f7fb f8b9 	bl	80027b8 <HAL_GetTick>
 8007646:	4602      	mov	r2, r0
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	1ad3      	subs	r3, r2, r3
 800764c:	2b02      	cmp	r3, #2
 800764e:	d901      	bls.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007650:	2303      	movs	r3, #3
 8007652:	e062      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007654:	4b35      	ldr	r3, [pc, #212]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800765c:	2b00      	cmp	r3, #0
 800765e:	d0f0      	beq.n	8007642 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007660:	4b31      	ldr	r3, [pc, #196]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007664:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007668:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d02f      	beq.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007678:	693a      	ldr	r2, [r7, #16]
 800767a:	429a      	cmp	r2, r3
 800767c:	d028      	beq.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800767e:	4b2a      	ldr	r3, [pc, #168]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007682:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007686:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007688:	4b29      	ldr	r3, [pc, #164]	@ (8007730 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800768a:	2201      	movs	r2, #1
 800768c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800768e:	4b28      	ldr	r3, [pc, #160]	@ (8007730 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007690:	2200      	movs	r2, #0
 8007692:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007694:	4a24      	ldr	r2, [pc, #144]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800769a:	4b23      	ldr	r3, [pc, #140]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800769c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800769e:	f003 0301 	and.w	r3, r3, #1
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d114      	bne.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80076a6:	f7fb f887 	bl	80027b8 <HAL_GetTick>
 80076aa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076ac:	e00a      	b.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076ae:	f7fb f883 	bl	80027b8 <HAL_GetTick>
 80076b2:	4602      	mov	r2, r0
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076bc:	4293      	cmp	r3, r2
 80076be:	d901      	bls.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e02a      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076c4:	4b18      	ldr	r3, [pc, #96]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076c8:	f003 0302 	and.w	r3, r3, #2
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d0ee      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076dc:	d10d      	bne.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80076de:	4b12      	ldr	r3, [pc, #72]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80076ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076f2:	490d      	ldr	r1, [pc, #52]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076f4:	4313      	orrs	r3, r2
 80076f6:	608b      	str	r3, [r1, #8]
 80076f8:	e005      	b.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80076fa:	4b0b      	ldr	r3, [pc, #44]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	4a0a      	ldr	r2, [pc, #40]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007700:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007704:	6093      	str	r3, [r2, #8]
 8007706:	4b08      	ldr	r3, [pc, #32]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007708:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	68db      	ldr	r3, [r3, #12]
 800770e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007712:	4905      	ldr	r1, [pc, #20]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007714:	4313      	orrs	r3, r2
 8007716:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3718      	adds	r7, #24
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	42470068 	.word	0x42470068
 8007728:	40023800 	.word	0x40023800
 800772c:	40007000 	.word	0x40007000
 8007730:	42470e40 	.word	0x42470e40

08007734 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007734:	b480      	push	{r7}
 8007736:	b087      	sub	sp, #28
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800773c:	2300      	movs	r3, #0
 800773e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007740:	2300      	movs	r3, #0
 8007742:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007744:	2300      	movs	r3, #0
 8007746:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007748:	2300      	movs	r3, #0
 800774a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d13f      	bne.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007752:	4b24      	ldr	r3, [pc, #144]	@ (80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800775a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d006      	beq.n	8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007768:	d12f      	bne.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800776a:	4b1f      	ldr	r3, [pc, #124]	@ (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800776c:	617b      	str	r3, [r7, #20]
          break;
 800776e:	e02f      	b.n	80077d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007770:	4b1c      	ldr	r3, [pc, #112]	@ (80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007778:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800777c:	d108      	bne.n	8007790 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800777e:	4b19      	ldr	r3, [pc, #100]	@ (80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007786:	4a19      	ldr	r2, [pc, #100]	@ (80077ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007788:	fbb2 f3f3 	udiv	r3, r2, r3
 800778c:	613b      	str	r3, [r7, #16]
 800778e:	e007      	b.n	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007790:	4b14      	ldr	r3, [pc, #80]	@ (80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007798:	4a15      	ldr	r2, [pc, #84]	@ (80077f0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800779a:	fbb2 f3f3 	udiv	r3, r2, r3
 800779e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80077a0:	4b10      	ldr	r3, [pc, #64]	@ (80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80077a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077a6:	099b      	lsrs	r3, r3, #6
 80077a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	fb02 f303 	mul.w	r3, r2, r3
 80077b2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80077b4:	4b0b      	ldr	r3, [pc, #44]	@ (80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80077b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077ba:	0f1b      	lsrs	r3, r3, #28
 80077bc:	f003 0307 	and.w	r3, r3, #7
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077c6:	617b      	str	r3, [r7, #20]
          break;
 80077c8:	e002      	b.n	80077d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80077ca:	2300      	movs	r3, #0
 80077cc:	617b      	str	r3, [r7, #20]
          break;
 80077ce:	bf00      	nop
        }
      }
      break;
 80077d0:	e000      	b.n	80077d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80077d2:	bf00      	nop
    }
  }
  return frequency;
 80077d4:	697b      	ldr	r3, [r7, #20]
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	371c      	adds	r7, #28
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	40023800 	.word	0x40023800
 80077e8:	00bb8000 	.word	0x00bb8000
 80077ec:	007a1200 	.word	0x007a1200
 80077f0:	00f42400 	.word	0x00f42400

080077f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b082      	sub	sp, #8
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d101      	bne.n	8007806 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e07b      	b.n	80078fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800780a:	2b00      	cmp	r3, #0
 800780c:	d108      	bne.n	8007820 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007816:	d009      	beq.n	800782c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	61da      	str	r2, [r3, #28]
 800781e:	e005      	b.n	800782c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007838:	b2db      	uxtb	r3, r3
 800783a:	2b00      	cmp	r3, #0
 800783c:	d106      	bne.n	800784c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f7fa fbac 	bl	8001fa4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2202      	movs	r2, #2
 8007850:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007862:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007874:	431a      	orrs	r2, r3
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800787e:	431a      	orrs	r2, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	691b      	ldr	r3, [r3, #16]
 8007884:	f003 0302 	and.w	r3, r3, #2
 8007888:	431a      	orrs	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	f003 0301 	and.w	r3, r3, #1
 8007892:	431a      	orrs	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	699b      	ldr	r3, [r3, #24]
 8007898:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800789c:	431a      	orrs	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	69db      	ldr	r3, [r3, #28]
 80078a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078a6:	431a      	orrs	r2, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6a1b      	ldr	r3, [r3, #32]
 80078ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078b0:	ea42 0103 	orr.w	r1, r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	430a      	orrs	r2, r1
 80078c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	699b      	ldr	r3, [r3, #24]
 80078c8:	0c1b      	lsrs	r3, r3, #16
 80078ca:	f003 0104 	and.w	r1, r3, #4
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d2:	f003 0210 	and.w	r2, r3, #16
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	430a      	orrs	r2, r1
 80078dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	69da      	ldr	r2, [r3, #28]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80078ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3708      	adds	r7, #8
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}

08007906 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007906:	b580      	push	{r7, lr}
 8007908:	b082      	sub	sp, #8
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d101      	bne.n	8007918 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	e041      	b.n	800799c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800791e:	b2db      	uxtb	r3, r3
 8007920:	2b00      	cmp	r3, #0
 8007922:	d106      	bne.n	8007932 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 f839 	bl	80079a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2202      	movs	r2, #2
 8007936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	3304      	adds	r3, #4
 8007942:	4619      	mov	r1, r3
 8007944:	4610      	mov	r0, r2
 8007946:	f000 f9bf 	bl	8007cc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2201      	movs	r2, #1
 800794e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2201      	movs	r2, #1
 8007966:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2201      	movs	r2, #1
 800796e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2201      	movs	r2, #1
 8007976:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2201      	movs	r2, #1
 800797e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2201      	movs	r2, #1
 8007986:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2201      	movs	r2, #1
 800798e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2201      	movs	r2, #1
 8007996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800799a:	2300      	movs	r3, #0
}
 800799c:	4618      	mov	r0, r3
 800799e:	3708      	adds	r7, #8
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80079ac:	bf00      	nop
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d001      	beq.n	80079d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	e04e      	b.n	8007a6e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2202      	movs	r2, #2
 80079d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	68da      	ldr	r2, [r3, #12]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f042 0201 	orr.w	r2, r2, #1
 80079e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a23      	ldr	r2, [pc, #140]	@ (8007a7c <HAL_TIM_Base_Start_IT+0xc4>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d022      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x80>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079fa:	d01d      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x80>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a1f      	ldr	r2, [pc, #124]	@ (8007a80 <HAL_TIM_Base_Start_IT+0xc8>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d018      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x80>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a1e      	ldr	r2, [pc, #120]	@ (8007a84 <HAL_TIM_Base_Start_IT+0xcc>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d013      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x80>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a1c      	ldr	r2, [pc, #112]	@ (8007a88 <HAL_TIM_Base_Start_IT+0xd0>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d00e      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x80>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a1b      	ldr	r2, [pc, #108]	@ (8007a8c <HAL_TIM_Base_Start_IT+0xd4>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d009      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x80>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a19      	ldr	r2, [pc, #100]	@ (8007a90 <HAL_TIM_Base_Start_IT+0xd8>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d004      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x80>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a18      	ldr	r2, [pc, #96]	@ (8007a94 <HAL_TIM_Base_Start_IT+0xdc>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d111      	bne.n	8007a5c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	f003 0307 	and.w	r3, r3, #7
 8007a42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2b06      	cmp	r3, #6
 8007a48:	d010      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f042 0201 	orr.w	r2, r2, #1
 8007a58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a5a:	e007      	b.n	8007a6c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f042 0201 	orr.w	r2, r2, #1
 8007a6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3714      	adds	r7, #20
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop
 8007a7c:	40010000 	.word	0x40010000
 8007a80:	40000400 	.word	0x40000400
 8007a84:	40000800 	.word	0x40000800
 8007a88:	40000c00 	.word	0x40000c00
 8007a8c:	40010400 	.word	0x40010400
 8007a90:	40014000 	.word	0x40014000
 8007a94:	40001800 	.word	0x40001800

08007a98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b084      	sub	sp, #16
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	691b      	ldr	r3, [r3, #16]
 8007aae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	f003 0302 	and.w	r3, r3, #2
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d020      	beq.n	8007afc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f003 0302 	and.w	r3, r3, #2
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d01b      	beq.n	8007afc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f06f 0202 	mvn.w	r2, #2
 8007acc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	699b      	ldr	r3, [r3, #24]
 8007ada:	f003 0303 	and.w	r3, r3, #3
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d003      	beq.n	8007aea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 f8d2 	bl	8007c8c <HAL_TIM_IC_CaptureCallback>
 8007ae8:	e005      	b.n	8007af6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 f8c4 	bl	8007c78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f000 f8d5 	bl	8007ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2200      	movs	r2, #0
 8007afa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	f003 0304 	and.w	r3, r3, #4
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d020      	beq.n	8007b48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f003 0304 	and.w	r3, r3, #4
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d01b      	beq.n	8007b48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f06f 0204 	mvn.w	r2, #4
 8007b18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2202      	movs	r2, #2
 8007b1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	699b      	ldr	r3, [r3, #24]
 8007b26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d003      	beq.n	8007b36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 f8ac 	bl	8007c8c <HAL_TIM_IC_CaptureCallback>
 8007b34:	e005      	b.n	8007b42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 f89e 	bl	8007c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f000 f8af 	bl	8007ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	f003 0308 	and.w	r3, r3, #8
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d020      	beq.n	8007b94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f003 0308 	and.w	r3, r3, #8
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d01b      	beq.n	8007b94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f06f 0208 	mvn.w	r2, #8
 8007b64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2204      	movs	r2, #4
 8007b6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	69db      	ldr	r3, [r3, #28]
 8007b72:	f003 0303 	and.w	r3, r3, #3
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d003      	beq.n	8007b82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 f886 	bl	8007c8c <HAL_TIM_IC_CaptureCallback>
 8007b80:	e005      	b.n	8007b8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f000 f878 	bl	8007c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 f889 	bl	8007ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	f003 0310 	and.w	r3, r3, #16
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d020      	beq.n	8007be0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f003 0310 	and.w	r3, r3, #16
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d01b      	beq.n	8007be0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f06f 0210 	mvn.w	r2, #16
 8007bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2208      	movs	r2, #8
 8007bb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	69db      	ldr	r3, [r3, #28]
 8007bbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d003      	beq.n	8007bce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 f860 	bl	8007c8c <HAL_TIM_IC_CaptureCallback>
 8007bcc:	e005      	b.n	8007bda <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f852 	bl	8007c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 f863 	bl	8007ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d00c      	beq.n	8007c04 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f003 0301 	and.w	r3, r3, #1
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d007      	beq.n	8007c04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f06f 0201 	mvn.w	r2, #1
 8007bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f7fa f982 	bl	8001f08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00c      	beq.n	8007c28 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d007      	beq.n	8007c28 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007c20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f900 	bl	8007e28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00c      	beq.n	8007c4c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d007      	beq.n	8007c4c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 f834 	bl	8007cb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	f003 0320 	and.w	r3, r3, #32
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d00c      	beq.n	8007c70 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f003 0320 	and.w	r3, r3, #32
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d007      	beq.n	8007c70 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f06f 0220 	mvn.w	r2, #32
 8007c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 f8d2 	bl	8007e14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c70:	bf00      	nop
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007c94:	bf00      	nop
 8007c96:	370c      	adds	r7, #12
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr

08007ca0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ca8:	bf00      	nop
 8007caa:	370c      	adds	r7, #12
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007cbc:	bf00      	nop
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b085      	sub	sp, #20
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4a43      	ldr	r2, [pc, #268]	@ (8007de8 <TIM_Base_SetConfig+0x120>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d013      	beq.n	8007d08 <TIM_Base_SetConfig+0x40>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ce6:	d00f      	beq.n	8007d08 <TIM_Base_SetConfig+0x40>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	4a40      	ldr	r2, [pc, #256]	@ (8007dec <TIM_Base_SetConfig+0x124>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d00b      	beq.n	8007d08 <TIM_Base_SetConfig+0x40>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	4a3f      	ldr	r2, [pc, #252]	@ (8007df0 <TIM_Base_SetConfig+0x128>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d007      	beq.n	8007d08 <TIM_Base_SetConfig+0x40>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	4a3e      	ldr	r2, [pc, #248]	@ (8007df4 <TIM_Base_SetConfig+0x12c>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d003      	beq.n	8007d08 <TIM_Base_SetConfig+0x40>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	4a3d      	ldr	r2, [pc, #244]	@ (8007df8 <TIM_Base_SetConfig+0x130>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d108      	bne.n	8007d1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	4a32      	ldr	r2, [pc, #200]	@ (8007de8 <TIM_Base_SetConfig+0x120>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d02b      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d28:	d027      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4a2f      	ldr	r2, [pc, #188]	@ (8007dec <TIM_Base_SetConfig+0x124>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d023      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a2e      	ldr	r2, [pc, #184]	@ (8007df0 <TIM_Base_SetConfig+0x128>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d01f      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a2d      	ldr	r2, [pc, #180]	@ (8007df4 <TIM_Base_SetConfig+0x12c>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d01b      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a2c      	ldr	r2, [pc, #176]	@ (8007df8 <TIM_Base_SetConfig+0x130>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d017      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8007dfc <TIM_Base_SetConfig+0x134>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d013      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	4a2a      	ldr	r2, [pc, #168]	@ (8007e00 <TIM_Base_SetConfig+0x138>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d00f      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	4a29      	ldr	r2, [pc, #164]	@ (8007e04 <TIM_Base_SetConfig+0x13c>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d00b      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	4a28      	ldr	r2, [pc, #160]	@ (8007e08 <TIM_Base_SetConfig+0x140>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d007      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	4a27      	ldr	r2, [pc, #156]	@ (8007e0c <TIM_Base_SetConfig+0x144>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d003      	beq.n	8007d7a <TIM_Base_SetConfig+0xb2>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	4a26      	ldr	r2, [pc, #152]	@ (8007e10 <TIM_Base_SetConfig+0x148>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d108      	bne.n	8007d8c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	695b      	ldr	r3, [r3, #20]
 8007d96:	4313      	orrs	r3, r2
 8007d98:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	689a      	ldr	r2, [r3, #8]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	681a      	ldr	r2, [r3, #0]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4a0e      	ldr	r2, [pc, #56]	@ (8007de8 <TIM_Base_SetConfig+0x120>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d003      	beq.n	8007dba <TIM_Base_SetConfig+0xf2>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	4a10      	ldr	r2, [pc, #64]	@ (8007df8 <TIM_Base_SetConfig+0x130>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d103      	bne.n	8007dc2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	691a      	ldr	r2, [r3, #16]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f043 0204 	orr.w	r2, r3, #4
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	68fa      	ldr	r2, [r7, #12]
 8007dd8:	601a      	str	r2, [r3, #0]
}
 8007dda:	bf00      	nop
 8007ddc:	3714      	adds	r7, #20
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	40010000 	.word	0x40010000
 8007dec:	40000400 	.word	0x40000400
 8007df0:	40000800 	.word	0x40000800
 8007df4:	40000c00 	.word	0x40000c00
 8007df8:	40010400 	.word	0x40010400
 8007dfc:	40014000 	.word	0x40014000
 8007e00:	40014400 	.word	0x40014400
 8007e04:	40014800 	.word	0x40014800
 8007e08:	40001800 	.word	0x40001800
 8007e0c:	40001c00 	.word	0x40001c00
 8007e10:	40002000 	.word	0x40002000

08007e14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e1c:	bf00      	nop
 8007e1e:	370c      	adds	r7, #12
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr

08007e28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e30:	bf00      	nop
 8007e32:	370c      	adds	r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr

08007e3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b082      	sub	sp, #8
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d101      	bne.n	8007e4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e042      	b.n	8007ed4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d106      	bne.n	8007e68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f7fa faee 	bl	8002444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2224      	movs	r2, #36	@ 0x24
 8007e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	68da      	ldr	r2, [r3, #12]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f001 f8a1 	bl	8008fc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	691a      	ldr	r2, [r3, #16]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007e94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	695a      	ldr	r2, [r3, #20]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ea4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	68da      	ldr	r2, [r3, #12]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007eb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2220      	movs	r2, #32
 8007ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2220      	movs	r2, #32
 8007ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007ed2:	2300      	movs	r3, #0
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	3708      	adds	r7, #8
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd80      	pop	{r7, pc}

08007edc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b08a      	sub	sp, #40	@ 0x28
 8007ee0:	af02      	add	r7, sp, #8
 8007ee2:	60f8      	str	r0, [r7, #12]
 8007ee4:	60b9      	str	r1, [r7, #8]
 8007ee6:	603b      	str	r3, [r7, #0]
 8007ee8:	4613      	mov	r3, r2
 8007eea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007eec:	2300      	movs	r3, #0
 8007eee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	2b20      	cmp	r3, #32
 8007efa:	d175      	bne.n	8007fe8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d002      	beq.n	8007f08 <HAL_UART_Transmit+0x2c>
 8007f02:	88fb      	ldrh	r3, [r7, #6]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d101      	bne.n	8007f0c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e06e      	b.n	8007fea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2221      	movs	r2, #33	@ 0x21
 8007f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f1a:	f7fa fc4d 	bl	80027b8 <HAL_GetTick>
 8007f1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	88fa      	ldrh	r2, [r7, #6]
 8007f24:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	88fa      	ldrh	r2, [r7, #6]
 8007f2a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f34:	d108      	bne.n	8007f48 <HAL_UART_Transmit+0x6c>
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d104      	bne.n	8007f48 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	61bb      	str	r3, [r7, #24]
 8007f46:	e003      	b.n	8007f50 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007f50:	e02e      	b.n	8007fb0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	9300      	str	r3, [sp, #0]
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	2180      	movs	r1, #128	@ 0x80
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 fd71 	bl	8008a44 <UART_WaitOnFlagUntilTimeout>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d005      	beq.n	8007f74 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2220      	movs	r2, #32
 8007f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007f70:	2303      	movs	r3, #3
 8007f72:	e03a      	b.n	8007fea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007f74:	69fb      	ldr	r3, [r7, #28]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10b      	bne.n	8007f92 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	881b      	ldrh	r3, [r3, #0]
 8007f7e:	461a      	mov	r2, r3
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	3302      	adds	r3, #2
 8007f8e:	61bb      	str	r3, [r7, #24]
 8007f90:	e007      	b.n	8007fa2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f92:	69fb      	ldr	r3, [r7, #28]
 8007f94:	781a      	ldrb	r2, [r3, #0]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007f9c:	69fb      	ldr	r3, [r7, #28]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	b29a      	uxth	r2, r3
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1cb      	bne.n	8007f52 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	9300      	str	r3, [sp, #0]
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	2140      	movs	r1, #64	@ 0x40
 8007fc4:	68f8      	ldr	r0, [r7, #12]
 8007fc6:	f000 fd3d 	bl	8008a44 <UART_WaitOnFlagUntilTimeout>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d005      	beq.n	8007fdc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2220      	movs	r2, #32
 8007fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007fd8:	2303      	movs	r3, #3
 8007fda:	e006      	b.n	8007fea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2220      	movs	r2, #32
 8007fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	e000      	b.n	8007fea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007fe8:	2302      	movs	r3, #2
  }
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3720      	adds	r7, #32
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}

08007ff2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ff2:	b580      	push	{r7, lr}
 8007ff4:	b08a      	sub	sp, #40	@ 0x28
 8007ff6:	af02      	add	r7, sp, #8
 8007ff8:	60f8      	str	r0, [r7, #12]
 8007ffa:	60b9      	str	r1, [r7, #8]
 8007ffc:	603b      	str	r3, [r7, #0]
 8007ffe:	4613      	mov	r3, r2
 8008000:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008002:	2300      	movs	r3, #0
 8008004:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800800c:	b2db      	uxtb	r3, r3
 800800e:	2b20      	cmp	r3, #32
 8008010:	f040 8081 	bne.w	8008116 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d002      	beq.n	8008020 <HAL_UART_Receive+0x2e>
 800801a:	88fb      	ldrh	r3, [r7, #6]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d101      	bne.n	8008024 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e079      	b.n	8008118 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2200      	movs	r2, #0
 8008028:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2222      	movs	r2, #34	@ 0x22
 800802e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2200      	movs	r2, #0
 8008036:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008038:	f7fa fbbe 	bl	80027b8 <HAL_GetTick>
 800803c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	88fa      	ldrh	r2, [r7, #6]
 8008042:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	88fa      	ldrh	r2, [r7, #6]
 8008048:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	689b      	ldr	r3, [r3, #8]
 800804e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008052:	d108      	bne.n	8008066 <HAL_UART_Receive+0x74>
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d104      	bne.n	8008066 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800805c:	2300      	movs	r3, #0
 800805e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	61bb      	str	r3, [r7, #24]
 8008064:	e003      	b.n	800806e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800806a:	2300      	movs	r3, #0
 800806c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800806e:	e047      	b.n	8008100 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	9300      	str	r3, [sp, #0]
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	2200      	movs	r2, #0
 8008078:	2120      	movs	r1, #32
 800807a:	68f8      	ldr	r0, [r7, #12]
 800807c:	f000 fce2 	bl	8008a44 <UART_WaitOnFlagUntilTimeout>
 8008080:	4603      	mov	r3, r0
 8008082:	2b00      	cmp	r3, #0
 8008084:	d005      	beq.n	8008092 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2220      	movs	r2, #32
 800808a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800808e:	2303      	movs	r3, #3
 8008090:	e042      	b.n	8008118 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8008092:	69fb      	ldr	r3, [r7, #28]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d10c      	bne.n	80080b2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	b29b      	uxth	r3, r3
 80080a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080a4:	b29a      	uxth	r2, r3
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	3302      	adds	r3, #2
 80080ae:	61bb      	str	r3, [r7, #24]
 80080b0:	e01f      	b.n	80080f2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ba:	d007      	beq.n	80080cc <HAL_UART_Receive+0xda>
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10a      	bne.n	80080da <HAL_UART_Receive+0xe8>
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	691b      	ldr	r3, [r3, #16]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d106      	bne.n	80080da <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	b2da      	uxtb	r2, r3
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	701a      	strb	r2, [r3, #0]
 80080d8:	e008      	b.n	80080ec <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080e6:	b2da      	uxtb	r2, r3
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	3301      	adds	r3, #1
 80080f0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	3b01      	subs	r3, #1
 80080fa:	b29a      	uxth	r2, r3
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008104:	b29b      	uxth	r3, r3
 8008106:	2b00      	cmp	r3, #0
 8008108:	d1b2      	bne.n	8008070 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2220      	movs	r2, #32
 800810e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8008112:	2300      	movs	r3, #0
 8008114:	e000      	b.n	8008118 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008116:	2302      	movs	r3, #2
  }
}
 8008118:	4618      	mov	r0, r3
 800811a:	3720      	adds	r7, #32
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}

08008120 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b08c      	sub	sp, #48	@ 0x30
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	4613      	mov	r3, r2
 800812c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008134:	b2db      	uxtb	r3, r3
 8008136:	2b20      	cmp	r3, #32
 8008138:	d146      	bne.n	80081c8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d002      	beq.n	8008146 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008140:	88fb      	ldrh	r3, [r7, #6]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d101      	bne.n	800814a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	e03f      	b.n	80081ca <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2201      	movs	r2, #1
 800814e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008156:	88fb      	ldrh	r3, [r7, #6]
 8008158:	461a      	mov	r2, r3
 800815a:	68b9      	ldr	r1, [r7, #8]
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f000 fccb 	bl	8008af8 <UART_Start_Receive_DMA>
 8008162:	4603      	mov	r3, r0
 8008164:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800816c:	2b01      	cmp	r3, #1
 800816e:	d125      	bne.n	80081bc <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008170:	2300      	movs	r3, #0
 8008172:	613b      	str	r3, [r7, #16]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	613b      	str	r3, [r7, #16]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	613b      	str	r3, [r7, #16]
 8008184:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	330c      	adds	r3, #12
 800818c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818e:	69bb      	ldr	r3, [r7, #24]
 8008190:	e853 3f00 	ldrex	r3, [r3]
 8008194:	617b      	str	r3, [r7, #20]
   return(result);
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f043 0310 	orr.w	r3, r3, #16
 800819c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	330c      	adds	r3, #12
 80081a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081a6:	627a      	str	r2, [r7, #36]	@ 0x24
 80081a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081aa:	6a39      	ldr	r1, [r7, #32]
 80081ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081ae:	e841 2300 	strex	r3, r2, [r1]
 80081b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d1e5      	bne.n	8008186 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80081ba:	e002      	b.n	80081c2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80081bc:	2301      	movs	r3, #1
 80081be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80081c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80081c6:	e000      	b.n	80081ca <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80081c8:	2302      	movs	r3, #2
  }
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3730      	adds	r7, #48	@ 0x30
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}

080081d2 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 80081d2:	b580      	push	{r7, lr}
 80081d4:	b08e      	sub	sp, #56	@ 0x38
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	330c      	adds	r3, #12
 80081e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e2:	6a3b      	ldr	r3, [r7, #32]
 80081e4:	e853 3f00 	ldrex	r3, [r3]
 80081e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80081f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	330c      	adds	r3, #12
 80081f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80081fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80081fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008200:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008202:	e841 2300 	strex	r3, r2, [r1]
 8008206:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1e5      	bne.n	80081da <HAL_UART_AbortTransmit+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	695b      	ldr	r3, [r3, #20]
 8008214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008218:	2b80      	cmp	r3, #128	@ 0x80
 800821a:	d136      	bne.n	800828a <HAL_UART_AbortTransmit+0xb8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	3314      	adds	r3, #20
 8008222:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	e853 3f00 	ldrex	r3, [r3]
 800822a:	60bb      	str	r3, [r7, #8]
   return(result);
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008232:	633b      	str	r3, [r7, #48]	@ 0x30
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	3314      	adds	r3, #20
 800823a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800823c:	61ba      	str	r2, [r7, #24]
 800823e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008240:	6979      	ldr	r1, [r7, #20]
 8008242:	69ba      	ldr	r2, [r7, #24]
 8008244:	e841 2300 	strex	r3, r2, [r1]
 8008248:	613b      	str	r3, [r7, #16]
   return(result);
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d1e5      	bne.n	800821c <HAL_UART_AbortTransmit+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008254:	2b00      	cmp	r3, #0
 8008256:	d018      	beq.n	800828a <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800825c:	2200      	movs	r2, #0
 800825e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008264:	4618      	mov	r0, r3
 8008266:	f7fb f8d5 	bl	8003414 <HAL_DMA_Abort>
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d00c      	beq.n	800828a <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008274:	4618      	mov	r0, r3
 8008276:	f7fb fae9 	bl	800384c <HAL_DMA_GetError>
 800827a:	4603      	mov	r3, r0
 800827c:	2b20      	cmp	r3, #32
 800827e:	d104      	bne.n	800828a <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2210      	movs	r2, #16
 8008284:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8008286:	2303      	movs	r3, #3
 8008288:	e007      	b.n	800829a <HAL_UART_AbortTransmit+0xc8>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	84da      	strh	r2, [r3, #38]	@ 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2220      	movs	r2, #32
 8008294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8008298:	2300      	movs	r3, #0
}
 800829a:	4618      	mov	r0, r3
 800829c:	3738      	adds	r7, #56	@ 0x38
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
	...

080082a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b0ba      	sub	sp, #232	@ 0xe8
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	68db      	ldr	r3, [r3, #12]
 80082bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	695b      	ldr	r3, [r3, #20]
 80082c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80082ca:	2300      	movs	r3, #0
 80082cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80082d0:	2300      	movs	r3, #0
 80082d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80082d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082da:	f003 030f 	and.w	r3, r3, #15
 80082de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80082e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d10f      	bne.n	800830a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ee:	f003 0320 	and.w	r3, r3, #32
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d009      	beq.n	800830a <HAL_UART_IRQHandler+0x66>
 80082f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082fa:	f003 0320 	and.w	r3, r3, #32
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d003      	beq.n	800830a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f000 fda2 	bl	8008e4c <UART_Receive_IT>
      return;
 8008308:	e273      	b.n	80087f2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800830a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800830e:	2b00      	cmp	r3, #0
 8008310:	f000 80de 	beq.w	80084d0 <HAL_UART_IRQHandler+0x22c>
 8008314:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008318:	f003 0301 	and.w	r3, r3, #1
 800831c:	2b00      	cmp	r3, #0
 800831e:	d106      	bne.n	800832e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008324:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008328:	2b00      	cmp	r3, #0
 800832a:	f000 80d1 	beq.w	80084d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800832e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008332:	f003 0301 	and.w	r3, r3, #1
 8008336:	2b00      	cmp	r3, #0
 8008338:	d00b      	beq.n	8008352 <HAL_UART_IRQHandler+0xae>
 800833a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800833e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008342:	2b00      	cmp	r3, #0
 8008344:	d005      	beq.n	8008352 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800834a:	f043 0201 	orr.w	r2, r3, #1
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008356:	f003 0304 	and.w	r3, r3, #4
 800835a:	2b00      	cmp	r3, #0
 800835c:	d00b      	beq.n	8008376 <HAL_UART_IRQHandler+0xd2>
 800835e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008362:	f003 0301 	and.w	r3, r3, #1
 8008366:	2b00      	cmp	r3, #0
 8008368:	d005      	beq.n	8008376 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800836e:	f043 0202 	orr.w	r2, r3, #2
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800837a:	f003 0302 	and.w	r3, r3, #2
 800837e:	2b00      	cmp	r3, #0
 8008380:	d00b      	beq.n	800839a <HAL_UART_IRQHandler+0xf6>
 8008382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008386:	f003 0301 	and.w	r3, r3, #1
 800838a:	2b00      	cmp	r3, #0
 800838c:	d005      	beq.n	800839a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008392:	f043 0204 	orr.w	r2, r3, #4
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800839a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800839e:	f003 0308 	and.w	r3, r3, #8
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d011      	beq.n	80083ca <HAL_UART_IRQHandler+0x126>
 80083a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083aa:	f003 0320 	and.w	r3, r3, #32
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d105      	bne.n	80083be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80083b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083b6:	f003 0301 	and.w	r3, r3, #1
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d005      	beq.n	80083ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083c2:	f043 0208 	orr.w	r2, r3, #8
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	f000 820a 	beq.w	80087e8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80083d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083d8:	f003 0320 	and.w	r3, r3, #32
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d008      	beq.n	80083f2 <HAL_UART_IRQHandler+0x14e>
 80083e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083e4:	f003 0320 	and.w	r3, r3, #32
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d002      	beq.n	80083f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 fd2d 	bl	8008e4c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	695b      	ldr	r3, [r3, #20]
 80083f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083fc:	2b40      	cmp	r3, #64	@ 0x40
 80083fe:	bf0c      	ite	eq
 8008400:	2301      	moveq	r3, #1
 8008402:	2300      	movne	r3, #0
 8008404:	b2db      	uxtb	r3, r3
 8008406:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800840e:	f003 0308 	and.w	r3, r3, #8
 8008412:	2b00      	cmp	r3, #0
 8008414:	d103      	bne.n	800841e <HAL_UART_IRQHandler+0x17a>
 8008416:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800841a:	2b00      	cmp	r3, #0
 800841c:	d04f      	beq.n	80084be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f000 fc38 	bl	8008c94 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	695b      	ldr	r3, [r3, #20]
 800842a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800842e:	2b40      	cmp	r3, #64	@ 0x40
 8008430:	d141      	bne.n	80084b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	3314      	adds	r3, #20
 8008438:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800843c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008440:	e853 3f00 	ldrex	r3, [r3]
 8008444:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008448:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800844c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008450:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	3314      	adds	r3, #20
 800845a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800845e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008462:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008466:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800846a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800846e:	e841 2300 	strex	r3, r2, [r1]
 8008472:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008476:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800847a:	2b00      	cmp	r3, #0
 800847c:	d1d9      	bne.n	8008432 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008482:	2b00      	cmp	r3, #0
 8008484:	d013      	beq.n	80084ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800848a:	4a8a      	ldr	r2, [pc, #552]	@ (80086b4 <HAL_UART_IRQHandler+0x410>)
 800848c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008492:	4618      	mov	r0, r3
 8008494:	f7fb f82e 	bl	80034f4 <HAL_DMA_Abort_IT>
 8008498:	4603      	mov	r3, r0
 800849a:	2b00      	cmp	r3, #0
 800849c:	d016      	beq.n	80084cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084a4:	687a      	ldr	r2, [r7, #4]
 80084a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80084a8:	4610      	mov	r0, r2
 80084aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084ac:	e00e      	b.n	80084cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f000 f9c0 	bl	8008834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084b4:	e00a      	b.n	80084cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f000 f9bc 	bl	8008834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084bc:	e006      	b.n	80084cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 f9b8 	bl	8008834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80084ca:	e18d      	b.n	80087e8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084cc:	bf00      	nop
    return;
 80084ce:	e18b      	b.n	80087e8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	f040 8167 	bne.w	80087a8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80084da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084de:	f003 0310 	and.w	r3, r3, #16
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f000 8160 	beq.w	80087a8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80084e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084ec:	f003 0310 	and.w	r3, r3, #16
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	f000 8159 	beq.w	80087a8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80084f6:	2300      	movs	r3, #0
 80084f8:	60bb      	str	r3, [r7, #8]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	60bb      	str	r3, [r7, #8]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	60bb      	str	r3, [r7, #8]
 800850a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	695b      	ldr	r3, [r3, #20]
 8008512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008516:	2b40      	cmp	r3, #64	@ 0x40
 8008518:	f040 80ce 	bne.w	80086b8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008528:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800852c:	2b00      	cmp	r3, #0
 800852e:	f000 80a9 	beq.w	8008684 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008536:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800853a:	429a      	cmp	r2, r3
 800853c:	f080 80a2 	bcs.w	8008684 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008546:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800854c:	69db      	ldr	r3, [r3, #28]
 800854e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008552:	f000 8088 	beq.w	8008666 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	330c      	adds	r3, #12
 800855c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008560:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008564:	e853 3f00 	ldrex	r3, [r3]
 8008568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800856c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008570:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008574:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	330c      	adds	r3, #12
 800857e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008582:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008586:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800858e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008592:	e841 2300 	strex	r3, r2, [r1]
 8008596:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800859a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d1d9      	bne.n	8008556 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	3314      	adds	r3, #20
 80085a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80085ac:	e853 3f00 	ldrex	r3, [r3]
 80085b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80085b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085b4:	f023 0301 	bic.w	r3, r3, #1
 80085b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	3314      	adds	r3, #20
 80085c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80085c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80085ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80085ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80085d2:	e841 2300 	strex	r3, r2, [r1]
 80085d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80085d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1e1      	bne.n	80085a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	3314      	adds	r3, #20
 80085e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085e8:	e853 3f00 	ldrex	r3, [r3]
 80085ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80085ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	3314      	adds	r3, #20
 80085fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008602:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008604:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008606:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008608:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800860a:	e841 2300 	strex	r3, r2, [r1]
 800860e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008610:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1e3      	bne.n	80085de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2220      	movs	r2, #32
 800861a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	330c      	adds	r3, #12
 800862a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800862e:	e853 3f00 	ldrex	r3, [r3]
 8008632:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008634:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008636:	f023 0310 	bic.w	r3, r3, #16
 800863a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	330c      	adds	r3, #12
 8008644:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008648:	65ba      	str	r2, [r7, #88]	@ 0x58
 800864a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800864e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008650:	e841 2300 	strex	r3, r2, [r1]
 8008654:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008656:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008658:	2b00      	cmp	r3, #0
 800865a:	d1e3      	bne.n	8008624 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008660:	4618      	mov	r0, r3
 8008662:	f7fa fed7 	bl	8003414 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2202      	movs	r2, #2
 800866a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008674:	b29b      	uxth	r3, r3
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	b29b      	uxth	r3, r3
 800867a:	4619      	mov	r1, r3
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f004 ff4b 	bl	800d518 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008682:	e0b3      	b.n	80087ec <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008688:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800868c:	429a      	cmp	r2, r3
 800868e:	f040 80ad 	bne.w	80087ec <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008696:	69db      	ldr	r3, [r3, #28]
 8008698:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800869c:	f040 80a6 	bne.w	80087ec <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2202      	movs	r2, #2
 80086a4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80086aa:	4619      	mov	r1, r3
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f004 ff33 	bl	800d518 <HAL_UARTEx_RxEventCallback>
      return;
 80086b2:	e09b      	b.n	80087ec <HAL_UART_IRQHandler+0x548>
 80086b4:	08008d5b 	.word	0x08008d5b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	1ad3      	subs	r3, r2, r3
 80086c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f000 808e 	beq.w	80087f0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80086d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086d8:	2b00      	cmp	r3, #0
 80086da:	f000 8089 	beq.w	80087f0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	330c      	adds	r3, #12
 80086e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e8:	e853 3f00 	ldrex	r3, [r3]
 80086ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	330c      	adds	r3, #12
 80086fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008702:	647a      	str	r2, [r7, #68]	@ 0x44
 8008704:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008706:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008708:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800870a:	e841 2300 	strex	r3, r2, [r1]
 800870e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008710:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008712:	2b00      	cmp	r3, #0
 8008714:	d1e3      	bne.n	80086de <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	3314      	adds	r3, #20
 800871c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008720:	e853 3f00 	ldrex	r3, [r3]
 8008724:	623b      	str	r3, [r7, #32]
   return(result);
 8008726:	6a3b      	ldr	r3, [r7, #32]
 8008728:	f023 0301 	bic.w	r3, r3, #1
 800872c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	3314      	adds	r3, #20
 8008736:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800873a:	633a      	str	r2, [r7, #48]	@ 0x30
 800873c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008740:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008742:	e841 2300 	strex	r3, r2, [r1]
 8008746:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1e3      	bne.n	8008716 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2220      	movs	r2, #32
 8008752:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	330c      	adds	r3, #12
 8008762:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	e853 3f00 	ldrex	r3, [r3]
 800876a:	60fb      	str	r3, [r7, #12]
   return(result);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f023 0310 	bic.w	r3, r3, #16
 8008772:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	330c      	adds	r3, #12
 800877c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008780:	61fa      	str	r2, [r7, #28]
 8008782:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008784:	69b9      	ldr	r1, [r7, #24]
 8008786:	69fa      	ldr	r2, [r7, #28]
 8008788:	e841 2300 	strex	r3, r2, [r1]
 800878c:	617b      	str	r3, [r7, #20]
   return(result);
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d1e3      	bne.n	800875c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2202      	movs	r2, #2
 8008798:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800879a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800879e:	4619      	mov	r1, r3
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f004 feb9 	bl	800d518 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80087a6:	e023      	b.n	80087f0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80087a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d009      	beq.n	80087c8 <HAL_UART_IRQHandler+0x524>
 80087b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d003      	beq.n	80087c8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f000 fadb 	bl	8008d7c <UART_Transmit_IT>
    return;
 80087c6:	e014      	b.n	80087f2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80087c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d00e      	beq.n	80087f2 <HAL_UART_IRQHandler+0x54e>
 80087d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d008      	beq.n	80087f2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 fb1b 	bl	8008e1c <UART_EndTransmit_IT>
    return;
 80087e6:	e004      	b.n	80087f2 <HAL_UART_IRQHandler+0x54e>
    return;
 80087e8:	bf00      	nop
 80087ea:	e002      	b.n	80087f2 <HAL_UART_IRQHandler+0x54e>
      return;
 80087ec:	bf00      	nop
 80087ee:	e000      	b.n	80087f2 <HAL_UART_IRQHandler+0x54e>
      return;
 80087f0:	bf00      	nop
  }
}
 80087f2:	37e8      	adds	r7, #232	@ 0xe8
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}

080087f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008800:	bf00      	nop
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008814:	bf00      	nop
 8008816:	370c      	adds	r7, #12
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr

08008820 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008834:	b480      	push	{r7}
 8008836:	b083      	sub	sp, #12
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800883c:	bf00      	nop
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b09c      	sub	sp, #112	@ 0x70
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008854:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008860:	2b00      	cmp	r3, #0
 8008862:	d172      	bne.n	800894a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008864:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008866:	2200      	movs	r2, #0
 8008868:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800886a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	330c      	adds	r3, #12
 8008870:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008874:	e853 3f00 	ldrex	r3, [r3]
 8008878:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800887a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800887c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008880:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008882:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	330c      	adds	r3, #12
 8008888:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800888a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800888c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008890:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008892:	e841 2300 	strex	r3, r2, [r1]
 8008896:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008898:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800889a:	2b00      	cmp	r3, #0
 800889c:	d1e5      	bne.n	800886a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800889e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	3314      	adds	r3, #20
 80088a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a8:	e853 3f00 	ldrex	r3, [r3]
 80088ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088b0:	f023 0301 	bic.w	r3, r3, #1
 80088b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80088b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	3314      	adds	r3, #20
 80088bc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80088be:	647a      	str	r2, [r7, #68]	@ 0x44
 80088c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088c6:	e841 2300 	strex	r3, r2, [r1]
 80088ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d1e5      	bne.n	800889e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	3314      	adds	r3, #20
 80088d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088dc:	e853 3f00 	ldrex	r3, [r3]
 80088e0:	623b      	str	r3, [r7, #32]
   return(result);
 80088e2:	6a3b      	ldr	r3, [r7, #32]
 80088e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80088ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	3314      	adds	r3, #20
 80088f0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80088f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80088f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088fa:	e841 2300 	strex	r3, r2, [r1]
 80088fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008902:	2b00      	cmp	r3, #0
 8008904:	d1e5      	bne.n	80088d2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008906:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008908:	2220      	movs	r2, #32
 800890a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800890e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008912:	2b01      	cmp	r3, #1
 8008914:	d119      	bne.n	800894a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	330c      	adds	r3, #12
 800891c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	e853 3f00 	ldrex	r3, [r3]
 8008924:	60fb      	str	r3, [r7, #12]
   return(result);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f023 0310 	bic.w	r3, r3, #16
 800892c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800892e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	330c      	adds	r3, #12
 8008934:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008936:	61fa      	str	r2, [r7, #28]
 8008938:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893a:	69b9      	ldr	r1, [r7, #24]
 800893c:	69fa      	ldr	r2, [r7, #28]
 800893e:	e841 2300 	strex	r3, r2, [r1]
 8008942:	617b      	str	r3, [r7, #20]
   return(result);
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d1e5      	bne.n	8008916 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800894a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800894c:	2200      	movs	r2, #0
 800894e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008950:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008954:	2b01      	cmp	r3, #1
 8008956:	d106      	bne.n	8008966 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008958:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800895a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800895c:	4619      	mov	r1, r3
 800895e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008960:	f004 fdda 	bl	800d518 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008964:	e002      	b.n	800896c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008966:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008968:	f7ff ff50 	bl	800880c <HAL_UART_RxCpltCallback>
}
 800896c:	bf00      	nop
 800896e:	3770      	adds	r7, #112	@ 0x70
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}

08008974 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b084      	sub	sp, #16
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008980:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2201      	movs	r2, #1
 8008986:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800898c:	2b01      	cmp	r3, #1
 800898e:	d108      	bne.n	80089a2 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008994:	085b      	lsrs	r3, r3, #1
 8008996:	b29b      	uxth	r3, r3
 8008998:	4619      	mov	r1, r3
 800899a:	68f8      	ldr	r0, [r7, #12]
 800899c:	f004 fdbc 	bl	800d518 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80089a0:	e002      	b.n	80089a8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80089a2:	68f8      	ldr	r0, [r7, #12]
 80089a4:	f7ff ff3c 	bl	8008820 <HAL_UART_RxHalfCpltCallback>
}
 80089a8:	bf00      	nop
 80089aa:	3710      	adds	r7, #16
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b084      	sub	sp, #16
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80089b8:	2300      	movs	r3, #0
 80089ba:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089c0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	695b      	ldr	r3, [r3, #20]
 80089c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089cc:	2b80      	cmp	r3, #128	@ 0x80
 80089ce:	bf0c      	ite	eq
 80089d0:	2301      	moveq	r3, #1
 80089d2:	2300      	movne	r3, #0
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089de:	b2db      	uxtb	r3, r3
 80089e0:	2b21      	cmp	r3, #33	@ 0x21
 80089e2:	d108      	bne.n	80089f6 <UART_DMAError+0x46>
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d005      	beq.n	80089f6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	2200      	movs	r2, #0
 80089ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80089f0:	68b8      	ldr	r0, [r7, #8]
 80089f2:	f000 f927 	bl	8008c44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	695b      	ldr	r3, [r3, #20]
 80089fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a00:	2b40      	cmp	r3, #64	@ 0x40
 8008a02:	bf0c      	ite	eq
 8008a04:	2301      	moveq	r3, #1
 8008a06:	2300      	movne	r3, #0
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	2b22      	cmp	r3, #34	@ 0x22
 8008a16:	d108      	bne.n	8008a2a <UART_DMAError+0x7a>
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d005      	beq.n	8008a2a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	2200      	movs	r2, #0
 8008a22:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008a24:	68b8      	ldr	r0, [r7, #8]
 8008a26:	f000 f935 	bl	8008c94 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a2e:	f043 0210 	orr.w	r2, r3, #16
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a36:	68b8      	ldr	r0, [r7, #8]
 8008a38:	f7ff fefc 	bl	8008834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a3c:	bf00      	nop
 8008a3e:	3710      	adds	r7, #16
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}

08008a44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b086      	sub	sp, #24
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	603b      	str	r3, [r7, #0]
 8008a50:	4613      	mov	r3, r2
 8008a52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a54:	e03b      	b.n	8008ace <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a56:	6a3b      	ldr	r3, [r7, #32]
 8008a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a5c:	d037      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a5e:	f7f9 feab 	bl	80027b8 <HAL_GetTick>
 8008a62:	4602      	mov	r2, r0
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	1ad3      	subs	r3, r2, r3
 8008a68:	6a3a      	ldr	r2, [r7, #32]
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d302      	bcc.n	8008a74 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a6e:	6a3b      	ldr	r3, [r7, #32]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d101      	bne.n	8008a78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a74:	2303      	movs	r3, #3
 8008a76:	e03a      	b.n	8008aee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	68db      	ldr	r3, [r3, #12]
 8008a7e:	f003 0304 	and.w	r3, r3, #4
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d023      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0x8a>
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	2b80      	cmp	r3, #128	@ 0x80
 8008a8a:	d020      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0x8a>
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	2b40      	cmp	r3, #64	@ 0x40
 8008a90:	d01d      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f003 0308 	and.w	r3, r3, #8
 8008a9c:	2b08      	cmp	r3, #8
 8008a9e:	d116      	bne.n	8008ace <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	617b      	str	r3, [r7, #20]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	617b      	str	r3, [r7, #20]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	617b      	str	r3, [r7, #20]
 8008ab4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ab6:	68f8      	ldr	r0, [r7, #12]
 8008ab8:	f000 f8ec 	bl	8008c94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2208      	movs	r2, #8
 8008ac0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	e00f      	b.n	8008aee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	681a      	ldr	r2, [r3, #0]
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	4013      	ands	r3, r2
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	bf0c      	ite	eq
 8008ade:	2301      	moveq	r3, #1
 8008ae0:	2300      	movne	r3, #0
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	79fb      	ldrb	r3, [r7, #7]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d0b4      	beq.n	8008a56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3718      	adds	r7, #24
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}
	...

08008af8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b098      	sub	sp, #96	@ 0x60
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	60f8      	str	r0, [r7, #12]
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	4613      	mov	r3, r2
 8008b04:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008b06:	68ba      	ldr	r2, [r7, #8]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	88fa      	ldrh	r2, [r7, #6]
 8008b10:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2200      	movs	r2, #0
 8008b16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2222      	movs	r2, #34	@ 0x22
 8008b1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b24:	4a44      	ldr	r2, [pc, #272]	@ (8008c38 <UART_Start_Receive_DMA+0x140>)
 8008b26:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b2c:	4a43      	ldr	r2, [pc, #268]	@ (8008c3c <UART_Start_Receive_DMA+0x144>)
 8008b2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b34:	4a42      	ldr	r2, [pc, #264]	@ (8008c40 <UART_Start_Receive_DMA+0x148>)
 8008b36:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008b40:	f107 0308 	add.w	r3, r7, #8
 8008b44:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	3304      	adds	r3, #4
 8008b50:	4619      	mov	r1, r3
 8008b52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	88fb      	ldrh	r3, [r7, #6]
 8008b58:	f7fa fc04 	bl	8003364 <HAL_DMA_Start_IT>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d008      	beq.n	8008b74 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2210      	movs	r2, #16
 8008b66:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2220      	movs	r2, #32
 8008b6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	e05d      	b.n	8008c30 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008b74:	2300      	movs	r3, #0
 8008b76:	613b      	str	r3, [r7, #16]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	613b      	str	r3, [r7, #16]
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	613b      	str	r3, [r7, #16]
 8008b88:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	691b      	ldr	r3, [r3, #16]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d019      	beq.n	8008bc6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	330c      	adds	r3, #12
 8008b98:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b9c:	e853 3f00 	ldrex	r3, [r3]
 8008ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ba4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ba8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	330c      	adds	r3, #12
 8008bb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008bb2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008bb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008bba:	e841 2300 	strex	r3, r2, [r1]
 8008bbe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008bc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d1e5      	bne.n	8008b92 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	3314      	adds	r3, #20
 8008bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bd0:	e853 3f00 	ldrex	r3, [r3]
 8008bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd8:	f043 0301 	orr.w	r3, r3, #1
 8008bdc:	657b      	str	r3, [r7, #84]	@ 0x54
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	3314      	adds	r3, #20
 8008be4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008be6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008be8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008bec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008bee:	e841 2300 	strex	r3, r2, [r1]
 8008bf2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d1e5      	bne.n	8008bc6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	3314      	adds	r3, #20
 8008c00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c02:	69bb      	ldr	r3, [r7, #24]
 8008c04:	e853 3f00 	ldrex	r3, [r3]
 8008c08:	617b      	str	r3, [r7, #20]
   return(result);
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c10:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	3314      	adds	r3, #20
 8008c18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008c1a:	627a      	str	r2, [r7, #36]	@ 0x24
 8008c1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c1e:	6a39      	ldr	r1, [r7, #32]
 8008c20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c22:	e841 2300 	strex	r3, r2, [r1]
 8008c26:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d1e5      	bne.n	8008bfa <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8008c2e:	2300      	movs	r3, #0
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3760      	adds	r7, #96	@ 0x60
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}
 8008c38:	08008849 	.word	0x08008849
 8008c3c:	08008975 	.word	0x08008975
 8008c40:	080089b1 	.word	0x080089b1

08008c44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008c44:	b480      	push	{r7}
 8008c46:	b089      	sub	sp, #36	@ 0x24
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	330c      	adds	r3, #12
 8008c52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	e853 3f00 	ldrex	r3, [r3]
 8008c5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008c62:	61fb      	str	r3, [r7, #28]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	330c      	adds	r3, #12
 8008c6a:	69fa      	ldr	r2, [r7, #28]
 8008c6c:	61ba      	str	r2, [r7, #24]
 8008c6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c70:	6979      	ldr	r1, [r7, #20]
 8008c72:	69ba      	ldr	r2, [r7, #24]
 8008c74:	e841 2300 	strex	r3, r2, [r1]
 8008c78:	613b      	str	r3, [r7, #16]
   return(result);
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d1e5      	bne.n	8008c4c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2220      	movs	r2, #32
 8008c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008c88:	bf00      	nop
 8008c8a:	3724      	adds	r7, #36	@ 0x24
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr

08008c94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b095      	sub	sp, #84	@ 0x54
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	330c      	adds	r3, #12
 8008ca2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ca6:	e853 3f00 	ldrex	r3, [r3]
 8008caa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	330c      	adds	r3, #12
 8008cba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008cbc:	643a      	str	r2, [r7, #64]	@ 0x40
 8008cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008cc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008cc4:	e841 2300 	strex	r3, r2, [r1]
 8008cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d1e5      	bne.n	8008c9c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	3314      	adds	r3, #20
 8008cd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd8:	6a3b      	ldr	r3, [r7, #32]
 8008cda:	e853 3f00 	ldrex	r3, [r3]
 8008cde:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ce0:	69fb      	ldr	r3, [r7, #28]
 8008ce2:	f023 0301 	bic.w	r3, r3, #1
 8008ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	3314      	adds	r3, #20
 8008cee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cf0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008cf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cf8:	e841 2300 	strex	r3, r2, [r1]
 8008cfc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d1e5      	bne.n	8008cd0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d119      	bne.n	8008d40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	330c      	adds	r3, #12
 8008d12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	e853 3f00 	ldrex	r3, [r3]
 8008d1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	f023 0310 	bic.w	r3, r3, #16
 8008d22:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	330c      	adds	r3, #12
 8008d2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d2c:	61ba      	str	r2, [r7, #24]
 8008d2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d30:	6979      	ldr	r1, [r7, #20]
 8008d32:	69ba      	ldr	r2, [r7, #24]
 8008d34:	e841 2300 	strex	r3, r2, [r1]
 8008d38:	613b      	str	r3, [r7, #16]
   return(result);
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d1e5      	bne.n	8008d0c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2220      	movs	r2, #32
 8008d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008d4e:	bf00      	nop
 8008d50:	3754      	adds	r7, #84	@ 0x54
 8008d52:	46bd      	mov	sp, r7
 8008d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d58:	4770      	bx	lr

08008d5a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d5a:	b580      	push	{r7, lr}
 8008d5c:	b084      	sub	sp, #16
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d66:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d6e:	68f8      	ldr	r0, [r7, #12]
 8008d70:	f7ff fd60 	bl	8008834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d74:	bf00      	nop
 8008d76:	3710      	adds	r7, #16
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}

08008d7c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b085      	sub	sp, #20
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d8a:	b2db      	uxtb	r3, r3
 8008d8c:	2b21      	cmp	r3, #33	@ 0x21
 8008d8e:	d13e      	bne.n	8008e0e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	689b      	ldr	r3, [r3, #8]
 8008d94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d98:	d114      	bne.n	8008dc4 <UART_Transmit_IT+0x48>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	691b      	ldr	r3, [r3, #16]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d110      	bne.n	8008dc4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a1b      	ldr	r3, [r3, #32]
 8008da6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	881b      	ldrh	r3, [r3, #0]
 8008dac:	461a      	mov	r2, r3
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008db6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6a1b      	ldr	r3, [r3, #32]
 8008dbc:	1c9a      	adds	r2, r3, #2
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	621a      	str	r2, [r3, #32]
 8008dc2:	e008      	b.n	8008dd6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6a1b      	ldr	r3, [r3, #32]
 8008dc8:	1c59      	adds	r1, r3, #1
 8008dca:	687a      	ldr	r2, [r7, #4]
 8008dcc:	6211      	str	r1, [r2, #32]
 8008dce:	781a      	ldrb	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	687a      	ldr	r2, [r7, #4]
 8008de2:	4619      	mov	r1, r3
 8008de4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d10f      	bne.n	8008e0a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68da      	ldr	r2, [r3, #12]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008df8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	68da      	ldr	r2, [r3, #12]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e08:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	e000      	b.n	8008e10 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e0e:	2302      	movs	r3, #2
  }
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	3714      	adds	r7, #20
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b082      	sub	sp, #8
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68da      	ldr	r2, [r3, #12]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e32:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2220      	movs	r2, #32
 8008e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f7ff fcdb 	bl	80087f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3708      	adds	r7, #8
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b08c      	sub	sp, #48	@ 0x30
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008e54:	2300      	movs	r3, #0
 8008e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	2b22      	cmp	r3, #34	@ 0x22
 8008e66:	f040 80aa 	bne.w	8008fbe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e72:	d115      	bne.n	8008ea0 <UART_Receive_IT+0x54>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	691b      	ldr	r3, [r3, #16]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d111      	bne.n	8008ea0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e80:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e8e:	b29a      	uxth	r2, r3
 8008e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e92:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e98:	1c9a      	adds	r2, r3, #2
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	629a      	str	r2, [r3, #40]	@ 0x28
 8008e9e:	e024      	b.n	8008eea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008eae:	d007      	beq.n	8008ec0 <UART_Receive_IT+0x74>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d10a      	bne.n	8008ece <UART_Receive_IT+0x82>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	691b      	ldr	r3, [r3, #16]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d106      	bne.n	8008ece <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	b2da      	uxtb	r2, r3
 8008ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eca:	701a      	strb	r2, [r3, #0]
 8008ecc:	e008      	b.n	8008ee0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008eda:	b2da      	uxtb	r2, r3
 8008edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ede:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ee4:	1c5a      	adds	r2, r3, #1
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	3b01      	subs	r3, #1
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d15d      	bne.n	8008fba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	68da      	ldr	r2, [r3, #12]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f022 0220 	bic.w	r2, r2, #32
 8008f0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	68da      	ldr	r2, [r3, #12]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008f1c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	695a      	ldr	r2, [r3, #20]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f022 0201 	bic.w	r2, r2, #1
 8008f2c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2220      	movs	r2, #32
 8008f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f40:	2b01      	cmp	r3, #1
 8008f42:	d135      	bne.n	8008fb0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2200      	movs	r2, #0
 8008f48:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	330c      	adds	r3, #12
 8008f50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	e853 3f00 	ldrex	r3, [r3]
 8008f58:	613b      	str	r3, [r7, #16]
   return(result);
 8008f5a:	693b      	ldr	r3, [r7, #16]
 8008f5c:	f023 0310 	bic.w	r3, r3, #16
 8008f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	330c      	adds	r3, #12
 8008f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f6a:	623a      	str	r2, [r7, #32]
 8008f6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6e:	69f9      	ldr	r1, [r7, #28]
 8008f70:	6a3a      	ldr	r2, [r7, #32]
 8008f72:	e841 2300 	strex	r3, r2, [r1]
 8008f76:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f78:	69bb      	ldr	r3, [r7, #24]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d1e5      	bne.n	8008f4a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f003 0310 	and.w	r3, r3, #16
 8008f88:	2b10      	cmp	r3, #16
 8008f8a:	d10a      	bne.n	8008fa2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	60fb      	str	r3, [r7, #12]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	60fb      	str	r3, [r7, #12]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	60fb      	str	r3, [r7, #12]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f004 fab5 	bl	800d518 <HAL_UARTEx_RxEventCallback>
 8008fae:	e002      	b.n	8008fb6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f7ff fc2b 	bl	800880c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	e002      	b.n	8008fc0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	e000      	b.n	8008fc0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008fbe:	2302      	movs	r3, #2
  }
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3730      	adds	r7, #48	@ 0x30
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fcc:	b0c0      	sub	sp, #256	@ 0x100
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	691b      	ldr	r3, [r3, #16]
 8008fdc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe4:	68d9      	ldr	r1, [r3, #12]
 8008fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	ea40 0301 	orr.w	r3, r0, r1
 8008ff0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff6:	689a      	ldr	r2, [r3, #8]
 8008ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ffc:	691b      	ldr	r3, [r3, #16]
 8008ffe:	431a      	orrs	r2, r3
 8009000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009004:	695b      	ldr	r3, [r3, #20]
 8009006:	431a      	orrs	r2, r3
 8009008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800900c:	69db      	ldr	r3, [r3, #28]
 800900e:	4313      	orrs	r3, r2
 8009010:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009020:	f021 010c 	bic.w	r1, r1, #12
 8009024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009028:	681a      	ldr	r2, [r3, #0]
 800902a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800902e:	430b      	orrs	r3, r1
 8009030:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	695b      	ldr	r3, [r3, #20]
 800903a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800903e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009042:	6999      	ldr	r1, [r3, #24]
 8009044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	ea40 0301 	orr.w	r3, r0, r1
 800904e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	4b8f      	ldr	r3, [pc, #572]	@ (8009294 <UART_SetConfig+0x2cc>)
 8009058:	429a      	cmp	r2, r3
 800905a:	d005      	beq.n	8009068 <UART_SetConfig+0xa0>
 800905c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	4b8d      	ldr	r3, [pc, #564]	@ (8009298 <UART_SetConfig+0x2d0>)
 8009064:	429a      	cmp	r2, r3
 8009066:	d104      	bne.n	8009072 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009068:	f7fe fa3c 	bl	80074e4 <HAL_RCC_GetPCLK2Freq>
 800906c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009070:	e003      	b.n	800907a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009072:	f7fe fa23 	bl	80074bc <HAL_RCC_GetPCLK1Freq>
 8009076:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800907a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800907e:	69db      	ldr	r3, [r3, #28]
 8009080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009084:	f040 810c 	bne.w	80092a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009088:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800908c:	2200      	movs	r2, #0
 800908e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009092:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009096:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800909a:	4622      	mov	r2, r4
 800909c:	462b      	mov	r3, r5
 800909e:	1891      	adds	r1, r2, r2
 80090a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80090a2:	415b      	adcs	r3, r3
 80090a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80090aa:	4621      	mov	r1, r4
 80090ac:	eb12 0801 	adds.w	r8, r2, r1
 80090b0:	4629      	mov	r1, r5
 80090b2:	eb43 0901 	adc.w	r9, r3, r1
 80090b6:	f04f 0200 	mov.w	r2, #0
 80090ba:	f04f 0300 	mov.w	r3, #0
 80090be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80090c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80090c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80090ca:	4690      	mov	r8, r2
 80090cc:	4699      	mov	r9, r3
 80090ce:	4623      	mov	r3, r4
 80090d0:	eb18 0303 	adds.w	r3, r8, r3
 80090d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80090d8:	462b      	mov	r3, r5
 80090da:	eb49 0303 	adc.w	r3, r9, r3
 80090de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80090e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80090ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80090f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80090f6:	460b      	mov	r3, r1
 80090f8:	18db      	adds	r3, r3, r3
 80090fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80090fc:	4613      	mov	r3, r2
 80090fe:	eb42 0303 	adc.w	r3, r2, r3
 8009102:	657b      	str	r3, [r7, #84]	@ 0x54
 8009104:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009108:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800910c:	f7f7 fdbc 	bl	8000c88 <__aeabi_uldivmod>
 8009110:	4602      	mov	r2, r0
 8009112:	460b      	mov	r3, r1
 8009114:	4b61      	ldr	r3, [pc, #388]	@ (800929c <UART_SetConfig+0x2d4>)
 8009116:	fba3 2302 	umull	r2, r3, r3, r2
 800911a:	095b      	lsrs	r3, r3, #5
 800911c:	011c      	lsls	r4, r3, #4
 800911e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009122:	2200      	movs	r2, #0
 8009124:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009128:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800912c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009130:	4642      	mov	r2, r8
 8009132:	464b      	mov	r3, r9
 8009134:	1891      	adds	r1, r2, r2
 8009136:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009138:	415b      	adcs	r3, r3
 800913a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800913c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009140:	4641      	mov	r1, r8
 8009142:	eb12 0a01 	adds.w	sl, r2, r1
 8009146:	4649      	mov	r1, r9
 8009148:	eb43 0b01 	adc.w	fp, r3, r1
 800914c:	f04f 0200 	mov.w	r2, #0
 8009150:	f04f 0300 	mov.w	r3, #0
 8009154:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009158:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800915c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009160:	4692      	mov	sl, r2
 8009162:	469b      	mov	fp, r3
 8009164:	4643      	mov	r3, r8
 8009166:	eb1a 0303 	adds.w	r3, sl, r3
 800916a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800916e:	464b      	mov	r3, r9
 8009170:	eb4b 0303 	adc.w	r3, fp, r3
 8009174:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009184:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009188:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800918c:	460b      	mov	r3, r1
 800918e:	18db      	adds	r3, r3, r3
 8009190:	643b      	str	r3, [r7, #64]	@ 0x40
 8009192:	4613      	mov	r3, r2
 8009194:	eb42 0303 	adc.w	r3, r2, r3
 8009198:	647b      	str	r3, [r7, #68]	@ 0x44
 800919a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800919e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80091a2:	f7f7 fd71 	bl	8000c88 <__aeabi_uldivmod>
 80091a6:	4602      	mov	r2, r0
 80091a8:	460b      	mov	r3, r1
 80091aa:	4611      	mov	r1, r2
 80091ac:	4b3b      	ldr	r3, [pc, #236]	@ (800929c <UART_SetConfig+0x2d4>)
 80091ae:	fba3 2301 	umull	r2, r3, r3, r1
 80091b2:	095b      	lsrs	r3, r3, #5
 80091b4:	2264      	movs	r2, #100	@ 0x64
 80091b6:	fb02 f303 	mul.w	r3, r2, r3
 80091ba:	1acb      	subs	r3, r1, r3
 80091bc:	00db      	lsls	r3, r3, #3
 80091be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80091c2:	4b36      	ldr	r3, [pc, #216]	@ (800929c <UART_SetConfig+0x2d4>)
 80091c4:	fba3 2302 	umull	r2, r3, r3, r2
 80091c8:	095b      	lsrs	r3, r3, #5
 80091ca:	005b      	lsls	r3, r3, #1
 80091cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80091d0:	441c      	add	r4, r3
 80091d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091d6:	2200      	movs	r2, #0
 80091d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80091dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80091e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80091e4:	4642      	mov	r2, r8
 80091e6:	464b      	mov	r3, r9
 80091e8:	1891      	adds	r1, r2, r2
 80091ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80091ec:	415b      	adcs	r3, r3
 80091ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80091f4:	4641      	mov	r1, r8
 80091f6:	1851      	adds	r1, r2, r1
 80091f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80091fa:	4649      	mov	r1, r9
 80091fc:	414b      	adcs	r3, r1
 80091fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009200:	f04f 0200 	mov.w	r2, #0
 8009204:	f04f 0300 	mov.w	r3, #0
 8009208:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800920c:	4659      	mov	r1, fp
 800920e:	00cb      	lsls	r3, r1, #3
 8009210:	4651      	mov	r1, sl
 8009212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009216:	4651      	mov	r1, sl
 8009218:	00ca      	lsls	r2, r1, #3
 800921a:	4610      	mov	r0, r2
 800921c:	4619      	mov	r1, r3
 800921e:	4603      	mov	r3, r0
 8009220:	4642      	mov	r2, r8
 8009222:	189b      	adds	r3, r3, r2
 8009224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009228:	464b      	mov	r3, r9
 800922a:	460a      	mov	r2, r1
 800922c:	eb42 0303 	adc.w	r3, r2, r3
 8009230:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009240:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009244:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009248:	460b      	mov	r3, r1
 800924a:	18db      	adds	r3, r3, r3
 800924c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800924e:	4613      	mov	r3, r2
 8009250:	eb42 0303 	adc.w	r3, r2, r3
 8009254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009256:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800925a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800925e:	f7f7 fd13 	bl	8000c88 <__aeabi_uldivmod>
 8009262:	4602      	mov	r2, r0
 8009264:	460b      	mov	r3, r1
 8009266:	4b0d      	ldr	r3, [pc, #52]	@ (800929c <UART_SetConfig+0x2d4>)
 8009268:	fba3 1302 	umull	r1, r3, r3, r2
 800926c:	095b      	lsrs	r3, r3, #5
 800926e:	2164      	movs	r1, #100	@ 0x64
 8009270:	fb01 f303 	mul.w	r3, r1, r3
 8009274:	1ad3      	subs	r3, r2, r3
 8009276:	00db      	lsls	r3, r3, #3
 8009278:	3332      	adds	r3, #50	@ 0x32
 800927a:	4a08      	ldr	r2, [pc, #32]	@ (800929c <UART_SetConfig+0x2d4>)
 800927c:	fba2 2303 	umull	r2, r3, r2, r3
 8009280:	095b      	lsrs	r3, r3, #5
 8009282:	f003 0207 	and.w	r2, r3, #7
 8009286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4422      	add	r2, r4
 800928e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009290:	e106      	b.n	80094a0 <UART_SetConfig+0x4d8>
 8009292:	bf00      	nop
 8009294:	40011000 	.word	0x40011000
 8009298:	40011400 	.word	0x40011400
 800929c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80092a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092a4:	2200      	movs	r2, #0
 80092a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80092aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80092ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80092b2:	4642      	mov	r2, r8
 80092b4:	464b      	mov	r3, r9
 80092b6:	1891      	adds	r1, r2, r2
 80092b8:	6239      	str	r1, [r7, #32]
 80092ba:	415b      	adcs	r3, r3
 80092bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80092be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80092c2:	4641      	mov	r1, r8
 80092c4:	1854      	adds	r4, r2, r1
 80092c6:	4649      	mov	r1, r9
 80092c8:	eb43 0501 	adc.w	r5, r3, r1
 80092cc:	f04f 0200 	mov.w	r2, #0
 80092d0:	f04f 0300 	mov.w	r3, #0
 80092d4:	00eb      	lsls	r3, r5, #3
 80092d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80092da:	00e2      	lsls	r2, r4, #3
 80092dc:	4614      	mov	r4, r2
 80092de:	461d      	mov	r5, r3
 80092e0:	4643      	mov	r3, r8
 80092e2:	18e3      	adds	r3, r4, r3
 80092e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80092e8:	464b      	mov	r3, r9
 80092ea:	eb45 0303 	adc.w	r3, r5, r3
 80092ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	2200      	movs	r2, #0
 80092fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80092fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009302:	f04f 0200 	mov.w	r2, #0
 8009306:	f04f 0300 	mov.w	r3, #0
 800930a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800930e:	4629      	mov	r1, r5
 8009310:	008b      	lsls	r3, r1, #2
 8009312:	4621      	mov	r1, r4
 8009314:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009318:	4621      	mov	r1, r4
 800931a:	008a      	lsls	r2, r1, #2
 800931c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009320:	f7f7 fcb2 	bl	8000c88 <__aeabi_uldivmod>
 8009324:	4602      	mov	r2, r0
 8009326:	460b      	mov	r3, r1
 8009328:	4b60      	ldr	r3, [pc, #384]	@ (80094ac <UART_SetConfig+0x4e4>)
 800932a:	fba3 2302 	umull	r2, r3, r3, r2
 800932e:	095b      	lsrs	r3, r3, #5
 8009330:	011c      	lsls	r4, r3, #4
 8009332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009336:	2200      	movs	r2, #0
 8009338:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800933c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009340:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009344:	4642      	mov	r2, r8
 8009346:	464b      	mov	r3, r9
 8009348:	1891      	adds	r1, r2, r2
 800934a:	61b9      	str	r1, [r7, #24]
 800934c:	415b      	adcs	r3, r3
 800934e:	61fb      	str	r3, [r7, #28]
 8009350:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009354:	4641      	mov	r1, r8
 8009356:	1851      	adds	r1, r2, r1
 8009358:	6139      	str	r1, [r7, #16]
 800935a:	4649      	mov	r1, r9
 800935c:	414b      	adcs	r3, r1
 800935e:	617b      	str	r3, [r7, #20]
 8009360:	f04f 0200 	mov.w	r2, #0
 8009364:	f04f 0300 	mov.w	r3, #0
 8009368:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800936c:	4659      	mov	r1, fp
 800936e:	00cb      	lsls	r3, r1, #3
 8009370:	4651      	mov	r1, sl
 8009372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009376:	4651      	mov	r1, sl
 8009378:	00ca      	lsls	r2, r1, #3
 800937a:	4610      	mov	r0, r2
 800937c:	4619      	mov	r1, r3
 800937e:	4603      	mov	r3, r0
 8009380:	4642      	mov	r2, r8
 8009382:	189b      	adds	r3, r3, r2
 8009384:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009388:	464b      	mov	r3, r9
 800938a:	460a      	mov	r2, r1
 800938c:	eb42 0303 	adc.w	r3, r2, r3
 8009390:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009398:	685b      	ldr	r3, [r3, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800939e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80093a0:	f04f 0200 	mov.w	r2, #0
 80093a4:	f04f 0300 	mov.w	r3, #0
 80093a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80093ac:	4649      	mov	r1, r9
 80093ae:	008b      	lsls	r3, r1, #2
 80093b0:	4641      	mov	r1, r8
 80093b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093b6:	4641      	mov	r1, r8
 80093b8:	008a      	lsls	r2, r1, #2
 80093ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80093be:	f7f7 fc63 	bl	8000c88 <__aeabi_uldivmod>
 80093c2:	4602      	mov	r2, r0
 80093c4:	460b      	mov	r3, r1
 80093c6:	4611      	mov	r1, r2
 80093c8:	4b38      	ldr	r3, [pc, #224]	@ (80094ac <UART_SetConfig+0x4e4>)
 80093ca:	fba3 2301 	umull	r2, r3, r3, r1
 80093ce:	095b      	lsrs	r3, r3, #5
 80093d0:	2264      	movs	r2, #100	@ 0x64
 80093d2:	fb02 f303 	mul.w	r3, r2, r3
 80093d6:	1acb      	subs	r3, r1, r3
 80093d8:	011b      	lsls	r3, r3, #4
 80093da:	3332      	adds	r3, #50	@ 0x32
 80093dc:	4a33      	ldr	r2, [pc, #204]	@ (80094ac <UART_SetConfig+0x4e4>)
 80093de:	fba2 2303 	umull	r2, r3, r2, r3
 80093e2:	095b      	lsrs	r3, r3, #5
 80093e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80093e8:	441c      	add	r4, r3
 80093ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093ee:	2200      	movs	r2, #0
 80093f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80093f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80093f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80093f8:	4642      	mov	r2, r8
 80093fa:	464b      	mov	r3, r9
 80093fc:	1891      	adds	r1, r2, r2
 80093fe:	60b9      	str	r1, [r7, #8]
 8009400:	415b      	adcs	r3, r3
 8009402:	60fb      	str	r3, [r7, #12]
 8009404:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009408:	4641      	mov	r1, r8
 800940a:	1851      	adds	r1, r2, r1
 800940c:	6039      	str	r1, [r7, #0]
 800940e:	4649      	mov	r1, r9
 8009410:	414b      	adcs	r3, r1
 8009412:	607b      	str	r3, [r7, #4]
 8009414:	f04f 0200 	mov.w	r2, #0
 8009418:	f04f 0300 	mov.w	r3, #0
 800941c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009420:	4659      	mov	r1, fp
 8009422:	00cb      	lsls	r3, r1, #3
 8009424:	4651      	mov	r1, sl
 8009426:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800942a:	4651      	mov	r1, sl
 800942c:	00ca      	lsls	r2, r1, #3
 800942e:	4610      	mov	r0, r2
 8009430:	4619      	mov	r1, r3
 8009432:	4603      	mov	r3, r0
 8009434:	4642      	mov	r2, r8
 8009436:	189b      	adds	r3, r3, r2
 8009438:	66bb      	str	r3, [r7, #104]	@ 0x68
 800943a:	464b      	mov	r3, r9
 800943c:	460a      	mov	r2, r1
 800943e:	eb42 0303 	adc.w	r3, r2, r3
 8009442:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	2200      	movs	r2, #0
 800944c:	663b      	str	r3, [r7, #96]	@ 0x60
 800944e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009450:	f04f 0200 	mov.w	r2, #0
 8009454:	f04f 0300 	mov.w	r3, #0
 8009458:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800945c:	4649      	mov	r1, r9
 800945e:	008b      	lsls	r3, r1, #2
 8009460:	4641      	mov	r1, r8
 8009462:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009466:	4641      	mov	r1, r8
 8009468:	008a      	lsls	r2, r1, #2
 800946a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800946e:	f7f7 fc0b 	bl	8000c88 <__aeabi_uldivmod>
 8009472:	4602      	mov	r2, r0
 8009474:	460b      	mov	r3, r1
 8009476:	4b0d      	ldr	r3, [pc, #52]	@ (80094ac <UART_SetConfig+0x4e4>)
 8009478:	fba3 1302 	umull	r1, r3, r3, r2
 800947c:	095b      	lsrs	r3, r3, #5
 800947e:	2164      	movs	r1, #100	@ 0x64
 8009480:	fb01 f303 	mul.w	r3, r1, r3
 8009484:	1ad3      	subs	r3, r2, r3
 8009486:	011b      	lsls	r3, r3, #4
 8009488:	3332      	adds	r3, #50	@ 0x32
 800948a:	4a08      	ldr	r2, [pc, #32]	@ (80094ac <UART_SetConfig+0x4e4>)
 800948c:	fba2 2303 	umull	r2, r3, r2, r3
 8009490:	095b      	lsrs	r3, r3, #5
 8009492:	f003 020f 	and.w	r2, r3, #15
 8009496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4422      	add	r2, r4
 800949e:	609a      	str	r2, [r3, #8]
}
 80094a0:	bf00      	nop
 80094a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80094a6:	46bd      	mov	sp, r7
 80094a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094ac:	51eb851f 	.word	0x51eb851f

080094b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80094b0:	b084      	sub	sp, #16
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b084      	sub	sp, #16
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	6078      	str	r0, [r7, #4]
 80094ba:	f107 001c 	add.w	r0, r7, #28
 80094be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094c2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d123      	bne.n	8009512 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	68db      	ldr	r3, [r3, #12]
 80094da:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80094de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094e2:	687a      	ldr	r2, [r7, #4]
 80094e4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80094f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d105      	bne.n	8009506 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	68db      	ldr	r3, [r3, #12]
 80094fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 f9dc 	bl	80098c4 <USB_CoreReset>
 800950c:	4603      	mov	r3, r0
 800950e:	73fb      	strb	r3, [r7, #15]
 8009510:	e01b      	b.n	800954a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	68db      	ldr	r3, [r3, #12]
 8009516:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f000 f9d0 	bl	80098c4 <USB_CoreReset>
 8009524:	4603      	mov	r3, r0
 8009526:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009528:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800952c:	2b00      	cmp	r3, #0
 800952e:	d106      	bne.n	800953e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009534:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	639a      	str	r2, [r3, #56]	@ 0x38
 800953c:	e005      	b.n	800954a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009542:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800954a:	7fbb      	ldrb	r3, [r7, #30]
 800954c:	2b01      	cmp	r3, #1
 800954e:	d10b      	bne.n	8009568 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	f043 0206 	orr.w	r2, r3, #6
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	f043 0220 	orr.w	r2, r3, #32
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009568:	7bfb      	ldrb	r3, [r7, #15]
}
 800956a:	4618      	mov	r0, r3
 800956c:	3710      	adds	r7, #16
 800956e:	46bd      	mov	sp, r7
 8009570:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009574:	b004      	add	sp, #16
 8009576:	4770      	bx	lr

08009578 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009578:	b480      	push	{r7}
 800957a:	b083      	sub	sp, #12
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	f043 0201 	orr.w	r2, r3, #1
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800958c:	2300      	movs	r3, #0
}
 800958e:	4618      	mov	r0, r3
 8009590:	370c      	adds	r7, #12
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800959a:	b480      	push	{r7}
 800959c:	b083      	sub	sp, #12
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	689b      	ldr	r3, [r3, #8]
 80095a6:	f023 0201 	bic.w	r2, r3, #1
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80095ae:	2300      	movs	r3, #0
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	370c      	adds	r7, #12
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr

080095bc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b084      	sub	sp, #16
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
 80095c4:	460b      	mov	r3, r1
 80095c6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80095c8:	2300      	movs	r3, #0
 80095ca:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	68db      	ldr	r3, [r3, #12]
 80095d0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80095d8:	78fb      	ldrb	r3, [r7, #3]
 80095da:	2b01      	cmp	r3, #1
 80095dc:	d115      	bne.n	800960a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	68db      	ldr	r3, [r3, #12]
 80095e2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80095ea:	200a      	movs	r0, #10
 80095ec:	f7f9 f8f0 	bl	80027d0 <HAL_Delay>
      ms += 10U;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	330a      	adds	r3, #10
 80095f4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f000 f956 	bl	80098a8 <USB_GetMode>
 80095fc:	4603      	mov	r3, r0
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d01e      	beq.n	8009640 <USB_SetCurrentMode+0x84>
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2bc7      	cmp	r3, #199	@ 0xc7
 8009606:	d9f0      	bls.n	80095ea <USB_SetCurrentMode+0x2e>
 8009608:	e01a      	b.n	8009640 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800960a:	78fb      	ldrb	r3, [r7, #3]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d115      	bne.n	800963c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	68db      	ldr	r3, [r3, #12]
 8009614:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800961c:	200a      	movs	r0, #10
 800961e:	f7f9 f8d7 	bl	80027d0 <HAL_Delay>
      ms += 10U;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	330a      	adds	r3, #10
 8009626:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f000 f93d 	bl	80098a8 <USB_GetMode>
 800962e:	4603      	mov	r3, r0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d005      	beq.n	8009640 <USB_SetCurrentMode+0x84>
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	2bc7      	cmp	r3, #199	@ 0xc7
 8009638:	d9f0      	bls.n	800961c <USB_SetCurrentMode+0x60>
 800963a:	e001      	b.n	8009640 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800963c:	2301      	movs	r3, #1
 800963e:	e005      	b.n	800964c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2bc8      	cmp	r3, #200	@ 0xc8
 8009644:	d101      	bne.n	800964a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009646:	2301      	movs	r3, #1
 8009648:	e000      	b.n	800964c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009654:	b480      	push	{r7}
 8009656:	b085      	sub	sp, #20
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800965e:	2300      	movs	r3, #0
 8009660:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	3301      	adds	r3, #1
 8009666:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800966e:	d901      	bls.n	8009674 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009670:	2303      	movs	r3, #3
 8009672:	e01b      	b.n	80096ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	691b      	ldr	r3, [r3, #16]
 8009678:	2b00      	cmp	r3, #0
 800967a:	daf2      	bge.n	8009662 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800967c:	2300      	movs	r3, #0
 800967e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	019b      	lsls	r3, r3, #6
 8009684:	f043 0220 	orr.w	r2, r3, #32
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	3301      	adds	r3, #1
 8009690:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009698:	d901      	bls.n	800969e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800969a:	2303      	movs	r3, #3
 800969c:	e006      	b.n	80096ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	f003 0320 	and.w	r3, r3, #32
 80096a6:	2b20      	cmp	r3, #32
 80096a8:	d0f0      	beq.n	800968c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80096aa:	2300      	movs	r3, #0
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3714      	adds	r7, #20
 80096b0:	46bd      	mov	sp, r7
 80096b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b6:	4770      	bx	lr

080096b8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80096b8:	b480      	push	{r7}
 80096ba:	b085      	sub	sp, #20
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80096c0:	2300      	movs	r3, #0
 80096c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	3301      	adds	r3, #1
 80096c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80096d0:	d901      	bls.n	80096d6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80096d2:	2303      	movs	r3, #3
 80096d4:	e018      	b.n	8009708 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	691b      	ldr	r3, [r3, #16]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	daf2      	bge.n	80096c4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80096de:	2300      	movs	r3, #0
 80096e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2210      	movs	r2, #16
 80096e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	3301      	adds	r3, #1
 80096ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80096f4:	d901      	bls.n	80096fa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80096f6:	2303      	movs	r3, #3
 80096f8:	e006      	b.n	8009708 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	691b      	ldr	r3, [r3, #16]
 80096fe:	f003 0310 	and.w	r3, r3, #16
 8009702:	2b10      	cmp	r3, #16
 8009704:	d0f0      	beq.n	80096e8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009706:	2300      	movs	r3, #0
}
 8009708:	4618      	mov	r0, r3
 800970a:	3714      	adds	r7, #20
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009714:	b480      	push	{r7}
 8009716:	b089      	sub	sp, #36	@ 0x24
 8009718:	af00      	add	r7, sp, #0
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	60b9      	str	r1, [r7, #8]
 800971e:	4611      	mov	r1, r2
 8009720:	461a      	mov	r2, r3
 8009722:	460b      	mov	r3, r1
 8009724:	71fb      	strb	r3, [r7, #7]
 8009726:	4613      	mov	r3, r2
 8009728:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009732:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009736:	2b00      	cmp	r3, #0
 8009738:	d123      	bne.n	8009782 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800973a:	88bb      	ldrh	r3, [r7, #4]
 800973c:	3303      	adds	r3, #3
 800973e:	089b      	lsrs	r3, r3, #2
 8009740:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009742:	2300      	movs	r3, #0
 8009744:	61bb      	str	r3, [r7, #24]
 8009746:	e018      	b.n	800977a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009748:	79fb      	ldrb	r3, [r7, #7]
 800974a:	031a      	lsls	r2, r3, #12
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	4413      	add	r3, r2
 8009750:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009754:	461a      	mov	r2, r3
 8009756:	69fb      	ldr	r3, [r7, #28]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800975c:	69fb      	ldr	r3, [r7, #28]
 800975e:	3301      	adds	r3, #1
 8009760:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009762:	69fb      	ldr	r3, [r7, #28]
 8009764:	3301      	adds	r3, #1
 8009766:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009768:	69fb      	ldr	r3, [r7, #28]
 800976a:	3301      	adds	r3, #1
 800976c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	3301      	adds	r3, #1
 8009772:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009774:	69bb      	ldr	r3, [r7, #24]
 8009776:	3301      	adds	r3, #1
 8009778:	61bb      	str	r3, [r7, #24]
 800977a:	69ba      	ldr	r2, [r7, #24]
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	429a      	cmp	r2, r3
 8009780:	d3e2      	bcc.n	8009748 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009782:	2300      	movs	r3, #0
}
 8009784:	4618      	mov	r0, r3
 8009786:	3724      	adds	r7, #36	@ 0x24
 8009788:	46bd      	mov	sp, r7
 800978a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978e:	4770      	bx	lr

08009790 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009790:	b480      	push	{r7}
 8009792:	b08b      	sub	sp, #44	@ 0x2c
 8009794:	af00      	add	r7, sp, #0
 8009796:	60f8      	str	r0, [r7, #12]
 8009798:	60b9      	str	r1, [r7, #8]
 800979a:	4613      	mov	r3, r2
 800979c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80097a6:	88fb      	ldrh	r3, [r7, #6]
 80097a8:	089b      	lsrs	r3, r3, #2
 80097aa:	b29b      	uxth	r3, r3
 80097ac:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80097ae:	88fb      	ldrh	r3, [r7, #6]
 80097b0:	f003 0303 	and.w	r3, r3, #3
 80097b4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80097b6:	2300      	movs	r3, #0
 80097b8:	623b      	str	r3, [r7, #32]
 80097ba:	e014      	b.n	80097e6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80097bc:	69bb      	ldr	r3, [r7, #24]
 80097be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c6:	601a      	str	r2, [r3, #0]
    pDest++;
 80097c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ca:	3301      	adds	r3, #1
 80097cc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80097ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d0:	3301      	adds	r3, #1
 80097d2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80097d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d6:	3301      	adds	r3, #1
 80097d8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80097da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097dc:	3301      	adds	r3, #1
 80097de:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80097e0:	6a3b      	ldr	r3, [r7, #32]
 80097e2:	3301      	adds	r3, #1
 80097e4:	623b      	str	r3, [r7, #32]
 80097e6:	6a3a      	ldr	r2, [r7, #32]
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	429a      	cmp	r2, r3
 80097ec:	d3e6      	bcc.n	80097bc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80097ee:	8bfb      	ldrh	r3, [r7, #30]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d01e      	beq.n	8009832 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80097f4:	2300      	movs	r3, #0
 80097f6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80097f8:	69bb      	ldr	r3, [r7, #24]
 80097fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097fe:	461a      	mov	r2, r3
 8009800:	f107 0310 	add.w	r3, r7, #16
 8009804:	6812      	ldr	r2, [r2, #0]
 8009806:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009808:	693a      	ldr	r2, [r7, #16]
 800980a:	6a3b      	ldr	r3, [r7, #32]
 800980c:	b2db      	uxtb	r3, r3
 800980e:	00db      	lsls	r3, r3, #3
 8009810:	fa22 f303 	lsr.w	r3, r2, r3
 8009814:	b2da      	uxtb	r2, r3
 8009816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009818:	701a      	strb	r2, [r3, #0]
      i++;
 800981a:	6a3b      	ldr	r3, [r7, #32]
 800981c:	3301      	adds	r3, #1
 800981e:	623b      	str	r3, [r7, #32]
      pDest++;
 8009820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009822:	3301      	adds	r3, #1
 8009824:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009826:	8bfb      	ldrh	r3, [r7, #30]
 8009828:	3b01      	subs	r3, #1
 800982a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800982c:	8bfb      	ldrh	r3, [r7, #30]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d1ea      	bne.n	8009808 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009834:	4618      	mov	r0, r3
 8009836:	372c      	adds	r7, #44	@ 0x2c
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009840:	b480      	push	{r7}
 8009842:	b085      	sub	sp, #20
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	695b      	ldr	r3, [r3, #20]
 800984c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	699b      	ldr	r3, [r3, #24]
 8009852:	68fa      	ldr	r2, [r7, #12]
 8009854:	4013      	ands	r3, r2
 8009856:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009858:	68fb      	ldr	r3, [r7, #12]
}
 800985a:	4618      	mov	r0, r3
 800985c:	3714      	adds	r7, #20
 800985e:	46bd      	mov	sp, r7
 8009860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009864:	4770      	bx	lr

08009866 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8009866:	b480      	push	{r7}
 8009868:	b085      	sub	sp, #20
 800986a:	af00      	add	r7, sp, #0
 800986c:	6078      	str	r0, [r7, #4]
 800986e:	460b      	mov	r3, r1
 8009870:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8009876:	78fb      	ldrb	r3, [r7, #3]
 8009878:	015a      	lsls	r2, r3, #5
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	4413      	add	r3, r2
 800987e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8009886:	78fb      	ldrb	r3, [r7, #3]
 8009888:	015a      	lsls	r2, r3, #5
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	4413      	add	r3, r2
 800988e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009892:	68db      	ldr	r3, [r3, #12]
 8009894:	68ba      	ldr	r2, [r7, #8]
 8009896:	4013      	ands	r3, r2
 8009898:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800989a:	68bb      	ldr	r3, [r7, #8]
}
 800989c:	4618      	mov	r0, r3
 800989e:	3714      	adds	r7, #20
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr

080098a8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	695b      	ldr	r3, [r3, #20]
 80098b4:	f003 0301 	and.w	r3, r3, #1
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b085      	sub	sp, #20
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80098cc:	2300      	movs	r3, #0
 80098ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	3301      	adds	r3, #1
 80098d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80098dc:	d901      	bls.n	80098e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80098de:	2303      	movs	r3, #3
 80098e0:	e022      	b.n	8009928 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	691b      	ldr	r3, [r3, #16]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	daf2      	bge.n	80098d0 <USB_CoreReset+0xc>

  count = 10U;
 80098ea:	230a      	movs	r3, #10
 80098ec:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80098ee:	e002      	b.n	80098f6 <USB_CoreReset+0x32>
  {
    count--;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	3b01      	subs	r3, #1
 80098f4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d1f9      	bne.n	80098f0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	691b      	ldr	r3, [r3, #16]
 8009900:	f043 0201 	orr.w	r2, r3, #1
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	3301      	adds	r3, #1
 800990c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009914:	d901      	bls.n	800991a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009916:	2303      	movs	r3, #3
 8009918:	e006      	b.n	8009928 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	691b      	ldr	r3, [r3, #16]
 800991e:	f003 0301 	and.w	r3, r3, #1
 8009922:	2b01      	cmp	r3, #1
 8009924:	d0f0      	beq.n	8009908 <USB_CoreReset+0x44>

  return HAL_OK;
 8009926:	2300      	movs	r3, #0
}
 8009928:	4618      	mov	r0, r3
 800992a:	3714      	adds	r7, #20
 800992c:	46bd      	mov	sp, r7
 800992e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009932:	4770      	bx	lr

08009934 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009934:	b084      	sub	sp, #16
 8009936:	b580      	push	{r7, lr}
 8009938:	b086      	sub	sp, #24
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
 800993e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009942:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009946:	2300      	movs	r3, #0
 8009948:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009954:	461a      	mov	r2, r3
 8009956:	2300      	movs	r3, #0
 8009958:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800995e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800996a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009976:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	68db      	ldr	r3, [r3, #12]
 8009982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009986:	2b00      	cmp	r3, #0
 8009988:	d119      	bne.n	80099be <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800998a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800998e:	2b01      	cmp	r3, #1
 8009990:	d10a      	bne.n	80099a8 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	68fa      	ldr	r2, [r7, #12]
 800999c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80099a0:	f043 0304 	orr.w	r3, r3, #4
 80099a4:	6013      	str	r3, [r2, #0]
 80099a6:	e014      	b.n	80099d2 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80099b6:	f023 0304 	bic.w	r3, r3, #4
 80099ba:	6013      	str	r3, [r2, #0]
 80099bc:	e009      	b.n	80099d2 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	68fa      	ldr	r2, [r7, #12]
 80099c8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80099cc:	f023 0304 	bic.w	r3, r3, #4
 80099d0:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80099d2:	2110      	movs	r1, #16
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	f7ff fe3d 	bl	8009654 <USB_FlushTxFifo>
 80099da:	4603      	mov	r3, r0
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d001      	beq.n	80099e4 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80099e0:	2301      	movs	r3, #1
 80099e2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f7ff fe67 	bl	80096b8 <USB_FlushRxFifo>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d001      	beq.n	80099f4 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80099f0:	2301      	movs	r3, #1
 80099f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80099f4:	2300      	movs	r3, #0
 80099f6:	613b      	str	r3, [r7, #16]
 80099f8:	e015      	b.n	8009a26 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	015a      	lsls	r2, r3, #5
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	4413      	add	r3, r2
 8009a02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a06:	461a      	mov	r2, r3
 8009a08:	f04f 33ff 	mov.w	r3, #4294967295
 8009a0c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	015a      	lsls	r2, r3, #5
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	4413      	add	r3, r2
 8009a16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a1a:	461a      	mov	r2, r3
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	3301      	adds	r3, #1
 8009a24:	613b      	str	r3, [r7, #16]
 8009a26:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d3e3      	bcc.n	80099fa <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2200      	movs	r2, #0
 8009a36:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a3e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	4a18      	ldr	r2, [pc, #96]	@ (8009aa4 <USB_HostInit+0x170>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d10b      	bne.n	8009a60 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a4e:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	4a15      	ldr	r2, [pc, #84]	@ (8009aa8 <USB_HostInit+0x174>)
 8009a54:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	4a14      	ldr	r2, [pc, #80]	@ (8009aac <USB_HostInit+0x178>)
 8009a5a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8009a5e:	e009      	b.n	8009a74 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2280      	movs	r2, #128	@ 0x80
 8009a64:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	4a11      	ldr	r2, [pc, #68]	@ (8009ab0 <USB_HostInit+0x17c>)
 8009a6a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	4a11      	ldr	r2, [pc, #68]	@ (8009ab4 <USB_HostInit+0x180>)
 8009a70:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009a74:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d105      	bne.n	8009a88 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	699b      	ldr	r3, [r3, #24]
 8009a80:	f043 0210 	orr.w	r2, r3, #16
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	699a      	ldr	r2, [r3, #24]
 8009a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8009ab8 <USB_HostInit+0x184>)
 8009a8e:	4313      	orrs	r3, r2
 8009a90:	687a      	ldr	r2, [r7, #4]
 8009a92:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	3718      	adds	r7, #24
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009aa0:	b004      	add	sp, #16
 8009aa2:	4770      	bx	lr
 8009aa4:	40040000 	.word	0x40040000
 8009aa8:	01000200 	.word	0x01000200
 8009aac:	00e00300 	.word	0x00e00300
 8009ab0:	00600080 	.word	0x00600080
 8009ab4:	004000e0 	.word	0x004000e0
 8009ab8:	a3200008 	.word	0xa3200008

08009abc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	68fa      	ldr	r2, [r7, #12]
 8009ad6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009ada:	f023 0303 	bic.w	r3, r3, #3
 8009ade:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ae6:	681a      	ldr	r2, [r3, #0]
 8009ae8:	78fb      	ldrb	r3, [r7, #3]
 8009aea:	f003 0303 	and.w	r3, r3, #3
 8009aee:	68f9      	ldr	r1, [r7, #12]
 8009af0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009af4:	4313      	orrs	r3, r2
 8009af6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009af8:	78fb      	ldrb	r3, [r7, #3]
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d107      	bne.n	8009b0e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b04:	461a      	mov	r2, r3
 8009b06:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009b0a:	6053      	str	r3, [r2, #4]
 8009b0c:	e00c      	b.n	8009b28 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8009b0e:	78fb      	ldrb	r3, [r7, #3]
 8009b10:	2b02      	cmp	r3, #2
 8009b12:	d107      	bne.n	8009b24 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8009b20:	6053      	str	r3, [r2, #4]
 8009b22:	e001      	b.n	8009b28 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8009b24:	2301      	movs	r3, #1
 8009b26:	e000      	b.n	8009b2a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8009b28:	2300      	movs	r3, #0
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	3714      	adds	r7, #20
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8009b36:	b580      	push	{r7, lr}
 8009b38:	b084      	sub	sp, #16
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009b42:	2300      	movs	r3, #0
 8009b44:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009b56:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	68fa      	ldr	r2, [r7, #12]
 8009b5c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009b60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b64:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009b66:	2064      	movs	r0, #100	@ 0x64
 8009b68:	f7f8 fe32 	bl	80027d0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	68fa      	ldr	r2, [r7, #12]
 8009b70:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009b74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b78:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009b7a:	200a      	movs	r0, #10
 8009b7c:	f7f8 fe28 	bl	80027d0 <HAL_Delay>

  return HAL_OK;
 8009b80:	2300      	movs	r3, #0
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009b8a:	b480      	push	{r7}
 8009b8c:	b085      	sub	sp, #20
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
 8009b92:	460b      	mov	r3, r1
 8009b94:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009bae:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d109      	bne.n	8009bce <USB_DriveVbus+0x44>
 8009bba:	78fb      	ldrb	r3, [r7, #3]
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d106      	bne.n	8009bce <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	68fa      	ldr	r2, [r7, #12]
 8009bc4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009bc8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009bcc:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009bd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bd8:	d109      	bne.n	8009bee <USB_DriveVbus+0x64>
 8009bda:	78fb      	ldrb	r3, [r7, #3]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d106      	bne.n	8009bee <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	68fa      	ldr	r2, [r7, #12]
 8009be4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009be8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009bec:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009bee:	2300      	movs	r3, #0
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3714      	adds	r7, #20
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr

08009bfc <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b085      	sub	sp, #20
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	0c5b      	lsrs	r3, r3, #17
 8009c1a:	f003 0303 	and.w	r3, r3, #3
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3714      	adds	r7, #20
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr

08009c2a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8009c2a:	b480      	push	{r7}
 8009c2c:	b085      	sub	sp, #20
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	b29b      	uxth	r3, r3
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3714      	adds	r7, #20
 8009c44:	46bd      	mov	sp, r7
 8009c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4a:	4770      	bx	lr

08009c4c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b088      	sub	sp, #32
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	4608      	mov	r0, r1
 8009c56:	4611      	mov	r1, r2
 8009c58:	461a      	mov	r2, r3
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	70fb      	strb	r3, [r7, #3]
 8009c5e:	460b      	mov	r3, r1
 8009c60:	70bb      	strb	r3, [r7, #2]
 8009c62:	4613      	mov	r3, r2
 8009c64:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009c66:	2300      	movs	r3, #0
 8009c68:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8009c6e:	78fb      	ldrb	r3, [r7, #3]
 8009c70:	015a      	lsls	r2, r3, #5
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	4413      	add	r3, r2
 8009c76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c7a:	461a      	mov	r2, r3
 8009c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8009c80:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009c82:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009c86:	2b03      	cmp	r3, #3
 8009c88:	d87c      	bhi.n	8009d84 <USB_HC_Init+0x138>
 8009c8a:	a201      	add	r2, pc, #4	@ (adr r2, 8009c90 <USB_HC_Init+0x44>)
 8009c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c90:	08009ca1 	.word	0x08009ca1
 8009c94:	08009d47 	.word	0x08009d47
 8009c98:	08009ca1 	.word	0x08009ca1
 8009c9c:	08009d09 	.word	0x08009d09
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009ca0:	78fb      	ldrb	r3, [r7, #3]
 8009ca2:	015a      	lsls	r2, r3, #5
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	4413      	add	r3, r2
 8009ca8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cac:	461a      	mov	r2, r3
 8009cae:	f240 439d 	movw	r3, #1181	@ 0x49d
 8009cb2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009cb4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	da10      	bge.n	8009cde <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009cbc:	78fb      	ldrb	r3, [r7, #3]
 8009cbe:	015a      	lsls	r2, r3, #5
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	4413      	add	r3, r2
 8009cc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	78fa      	ldrb	r2, [r7, #3]
 8009ccc:	0151      	lsls	r1, r2, #5
 8009cce:	693a      	ldr	r2, [r7, #16]
 8009cd0:	440a      	add	r2, r1
 8009cd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009cd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009cda:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8009cdc:	e055      	b.n	8009d8a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	4a6f      	ldr	r2, [pc, #444]	@ (8009ea0 <USB_HC_Init+0x254>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d151      	bne.n	8009d8a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009ce6:	78fb      	ldrb	r3, [r7, #3]
 8009ce8:	015a      	lsls	r2, r3, #5
 8009cea:	693b      	ldr	r3, [r7, #16]
 8009cec:	4413      	add	r3, r2
 8009cee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cf2:	68db      	ldr	r3, [r3, #12]
 8009cf4:	78fa      	ldrb	r2, [r7, #3]
 8009cf6:	0151      	lsls	r1, r2, #5
 8009cf8:	693a      	ldr	r2, [r7, #16]
 8009cfa:	440a      	add	r2, r1
 8009cfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d00:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009d04:	60d3      	str	r3, [r2, #12]
      break;
 8009d06:	e040      	b.n	8009d8a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009d08:	78fb      	ldrb	r3, [r7, #3]
 8009d0a:	015a      	lsls	r2, r3, #5
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	4413      	add	r3, r2
 8009d10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d14:	461a      	mov	r2, r3
 8009d16:	f240 639d 	movw	r3, #1693	@ 0x69d
 8009d1a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009d1c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	da34      	bge.n	8009d8e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009d24:	78fb      	ldrb	r3, [r7, #3]
 8009d26:	015a      	lsls	r2, r3, #5
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	4413      	add	r3, r2
 8009d2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d30:	68db      	ldr	r3, [r3, #12]
 8009d32:	78fa      	ldrb	r2, [r7, #3]
 8009d34:	0151      	lsls	r1, r2, #5
 8009d36:	693a      	ldr	r2, [r7, #16]
 8009d38:	440a      	add	r2, r1
 8009d3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d42:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009d44:	e023      	b.n	8009d8e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009d46:	78fb      	ldrb	r3, [r7, #3]
 8009d48:	015a      	lsls	r2, r3, #5
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	4413      	add	r3, r2
 8009d4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d52:	461a      	mov	r2, r3
 8009d54:	f240 2325 	movw	r3, #549	@ 0x225
 8009d58:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009d5a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	da17      	bge.n	8009d92 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009d62:	78fb      	ldrb	r3, [r7, #3]
 8009d64:	015a      	lsls	r2, r3, #5
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	4413      	add	r3, r2
 8009d6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d6e:	68db      	ldr	r3, [r3, #12]
 8009d70:	78fa      	ldrb	r2, [r7, #3]
 8009d72:	0151      	lsls	r1, r2, #5
 8009d74:	693a      	ldr	r2, [r7, #16]
 8009d76:	440a      	add	r2, r1
 8009d78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d7c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8009d80:	60d3      	str	r3, [r2, #12]
      }
      break;
 8009d82:	e006      	b.n	8009d92 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8009d84:	2301      	movs	r3, #1
 8009d86:	77fb      	strb	r3, [r7, #31]
      break;
 8009d88:	e004      	b.n	8009d94 <USB_HC_Init+0x148>
      break;
 8009d8a:	bf00      	nop
 8009d8c:	e002      	b.n	8009d94 <USB_HC_Init+0x148>
      break;
 8009d8e:	bf00      	nop
 8009d90:	e000      	b.n	8009d94 <USB_HC_Init+0x148>
      break;
 8009d92:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009d94:	78fb      	ldrb	r3, [r7, #3]
 8009d96:	015a      	lsls	r2, r3, #5
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	4413      	add	r3, r2
 8009d9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009da0:	461a      	mov	r2, r3
 8009da2:	2300      	movs	r3, #0
 8009da4:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009da6:	78fb      	ldrb	r3, [r7, #3]
 8009da8:	015a      	lsls	r2, r3, #5
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	4413      	add	r3, r2
 8009dae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009db2:	68db      	ldr	r3, [r3, #12]
 8009db4:	78fa      	ldrb	r2, [r7, #3]
 8009db6:	0151      	lsls	r1, r2, #5
 8009db8:	693a      	ldr	r2, [r7, #16]
 8009dba:	440a      	add	r2, r1
 8009dbc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009dc0:	f043 0302 	orr.w	r3, r3, #2
 8009dc4:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009dc6:	693b      	ldr	r3, [r7, #16]
 8009dc8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009dcc:	699a      	ldr	r2, [r3, #24]
 8009dce:	78fb      	ldrb	r3, [r7, #3]
 8009dd0:	f003 030f 	and.w	r3, r3, #15
 8009dd4:	2101      	movs	r1, #1
 8009dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8009dda:	6939      	ldr	r1, [r7, #16]
 8009ddc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009de0:	4313      	orrs	r3, r2
 8009de2:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	699b      	ldr	r3, [r3, #24]
 8009de8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009df0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	da03      	bge.n	8009e00 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009df8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dfc:	61bb      	str	r3, [r7, #24]
 8009dfe:	e001      	b.n	8009e04 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8009e00:	2300      	movs	r3, #0
 8009e02:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f7ff fef9 	bl	8009bfc <USB_GetHostSpeed>
 8009e0a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009e0c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009e10:	2b02      	cmp	r3, #2
 8009e12:	d106      	bne.n	8009e22 <USB_HC_Init+0x1d6>
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	2b02      	cmp	r3, #2
 8009e18:	d003      	beq.n	8009e22 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009e1a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009e1e:	617b      	str	r3, [r7, #20]
 8009e20:	e001      	b.n	8009e26 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009e22:	2300      	movs	r3, #0
 8009e24:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009e26:	787b      	ldrb	r3, [r7, #1]
 8009e28:	059b      	lsls	r3, r3, #22
 8009e2a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009e2e:	78bb      	ldrb	r3, [r7, #2]
 8009e30:	02db      	lsls	r3, r3, #11
 8009e32:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009e36:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009e38:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009e3c:	049b      	lsls	r3, r3, #18
 8009e3e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009e42:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8009e44:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009e46:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009e4a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009e4c:	69bb      	ldr	r3, [r7, #24]
 8009e4e:	431a      	orrs	r2, r3
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009e54:	78fa      	ldrb	r2, [r7, #3]
 8009e56:	0151      	lsls	r1, r2, #5
 8009e58:	693a      	ldr	r2, [r7, #16]
 8009e5a:	440a      	add	r2, r1
 8009e5c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009e60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009e64:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8009e66:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009e6a:	2b03      	cmp	r3, #3
 8009e6c:	d003      	beq.n	8009e76 <USB_HC_Init+0x22a>
 8009e6e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d10f      	bne.n	8009e96 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009e76:	78fb      	ldrb	r3, [r7, #3]
 8009e78:	015a      	lsls	r2, r3, #5
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	4413      	add	r3, r2
 8009e7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	78fa      	ldrb	r2, [r7, #3]
 8009e86:	0151      	lsls	r1, r2, #5
 8009e88:	693a      	ldr	r2, [r7, #16]
 8009e8a:	440a      	add	r2, r1
 8009e8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009e94:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009e96:	7ffb      	ldrb	r3, [r7, #31]
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3720      	adds	r7, #32
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	40040000 	.word	0x40040000

08009ea4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b08c      	sub	sp, #48	@ 0x30
 8009ea8:	af02      	add	r7, sp, #8
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	4613      	mov	r3, r2
 8009eb0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	785b      	ldrb	r3, [r3, #1]
 8009eba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8009ebc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009ec0:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	4a5d      	ldr	r2, [pc, #372]	@ (800a03c <USB_HC_StartXfer+0x198>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d12f      	bne.n	8009f2a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8009eca:	79fb      	ldrb	r3, [r7, #7]
 8009ecc:	2b01      	cmp	r3, #1
 8009ece:	d11c      	bne.n	8009f0a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	7c9b      	ldrb	r3, [r3, #18]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d003      	beq.n	8009ee0 <USB_HC_StartXfer+0x3c>
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	7c9b      	ldrb	r3, [r3, #18]
 8009edc:	2b02      	cmp	r3, #2
 8009ede:	d124      	bne.n	8009f2a <USB_HC_StartXfer+0x86>
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	799b      	ldrb	r3, [r3, #6]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d120      	bne.n	8009f2a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009ee8:	69fb      	ldr	r3, [r7, #28]
 8009eea:	015a      	lsls	r2, r3, #5
 8009eec:	6a3b      	ldr	r3, [r7, #32]
 8009eee:	4413      	add	r3, r2
 8009ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ef4:	68db      	ldr	r3, [r3, #12]
 8009ef6:	69fa      	ldr	r2, [r7, #28]
 8009ef8:	0151      	lsls	r1, r2, #5
 8009efa:	6a3a      	ldr	r2, [r7, #32]
 8009efc:	440a      	add	r2, r1
 8009efe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f06:	60d3      	str	r3, [r2, #12]
 8009f08:	e00f      	b.n	8009f2a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	791b      	ldrb	r3, [r3, #4]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d10b      	bne.n	8009f2a <USB_HC_StartXfer+0x86>
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	795b      	ldrb	r3, [r3, #5]
 8009f16:	2b01      	cmp	r3, #1
 8009f18:	d107      	bne.n	8009f2a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	785b      	ldrb	r3, [r3, #1]
 8009f1e:	4619      	mov	r1, r3
 8009f20:	68f8      	ldr	r0, [r7, #12]
 8009f22:	f000 fb6b 	bl	800a5fc <USB_DoPing>
        return HAL_OK;
 8009f26:	2300      	movs	r3, #0
 8009f28:	e232      	b.n	800a390 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	799b      	ldrb	r3, [r3, #6]
 8009f2e:	2b01      	cmp	r3, #1
 8009f30:	d158      	bne.n	8009fe4 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8009f32:	2301      	movs	r3, #1
 8009f34:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	78db      	ldrb	r3, [r3, #3]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d007      	beq.n	8009f4e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009f3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f40:	68ba      	ldr	r2, [r7, #8]
 8009f42:	8a92      	ldrh	r2, [r2, #20]
 8009f44:	fb03 f202 	mul.w	r2, r3, r2
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	61da      	str	r2, [r3, #28]
 8009f4c:	e07c      	b.n	800a048 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	7c9b      	ldrb	r3, [r3, #18]
 8009f52:	2b01      	cmp	r3, #1
 8009f54:	d130      	bne.n	8009fb8 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	6a1b      	ldr	r3, [r3, #32]
 8009f5a:	2bbc      	cmp	r3, #188	@ 0xbc
 8009f5c:	d918      	bls.n	8009f90 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	8a9b      	ldrh	r3, [r3, #20]
 8009f62:	461a      	mov	r2, r3
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	69da      	ldr	r2, [r3, #28]
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	68db      	ldr	r3, [r3, #12]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d003      	beq.n	8009f80 <USB_HC_StartXfer+0xdc>
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	68db      	ldr	r3, [r3, #12]
 8009f7c:	2b02      	cmp	r3, #2
 8009f7e:	d103      	bne.n	8009f88 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	2202      	movs	r2, #2
 8009f84:	60da      	str	r2, [r3, #12]
 8009f86:	e05f      	b.n	800a048 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	60da      	str	r2, [r3, #12]
 8009f8e:	e05b      	b.n	800a048 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	6a1a      	ldr	r2, [r3, #32]
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	68db      	ldr	r3, [r3, #12]
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d007      	beq.n	8009fb0 <USB_HC_StartXfer+0x10c>
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	68db      	ldr	r3, [r3, #12]
 8009fa4:	2b02      	cmp	r3, #2
 8009fa6:	d003      	beq.n	8009fb0 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	2204      	movs	r2, #4
 8009fac:	60da      	str	r2, [r3, #12]
 8009fae:	e04b      	b.n	800a048 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	2203      	movs	r2, #3
 8009fb4:	60da      	str	r2, [r3, #12]
 8009fb6:	e047      	b.n	800a048 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8009fb8:	79fb      	ldrb	r3, [r7, #7]
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d10d      	bne.n	8009fda <USB_HC_StartXfer+0x136>
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	6a1b      	ldr	r3, [r3, #32]
 8009fc2:	68ba      	ldr	r2, [r7, #8]
 8009fc4:	8a92      	ldrh	r2, [r2, #20]
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d907      	bls.n	8009fda <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009fca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009fcc:	68ba      	ldr	r2, [r7, #8]
 8009fce:	8a92      	ldrh	r2, [r2, #20]
 8009fd0:	fb03 f202 	mul.w	r2, r3, r2
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	61da      	str	r2, [r3, #28]
 8009fd8:	e036      	b.n	800a048 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	6a1a      	ldr	r2, [r3, #32]
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	61da      	str	r2, [r3, #28]
 8009fe2:	e031      	b.n	800a048 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	6a1b      	ldr	r3, [r3, #32]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d018      	beq.n	800a01e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	6a1b      	ldr	r3, [r3, #32]
 8009ff0:	68ba      	ldr	r2, [r7, #8]
 8009ff2:	8a92      	ldrh	r2, [r2, #20]
 8009ff4:	4413      	add	r3, r2
 8009ff6:	3b01      	subs	r3, #1
 8009ff8:	68ba      	ldr	r2, [r7, #8]
 8009ffa:	8a92      	ldrh	r2, [r2, #20]
 8009ffc:	fbb3 f3f2 	udiv	r3, r3, r2
 800a000:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800a002:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a004:	8b7b      	ldrh	r3, [r7, #26]
 800a006:	429a      	cmp	r2, r3
 800a008:	d90b      	bls.n	800a022 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800a00a:	8b7b      	ldrh	r3, [r7, #26]
 800a00c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a00e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a010:	68ba      	ldr	r2, [r7, #8]
 800a012:	8a92      	ldrh	r2, [r2, #20]
 800a014:	fb03 f202 	mul.w	r2, r3, r2
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	61da      	str	r2, [r3, #28]
 800a01c:	e001      	b.n	800a022 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800a01e:	2301      	movs	r3, #1
 800a020:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	78db      	ldrb	r3, [r3, #3]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d00a      	beq.n	800a040 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a02a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a02c:	68ba      	ldr	r2, [r7, #8]
 800a02e:	8a92      	ldrh	r2, [r2, #20]
 800a030:	fb03 f202 	mul.w	r2, r3, r2
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	61da      	str	r2, [r3, #28]
 800a038:	e006      	b.n	800a048 <USB_HC_StartXfer+0x1a4>
 800a03a:	bf00      	nop
 800a03c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	6a1a      	ldr	r2, [r3, #32]
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	69db      	ldr	r3, [r3, #28]
 800a04c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a050:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a052:	04d9      	lsls	r1, r3, #19
 800a054:	4ba3      	ldr	r3, [pc, #652]	@ (800a2e4 <USB_HC_StartXfer+0x440>)
 800a056:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a058:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	7d9b      	ldrb	r3, [r3, #22]
 800a05e:	075b      	lsls	r3, r3, #29
 800a060:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a064:	69f9      	ldr	r1, [r7, #28]
 800a066:	0148      	lsls	r0, r1, #5
 800a068:	6a39      	ldr	r1, [r7, #32]
 800a06a:	4401      	add	r1, r0
 800a06c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a070:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a072:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a074:	79fb      	ldrb	r3, [r7, #7]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d009      	beq.n	800a08e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	6999      	ldr	r1, [r3, #24]
 800a07e:	69fb      	ldr	r3, [r7, #28]
 800a080:	015a      	lsls	r2, r3, #5
 800a082:	6a3b      	ldr	r3, [r7, #32]
 800a084:	4413      	add	r3, r2
 800a086:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a08a:	460a      	mov	r2, r1
 800a08c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a08e:	6a3b      	ldr	r3, [r7, #32]
 800a090:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	f003 0301 	and.w	r3, r3, #1
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	bf0c      	ite	eq
 800a09e:	2301      	moveq	r3, #1
 800a0a0:	2300      	movne	r3, #0
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a0a6:	69fb      	ldr	r3, [r7, #28]
 800a0a8:	015a      	lsls	r2, r3, #5
 800a0aa:	6a3b      	ldr	r3, [r7, #32]
 800a0ac:	4413      	add	r3, r2
 800a0ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	69fa      	ldr	r2, [r7, #28]
 800a0b6:	0151      	lsls	r1, r2, #5
 800a0b8:	6a3a      	ldr	r2, [r7, #32]
 800a0ba:	440a      	add	r2, r1
 800a0bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a0c0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a0c4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a0c6:	69fb      	ldr	r3, [r7, #28]
 800a0c8:	015a      	lsls	r2, r3, #5
 800a0ca:	6a3b      	ldr	r3, [r7, #32]
 800a0cc:	4413      	add	r3, r2
 800a0ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0d2:	681a      	ldr	r2, [r3, #0]
 800a0d4:	7e7b      	ldrb	r3, [r7, #25]
 800a0d6:	075b      	lsls	r3, r3, #29
 800a0d8:	69f9      	ldr	r1, [r7, #28]
 800a0da:	0148      	lsls	r0, r1, #5
 800a0dc:	6a39      	ldr	r1, [r7, #32]
 800a0de:	4401      	add	r1, r0
 800a0e0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800a0e4:	4313      	orrs	r3, r2
 800a0e6:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	799b      	ldrb	r3, [r3, #6]
 800a0ec:	2b01      	cmp	r3, #1
 800a0ee:	f040 80c3 	bne.w	800a278 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	7c5b      	ldrb	r3, [r3, #17]
 800a0f6:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a0f8:	68ba      	ldr	r2, [r7, #8]
 800a0fa:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	69fa      	ldr	r2, [r7, #28]
 800a100:	0151      	lsls	r1, r2, #5
 800a102:	6a3a      	ldr	r2, [r7, #32]
 800a104:	440a      	add	r2, r1
 800a106:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a10a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a10e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800a110:	69fb      	ldr	r3, [r7, #28]
 800a112:	015a      	lsls	r2, r3, #5
 800a114:	6a3b      	ldr	r3, [r7, #32]
 800a116:	4413      	add	r3, r2
 800a118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a11c:	68db      	ldr	r3, [r3, #12]
 800a11e:	69fa      	ldr	r2, [r7, #28]
 800a120:	0151      	lsls	r1, r2, #5
 800a122:	6a3a      	ldr	r2, [r7, #32]
 800a124:	440a      	add	r2, r1
 800a126:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a12a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a12e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	79db      	ldrb	r3, [r3, #7]
 800a134:	2b01      	cmp	r3, #1
 800a136:	d123      	bne.n	800a180 <USB_HC_StartXfer+0x2dc>
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	78db      	ldrb	r3, [r3, #3]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d11f      	bne.n	800a180 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	015a      	lsls	r2, r3, #5
 800a144:	6a3b      	ldr	r3, [r7, #32]
 800a146:	4413      	add	r3, r2
 800a148:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a14c:	685b      	ldr	r3, [r3, #4]
 800a14e:	69fa      	ldr	r2, [r7, #28]
 800a150:	0151      	lsls	r1, r2, #5
 800a152:	6a3a      	ldr	r2, [r7, #32]
 800a154:	440a      	add	r2, r1
 800a156:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a15a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a15e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800a160:	69fb      	ldr	r3, [r7, #28]
 800a162:	015a      	lsls	r2, r3, #5
 800a164:	6a3b      	ldr	r3, [r7, #32]
 800a166:	4413      	add	r3, r2
 800a168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a16c:	68db      	ldr	r3, [r3, #12]
 800a16e:	69fa      	ldr	r2, [r7, #28]
 800a170:	0151      	lsls	r1, r2, #5
 800a172:	6a3a      	ldr	r2, [r7, #32]
 800a174:	440a      	add	r2, r1
 800a176:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a17a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a17e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	7c9b      	ldrb	r3, [r3, #18]
 800a184:	2b01      	cmp	r3, #1
 800a186:	d003      	beq.n	800a190 <USB_HC_StartXfer+0x2ec>
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	7c9b      	ldrb	r3, [r3, #18]
 800a18c:	2b03      	cmp	r3, #3
 800a18e:	d117      	bne.n	800a1c0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a194:	2b01      	cmp	r3, #1
 800a196:	d113      	bne.n	800a1c0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	78db      	ldrb	r3, [r3, #3]
 800a19c:	2b01      	cmp	r3, #1
 800a19e:	d10f      	bne.n	800a1c0 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a1a0:	69fb      	ldr	r3, [r7, #28]
 800a1a2:	015a      	lsls	r2, r3, #5
 800a1a4:	6a3b      	ldr	r3, [r7, #32]
 800a1a6:	4413      	add	r3, r2
 800a1a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	69fa      	ldr	r2, [r7, #28]
 800a1b0:	0151      	lsls	r1, r2, #5
 800a1b2:	6a3a      	ldr	r2, [r7, #32]
 800a1b4:	440a      	add	r2, r1
 800a1b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a1ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a1be:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	7c9b      	ldrb	r3, [r3, #18]
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	d162      	bne.n	800a28e <USB_HC_StartXfer+0x3ea>
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	78db      	ldrb	r3, [r3, #3]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d15e      	bne.n	800a28e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	68db      	ldr	r3, [r3, #12]
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	2b03      	cmp	r3, #3
 800a1d8:	d858      	bhi.n	800a28c <USB_HC_StartXfer+0x3e8>
 800a1da:	a201      	add	r2, pc, #4	@ (adr r2, 800a1e0 <USB_HC_StartXfer+0x33c>)
 800a1dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e0:	0800a1f1 	.word	0x0800a1f1
 800a1e4:	0800a213 	.word	0x0800a213
 800a1e8:	0800a235 	.word	0x0800a235
 800a1ec:	0800a257 	.word	0x0800a257
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800a1f0:	69fb      	ldr	r3, [r7, #28]
 800a1f2:	015a      	lsls	r2, r3, #5
 800a1f4:	6a3b      	ldr	r3, [r7, #32]
 800a1f6:	4413      	add	r3, r2
 800a1f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1fc:	685b      	ldr	r3, [r3, #4]
 800a1fe:	69fa      	ldr	r2, [r7, #28]
 800a200:	0151      	lsls	r1, r2, #5
 800a202:	6a3a      	ldr	r2, [r7, #32]
 800a204:	440a      	add	r2, r1
 800a206:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a20a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a20e:	6053      	str	r3, [r2, #4]
          break;
 800a210:	e03d      	b.n	800a28e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800a212:	69fb      	ldr	r3, [r7, #28]
 800a214:	015a      	lsls	r2, r3, #5
 800a216:	6a3b      	ldr	r3, [r7, #32]
 800a218:	4413      	add	r3, r2
 800a21a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a21e:	685b      	ldr	r3, [r3, #4]
 800a220:	69fa      	ldr	r2, [r7, #28]
 800a222:	0151      	lsls	r1, r2, #5
 800a224:	6a3a      	ldr	r2, [r7, #32]
 800a226:	440a      	add	r2, r1
 800a228:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a22c:	f043 030e 	orr.w	r3, r3, #14
 800a230:	6053      	str	r3, [r2, #4]
          break;
 800a232:	e02c      	b.n	800a28e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800a234:	69fb      	ldr	r3, [r7, #28]
 800a236:	015a      	lsls	r2, r3, #5
 800a238:	6a3b      	ldr	r3, [r7, #32]
 800a23a:	4413      	add	r3, r2
 800a23c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	69fa      	ldr	r2, [r7, #28]
 800a244:	0151      	lsls	r1, r2, #5
 800a246:	6a3a      	ldr	r2, [r7, #32]
 800a248:	440a      	add	r2, r1
 800a24a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a24e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a252:	6053      	str	r3, [r2, #4]
          break;
 800a254:	e01b      	b.n	800a28e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800a256:	69fb      	ldr	r3, [r7, #28]
 800a258:	015a      	lsls	r2, r3, #5
 800a25a:	6a3b      	ldr	r3, [r7, #32]
 800a25c:	4413      	add	r3, r2
 800a25e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	69fa      	ldr	r2, [r7, #28]
 800a266:	0151      	lsls	r1, r2, #5
 800a268:	6a3a      	ldr	r2, [r7, #32]
 800a26a:	440a      	add	r2, r1
 800a26c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a270:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a274:	6053      	str	r3, [r2, #4]
          break;
 800a276:	e00a      	b.n	800a28e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a278:	69fb      	ldr	r3, [r7, #28]
 800a27a:	015a      	lsls	r2, r3, #5
 800a27c:	6a3b      	ldr	r3, [r7, #32]
 800a27e:	4413      	add	r3, r2
 800a280:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a284:	461a      	mov	r2, r3
 800a286:	2300      	movs	r3, #0
 800a288:	6053      	str	r3, [r2, #4]
 800a28a:	e000      	b.n	800a28e <USB_HC_StartXfer+0x3ea>
          break;
 800a28c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a28e:	69fb      	ldr	r3, [r7, #28]
 800a290:	015a      	lsls	r2, r3, #5
 800a292:	6a3b      	ldr	r3, [r7, #32]
 800a294:	4413      	add	r3, r2
 800a296:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a2a4:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	78db      	ldrb	r3, [r3, #3]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d004      	beq.n	800a2b8 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2b4:	613b      	str	r3, [r7, #16]
 800a2b6:	e003      	b.n	800a2c0 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a2be:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a2c6:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a2c8:	69fb      	ldr	r3, [r7, #28]
 800a2ca:	015a      	lsls	r2, r3, #5
 800a2cc:	6a3b      	ldr	r3, [r7, #32]
 800a2ce:	4413      	add	r3, r2
 800a2d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a2d4:	461a      	mov	r2, r3
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a2da:	79fb      	ldrb	r3, [r7, #7]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d003      	beq.n	800a2e8 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	e055      	b.n	800a390 <USB_HC_StartXfer+0x4ec>
 800a2e4:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	78db      	ldrb	r3, [r3, #3]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d14e      	bne.n	800a38e <USB_HC_StartXfer+0x4ea>
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	6a1b      	ldr	r3, [r3, #32]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d04a      	beq.n	800a38e <USB_HC_StartXfer+0x4ea>
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	79db      	ldrb	r3, [r3, #7]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d146      	bne.n	800a38e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	7c9b      	ldrb	r3, [r3, #18]
 800a304:	2b03      	cmp	r3, #3
 800a306:	d831      	bhi.n	800a36c <USB_HC_StartXfer+0x4c8>
 800a308:	a201      	add	r2, pc, #4	@ (adr r2, 800a310 <USB_HC_StartXfer+0x46c>)
 800a30a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a30e:	bf00      	nop
 800a310:	0800a321 	.word	0x0800a321
 800a314:	0800a345 	.word	0x0800a345
 800a318:	0800a321 	.word	0x0800a321
 800a31c:	0800a345 	.word	0x0800a345
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	6a1b      	ldr	r3, [r3, #32]
 800a324:	3303      	adds	r3, #3
 800a326:	089b      	lsrs	r3, r3, #2
 800a328:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a32a:	8afa      	ldrh	r2, [r7, #22]
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a330:	b29b      	uxth	r3, r3
 800a332:	429a      	cmp	r2, r3
 800a334:	d91c      	bls.n	800a370 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	699b      	ldr	r3, [r3, #24]
 800a33a:	f043 0220 	orr.w	r2, r3, #32
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	619a      	str	r2, [r3, #24]
        }
        break;
 800a342:	e015      	b.n	800a370 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	6a1b      	ldr	r3, [r3, #32]
 800a348:	3303      	adds	r3, #3
 800a34a:	089b      	lsrs	r3, r3, #2
 800a34c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a34e:	8afa      	ldrh	r2, [r7, #22]
 800a350:	6a3b      	ldr	r3, [r7, #32]
 800a352:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a356:	691b      	ldr	r3, [r3, #16]
 800a358:	b29b      	uxth	r3, r3
 800a35a:	429a      	cmp	r2, r3
 800a35c:	d90a      	bls.n	800a374 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	699b      	ldr	r3, [r3, #24]
 800a362:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	619a      	str	r2, [r3, #24]
        }
        break;
 800a36a:	e003      	b.n	800a374 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800a36c:	bf00      	nop
 800a36e:	e002      	b.n	800a376 <USB_HC_StartXfer+0x4d2>
        break;
 800a370:	bf00      	nop
 800a372:	e000      	b.n	800a376 <USB_HC_StartXfer+0x4d2>
        break;
 800a374:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a376:	68bb      	ldr	r3, [r7, #8]
 800a378:	6999      	ldr	r1, [r3, #24]
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	785a      	ldrb	r2, [r3, #1]
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	6a1b      	ldr	r3, [r3, #32]
 800a382:	b29b      	uxth	r3, r3
 800a384:	2000      	movs	r0, #0
 800a386:	9000      	str	r0, [sp, #0]
 800a388:	68f8      	ldr	r0, [r7, #12]
 800a38a:	f7ff f9c3 	bl	8009714 <USB_WritePacket>
  }

  return HAL_OK;
 800a38e:	2300      	movs	r3, #0
}
 800a390:	4618      	mov	r0, r3
 800a392:	3728      	adds	r7, #40	@ 0x28
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}

0800a398 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a398:	b480      	push	{r7}
 800a39a:	b085      	sub	sp, #20
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a3aa:	695b      	ldr	r3, [r3, #20]
 800a3ac:	b29b      	uxth	r3, r3
}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3714      	adds	r7, #20
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b8:	4770      	bx	lr

0800a3ba <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a3ba:	b480      	push	{r7}
 800a3bc:	b089      	sub	sp, #36	@ 0x24
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
 800a3c2:	460b      	mov	r3, r1
 800a3c4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a3ca:	78fb      	ldrb	r3, [r7, #3]
 800a3cc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a3d2:	69bb      	ldr	r3, [r7, #24]
 800a3d4:	015a      	lsls	r2, r3, #5
 800a3d6:	69fb      	ldr	r3, [r7, #28]
 800a3d8:	4413      	add	r3, r2
 800a3da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	0c9b      	lsrs	r3, r3, #18
 800a3e2:	f003 0303 	and.w	r3, r3, #3
 800a3e6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a3e8:	69bb      	ldr	r3, [r7, #24]
 800a3ea:	015a      	lsls	r2, r3, #5
 800a3ec:	69fb      	ldr	r3, [r7, #28]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	0fdb      	lsrs	r3, r3, #31
 800a3f8:	f003 0301 	and.w	r3, r3, #1
 800a3fc:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800a3fe:	69bb      	ldr	r3, [r7, #24]
 800a400:	015a      	lsls	r2, r3, #5
 800a402:	69fb      	ldr	r3, [r7, #28]
 800a404:	4413      	add	r3, r2
 800a406:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	0fdb      	lsrs	r3, r3, #31
 800a40e:	f003 0301 	and.w	r3, r3, #1
 800a412:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	689b      	ldr	r3, [r3, #8]
 800a418:	f003 0320 	and.w	r3, r3, #32
 800a41c:	2b20      	cmp	r3, #32
 800a41e:	d10d      	bne.n	800a43c <USB_HC_Halt+0x82>
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d10a      	bne.n	800a43c <USB_HC_Halt+0x82>
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d005      	beq.n	800a438 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	2b01      	cmp	r3, #1
 800a430:	d002      	beq.n	800a438 <USB_HC_Halt+0x7e>
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	2b03      	cmp	r3, #3
 800a436:	d101      	bne.n	800a43c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800a438:	2300      	movs	r3, #0
 800a43a:	e0d8      	b.n	800a5ee <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d002      	beq.n	800a448 <USB_HC_Halt+0x8e>
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	2b02      	cmp	r3, #2
 800a446:	d173      	bne.n	800a530 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a448:	69bb      	ldr	r3, [r7, #24]
 800a44a:	015a      	lsls	r2, r3, #5
 800a44c:	69fb      	ldr	r3, [r7, #28]
 800a44e:	4413      	add	r3, r2
 800a450:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	69ba      	ldr	r2, [r7, #24]
 800a458:	0151      	lsls	r1, r2, #5
 800a45a:	69fa      	ldr	r2, [r7, #28]
 800a45c:	440a      	add	r2, r1
 800a45e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a462:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a466:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	689b      	ldr	r3, [r3, #8]
 800a46c:	f003 0320 	and.w	r3, r3, #32
 800a470:	2b00      	cmp	r3, #0
 800a472:	d14a      	bne.n	800a50a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a478:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d133      	bne.n	800a4e8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a480:	69bb      	ldr	r3, [r7, #24]
 800a482:	015a      	lsls	r2, r3, #5
 800a484:	69fb      	ldr	r3, [r7, #28]
 800a486:	4413      	add	r3, r2
 800a488:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	69ba      	ldr	r2, [r7, #24]
 800a490:	0151      	lsls	r1, r2, #5
 800a492:	69fa      	ldr	r2, [r7, #28]
 800a494:	440a      	add	r2, r1
 800a496:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a49a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a49e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a4a0:	69bb      	ldr	r3, [r7, #24]
 800a4a2:	015a      	lsls	r2, r3, #5
 800a4a4:	69fb      	ldr	r3, [r7, #28]
 800a4a6:	4413      	add	r3, r2
 800a4a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	69ba      	ldr	r2, [r7, #24]
 800a4b0:	0151      	lsls	r1, r2, #5
 800a4b2:	69fa      	ldr	r2, [r7, #28]
 800a4b4:	440a      	add	r2, r1
 800a4b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a4ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a4be:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a4cc:	d82e      	bhi.n	800a52c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a4ce:	69bb      	ldr	r3, [r7, #24]
 800a4d0:	015a      	lsls	r2, r3, #5
 800a4d2:	69fb      	ldr	r3, [r7, #28]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4e4:	d0ec      	beq.n	800a4c0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a4e6:	e081      	b.n	800a5ec <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a4e8:	69bb      	ldr	r3, [r7, #24]
 800a4ea:	015a      	lsls	r2, r3, #5
 800a4ec:	69fb      	ldr	r3, [r7, #28]
 800a4ee:	4413      	add	r3, r2
 800a4f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	69ba      	ldr	r2, [r7, #24]
 800a4f8:	0151      	lsls	r1, r2, #5
 800a4fa:	69fa      	ldr	r2, [r7, #28]
 800a4fc:	440a      	add	r2, r1
 800a4fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a502:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a506:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a508:	e070      	b.n	800a5ec <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a50a:	69bb      	ldr	r3, [r7, #24]
 800a50c:	015a      	lsls	r2, r3, #5
 800a50e:	69fb      	ldr	r3, [r7, #28]
 800a510:	4413      	add	r3, r2
 800a512:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	69ba      	ldr	r2, [r7, #24]
 800a51a:	0151      	lsls	r1, r2, #5
 800a51c:	69fa      	ldr	r2, [r7, #28]
 800a51e:	440a      	add	r2, r1
 800a520:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a524:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a528:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a52a:	e05f      	b.n	800a5ec <USB_HC_Halt+0x232>
            break;
 800a52c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a52e:	e05d      	b.n	800a5ec <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a530:	69bb      	ldr	r3, [r7, #24]
 800a532:	015a      	lsls	r2, r3, #5
 800a534:	69fb      	ldr	r3, [r7, #28]
 800a536:	4413      	add	r3, r2
 800a538:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	69ba      	ldr	r2, [r7, #24]
 800a540:	0151      	lsls	r1, r2, #5
 800a542:	69fa      	ldr	r2, [r7, #28]
 800a544:	440a      	add	r2, r1
 800a546:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a54a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a54e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a550:	69fb      	ldr	r3, [r7, #28]
 800a552:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a556:	691b      	ldr	r3, [r3, #16]
 800a558:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d133      	bne.n	800a5c8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a560:	69bb      	ldr	r3, [r7, #24]
 800a562:	015a      	lsls	r2, r3, #5
 800a564:	69fb      	ldr	r3, [r7, #28]
 800a566:	4413      	add	r3, r2
 800a568:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	69ba      	ldr	r2, [r7, #24]
 800a570:	0151      	lsls	r1, r2, #5
 800a572:	69fa      	ldr	r2, [r7, #28]
 800a574:	440a      	add	r2, r1
 800a576:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a57a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a57e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a580:	69bb      	ldr	r3, [r7, #24]
 800a582:	015a      	lsls	r2, r3, #5
 800a584:	69fb      	ldr	r3, [r7, #28]
 800a586:	4413      	add	r3, r2
 800a588:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	69ba      	ldr	r2, [r7, #24]
 800a590:	0151      	lsls	r1, r2, #5
 800a592:	69fa      	ldr	r2, [r7, #28]
 800a594:	440a      	add	r2, r1
 800a596:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a59a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a59e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a5ac:	d81d      	bhi.n	800a5ea <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a5ae:	69bb      	ldr	r3, [r7, #24]
 800a5b0:	015a      	lsls	r2, r3, #5
 800a5b2:	69fb      	ldr	r3, [r7, #28]
 800a5b4:	4413      	add	r3, r2
 800a5b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a5c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a5c4:	d0ec      	beq.n	800a5a0 <USB_HC_Halt+0x1e6>
 800a5c6:	e011      	b.n	800a5ec <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a5c8:	69bb      	ldr	r3, [r7, #24]
 800a5ca:	015a      	lsls	r2, r3, #5
 800a5cc:	69fb      	ldr	r3, [r7, #28]
 800a5ce:	4413      	add	r3, r2
 800a5d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	69ba      	ldr	r2, [r7, #24]
 800a5d8:	0151      	lsls	r1, r2, #5
 800a5da:	69fa      	ldr	r2, [r7, #28]
 800a5dc:	440a      	add	r2, r1
 800a5de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a5e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a5e6:	6013      	str	r3, [r2, #0]
 800a5e8:	e000      	b.n	800a5ec <USB_HC_Halt+0x232>
          break;
 800a5ea:	bf00      	nop
    }
  }

  return HAL_OK;
 800a5ec:	2300      	movs	r3, #0
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3724      	adds	r7, #36	@ 0x24
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f8:	4770      	bx	lr
	...

0800a5fc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b087      	sub	sp, #28
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	460b      	mov	r3, r1
 800a606:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a60c:	78fb      	ldrb	r3, [r7, #3]
 800a60e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a610:	2301      	movs	r3, #1
 800a612:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	04da      	lsls	r2, r3, #19
 800a618:	4b15      	ldr	r3, [pc, #84]	@ (800a670 <USB_DoPing+0x74>)
 800a61a:	4013      	ands	r3, r2
 800a61c:	693a      	ldr	r2, [r7, #16]
 800a61e:	0151      	lsls	r1, r2, #5
 800a620:	697a      	ldr	r2, [r7, #20]
 800a622:	440a      	add	r2, r1
 800a624:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a628:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a62c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	015a      	lsls	r2, r3, #5
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	4413      	add	r3, r2
 800a636:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a644:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a64c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	015a      	lsls	r2, r3, #5
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	4413      	add	r3, r2
 800a656:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a65a:	461a      	mov	r2, r3
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a660:	2300      	movs	r3, #0
}
 800a662:	4618      	mov	r0, r3
 800a664:	371c      	adds	r7, #28
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr
 800a66e:	bf00      	nop
 800a670:	1ff80000 	.word	0x1ff80000

0800a674 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b088      	sub	sp, #32
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800a67c:	2300      	movs	r3, #0
 800a67e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800a684:	2300      	movs	r3, #0
 800a686:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a688:	6878      	ldr	r0, [r7, #4]
 800a68a:	f7fe ff86 	bl	800959a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a68e:	2110      	movs	r1, #16
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f7fe ffdf 	bl	8009654 <USB_FlushTxFifo>
 800a696:	4603      	mov	r3, r0
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d001      	beq.n	800a6a0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800a69c:	2301      	movs	r3, #1
 800a69e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a6a0:	6878      	ldr	r0, [r7, #4]
 800a6a2:	f7ff f809 	bl	80096b8 <USB_FlushRxFifo>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d001      	beq.n	800a6b0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	61bb      	str	r3, [r7, #24]
 800a6b4:	e01f      	b.n	800a6f6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800a6b6:	69bb      	ldr	r3, [r7, #24]
 800a6b8:	015a      	lsls	r2, r3, #5
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	4413      	add	r3, r2
 800a6be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a6cc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a6d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a6d6:	693b      	ldr	r3, [r7, #16]
 800a6d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a6dc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a6de:	69bb      	ldr	r3, [r7, #24]
 800a6e0:	015a      	lsls	r2, r3, #5
 800a6e2:	697b      	ldr	r3, [r7, #20]
 800a6e4:	4413      	add	r3, r2
 800a6e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a6f0:	69bb      	ldr	r3, [r7, #24]
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	61bb      	str	r3, [r7, #24]
 800a6f6:	69bb      	ldr	r3, [r7, #24]
 800a6f8:	2b0f      	cmp	r3, #15
 800a6fa:	d9dc      	bls.n	800a6b6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	61bb      	str	r3, [r7, #24]
 800a700:	e034      	b.n	800a76c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a702:	69bb      	ldr	r3, [r7, #24]
 800a704:	015a      	lsls	r2, r3, #5
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	4413      	add	r3, r2
 800a70a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a712:	693b      	ldr	r3, [r7, #16]
 800a714:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a718:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a71a:	693b      	ldr	r3, [r7, #16]
 800a71c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a720:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a728:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a72a:	69bb      	ldr	r3, [r7, #24]
 800a72c:	015a      	lsls	r2, r3, #5
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	4413      	add	r3, r2
 800a732:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a736:	461a      	mov	r2, r3
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	3301      	adds	r3, #1
 800a740:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a748:	d80c      	bhi.n	800a764 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a74a:	69bb      	ldr	r3, [r7, #24]
 800a74c:	015a      	lsls	r2, r3, #5
 800a74e:	697b      	ldr	r3, [r7, #20]
 800a750:	4413      	add	r3, r2
 800a752:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a75c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a760:	d0ec      	beq.n	800a73c <USB_StopHost+0xc8>
 800a762:	e000      	b.n	800a766 <USB_StopHost+0xf2>
        break;
 800a764:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a766:	69bb      	ldr	r3, [r7, #24]
 800a768:	3301      	adds	r3, #1
 800a76a:	61bb      	str	r3, [r7, #24]
 800a76c:	69bb      	ldr	r3, [r7, #24]
 800a76e:	2b0f      	cmp	r3, #15
 800a770:	d9c7      	bls.n	800a702 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a778:	461a      	mov	r2, r3
 800a77a:	f04f 33ff 	mov.w	r3, #4294967295
 800a77e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	f04f 32ff 	mov.w	r2, #4294967295
 800a786:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f7fe fef5 	bl	8009578 <USB_EnableGlobalInt>

  return ret;
 800a78e:	7ffb      	ldrb	r3, [r7, #31]
}
 800a790:	4618      	mov	r0, r3
 800a792:	3720      	adds	r7, #32
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}

0800a798 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a798:	b590      	push	{r4, r7, lr}
 800a79a:	b089      	sub	sp, #36	@ 0x24
 800a79c:	af04      	add	r7, sp, #16
 800a79e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	2202      	movs	r2, #2
 800a7a4:	2102      	movs	r1, #2
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 fcb7 	bl	800b11a <USBH_FindInterface>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a7b0:	7bfb      	ldrb	r3, [r7, #15]
 800a7b2:	2bff      	cmp	r3, #255	@ 0xff
 800a7b4:	d002      	beq.n	800a7bc <USBH_CDC_InterfaceInit+0x24>
 800a7b6:	7bfb      	ldrb	r3, [r7, #15]
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d901      	bls.n	800a7c0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a7bc:	2302      	movs	r3, #2
 800a7be:	e13d      	b.n	800aa3c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800a7c0:	7bfb      	ldrb	r3, [r7, #15]
 800a7c2:	4619      	mov	r1, r3
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f000 fc8c 	bl	800b0e2 <USBH_SelectInterface>
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a7ce:	7bbb      	ldrb	r3, [r7, #14]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d001      	beq.n	800a7d8 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800a7d4:	2302      	movs	r3, #2
 800a7d6:	e131      	b.n	800aa3c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800a7de:	2050      	movs	r0, #80	@ 0x50
 800a7e0:	f009 fcb4 	bl	801414c <malloc>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a7ee:	69db      	ldr	r3, [r3, #28]
 800a7f0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d101      	bne.n	800a7fc <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800a7f8:	2302      	movs	r3, #2
 800a7fa:	e11f      	b.n	800aa3c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800a7fc:	2250      	movs	r2, #80	@ 0x50
 800a7fe:	2100      	movs	r1, #0
 800a800:	68b8      	ldr	r0, [r7, #8]
 800a802:	f00a febf 	bl	8015584 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a806:	7bfb      	ldrb	r3, [r7, #15]
 800a808:	687a      	ldr	r2, [r7, #4]
 800a80a:	211a      	movs	r1, #26
 800a80c:	fb01 f303 	mul.w	r3, r1, r3
 800a810:	4413      	add	r3, r2
 800a812:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a816:	781b      	ldrb	r3, [r3, #0]
 800a818:	b25b      	sxtb	r3, r3
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	da15      	bge.n	800a84a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a81e:	7bfb      	ldrb	r3, [r7, #15]
 800a820:	687a      	ldr	r2, [r7, #4]
 800a822:	211a      	movs	r1, #26
 800a824:	fb01 f303 	mul.w	r3, r1, r3
 800a828:	4413      	add	r3, r2
 800a82a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a82e:	781a      	ldrb	r2, [r3, #0]
 800a830:	68bb      	ldr	r3, [r7, #8]
 800a832:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a834:	7bfb      	ldrb	r3, [r7, #15]
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	211a      	movs	r1, #26
 800a83a:	fb01 f303 	mul.w	r3, r1, r3
 800a83e:	4413      	add	r3, r2
 800a840:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a844:	881a      	ldrh	r2, [r3, #0]
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	785b      	ldrb	r3, [r3, #1]
 800a84e:	4619      	mov	r1, r3
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	f002 f904 	bl	800ca5e <USBH_AllocPipe>
 800a856:	4603      	mov	r3, r0
 800a858:	461a      	mov	r2, r3
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	7819      	ldrb	r1, [r3, #0]
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	7858      	ldrb	r0, [r3, #1]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a872:	68ba      	ldr	r2, [r7, #8]
 800a874:	8952      	ldrh	r2, [r2, #10]
 800a876:	9202      	str	r2, [sp, #8]
 800a878:	2203      	movs	r2, #3
 800a87a:	9201      	str	r2, [sp, #4]
 800a87c:	9300      	str	r3, [sp, #0]
 800a87e:	4623      	mov	r3, r4
 800a880:	4602      	mov	r2, r0
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f002 f8bc 	bl	800ca00 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	781b      	ldrb	r3, [r3, #0]
 800a88c:	2200      	movs	r2, #0
 800a88e:	4619      	mov	r1, r3
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f009 fbd5 	bl	8014040 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800a896:	2300      	movs	r3, #0
 800a898:	2200      	movs	r2, #0
 800a89a:	210a      	movs	r1, #10
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	f000 fc3c 	bl	800b11a <USBH_FindInterface>
 800a8a2:	4603      	mov	r3, r0
 800a8a4:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a8a6:	7bfb      	ldrb	r3, [r7, #15]
 800a8a8:	2bff      	cmp	r3, #255	@ 0xff
 800a8aa:	d002      	beq.n	800a8b2 <USBH_CDC_InterfaceInit+0x11a>
 800a8ac:	7bfb      	ldrb	r3, [r7, #15]
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	d901      	bls.n	800a8b6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a8b2:	2302      	movs	r3, #2
 800a8b4:	e0c2      	b.n	800aa3c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a8b6:	7bfb      	ldrb	r3, [r7, #15]
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	211a      	movs	r1, #26
 800a8bc:	fb01 f303 	mul.w	r3, r1, r3
 800a8c0:	4413      	add	r3, r2
 800a8c2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a8c6:	781b      	ldrb	r3, [r3, #0]
 800a8c8:	b25b      	sxtb	r3, r3
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	da16      	bge.n	800a8fc <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a8ce:	7bfb      	ldrb	r3, [r7, #15]
 800a8d0:	687a      	ldr	r2, [r7, #4]
 800a8d2:	211a      	movs	r1, #26
 800a8d4:	fb01 f303 	mul.w	r3, r1, r3
 800a8d8:	4413      	add	r3, r2
 800a8da:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a8de:	781a      	ldrb	r2, [r3, #0]
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a8e4:	7bfb      	ldrb	r3, [r7, #15]
 800a8e6:	687a      	ldr	r2, [r7, #4]
 800a8e8:	211a      	movs	r1, #26
 800a8ea:	fb01 f303 	mul.w	r3, r1, r3
 800a8ee:	4413      	add	r3, r2
 800a8f0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a8f4:	881a      	ldrh	r2, [r3, #0]
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	835a      	strh	r2, [r3, #26]
 800a8fa:	e015      	b.n	800a928 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a8fc:	7bfb      	ldrb	r3, [r7, #15]
 800a8fe:	687a      	ldr	r2, [r7, #4]
 800a900:	211a      	movs	r1, #26
 800a902:	fb01 f303 	mul.w	r3, r1, r3
 800a906:	4413      	add	r3, r2
 800a908:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a90c:	781a      	ldrb	r2, [r3, #0]
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a912:	7bfb      	ldrb	r3, [r7, #15]
 800a914:	687a      	ldr	r2, [r7, #4]
 800a916:	211a      	movs	r1, #26
 800a918:	fb01 f303 	mul.w	r3, r1, r3
 800a91c:	4413      	add	r3, r2
 800a91e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a922:	881a      	ldrh	r2, [r3, #0]
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800a928:	7bfb      	ldrb	r3, [r7, #15]
 800a92a:	687a      	ldr	r2, [r7, #4]
 800a92c:	211a      	movs	r1, #26
 800a92e:	fb01 f303 	mul.w	r3, r1, r3
 800a932:	4413      	add	r3, r2
 800a934:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	b25b      	sxtb	r3, r3
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	da16      	bge.n	800a96e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a940:	7bfb      	ldrb	r3, [r7, #15]
 800a942:	687a      	ldr	r2, [r7, #4]
 800a944:	211a      	movs	r1, #26
 800a946:	fb01 f303 	mul.w	r3, r1, r3
 800a94a:	4413      	add	r3, r2
 800a94c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a950:	781a      	ldrb	r2, [r3, #0]
 800a952:	68bb      	ldr	r3, [r7, #8]
 800a954:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a956:	7bfb      	ldrb	r3, [r7, #15]
 800a958:	687a      	ldr	r2, [r7, #4]
 800a95a:	211a      	movs	r1, #26
 800a95c:	fb01 f303 	mul.w	r3, r1, r3
 800a960:	4413      	add	r3, r2
 800a962:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a966:	881a      	ldrh	r2, [r3, #0]
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	835a      	strh	r2, [r3, #26]
 800a96c:	e015      	b.n	800a99a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a96e:	7bfb      	ldrb	r3, [r7, #15]
 800a970:	687a      	ldr	r2, [r7, #4]
 800a972:	211a      	movs	r1, #26
 800a974:	fb01 f303 	mul.w	r3, r1, r3
 800a978:	4413      	add	r3, r2
 800a97a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a97e:	781a      	ldrb	r2, [r3, #0]
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a984:	7bfb      	ldrb	r3, [r7, #15]
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	211a      	movs	r1, #26
 800a98a:	fb01 f303 	mul.w	r3, r1, r3
 800a98e:	4413      	add	r3, r2
 800a990:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a994:	881a      	ldrh	r2, [r3, #0]
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	7b9b      	ldrb	r3, [r3, #14]
 800a99e:	4619      	mov	r1, r3
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f002 f85c 	bl	800ca5e <USBH_AllocPipe>
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	7bdb      	ldrb	r3, [r3, #15]
 800a9b2:	4619      	mov	r1, r3
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f002 f852 	bl	800ca5e <USBH_AllocPipe>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	461a      	mov	r2, r3
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	7b59      	ldrb	r1, [r3, #13]
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	7b98      	ldrb	r0, [r3, #14]
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a9d6:	68ba      	ldr	r2, [r7, #8]
 800a9d8:	8b12      	ldrh	r2, [r2, #24]
 800a9da:	9202      	str	r2, [sp, #8]
 800a9dc:	2202      	movs	r2, #2
 800a9de:	9201      	str	r2, [sp, #4]
 800a9e0:	9300      	str	r3, [sp, #0]
 800a9e2:	4623      	mov	r3, r4
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f002 f80a 	bl	800ca00 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	7b19      	ldrb	r1, [r3, #12]
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	7bd8      	ldrb	r0, [r3, #15]
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aa00:	68ba      	ldr	r2, [r7, #8]
 800aa02:	8b52      	ldrh	r2, [r2, #26]
 800aa04:	9202      	str	r2, [sp, #8]
 800aa06:	2202      	movs	r2, #2
 800aa08:	9201      	str	r2, [sp, #4]
 800aa0a:	9300      	str	r3, [sp, #0]
 800aa0c:	4623      	mov	r3, r4
 800aa0e:	4602      	mov	r2, r0
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f001 fff5 	bl	800ca00 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	2200      	movs	r2, #0
 800aa1a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	7b5b      	ldrb	r3, [r3, #13]
 800aa22:	2200      	movs	r2, #0
 800aa24:	4619      	mov	r1, r3
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f009 fb0a 	bl	8014040 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	7b1b      	ldrb	r3, [r3, #12]
 800aa30:	2200      	movs	r2, #0
 800aa32:	4619      	mov	r1, r3
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f009 fb03 	bl	8014040 <USBH_LL_SetToggle>

  return USBH_OK;
 800aa3a:	2300      	movs	r3, #0
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3714      	adds	r7, #20
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd90      	pop	{r4, r7, pc}

0800aa44 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aa52:	69db      	ldr	r3, [r3, #28]
 800aa54:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d00e      	beq.n	800aa7c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	4619      	mov	r1, r3
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f001 ffea 	bl	800ca3e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	4619      	mov	r1, r3
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f002 f815 	bl	800caa0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	7b1b      	ldrb	r3, [r3, #12]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d00e      	beq.n	800aaa2 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	7b1b      	ldrb	r3, [r3, #12]
 800aa88:	4619      	mov	r1, r3
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f001 ffd7 	bl	800ca3e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	7b1b      	ldrb	r3, [r3, #12]
 800aa94:	4619      	mov	r1, r3
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f002 f802 	bl	800caa0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	7b5b      	ldrb	r3, [r3, #13]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d00e      	beq.n	800aac8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	7b5b      	ldrb	r3, [r3, #13]
 800aaae:	4619      	mov	r1, r3
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f001 ffc4 	bl	800ca3e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	7b5b      	ldrb	r3, [r3, #13]
 800aaba:	4619      	mov	r1, r3
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f001 ffef 	bl	800caa0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	2200      	movs	r2, #0
 800aac6:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aace:	69db      	ldr	r3, [r3, #28]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d00b      	beq.n	800aaec <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aada:	69db      	ldr	r3, [r3, #28]
 800aadc:	4618      	mov	r0, r3
 800aade:	f009 fb3d 	bl	801415c <free>
    phost->pActiveClass->pData = 0U;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aae8:	2200      	movs	r2, #0
 800aaea:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800aaec:	2300      	movs	r3, #0
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	3710      	adds	r7, #16
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd80      	pop	{r7, pc}

0800aaf6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800aaf6:	b580      	push	{r7, lr}
 800aaf8:	b084      	sub	sp, #16
 800aafa:	af00      	add	r7, sp, #0
 800aafc:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ab04:	69db      	ldr	r3, [r3, #28]
 800ab06:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	3340      	adds	r3, #64	@ 0x40
 800ab0c:	4619      	mov	r1, r3
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 f8b1 	bl	800ac76 <GetLineCoding>
 800ab14:	4603      	mov	r3, r0
 800ab16:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800ab18:	7afb      	ldrb	r3, [r7, #11]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d105      	bne.n	800ab2a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ab24:	2102      	movs	r1, #2
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800ab2a:	7afb      	ldrb	r3, [r7, #11]
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3710      	adds	r7, #16
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}

0800ab34 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b084      	sub	sp, #16
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800ab40:	2300      	movs	r3, #0
 800ab42:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ab4a:	69db      	ldr	r3, [r3, #28]
 800ab4c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800ab54:	2b04      	cmp	r3, #4
 800ab56:	d877      	bhi.n	800ac48 <USBH_CDC_Process+0x114>
 800ab58:	a201      	add	r2, pc, #4	@ (adr r2, 800ab60 <USBH_CDC_Process+0x2c>)
 800ab5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab5e:	bf00      	nop
 800ab60:	0800ab75 	.word	0x0800ab75
 800ab64:	0800ab7b 	.word	0x0800ab7b
 800ab68:	0800abab 	.word	0x0800abab
 800ab6c:	0800ac1f 	.word	0x0800ac1f
 800ab70:	0800ac2d 	.word	0x0800ac2d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800ab74:	2300      	movs	r3, #0
 800ab76:	73fb      	strb	r3, [r7, #15]
      break;
 800ab78:	e06d      	b.n	800ac56 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab7e:	4619      	mov	r1, r3
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f000 f897 	bl	800acb4 <SetLineCoding>
 800ab86:	4603      	mov	r3, r0
 800ab88:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ab8a:	7bbb      	ldrb	r3, [r7, #14]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d104      	bne.n	800ab9a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	2202      	movs	r2, #2
 800ab94:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800ab98:	e058      	b.n	800ac4c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800ab9a:	7bbb      	ldrb	r3, [r7, #14]
 800ab9c:	2b01      	cmp	r3, #1
 800ab9e:	d055      	beq.n	800ac4c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	2204      	movs	r2, #4
 800aba4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800aba8:	e050      	b.n	800ac4c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	3340      	adds	r3, #64	@ 0x40
 800abae:	4619      	mov	r1, r3
 800abb0:	6878      	ldr	r0, [r7, #4]
 800abb2:	f000 f860 	bl	800ac76 <GetLineCoding>
 800abb6:	4603      	mov	r3, r0
 800abb8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800abba:	7bbb      	ldrb	r3, [r7, #14]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d126      	bne.n	800ac0e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	2200      	movs	r2, #0
 800abc4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800abd2:	791b      	ldrb	r3, [r3, #4]
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d13b      	bne.n	800ac50 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800abe2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800abe4:	429a      	cmp	r2, r3
 800abe6:	d133      	bne.n	800ac50 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800abf2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800abf4:	429a      	cmp	r2, r3
 800abf6:	d12b      	bne.n	800ac50 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac00:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d124      	bne.n	800ac50 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f000 f96a 	bl	800aee0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800ac0c:	e020      	b.n	800ac50 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800ac0e:	7bbb      	ldrb	r3, [r7, #14]
 800ac10:	2b01      	cmp	r3, #1
 800ac12:	d01d      	beq.n	800ac50 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	2204      	movs	r2, #4
 800ac18:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800ac1c:	e018      	b.n	800ac50 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f000 f867 	bl	800acf2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f000 f8e6 	bl	800adf6 <CDC_ProcessReception>
      break;
 800ac2a:	e014      	b.n	800ac56 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f001 f8f8 	bl	800be24 <USBH_ClrFeature>
 800ac34:	4603      	mov	r3, r0
 800ac36:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ac38:	7bbb      	ldrb	r3, [r7, #14]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d10a      	bne.n	800ac54 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	2200      	movs	r2, #0
 800ac42:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800ac46:	e005      	b.n	800ac54 <USBH_CDC_Process+0x120>

    default:
      break;
 800ac48:	bf00      	nop
 800ac4a:	e004      	b.n	800ac56 <USBH_CDC_Process+0x122>
      break;
 800ac4c:	bf00      	nop
 800ac4e:	e002      	b.n	800ac56 <USBH_CDC_Process+0x122>
      break;
 800ac50:	bf00      	nop
 800ac52:	e000      	b.n	800ac56 <USBH_CDC_Process+0x122>
      break;
 800ac54:	bf00      	nop

  }

  return status;
 800ac56:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3710      	adds	r7, #16
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}

0800ac60 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b083      	sub	sp, #12
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800ac68:	2300      	movs	r3, #0
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	370c      	adds	r7, #12
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr

0800ac76 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800ac76:	b580      	push	{r7, lr}
 800ac78:	b082      	sub	sp, #8
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	6078      	str	r0, [r7, #4]
 800ac7e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	22a1      	movs	r2, #161	@ 0xa1
 800ac84:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2221      	movs	r2, #33	@ 0x21
 800ac8a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2200      	movs	r2, #0
 800ac90:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2200      	movs	r2, #0
 800ac96:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2207      	movs	r2, #7
 800ac9c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	2207      	movs	r2, #7
 800aca2:	4619      	mov	r1, r3
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f001 fbf1 	bl	800c48c <USBH_CtlReq>
 800acaa:	4603      	mov	r3, r0
}
 800acac:	4618      	mov	r0, r3
 800acae:	3708      	adds	r7, #8
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}

0800acb4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b082      	sub	sp, #8
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
 800acbc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2221      	movs	r2, #33	@ 0x21
 800acc2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2220      	movs	r2, #32
 800acc8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2200      	movs	r2, #0
 800acce:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2200      	movs	r2, #0
 800acd4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2207      	movs	r2, #7
 800acda:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	2207      	movs	r2, #7
 800ace0:	4619      	mov	r1, r3
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f001 fbd2 	bl	800c48c <USBH_CtlReq>
 800ace8:	4603      	mov	r3, r0
}
 800acea:	4618      	mov	r0, r3
 800acec:	3708      	adds	r7, #8
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}

0800acf2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800acf2:	b580      	push	{r7, lr}
 800acf4:	b086      	sub	sp, #24
 800acf6:	af02      	add	r7, sp, #8
 800acf8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ad00:	69db      	ldr	r3, [r3, #28]
 800ad02:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ad04:	2300      	movs	r3, #0
 800ad06:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	d002      	beq.n	800ad18 <CDC_ProcessTransmission+0x26>
 800ad12:	2b02      	cmp	r3, #2
 800ad14:	d023      	beq.n	800ad5e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800ad16:	e06a      	b.n	800adee <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad1c:	68fa      	ldr	r2, [r7, #12]
 800ad1e:	8b12      	ldrh	r2, [r2, #24]
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d90b      	bls.n	800ad3c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	69d9      	ldr	r1, [r3, #28]
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	8b1a      	ldrh	r2, [r3, #24]
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	7b5b      	ldrb	r3, [r3, #13]
 800ad30:	2001      	movs	r0, #1
 800ad32:	9000      	str	r0, [sp, #0]
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f001 fe20 	bl	800c97a <USBH_BulkSendData>
 800ad3a:	e00b      	b.n	800ad54 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800ad44:	b29a      	uxth	r2, r3
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	7b5b      	ldrb	r3, [r3, #13]
 800ad4a:	2001      	movs	r0, #1
 800ad4c:	9000      	str	r0, [sp, #0]
 800ad4e:	6878      	ldr	r0, [r7, #4]
 800ad50:	f001 fe13 	bl	800c97a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	2202      	movs	r2, #2
 800ad58:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800ad5c:	e047      	b.n	800adee <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	7b5b      	ldrb	r3, [r3, #13]
 800ad62:	4619      	mov	r1, r3
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f009 f941 	bl	8013fec <USBH_LL_GetURBState>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800ad6e:	7afb      	ldrb	r3, [r7, #11]
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d12e      	bne.n	800add2 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad78:	68fa      	ldr	r2, [r7, #12]
 800ad7a:	8b12      	ldrh	r2, [r2, #24]
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d90e      	bls.n	800ad9e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad84:	68fa      	ldr	r2, [r7, #12]
 800ad86:	8b12      	ldrh	r2, [r2, #24]
 800ad88:	1a9a      	subs	r2, r3, r2
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	69db      	ldr	r3, [r3, #28]
 800ad92:	68fa      	ldr	r2, [r7, #12]
 800ad94:	8b12      	ldrh	r2, [r2, #24]
 800ad96:	441a      	add	r2, r3
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	61da      	str	r2, [r3, #28]
 800ad9c:	e002      	b.n	800ada4 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	2200      	movs	r2, #0
 800ada2:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d004      	beq.n	800adb6 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2201      	movs	r2, #1
 800adb0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800adb4:	e006      	b.n	800adc4 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	2200      	movs	r2, #0
 800adba:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f000 f87a 	bl	800aeb8 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800adc4:	2300      	movs	r3, #0
 800adc6:	2200      	movs	r2, #0
 800adc8:	2104      	movs	r1, #4
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f000 feb6 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800add0:	e00c      	b.n	800adec <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 800add2:	7afb      	ldrb	r3, [r7, #11]
 800add4:	2b02      	cmp	r3, #2
 800add6:	d109      	bne.n	800adec <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2201      	movs	r2, #1
 800addc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800ade0:	2300      	movs	r3, #0
 800ade2:	2200      	movs	r2, #0
 800ade4:	2104      	movs	r1, #4
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f000 fea8 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800adec:	bf00      	nop
  }
}
 800adee:	bf00      	nop
 800adf0:	3710      	adds	r7, #16
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}

0800adf6 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800adf6:	b580      	push	{r7, lr}
 800adf8:	b086      	sub	sp, #24
 800adfa:	af00      	add	r7, sp, #0
 800adfc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ae04:	69db      	ldr	r3, [r3, #28]
 800ae06:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800ae12:	2b03      	cmp	r3, #3
 800ae14:	d002      	beq.n	800ae1c <CDC_ProcessReception+0x26>
 800ae16:	2b04      	cmp	r3, #4
 800ae18:	d00e      	beq.n	800ae38 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800ae1a:	e049      	b.n	800aeb0 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	6a19      	ldr	r1, [r3, #32]
 800ae20:	697b      	ldr	r3, [r7, #20]
 800ae22:	8b5a      	ldrh	r2, [r3, #26]
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	7b1b      	ldrb	r3, [r3, #12]
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f001 fdcb 	bl	800c9c4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	2204      	movs	r2, #4
 800ae32:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800ae36:	e03b      	b.n	800aeb0 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800ae38:	697b      	ldr	r3, [r7, #20]
 800ae3a:	7b1b      	ldrb	r3, [r3, #12]
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f009 f8d4 	bl	8013fec <USBH_LL_GetURBState>
 800ae44:	4603      	mov	r3, r0
 800ae46:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800ae48:	7cfb      	ldrb	r3, [r7, #19]
 800ae4a:	2b01      	cmp	r3, #1
 800ae4c:	d12f      	bne.n	800aeae <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800ae4e:	697b      	ldr	r3, [r7, #20]
 800ae50:	7b1b      	ldrb	r3, [r3, #12]
 800ae52:	4619      	mov	r1, r3
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f009 f849 	bl	8013eec <USBH_LL_GetLastXferSize>
 800ae5a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae60:	68fa      	ldr	r2, [r7, #12]
 800ae62:	429a      	cmp	r2, r3
 800ae64:	d016      	beq.n	800ae94 <CDC_ProcessReception+0x9e>
 800ae66:	697b      	ldr	r3, [r7, #20]
 800ae68:	8b5b      	ldrh	r3, [r3, #26]
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d110      	bne.n	800ae94 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	1ad2      	subs	r2, r2, r3
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	6a1a      	ldr	r2, [r3, #32]
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	441a      	add	r2, r3
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	2203      	movs	r2, #3
 800ae8e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 800ae92:	e006      	b.n	800aea2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	2200      	movs	r2, #0
 800ae98:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f000 f815 	bl	800aecc <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800aea2:	2300      	movs	r3, #0
 800aea4:	2200      	movs	r2, #0
 800aea6:	2104      	movs	r1, #4
 800aea8:	6878      	ldr	r0, [r7, #4]
 800aeaa:	f000 fe47 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800aeae:	bf00      	nop
  }
}
 800aeb0:	bf00      	nop
 800aeb2:	3718      	adds	r7, #24
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	bd80      	pop	{r7, pc}

0800aeb8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800aeb8:	b480      	push	{r7}
 800aeba:	b083      	sub	sp, #12
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800aec0:	bf00      	nop
 800aec2:	370c      	adds	r7, #12
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr

0800aecc <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800aecc:	b480      	push	{r7}
 800aece:	b083      	sub	sp, #12
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800aed4:	bf00      	nop
 800aed6:	370c      	adds	r7, #12
 800aed8:	46bd      	mov	sp, r7
 800aeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aede:	4770      	bx	lr

0800aee0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800aee0:	b480      	push	{r7}
 800aee2:	b083      	sub	sp, #12
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800aee8:	bf00      	nop
 800aeea:	370c      	adds	r7, #12
 800aeec:	46bd      	mov	sp, r7
 800aeee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef2:	4770      	bx	lr

0800aef4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b084      	sub	sp, #16
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	60f8      	str	r0, [r7, #12]
 800aefc:	60b9      	str	r1, [r7, #8]
 800aefe:	4613      	mov	r3, r2
 800af00:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d101      	bne.n	800af0c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800af08:	2302      	movs	r3, #2
 800af0a:	e044      	b.n	800af96 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	79fa      	ldrb	r2, [r7, #7]
 800af10:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2200      	movs	r2, #0
 800af18:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	2200      	movs	r2, #0
 800af20:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800af24:	68f8      	ldr	r0, [r7, #12]
 800af26:	f000 f841 	bl	800afac <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	2200      	movs	r2, #0
 800af2e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	2200      	movs	r2, #0
 800af36:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	2200      	movs	r2, #0
 800af3e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	2200      	movs	r2, #0
 800af46:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d003      	beq.n	800af58 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	68ba      	ldr	r2, [r7, #8]
 800af54:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 800af58:	2200      	movs	r2, #0
 800af5a:	2104      	movs	r1, #4
 800af5c:	2010      	movs	r0, #16
 800af5e:	f005 fc46 	bl	80107ee <osMessageQueueNew>
 800af62:	4602      	mov	r2, r0
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 800af6a:	4b0d      	ldr	r3, [pc, #52]	@ (800afa0 <USBH_Init+0xac>)
 800af6c:	4a0d      	ldr	r2, [pc, #52]	@ (800afa4 <USBH_Init+0xb0>)
 800af6e:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 800af70:	4b0b      	ldr	r3, [pc, #44]	@ (800afa0 <USBH_Init+0xac>)
 800af72:	2280      	movs	r2, #128	@ 0x80
 800af74:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 800af76:	4b0a      	ldr	r3, [pc, #40]	@ (800afa0 <USBH_Init+0xac>)
 800af78:	2218      	movs	r2, #24
 800af7a:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 800af7c:	4a08      	ldr	r2, [pc, #32]	@ (800afa0 <USBH_Init+0xac>)
 800af7e:	68f9      	ldr	r1, [r7, #12]
 800af80:	4809      	ldr	r0, [pc, #36]	@ (800afa8 <USBH_Init+0xb4>)
 800af82:	f005 fb87 	bl	8010694 <osThreadNew>
 800af86:	4602      	mov	r2, r0
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800af8e:	68f8      	ldr	r0, [r7, #12]
 800af90:	f008 fef8 	bl	8013d84 <USBH_LL_Init>

  return USBH_OK;
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	3710      	adds	r7, #16
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}
 800af9e:	bf00      	nop
 800afa0:	2000064c 	.word	0x2000064c
 800afa4:	08018cc4 	.word	0x08018cc4
 800afa8:	0800bb85 	.word	0x0800bb85

0800afac <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b084      	sub	sp, #16
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800afb4:	2300      	movs	r3, #0
 800afb6:	60fb      	str	r3, [r7, #12]
 800afb8:	e009      	b.n	800afce <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800afba:	687a      	ldr	r2, [r7, #4]
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	33e0      	adds	r3, #224	@ 0xe0
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	4413      	add	r3, r2
 800afc4:	2200      	movs	r2, #0
 800afc6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	3301      	adds	r3, #1
 800afcc:	60fb      	str	r3, [r7, #12]
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	2b0f      	cmp	r3, #15
 800afd2:	d9f2      	bls.n	800afba <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800afd4:	2300      	movs	r3, #0
 800afd6:	60fb      	str	r3, [r7, #12]
 800afd8:	e009      	b.n	800afee <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	4413      	add	r3, r2
 800afe0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800afe4:	2200      	movs	r2, #0
 800afe6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	3301      	adds	r3, #1
 800afec:	60fb      	str	r3, [r7, #12]
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aff4:	d3f1      	bcc.n	800afda <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2200      	movs	r2, #0
 800affa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2200      	movs	r2, #0
 800b000:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2201      	movs	r2, #1
 800b006:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2200      	movs	r2, #0
 800b00c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2201      	movs	r2, #1
 800b014:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2240      	movs	r2, #64	@ 0x40
 800b01a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2200      	movs	r2, #0
 800b020:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2200      	movs	r2, #0
 800b026:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2201      	movs	r2, #1
 800b02e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2200      	movs	r2, #0
 800b036:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2200      	movs	r2, #0
 800b03e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	331c      	adds	r3, #28
 800b046:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b04a:	2100      	movs	r1, #0
 800b04c:	4618      	mov	r0, r3
 800b04e:	f00a fa99 	bl	8015584 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b058:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b05c:	2100      	movs	r1, #0
 800b05e:	4618      	mov	r0, r3
 800b060:	f00a fa90 	bl	8015584 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800b06a:	2212      	movs	r2, #18
 800b06c:	2100      	movs	r1, #0
 800b06e:	4618      	mov	r0, r3
 800b070:	f00a fa88 	bl	8015584 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b07a:	223e      	movs	r2, #62	@ 0x3e
 800b07c:	2100      	movs	r1, #0
 800b07e:	4618      	mov	r0, r3
 800b080:	f00a fa80 	bl	8015584 <memset>

  return USBH_OK;
 800b084:	2300      	movs	r3, #0
}
 800b086:	4618      	mov	r0, r3
 800b088:	3710      	adds	r7, #16
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}

0800b08e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b08e:	b480      	push	{r7}
 800b090:	b085      	sub	sp, #20
 800b092:	af00      	add	r7, sp, #0
 800b094:	6078      	str	r0, [r7, #4]
 800b096:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b098:	2300      	movs	r3, #0
 800b09a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d016      	beq.n	800b0d0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d10e      	bne.n	800b0ca <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b0b2:	1c59      	adds	r1, r3, #1
 800b0b4:	687a      	ldr	r2, [r7, #4]
 800b0b6:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800b0ba:	687a      	ldr	r2, [r7, #4]
 800b0bc:	33de      	adds	r3, #222	@ 0xde
 800b0be:	6839      	ldr	r1, [r7, #0]
 800b0c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	73fb      	strb	r3, [r7, #15]
 800b0c8:	e004      	b.n	800b0d4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b0ca:	2302      	movs	r3, #2
 800b0cc:	73fb      	strb	r3, [r7, #15]
 800b0ce:	e001      	b.n	800b0d4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b0d0:	2302      	movs	r3, #2
 800b0d2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b0d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	3714      	adds	r7, #20
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e0:	4770      	bx	lr

0800b0e2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b0e2:	b480      	push	{r7}
 800b0e4:	b085      	sub	sp, #20
 800b0e6:	af00      	add	r7, sp, #0
 800b0e8:	6078      	str	r0, [r7, #4]
 800b0ea:	460b      	mov	r3, r1
 800b0ec:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800b0f8:	78fa      	ldrb	r2, [r7, #3]
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d204      	bcs.n	800b108 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	78fa      	ldrb	r2, [r7, #3]
 800b102:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800b106:	e001      	b.n	800b10c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b108:	2302      	movs	r3, #2
 800b10a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b10c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3714      	adds	r7, #20
 800b112:	46bd      	mov	sp, r7
 800b114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b118:	4770      	bx	lr

0800b11a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b11a:	b480      	push	{r7}
 800b11c:	b087      	sub	sp, #28
 800b11e:	af00      	add	r7, sp, #0
 800b120:	6078      	str	r0, [r7, #4]
 800b122:	4608      	mov	r0, r1
 800b124:	4611      	mov	r1, r2
 800b126:	461a      	mov	r2, r3
 800b128:	4603      	mov	r3, r0
 800b12a:	70fb      	strb	r3, [r7, #3]
 800b12c:	460b      	mov	r3, r1
 800b12e:	70bb      	strb	r3, [r7, #2]
 800b130:	4613      	mov	r3, r2
 800b132:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b134:	2300      	movs	r3, #0
 800b136:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b138:	2300      	movs	r3, #0
 800b13a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b142:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b144:	e025      	b.n	800b192 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b146:	7dfb      	ldrb	r3, [r7, #23]
 800b148:	221a      	movs	r2, #26
 800b14a:	fb02 f303 	mul.w	r3, r2, r3
 800b14e:	3308      	adds	r3, #8
 800b150:	68fa      	ldr	r2, [r7, #12]
 800b152:	4413      	add	r3, r2
 800b154:	3302      	adds	r3, #2
 800b156:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	795b      	ldrb	r3, [r3, #5]
 800b15c:	78fa      	ldrb	r2, [r7, #3]
 800b15e:	429a      	cmp	r2, r3
 800b160:	d002      	beq.n	800b168 <USBH_FindInterface+0x4e>
 800b162:	78fb      	ldrb	r3, [r7, #3]
 800b164:	2bff      	cmp	r3, #255	@ 0xff
 800b166:	d111      	bne.n	800b18c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b168:	693b      	ldr	r3, [r7, #16]
 800b16a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b16c:	78ba      	ldrb	r2, [r7, #2]
 800b16e:	429a      	cmp	r2, r3
 800b170:	d002      	beq.n	800b178 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b172:	78bb      	ldrb	r3, [r7, #2]
 800b174:	2bff      	cmp	r3, #255	@ 0xff
 800b176:	d109      	bne.n	800b18c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b17c:	787a      	ldrb	r2, [r7, #1]
 800b17e:	429a      	cmp	r2, r3
 800b180:	d002      	beq.n	800b188 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b182:	787b      	ldrb	r3, [r7, #1]
 800b184:	2bff      	cmp	r3, #255	@ 0xff
 800b186:	d101      	bne.n	800b18c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b188:	7dfb      	ldrb	r3, [r7, #23]
 800b18a:	e006      	b.n	800b19a <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b18c:	7dfb      	ldrb	r3, [r7, #23]
 800b18e:	3301      	adds	r3, #1
 800b190:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b192:	7dfb      	ldrb	r3, [r7, #23]
 800b194:	2b01      	cmp	r3, #1
 800b196:	d9d6      	bls.n	800b146 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b198:	23ff      	movs	r3, #255	@ 0xff
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	371c      	adds	r7, #28
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a4:	4770      	bx	lr

0800b1a6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800b1a6:	b580      	push	{r7, lr}
 800b1a8:	b082      	sub	sp, #8
 800b1aa:	af00      	add	r7, sp, #0
 800b1ac:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f008 fe24 	bl	8013dfc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800b1b4:	2101      	movs	r1, #1
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f008 ff2b 	bl	8014012 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b1bc:	2300      	movs	r3, #0
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3708      	adds	r7, #8
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}
	...

0800b1c8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b088      	sub	sp, #32
 800b1cc:	af04      	add	r7, sp, #16
 800b1ce:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b1d0:	2302      	movs	r3, #2
 800b1d2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	2b01      	cmp	r3, #1
 800b1e2:	d102      	bne.n	800b1ea <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2203      	movs	r2, #3
 800b1e8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	781b      	ldrb	r3, [r3, #0]
 800b1ee:	b2db      	uxtb	r3, r3
 800b1f0:	2b0b      	cmp	r3, #11
 800b1f2:	f200 81f5 	bhi.w	800b5e0 <USBH_Process+0x418>
 800b1f6:	a201      	add	r2, pc, #4	@ (adr r2, 800b1fc <USBH_Process+0x34>)
 800b1f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1fc:	0800b22d 	.word	0x0800b22d
 800b200:	0800b26b 	.word	0x0800b26b
 800b204:	0800b2e1 	.word	0x0800b2e1
 800b208:	0800b56f 	.word	0x0800b56f
 800b20c:	0800b5e1 	.word	0x0800b5e1
 800b210:	0800b38d 	.word	0x0800b38d
 800b214:	0800b509 	.word	0x0800b509
 800b218:	0800b3cf 	.word	0x0800b3cf
 800b21c:	0800b3fb 	.word	0x0800b3fb
 800b220:	0800b423 	.word	0x0800b423
 800b224:	0800b471 	.word	0x0800b471
 800b228:	0800b557 	.word	0x0800b557
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800b232:	b2db      	uxtb	r3, r3
 800b234:	2b00      	cmp	r3, #0
 800b236:	f000 81d5 	beq.w	800b5e4 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2201      	movs	r2, #1
 800b23e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b240:	20c8      	movs	r0, #200	@ 0xc8
 800b242:	f008 ff30 	bl	80140a6 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	f008 fe35 	bl	8013eb6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2200      	movs	r2, #0
 800b250:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2200      	movs	r2, #0
 800b258:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b25c:	2300      	movs	r3, #0
 800b25e:	2200      	movs	r2, #0
 800b260:	2101      	movs	r1, #1
 800b262:	6878      	ldr	r0, [r7, #4]
 800b264:	f000 fc6a 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b268:	e1bc      	b.n	800b5e4 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800b270:	b2db      	uxtb	r3, r3
 800b272:	2b01      	cmp	r3, #1
 800b274:	d107      	bne.n	800b286 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2200      	movs	r2, #0
 800b27a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2202      	movs	r2, #2
 800b282:	701a      	strb	r2, [r3, #0]
 800b284:	e025      	b.n	800b2d2 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800b28c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b290:	d914      	bls.n	800b2bc <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800b298:	3301      	adds	r3, #1
 800b29a:	b2da      	uxtb	r2, r3
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800b2a8:	2b03      	cmp	r3, #3
 800b2aa:	d903      	bls.n	800b2b4 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	220d      	movs	r2, #13
 800b2b0:	701a      	strb	r2, [r3, #0]
 800b2b2:	e00e      	b.n	800b2d2 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	701a      	strb	r2, [r3, #0]
 800b2ba:	e00a      	b.n	800b2d2 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800b2c2:	f103 020a 	add.w	r2, r3, #10
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800b2cc:	200a      	movs	r0, #10
 800b2ce:	f008 feea 	bl	80140a6 <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	2101      	movs	r1, #1
 800b2d8:	6878      	ldr	r0, [r7, #4]
 800b2da:	f000 fc2f 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b2de:	e188      	b.n	800b5f2 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d005      	beq.n	800b2f6 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b2f0:	2104      	movs	r1, #4
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b2f6:	2064      	movs	r0, #100	@ 0x64
 800b2f8:	f008 fed5 	bl	80140a6 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	f008 fdb3 	bl	8013e68 <USBH_LL_GetSpeed>
 800b302:	4603      	mov	r3, r0
 800b304:	461a      	mov	r2, r3
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2205      	movs	r2, #5
 800b310:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b312:	2100      	movs	r1, #0
 800b314:	6878      	ldr	r0, [r7, #4]
 800b316:	f001 fba2 	bl	800ca5e <USBH_AllocPipe>
 800b31a:	4603      	mov	r3, r0
 800b31c:	461a      	mov	r2, r3
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b322:	2180      	movs	r1, #128	@ 0x80
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f001 fb9a 	bl	800ca5e <USBH_AllocPipe>
 800b32a:	4603      	mov	r3, r0
 800b32c:	461a      	mov	r2, r3
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	7919      	ldrb	r1, [r3, #4]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b342:	687a      	ldr	r2, [r7, #4]
 800b344:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b346:	9202      	str	r2, [sp, #8]
 800b348:	2200      	movs	r2, #0
 800b34a:	9201      	str	r2, [sp, #4]
 800b34c:	9300      	str	r3, [sp, #0]
 800b34e:	4603      	mov	r3, r0
 800b350:	2280      	movs	r2, #128	@ 0x80
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f001 fb54 	bl	800ca00 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	7959      	ldrb	r1, [r3, #5]
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b368:	687a      	ldr	r2, [r7, #4]
 800b36a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b36c:	9202      	str	r2, [sp, #8]
 800b36e:	2200      	movs	r2, #0
 800b370:	9201      	str	r2, [sp, #4]
 800b372:	9300      	str	r3, [sp, #0]
 800b374:	4603      	mov	r3, r0
 800b376:	2200      	movs	r2, #0
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	f001 fb41 	bl	800ca00 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b37e:	2300      	movs	r3, #0
 800b380:	2200      	movs	r2, #0
 800b382:	2101      	movs	r1, #1
 800b384:	6878      	ldr	r0, [r7, #4]
 800b386:	f000 fbd9 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b38a:	e132      	b.n	800b5f2 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b38c:	6878      	ldr	r0, [r7, #4]
 800b38e:	f000 f935 	bl	800b5fc <USBH_HandleEnum>
 800b392:	4603      	mov	r3, r0
 800b394:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b396:	7bbb      	ldrb	r3, [r7, #14]
 800b398:	b2db      	uxtb	r3, r3
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	f040 8124 	bne.w	800b5e8 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800b3ae:	2b01      	cmp	r3, #1
 800b3b0:	d103      	bne.n	800b3ba <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	2208      	movs	r2, #8
 800b3b6:	701a      	strb	r2, [r3, #0]
 800b3b8:	e002      	b.n	800b3c0 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2207      	movs	r2, #7
 800b3be:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	2105      	movs	r1, #5
 800b3c6:	6878      	ldr	r0, [r7, #4]
 800b3c8:	f000 fbb8 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b3cc:	e10c      	b.n	800b5e8 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	f000 8109 	beq.w	800b5ec <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b3e0:	2101      	movs	r1, #1
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	2208      	movs	r2, #8
 800b3ea:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	2105      	movs	r1, #5
 800b3f2:	6878      	ldr	r0, [r7, #4]
 800b3f4:	f000 fba2 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800b3f8:	e0f8      	b.n	800b5ec <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800b400:	4619      	mov	r1, r3
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f000 fcc7 	bl	800bd96 <USBH_SetCfg>
 800b408:	4603      	mov	r3, r0
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d102      	bne.n	800b414 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2209      	movs	r2, #9
 800b412:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b414:	2300      	movs	r3, #0
 800b416:	2200      	movs	r2, #0
 800b418:	2101      	movs	r1, #1
 800b41a:	6878      	ldr	r0, [r7, #4]
 800b41c:	f000 fb8e 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b420:	e0e7      	b.n	800b5f2 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800b428:	f003 0320 	and.w	r3, r3, #32
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d015      	beq.n	800b45c <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800b430:	2101      	movs	r1, #1
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 fcd2 	bl	800bddc <USBH_SetFeature>
 800b438:	4603      	mov	r3, r0
 800b43a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b43c:	7bbb      	ldrb	r3, [r7, #14]
 800b43e:	b2db      	uxtb	r3, r3
 800b440:	2b00      	cmp	r3, #0
 800b442:	d103      	bne.n	800b44c <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	220a      	movs	r2, #10
 800b448:	701a      	strb	r2, [r3, #0]
 800b44a:	e00a      	b.n	800b462 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 800b44c:	7bbb      	ldrb	r3, [r7, #14]
 800b44e:	b2db      	uxtb	r3, r3
 800b450:	2b03      	cmp	r3, #3
 800b452:	d106      	bne.n	800b462 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	220a      	movs	r2, #10
 800b458:	701a      	strb	r2, [r3, #0]
 800b45a:	e002      	b.n	800b462 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	220a      	movs	r2, #10
 800b460:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b462:	2300      	movs	r3, #0
 800b464:	2200      	movs	r2, #0
 800b466:	2101      	movs	r1, #1
 800b468:	6878      	ldr	r0, [r7, #4]
 800b46a:	f000 fb67 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b46e:	e0c0      	b.n	800b5f2 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b476:	2b00      	cmp	r3, #0
 800b478:	d03f      	beq.n	800b4fa <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2200      	movs	r2, #0
 800b47e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b482:	2300      	movs	r3, #0
 800b484:	73fb      	strb	r3, [r7, #15]
 800b486:	e016      	b.n	800b4b6 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b488:	7bfa      	ldrb	r2, [r7, #15]
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	32de      	adds	r2, #222	@ 0xde
 800b48e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b492:	791a      	ldrb	r2, [r3, #4]
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d108      	bne.n	800b4b0 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b49e:	7bfa      	ldrb	r2, [r7, #15]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	32de      	adds	r2, #222	@ 0xde
 800b4a4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800b4ae:	e005      	b.n	800b4bc <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b4b0:	7bfb      	ldrb	r3, [r7, #15]
 800b4b2:	3301      	adds	r3, #1
 800b4b4:	73fb      	strb	r3, [r7, #15]
 800b4b6:	7bfb      	ldrb	r3, [r7, #15]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d0e5      	beq.n	800b488 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d016      	beq.n	800b4f4 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b4cc:	689b      	ldr	r3, [r3, #8]
 800b4ce:	6878      	ldr	r0, [r7, #4]
 800b4d0:	4798      	blx	r3
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d109      	bne.n	800b4ec <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2206      	movs	r2, #6
 800b4dc:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b4e4:	2103      	movs	r1, #3
 800b4e6:	6878      	ldr	r0, [r7, #4]
 800b4e8:	4798      	blx	r3
 800b4ea:	e006      	b.n	800b4fa <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	220d      	movs	r2, #13
 800b4f0:	701a      	strb	r2, [r3, #0]
 800b4f2:	e002      	b.n	800b4fa <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	220d      	movs	r2, #13
 800b4f8:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	2105      	movs	r1, #5
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f000 fb1b 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b506:	e074      	b.n	800b5f2 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d017      	beq.n	800b542 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b518:	691b      	ldr	r3, [r3, #16]
 800b51a:	6878      	ldr	r0, [r7, #4]
 800b51c:	4798      	blx	r3
 800b51e:	4603      	mov	r3, r0
 800b520:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b522:	7bbb      	ldrb	r3, [r7, #14]
 800b524:	b2db      	uxtb	r3, r3
 800b526:	2b00      	cmp	r3, #0
 800b528:	d103      	bne.n	800b532 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	220b      	movs	r2, #11
 800b52e:	701a      	strb	r2, [r3, #0]
 800b530:	e00a      	b.n	800b548 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 800b532:	7bbb      	ldrb	r3, [r7, #14]
 800b534:	b2db      	uxtb	r3, r3
 800b536:	2b02      	cmp	r3, #2
 800b538:	d106      	bne.n	800b548 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	220d      	movs	r2, #13
 800b53e:	701a      	strb	r2, [r3, #0]
 800b540:	e002      	b.n	800b548 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	220d      	movs	r2, #13
 800b546:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b548:	2300      	movs	r3, #0
 800b54a:	2200      	movs	r2, #0
 800b54c:	2105      	movs	r1, #5
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f000 faf4 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b554:	e04d      	b.n	800b5f2 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d047      	beq.n	800b5f0 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b566:	695b      	ldr	r3, [r3, #20]
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	4798      	blx	r3
      }
      break;
 800b56c:	e040      	b.n	800b5f0 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2200      	movs	r2, #0
 800b572:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800b576:	6878      	ldr	r0, [r7, #4]
 800b578:	f7ff fd18 	bl	800afac <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b582:	2b00      	cmp	r3, #0
 800b584:	d009      	beq.n	800b59a <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b58c:	68db      	ldr	r3, [r3, #12]
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2200      	movs	r2, #0
 800b596:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d005      	beq.n	800b5b0 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b5aa:	2105      	movs	r1, #5
 800b5ac:	6878      	ldr	r0, [r7, #4]
 800b5ae:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800b5b6:	b2db      	uxtb	r3, r3
 800b5b8:	2b01      	cmp	r3, #1
 800b5ba:	d107      	bne.n	800b5cc <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	f7ff fdee 	bl	800b1a6 <USBH_Start>
 800b5ca:	e002      	b.n	800b5d2 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 800b5cc:	6878      	ldr	r0, [r7, #4]
 800b5ce:	f008 fc15 	bl	8013dfc <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	2101      	movs	r1, #1
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f000 faaf 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b5de:	e008      	b.n	800b5f2 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 800b5e0:	bf00      	nop
 800b5e2:	e006      	b.n	800b5f2 <USBH_Process+0x42a>
      break;
 800b5e4:	bf00      	nop
 800b5e6:	e004      	b.n	800b5f2 <USBH_Process+0x42a>
      break;
 800b5e8:	bf00      	nop
 800b5ea:	e002      	b.n	800b5f2 <USBH_Process+0x42a>
    break;
 800b5ec:	bf00      	nop
 800b5ee:	e000      	b.n	800b5f2 <USBH_Process+0x42a>
      break;
 800b5f0:	bf00      	nop
  }
  return USBH_OK;
 800b5f2:	2300      	movs	r3, #0
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3710      	adds	r7, #16
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b088      	sub	sp, #32
 800b600:	af04      	add	r7, sp, #16
 800b602:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b604:	2301      	movs	r3, #1
 800b606:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800b608:	2301      	movs	r3, #1
 800b60a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	785b      	ldrb	r3, [r3, #1]
 800b610:	2b07      	cmp	r3, #7
 800b612:	f200 81db 	bhi.w	800b9cc <USBH_HandleEnum+0x3d0>
 800b616:	a201      	add	r2, pc, #4	@ (adr r2, 800b61c <USBH_HandleEnum+0x20>)
 800b618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b61c:	0800b63d 	.word	0x0800b63d
 800b620:	0800b6f7 	.word	0x0800b6f7
 800b624:	0800b761 	.word	0x0800b761
 800b628:	0800b7eb 	.word	0x0800b7eb
 800b62c:	0800b855 	.word	0x0800b855
 800b630:	0800b8c5 	.word	0x0800b8c5
 800b634:	0800b92f 	.word	0x0800b92f
 800b638:	0800b98d 	.word	0x0800b98d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800b63c:	2108      	movs	r1, #8
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f000 fac6 	bl	800bbd0 <USBH_Get_DevDesc>
 800b644:	4603      	mov	r3, r0
 800b646:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b648:	7bbb      	ldrb	r3, [r7, #14]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d12e      	bne.n	800b6ac <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2201      	movs	r2, #1
 800b65c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	7919      	ldrb	r1, [r3, #4]
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b66e:	687a      	ldr	r2, [r7, #4]
 800b670:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b672:	9202      	str	r2, [sp, #8]
 800b674:	2200      	movs	r2, #0
 800b676:	9201      	str	r2, [sp, #4]
 800b678:	9300      	str	r3, [sp, #0]
 800b67a:	4603      	mov	r3, r0
 800b67c:	2280      	movs	r2, #128	@ 0x80
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f001 f9be 	bl	800ca00 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	7959      	ldrb	r1, [r3, #5]
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b694:	687a      	ldr	r2, [r7, #4]
 800b696:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b698:	9202      	str	r2, [sp, #8]
 800b69a:	2200      	movs	r2, #0
 800b69c:	9201      	str	r2, [sp, #4]
 800b69e:	9300      	str	r3, [sp, #0]
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f001 f9ab 	bl	800ca00 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b6aa:	e191      	b.n	800b9d0 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b6ac:	7bbb      	ldrb	r3, [r7, #14]
 800b6ae:	2b03      	cmp	r3, #3
 800b6b0:	f040 818e 	bne.w	800b9d0 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b6ba:	3301      	adds	r3, #1
 800b6bc:	b2da      	uxtb	r2, r3
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b6ca:	2b03      	cmp	r3, #3
 800b6cc:	d903      	bls.n	800b6d6 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	220d      	movs	r2, #13
 800b6d2:	701a      	strb	r2, [r3, #0]
      break;
 800b6d4:	e17c      	b.n	800b9d0 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	795b      	ldrb	r3, [r3, #5]
 800b6da:	4619      	mov	r1, r3
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f001 f9df 	bl	800caa0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	791b      	ldrb	r3, [r3, #4]
 800b6e6:	4619      	mov	r1, r3
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f001 f9d9 	bl	800caa0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	701a      	strb	r2, [r3, #0]
      break;
 800b6f4:	e16c      	b.n	800b9d0 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800b6f6:	2112      	movs	r1, #18
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 fa69 	bl	800bbd0 <USBH_Get_DevDesc>
 800b6fe:	4603      	mov	r3, r0
 800b700:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b702:	7bbb      	ldrb	r3, [r7, #14]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d103      	bne.n	800b710 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2202      	movs	r2, #2
 800b70c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b70e:	e161      	b.n	800b9d4 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b710:	7bbb      	ldrb	r3, [r7, #14]
 800b712:	2b03      	cmp	r3, #3
 800b714:	f040 815e 	bne.w	800b9d4 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b71e:	3301      	adds	r3, #1
 800b720:	b2da      	uxtb	r2, r3
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b72e:	2b03      	cmp	r3, #3
 800b730:	d903      	bls.n	800b73a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	220d      	movs	r2, #13
 800b736:	701a      	strb	r2, [r3, #0]
      break;
 800b738:	e14c      	b.n	800b9d4 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	795b      	ldrb	r3, [r3, #5]
 800b73e:	4619      	mov	r1, r3
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f001 f9ad 	bl	800caa0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	791b      	ldrb	r3, [r3, #4]
 800b74a:	4619      	mov	r1, r3
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f001 f9a7 	bl	800caa0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2200      	movs	r2, #0
 800b756:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2200      	movs	r2, #0
 800b75c:	701a      	strb	r2, [r3, #0]
      break;
 800b75e:	e139      	b.n	800b9d4 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b760:	2101      	movs	r1, #1
 800b762:	6878      	ldr	r0, [r7, #4]
 800b764:	f000 faf3 	bl	800bd4e <USBH_SetAddress>
 800b768:	4603      	mov	r3, r0
 800b76a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b76c:	7bbb      	ldrb	r3, [r7, #14]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d130      	bne.n	800b7d4 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800b772:	2002      	movs	r0, #2
 800b774:	f008 fc97 	bl	80140a6 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2201      	movs	r2, #1
 800b77c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2203      	movs	r2, #3
 800b784:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	7919      	ldrb	r1, [r3, #4]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b796:	687a      	ldr	r2, [r7, #4]
 800b798:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b79a:	9202      	str	r2, [sp, #8]
 800b79c:	2200      	movs	r2, #0
 800b79e:	9201      	str	r2, [sp, #4]
 800b7a0:	9300      	str	r3, [sp, #0]
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	2280      	movs	r2, #128	@ 0x80
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f001 f92a 	bl	800ca00 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	7959      	ldrb	r1, [r3, #5]
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b7bc:	687a      	ldr	r2, [r7, #4]
 800b7be:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b7c0:	9202      	str	r2, [sp, #8]
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	9201      	str	r2, [sp, #4]
 800b7c6:	9300      	str	r3, [sp, #0]
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	6878      	ldr	r0, [r7, #4]
 800b7ce:	f001 f917 	bl	800ca00 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b7d2:	e101      	b.n	800b9d8 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b7d4:	7bbb      	ldrb	r3, [r7, #14]
 800b7d6:	2b03      	cmp	r3, #3
 800b7d8:	f040 80fe 	bne.w	800b9d8 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	220d      	movs	r2, #13
 800b7e0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	705a      	strb	r2, [r3, #1]
      break;
 800b7e8:	e0f6      	b.n	800b9d8 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b7ea:	2109      	movs	r1, #9
 800b7ec:	6878      	ldr	r0, [r7, #4]
 800b7ee:	f000 fa1b 	bl	800bc28 <USBH_Get_CfgDesc>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b7f6:	7bbb      	ldrb	r3, [r7, #14]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d103      	bne.n	800b804 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2204      	movs	r2, #4
 800b800:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b802:	e0eb      	b.n	800b9dc <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b804:	7bbb      	ldrb	r3, [r7, #14]
 800b806:	2b03      	cmp	r3, #3
 800b808:	f040 80e8 	bne.w	800b9dc <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b812:	3301      	adds	r3, #1
 800b814:	b2da      	uxtb	r2, r3
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b822:	2b03      	cmp	r3, #3
 800b824:	d903      	bls.n	800b82e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	220d      	movs	r2, #13
 800b82a:	701a      	strb	r2, [r3, #0]
      break;
 800b82c:	e0d6      	b.n	800b9dc <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	795b      	ldrb	r3, [r3, #5]
 800b832:	4619      	mov	r1, r3
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f001 f933 	bl	800caa0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	791b      	ldrb	r3, [r3, #4]
 800b83e:	4619      	mov	r1, r3
 800b840:	6878      	ldr	r0, [r7, #4]
 800b842:	f001 f92d 	bl	800caa0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2200      	movs	r2, #0
 800b84a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2200      	movs	r2, #0
 800b850:	701a      	strb	r2, [r3, #0]
      break;
 800b852:	e0c3      	b.n	800b9dc <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800b85a:	4619      	mov	r1, r3
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f000 f9e3 	bl	800bc28 <USBH_Get_CfgDesc>
 800b862:	4603      	mov	r3, r0
 800b864:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b866:	7bbb      	ldrb	r3, [r7, #14]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d103      	bne.n	800b874 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2205      	movs	r2, #5
 800b870:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b872:	e0b5      	b.n	800b9e0 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b874:	7bbb      	ldrb	r3, [r7, #14]
 800b876:	2b03      	cmp	r3, #3
 800b878:	f040 80b2 	bne.w	800b9e0 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b882:	3301      	adds	r3, #1
 800b884:	b2da      	uxtb	r2, r3
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b892:	2b03      	cmp	r3, #3
 800b894:	d903      	bls.n	800b89e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	220d      	movs	r2, #13
 800b89a:	701a      	strb	r2, [r3, #0]
      break;
 800b89c:	e0a0      	b.n	800b9e0 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	795b      	ldrb	r3, [r3, #5]
 800b8a2:	4619      	mov	r1, r3
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f001 f8fb 	bl	800caa0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	791b      	ldrb	r3, [r3, #4]
 800b8ae:	4619      	mov	r1, r3
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f001 f8f5 	bl	800caa0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2200      	movs	r2, #0
 800b8c0:	701a      	strb	r2, [r3, #0]
      break;
 800b8c2:	e08d      	b.n	800b9e0 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d025      	beq.n	800b91a <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b8da:	23ff      	movs	r3, #255	@ 0xff
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f000 f9cd 	bl	800bc7c <USBH_Get_StringDesc>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b8e6:	7bbb      	ldrb	r3, [r7, #14]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d109      	bne.n	800b900 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2206      	movs	r2, #6
 800b8f0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	2105      	movs	r1, #5
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 f91f 	bl	800bb3c <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b8fe:	e071      	b.n	800b9e4 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b900:	7bbb      	ldrb	r3, [r7, #14]
 800b902:	2b03      	cmp	r3, #3
 800b904:	d16e      	bne.n	800b9e4 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2206      	movs	r2, #6
 800b90a:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b90c:	2300      	movs	r3, #0
 800b90e:	2200      	movs	r2, #0
 800b910:	2105      	movs	r1, #5
 800b912:	6878      	ldr	r0, [r7, #4]
 800b914:	f000 f912 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800b918:	e064      	b.n	800b9e4 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2206      	movs	r2, #6
 800b91e:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b920:	2300      	movs	r3, #0
 800b922:	2200      	movs	r2, #0
 800b924:	2105      	movs	r1, #5
 800b926:	6878      	ldr	r0, [r7, #4]
 800b928:	f000 f908 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800b92c:	e05a      	b.n	800b9e4 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800b934:	2b00      	cmp	r3, #0
 800b936:	d01f      	beq.n	800b978 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b944:	23ff      	movs	r3, #255	@ 0xff
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f000 f998 	bl	800bc7c <USBH_Get_StringDesc>
 800b94c:	4603      	mov	r3, r0
 800b94e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b950:	7bbb      	ldrb	r3, [r7, #14]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d103      	bne.n	800b95e <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	2207      	movs	r2, #7
 800b95a:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b95c:	e044      	b.n	800b9e8 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b95e:	7bbb      	ldrb	r3, [r7, #14]
 800b960:	2b03      	cmp	r3, #3
 800b962:	d141      	bne.n	800b9e8 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2207      	movs	r2, #7
 800b968:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b96a:	2300      	movs	r3, #0
 800b96c:	2200      	movs	r2, #0
 800b96e:	2105      	movs	r1, #5
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f000 f8e3 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800b976:	e037      	b.n	800b9e8 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2207      	movs	r2, #7
 800b97c:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b97e:	2300      	movs	r3, #0
 800b980:	2200      	movs	r2, #0
 800b982:	2105      	movs	r1, #5
 800b984:	6878      	ldr	r0, [r7, #4]
 800b986:	f000 f8d9 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800b98a:	e02d      	b.n	800b9e8 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800b992:	2b00      	cmp	r3, #0
 800b994:	d017      	beq.n	800b9c6 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b9a2:	23ff      	movs	r3, #255	@ 0xff
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f000 f969 	bl	800bc7c <USBH_Get_StringDesc>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b9ae:	7bbb      	ldrb	r3, [r7, #14]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d102      	bne.n	800b9ba <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800b9b8:	e018      	b.n	800b9ec <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b9ba:	7bbb      	ldrb	r3, [r7, #14]
 800b9bc:	2b03      	cmp	r3, #3
 800b9be:	d115      	bne.n	800b9ec <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	73fb      	strb	r3, [r7, #15]
      break;
 800b9c4:	e012      	b.n	800b9ec <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	73fb      	strb	r3, [r7, #15]
      break;
 800b9ca:	e00f      	b.n	800b9ec <USBH_HandleEnum+0x3f0>

    default:
      break;
 800b9cc:	bf00      	nop
 800b9ce:	e00e      	b.n	800b9ee <USBH_HandleEnum+0x3f2>
      break;
 800b9d0:	bf00      	nop
 800b9d2:	e00c      	b.n	800b9ee <USBH_HandleEnum+0x3f2>
      break;
 800b9d4:	bf00      	nop
 800b9d6:	e00a      	b.n	800b9ee <USBH_HandleEnum+0x3f2>
      break;
 800b9d8:	bf00      	nop
 800b9da:	e008      	b.n	800b9ee <USBH_HandleEnum+0x3f2>
      break;
 800b9dc:	bf00      	nop
 800b9de:	e006      	b.n	800b9ee <USBH_HandleEnum+0x3f2>
      break;
 800b9e0:	bf00      	nop
 800b9e2:	e004      	b.n	800b9ee <USBH_HandleEnum+0x3f2>
      break;
 800b9e4:	bf00      	nop
 800b9e6:	e002      	b.n	800b9ee <USBH_HandleEnum+0x3f2>
      break;
 800b9e8:	bf00      	nop
 800b9ea:	e000      	b.n	800b9ee <USBH_HandleEnum+0x3f2>
      break;
 800b9ec:	bf00      	nop
  }
  return Status;
 800b9ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3710      	adds	r7, #16
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b083      	sub	sp, #12
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
 800ba00:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	683a      	ldr	r2, [r7, #0]
 800ba06:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800ba0a:	bf00      	nop
 800ba0c:	370c      	adds	r7, #12
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba14:	4770      	bx	lr

0800ba16 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800ba16:	b580      	push	{r7, lr}
 800ba18:	b082      	sub	sp, #8
 800ba1a:	af00      	add	r7, sp, #0
 800ba1c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ba24:	1c5a      	adds	r2, r3, #1
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f000 f804 	bl	800ba3a <USBH_HandleSof>
}
 800ba32:	bf00      	nop
 800ba34:	3708      	adds	r7, #8
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}

0800ba3a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800ba3a:	b580      	push	{r7, lr}
 800ba3c:	b082      	sub	sp, #8
 800ba3e:	af00      	add	r7, sp, #0
 800ba40:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	781b      	ldrb	r3, [r3, #0]
 800ba46:	b2db      	uxtb	r3, r3
 800ba48:	2b0b      	cmp	r3, #11
 800ba4a:	d10a      	bne.n	800ba62 <USBH_HandleSof+0x28>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d005      	beq.n	800ba62 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ba5c:	699b      	ldr	r3, [r3, #24]
 800ba5e:	6878      	ldr	r0, [r7, #4]
 800ba60:	4798      	blx	r3
  }
}
 800ba62:	bf00      	nop
 800ba64:	3708      	adds	r7, #8
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd80      	pop	{r7, pc}

0800ba6a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800ba6a:	b580      	push	{r7, lr}
 800ba6c:	b082      	sub	sp, #8
 800ba6e:	af00      	add	r7, sp, #0
 800ba70:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2201      	movs	r2, #1
 800ba76:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	2101      	movs	r1, #1
 800ba80:	6878      	ldr	r0, [r7, #4]
 800ba82:	f000 f85b 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 800ba86:	bf00      	nop
}
 800ba88:	3708      	adds	r7, #8
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}

0800ba8e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800ba8e:	b480      	push	{r7}
 800ba90:	b083      	sub	sp, #12
 800ba92:	af00      	add	r7, sp, #0
 800ba94:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	2200      	movs	r2, #0
 800ba9a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2201      	movs	r2, #1
 800baa2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800baa6:	bf00      	nop
}
 800baa8:	370c      	adds	r7, #12
 800baaa:	46bd      	mov	sp, r7
 800baac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab0:	4770      	bx	lr

0800bab2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800bab2:	b580      	push	{r7, lr}
 800bab4:	b082      	sub	sp, #8
 800bab6:	af00      	add	r7, sp, #0
 800bab8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2201      	movs	r2, #1
 800babe:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	2200      	movs	r2, #0
 800bac6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2200      	movs	r2, #0
 800bace:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800bad2:	2300      	movs	r3, #0
 800bad4:	2200      	movs	r2, #0
 800bad6:	2101      	movs	r1, #1
 800bad8:	6878      	ldr	r0, [r7, #4]
 800bada:	f000 f82f 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800bade:	2300      	movs	r3, #0
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3708      	adds	r7, #8
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}

0800bae8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b082      	sub	sp, #8
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2201      	movs	r2, #1
 800baf4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	2200      	movs	r2, #0
 800bafc:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2200      	movs	r2, #0
 800bb04:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800bb08:	6878      	ldr	r0, [r7, #4]
 800bb0a:	f008 f992 	bl	8013e32 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	791b      	ldrb	r3, [r3, #4]
 800bb12:	4619      	mov	r1, r3
 800bb14:	6878      	ldr	r0, [r7, #4]
 800bb16:	f000 ffc3 	bl	800caa0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	795b      	ldrb	r3, [r3, #5]
 800bb1e:	4619      	mov	r1, r3
 800bb20:	6878      	ldr	r0, [r7, #4]
 800bb22:	f000 ffbd 	bl	800caa0 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800bb26:	2300      	movs	r3, #0
 800bb28:	2200      	movs	r2, #0
 800bb2a:	2101      	movs	r1, #1
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 f805 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800bb32:	2300      	movs	r3, #0
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	3708      	adds	r7, #8
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b084      	sub	sp, #16
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	60f8      	str	r0, [r7, #12]
 800bb44:	607a      	str	r2, [r7, #4]
 800bb46:	603b      	str	r3, [r7, #0]
 800bb48:	460b      	mov	r3, r1
 800bb4a:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 800bb4c:	7afa      	ldrb	r2, [r7, #11]
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
  if (available_spaces != 0U)
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
  }
#else
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f004 ff78 	bl	8010a50 <osMessageQueueGetSpace>
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d00a      	beq.n	800bb7c <USBH_OS_PutMessage+0x40>
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 800bb72:	683b      	ldr	r3, [r7, #0]
 800bb74:	b2da      	uxtb	r2, r3
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	f004 feac 	bl	80108d4 <osMessageQueuePut>
  }
#endif /* (osCMSIS < 0x20000U) */
}
 800bb7c:	bf00      	nop
 800bb7e:	3710      	adds	r7, #16
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}

0800bb84 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b084      	sub	sp, #16
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800bb98:	f04f 33ff 	mov.w	r3, #4294967295
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	f004 fef9 	bl	8010994 <osMessageQueueGet>
 800bba2:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d1f0      	bne.n	800bb8c <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800bbaa:	6878      	ldr	r0, [r7, #4]
 800bbac:	f7ff fb0c 	bl	800b1c8 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800bbb0:	e7ec      	b.n	800bb8c <USBH_Process_OS+0x8>

0800bbb2 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800bbb2:	b580      	push	{r7, lr}
 800bbb4:	b082      	sub	sp, #8
 800bbb6:	af00      	add	r7, sp, #0
 800bbb8:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800bbba:	2300      	movs	r3, #0
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	2101      	movs	r1, #1
 800bbc0:	6878      	ldr	r0, [r7, #4]
 800bbc2:	f7ff ffbb 	bl	800bb3c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800bbc6:	2300      	movs	r3, #0
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	3708      	adds	r7, #8
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}

0800bbd0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b086      	sub	sp, #24
 800bbd4:	af02      	add	r7, sp, #8
 800bbd6:	6078      	str	r0, [r7, #4]
 800bbd8:	460b      	mov	r3, r1
 800bbda:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800bbdc:	887b      	ldrh	r3, [r7, #2]
 800bbde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbe2:	d901      	bls.n	800bbe8 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800bbe4:	2303      	movs	r3, #3
 800bbe6:	e01b      	b.n	800bc20 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800bbee:	887b      	ldrh	r3, [r7, #2]
 800bbf0:	9300      	str	r3, [sp, #0]
 800bbf2:	4613      	mov	r3, r2
 800bbf4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bbf8:	2100      	movs	r1, #0
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f000 f872 	bl	800bce4 <USBH_GetDescriptor>
 800bc00:	4603      	mov	r3, r0
 800bc02:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800bc04:	7bfb      	ldrb	r3, [r7, #15]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d109      	bne.n	800bc1e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bc10:	887a      	ldrh	r2, [r7, #2]
 800bc12:	4619      	mov	r1, r3
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	f000 f929 	bl	800be6c <USBH_ParseDevDesc>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bc1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	3710      	adds	r7, #16
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}

0800bc28 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b086      	sub	sp, #24
 800bc2c:	af02      	add	r7, sp, #8
 800bc2e:	6078      	str	r0, [r7, #4]
 800bc30:	460b      	mov	r3, r1
 800bc32:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	331c      	adds	r3, #28
 800bc38:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800bc3a:	887b      	ldrh	r3, [r7, #2]
 800bc3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc40:	d901      	bls.n	800bc46 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800bc42:	2303      	movs	r3, #3
 800bc44:	e016      	b.n	800bc74 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800bc46:	887b      	ldrh	r3, [r7, #2]
 800bc48:	9300      	str	r3, [sp, #0]
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bc50:	2100      	movs	r1, #0
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	f000 f846 	bl	800bce4 <USBH_GetDescriptor>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800bc5c:	7bfb      	ldrb	r3, [r7, #15]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d107      	bne.n	800bc72 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800bc62:	887b      	ldrh	r3, [r7, #2]
 800bc64:	461a      	mov	r2, r3
 800bc66:	68b9      	ldr	r1, [r7, #8]
 800bc68:	6878      	ldr	r0, [r7, #4]
 800bc6a:	f000 f9af 	bl	800bfcc <USBH_ParseCfgDesc>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bc72:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc74:	4618      	mov	r0, r3
 800bc76:	3710      	adds	r7, #16
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bd80      	pop	{r7, pc}

0800bc7c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b088      	sub	sp, #32
 800bc80:	af02      	add	r7, sp, #8
 800bc82:	60f8      	str	r0, [r7, #12]
 800bc84:	607a      	str	r2, [r7, #4]
 800bc86:	461a      	mov	r2, r3
 800bc88:	460b      	mov	r3, r1
 800bc8a:	72fb      	strb	r3, [r7, #11]
 800bc8c:	4613      	mov	r3, r2
 800bc8e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800bc90:	893b      	ldrh	r3, [r7, #8]
 800bc92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc96:	d802      	bhi.n	800bc9e <USBH_Get_StringDesc+0x22>
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d101      	bne.n	800bca2 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800bc9e:	2303      	movs	r3, #3
 800bca0:	e01c      	b.n	800bcdc <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800bca2:	7afb      	ldrb	r3, [r7, #11]
 800bca4:	b29b      	uxth	r3, r3
 800bca6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800bcaa:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800bcb2:	893b      	ldrh	r3, [r7, #8]
 800bcb4:	9300      	str	r3, [sp, #0]
 800bcb6:	460b      	mov	r3, r1
 800bcb8:	2100      	movs	r1, #0
 800bcba:	68f8      	ldr	r0, [r7, #12]
 800bcbc:	f000 f812 	bl	800bce4 <USBH_GetDescriptor>
 800bcc0:	4603      	mov	r3, r0
 800bcc2:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800bcc4:	7dfb      	ldrb	r3, [r7, #23]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d107      	bne.n	800bcda <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bcd0:	893a      	ldrh	r2, [r7, #8]
 800bcd2:	6879      	ldr	r1, [r7, #4]
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	f000 fb8c 	bl	800c3f2 <USBH_ParseStringDesc>
  }

  return status;
 800bcda:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcdc:	4618      	mov	r0, r3
 800bcde:	3718      	adds	r7, #24
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}

0800bce4 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b084      	sub	sp, #16
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	60f8      	str	r0, [r7, #12]
 800bcec:	607b      	str	r3, [r7, #4]
 800bcee:	460b      	mov	r3, r1
 800bcf0:	72fb      	strb	r3, [r7, #11]
 800bcf2:	4613      	mov	r3, r2
 800bcf4:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	789b      	ldrb	r3, [r3, #2]
 800bcfa:	2b01      	cmp	r3, #1
 800bcfc:	d11c      	bne.n	800bd38 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800bcfe:	7afb      	ldrb	r3, [r7, #11]
 800bd00:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bd04:	b2da      	uxtb	r2, r3
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	2206      	movs	r2, #6
 800bd0e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	893a      	ldrh	r2, [r7, #8]
 800bd14:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800bd16:	893b      	ldrh	r3, [r7, #8]
 800bd18:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800bd1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bd20:	d104      	bne.n	800bd2c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	f240 4209 	movw	r2, #1033	@ 0x409
 800bd28:	829a      	strh	r2, [r3, #20]
 800bd2a:	e002      	b.n	800bd32 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2200      	movs	r2, #0
 800bd30:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	8b3a      	ldrh	r2, [r7, #24]
 800bd36:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800bd38:	8b3b      	ldrh	r3, [r7, #24]
 800bd3a:	461a      	mov	r2, r3
 800bd3c:	6879      	ldr	r1, [r7, #4]
 800bd3e:	68f8      	ldr	r0, [r7, #12]
 800bd40:	f000 fba4 	bl	800c48c <USBH_CtlReq>
 800bd44:	4603      	mov	r3, r0
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3710      	adds	r7, #16
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}

0800bd4e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800bd4e:	b580      	push	{r7, lr}
 800bd50:	b082      	sub	sp, #8
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	6078      	str	r0, [r7, #4]
 800bd56:	460b      	mov	r3, r1
 800bd58:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	789b      	ldrb	r3, [r3, #2]
 800bd5e:	2b01      	cmp	r3, #1
 800bd60:	d10f      	bne.n	800bd82 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2200      	movs	r2, #0
 800bd66:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2205      	movs	r2, #5
 800bd6c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800bd6e:	78fb      	ldrb	r3, [r7, #3]
 800bd70:	b29a      	uxth	r2, r3
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2200      	movs	r2, #0
 800bd80:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bd82:	2200      	movs	r2, #0
 800bd84:	2100      	movs	r1, #0
 800bd86:	6878      	ldr	r0, [r7, #4]
 800bd88:	f000 fb80 	bl	800c48c <USBH_CtlReq>
 800bd8c:	4603      	mov	r3, r0
}
 800bd8e:	4618      	mov	r0, r3
 800bd90:	3708      	adds	r7, #8
 800bd92:	46bd      	mov	sp, r7
 800bd94:	bd80      	pop	{r7, pc}

0800bd96 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800bd96:	b580      	push	{r7, lr}
 800bd98:	b082      	sub	sp, #8
 800bd9a:	af00      	add	r7, sp, #0
 800bd9c:	6078      	str	r0, [r7, #4]
 800bd9e:	460b      	mov	r3, r1
 800bda0:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	789b      	ldrb	r3, [r3, #2]
 800bda6:	2b01      	cmp	r3, #1
 800bda8:	d10e      	bne.n	800bdc8 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	2200      	movs	r2, #0
 800bdae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2209      	movs	r2, #9
 800bdb4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	887a      	ldrh	r2, [r7, #2]
 800bdba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bdc8:	2200      	movs	r2, #0
 800bdca:	2100      	movs	r1, #0
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f000 fb5d 	bl	800c48c <USBH_CtlReq>
 800bdd2:	4603      	mov	r3, r0
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3708      	adds	r7, #8
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}

0800bddc <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b082      	sub	sp, #8
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
 800bde4:	460b      	mov	r3, r1
 800bde6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	789b      	ldrb	r3, [r3, #2]
 800bdec:	2b01      	cmp	r3, #1
 800bdee:	d10f      	bne.n	800be10 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	2203      	movs	r2, #3
 800bdfa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800bdfc:	78fb      	ldrb	r3, [r7, #3]
 800bdfe:	b29a      	uxth	r2, r3
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2200      	movs	r2, #0
 800be08:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2200      	movs	r2, #0
 800be0e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800be10:	2200      	movs	r2, #0
 800be12:	2100      	movs	r1, #0
 800be14:	6878      	ldr	r0, [r7, #4]
 800be16:	f000 fb39 	bl	800c48c <USBH_CtlReq>
 800be1a:	4603      	mov	r3, r0
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	3708      	adds	r7, #8
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}

0800be24 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b082      	sub	sp, #8
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
 800be2c:	460b      	mov	r3, r1
 800be2e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	789b      	ldrb	r3, [r3, #2]
 800be34:	2b01      	cmp	r3, #1
 800be36:	d10f      	bne.n	800be58 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2202      	movs	r2, #2
 800be3c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	2201      	movs	r2, #1
 800be42:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2200      	movs	r2, #0
 800be48:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800be4a:	78fb      	ldrb	r3, [r7, #3]
 800be4c:	b29a      	uxth	r2, r3
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2200      	movs	r2, #0
 800be56:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800be58:	2200      	movs	r2, #0
 800be5a:	2100      	movs	r1, #0
 800be5c:	6878      	ldr	r0, [r7, #4]
 800be5e:	f000 fb15 	bl	800c48c <USBH_CtlReq>
 800be62:	4603      	mov	r3, r0
}
 800be64:	4618      	mov	r0, r3
 800be66:	3708      	adds	r7, #8
 800be68:	46bd      	mov	sp, r7
 800be6a:	bd80      	pop	{r7, pc}

0800be6c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b087      	sub	sp, #28
 800be70:	af00      	add	r7, sp, #0
 800be72:	60f8      	str	r0, [r7, #12]
 800be74:	60b9      	str	r1, [r7, #8]
 800be76:	4613      	mov	r3, r2
 800be78:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800be80:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800be82:	2300      	movs	r3, #0
 800be84:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d101      	bne.n	800be90 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800be8c:	2302      	movs	r3, #2
 800be8e:	e094      	b.n	800bfba <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800be90:	68bb      	ldr	r3, [r7, #8]
 800be92:	781a      	ldrb	r2, [r3, #0]
 800be94:	693b      	ldr	r3, [r7, #16]
 800be96:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	785a      	ldrb	r2, [r3, #1]
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	3302      	adds	r3, #2
 800bea4:	781b      	ldrb	r3, [r3, #0]
 800bea6:	461a      	mov	r2, r3
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	3303      	adds	r3, #3
 800beac:	781b      	ldrb	r3, [r3, #0]
 800beae:	021b      	lsls	r3, r3, #8
 800beb0:	b29b      	uxth	r3, r3
 800beb2:	4313      	orrs	r3, r2
 800beb4:	b29a      	uxth	r2, r3
 800beb6:	693b      	ldr	r3, [r7, #16]
 800beb8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800beba:	68bb      	ldr	r3, [r7, #8]
 800bebc:	791a      	ldrb	r2, [r3, #4]
 800bebe:	693b      	ldr	r3, [r7, #16]
 800bec0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800bec2:	68bb      	ldr	r3, [r7, #8]
 800bec4:	795a      	ldrb	r2, [r3, #5]
 800bec6:	693b      	ldr	r3, [r7, #16]
 800bec8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	799a      	ldrb	r2, [r3, #6]
 800bece:	693b      	ldr	r3, [r7, #16]
 800bed0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800bed2:	68bb      	ldr	r3, [r7, #8]
 800bed4:	79da      	ldrb	r2, [r3, #7]
 800bed6:	693b      	ldr	r3, [r7, #16]
 800bed8:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d004      	beq.n	800beee <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800beea:	2b01      	cmp	r3, #1
 800beec:	d11b      	bne.n	800bf26 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800beee:	693b      	ldr	r3, [r7, #16]
 800bef0:	79db      	ldrb	r3, [r3, #7]
 800bef2:	2b20      	cmp	r3, #32
 800bef4:	dc0f      	bgt.n	800bf16 <USBH_ParseDevDesc+0xaa>
 800bef6:	2b08      	cmp	r3, #8
 800bef8:	db0f      	blt.n	800bf1a <USBH_ParseDevDesc+0xae>
 800befa:	3b08      	subs	r3, #8
 800befc:	4a32      	ldr	r2, [pc, #200]	@ (800bfc8 <USBH_ParseDevDesc+0x15c>)
 800befe:	fa22 f303 	lsr.w	r3, r2, r3
 800bf02:	f003 0301 	and.w	r3, r3, #1
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	bf14      	ite	ne
 800bf0a:	2301      	movne	r3, #1
 800bf0c:	2300      	moveq	r3, #0
 800bf0e:	b2db      	uxtb	r3, r3
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d106      	bne.n	800bf22 <USBH_ParseDevDesc+0xb6>
 800bf14:	e001      	b.n	800bf1a <USBH_ParseDevDesc+0xae>
 800bf16:	2b40      	cmp	r3, #64	@ 0x40
 800bf18:	d003      	beq.n	800bf22 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	2208      	movs	r2, #8
 800bf1e:	71da      	strb	r2, [r3, #7]
        break;
 800bf20:	e000      	b.n	800bf24 <USBH_ParseDevDesc+0xb8>
        break;
 800bf22:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800bf24:	e00e      	b.n	800bf44 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bf2c:	2b02      	cmp	r3, #2
 800bf2e:	d107      	bne.n	800bf40 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800bf30:	693b      	ldr	r3, [r7, #16]
 800bf32:	79db      	ldrb	r3, [r3, #7]
 800bf34:	2b08      	cmp	r3, #8
 800bf36:	d005      	beq.n	800bf44 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800bf38:	693b      	ldr	r3, [r7, #16]
 800bf3a:	2208      	movs	r2, #8
 800bf3c:	71da      	strb	r2, [r3, #7]
 800bf3e:	e001      	b.n	800bf44 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800bf40:	2303      	movs	r3, #3
 800bf42:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800bf44:	88fb      	ldrh	r3, [r7, #6]
 800bf46:	2b08      	cmp	r3, #8
 800bf48:	d936      	bls.n	800bfb8 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	3308      	adds	r3, #8
 800bf4e:	781b      	ldrb	r3, [r3, #0]
 800bf50:	461a      	mov	r2, r3
 800bf52:	68bb      	ldr	r3, [r7, #8]
 800bf54:	3309      	adds	r3, #9
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	021b      	lsls	r3, r3, #8
 800bf5a:	b29b      	uxth	r3, r3
 800bf5c:	4313      	orrs	r3, r2
 800bf5e:	b29a      	uxth	r2, r3
 800bf60:	693b      	ldr	r3, [r7, #16]
 800bf62:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800bf64:	68bb      	ldr	r3, [r7, #8]
 800bf66:	330a      	adds	r3, #10
 800bf68:	781b      	ldrb	r3, [r3, #0]
 800bf6a:	461a      	mov	r2, r3
 800bf6c:	68bb      	ldr	r3, [r7, #8]
 800bf6e:	330b      	adds	r3, #11
 800bf70:	781b      	ldrb	r3, [r3, #0]
 800bf72:	021b      	lsls	r3, r3, #8
 800bf74:	b29b      	uxth	r3, r3
 800bf76:	4313      	orrs	r3, r2
 800bf78:	b29a      	uxth	r2, r3
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	330c      	adds	r3, #12
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	461a      	mov	r2, r3
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	330d      	adds	r3, #13
 800bf8a:	781b      	ldrb	r3, [r3, #0]
 800bf8c:	021b      	lsls	r3, r3, #8
 800bf8e:	b29b      	uxth	r3, r3
 800bf90:	4313      	orrs	r3, r2
 800bf92:	b29a      	uxth	r2, r3
 800bf94:	693b      	ldr	r3, [r7, #16]
 800bf96:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	7b9a      	ldrb	r2, [r3, #14]
 800bf9c:	693b      	ldr	r3, [r7, #16]
 800bf9e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	7bda      	ldrb	r2, [r3, #15]
 800bfa4:	693b      	ldr	r3, [r7, #16]
 800bfa6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800bfa8:	68bb      	ldr	r3, [r7, #8]
 800bfaa:	7c1a      	ldrb	r2, [r3, #16]
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800bfb0:	68bb      	ldr	r3, [r7, #8]
 800bfb2:	7c5a      	ldrb	r2, [r3, #17]
 800bfb4:	693b      	ldr	r3, [r7, #16]
 800bfb6:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800bfb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	371c      	adds	r7, #28
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc4:	4770      	bx	lr
 800bfc6:	bf00      	nop
 800bfc8:	01000101 	.word	0x01000101

0800bfcc <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b08c      	sub	sp, #48	@ 0x30
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	60f8      	str	r0, [r7, #12]
 800bfd4:	60b9      	str	r1, [r7, #8]
 800bfd6:	4613      	mov	r3, r2
 800bfd8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bfe0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800bfe8:	2300      	movs	r3, #0
 800bfea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800bfee:	2300      	movs	r3, #0
 800bff0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d101      	bne.n	800bffe <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800bffa:	2302      	movs	r3, #2
 800bffc:	e0de      	b.n	800c1bc <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800c002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	2b09      	cmp	r3, #9
 800c008:	d002      	beq.n	800c010 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800c00a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c00c:	2209      	movs	r2, #9
 800c00e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	781a      	ldrb	r2, [r3, #0]
 800c014:	6a3b      	ldr	r3, [r7, #32]
 800c016:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	785a      	ldrb	r2, [r3, #1]
 800c01c:	6a3b      	ldr	r3, [r7, #32]
 800c01e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800c020:	68bb      	ldr	r3, [r7, #8]
 800c022:	3302      	adds	r3, #2
 800c024:	781b      	ldrb	r3, [r3, #0]
 800c026:	461a      	mov	r2, r3
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	3303      	adds	r3, #3
 800c02c:	781b      	ldrb	r3, [r3, #0]
 800c02e:	021b      	lsls	r3, r3, #8
 800c030:	b29b      	uxth	r3, r3
 800c032:	4313      	orrs	r3, r2
 800c034:	b29b      	uxth	r3, r3
 800c036:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c03a:	bf28      	it	cs
 800c03c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800c040:	b29a      	uxth	r2, r3
 800c042:	6a3b      	ldr	r3, [r7, #32]
 800c044:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800c046:	68bb      	ldr	r3, [r7, #8]
 800c048:	791a      	ldrb	r2, [r3, #4]
 800c04a:	6a3b      	ldr	r3, [r7, #32]
 800c04c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800c04e:	68bb      	ldr	r3, [r7, #8]
 800c050:	795a      	ldrb	r2, [r3, #5]
 800c052:	6a3b      	ldr	r3, [r7, #32]
 800c054:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800c056:	68bb      	ldr	r3, [r7, #8]
 800c058:	799a      	ldrb	r2, [r3, #6]
 800c05a:	6a3b      	ldr	r3, [r7, #32]
 800c05c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	79da      	ldrb	r2, [r3, #7]
 800c062:	6a3b      	ldr	r3, [r7, #32]
 800c064:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800c066:	68bb      	ldr	r3, [r7, #8]
 800c068:	7a1a      	ldrb	r2, [r3, #8]
 800c06a:	6a3b      	ldr	r3, [r7, #32]
 800c06c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c06e:	88fb      	ldrh	r3, [r7, #6]
 800c070:	2b09      	cmp	r3, #9
 800c072:	f240 80a1 	bls.w	800c1b8 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800c076:	2309      	movs	r3, #9
 800c078:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c07a:	2300      	movs	r3, #0
 800c07c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c07e:	e085      	b.n	800c18c <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c080:	f107 0316 	add.w	r3, r7, #22
 800c084:	4619      	mov	r1, r3
 800c086:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c088:	f000 f9e6 	bl	800c458 <USBH_GetNextDesc>
 800c08c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800c08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c090:	785b      	ldrb	r3, [r3, #1]
 800c092:	2b04      	cmp	r3, #4
 800c094:	d17a      	bne.n	800c18c <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800c096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c098:	781b      	ldrb	r3, [r3, #0]
 800c09a:	2b09      	cmp	r3, #9
 800c09c:	d002      	beq.n	800c0a4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800c09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0a0:	2209      	movs	r2, #9
 800c0a2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800c0a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c0a8:	221a      	movs	r2, #26
 800c0aa:	fb02 f303 	mul.w	r3, r2, r3
 800c0ae:	3308      	adds	r3, #8
 800c0b0:	6a3a      	ldr	r2, [r7, #32]
 800c0b2:	4413      	add	r3, r2
 800c0b4:	3302      	adds	r3, #2
 800c0b6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800c0b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0ba:	69f8      	ldr	r0, [r7, #28]
 800c0bc:	f000 f882 	bl	800c1c4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c0ca:	e043      	b.n	800c154 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c0cc:	f107 0316 	add.w	r3, r7, #22
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0d4:	f000 f9c0 	bl	800c458 <USBH_GetNextDesc>
 800c0d8:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c0da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0dc:	785b      	ldrb	r3, [r3, #1]
 800c0de:	2b05      	cmp	r3, #5
 800c0e0:	d138      	bne.n	800c154 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800c0e2:	69fb      	ldr	r3, [r7, #28]
 800c0e4:	795b      	ldrb	r3, [r3, #5]
 800c0e6:	2b01      	cmp	r3, #1
 800c0e8:	d113      	bne.n	800c112 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800c0ea:	69fb      	ldr	r3, [r7, #28]
 800c0ec:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800c0ee:	2b02      	cmp	r3, #2
 800c0f0:	d003      	beq.n	800c0fa <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800c0f2:	69fb      	ldr	r3, [r7, #28]
 800c0f4:	799b      	ldrb	r3, [r3, #6]
 800c0f6:	2b03      	cmp	r3, #3
 800c0f8:	d10b      	bne.n	800c112 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c0fa:	69fb      	ldr	r3, [r7, #28]
 800c0fc:	79db      	ldrb	r3, [r3, #7]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d10b      	bne.n	800c11a <USBH_ParseCfgDesc+0x14e>
 800c102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c104:	781b      	ldrb	r3, [r3, #0]
 800c106:	2b09      	cmp	r3, #9
 800c108:	d007      	beq.n	800c11a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800c10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c10c:	2209      	movs	r2, #9
 800c10e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c110:	e003      	b.n	800c11a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800c112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c114:	2207      	movs	r2, #7
 800c116:	701a      	strb	r2, [r3, #0]
 800c118:	e000      	b.n	800c11c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c11a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c11c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c120:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c124:	3201      	adds	r2, #1
 800c126:	00d2      	lsls	r2, r2, #3
 800c128:	211a      	movs	r1, #26
 800c12a:	fb01 f303 	mul.w	r3, r1, r3
 800c12e:	4413      	add	r3, r2
 800c130:	3308      	adds	r3, #8
 800c132:	6a3a      	ldr	r2, [r7, #32]
 800c134:	4413      	add	r3, r2
 800c136:	3304      	adds	r3, #4
 800c138:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800c13a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c13c:	69b9      	ldr	r1, [r7, #24]
 800c13e:	68f8      	ldr	r0, [r7, #12]
 800c140:	f000 f86f 	bl	800c222 <USBH_ParseEPDesc>
 800c144:	4603      	mov	r3, r0
 800c146:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800c14a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c14e:	3301      	adds	r3, #1
 800c150:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c154:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c158:	2b01      	cmp	r3, #1
 800c15a:	d80a      	bhi.n	800c172 <USBH_ParseCfgDesc+0x1a6>
 800c15c:	69fb      	ldr	r3, [r7, #28]
 800c15e:	791b      	ldrb	r3, [r3, #4]
 800c160:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c164:	429a      	cmp	r2, r3
 800c166:	d204      	bcs.n	800c172 <USBH_ParseCfgDesc+0x1a6>
 800c168:	6a3b      	ldr	r3, [r7, #32]
 800c16a:	885a      	ldrh	r2, [r3, #2]
 800c16c:	8afb      	ldrh	r3, [r7, #22]
 800c16e:	429a      	cmp	r2, r3
 800c170:	d8ac      	bhi.n	800c0cc <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800c172:	69fb      	ldr	r3, [r7, #28]
 800c174:	791b      	ldrb	r3, [r3, #4]
 800c176:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c17a:	429a      	cmp	r2, r3
 800c17c:	d201      	bcs.n	800c182 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800c17e:	2303      	movs	r3, #3
 800c180:	e01c      	b.n	800c1bc <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800c182:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c186:	3301      	adds	r3, #1
 800c188:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c18c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c190:	2b01      	cmp	r3, #1
 800c192:	d805      	bhi.n	800c1a0 <USBH_ParseCfgDesc+0x1d4>
 800c194:	6a3b      	ldr	r3, [r7, #32]
 800c196:	885a      	ldrh	r2, [r3, #2]
 800c198:	8afb      	ldrh	r3, [r7, #22]
 800c19a:	429a      	cmp	r2, r3
 800c19c:	f63f af70 	bhi.w	800c080 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800c1a0:	6a3b      	ldr	r3, [r7, #32]
 800c1a2:	791b      	ldrb	r3, [r3, #4]
 800c1a4:	2b02      	cmp	r3, #2
 800c1a6:	bf28      	it	cs
 800c1a8:	2302      	movcs	r3, #2
 800c1aa:	b2db      	uxtb	r3, r3
 800c1ac:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	d201      	bcs.n	800c1b8 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800c1b4:	2303      	movs	r3, #3
 800c1b6:	e001      	b.n	800c1bc <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800c1b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	3730      	adds	r7, #48	@ 0x30
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	bd80      	pop	{r7, pc}

0800c1c4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b083      	sub	sp, #12
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	781a      	ldrb	r2, [r3, #0]
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	785a      	ldrb	r2, [r3, #1]
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	789a      	ldrb	r2, [r3, #2]
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	78da      	ldrb	r2, [r3, #3]
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	791a      	ldrb	r2, [r3, #4]
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	795a      	ldrb	r2, [r3, #5]
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	799a      	ldrb	r2, [r3, #6]
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	79da      	ldrb	r2, [r3, #7]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800c20e:	683b      	ldr	r3, [r7, #0]
 800c210:	7a1a      	ldrb	r2, [r3, #8]
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	721a      	strb	r2, [r3, #8]
}
 800c216:	bf00      	nop
 800c218:	370c      	adds	r7, #12
 800c21a:	46bd      	mov	sp, r7
 800c21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c220:	4770      	bx	lr

0800c222 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800c222:	b480      	push	{r7}
 800c224:	b087      	sub	sp, #28
 800c226:	af00      	add	r7, sp, #0
 800c228:	60f8      	str	r0, [r7, #12]
 800c22a:	60b9      	str	r1, [r7, #8]
 800c22c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800c22e:	2300      	movs	r3, #0
 800c230:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	781a      	ldrb	r2, [r3, #0]
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	785a      	ldrb	r2, [r3, #1]
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	789a      	ldrb	r2, [r3, #2]
 800c246:	68bb      	ldr	r3, [r7, #8]
 800c248:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	78da      	ldrb	r2, [r3, #3]
 800c24e:	68bb      	ldr	r3, [r7, #8]
 800c250:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	3304      	adds	r3, #4
 800c256:	781b      	ldrb	r3, [r3, #0]
 800c258:	461a      	mov	r2, r3
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	3305      	adds	r3, #5
 800c25e:	781b      	ldrb	r3, [r3, #0]
 800c260:	021b      	lsls	r3, r3, #8
 800c262:	b29b      	uxth	r3, r3
 800c264:	4313      	orrs	r3, r2
 800c266:	b29a      	uxth	r2, r3
 800c268:	68bb      	ldr	r3, [r7, #8]
 800c26a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	799a      	ldrb	r2, [r3, #6]
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	889b      	ldrh	r3, [r3, #4]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d009      	beq.n	800c290 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c280:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c284:	d804      	bhi.n	800c290 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c28a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c28e:	d901      	bls.n	800c294 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800c290:	2303      	movs	r3, #3
 800c292:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d136      	bne.n	800c30c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800c29e:	68bb      	ldr	r3, [r7, #8]
 800c2a0:	78db      	ldrb	r3, [r3, #3]
 800c2a2:	f003 0303 	and.w	r3, r3, #3
 800c2a6:	2b02      	cmp	r3, #2
 800c2a8:	d108      	bne.n	800c2bc <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800c2aa:	68bb      	ldr	r3, [r7, #8]
 800c2ac:	889b      	ldrh	r3, [r3, #4]
 800c2ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2b2:	f240 8097 	bls.w	800c3e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c2b6:	2303      	movs	r3, #3
 800c2b8:	75fb      	strb	r3, [r7, #23]
 800c2ba:	e093      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c2bc:	68bb      	ldr	r3, [r7, #8]
 800c2be:	78db      	ldrb	r3, [r3, #3]
 800c2c0:	f003 0303 	and.w	r3, r3, #3
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d107      	bne.n	800c2d8 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c2c8:	68bb      	ldr	r3, [r7, #8]
 800c2ca:	889b      	ldrh	r3, [r3, #4]
 800c2cc:	2b40      	cmp	r3, #64	@ 0x40
 800c2ce:	f240 8089 	bls.w	800c3e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c2d2:	2303      	movs	r3, #3
 800c2d4:	75fb      	strb	r3, [r7, #23]
 800c2d6:	e085      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	78db      	ldrb	r3, [r3, #3]
 800c2dc:	f003 0303 	and.w	r3, r3, #3
 800c2e0:	2b01      	cmp	r3, #1
 800c2e2:	d005      	beq.n	800c2f0 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800c2e4:	68bb      	ldr	r3, [r7, #8]
 800c2e6:	78db      	ldrb	r3, [r3, #3]
 800c2e8:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c2ec:	2b03      	cmp	r3, #3
 800c2ee:	d10a      	bne.n	800c306 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	799b      	ldrb	r3, [r3, #6]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d003      	beq.n	800c300 <USBH_ParseEPDesc+0xde>
 800c2f8:	68bb      	ldr	r3, [r7, #8]
 800c2fa:	799b      	ldrb	r3, [r3, #6]
 800c2fc:	2b10      	cmp	r3, #16
 800c2fe:	d970      	bls.n	800c3e2 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800c300:	2303      	movs	r3, #3
 800c302:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c304:	e06d      	b.n	800c3e2 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c306:	2303      	movs	r3, #3
 800c308:	75fb      	strb	r3, [r7, #23]
 800c30a:	e06b      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c312:	2b01      	cmp	r3, #1
 800c314:	d13c      	bne.n	800c390 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	78db      	ldrb	r3, [r3, #3]
 800c31a:	f003 0303 	and.w	r3, r3, #3
 800c31e:	2b02      	cmp	r3, #2
 800c320:	d005      	beq.n	800c32e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800c322:	68bb      	ldr	r3, [r7, #8]
 800c324:	78db      	ldrb	r3, [r3, #3]
 800c326:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d106      	bne.n	800c33c <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	889b      	ldrh	r3, [r3, #4]
 800c332:	2b40      	cmp	r3, #64	@ 0x40
 800c334:	d956      	bls.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c336:	2303      	movs	r3, #3
 800c338:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c33a:	e053      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	78db      	ldrb	r3, [r3, #3]
 800c340:	f003 0303 	and.w	r3, r3, #3
 800c344:	2b01      	cmp	r3, #1
 800c346:	d10e      	bne.n	800c366 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800c348:	68bb      	ldr	r3, [r7, #8]
 800c34a:	799b      	ldrb	r3, [r3, #6]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d007      	beq.n	800c360 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800c354:	2b10      	cmp	r3, #16
 800c356:	d803      	bhi.n	800c360 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800c35c:	2b40      	cmp	r3, #64	@ 0x40
 800c35e:	d941      	bls.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c360:	2303      	movs	r3, #3
 800c362:	75fb      	strb	r3, [r7, #23]
 800c364:	e03e      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	78db      	ldrb	r3, [r3, #3]
 800c36a:	f003 0303 	and.w	r3, r3, #3
 800c36e:	2b03      	cmp	r3, #3
 800c370:	d10b      	bne.n	800c38a <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800c372:	68bb      	ldr	r3, [r7, #8]
 800c374:	799b      	ldrb	r3, [r3, #6]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d004      	beq.n	800c384 <USBH_ParseEPDesc+0x162>
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	889b      	ldrh	r3, [r3, #4]
 800c37e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c382:	d32f      	bcc.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c384:	2303      	movs	r3, #3
 800c386:	75fb      	strb	r3, [r7, #23]
 800c388:	e02c      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c38a:	2303      	movs	r3, #3
 800c38c:	75fb      	strb	r3, [r7, #23]
 800c38e:	e029      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c396:	2b02      	cmp	r3, #2
 800c398:	d120      	bne.n	800c3dc <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c39a:	68bb      	ldr	r3, [r7, #8]
 800c39c:	78db      	ldrb	r3, [r3, #3]
 800c39e:	f003 0303 	and.w	r3, r3, #3
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d106      	bne.n	800c3b4 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800c3a6:	68bb      	ldr	r3, [r7, #8]
 800c3a8:	889b      	ldrh	r3, [r3, #4]
 800c3aa:	2b08      	cmp	r3, #8
 800c3ac:	d01a      	beq.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c3ae:	2303      	movs	r3, #3
 800c3b0:	75fb      	strb	r3, [r7, #23]
 800c3b2:	e017      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	78db      	ldrb	r3, [r3, #3]
 800c3b8:	f003 0303 	and.w	r3, r3, #3
 800c3bc:	2b03      	cmp	r3, #3
 800c3be:	d10a      	bne.n	800c3d6 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	799b      	ldrb	r3, [r3, #6]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d003      	beq.n	800c3d0 <USBH_ParseEPDesc+0x1ae>
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	889b      	ldrh	r3, [r3, #4]
 800c3cc:	2b08      	cmp	r3, #8
 800c3ce:	d909      	bls.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c3d0:	2303      	movs	r3, #3
 800c3d2:	75fb      	strb	r3, [r7, #23]
 800c3d4:	e006      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c3d6:	2303      	movs	r3, #3
 800c3d8:	75fb      	strb	r3, [r7, #23]
 800c3da:	e003      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c3dc:	2303      	movs	r3, #3
 800c3de:	75fb      	strb	r3, [r7, #23]
 800c3e0:	e000      	b.n	800c3e4 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c3e2:	bf00      	nop
  }

  return status;
 800c3e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	371c      	adds	r7, #28
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f0:	4770      	bx	lr

0800c3f2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c3f2:	b480      	push	{r7}
 800c3f4:	b087      	sub	sp, #28
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	60f8      	str	r0, [r7, #12]
 800c3fa:	60b9      	str	r1, [r7, #8]
 800c3fc:	4613      	mov	r3, r2
 800c3fe:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	3301      	adds	r3, #1
 800c404:	781b      	ldrb	r3, [r3, #0]
 800c406:	2b03      	cmp	r3, #3
 800c408:	d120      	bne.n	800c44c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	781b      	ldrb	r3, [r3, #0]
 800c40e:	1e9a      	subs	r2, r3, #2
 800c410:	88fb      	ldrh	r3, [r7, #6]
 800c412:	4293      	cmp	r3, r2
 800c414:	bf28      	it	cs
 800c416:	4613      	movcs	r3, r2
 800c418:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	3302      	adds	r3, #2
 800c41e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c420:	2300      	movs	r3, #0
 800c422:	82fb      	strh	r3, [r7, #22]
 800c424:	e00b      	b.n	800c43e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c426:	8afb      	ldrh	r3, [r7, #22]
 800c428:	68fa      	ldr	r2, [r7, #12]
 800c42a:	4413      	add	r3, r2
 800c42c:	781a      	ldrb	r2, [r3, #0]
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	3301      	adds	r3, #1
 800c436:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c438:	8afb      	ldrh	r3, [r7, #22]
 800c43a:	3302      	adds	r3, #2
 800c43c:	82fb      	strh	r3, [r7, #22]
 800c43e:	8afa      	ldrh	r2, [r7, #22]
 800c440:	8abb      	ldrh	r3, [r7, #20]
 800c442:	429a      	cmp	r2, r3
 800c444:	d3ef      	bcc.n	800c426 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	2200      	movs	r2, #0
 800c44a:	701a      	strb	r2, [r3, #0]
  }
}
 800c44c:	bf00      	nop
 800c44e:	371c      	adds	r7, #28
 800c450:	46bd      	mov	sp, r7
 800c452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c456:	4770      	bx	lr

0800c458 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c458:	b480      	push	{r7}
 800c45a:	b085      	sub	sp, #20
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
 800c460:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	881b      	ldrh	r3, [r3, #0]
 800c466:	687a      	ldr	r2, [r7, #4]
 800c468:	7812      	ldrb	r2, [r2, #0]
 800c46a:	4413      	add	r3, r2
 800c46c:	b29a      	uxth	r2, r3
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	781b      	ldrb	r3, [r3, #0]
 800c476:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	4413      	add	r3, r2
 800c47c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c47e:	68fb      	ldr	r3, [r7, #12]
}
 800c480:	4618      	mov	r0, r3
 800c482:	3714      	adds	r7, #20
 800c484:	46bd      	mov	sp, r7
 800c486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48a:	4770      	bx	lr

0800c48c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b086      	sub	sp, #24
 800c490:	af00      	add	r7, sp, #0
 800c492:	60f8      	str	r0, [r7, #12]
 800c494:	60b9      	str	r1, [r7, #8]
 800c496:	4613      	mov	r3, r2
 800c498:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c49a:	2301      	movs	r3, #1
 800c49c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	789b      	ldrb	r3, [r3, #2]
 800c4a2:	2b01      	cmp	r3, #1
 800c4a4:	d002      	beq.n	800c4ac <USBH_CtlReq+0x20>
 800c4a6:	2b02      	cmp	r3, #2
 800c4a8:	d015      	beq.n	800c4d6 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800c4aa:	e033      	b.n	800c514 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	68ba      	ldr	r2, [r7, #8]
 800c4b0:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	88fa      	ldrh	r2, [r7, #6]
 800c4b6:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2202      	movs	r2, #2
 800c4c2:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c4c4:	2301      	movs	r3, #1
 800c4c6:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	2103      	movs	r1, #3
 800c4ce:	68f8      	ldr	r0, [r7, #12]
 800c4d0:	f7ff fb34 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c4d4:	e01e      	b.n	800c514 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 800c4d6:	68f8      	ldr	r0, [r7, #12]
 800c4d8:	f000 f822 	bl	800c520 <USBH_HandleControl>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c4e0:	7dfb      	ldrb	r3, [r7, #23]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d002      	beq.n	800c4ec <USBH_CtlReq+0x60>
 800c4e6:	7dfb      	ldrb	r3, [r7, #23]
 800c4e8:	2b03      	cmp	r3, #3
 800c4ea:	d106      	bne.n	800c4fa <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	2201      	movs	r2, #1
 800c4f0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	761a      	strb	r2, [r3, #24]
 800c4f8:	e005      	b.n	800c506 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 800c4fa:	7dfb      	ldrb	r3, [r7, #23]
 800c4fc:	2b02      	cmp	r3, #2
 800c4fe:	d102      	bne.n	800c506 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	2201      	movs	r2, #1
 800c504:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c506:	2300      	movs	r3, #0
 800c508:	2200      	movs	r2, #0
 800c50a:	2103      	movs	r1, #3
 800c50c:	68f8      	ldr	r0, [r7, #12]
 800c50e:	f7ff fb15 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c512:	bf00      	nop
  }
  return status;
 800c514:	7dfb      	ldrb	r3, [r7, #23]
}
 800c516:	4618      	mov	r0, r3
 800c518:	3718      	adds	r7, #24
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}
	...

0800c520 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b086      	sub	sp, #24
 800c524:	af02      	add	r7, sp, #8
 800c526:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c528:	2301      	movs	r3, #1
 800c52a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c52c:	2300      	movs	r3, #0
 800c52e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	7e1b      	ldrb	r3, [r3, #24]
 800c534:	3b01      	subs	r3, #1
 800c536:	2b0a      	cmp	r3, #10
 800c538:	f200 81b2 	bhi.w	800c8a0 <USBH_HandleControl+0x380>
 800c53c:	a201      	add	r2, pc, #4	@ (adr r2, 800c544 <USBH_HandleControl+0x24>)
 800c53e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c542:	bf00      	nop
 800c544:	0800c571 	.word	0x0800c571
 800c548:	0800c58b 	.word	0x0800c58b
 800c54c:	0800c60d 	.word	0x0800c60d
 800c550:	0800c633 	.word	0x0800c633
 800c554:	0800c691 	.word	0x0800c691
 800c558:	0800c6bb 	.word	0x0800c6bb
 800c55c:	0800c73d 	.word	0x0800c73d
 800c560:	0800c75f 	.word	0x0800c75f
 800c564:	0800c7c1 	.word	0x0800c7c1
 800c568:	0800c7e7 	.word	0x0800c7e7
 800c56c:	0800c849 	.word	0x0800c849
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f103 0110 	add.w	r1, r3, #16
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	795b      	ldrb	r3, [r3, #5]
 800c57a:	461a      	mov	r2, r3
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f000 f99f 	bl	800c8c0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	2202      	movs	r2, #2
 800c586:	761a      	strb	r2, [r3, #24]
      break;
 800c588:	e195      	b.n	800c8b6 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	795b      	ldrb	r3, [r3, #5]
 800c58e:	4619      	mov	r1, r3
 800c590:	6878      	ldr	r0, [r7, #4]
 800c592:	f007 fd2b 	bl	8013fec <USBH_LL_GetURBState>
 800c596:	4603      	mov	r3, r0
 800c598:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c59a:	7bbb      	ldrb	r3, [r7, #14]
 800c59c:	2b01      	cmp	r3, #1
 800c59e:	d124      	bne.n	800c5ea <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	7c1b      	ldrb	r3, [r3, #16]
 800c5a4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c5a8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	8adb      	ldrh	r3, [r3, #22]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d00a      	beq.n	800c5c8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c5b2:	7b7b      	ldrb	r3, [r7, #13]
 800c5b4:	2b80      	cmp	r3, #128	@ 0x80
 800c5b6:	d103      	bne.n	800c5c0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	2203      	movs	r2, #3
 800c5bc:	761a      	strb	r2, [r3, #24]
 800c5be:	e00d      	b.n	800c5dc <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2205      	movs	r2, #5
 800c5c4:	761a      	strb	r2, [r3, #24]
 800c5c6:	e009      	b.n	800c5dc <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800c5c8:	7b7b      	ldrb	r3, [r7, #13]
 800c5ca:	2b80      	cmp	r3, #128	@ 0x80
 800c5cc:	d103      	bne.n	800c5d6 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2209      	movs	r2, #9
 800c5d2:	761a      	strb	r2, [r3, #24]
 800c5d4:	e002      	b.n	800c5dc <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2207      	movs	r2, #7
 800c5da:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c5dc:	2300      	movs	r3, #0
 800c5de:	2200      	movs	r2, #0
 800c5e0:	2103      	movs	r1, #3
 800c5e2:	6878      	ldr	r0, [r7, #4]
 800c5e4:	f7ff faaa 	bl	800bb3c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c5e8:	e15c      	b.n	800c8a4 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c5ea:	7bbb      	ldrb	r3, [r7, #14]
 800c5ec:	2b04      	cmp	r3, #4
 800c5ee:	d003      	beq.n	800c5f8 <USBH_HandleControl+0xd8>
 800c5f0:	7bbb      	ldrb	r3, [r7, #14]
 800c5f2:	2b02      	cmp	r3, #2
 800c5f4:	f040 8156 	bne.w	800c8a4 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	220b      	movs	r2, #11
 800c5fc:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c5fe:	2300      	movs	r3, #0
 800c600:	2200      	movs	r2, #0
 800c602:	2103      	movs	r1, #3
 800c604:	6878      	ldr	r0, [r7, #4]
 800c606:	f7ff fa99 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c60a:	e14b      	b.n	800c8a4 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c612:	b29a      	uxth	r2, r3
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	6899      	ldr	r1, [r3, #8]
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	899a      	ldrh	r2, [r3, #12]
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	791b      	ldrb	r3, [r3, #4]
 800c624:	6878      	ldr	r0, [r7, #4]
 800c626:	f000 f98a 	bl	800c93e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2204      	movs	r2, #4
 800c62e:	761a      	strb	r2, [r3, #24]
      break;
 800c630:	e141      	b.n	800c8b6 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	791b      	ldrb	r3, [r3, #4]
 800c636:	4619      	mov	r1, r3
 800c638:	6878      	ldr	r0, [r7, #4]
 800c63a:	f007 fcd7 	bl	8013fec <USBH_LL_GetURBState>
 800c63e:	4603      	mov	r3, r0
 800c640:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c642:	7bbb      	ldrb	r3, [r7, #14]
 800c644:	2b01      	cmp	r3, #1
 800c646:	d109      	bne.n	800c65c <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2209      	movs	r2, #9
 800c64c:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c64e:	2300      	movs	r3, #0
 800c650:	2200      	movs	r2, #0
 800c652:	2103      	movs	r1, #3
 800c654:	6878      	ldr	r0, [r7, #4]
 800c656:	f7ff fa71 	bl	800bb3c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c65a:	e125      	b.n	800c8a8 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 800c65c:	7bbb      	ldrb	r3, [r7, #14]
 800c65e:	2b05      	cmp	r3, #5
 800c660:	d108      	bne.n	800c674 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 800c662:	2303      	movs	r3, #3
 800c664:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c666:	2300      	movs	r3, #0
 800c668:	2200      	movs	r2, #0
 800c66a:	2103      	movs	r1, #3
 800c66c:	6878      	ldr	r0, [r7, #4]
 800c66e:	f7ff fa65 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c672:	e119      	b.n	800c8a8 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 800c674:	7bbb      	ldrb	r3, [r7, #14]
 800c676:	2b04      	cmp	r3, #4
 800c678:	f040 8116 	bne.w	800c8a8 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	220b      	movs	r2, #11
 800c680:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c682:	2300      	movs	r3, #0
 800c684:	2200      	movs	r2, #0
 800c686:	2103      	movs	r1, #3
 800c688:	6878      	ldr	r0, [r7, #4]
 800c68a:	f7ff fa57 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c68e:	e10b      	b.n	800c8a8 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	6899      	ldr	r1, [r3, #8]
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	899a      	ldrh	r2, [r3, #12]
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	795b      	ldrb	r3, [r3, #5]
 800c69c:	2001      	movs	r0, #1
 800c69e:	9000      	str	r0, [sp, #0]
 800c6a0:	6878      	ldr	r0, [r7, #4]
 800c6a2:	f000 f927 	bl	800c8f4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c6ac:	b29a      	uxth	r2, r3
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2206      	movs	r2, #6
 800c6b6:	761a      	strb	r2, [r3, #24]
      break;
 800c6b8:	e0fd      	b.n	800c8b6 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	795b      	ldrb	r3, [r3, #5]
 800c6be:	4619      	mov	r1, r3
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f007 fc93 	bl	8013fec <USBH_LL_GetURBState>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c6ca:	7bbb      	ldrb	r3, [r7, #14]
 800c6cc:	2b01      	cmp	r3, #1
 800c6ce:	d109      	bne.n	800c6e4 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	2207      	movs	r2, #7
 800c6d4:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	2200      	movs	r2, #0
 800c6da:	2103      	movs	r1, #3
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f7ff fa2d 	bl	800bb3c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c6e2:	e0e3      	b.n	800c8ac <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 800c6e4:	7bbb      	ldrb	r3, [r7, #14]
 800c6e6:	2b05      	cmp	r3, #5
 800c6e8:	d10b      	bne.n	800c702 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	220c      	movs	r2, #12
 800c6ee:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c6f0:	2303      	movs	r3, #3
 800c6f2:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	2103      	movs	r1, #3
 800c6fa:	6878      	ldr	r0, [r7, #4]
 800c6fc:	f7ff fa1e 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c700:	e0d4      	b.n	800c8ac <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c702:	7bbb      	ldrb	r3, [r7, #14]
 800c704:	2b02      	cmp	r3, #2
 800c706:	d109      	bne.n	800c71c <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	2205      	movs	r2, #5
 800c70c:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c70e:	2300      	movs	r3, #0
 800c710:	2200      	movs	r2, #0
 800c712:	2103      	movs	r1, #3
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f7ff fa11 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c71a:	e0c7      	b.n	800c8ac <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 800c71c:	7bbb      	ldrb	r3, [r7, #14]
 800c71e:	2b04      	cmp	r3, #4
 800c720:	f040 80c4 	bne.w	800c8ac <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	220b      	movs	r2, #11
 800c728:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800c72a:	2302      	movs	r3, #2
 800c72c:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c72e:	2300      	movs	r3, #0
 800c730:	2200      	movs	r2, #0
 800c732:	2103      	movs	r1, #3
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	f7ff fa01 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c73a:	e0b7      	b.n	800c8ac <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	791b      	ldrb	r3, [r3, #4]
 800c740:	2200      	movs	r2, #0
 800c742:	2100      	movs	r1, #0
 800c744:	6878      	ldr	r0, [r7, #4]
 800c746:	f000 f8fa 	bl	800c93e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c750:	b29a      	uxth	r2, r3
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	2208      	movs	r2, #8
 800c75a:	761a      	strb	r2, [r3, #24]

      break;
 800c75c:	e0ab      	b.n	800c8b6 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	791b      	ldrb	r3, [r3, #4]
 800c762:	4619      	mov	r1, r3
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f007 fc41 	bl	8013fec <USBH_LL_GetURBState>
 800c76a:	4603      	mov	r3, r0
 800c76c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c76e:	7bbb      	ldrb	r3, [r7, #14]
 800c770:	2b01      	cmp	r3, #1
 800c772:	d10b      	bne.n	800c78c <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	220d      	movs	r2, #13
 800c778:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800c77a:	2300      	movs	r3, #0
 800c77c:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c77e:	2300      	movs	r3, #0
 800c780:	2200      	movs	r2, #0
 800c782:	2103      	movs	r1, #3
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	f7ff f9d9 	bl	800bb3c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c78a:	e091      	b.n	800c8b0 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 800c78c:	7bbb      	ldrb	r3, [r7, #14]
 800c78e:	2b04      	cmp	r3, #4
 800c790:	d109      	bne.n	800c7a6 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	220b      	movs	r2, #11
 800c796:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c798:	2300      	movs	r3, #0
 800c79a:	2200      	movs	r2, #0
 800c79c:	2103      	movs	r1, #3
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f7ff f9cc 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c7a4:	e084      	b.n	800c8b0 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 800c7a6:	7bbb      	ldrb	r3, [r7, #14]
 800c7a8:	2b05      	cmp	r3, #5
 800c7aa:	f040 8081 	bne.w	800c8b0 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 800c7ae:	2303      	movs	r3, #3
 800c7b0:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	2103      	movs	r1, #3
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f7ff f9bf 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c7be:	e077      	b.n	800c8b0 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	795b      	ldrb	r3, [r3, #5]
 800c7c4:	2201      	movs	r2, #1
 800c7c6:	9200      	str	r2, [sp, #0]
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	2100      	movs	r1, #0
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f000 f891 	bl	800c8f4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c7d8:	b29a      	uxth	r2, r3
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	220a      	movs	r2, #10
 800c7e2:	761a      	strb	r2, [r3, #24]
      break;
 800c7e4:	e067      	b.n	800c8b6 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	795b      	ldrb	r3, [r3, #5]
 800c7ea:	4619      	mov	r1, r3
 800c7ec:	6878      	ldr	r0, [r7, #4]
 800c7ee:	f007 fbfd 	bl	8013fec <USBH_LL_GetURBState>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800c7f6:	7bbb      	ldrb	r3, [r7, #14]
 800c7f8:	2b01      	cmp	r3, #1
 800c7fa:	d10b      	bne.n	800c814 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	220d      	movs	r2, #13
 800c804:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c806:	2300      	movs	r3, #0
 800c808:	2200      	movs	r2, #0
 800c80a:	2103      	movs	r1, #3
 800c80c:	6878      	ldr	r0, [r7, #4]
 800c80e:	f7ff f995 	bl	800bb3c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c812:	e04f      	b.n	800c8b4 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c814:	7bbb      	ldrb	r3, [r7, #14]
 800c816:	2b02      	cmp	r3, #2
 800c818:	d109      	bne.n	800c82e <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2209      	movs	r2, #9
 800c81e:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c820:	2300      	movs	r3, #0
 800c822:	2200      	movs	r2, #0
 800c824:	2103      	movs	r1, #3
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f7ff f988 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c82c:	e042      	b.n	800c8b4 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 800c82e:	7bbb      	ldrb	r3, [r7, #14]
 800c830:	2b04      	cmp	r3, #4
 800c832:	d13f      	bne.n	800c8b4 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	220b      	movs	r2, #11
 800c838:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c83a:	2300      	movs	r3, #0
 800c83c:	2200      	movs	r2, #0
 800c83e:	2103      	movs	r1, #3
 800c840:	6878      	ldr	r0, [r7, #4]
 800c842:	f7ff f97b 	bl	800bb3c <USBH_OS_PutMessage>
      break;
 800c846:	e035      	b.n	800c8b4 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	7e5b      	ldrb	r3, [r3, #25]
 800c84c:	3301      	adds	r3, #1
 800c84e:	b2da      	uxtb	r2, r3
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	765a      	strb	r2, [r3, #25]
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	7e5b      	ldrb	r3, [r3, #25]
 800c858:	2b02      	cmp	r3, #2
 800c85a:	d806      	bhi.n	800c86a <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2201      	movs	r2, #1
 800c860:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	2201      	movs	r2, #1
 800c866:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800c868:	e025      	b.n	800c8b6 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c870:	2106      	movs	r1, #6
 800c872:	6878      	ldr	r0, [r7, #4]
 800c874:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	2200      	movs	r2, #0
 800c87a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	795b      	ldrb	r3, [r3, #5]
 800c880:	4619      	mov	r1, r3
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f000 f90c 	bl	800caa0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	791b      	ldrb	r3, [r3, #4]
 800c88c:	4619      	mov	r1, r3
 800c88e:	6878      	ldr	r0, [r7, #4]
 800c890:	f000 f906 	bl	800caa0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2200      	movs	r2, #0
 800c898:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800c89a:	2302      	movs	r3, #2
 800c89c:	73fb      	strb	r3, [r7, #15]
      break;
 800c89e:	e00a      	b.n	800c8b6 <USBH_HandleControl+0x396>

    default:
      break;
 800c8a0:	bf00      	nop
 800c8a2:	e008      	b.n	800c8b6 <USBH_HandleControl+0x396>
      break;
 800c8a4:	bf00      	nop
 800c8a6:	e006      	b.n	800c8b6 <USBH_HandleControl+0x396>
      break;
 800c8a8:	bf00      	nop
 800c8aa:	e004      	b.n	800c8b6 <USBH_HandleControl+0x396>
      break;
 800c8ac:	bf00      	nop
 800c8ae:	e002      	b.n	800c8b6 <USBH_HandleControl+0x396>
      break;
 800c8b0:	bf00      	nop
 800c8b2:	e000      	b.n	800c8b6 <USBH_HandleControl+0x396>
      break;
 800c8b4:	bf00      	nop
  }

  return status;
 800c8b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3710      	adds	r7, #16
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}

0800c8c0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b088      	sub	sp, #32
 800c8c4:	af04      	add	r7, sp, #16
 800c8c6:	60f8      	str	r0, [r7, #12]
 800c8c8:	60b9      	str	r1, [r7, #8]
 800c8ca:	4613      	mov	r3, r2
 800c8cc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c8ce:	79f9      	ldrb	r1, [r7, #7]
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	9303      	str	r3, [sp, #12]
 800c8d4:	2308      	movs	r3, #8
 800c8d6:	9302      	str	r3, [sp, #8]
 800c8d8:	68bb      	ldr	r3, [r7, #8]
 800c8da:	9301      	str	r3, [sp, #4]
 800c8dc:	2300      	movs	r3, #0
 800c8de:	9300      	str	r3, [sp, #0]
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	68f8      	ldr	r0, [r7, #12]
 800c8e6:	f007 fb50 	bl	8013f8a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c8ea:	2300      	movs	r3, #0
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3710      	adds	r7, #16
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b088      	sub	sp, #32
 800c8f8:	af04      	add	r7, sp, #16
 800c8fa:	60f8      	str	r0, [r7, #12]
 800c8fc:	60b9      	str	r1, [r7, #8]
 800c8fe:	4611      	mov	r1, r2
 800c900:	461a      	mov	r2, r3
 800c902:	460b      	mov	r3, r1
 800c904:	80fb      	strh	r3, [r7, #6]
 800c906:	4613      	mov	r3, r2
 800c908:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c910:	2b00      	cmp	r3, #0
 800c912:	d001      	beq.n	800c918 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c914:	2300      	movs	r3, #0
 800c916:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c918:	7979      	ldrb	r1, [r7, #5]
 800c91a:	7e3b      	ldrb	r3, [r7, #24]
 800c91c:	9303      	str	r3, [sp, #12]
 800c91e:	88fb      	ldrh	r3, [r7, #6]
 800c920:	9302      	str	r3, [sp, #8]
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	9301      	str	r3, [sp, #4]
 800c926:	2301      	movs	r3, #1
 800c928:	9300      	str	r3, [sp, #0]
 800c92a:	2300      	movs	r3, #0
 800c92c:	2200      	movs	r2, #0
 800c92e:	68f8      	ldr	r0, [r7, #12]
 800c930:	f007 fb2b 	bl	8013f8a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c934:	2300      	movs	r3, #0
}
 800c936:	4618      	mov	r0, r3
 800c938:	3710      	adds	r7, #16
 800c93a:	46bd      	mov	sp, r7
 800c93c:	bd80      	pop	{r7, pc}

0800c93e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800c93e:	b580      	push	{r7, lr}
 800c940:	b088      	sub	sp, #32
 800c942:	af04      	add	r7, sp, #16
 800c944:	60f8      	str	r0, [r7, #12]
 800c946:	60b9      	str	r1, [r7, #8]
 800c948:	4611      	mov	r1, r2
 800c94a:	461a      	mov	r2, r3
 800c94c:	460b      	mov	r3, r1
 800c94e:	80fb      	strh	r3, [r7, #6]
 800c950:	4613      	mov	r3, r2
 800c952:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c954:	7979      	ldrb	r1, [r7, #5]
 800c956:	2300      	movs	r3, #0
 800c958:	9303      	str	r3, [sp, #12]
 800c95a:	88fb      	ldrh	r3, [r7, #6]
 800c95c:	9302      	str	r3, [sp, #8]
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	9301      	str	r3, [sp, #4]
 800c962:	2301      	movs	r3, #1
 800c964:	9300      	str	r3, [sp, #0]
 800c966:	2300      	movs	r3, #0
 800c968:	2201      	movs	r2, #1
 800c96a:	68f8      	ldr	r0, [r7, #12]
 800c96c:	f007 fb0d 	bl	8013f8a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c970:	2300      	movs	r3, #0

}
 800c972:	4618      	mov	r0, r3
 800c974:	3710      	adds	r7, #16
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}

0800c97a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800c97a:	b580      	push	{r7, lr}
 800c97c:	b088      	sub	sp, #32
 800c97e:	af04      	add	r7, sp, #16
 800c980:	60f8      	str	r0, [r7, #12]
 800c982:	60b9      	str	r1, [r7, #8]
 800c984:	4611      	mov	r1, r2
 800c986:	461a      	mov	r2, r3
 800c988:	460b      	mov	r3, r1
 800c98a:	80fb      	strh	r3, [r7, #6]
 800c98c:	4613      	mov	r3, r2
 800c98e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c996:	2b00      	cmp	r3, #0
 800c998:	d001      	beq.n	800c99e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c99a:	2300      	movs	r3, #0
 800c99c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c99e:	7979      	ldrb	r1, [r7, #5]
 800c9a0:	7e3b      	ldrb	r3, [r7, #24]
 800c9a2:	9303      	str	r3, [sp, #12]
 800c9a4:	88fb      	ldrh	r3, [r7, #6]
 800c9a6:	9302      	str	r3, [sp, #8]
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	9301      	str	r3, [sp, #4]
 800c9ac:	2301      	movs	r3, #1
 800c9ae:	9300      	str	r3, [sp, #0]
 800c9b0:	2302      	movs	r3, #2
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	68f8      	ldr	r0, [r7, #12]
 800c9b6:	f007 fae8 	bl	8013f8a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c9ba:	2300      	movs	r3, #0
}
 800c9bc:	4618      	mov	r0, r3
 800c9be:	3710      	adds	r7, #16
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}

0800c9c4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b088      	sub	sp, #32
 800c9c8:	af04      	add	r7, sp, #16
 800c9ca:	60f8      	str	r0, [r7, #12]
 800c9cc:	60b9      	str	r1, [r7, #8]
 800c9ce:	4611      	mov	r1, r2
 800c9d0:	461a      	mov	r2, r3
 800c9d2:	460b      	mov	r3, r1
 800c9d4:	80fb      	strh	r3, [r7, #6]
 800c9d6:	4613      	mov	r3, r2
 800c9d8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c9da:	7979      	ldrb	r1, [r7, #5]
 800c9dc:	2300      	movs	r3, #0
 800c9de:	9303      	str	r3, [sp, #12]
 800c9e0:	88fb      	ldrh	r3, [r7, #6]
 800c9e2:	9302      	str	r3, [sp, #8]
 800c9e4:	68bb      	ldr	r3, [r7, #8]
 800c9e6:	9301      	str	r3, [sp, #4]
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	9300      	str	r3, [sp, #0]
 800c9ec:	2302      	movs	r3, #2
 800c9ee:	2201      	movs	r2, #1
 800c9f0:	68f8      	ldr	r0, [r7, #12]
 800c9f2:	f007 faca 	bl	8013f8a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c9f6:	2300      	movs	r3, #0
}
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	3710      	adds	r7, #16
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}

0800ca00 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b086      	sub	sp, #24
 800ca04:	af04      	add	r7, sp, #16
 800ca06:	6078      	str	r0, [r7, #4]
 800ca08:	4608      	mov	r0, r1
 800ca0a:	4611      	mov	r1, r2
 800ca0c:	461a      	mov	r2, r3
 800ca0e:	4603      	mov	r3, r0
 800ca10:	70fb      	strb	r3, [r7, #3]
 800ca12:	460b      	mov	r3, r1
 800ca14:	70bb      	strb	r3, [r7, #2]
 800ca16:	4613      	mov	r3, r2
 800ca18:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ca1a:	7878      	ldrb	r0, [r7, #1]
 800ca1c:	78ba      	ldrb	r2, [r7, #2]
 800ca1e:	78f9      	ldrb	r1, [r7, #3]
 800ca20:	8b3b      	ldrh	r3, [r7, #24]
 800ca22:	9302      	str	r3, [sp, #8]
 800ca24:	7d3b      	ldrb	r3, [r7, #20]
 800ca26:	9301      	str	r3, [sp, #4]
 800ca28:	7c3b      	ldrb	r3, [r7, #16]
 800ca2a:	9300      	str	r3, [sp, #0]
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	6878      	ldr	r0, [r7, #4]
 800ca30:	f007 fa6f 	bl	8013f12 <USBH_LL_OpenPipe>

  return USBH_OK;
 800ca34:	2300      	movs	r3, #0
}
 800ca36:	4618      	mov	r0, r3
 800ca38:	3708      	adds	r7, #8
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bd80      	pop	{r7, pc}

0800ca3e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ca3e:	b580      	push	{r7, lr}
 800ca40:	b082      	sub	sp, #8
 800ca42:	af00      	add	r7, sp, #0
 800ca44:	6078      	str	r0, [r7, #4]
 800ca46:	460b      	mov	r3, r1
 800ca48:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800ca4a:	78fb      	ldrb	r3, [r7, #3]
 800ca4c:	4619      	mov	r1, r3
 800ca4e:	6878      	ldr	r0, [r7, #4]
 800ca50:	f007 fa8e 	bl	8013f70 <USBH_LL_ClosePipe>

  return USBH_OK;
 800ca54:	2300      	movs	r3, #0
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	3708      	adds	r7, #8
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}

0800ca5e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ca5e:	b580      	push	{r7, lr}
 800ca60:	b084      	sub	sp, #16
 800ca62:	af00      	add	r7, sp, #0
 800ca64:	6078      	str	r0, [r7, #4]
 800ca66:	460b      	mov	r3, r1
 800ca68:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f000 f836 	bl	800cadc <USBH_GetFreePipe>
 800ca70:	4603      	mov	r3, r0
 800ca72:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ca74:	89fb      	ldrh	r3, [r7, #14]
 800ca76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ca7a:	4293      	cmp	r3, r2
 800ca7c:	d00a      	beq.n	800ca94 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800ca7e:	78fa      	ldrb	r2, [r7, #3]
 800ca80:	89fb      	ldrh	r3, [r7, #14]
 800ca82:	f003 030f 	and.w	r3, r3, #15
 800ca86:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ca8a:	6879      	ldr	r1, [r7, #4]
 800ca8c:	33e0      	adds	r3, #224	@ 0xe0
 800ca8e:	009b      	lsls	r3, r3, #2
 800ca90:	440b      	add	r3, r1
 800ca92:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800ca94:	89fb      	ldrh	r3, [r7, #14]
 800ca96:	b2db      	uxtb	r3, r3
}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	3710      	adds	r7, #16
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd80      	pop	{r7, pc}

0800caa0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800caa0:	b480      	push	{r7}
 800caa2:	b083      	sub	sp, #12
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
 800caa8:	460b      	mov	r3, r1
 800caaa:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800caac:	78fb      	ldrb	r3, [r7, #3]
 800caae:	2b0f      	cmp	r3, #15
 800cab0:	d80d      	bhi.n	800cace <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800cab2:	78fb      	ldrb	r3, [r7, #3]
 800cab4:	687a      	ldr	r2, [r7, #4]
 800cab6:	33e0      	adds	r3, #224	@ 0xe0
 800cab8:	009b      	lsls	r3, r3, #2
 800caba:	4413      	add	r3, r2
 800cabc:	685a      	ldr	r2, [r3, #4]
 800cabe:	78fb      	ldrb	r3, [r7, #3]
 800cac0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800cac4:	6879      	ldr	r1, [r7, #4]
 800cac6:	33e0      	adds	r3, #224	@ 0xe0
 800cac8:	009b      	lsls	r3, r3, #2
 800caca:	440b      	add	r3, r1
 800cacc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800cace:	2300      	movs	r3, #0
}
 800cad0:	4618      	mov	r0, r3
 800cad2:	370c      	adds	r7, #12
 800cad4:	46bd      	mov	sp, r7
 800cad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cada:	4770      	bx	lr

0800cadc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800cadc:	b480      	push	{r7}
 800cade:	b085      	sub	sp, #20
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800cae4:	2300      	movs	r3, #0
 800cae6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800cae8:	2300      	movs	r3, #0
 800caea:	73fb      	strb	r3, [r7, #15]
 800caec:	e00f      	b.n	800cb0e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800caee:	7bfb      	ldrb	r3, [r7, #15]
 800caf0:	687a      	ldr	r2, [r7, #4]
 800caf2:	33e0      	adds	r3, #224	@ 0xe0
 800caf4:	009b      	lsls	r3, r3, #2
 800caf6:	4413      	add	r3, r2
 800caf8:	685b      	ldr	r3, [r3, #4]
 800cafa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d102      	bne.n	800cb08 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800cb02:	7bfb      	ldrb	r3, [r7, #15]
 800cb04:	b29b      	uxth	r3, r3
 800cb06:	e007      	b.n	800cb18 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800cb08:	7bfb      	ldrb	r3, [r7, #15]
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	73fb      	strb	r3, [r7, #15]
 800cb0e:	7bfb      	ldrb	r3, [r7, #15]
 800cb10:	2b0f      	cmp	r3, #15
 800cb12:	d9ec      	bls.n	800caee <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800cb14:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3714      	adds	r7, #20
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb22:	4770      	bx	lr

0800cb24 <Format_modbus_create>:
/**
 * Private definitions
 */

int Format_modbus_create(AgvCommFormatIface* out,
                         const AgvCommFmtModbusRtuCfg* cfg) {
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b084      	sub	sp, #16
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
 800cb2c:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d002      	beq.n	800cb3a <Format_modbus_create+0x16>
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d102      	bne.n	800cb40 <Format_modbus_create+0x1c>
 800cb3a:	f04f 33ff 	mov.w	r3, #4294967295
 800cb3e:	e036      	b.n	800cbae <Format_modbus_create+0x8a>

    ModbusRtuFmtImpl* impl =
        (ModbusRtuFmtImpl*)malloc(sizeof(ModbusRtuFmtImpl));
 800cb40:	2014      	movs	r0, #20
 800cb42:	f007 fb03 	bl	801414c <malloc>
 800cb46:	4603      	mov	r3, r0
 800cb48:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d102      	bne.n	800cb56 <Format_modbus_create+0x32>
 800cb50:	f06f 0301 	mvn.w	r3, #1
 800cb54:	e02b      	b.n	800cbae <Format_modbus_create+0x8a>

    impl->cfg = cfg;
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	683a      	ldr	r2, [r7, #0]
 800cb5a:	601a      	str	r2, [r3, #0]
    impl->state = ST_IDLE;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	2200      	movs	r2, #0
 800cb60:	711a      	strb	r2, [r3, #4]

    impl->payload_buf = (uint8_t*)malloc(cfg->max_frame_len * sizeof(uint8_t));
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	4618      	mov	r0, r3
 800cb68:	f007 faf0 	bl	801414c <malloc>
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	461a      	mov	r2, r3
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	609a      	str	r2, [r3, #8]
    if (!impl->payload_buf) {
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	689b      	ldr	r3, [r3, #8]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d105      	bne.n	800cb88 <Format_modbus_create+0x64>
        free(impl);
 800cb7c:	68f8      	ldr	r0, [r7, #12]
 800cb7e:	f007 faed 	bl	801415c <free>
        return AGV_ERR_NO_MEMORY;
 800cb82:	f06f 0301 	mvn.w	r3, #1
 800cb86:	e012      	b.n	800cbae <Format_modbus_create+0x8a>
    }

    impl->payload_len = 0;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	60da      	str	r2, [r3, #12]
    impl->has_payload = 0;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	2200      	movs	r2, #0
 800cb92:	611a      	str	r2, [r3, #16]

    out->impl = impl;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	68fa      	ldr	r2, [r7, #12]
 800cb98:	611a      	str	r2, [r3, #16]
    out->feed_bytes = modbusFmt_feed_bytes;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	4a06      	ldr	r2, [pc, #24]	@ (800cbb8 <Format_modbus_create+0x94>)
 800cb9e:	601a      	str	r2, [r3, #0]
    out->pop_payload = modbusFmt_pop_payload;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	4a06      	ldr	r2, [pc, #24]	@ (800cbbc <Format_modbus_create+0x98>)
 800cba4:	605a      	str	r2, [r3, #4]
    out->make_frame = modbusFmt_make_frame;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	4a05      	ldr	r2, [pc, #20]	@ (800cbc0 <Format_modbus_create+0x9c>)
 800cbaa:	609a      	str	r2, [r3, #8]

    return AGV_OK;
 800cbac:	2300      	movs	r3, #0
}
 800cbae:	4618      	mov	r0, r3
 800cbb0:	3710      	adds	r7, #16
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	bd80      	pop	{r7, pc}
 800cbb6:	bf00      	nop
 800cbb8:	0800cbc5 	.word	0x0800cbc5
 800cbbc:	0800ccbb 	.word	0x0800ccbb
 800cbc0:	0800cd39 	.word	0x0800cd39

0800cbc4 <modbusFmt_feed_bytes>:

    return AGV_OK;
}

static int modbusFmt_feed_bytes(AgvCommFormatIface* iface,
                                const uint8_t* bytes_in, size_t bytes_len) {
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b088      	sub	sp, #32
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	60f8      	str	r0, [r7, #12]
 800cbcc:	60b9      	str	r1, [r7, #8]
 800cbce:	607a      	str	r2, [r7, #4]
    if (!iface || !bytes_in) return AGV_ERR_INVALID_ARG;
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d002      	beq.n	800cbdc <modbusFmt_feed_bytes+0x18>
 800cbd6:	68bb      	ldr	r3, [r7, #8]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d102      	bne.n	800cbe2 <modbusFmt_feed_bytes+0x1e>
 800cbdc:	f04f 33ff 	mov.w	r3, #4294967295
 800cbe0:	e067      	b.n	800ccb2 <modbusFmt_feed_bytes+0xee>

    ModbusRtuFmtImpl* impl = (ModbusRtuFmtImpl*)iface->impl;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	691b      	ldr	r3, [r3, #16]
 800cbe6:	61fb      	str	r3, [r7, #28]
    if (!impl || !impl->cfg) return AGV_ERR_NO_MEMORY;
 800cbe8:	69fb      	ldr	r3, [r7, #28]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d003      	beq.n	800cbf6 <modbusFmt_feed_bytes+0x32>
 800cbee:	69fb      	ldr	r3, [r7, #28]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d102      	bne.n	800cbfc <modbusFmt_feed_bytes+0x38>
 800cbf6:	f06f 0301 	mvn.w	r3, #1
 800cbfa:	e05a      	b.n	800ccb2 <modbusFmt_feed_bytes+0xee>

    const AgvCommFmtModbusRtuCfg* cfg = impl->cfg;
 800cbfc:	69fb      	ldr	r3, [r7, #28]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	61bb      	str	r3, [r7, #24]

    if (bytes_len == 0) {
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d101      	bne.n	800cc0c <modbusFmt_feed_bytes+0x48>
        return AGV_OK;  // 
 800cc08:	2300      	movs	r3, #0
 800cc0a:	e052      	b.n	800ccb2 <modbusFmt_feed_bytes+0xee>
    }

    if (bytes_len < 4) {
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	2b03      	cmp	r3, #3
 800cc10:	d802      	bhi.n	800cc18 <modbusFmt_feed_bytes+0x54>
        // Addr(1) + Func(1) + CRC(2) 
        return AGV_ERR_COMM_FMT_FRAME_TOO_SHORT;
 800cc12:	f06f 0313 	mvn.w	r3, #19
 800cc16:	e04c      	b.n	800ccb2 <modbusFmt_feed_bytes+0xee>
    }

    if (bytes_len > cfg->max_frame_len) {
 800cc18:	69bb      	ldr	r3, [r7, #24]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	687a      	ldr	r2, [r7, #4]
 800cc1e:	429a      	cmp	r2, r3
 800cc20:	d902      	bls.n	800cc28 <modbusFmt_feed_bytes+0x64>
        return AGV_ERR_COMM_FMT_FRAME_TOO_LONG;
 800cc22:	f06f 0314 	mvn.w	r3, #20
 800cc26:	e044      	b.n	800ccb2 <modbusFmt_feed_bytes+0xee>
    }

    //  CRC byteModbus 
    uint16_t rcv_crc = (uint16_t)bytes_in[bytes_len - 2] |
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	3b02      	subs	r3, #2
 800cc2c:	68ba      	ldr	r2, [r7, #8]
 800cc2e:	4413      	add	r3, r2
 800cc30:	781b      	ldrb	r3, [r3, #0]
 800cc32:	b21a      	sxth	r2, r3
                       ((uint16_t)bytes_in[bytes_len - 1] << 8);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	3b01      	subs	r3, #1
 800cc38:	68b9      	ldr	r1, [r7, #8]
 800cc3a:	440b      	add	r3, r1
 800cc3c:	781b      	ldrb	r3, [r3, #0]
    uint16_t rcv_crc = (uint16_t)bytes_in[bytes_len - 2] |
 800cc3e:	b21b      	sxth	r3, r3
 800cc40:	021b      	lsls	r3, r3, #8
 800cc42:	b21b      	sxth	r3, r3
 800cc44:	4313      	orrs	r3, r2
 800cc46:	b21b      	sxth	r3, r3
 800cc48:	82fb      	strh	r3, [r7, #22]

    //  CRC CRC byte
    uint16_t calc_crc = modbus_crc16(&cfg->crc_cfg, bytes_in, bytes_len - 2);
 800cc4a:	69bb      	ldr	r3, [r7, #24]
 800cc4c:	1d18      	adds	r0, r3, #4
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	3b02      	subs	r3, #2
 800cc52:	461a      	mov	r2, r3
 800cc54:	68b9      	ldr	r1, [r7, #8]
 800cc56:	f000 f8c8 	bl	800cdea <modbus_crc16>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	82bb      	strh	r3, [r7, #20]

    if (rcv_crc != calc_crc) {
 800cc5e:	8afa      	ldrh	r2, [r7, #22]
 800cc60:	8abb      	ldrh	r3, [r7, #20]
 800cc62:	429a      	cmp	r2, r3
 800cc64:	d00b      	beq.n	800cc7e <modbusFmt_feed_bytes+0xba>
        // CRC 
        impl->has_payload = 0;
 800cc66:	69fb      	ldr	r3, [r7, #28]
 800cc68:	2200      	movs	r2, #0
 800cc6a:	611a      	str	r2, [r3, #16]
        impl->payload_len = 0;
 800cc6c:	69fb      	ldr	r3, [r7, #28]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	60da      	str	r2, [r3, #12]
        impl->state = ST_IDLE;
 800cc72:	69fb      	ldr	r3, [r7, #28]
 800cc74:	2200      	movs	r2, #0
 800cc76:	711a      	strb	r2, [r3, #4]
        return AGV_ERR_COMM_FMT_BAD_CRC;
 800cc78:	f06f 0315 	mvn.w	r3, #21
 800cc7c:	e019      	b.n	800ccb2 <modbusFmt_feed_bytes+0xee>
    }

    impl->address = bytes_in[0];
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	781a      	ldrb	r2, [r3, #0]
 800cc82:	69fb      	ldr	r3, [r7, #28]
 800cc84:	715a      	strb	r2, [r3, #5]
    impl->function = bytes_in[1];
 800cc86:	68bb      	ldr	r3, [r7, #8]
 800cc88:	3301      	adds	r3, #1
 800cc8a:	781a      	ldrb	r2, [r3, #0]
 800cc8c:	69fb      	ldr	r3, [r7, #28]
 800cc8e:	719a      	strb	r2, [r3, #6]
    memcpy(impl->payload_buf, bytes_in, bytes_len);
 800cc90:	69fb      	ldr	r3, [r7, #28]
 800cc92:	689b      	ldr	r3, [r3, #8]
 800cc94:	687a      	ldr	r2, [r7, #4]
 800cc96:	68b9      	ldr	r1, [r7, #8]
 800cc98:	4618      	mov	r0, r3
 800cc9a:	f008 fd5d 	bl	8015758 <memcpy>
    impl->payload_len = bytes_len;
 800cc9e:	69fb      	ldr	r3, [r7, #28]
 800cca0:	687a      	ldr	r2, [r7, #4]
 800cca2:	60da      	str	r2, [r3, #12]
    impl->has_payload = 1;
 800cca4:	69fb      	ldr	r3, [r7, #28]
 800cca6:	2201      	movs	r2, #1
 800cca8:	611a      	str	r2, [r3, #16]
    impl->state = ST_IDLE;
 800ccaa:	69fb      	ldr	r3, [r7, #28]
 800ccac:	2200      	movs	r2, #0
 800ccae:	711a      	strb	r2, [r3, #4]

    return AGV_OK;
 800ccb0:	2300      	movs	r3, #0
}
 800ccb2:	4618      	mov	r0, r3
 800ccb4:	3720      	adds	r7, #32
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	bd80      	pop	{r7, pc}

0800ccba <modbusFmt_pop_payload>:

static int modbusFmt_pop_payload(AgvCommFormatIface* iface,
                                 uint8_t* payload_out, size_t* payload_len) {
 800ccba:	b580      	push	{r7, lr}
 800ccbc:	b086      	sub	sp, #24
 800ccbe:	af00      	add	r7, sp, #0
 800ccc0:	60f8      	str	r0, [r7, #12]
 800ccc2:	60b9      	str	r1, [r7, #8]
 800ccc4:	607a      	str	r2, [r7, #4]
    if (!iface || payload_out || !payload_len) return AGV_ERR_INVALID_ARG;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d005      	beq.n	800ccd8 <modbusFmt_pop_payload+0x1e>
 800cccc:	68bb      	ldr	r3, [r7, #8]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d102      	bne.n	800ccd8 <modbusFmt_pop_payload+0x1e>
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d102      	bne.n	800ccde <modbusFmt_pop_payload+0x24>
 800ccd8:	f04f 33ff 	mov.w	r3, #4294967295
 800ccdc:	e028      	b.n	800cd30 <modbusFmt_pop_payload+0x76>

    ModbusRtuFmtImpl* impl = (ModbusRtuFmtImpl*)iface->impl;
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	691b      	ldr	r3, [r3, #16]
 800cce2:	617b      	str	r3, [r7, #20]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800cce4:	697b      	ldr	r3, [r7, #20]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d102      	bne.n	800ccf0 <modbusFmt_pop_payload+0x36>
 800ccea:	f06f 0301 	mvn.w	r3, #1
 800ccee:	e01f      	b.n	800cd30 <modbusFmt_pop_payload+0x76>

    if (!impl->has_payload) {
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	691b      	ldr	r3, [r3, #16]
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d102      	bne.n	800ccfe <modbusFmt_pop_payload+0x44>
        return AGV_ERR_COMM_FMT_NO_COMPLETE_FRAME;
 800ccf8:	f06f 0318 	mvn.w	r3, #24
 800ccfc:	e018      	b.n	800cd30 <modbusFmt_pop_payload+0x76>
    }

    if (*payload_len < impl->payload_len) {
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681a      	ldr	r2, [r3, #0]
 800cd02:	697b      	ldr	r3, [r7, #20]
 800cd04:	68db      	ldr	r3, [r3, #12]
 800cd06:	429a      	cmp	r2, r3
 800cd08:	d202      	bcs.n	800cd10 <modbusFmt_pop_payload+0x56>
        return AGV_ERR_COMM_FMT_FRAME_TOO_LONG;
 800cd0a:	f06f 0314 	mvn.w	r3, #20
 800cd0e:	e00f      	b.n	800cd30 <modbusFmt_pop_payload+0x76>
    }

    memcpy(payload_out, impl->payload_buf, impl->payload_len);
 800cd10:	697b      	ldr	r3, [r7, #20]
 800cd12:	6899      	ldr	r1, [r3, #8]
 800cd14:	697b      	ldr	r3, [r7, #20]
 800cd16:	68db      	ldr	r3, [r3, #12]
 800cd18:	461a      	mov	r2, r3
 800cd1a:	68b8      	ldr	r0, [r7, #8]
 800cd1c:	f008 fd1c 	bl	8015758 <memcpy>
    impl->has_payload = 0;
 800cd20:	697b      	ldr	r3, [r7, #20]
 800cd22:	2200      	movs	r2, #0
 800cd24:	611a      	str	r2, [r3, #16]
    impl->payload_len = *payload_len;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681a      	ldr	r2, [r3, #0]
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	60da      	str	r2, [r3, #12]

    return AGV_OK;
 800cd2e:	2300      	movs	r3, #0
}
 800cd30:	4618      	mov	r0, r3
 800cd32:	3718      	adds	r7, #24
 800cd34:	46bd      	mov	sp, r7
 800cd36:	bd80      	pop	{r7, pc}

0800cd38 <modbusFmt_make_frame>:

static int modbusFmt_make_frame(AgvCommFormatIface* iface,
                                const uint8_t* payload_in, size_t payload_len,
                                uint8_t* frame_out, size_t* frame_len) {
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b088      	sub	sp, #32
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	60f8      	str	r0, [r7, #12]
 800cd40:	60b9      	str	r1, [r7, #8]
 800cd42:	607a      	str	r2, [r7, #4]
 800cd44:	603b      	str	r3, [r7, #0]
    if (!iface || !payload_in || payload_len == 0 || !frame_out || !frame_len)
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d00b      	beq.n	800cd64 <modbusFmt_make_frame+0x2c>
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d008      	beq.n	800cd64 <modbusFmt_make_frame+0x2c>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d005      	beq.n	800cd64 <modbusFmt_make_frame+0x2c>
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d002      	beq.n	800cd64 <modbusFmt_make_frame+0x2c>
 800cd5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d102      	bne.n	800cd6a <modbusFmt_make_frame+0x32>
        return AGV_ERR_INVALID_ARG;
 800cd64:	f04f 33ff 	mov.w	r3, #4294967295
 800cd68:	e03b      	b.n	800cde2 <modbusFmt_make_frame+0xaa>

    ModbusRtuFmtImpl* impl = (ModbusRtuFmtImpl*)iface->impl;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	691b      	ldr	r3, [r3, #16]
 800cd6e:	61fb      	str	r3, [r7, #28]
    if (!impl || !impl->cfg) return AGV_ERR_NO_MEMORY;
 800cd70:	69fb      	ldr	r3, [r7, #28]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d003      	beq.n	800cd7e <modbusFmt_make_frame+0x46>
 800cd76:	69fb      	ldr	r3, [r7, #28]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d102      	bne.n	800cd84 <modbusFmt_make_frame+0x4c>
 800cd7e:	f06f 0301 	mvn.w	r3, #1
 800cd82:	e02e      	b.n	800cde2 <modbusFmt_make_frame+0xaa>

    //  = payload + CRC(2)
    size_t frame_len_temp = payload_len + 2;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	3302      	adds	r3, #2
 800cd88:	61bb      	str	r3, [r7, #24]

    if (frame_len_temp > *frame_len) {
 800cd8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	69ba      	ldr	r2, [r7, #24]
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d902      	bls.n	800cd9a <modbusFmt_make_frame+0x62>
        return AGV_ERR_COMM_FMT_FRAME_TOO_LONG;
 800cd94:	f06f 0314 	mvn.w	r3, #20
 800cd98:	e023      	b.n	800cde2 <modbusFmt_make_frame+0xaa>
    }
    //  payload
    memcpy(frame_out, payload_in, *frame_len);
 800cd9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	461a      	mov	r2, r3
 800cda0:	68b9      	ldr	r1, [r7, #8]
 800cda2:	6838      	ldr	r0, [r7, #0]
 800cda4:	f008 fcd8 	bl	8015758 <memcpy>

    //  CRC

    uint16_t crc = modbus_crc16(&impl->cfg->crc_cfg, frame_out, frame_len_temp);
 800cda8:	69fb      	ldr	r3, [r7, #28]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	3304      	adds	r3, #4
 800cdae:	69ba      	ldr	r2, [r7, #24]
 800cdb0:	6839      	ldr	r1, [r7, #0]
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	f000 f819 	bl	800cdea <modbus_crc16>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	82fb      	strh	r3, [r7, #22]

    // Modbus RTU 
    frame_out[payload_len] = (uint8_t)(crc & 0x00FF);             // CRC_L
 800cdbc:	683a      	ldr	r2, [r7, #0]
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	4413      	add	r3, r2
 800cdc2:	8afa      	ldrh	r2, [r7, #22]
 800cdc4:	b2d2      	uxtb	r2, r2
 800cdc6:	701a      	strb	r2, [r3, #0]
    frame_out[payload_len + 1] = (uint8_t)((crc >> 8) & 0x00FF);  // CRC_H
 800cdc8:	8afb      	ldrh	r3, [r7, #22]
 800cdca:	0a1b      	lsrs	r3, r3, #8
 800cdcc:	b299      	uxth	r1, r3
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	3301      	adds	r3, #1
 800cdd2:	683a      	ldr	r2, [r7, #0]
 800cdd4:	4413      	add	r3, r2
 800cdd6:	b2ca      	uxtb	r2, r1
 800cdd8:	701a      	strb	r2, [r3, #0]

    *frame_len = frame_len_temp;
 800cdda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cddc:	69ba      	ldr	r2, [r7, #24]
 800cdde:	601a      	str	r2, [r3, #0]

    return AGV_OK;
 800cde0:	2300      	movs	r3, #0
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	3720      	adds	r7, #32
 800cde6:	46bd      	mov	sp, r7
 800cde8:	bd80      	pop	{r7, pc}

0800cdea <modbus_crc16>:

uint16_t modbus_crc16(const CrcCfg* cfg, const uint8_t* data, size_t len) {
 800cdea:	b480      	push	{r7}
 800cdec:	b089      	sub	sp, #36	@ 0x24
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	60f8      	str	r0, [r7, #12]
 800cdf2:	60b9      	str	r1, [r7, #8]
 800cdf4:	607a      	str	r2, [r7, #4]
    uint16_t crc = cfg->crc_init;  //  0xFFFF
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	885b      	ldrh	r3, [r3, #2]
 800cdfa:	83fb      	strh	r3, [r7, #30]

    for (size_t i = 0; i < len; ++i) {
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	61bb      	str	r3, [r7, #24]
 800ce00:	e023      	b.n	800ce4a <modbus_crc16+0x60>
        crc ^= data[i];  //  XOR 
 800ce02:	68ba      	ldr	r2, [r7, #8]
 800ce04:	69bb      	ldr	r3, [r7, #24]
 800ce06:	4413      	add	r3, r2
 800ce08:	781b      	ldrb	r3, [r3, #0]
 800ce0a:	461a      	mov	r2, r3
 800ce0c:	8bfb      	ldrh	r3, [r7, #30]
 800ce0e:	4053      	eors	r3, r2
 800ce10:	83fb      	strh	r3, [r7, #30]
        for (int b = 0; b < 8; ++b) {
 800ce12:	2300      	movs	r3, #0
 800ce14:	617b      	str	r3, [r7, #20]
 800ce16:	e012      	b.n	800ce3e <modbus_crc16+0x54>
            if (crc & 0x0001) {
 800ce18:	8bfb      	ldrh	r3, [r7, #30]
 800ce1a:	f003 0301 	and.w	r3, r3, #1
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d007      	beq.n	800ce32 <modbus_crc16+0x48>
                crc = (crc >> 1) ^ cfg->crc_poly;  // LSB = 1 + XOR poly
 800ce22:	8bfb      	ldrh	r3, [r7, #30]
 800ce24:	085b      	lsrs	r3, r3, #1
 800ce26:	b29a      	uxth	r2, r3
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	881b      	ldrh	r3, [r3, #0]
 800ce2c:	4053      	eors	r3, r2
 800ce2e:	83fb      	strh	r3, [r7, #30]
 800ce30:	e002      	b.n	800ce38 <modbus_crc16+0x4e>
            } else {
                crc >>= 1;  // 
 800ce32:	8bfb      	ldrh	r3, [r7, #30]
 800ce34:	085b      	lsrs	r3, r3, #1
 800ce36:	83fb      	strh	r3, [r7, #30]
        for (int b = 0; b < 8; ++b) {
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	617b      	str	r3, [r7, #20]
 800ce3e:	697b      	ldr	r3, [r7, #20]
 800ce40:	2b07      	cmp	r3, #7
 800ce42:	dde9      	ble.n	800ce18 <modbus_crc16+0x2e>
    for (size_t i = 0; i < len; ++i) {
 800ce44:	69bb      	ldr	r3, [r7, #24]
 800ce46:	3301      	adds	r3, #1
 800ce48:	61bb      	str	r3, [r7, #24]
 800ce4a:	69ba      	ldr	r2, [r7, #24]
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	429a      	cmp	r2, r3
 800ce50:	d3d7      	bcc.n	800ce02 <modbus_crc16+0x18>
            }
        }
    }

    return crc;  // Modbus RTU 
 800ce52:	8bfb      	ldrh	r3, [r7, #30]
 800ce54:	4618      	mov	r0, r3
 800ce56:	3724      	adds	r7, #36	@ 0x24
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5e:	4770      	bx	lr

0800ce60 <Format_ros_create>:

/**
 * Private definitions
 */

int Format_ros_create(AgvCommFormatIface* out, AgvCommFmtRosCfg* cfg) {
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b084      	sub	sp, #16
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
 800ce68:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d002      	beq.n	800ce76 <Format_ros_create+0x16>
 800ce70:	683b      	ldr	r3, [r7, #0]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d102      	bne.n	800ce7c <Format_ros_create+0x1c>
 800ce76:	f04f 33ff 	mov.w	r3, #4294967295
 800ce7a:	e03b      	b.n	800cef4 <Format_ros_create+0x94>
    RosFmtImpl* impl = (RosFmtImpl*)malloc(sizeof(RosFmtImpl));
 800ce7c:	2018      	movs	r0, #24
 800ce7e:	f007 f965 	bl	801414c <malloc>
 800ce82:	4603      	mov	r3, r0
 800ce84:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d102      	bne.n	800ce92 <Format_ros_create+0x32>
 800ce8c:	f06f 0301 	mvn.w	r3, #1
 800ce90:	e030      	b.n	800cef4 <Format_ros_create+0x94>
    impl->cfg = cfg;
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	683a      	ldr	r2, [r7, #0]
 800ce96:	601a      	str	r2, [r3, #0]

    impl->state = ST_WAIT_H0;
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	711a      	strb	r2, [r3, #4]
    impl->data_idx = 0;
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	2200      	movs	r2, #0
 800cea2:	609a      	str	r2, [r3, #8]

    // frame
    size_t max_payload_len = cfg->max_frame_len - 5;  // 2h, 2t, 1c
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	689b      	ldr	r3, [r3, #8]
 800cea8:	3b05      	subs	r3, #5
 800ceaa:	60bb      	str	r3, [r7, #8]
    impl->payload_buf = (uint8_t*)malloc(max_payload_len * sizeof(uint8_t));
 800ceac:	68b8      	ldr	r0, [r7, #8]
 800ceae:	f007 f94d 	bl	801414c <malloc>
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	461a      	mov	r2, r3
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	60da      	str	r2, [r3, #12]
    if (!impl->payload_buf) return AGV_ERR_NO_MEMORY;
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	68db      	ldr	r3, [r3, #12]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d102      	bne.n	800cec8 <Format_ros_create+0x68>
 800cec2:	f06f 0301 	mvn.w	r3, #1
 800cec6:	e015      	b.n	800cef4 <Format_ros_create+0x94>

    impl->payload_len = 0;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	2200      	movs	r2, #0
 800cecc:	611a      	str	r2, [r3, #16]
    impl->has_payload = 0;
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	2200      	movs	r2, #0
 800ced2:	615a      	str	r2, [r3, #20]

    out->impl = impl;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	68fa      	ldr	r2, [r7, #12]
 800ced8:	611a      	str	r2, [r3, #16]
    out->feed_bytes = rosFmt_feed_bytes;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	4a07      	ldr	r2, [pc, #28]	@ (800cefc <Format_ros_create+0x9c>)
 800cede:	601a      	str	r2, [r3, #0]
    out->pop_payload = rosFmt_pop_payload;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	4a07      	ldr	r2, [pc, #28]	@ (800cf00 <Format_ros_create+0xa0>)
 800cee4:	605a      	str	r2, [r3, #4]
    out->make_frame = rosFmt_make_frame;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	4a06      	ldr	r2, [pc, #24]	@ (800cf04 <Format_ros_create+0xa4>)
 800ceea:	609a      	str	r2, [r3, #8]
    out->destroy = rosFmt_destroy;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	4a06      	ldr	r2, [pc, #24]	@ (800cf08 <Format_ros_create+0xa8>)
 800cef0:	60da      	str	r2, [r3, #12]

    return 0;
 800cef2:	2300      	movs	r3, #0
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	3710      	adds	r7, #16
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}
 800cefc:	0800cf79 	.word	0x0800cf79
 800cf00:	0800d249 	.word	0x0800d249
 800cf04:	0800d2c7 	.word	0x0800d2c7
 800cf08:	0800cf0d 	.word	0x0800cf0d

0800cf0c <rosFmt_destroy>:

static int rosFmt_destroy(AgvCommFormatIface* iface) {
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b084      	sub	sp, #16
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
    if (!iface) return AGV_OK;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d101      	bne.n	800cf1e <rosFmt_destroy+0x12>
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	e027      	b.n	800cf6e <rosFmt_destroy+0x62>

    RosFmtImpl* impl = (RosFmtImpl*)iface->impl;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	691b      	ldr	r3, [r3, #16]
 800cf22:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d011      	beq.n	800cf4e <rosFmt_destroy+0x42>
        if (impl->payload_buf) {
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	68db      	ldr	r3, [r3, #12]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d007      	beq.n	800cf42 <rosFmt_destroy+0x36>
            free(impl->payload_buf);
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	68db      	ldr	r3, [r3, #12]
 800cf36:	4618      	mov	r0, r3
 800cf38:	f007 f910 	bl	801415c <free>
            impl->payload_buf = NULL;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	2200      	movs	r2, #0
 800cf40:	60da      	str	r2, [r3, #12]
        }
        impl->cfg = NULL;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	2200      	movs	r2, #0
 800cf46:	601a      	str	r2, [r3, #0]
        free(impl);
 800cf48:	68f8      	ldr	r0, [r7, #12]
 800cf4a:	f007 f907 	bl	801415c <free>
    }

    iface->impl = NULL;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2200      	movs	r2, #0
 800cf52:	611a      	str	r2, [r3, #16]
    iface->feed_bytes = NULL;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	2200      	movs	r2, #0
 800cf58:	601a      	str	r2, [r3, #0]
    iface->pop_payload = NULL;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	605a      	str	r2, [r3, #4]
    iface->make_frame = NULL;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2200      	movs	r2, #0
 800cf64:	609a      	str	r2, [r3, #8]
    iface->destroy = NULL;
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	2200      	movs	r2, #0
 800cf6a:	60da      	str	r2, [r3, #12]

    return AGV_OK;
 800cf6c:	2300      	movs	r3, #0
}
 800cf6e:	4618      	mov	r0, r3
 800cf70:	3710      	adds	r7, #16
 800cf72:	46bd      	mov	sp, r7
 800cf74:	bd80      	pop	{r7, pc}
	...

0800cf78 <rosFmt_feed_bytes>:

static int rosFmt_feed_bytes(AgvCommFormatIface* iface, const uint8_t* bytes,
                             size_t bytes_len) {
 800cf78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf7c:	b093      	sub	sp, #76	@ 0x4c
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6178      	str	r0, [r7, #20]
 800cf82:	6139      	str	r1, [r7, #16]
 800cf84:	60fa      	str	r2, [r7, #12]
 800cf86:	466b      	mov	r3, sp
 800cf88:	461e      	mov	r6, r3
    if (!iface || !bytes || bytes_len == 0) return AGV_ERR_INVALID_ARG;
 800cf8a:	697b      	ldr	r3, [r7, #20]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d005      	beq.n	800cf9c <rosFmt_feed_bytes+0x24>
 800cf90:	693b      	ldr	r3, [r7, #16]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d002      	beq.n	800cf9c <rosFmt_feed_bytes+0x24>
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d102      	bne.n	800cfa2 <rosFmt_feed_bytes+0x2a>
 800cf9c:	f04f 33ff 	mov.w	r3, #4294967295
 800cfa0:	e14c      	b.n	800d23c <rosFmt_feed_bytes+0x2c4>
    RosFmtImpl* impl = (RosFmtImpl*)iface->impl;
 800cfa2:	697b      	ldr	r3, [r7, #20]
 800cfa4:	691b      	ldr	r3, [r3, #16]
 800cfa6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (!impl) return AGV_ERR_NO_MEMORY;
 800cfa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d102      	bne.n	800cfb4 <rosFmt_feed_bytes+0x3c>
 800cfae:	f06f 0301 	mvn.w	r3, #1
 800cfb2:	e143      	b.n	800d23c <rosFmt_feed_bytes+0x2c4>
    const AgvCommFmtRosCfg* cfg = impl->cfg;
 800cfb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (!cfg) return AGV_ERR_NO_MEMORY;
 800cfba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d102      	bne.n	800cfc6 <rosFmt_feed_bytes+0x4e>
 800cfc0:	f06f 0301 	mvn.w	r3, #1
 800cfc4:	e13a      	b.n	800d23c <rosFmt_feed_bytes+0x2c4>

    size_t max_data_len = impl->cfg->max_frame_len -
 800cfc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	689b      	ldr	r3, [r3, #8]
 800cfcc:	3b07      	subs	r3, #7
 800cfce:	63bb      	str	r3, [r7, #56]	@ 0x38
                          7;  // -2 headers, 1 cmd, 1 size, -2 tails, -1 crc
    uint8_t data[max_data_len];
 800cfd0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800cfd2:	460b      	mov	r3, r1
 800cfd4:	3b01      	subs	r3, #1
 800cfd6:	637b      	str	r3, [r7, #52]	@ 0x34
 800cfd8:	2300      	movs	r3, #0
 800cfda:	6039      	str	r1, [r7, #0]
 800cfdc:	607b      	str	r3, [r7, #4]
 800cfde:	f04f 0200 	mov.w	r2, #0
 800cfe2:	f04f 0300 	mov.w	r3, #0
 800cfe6:	6878      	ldr	r0, [r7, #4]
 800cfe8:	00c3      	lsls	r3, r0, #3
 800cfea:	6838      	ldr	r0, [r7, #0]
 800cfec:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800cff0:	6838      	ldr	r0, [r7, #0]
 800cff2:	00c2      	lsls	r2, r0, #3
 800cff4:	2300      	movs	r3, #0
 800cff6:	468a      	mov	sl, r1
 800cff8:	469b      	mov	fp, r3
 800cffa:	f04f 0200 	mov.w	r2, #0
 800cffe:	f04f 0300 	mov.w	r3, #0
 800d002:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d006:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d00a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d00e:	1dcb      	adds	r3, r1, #7
 800d010:	08db      	lsrs	r3, r3, #3
 800d012:	00db      	lsls	r3, r3, #3
 800d014:	ebad 0d03 	sub.w	sp, sp, r3
 800d018:	466b      	mov	r3, sp
 800d01a:	3300      	adds	r3, #0
 800d01c:	633b      	str	r3, [r7, #48]	@ 0x30

    for (size_t i = 0; i < bytes_len; ++i) {
 800d01e:	2300      	movs	r3, #0
 800d020:	647b      	str	r3, [r7, #68]	@ 0x44
 800d022:	e105      	b.n	800d230 <rosFmt_feed_bytes+0x2b8>
        uint8_t b = bytes[i];
 800d024:	693a      	ldr	r2, [r7, #16]
 800d026:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d028:	4413      	add	r3, r2
 800d02a:	781b      	ldrb	r3, [r3, #0]
 800d02c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        switch (impl->state) {
 800d030:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d032:	791b      	ldrb	r3, [r3, #4]
 800d034:	2b07      	cmp	r3, #7
 800d036:	f200 80f8 	bhi.w	800d22a <rosFmt_feed_bytes+0x2b2>
 800d03a:	a201      	add	r2, pc, #4	@ (adr r2, 800d040 <rosFmt_feed_bytes+0xc8>)
 800d03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d040:	0800d061 	.word	0x0800d061
 800d044:	0800d079 	.word	0x0800d079
 800d048:	0800d097 	.word	0x0800d097
 800d04c:	0800d0a7 	.word	0x0800d0a7
 800d050:	0800d0d1 	.word	0x0800d0d1
 800d054:	0800d0f9 	.word	0x0800d0f9
 800d058:	0800d1b7 	.word	0x0800d1b7
 800d05c:	0800d1d5 	.word	0x0800d1d5
            case ST_WAIT_H0:
                if (b == cfg->header0) {
 800d060:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d064:	b29a      	uxth	r2, r3
 800d066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d068:	881b      	ldrh	r3, [r3, #0]
 800d06a:	429a      	cmp	r2, r3
 800d06c:	f040 80da 	bne.w	800d224 <rosFmt_feed_bytes+0x2ac>
                    impl->state = ST_WAIT_H1;
 800d070:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d072:	2201      	movs	r2, #1
 800d074:	711a      	strb	r2, [r3, #4]
                }
                break;
 800d076:	e0d5      	b.n	800d224 <rosFmt_feed_bytes+0x2ac>

            case ST_WAIT_H1:
                if (b == cfg->header1) {
 800d078:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d07c:	b29a      	uxth	r2, r3
 800d07e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d080:	885b      	ldrh	r3, [r3, #2]
 800d082:	429a      	cmp	r2, r3
 800d084:	d103      	bne.n	800d08e <rosFmt_feed_bytes+0x116>
                    impl->state = ST_WAIT_CMD;
 800d086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d088:	2202      	movs	r2, #2
 800d08a:	711a      	strb	r2, [r3, #4]
                } else {
                    impl->state = ST_WAIT_H0;
                }
                break;
 800d08c:	e0cd      	b.n	800d22a <rosFmt_feed_bytes+0x2b2>
                    impl->state = ST_WAIT_H0;
 800d08e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d090:	2200      	movs	r2, #0
 800d092:	711a      	strb	r2, [r3, #4]
                break;
 800d094:	e0c9      	b.n	800d22a <rosFmt_feed_bytes+0x2b2>

            case ST_WAIT_CMD:
                impl->cmd = b;
 800d096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d098:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d09c:	715a      	strb	r2, [r3, #5]
                impl->state = ST_WAIT_SIZE;
 800d09e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0a0:	2203      	movs	r2, #3
 800d0a2:	711a      	strb	r2, [r3, #4]
                break;
 800d0a4:	e0c1      	b.n	800d22a <rosFmt_feed_bytes+0x2b2>

            case ST_WAIT_SIZE:
                impl->data_len = b;
 800d0a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0a8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d0ac:	719a      	strb	r2, [r3, #6]
                if (impl->data_len > max_data_len) {
 800d0ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0b0:	799b      	ldrb	r3, [r3, #6]
 800d0b2:	461a      	mov	r2, r3
 800d0b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0b6:	4293      	cmp	r3, r2
 800d0b8:	d203      	bcs.n	800d0c2 <rosFmt_feed_bytes+0x14a>
                    impl->state = ST_WAIT_H0;
 800d0ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0bc:	2200      	movs	r2, #0
 800d0be:	711a      	strb	r2, [r3, #4]
                } else {
                    impl->data_idx = 0;
                    impl->state = ST_WAIT_DATA;
                }
                break;
 800d0c0:	e0b3      	b.n	800d22a <rosFmt_feed_bytes+0x2b2>
                    impl->data_idx = 0;
 800d0c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0c4:	2200      	movs	r2, #0
 800d0c6:	609a      	str	r2, [r3, #8]
                    impl->state = ST_WAIT_DATA;
 800d0c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0ca:	2204      	movs	r2, #4
 800d0cc:	711a      	strb	r2, [r3, #4]
                break;
 800d0ce:	e0ac      	b.n	800d22a <rosFmt_feed_bytes+0x2b2>

            case ST_WAIT_DATA:
                data[impl->data_idx++] = b;
 800d0d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0d2:	689b      	ldr	r3, [r3, #8]
 800d0d4:	1c59      	adds	r1, r3, #1
 800d0d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d0d8:	6091      	str	r1, [r2, #8]
 800d0da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d0dc:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 800d0e0:	54d1      	strb	r1, [r2, r3]
                if (impl->data_idx >= impl->data_len) {
 800d0e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0e4:	689b      	ldr	r3, [r3, #8]
 800d0e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d0e8:	7992      	ldrb	r2, [r2, #6]
 800d0ea:	4293      	cmp	r3, r2
 800d0ec:	f0c0 809c 	bcc.w	800d228 <rosFmt_feed_bytes+0x2b0>
                    impl->state = ST_WAIT_CRC;
 800d0f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0f2:	2205      	movs	r2, #5
 800d0f4:	711a      	strb	r2, [r3, #4]
                }
                break;
 800d0f6:	e097      	b.n	800d228 <rosFmt_feed_bytes+0x2b0>

            case ST_WAIT_CRC: {
 800d0f8:	466b      	mov	r3, sp
 800d0fa:	469a      	mov	sl, r3
                uint8_t payload[2 + impl->data_idx];
 800d0fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0fe:	689b      	ldr	r3, [r3, #8]
 800d100:	1c99      	adds	r1, r3, #2
 800d102:	460b      	mov	r3, r1
 800d104:	3b01      	subs	r3, #1
 800d106:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d108:	2300      	movs	r3, #0
 800d10a:	460c      	mov	r4, r1
 800d10c:	461d      	mov	r5, r3
 800d10e:	f04f 0200 	mov.w	r2, #0
 800d112:	f04f 0300 	mov.w	r3, #0
 800d116:	00eb      	lsls	r3, r5, #3
 800d118:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d11c:	00e2      	lsls	r2, r4, #3
 800d11e:	2300      	movs	r3, #0
 800d120:	4688      	mov	r8, r1
 800d122:	4699      	mov	r9, r3
 800d124:	f04f 0200 	mov.w	r2, #0
 800d128:	f04f 0300 	mov.w	r3, #0
 800d12c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d130:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d134:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d138:	1dcb      	adds	r3, r1, #7
 800d13a:	08db      	lsrs	r3, r3, #3
 800d13c:	00db      	lsls	r3, r3, #3
 800d13e:	ebad 0d03 	sub.w	sp, sp, r3
 800d142:	466b      	mov	r3, sp
 800d144:	3300      	adds	r3, #0
 800d146:	627b      	str	r3, [r7, #36]	@ 0x24
                size_t payload_idx = 0;
 800d148:	2300      	movs	r3, #0
 800d14a:	623b      	str	r3, [r7, #32]
                payload[payload_idx++] = impl->cmd;
 800d14c:	6a3b      	ldr	r3, [r7, #32]
 800d14e:	1c5a      	adds	r2, r3, #1
 800d150:	623a      	str	r2, [r7, #32]
 800d152:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d154:	7951      	ldrb	r1, [r2, #5]
 800d156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d158:	54d1      	strb	r1, [r2, r3]
                payload[payload_idx++] = impl->data_len;
 800d15a:	6a3b      	ldr	r3, [r7, #32]
 800d15c:	1c5a      	adds	r2, r3, #1
 800d15e:	623a      	str	r2, [r7, #32]
 800d160:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d162:	7991      	ldrb	r1, [r2, #6]
 800d164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d166:	54d1      	strb	r1, [r2, r3]
                memcpy(&payload[payload_idx], data, impl->data_len);
 800d168:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d16a:	6a3b      	ldr	r3, [r7, #32]
 800d16c:	18d0      	adds	r0, r2, r3
 800d16e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d170:	799b      	ldrb	r3, [r3, #6]
 800d172:	461a      	mov	r2, r3
 800d174:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d176:	f008 faef 	bl	8015758 <memcpy>
                payload_idx += impl->data_len;
 800d17a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d17c:	799b      	ldrb	r3, [r3, #6]
 800d17e:	461a      	mov	r2, r3
 800d180:	6a3b      	ldr	r3, [r7, #32]
 800d182:	4413      	add	r3, r2
 800d184:	623b      	str	r3, [r7, #32]
                uint8_t crc = crc8_compute(&cfg->crc_cfg, payload, payload_idx);
 800d186:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d188:	330c      	adds	r3, #12
 800d18a:	6a3a      	ldr	r2, [r7, #32]
 800d18c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d18e:	4618      	mov	r0, r3
 800d190:	f000 f937 	bl	800d402 <crc8_compute>
 800d194:	4603      	mov	r3, r0
 800d196:	77fb      	strb	r3, [r7, #31]
                if (crc != b) {
 800d198:	7ffa      	ldrb	r2, [r7, #31]
 800d19a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d19e:	429a      	cmp	r2, r3
 800d1a0:	d003      	beq.n	800d1aa <rosFmt_feed_bytes+0x232>
                    impl->state = ST_WAIT_H0;
 800d1a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	711a      	strb	r2, [r3, #4]
                } else {
                    impl->state = ST_WAIT_T0;
                }
                break;
 800d1a8:	e002      	b.n	800d1b0 <rosFmt_feed_bytes+0x238>
                    impl->state = ST_WAIT_T0;
 800d1aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1ac:	2206      	movs	r2, #6
 800d1ae:	711a      	strb	r2, [r3, #4]
                break;
 800d1b0:	bf00      	nop
 800d1b2:	46d5      	mov	sp, sl
 800d1b4:	e039      	b.n	800d22a <rosFmt_feed_bytes+0x2b2>
            }

            case ST_WAIT_T0: {
                if (b == cfg->tail0) {
 800d1b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d1ba:	b29a      	uxth	r2, r3
 800d1bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1be:	889b      	ldrh	r3, [r3, #4]
 800d1c0:	429a      	cmp	r2, r3
 800d1c2:	d103      	bne.n	800d1cc <rosFmt_feed_bytes+0x254>
                    impl->state = ST_WAIT_T1;
 800d1c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1c6:	2207      	movs	r2, #7
 800d1c8:	711a      	strb	r2, [r3, #4]
                } else {
                    impl->state = ST_WAIT_H0;
                }
                break;
 800d1ca:	e02e      	b.n	800d22a <rosFmt_feed_bytes+0x2b2>
                    impl->state = ST_WAIT_H0;
 800d1cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	711a      	strb	r2, [r3, #4]
                break;
 800d1d2:	e02a      	b.n	800d22a <rosFmt_feed_bytes+0x2b2>
            }

            case ST_WAIT_T1: {
                if (b == cfg->tail1) {
 800d1d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d1d8:	b29a      	uxth	r2, r3
 800d1da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1dc:	88db      	ldrh	r3, [r3, #6]
 800d1de:	429a      	cmp	r2, r3
 800d1e0:	d11c      	bne.n	800d21c <rosFmt_feed_bytes+0x2a4>
                    impl->payload_buf[0] = impl->cmd;
 800d1e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1e4:	68db      	ldr	r3, [r3, #12]
 800d1e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d1e8:	7952      	ldrb	r2, [r2, #5]
 800d1ea:	701a      	strb	r2, [r3, #0]
                    impl->payload_buf[1] = impl->data_len;
 800d1ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1ee:	68db      	ldr	r3, [r3, #12]
 800d1f0:	3301      	adds	r3, #1
 800d1f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d1f4:	7992      	ldrb	r2, [r2, #6]
 800d1f6:	701a      	strb	r2, [r3, #0]
                    memcpy(&impl->payload_buf[2], data, impl->data_len);
 800d1f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1fa:	68db      	ldr	r3, [r3, #12]
 800d1fc:	1c98      	adds	r0, r3, #2
 800d1fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d200:	799b      	ldrb	r3, [r3, #6]
 800d202:	461a      	mov	r2, r3
 800d204:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d206:	f008 faa7 	bl	8015758 <memcpy>
                    impl->payload_len = 2 + impl->data_len;
 800d20a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d20c:	799b      	ldrb	r3, [r3, #6]
 800d20e:	3302      	adds	r3, #2
 800d210:	461a      	mov	r2, r3
 800d212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d214:	611a      	str	r2, [r3, #16]
                    impl->has_payload = 1;
 800d216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d218:	2201      	movs	r2, #1
 800d21a:	615a      	str	r2, [r3, #20]
                }
                impl->state = ST_WAIT_H0;
 800d21c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d21e:	2200      	movs	r2, #0
 800d220:	711a      	strb	r2, [r3, #4]
                break;
 800d222:	e002      	b.n	800d22a <rosFmt_feed_bytes+0x2b2>
                break;
 800d224:	bf00      	nop
 800d226:	e000      	b.n	800d22a <rosFmt_feed_bytes+0x2b2>
                break;
 800d228:	bf00      	nop
    for (size_t i = 0; i < bytes_len; ++i) {
 800d22a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d22c:	3301      	adds	r3, #1
 800d22e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d230:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	429a      	cmp	r2, r3
 800d236:	f4ff aef5 	bcc.w	800d024 <rosFmt_feed_bytes+0xac>
            }
        }
    }

    return AGV_OK;
 800d23a:	2300      	movs	r3, #0
 800d23c:	46b5      	mov	sp, r6
}
 800d23e:	4618      	mov	r0, r3
 800d240:	374c      	adds	r7, #76	@ 0x4c
 800d242:	46bd      	mov	sp, r7
 800d244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d248 <rosFmt_pop_payload>:

static int rosFmt_pop_payload(AgvCommFormatIface* iface, uint8_t* payload_out,
                              size_t* payload_len) {
 800d248:	b580      	push	{r7, lr}
 800d24a:	b086      	sub	sp, #24
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	60f8      	str	r0, [r7, #12]
 800d250:	60b9      	str	r1, [r7, #8]
 800d252:	607a      	str	r2, [r7, #4]
    if (!iface || !payload_out || !payload_len) return AGV_ERR_INVALID_ARG;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d005      	beq.n	800d266 <rosFmt_pop_payload+0x1e>
 800d25a:	68bb      	ldr	r3, [r7, #8]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d002      	beq.n	800d266 <rosFmt_pop_payload+0x1e>
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d102      	bne.n	800d26c <rosFmt_pop_payload+0x24>
 800d266:	f04f 33ff 	mov.w	r3, #4294967295
 800d26a:	e028      	b.n	800d2be <rosFmt_pop_payload+0x76>
    RosFmtImpl* impl = (RosFmtImpl*)iface->impl;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	691b      	ldr	r3, [r3, #16]
 800d270:	617b      	str	r3, [r7, #20]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800d272:	697b      	ldr	r3, [r7, #20]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d102      	bne.n	800d27e <rosFmt_pop_payload+0x36>
 800d278:	f06f 0301 	mvn.w	r3, #1
 800d27c:	e01f      	b.n	800d2be <rosFmt_pop_payload+0x76>

    if (!impl->has_payload) return AGV_ERR_COMM_FMT_NO_COMPLETE_FRAME;
 800d27e:	697b      	ldr	r3, [r7, #20]
 800d280:	695b      	ldr	r3, [r3, #20]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d102      	bne.n	800d28c <rosFmt_pop_payload+0x44>
 800d286:	f06f 0318 	mvn.w	r3, #24
 800d28a:	e018      	b.n	800d2be <rosFmt_pop_payload+0x76>

    if (*payload_len < impl->payload_len) {
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681a      	ldr	r2, [r3, #0]
 800d290:	697b      	ldr	r3, [r7, #20]
 800d292:	691b      	ldr	r3, [r3, #16]
 800d294:	429a      	cmp	r2, r3
 800d296:	d202      	bcs.n	800d29e <rosFmt_pop_payload+0x56>
        return AGV_ERR_OUTPUT_OVERFLOW;  // buffer 
 800d298:	f06f 0303 	mvn.w	r3, #3
 800d29c:	e00f      	b.n	800d2be <rosFmt_pop_payload+0x76>
    }

    memcpy(payload_out, impl->payload_buf, impl->payload_len);
 800d29e:	697b      	ldr	r3, [r7, #20]
 800d2a0:	68d9      	ldr	r1, [r3, #12]
 800d2a2:	697b      	ldr	r3, [r7, #20]
 800d2a4:	691b      	ldr	r3, [r3, #16]
 800d2a6:	461a      	mov	r2, r3
 800d2a8:	68b8      	ldr	r0, [r7, #8]
 800d2aa:	f008 fa55 	bl	8015758 <memcpy>
    *payload_len = impl->payload_len;
 800d2ae:	697b      	ldr	r3, [r7, #20]
 800d2b0:	691a      	ldr	r2, [r3, #16]
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	601a      	str	r2, [r3, #0]
    impl->has_payload = 0;
 800d2b6:	697b      	ldr	r3, [r7, #20]
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	615a      	str	r2, [r3, #20]

    return AGV_OK;
 800d2bc:	2300      	movs	r3, #0
}
 800d2be:	4618      	mov	r0, r3
 800d2c0:	3718      	adds	r7, #24
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	bd80      	pop	{r7, pc}

0800d2c6 <rosFmt_make_frame>:

static int rosFmt_make_frame(AgvCommFormatIface* iface, const uint8_t* payload,
                             size_t payload_len, uint8_t* frame_out,
                             size_t* frame_len) {
 800d2c6:	b580      	push	{r7, lr}
 800d2c8:	b08a      	sub	sp, #40	@ 0x28
 800d2ca:	af00      	add	r7, sp, #0
 800d2cc:	60f8      	str	r0, [r7, #12]
 800d2ce:	60b9      	str	r1, [r7, #8]
 800d2d0:	607a      	str	r2, [r7, #4]
 800d2d2:	603b      	str	r3, [r7, #0]
    if (!iface || !payload || payload_len == 0 || !frame_out || !frame_len)
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d00b      	beq.n	800d2f2 <rosFmt_make_frame+0x2c>
 800d2da:	68bb      	ldr	r3, [r7, #8]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d008      	beq.n	800d2f2 <rosFmt_make_frame+0x2c>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d005      	beq.n	800d2f2 <rosFmt_make_frame+0x2c>
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d002      	beq.n	800d2f2 <rosFmt_make_frame+0x2c>
 800d2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d102      	bne.n	800d2f8 <rosFmt_make_frame+0x32>
        return AGV_ERR_INVALID_ARG;
 800d2f2:	f04f 33ff 	mov.w	r3, #4294967295
 800d2f6:	e080      	b.n	800d3fa <rosFmt_make_frame+0x134>

    RosFmtImpl* impl = (RosFmtImpl*)iface->impl;
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	691b      	ldr	r3, [r3, #16]
 800d2fc:	627b      	str	r3, [r7, #36]	@ 0x24
    if (!impl) return AGV_ERR_NO_MEMORY;
 800d2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d300:	2b00      	cmp	r3, #0
 800d302:	d102      	bne.n	800d30a <rosFmt_make_frame+0x44>
 800d304:	f06f 0301 	mvn.w	r3, #1
 800d308:	e077      	b.n	800d3fa <rosFmt_make_frame+0x134>

    const AgvCommFmtRosCfg* cfg = impl->cfg;
 800d30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	623b      	str	r3, [r7, #32]
    if (!cfg) return AGV_ERR_NO_MEMORY;
 800d310:	6a3b      	ldr	r3, [r7, #32]
 800d312:	2b00      	cmp	r3, #0
 800d314:	d102      	bne.n	800d31c <rosFmt_make_frame+0x56>
 800d316:	f06f 0301 	mvn.w	r3, #1
 800d31a:	e06e      	b.n	800d3fa <rosFmt_make_frame+0x134>

    uint8_t cmd = payload[0];
 800d31c:	68bb      	ldr	r3, [r7, #8]
 800d31e:	781b      	ldrb	r3, [r3, #0]
 800d320:	77fb      	strb	r3, [r7, #31]
    uint8_t data_len = payload[1];
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	3301      	adds	r3, #1
 800d326:	781b      	ldrb	r3, [r3, #0]
 800d328:	77bb      	strb	r3, [r7, #30]
    if ((size_t)(2 + data_len) != payload_len) return AGV_ERR_INVALID_ARG;
 800d32a:	7fbb      	ldrb	r3, [r7, #30]
 800d32c:	1c9a      	adds	r2, r3, #2
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	429a      	cmp	r2, r3
 800d332:	d002      	beq.n	800d33a <rosFmt_make_frame+0x74>
 800d334:	f04f 33ff 	mov.w	r3, #4294967295
 800d338:	e05f      	b.n	800d3fa <rosFmt_make_frame+0x134>

    size_t need =
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	3305      	adds	r3, #5
 800d33e:	61bb      	str	r3, [r7, #24]
        2 + payload_len + 1 + 2;  // header2 + payload(data_len) + crc + tail2
    if (*frame_len < need) return AGV_ERR_OUTPUT_OVERFLOW;
 800d340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	69ba      	ldr	r2, [r7, #24]
 800d346:	429a      	cmp	r2, r3
 800d348:	d902      	bls.n	800d350 <rosFmt_make_frame+0x8a>
 800d34a:	f06f 0303 	mvn.w	r3, #3
 800d34e:	e054      	b.n	800d3fa <rosFmt_make_frame+0x134>

    size_t idx = 0;
 800d350:	2300      	movs	r3, #0
 800d352:	617b      	str	r3, [r7, #20]
    frame_out[idx++] = cfg->header0;
 800d354:	6a3b      	ldr	r3, [r7, #32]
 800d356:	8819      	ldrh	r1, [r3, #0]
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	1c5a      	adds	r2, r3, #1
 800d35c:	617a      	str	r2, [r7, #20]
 800d35e:	683a      	ldr	r2, [r7, #0]
 800d360:	4413      	add	r3, r2
 800d362:	b2ca      	uxtb	r2, r1
 800d364:	701a      	strb	r2, [r3, #0]
    frame_out[idx++] = cfg->header1;
 800d366:	6a3b      	ldr	r3, [r7, #32]
 800d368:	8859      	ldrh	r1, [r3, #2]
 800d36a:	697b      	ldr	r3, [r7, #20]
 800d36c:	1c5a      	adds	r2, r3, #1
 800d36e:	617a      	str	r2, [r7, #20]
 800d370:	683a      	ldr	r2, [r7, #0]
 800d372:	4413      	add	r3, r2
 800d374:	b2ca      	uxtb	r2, r1
 800d376:	701a      	strb	r2, [r3, #0]
    frame_out[idx++] = cmd;
 800d378:	697b      	ldr	r3, [r7, #20]
 800d37a:	1c5a      	adds	r2, r3, #1
 800d37c:	617a      	str	r2, [r7, #20]
 800d37e:	683a      	ldr	r2, [r7, #0]
 800d380:	4413      	add	r3, r2
 800d382:	7ffa      	ldrb	r2, [r7, #31]
 800d384:	701a      	strb	r2, [r3, #0]
    frame_out[idx++] = data_len;
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	1c5a      	adds	r2, r3, #1
 800d38a:	617a      	str	r2, [r7, #20]
 800d38c:	683a      	ldr	r2, [r7, #0]
 800d38e:	4413      	add	r3, r2
 800d390:	7fba      	ldrb	r2, [r7, #30]
 800d392:	701a      	strb	r2, [r3, #0]
    memcpy(&frame_out[idx], &payload[2], data_len);
 800d394:	683a      	ldr	r2, [r7, #0]
 800d396:	697b      	ldr	r3, [r7, #20]
 800d398:	18d0      	adds	r0, r2, r3
 800d39a:	68bb      	ldr	r3, [r7, #8]
 800d39c:	3302      	adds	r3, #2
 800d39e:	7fba      	ldrb	r2, [r7, #30]
 800d3a0:	4619      	mov	r1, r3
 800d3a2:	f008 f9d9 	bl	8015758 <memcpy>
    idx += data_len;
 800d3a6:	7fbb      	ldrb	r3, [r7, #30]
 800d3a8:	697a      	ldr	r2, [r7, #20]
 800d3aa:	4413      	add	r3, r2
 800d3ac:	617b      	str	r3, [r7, #20]

    uint8_t crc = crc8_compute(&cfg->crc_cfg, frame_out,
 800d3ae:	6a3b      	ldr	r3, [r7, #32]
 800d3b0:	330c      	adds	r3, #12
 800d3b2:	697a      	ldr	r2, [r7, #20]
 800d3b4:	6839      	ldr	r1, [r7, #0]
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	f000 f823 	bl	800d402 <crc8_compute>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	74fb      	strb	r3, [r7, #19]
                               idx);  // [header0, header1, cmd, size, data...]
    frame_out[idx++] = crc;
 800d3c0:	697b      	ldr	r3, [r7, #20]
 800d3c2:	1c5a      	adds	r2, r3, #1
 800d3c4:	617a      	str	r2, [r7, #20]
 800d3c6:	683a      	ldr	r2, [r7, #0]
 800d3c8:	4413      	add	r3, r2
 800d3ca:	7cfa      	ldrb	r2, [r7, #19]
 800d3cc:	701a      	strb	r2, [r3, #0]
    frame_out[idx++] = cfg->tail0;
 800d3ce:	6a3b      	ldr	r3, [r7, #32]
 800d3d0:	8899      	ldrh	r1, [r3, #4]
 800d3d2:	697b      	ldr	r3, [r7, #20]
 800d3d4:	1c5a      	adds	r2, r3, #1
 800d3d6:	617a      	str	r2, [r7, #20]
 800d3d8:	683a      	ldr	r2, [r7, #0]
 800d3da:	4413      	add	r3, r2
 800d3dc:	b2ca      	uxtb	r2, r1
 800d3de:	701a      	strb	r2, [r3, #0]
    frame_out[idx++] = cfg->tail1;
 800d3e0:	6a3b      	ldr	r3, [r7, #32]
 800d3e2:	88d9      	ldrh	r1, [r3, #6]
 800d3e4:	697b      	ldr	r3, [r7, #20]
 800d3e6:	1c5a      	adds	r2, r3, #1
 800d3e8:	617a      	str	r2, [r7, #20]
 800d3ea:	683a      	ldr	r2, [r7, #0]
 800d3ec:	4413      	add	r3, r2
 800d3ee:	b2ca      	uxtb	r2, r1
 800d3f0:	701a      	strb	r2, [r3, #0]

    *frame_len = idx;
 800d3f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3f4:	697a      	ldr	r2, [r7, #20]
 800d3f6:	601a      	str	r2, [r3, #0]
    return 0;
 800d3f8:	2300      	movs	r3, #0
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	3728      	adds	r7, #40	@ 0x28
 800d3fe:	46bd      	mov	sp, r7
 800d400:	bd80      	pop	{r7, pc}

0800d402 <crc8_compute>:

static uint8_t crc8_compute(const CrcCfg* cfg, const uint8_t* data,
                            size_t data_len) {
 800d402:	b480      	push	{r7}
 800d404:	b089      	sub	sp, #36	@ 0x24
 800d406:	af00      	add	r7, sp, #0
 800d408:	60f8      	str	r0, [r7, #12]
 800d40a:	60b9      	str	r1, [r7, #8]
 800d40c:	607a      	str	r2, [r7, #4]
    uint8_t crc = cfg->crc_init;
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	885b      	ldrh	r3, [r3, #2]
 800d412:	77fb      	strb	r3, [r7, #31]
    const uint8_t poly = cfg->crc_poly;  // 
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	881b      	ldrh	r3, [r3, #0]
 800d418:	74fb      	strb	r3, [r7, #19]
    for (size_t i = 0; i < data_len; ++i) {
 800d41a:	2300      	movs	r3, #0
 800d41c:	61bb      	str	r3, [r7, #24]
 800d41e:	e023      	b.n	800d468 <crc8_compute+0x66>
        crc ^= data[i];
 800d420:	68ba      	ldr	r2, [r7, #8]
 800d422:	69bb      	ldr	r3, [r7, #24]
 800d424:	4413      	add	r3, r2
 800d426:	781a      	ldrb	r2, [r3, #0]
 800d428:	7ffb      	ldrb	r3, [r7, #31]
 800d42a:	4053      	eors	r3, r2
 800d42c:	77fb      	strb	r3, [r7, #31]
        for (int b = 0; b < 8; ++b) {
 800d42e:	2300      	movs	r3, #0
 800d430:	617b      	str	r3, [r7, #20]
 800d432:	e013      	b.n	800d45c <crc8_compute+0x5a>
            if (crc & 0x80)
 800d434:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	da09      	bge.n	800d450 <crc8_compute+0x4e>
                crc = (crc << 1) ^ poly;
 800d43c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d440:	005b      	lsls	r3, r3, #1
 800d442:	b25a      	sxtb	r2, r3
 800d444:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d448:	4053      	eors	r3, r2
 800d44a:	b25b      	sxtb	r3, r3
 800d44c:	77fb      	strb	r3, [r7, #31]
 800d44e:	e002      	b.n	800d456 <crc8_compute+0x54>
            else
                crc <<= 1;
 800d450:	7ffb      	ldrb	r3, [r7, #31]
 800d452:	005b      	lsls	r3, r3, #1
 800d454:	77fb      	strb	r3, [r7, #31]
        for (int b = 0; b < 8; ++b) {
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	3301      	adds	r3, #1
 800d45a:	617b      	str	r3, [r7, #20]
 800d45c:	697b      	ldr	r3, [r7, #20]
 800d45e:	2b07      	cmp	r3, #7
 800d460:	dde8      	ble.n	800d434 <crc8_compute+0x32>
    for (size_t i = 0; i < data_len; ++i) {
 800d462:	69bb      	ldr	r3, [r7, #24]
 800d464:	3301      	adds	r3, #1
 800d466:	61bb      	str	r3, [r7, #24]
 800d468:	69ba      	ldr	r2, [r7, #24]
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d3d7      	bcc.n	800d420 <crc8_compute+0x1e>
        }
    }
    return crc;
 800d470:	7ffb      	ldrb	r3, [r7, #31]
 800d472:	4618      	mov	r0, r3
 800d474:	3724      	adds	r7, #36	@ 0x24
 800d476:	46bd      	mov	sp, r7
 800d478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47c:	4770      	bx	lr
	...

0800d480 <UartIsr_Register>:
} LinkRegistryItem;

static LinkRegistryItem s_link_reg[TTL_MAX_LINKS] = {0};

int UartIsr_Register(UART_HandleTypeDef* huart, UartIdleHandler handler,
                     void* ctx) {
 800d480:	b480      	push	{r7}
 800d482:	b087      	sub	sp, #28
 800d484:	af00      	add	r7, sp, #0
 800d486:	60f8      	str	r0, [r7, #12]
 800d488:	60b9      	str	r1, [r7, #8]
 800d48a:	607a      	str	r2, [r7, #4]
    if (!huart || !handler) return -1;
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d002      	beq.n	800d498 <UartIsr_Register+0x18>
 800d492:	68bb      	ldr	r3, [r7, #8]
 800d494:	2b00      	cmp	r3, #0
 800d496:	d102      	bne.n	800d49e <UartIsr_Register+0x1e>
 800d498:	f04f 33ff 	mov.w	r3, #4294967295
 800d49c:	e033      	b.n	800d506 <UartIsr_Register+0x86>
    for (int i = 0; i < TTL_MAX_LINKS; ++i) {
 800d49e:	2300      	movs	r3, #0
 800d4a0:	617b      	str	r3, [r7, #20]
 800d4a2:	e02b      	b.n	800d4fc <UartIsr_Register+0x7c>
        if (s_link_reg[i].huart == NULL) {
 800d4a4:	491b      	ldr	r1, [pc, #108]	@ (800d514 <UartIsr_Register+0x94>)
 800d4a6:	697a      	ldr	r2, [r7, #20]
 800d4a8:	4613      	mov	r3, r2
 800d4aa:	005b      	lsls	r3, r3, #1
 800d4ac:	4413      	add	r3, r2
 800d4ae:	009b      	lsls	r3, r3, #2
 800d4b0:	440b      	add	r3, r1
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d11e      	bne.n	800d4f6 <UartIsr_Register+0x76>
            s_link_reg[i].huart = huart;
 800d4b8:	4916      	ldr	r1, [pc, #88]	@ (800d514 <UartIsr_Register+0x94>)
 800d4ba:	697a      	ldr	r2, [r7, #20]
 800d4bc:	4613      	mov	r3, r2
 800d4be:	005b      	lsls	r3, r3, #1
 800d4c0:	4413      	add	r3, r2
 800d4c2:	009b      	lsls	r3, r3, #2
 800d4c4:	440b      	add	r3, r1
 800d4c6:	68fa      	ldr	r2, [r7, #12]
 800d4c8:	601a      	str	r2, [r3, #0]
            s_link_reg[i].handler = handler;
 800d4ca:	4912      	ldr	r1, [pc, #72]	@ (800d514 <UartIsr_Register+0x94>)
 800d4cc:	697a      	ldr	r2, [r7, #20]
 800d4ce:	4613      	mov	r3, r2
 800d4d0:	005b      	lsls	r3, r3, #1
 800d4d2:	4413      	add	r3, r2
 800d4d4:	009b      	lsls	r3, r3, #2
 800d4d6:	440b      	add	r3, r1
 800d4d8:	3304      	adds	r3, #4
 800d4da:	68ba      	ldr	r2, [r7, #8]
 800d4dc:	601a      	str	r2, [r3, #0]
            s_link_reg[i].ctx = ctx;
 800d4de:	490d      	ldr	r1, [pc, #52]	@ (800d514 <UartIsr_Register+0x94>)
 800d4e0:	697a      	ldr	r2, [r7, #20]
 800d4e2:	4613      	mov	r3, r2
 800d4e4:	005b      	lsls	r3, r3, #1
 800d4e6:	4413      	add	r3, r2
 800d4e8:	009b      	lsls	r3, r3, #2
 800d4ea:	440b      	add	r3, r1
 800d4ec:	3308      	adds	r3, #8
 800d4ee:	687a      	ldr	r2, [r7, #4]
 800d4f0:	601a      	str	r2, [r3, #0]
            return 0;
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	e007      	b.n	800d506 <UartIsr_Register+0x86>
    for (int i = 0; i < TTL_MAX_LINKS; ++i) {
 800d4f6:	697b      	ldr	r3, [r7, #20]
 800d4f8:	3301      	adds	r3, #1
 800d4fa:	617b      	str	r3, [r7, #20]
 800d4fc:	697b      	ldr	r3, [r7, #20]
 800d4fe:	2b03      	cmp	r3, #3
 800d500:	ddd0      	ble.n	800d4a4 <UartIsr_Register+0x24>
        }
    }
    return -2;  // 
 800d502:	f06f 0301 	mvn.w	r3, #1
}
 800d506:	4618      	mov	r0, r3
 800d508:	371c      	adds	r7, #28
 800d50a:	46bd      	mov	sp, r7
 800d50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d510:	4770      	bx	lr
 800d512:	bf00      	nop
 800d514:	20000670 	.word	0x20000670

0800d518 <HAL_UARTEx_RxEventCallback>:
        }
    }
    return -3;  // 
}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart, uint16_t Size) {
 800d518:	b590      	push	{r4, r7, lr}
 800d51a:	b085      	sub	sp, #20
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
 800d520:	460b      	mov	r3, r1
 800d522:	807b      	strh	r3, [r7, #2]
    for (int i = 0; i < TTL_MAX_LINKS; ++i) {
 800d524:	2300      	movs	r3, #0
 800d526:	60fb      	str	r3, [r7, #12]
 800d528:	e03a      	b.n	800d5a0 <HAL_UARTEx_RxEventCallback+0x88>
        if (s_link_reg[i].huart &&
 800d52a:	4921      	ldr	r1, [pc, #132]	@ (800d5b0 <HAL_UARTEx_RxEventCallback+0x98>)
 800d52c:	68fa      	ldr	r2, [r7, #12]
 800d52e:	4613      	mov	r3, r2
 800d530:	005b      	lsls	r3, r3, #1
 800d532:	4413      	add	r3, r2
 800d534:	009b      	lsls	r3, r3, #2
 800d536:	440b      	add	r3, r1
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d02d      	beq.n	800d59a <HAL_UARTEx_RxEventCallback+0x82>
            s_link_reg[i].huart->Instance == huart->Instance &&
 800d53e:	491c      	ldr	r1, [pc, #112]	@ (800d5b0 <HAL_UARTEx_RxEventCallback+0x98>)
 800d540:	68fa      	ldr	r2, [r7, #12]
 800d542:	4613      	mov	r3, r2
 800d544:	005b      	lsls	r3, r3, #1
 800d546:	4413      	add	r3, r2
 800d548:	009b      	lsls	r3, r3, #2
 800d54a:	440b      	add	r3, r1
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	681a      	ldr	r2, [r3, #0]
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
        if (s_link_reg[i].huart &&
 800d554:	429a      	cmp	r2, r3
 800d556:	d120      	bne.n	800d59a <HAL_UARTEx_RxEventCallback+0x82>
            s_link_reg[i].handler) {
 800d558:	4915      	ldr	r1, [pc, #84]	@ (800d5b0 <HAL_UARTEx_RxEventCallback+0x98>)
 800d55a:	68fa      	ldr	r2, [r7, #12]
 800d55c:	4613      	mov	r3, r2
 800d55e:	005b      	lsls	r3, r3, #1
 800d560:	4413      	add	r3, r2
 800d562:	009b      	lsls	r3, r3, #2
 800d564:	440b      	add	r3, r1
 800d566:	3304      	adds	r3, #4
 800d568:	681b      	ldr	r3, [r3, #0]
            s_link_reg[i].huart->Instance == huart->Instance &&
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d015      	beq.n	800d59a <HAL_UARTEx_RxEventCallback+0x82>
            s_link_reg[i].handler(s_link_reg[i].ctx, huart, Size);
 800d56e:	4910      	ldr	r1, [pc, #64]	@ (800d5b0 <HAL_UARTEx_RxEventCallback+0x98>)
 800d570:	68fa      	ldr	r2, [r7, #12]
 800d572:	4613      	mov	r3, r2
 800d574:	005b      	lsls	r3, r3, #1
 800d576:	4413      	add	r3, r2
 800d578:	009b      	lsls	r3, r3, #2
 800d57a:	440b      	add	r3, r1
 800d57c:	3304      	adds	r3, #4
 800d57e:	681c      	ldr	r4, [r3, #0]
 800d580:	490b      	ldr	r1, [pc, #44]	@ (800d5b0 <HAL_UARTEx_RxEventCallback+0x98>)
 800d582:	68fa      	ldr	r2, [r7, #12]
 800d584:	4613      	mov	r3, r2
 800d586:	005b      	lsls	r3, r3, #1
 800d588:	4413      	add	r3, r2
 800d58a:	009b      	lsls	r3, r3, #2
 800d58c:	440b      	add	r3, r1
 800d58e:	3308      	adds	r3, #8
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	887a      	ldrh	r2, [r7, #2]
 800d594:	6879      	ldr	r1, [r7, #4]
 800d596:	4618      	mov	r0, r3
 800d598:	47a0      	blx	r4
    for (int i = 0; i < TTL_MAX_LINKS; ++i) {
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	3301      	adds	r3, #1
 800d59e:	60fb      	str	r3, [r7, #12]
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	2b03      	cmp	r3, #3
 800d5a4:	ddc1      	ble.n	800d52a <HAL_UARTEx_RxEventCallback+0x12>
        }
    }
}
 800d5a6:	bf00      	nop
 800d5a8:	bf00      	nop
 800d5aa:	3714      	adds	r7, #20
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd90      	pop	{r4, r7, pc}
 800d5b0:	20000670 	.word	0x20000670

0800d5b4 <Link_uart_rs485_create>:
/**
 * Private definitions
 */

int Link_uart_rs485_create(AgvCommLinkIface* out,
                           const AgvCommLnkUartRs485Cfg* cfg) {
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b084      	sub	sp, #16
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	6078      	str	r0, [r7, #4]
 800d5bc:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d002      	beq.n	800d5ca <Link_uart_rs485_create+0x16>
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d102      	bne.n	800d5d0 <Link_uart_rs485_create+0x1c>
 800d5ca:	f04f 33ff 	mov.w	r3, #4294967295
 800d5ce:	e024      	b.n	800d61a <Link_uart_rs485_create+0x66>

    UartRs485Impl* impl = (UartRs485Impl*)malloc(sizeof(UartRs485Impl));
 800d5d0:	2004      	movs	r0, #4
 800d5d2:	f006 fdbb 	bl	801414c <malloc>
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d102      	bne.n	800d5e6 <Link_uart_rs485_create+0x32>
 800d5e0:	f06f 0301 	mvn.w	r3, #1
 800d5e4:	e019      	b.n	800d61a <Link_uart_rs485_create+0x66>

    impl->cfg = cfg;
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	683a      	ldr	r2, [r7, #0]
 800d5ea:	601a      	str	r2, [r3, #0]

    out->impl = impl;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	68fa      	ldr	r2, [r7, #12]
 800d5f0:	611a      	str	r2, [r3, #16]
    out->send_bytes = send_bytes_rs485;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	4a0b      	ldr	r2, [pc, #44]	@ (800d624 <Link_uart_rs485_create+0x70>)
 800d5f6:	601a      	str	r2, [r3, #0]
    out->recv_bytes = recv_bytes_rs485;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	4a0b      	ldr	r2, [pc, #44]	@ (800d628 <Link_uart_rs485_create+0x74>)
 800d5fc:	605a      	str	r2, [r3, #4]
    out->read_buf = NULL;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	2200      	movs	r2, #0
 800d602:	609a      	str	r2, [r3, #8]
    out->destroy = destroy_rs485;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	4a09      	ldr	r2, [pc, #36]	@ (800d62c <Link_uart_rs485_create+0x78>)
 800d608:	60da      	str	r2, [r3, #12]

    if (!cfg->huart) return AGV_ERR_NO_MEMORY;
 800d60a:	683b      	ldr	r3, [r7, #0]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d102      	bne.n	800d618 <Link_uart_rs485_create+0x64>
 800d612:	f06f 0301 	mvn.w	r3, #1
 800d616:	e000      	b.n	800d61a <Link_uart_rs485_create+0x66>

    return AGV_OK;
 800d618:	2300      	movs	r3, #0
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	3710      	adds	r7, #16
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}
 800d622:	bf00      	nop
 800d624:	0800d683 	.word	0x0800d683
 800d628:	0800d6ff 	.word	0x0800d6ff
 800d62c:	0800d631 	.word	0x0800d631

0800d630 <destroy_rs485>:

static int destroy_rs485(AgvCommLinkIface* iface) {
 800d630:	b580      	push	{r7, lr}
 800d632:	b084      	sub	sp, #16
 800d634:	af00      	add	r7, sp, #0
 800d636:	6078      	str	r0, [r7, #4]
    if (!iface) return AGV_OK;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d101      	bne.n	800d642 <destroy_rs485+0x12>
 800d63e:	2300      	movs	r3, #0
 800d640:	e01b      	b.n	800d67a <destroy_rs485+0x4a>

    UartRs485Impl* impl = (UartRs485Impl*)iface->impl;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	691b      	ldr	r3, [r3, #16]
 800d646:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d005      	beq.n	800d65a <destroy_rs485+0x2a>
        impl->cfg = NULL;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	2200      	movs	r2, #0
 800d652:	601a      	str	r2, [r3, #0]
        free(impl);
 800d654:	68f8      	ldr	r0, [r7, #12]
 800d656:	f006 fd81 	bl	801415c <free>
    }

    iface->impl = NULL;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	2200      	movs	r2, #0
 800d65e:	611a      	str	r2, [r3, #16]
    iface->send_bytes = NULL;
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2200      	movs	r2, #0
 800d664:	601a      	str	r2, [r3, #0]
    iface->recv_bytes = NULL;
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2200      	movs	r2, #0
 800d66a:	605a      	str	r2, [r3, #4]
    iface->read_buf = NULL;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2200      	movs	r2, #0
 800d670:	609a      	str	r2, [r3, #8]
    iface->destroy = NULL;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	2200      	movs	r2, #0
 800d676:	60da      	str	r2, [r3, #12]

    return AGV_OK;
 800d678:	2300      	movs	r3, #0
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3710      	adds	r7, #16
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}

0800d682 <send_bytes_rs485>:

static int send_bytes_rs485(AgvCommLinkIface* iface, const uint8_t* data_in,
                            size_t data_len) {
 800d682:	b580      	push	{r7, lr}
 800d684:	b088      	sub	sp, #32
 800d686:	af00      	add	r7, sp, #0
 800d688:	60f8      	str	r0, [r7, #12]
 800d68a:	60b9      	str	r1, [r7, #8]
 800d68c:	607a      	str	r2, [r7, #4]
    if (!iface || !data_in || data_len == 0) return AGV_ERR_INVALID_ARG;
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d005      	beq.n	800d6a0 <send_bytes_rs485+0x1e>
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d002      	beq.n	800d6a0 <send_bytes_rs485+0x1e>
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d102      	bne.n	800d6a6 <send_bytes_rs485+0x24>
 800d6a0:	f04f 33ff 	mov.w	r3, #4294967295
 800d6a4:	e027      	b.n	800d6f6 <send_bytes_rs485+0x74>

    UartRs485Impl* impl = (UartRs485Impl*)iface->impl;
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	691b      	ldr	r3, [r3, #16]
 800d6aa:	61fb      	str	r3, [r7, #28]
    if (!impl || !impl->cfg || impl->cfg->huart) return AGV_ERR_NO_MEMORY;
 800d6ac:	69fb      	ldr	r3, [r7, #28]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d008      	beq.n	800d6c4 <send_bytes_rs485+0x42>
 800d6b2:	69fb      	ldr	r3, [r7, #28]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d004      	beq.n	800d6c4 <send_bytes_rs485+0x42>
 800d6ba:	69fb      	ldr	r3, [r7, #28]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d002      	beq.n	800d6ca <send_bytes_rs485+0x48>
 800d6c4:	f06f 0301 	mvn.w	r3, #1
 800d6c8:	e015      	b.n	800d6f6 <send_bytes_rs485+0x74>

    UART_HandleTypeDef* huart = impl->cfg->huart;
 800d6ca:	69fb      	ldr	r3, [r7, #28]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	61bb      	str	r3, [r7, #24]

    HAL_StatusTypeDef st =
        HAL_UART_Transmit(huart, (uint8_t*)data_in, (uint16_t)data_len,
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	b29a      	uxth	r2, r3
                          impl->cfg->operation_timeout_ms);
 800d6d6:	69fb      	ldr	r3, [r7, #28]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	68db      	ldr	r3, [r3, #12]
        HAL_UART_Transmit(huart, (uint8_t*)data_in, (uint16_t)data_len,
 800d6dc:	68b9      	ldr	r1, [r7, #8]
 800d6de:	69b8      	ldr	r0, [r7, #24]
 800d6e0:	f7fa fbfc 	bl	8007edc <HAL_UART_Transmit>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	75fb      	strb	r3, [r7, #23]

    if (st != HAL_OK) return AGV_ERR_COMM_LINK_HAL;
 800d6e8:	7dfb      	ldrb	r3, [r7, #23]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d002      	beq.n	800d6f4 <send_bytes_rs485+0x72>
 800d6ee:	f06f 0309 	mvn.w	r3, #9
 800d6f2:	e000      	b.n	800d6f6 <send_bytes_rs485+0x74>

    return AGV_OK;
 800d6f4:	2300      	movs	r3, #0
}
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	3720      	adds	r7, #32
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	bd80      	pop	{r7, pc}

0800d6fe <recv_bytes_rs485>:

static int recv_bytes_rs485(AgvCommLinkIface* iface, uint8_t* data_out,
                            size_t data_len) {
 800d6fe:	b580      	push	{r7, lr}
 800d700:	b088      	sub	sp, #32
 800d702:	af00      	add	r7, sp, #0
 800d704:	60f8      	str	r0, [r7, #12]
 800d706:	60b9      	str	r1, [r7, #8]
 800d708:	607a      	str	r2, [r7, #4]
    if (!iface || !data_out || data_len == 0) return AGV_ERR_INVALID_ARG;
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d005      	beq.n	800d71c <recv_bytes_rs485+0x1e>
 800d710:	68bb      	ldr	r3, [r7, #8]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d002      	beq.n	800d71c <recv_bytes_rs485+0x1e>
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d102      	bne.n	800d722 <recv_bytes_rs485+0x24>
 800d71c:	f04f 33ff 	mov.w	r3, #4294967295
 800d720:	e027      	b.n	800d772 <recv_bytes_rs485+0x74>

    UartRs485Impl* impl = (UartRs485Impl*)iface->impl;
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	691b      	ldr	r3, [r3, #16]
 800d726:	61fb      	str	r3, [r7, #28]
    if (!impl || !impl->cfg || !impl->cfg->huart) return AGV_ERR_NO_MEMORY;
 800d728:	69fb      	ldr	r3, [r7, #28]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d008      	beq.n	800d740 <recv_bytes_rs485+0x42>
 800d72e:	69fb      	ldr	r3, [r7, #28]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d004      	beq.n	800d740 <recv_bytes_rs485+0x42>
 800d736:	69fb      	ldr	r3, [r7, #28]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d102      	bne.n	800d746 <recv_bytes_rs485+0x48>
 800d740:	f06f 0301 	mvn.w	r3, #1
 800d744:	e015      	b.n	800d772 <recv_bytes_rs485+0x74>

    UART_HandleTypeDef* huart = impl->cfg->huart;
 800d746:	69fb      	ldr	r3, [r7, #28]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	61bb      	str	r3, [r7, #24]

    HAL_StatusTypeDef st = HAL_UART_Receive(
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	b29a      	uxth	r2, r3
        huart, data_out, (uint16_t)(data_len), impl->cfg->operation_timeout_ms);
 800d752:	69fb      	ldr	r3, [r7, #28]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	68db      	ldr	r3, [r3, #12]
    HAL_StatusTypeDef st = HAL_UART_Receive(
 800d758:	68b9      	ldr	r1, [r7, #8]
 800d75a:	69b8      	ldr	r0, [r7, #24]
 800d75c:	f7fa fc49 	bl	8007ff2 <HAL_UART_Receive>
 800d760:	4603      	mov	r3, r0
 800d762:	75fb      	strb	r3, [r7, #23]

    if (st != HAL_OK) return AGV_ERR_COMM_LINK_HAL;
 800d764:	7dfb      	ldrb	r3, [r7, #23]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d002      	beq.n	800d770 <recv_bytes_rs485+0x72>
 800d76a:	f06f 0309 	mvn.w	r3, #9
 800d76e:	e000      	b.n	800d772 <recv_bytes_rs485+0x74>

    return AGV_OK;
 800d770:	2300      	movs	r3, #0
}
 800d772:	4618      	mov	r0, r3
 800d774:	3720      	adds	r7, #32
 800d776:	46bd      	mov	sp, r7
 800d778:	bd80      	pop	{r7, pc}
	...

0800d77c <Link_uart_ttl_create>:
/**
 * Private definitions
 */

int Link_uart_ttl_create(AgvCommLinkIface* out,
                         const AgvCommLnkUartTtlCfg* cfg) {
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b084      	sub	sp, #16
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
 800d784:	6039      	str	r1, [r7, #0]
    if (!out || !cfg || !cfg->huart) return AGV_ERR_INVALID_ARG;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d006      	beq.n	800d79a <Link_uart_ttl_create+0x1e>
 800d78c:	683b      	ldr	r3, [r7, #0]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d003      	beq.n	800d79a <Link_uart_ttl_create+0x1e>
 800d792:	683b      	ldr	r3, [r7, #0]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d102      	bne.n	800d7a0 <Link_uart_ttl_create+0x24>
 800d79a:	f04f 33ff 	mov.w	r3, #4294967295
 800d79e:	e08d      	b.n	800d8bc <Link_uart_ttl_create+0x140>

    UartTtlImpl* impl = (UartTtlImpl*)malloc(sizeof(UartTtlImpl));
 800d7a0:	2018      	movs	r0, #24
 800d7a2:	f006 fcd3 	bl	801414c <malloc>
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d102      	bne.n	800d7b6 <Link_uart_ttl_create+0x3a>
 800d7b0:	f06f 0301 	mvn.w	r3, #1
 800d7b4:	e082      	b.n	800d8bc <Link_uart_ttl_create+0x140>

    impl->cfg = cfg;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	683a      	ldr	r2, [r7, #0]
 800d7ba:	601a      	str	r2, [r3, #0]
    impl->rx_buf = (uint8_t*)malloc(cfg->max_data_len * sizeof(uint8_t));
 800d7bc:	683b      	ldr	r3, [r7, #0]
 800d7be:	689b      	ldr	r3, [r3, #8]
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	f006 fcc3 	bl	801414c <malloc>
 800d7c6:	4603      	mov	r3, r0
 800d7c8:	461a      	mov	r2, r3
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	605a      	str	r2, [r3, #4]
    if (!impl->rx_buf) {
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	685b      	ldr	r3, [r3, #4]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d105      	bne.n	800d7e2 <Link_uart_ttl_create+0x66>
        free(impl);
 800d7d6:	68f8      	ldr	r0, [r7, #12]
 800d7d8:	f006 fcc0 	bl	801415c <free>
        return AGV_ERR_NO_MEMORY;
 800d7dc:	f06f 0301 	mvn.w	r3, #1
 800d7e0:	e06c      	b.n	800d8bc <Link_uart_ttl_create+0x140>
    }
    impl->rx_len = 0;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	609a      	str	r2, [r3, #8]

    impl->frame_item_size = sizeof(TtlFrame) + cfg->max_data_len;
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	689b      	ldr	r3, [r3, #8]
 800d7ec:	f103 0208 	add.w	r2, r3, #8
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	611a      	str	r2, [r3, #16]
    impl->rx_data_queue = xQueueCreate(cfg->queue_len, impl->frame_item_size);
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	6918      	ldr	r0, [r3, #16]
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	691b      	ldr	r3, [r3, #16]
 800d7fc:	2200      	movs	r2, #0
 800d7fe:	4619      	mov	r1, r3
 800d800:	f003 fb2b 	bl	8010e5a <xQueueGenericCreate>
 800d804:	4602      	mov	r2, r0
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	60da      	str	r2, [r3, #12]
    if (!impl->rx_data_queue) {
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	68db      	ldr	r3, [r3, #12]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d10a      	bne.n	800d828 <Link_uart_ttl_create+0xac>
        free(impl->rx_buf);
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	685b      	ldr	r3, [r3, #4]
 800d816:	4618      	mov	r0, r3
 800d818:	f006 fca0 	bl	801415c <free>
        free(impl);
 800d81c:	68f8      	ldr	r0, [r7, #12]
 800d81e:	f006 fc9d 	bl	801415c <free>
        return AGV_ERR_NO_MEMORY;
 800d822:	f06f 0301 	mvn.w	r3, #1
 800d826:	e049      	b.n	800d8bc <Link_uart_ttl_create+0x140>
    }
    impl->num_dropped_data = 0;
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	2200      	movs	r2, #0
 800d82c:	615a      	str	r2, [r3, #20]

    out->impl = impl;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	68fa      	ldr	r2, [r7, #12]
 800d832:	611a      	str	r2, [r3, #16]
    out->send_bytes = send_bytes_ttl;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	4a23      	ldr	r2, [pc, #140]	@ (800d8c4 <Link_uart_ttl_create+0x148>)
 800d838:	601a      	str	r2, [r3, #0]
    out->recv_bytes = recv_bytes_ttl;
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	4a22      	ldr	r2, [pc, #136]	@ (800d8c8 <Link_uart_ttl_create+0x14c>)
 800d83e:	605a      	str	r2, [r3, #4]
    out->read_buf = pop_rx_queue_ttl;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	4a22      	ldr	r2, [pc, #136]	@ (800d8cc <Link_uart_ttl_create+0x150>)
 800d844:	609a      	str	r2, [r3, #8]
    out->destroy = destroy_ttl;
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	4a21      	ldr	r2, [pc, #132]	@ (800d8d0 <Link_uart_ttl_create+0x154>)
 800d84a:	60da      	str	r2, [r3, #12]

    if (HAL_UARTEx_ReceiveToIdle_DMA(cfg->huart, impl->rx_buf,
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	6818      	ldr	r0, [r3, #0]
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	6859      	ldr	r1, [r3, #4]
                                     cfg->max_data_len) != HAL_OK) {
 800d854:	683b      	ldr	r3, [r7, #0]
 800d856:	689b      	ldr	r3, [r3, #8]
    if (HAL_UARTEx_ReceiveToIdle_DMA(cfg->huart, impl->rx_buf,
 800d858:	b29b      	uxth	r3, r3
 800d85a:	461a      	mov	r2, r3
 800d85c:	f7fa fc60 	bl	8008120 <HAL_UARTEx_ReceiveToIdle_DMA>
 800d860:	4603      	mov	r3, r0
 800d862:	2b00      	cmp	r3, #0
 800d864:	d00f      	beq.n	800d886 <Link_uart_ttl_create+0x10a>
        vQueueDelete(impl->rx_data_queue);
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	68db      	ldr	r3, [r3, #12]
 800d86a:	4618      	mov	r0, r3
 800d86c:	f003 ffbe 	bl	80117ec <vQueueDelete>
        free(impl->rx_buf);
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	685b      	ldr	r3, [r3, #4]
 800d874:	4618      	mov	r0, r3
 800d876:	f006 fc71 	bl	801415c <free>
        free(impl);
 800d87a:	68f8      	ldr	r0, [r7, #12]
 800d87c:	f006 fc6e 	bl	801415c <free>
        return AGV_ERR_COMM_LINK_HAL;
 800d880:	f06f 0309 	mvn.w	r3, #9
 800d884:	e01a      	b.n	800d8bc <Link_uart_ttl_create+0x140>
    }
    if (UartIsr_Register(cfg->huart, ttl_idle_handler, out) != 0) {
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	687a      	ldr	r2, [r7, #4]
 800d88c:	4911      	ldr	r1, [pc, #68]	@ (800d8d4 <Link_uart_ttl_create+0x158>)
 800d88e:	4618      	mov	r0, r3
 800d890:	f7ff fdf6 	bl	800d480 <UartIsr_Register>
 800d894:	4603      	mov	r3, r0
 800d896:	2b00      	cmp	r3, #0
 800d898:	d00f      	beq.n	800d8ba <Link_uart_ttl_create+0x13e>
        vQueueDelete(impl->rx_data_queue);
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	68db      	ldr	r3, [r3, #12]
 800d89e:	4618      	mov	r0, r3
 800d8a0:	f003 ffa4 	bl	80117ec <vQueueDelete>
        free(impl->rx_buf);
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	685b      	ldr	r3, [r3, #4]
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	f006 fc57 	bl	801415c <free>
        free(impl);
 800d8ae:	68f8      	ldr	r0, [r7, #12]
 800d8b0:	f006 fc54 	bl	801415c <free>
        return AGV_ERR_COMM_LINK_HAL;
 800d8b4:	f06f 0309 	mvn.w	r3, #9
 800d8b8:	e000      	b.n	800d8bc <Link_uart_ttl_create+0x140>
    }

    return AGV_OK;
 800d8ba:	2300      	movs	r3, #0
}
 800d8bc:	4618      	mov	r0, r3
 800d8be:	3710      	adds	r7, #16
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	bd80      	pop	{r7, pc}
 800d8c4:	0800d95b 	.word	0x0800d95b
 800d8c8:	0800d9f5 	.word	0x0800d9f5
 800d8cc:	0800da59 	.word	0x0800da59
 800d8d0:	0800d8d9 	.word	0x0800d8d9
 800d8d4:	0800db57 	.word	0x0800db57

0800d8d8 <destroy_ttl>:

static int destroy_ttl(AgvCommLinkIface* iface) {
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b084      	sub	sp, #16
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
    if (!iface) return AGV_OK;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d101      	bne.n	800d8ea <destroy_ttl+0x12>
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	e033      	b.n	800d952 <destroy_ttl+0x7a>

    UartTtlImpl* impl = (UartTtlImpl*)iface->impl;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	691b      	ldr	r3, [r3, #16]
 800d8ee:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d01d      	beq.n	800d932 <destroy_ttl+0x5a>
        if (impl->rx_buf) {
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	685b      	ldr	r3, [r3, #4]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d007      	beq.n	800d90e <destroy_ttl+0x36>
            free(impl->rx_buf);
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	685b      	ldr	r3, [r3, #4]
 800d902:	4618      	mov	r0, r3
 800d904:	f006 fc2a 	bl	801415c <free>
            impl->rx_buf = NULL;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	2200      	movs	r2, #0
 800d90c:	605a      	str	r2, [r3, #4]
        }
        if (impl->rx_data_queue != NULL) {
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	68db      	ldr	r3, [r3, #12]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d007      	beq.n	800d926 <destroy_ttl+0x4e>
            vQueueDelete(impl->rx_data_queue);
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	68db      	ldr	r3, [r3, #12]
 800d91a:	4618      	mov	r0, r3
 800d91c:	f003 ff66 	bl	80117ec <vQueueDelete>
            impl->rx_data_queue = NULL;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	2200      	movs	r2, #0
 800d924:	60da      	str	r2, [r3, #12]
        }
        impl->cfg = NULL;
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	2200      	movs	r2, #0
 800d92a:	601a      	str	r2, [r3, #0]
        free(impl);
 800d92c:	68f8      	ldr	r0, [r7, #12]
 800d92e:	f006 fc15 	bl	801415c <free>
    }

    iface->impl = NULL;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2200      	movs	r2, #0
 800d936:	611a      	str	r2, [r3, #16]
    iface->send_bytes = NULL;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	2200      	movs	r2, #0
 800d93c:	601a      	str	r2, [r3, #0]
    iface->recv_bytes = NULL;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2200      	movs	r2, #0
 800d942:	605a      	str	r2, [r3, #4]
    iface->read_buf = NULL;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2200      	movs	r2, #0
 800d948:	609a      	str	r2, [r3, #8]
    iface->destroy = NULL;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	2200      	movs	r2, #0
 800d94e:	60da      	str	r2, [r3, #12]
    return AGV_OK;
 800d950:	2300      	movs	r3, #0
}
 800d952:	4618      	mov	r0, r3
 800d954:	3710      	adds	r7, #16
 800d956:	46bd      	mov	sp, r7
 800d958:	bd80      	pop	{r7, pc}

0800d95a <send_bytes_ttl>:

static int send_bytes_ttl(AgvCommLinkIface* iface, const uint8_t* data_in,
                          size_t data_len) {
 800d95a:	b580      	push	{r7, lr}
 800d95c:	b088      	sub	sp, #32
 800d95e:	af00      	add	r7, sp, #0
 800d960:	60f8      	str	r0, [r7, #12]
 800d962:	60b9      	str	r1, [r7, #8]
 800d964:	607a      	str	r2, [r7, #4]
    if (!iface || !iface->impl || !data_in || data_len == 0)
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d009      	beq.n	800d980 <send_bytes_ttl+0x26>
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	691b      	ldr	r3, [r3, #16]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d005      	beq.n	800d980 <send_bytes_ttl+0x26>
 800d974:	68bb      	ldr	r3, [r7, #8]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d002      	beq.n	800d980 <send_bytes_ttl+0x26>
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d102      	bne.n	800d986 <send_bytes_ttl+0x2c>
        return AGV_ERR_INVALID_ARG;
 800d980:	f04f 33ff 	mov.w	r3, #4294967295
 800d984:	e032      	b.n	800d9ec <send_bytes_ttl+0x92>

    UartTtlImpl* impl = (UartTtlImpl*)iface->impl;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	691b      	ldr	r3, [r3, #16]
 800d98a:	61fb      	str	r3, [r7, #28]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800d98c:	69fb      	ldr	r3, [r7, #28]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d102      	bne.n	800d998 <send_bytes_ttl+0x3e>
 800d992:	f06f 0301 	mvn.w	r3, #1
 800d996:	e029      	b.n	800d9ec <send_bytes_ttl+0x92>
    const AgvCommLnkUartTtlCfg* cfg = impl->cfg;
 800d998:	69fb      	ldr	r3, [r7, #28]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	61bb      	str	r3, [r7, #24]
    if (!cfg || !cfg->huart) return AGV_ERR_NO_MEMORY;
 800d99e:	69bb      	ldr	r3, [r7, #24]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d003      	beq.n	800d9ac <send_bytes_ttl+0x52>
 800d9a4:	69bb      	ldr	r3, [r7, #24]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d102      	bne.n	800d9b2 <send_bytes_ttl+0x58>
 800d9ac:	f06f 0301 	mvn.w	r3, #1
 800d9b0:	e01c      	b.n	800d9ec <send_bytes_ttl+0x92>

    UART_HandleTypeDef* huart = cfg->huart;
 800d9b2:	69bb      	ldr	r3, [r7, #24]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	617b      	str	r3, [r7, #20]
    if (huart->gState != HAL_UART_STATE_READY) {
 800d9b8:	697b      	ldr	r3, [r7, #20]
 800d9ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d9be:	b2db      	uxtb	r3, r3
 800d9c0:	2b20      	cmp	r3, #32
 800d9c2:	d002      	beq.n	800d9ca <send_bytes_ttl+0x70>
        HAL_UART_AbortTransmit(huart);
 800d9c4:	6978      	ldr	r0, [r7, #20]
 800d9c6:	f7fa fc04 	bl	80081d2 <HAL_UART_AbortTransmit>
    }
    HAL_StatusTypeDef st = HAL_UART_Transmit(huart, data_in, (uint16_t)data_len,
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	b29a      	uxth	r2, r3
                                             cfg->operation_timeout_ms);
 800d9ce:	69bb      	ldr	r3, [r7, #24]
 800d9d0:	68db      	ldr	r3, [r3, #12]
    HAL_StatusTypeDef st = HAL_UART_Transmit(huart, data_in, (uint16_t)data_len,
 800d9d2:	68b9      	ldr	r1, [r7, #8]
 800d9d4:	6978      	ldr	r0, [r7, #20]
 800d9d6:	f7fa fa81 	bl	8007edc <HAL_UART_Transmit>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	74fb      	strb	r3, [r7, #19]

    if (st != HAL_OK) return AGV_ERR_COMM_LINK_HAL;
 800d9de:	7cfb      	ldrb	r3, [r7, #19]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d002      	beq.n	800d9ea <send_bytes_ttl+0x90>
 800d9e4:	f06f 0309 	mvn.w	r3, #9
 800d9e8:	e000      	b.n	800d9ec <send_bytes_ttl+0x92>

    return AGV_OK;
 800d9ea:	2300      	movs	r3, #0
}
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	3720      	adds	r7, #32
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bd80      	pop	{r7, pc}

0800d9f4 <recv_bytes_ttl>:

static int recv_bytes_ttl(AgvCommLinkIface* iface, uint8_t* data_out,
                          size_t data_len) {
 800d9f4:	b480      	push	{r7}
 800d9f6:	b089      	sub	sp, #36	@ 0x24
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	60f8      	str	r0, [r7, #12]
 800d9fc:	60b9      	str	r1, [r7, #8]
 800d9fe:	607a      	str	r2, [r7, #4]
    if (!iface || !data_out || data_len == 0) return AGV_ERR_INVALID_ARG;
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d005      	beq.n	800da12 <recv_bytes_ttl+0x1e>
 800da06:	68bb      	ldr	r3, [r7, #8]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d002      	beq.n	800da12 <recv_bytes_ttl+0x1e>
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d102      	bne.n	800da18 <recv_bytes_ttl+0x24>
 800da12:	f04f 33ff 	mov.w	r3, #4294967295
 800da16:	e019      	b.n	800da4c <recv_bytes_ttl+0x58>

    UartTtlImpl* impl = (UartTtlImpl*)iface->impl;
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	691b      	ldr	r3, [r3, #16]
 800da1c:	61fb      	str	r3, [r7, #28]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800da1e:	69fb      	ldr	r3, [r7, #28]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d102      	bne.n	800da2a <recv_bytes_ttl+0x36>
 800da24:	f06f 0301 	mvn.w	r3, #1
 800da28:	e010      	b.n	800da4c <recv_bytes_ttl+0x58>
    const AgvCommLnkUartTtlCfg* cfg = impl->cfg;
 800da2a:	69fb      	ldr	r3, [r7, #28]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	61bb      	str	r3, [r7, #24]
    if (!cfg || !cfg->huart) return AGV_ERR_NO_MEMORY;
 800da30:	69bb      	ldr	r3, [r7, #24]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d003      	beq.n	800da3e <recv_bytes_ttl+0x4a>
 800da36:	69bb      	ldr	r3, [r7, #24]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d102      	bne.n	800da44 <recv_bytes_ttl+0x50>
 800da3e:	f06f 0301 	mvn.w	r3, #1
 800da42:	e003      	b.n	800da4c <recv_bytes_ttl+0x58>

    UART_HandleTypeDef* huart = cfg->huart;
 800da44:	69bb      	ldr	r3, [r7, #24]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	617b      	str	r3, [r7, #20]
    // HAL_StatusTypeDef st = HAL_UART_Receive(
    //     huart, data_out, (uint16_t)(data_len), cfg->operation_timeout_ms);

    // if (st != HAL_OK) return AGV_ERR_COMM_LINK_HAL;

    return AGV_OK;
 800da4a:	2300      	movs	r3, #0
}
 800da4c:	4618      	mov	r0, r3
 800da4e:	3724      	adds	r7, #36	@ 0x24
 800da50:	46bd      	mov	sp, r7
 800da52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da56:	4770      	bx	lr

0800da58 <pop_rx_queue_ttl>:

static int pop_rx_queue_ttl(AgvCommLinkIface* iface, uint8_t* buf_out,
                            size_t* buf_len, uint32_t* timestamp_out) {
 800da58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da5c:	b089      	sub	sp, #36	@ 0x24
 800da5e:	af00      	add	r7, sp, #0
 800da60:	60f8      	str	r0, [r7, #12]
 800da62:	60b9      	str	r1, [r7, #8]
 800da64:	607a      	str	r2, [r7, #4]
 800da66:	603b      	str	r3, [r7, #0]
 800da68:	466b      	mov	r3, sp
 800da6a:	461e      	mov	r6, r3
    if (!iface || !buf_out || !buf_len || !timestamp_out)
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d008      	beq.n	800da84 <pop_rx_queue_ttl+0x2c>
 800da72:	68bb      	ldr	r3, [r7, #8]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d005      	beq.n	800da84 <pop_rx_queue_ttl+0x2c>
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d002      	beq.n	800da84 <pop_rx_queue_ttl+0x2c>
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d102      	bne.n	800da8a <pop_rx_queue_ttl+0x32>
        return AGV_ERR_INVALID_ARG;
 800da84:	f04f 33ff 	mov.w	r3, #4294967295
 800da88:	e05f      	b.n	800db4a <pop_rx_queue_ttl+0xf2>

    UartTtlImpl* impl = (UartTtlImpl*)iface->impl;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	691b      	ldr	r3, [r3, #16]
 800da8e:	61fb      	str	r3, [r7, #28]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800da90:	69fb      	ldr	r3, [r7, #28]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d102      	bne.n	800da9c <pop_rx_queue_ttl+0x44>
 800da96:	f06f 0301 	mvn.w	r3, #1
 800da9a:	e056      	b.n	800db4a <pop_rx_queue_ttl+0xf2>
    if (!impl->rx_data_queue) return AGV_ERR_NO_MEMORY;
 800da9c:	69fb      	ldr	r3, [r7, #28]
 800da9e:	68db      	ldr	r3, [r3, #12]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d102      	bne.n	800daaa <pop_rx_queue_ttl+0x52>
 800daa4:	f06f 0301 	mvn.w	r3, #1
 800daa8:	e04f      	b.n	800db4a <pop_rx_queue_ttl+0xf2>

    uint8_t raw[impl->frame_item_size];
 800daaa:	69fb      	ldr	r3, [r7, #28]
 800daac:	6919      	ldr	r1, [r3, #16]
 800daae:	460b      	mov	r3, r1
 800dab0:	3b01      	subs	r3, #1
 800dab2:	61bb      	str	r3, [r7, #24]
 800dab4:	2300      	movs	r3, #0
 800dab6:	4688      	mov	r8, r1
 800dab8:	4699      	mov	r9, r3
 800daba:	f04f 0200 	mov.w	r2, #0
 800dabe:	f04f 0300 	mov.w	r3, #0
 800dac2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800dac6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800daca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800dace:	2300      	movs	r3, #0
 800dad0:	460c      	mov	r4, r1
 800dad2:	461d      	mov	r5, r3
 800dad4:	f04f 0200 	mov.w	r2, #0
 800dad8:	f04f 0300 	mov.w	r3, #0
 800dadc:	00eb      	lsls	r3, r5, #3
 800dade:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800dae2:	00e2      	lsls	r2, r4, #3
 800dae4:	1dcb      	adds	r3, r1, #7
 800dae6:	08db      	lsrs	r3, r3, #3
 800dae8:	00db      	lsls	r3, r3, #3
 800daea:	ebad 0d03 	sub.w	sp, sp, r3
 800daee:	466b      	mov	r3, sp
 800daf0:	3300      	adds	r3, #0
 800daf2:	617b      	str	r3, [r7, #20]
    TtlFrame* frame = (TtlFrame*)raw;
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	613b      	str	r3, [r7, #16]

    if (xQueueReceive(impl->rx_data_queue, frame, portMAX_DELAY) != pdPASS)
 800daf8:	69fb      	ldr	r3, [r7, #28]
 800dafa:	68db      	ldr	r3, [r3, #12]
 800dafc:	f04f 32ff 	mov.w	r2, #4294967295
 800db00:	6939      	ldr	r1, [r7, #16]
 800db02:	4618      	mov	r0, r3
 800db04:	f003 fbda 	bl	80112bc <xQueueReceive>
 800db08:	4603      	mov	r3, r0
 800db0a:	2b01      	cmp	r3, #1
 800db0c:	d002      	beq.n	800db14 <pop_rx_queue_ttl+0xbc>
        return AGV_ERR_COMM_LINK_RX_EMPTY;
 800db0e:	f06f 030c 	mvn.w	r3, #12
 800db12:	e01a      	b.n	800db4a <pop_rx_queue_ttl+0xf2>

    if (*buf_len < frame->len) return AGV_ERR_OUTPUT_OVERFLOW;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	681a      	ldr	r2, [r3, #0]
 800db18:	693b      	ldr	r3, [r7, #16]
 800db1a:	685b      	ldr	r3, [r3, #4]
 800db1c:	429a      	cmp	r2, r3
 800db1e:	d202      	bcs.n	800db26 <pop_rx_queue_ttl+0xce>
 800db20:	f06f 0303 	mvn.w	r3, #3
 800db24:	e011      	b.n	800db4a <pop_rx_queue_ttl+0xf2>

    *timestamp_out = frame->timestamp;
 800db26:	693b      	ldr	r3, [r7, #16]
 800db28:	681a      	ldr	r2, [r3, #0]
 800db2a:	683b      	ldr	r3, [r7, #0]
 800db2c:	601a      	str	r2, [r3, #0]
    *buf_len = frame->len;
 800db2e:	693b      	ldr	r3, [r7, #16]
 800db30:	685a      	ldr	r2, [r3, #4]
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	601a      	str	r2, [r3, #0]
    memcpy(buf_out, frame->data, *buf_len);
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	f103 0108 	add.w	r1, r3, #8
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	461a      	mov	r2, r3
 800db42:	68b8      	ldr	r0, [r7, #8]
 800db44:	f007 fe08 	bl	8015758 <memcpy>

    return AGV_OK;
 800db48:	2300      	movs	r3, #0
 800db4a:	46b5      	mov	sp, r6
}
 800db4c:	4618      	mov	r0, r3
 800db4e:	3724      	adds	r7, #36	@ 0x24
 800db50:	46bd      	mov	sp, r7
 800db52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800db56 <ttl_idle_handler>:

static void ttl_idle_handler(void* ctx, UART_HandleTypeDef* huart,
                             uint16_t size) {
 800db56:	b580      	push	{r7, lr}
 800db58:	b086      	sub	sp, #24
 800db5a:	af00      	add	r7, sp, #0
 800db5c:	60f8      	str	r0, [r7, #12]
 800db5e:	60b9      	str	r1, [r7, #8]
 800db60:	4613      	mov	r3, r2
 800db62:	80fb      	strh	r3, [r7, #6]
    AgvCommLinkIface* link = (AgvCommLinkIface*)ctx;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	617b      	str	r3, [r7, #20]
    if (!link) return;
 800db68:	697b      	ldr	r3, [r7, #20]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d019      	beq.n	800dba2 <ttl_idle_handler+0x4c>
    UartTtlImpl* impl = (UartTtlImpl*)link->impl;
 800db6e:	697b      	ldr	r3, [r7, #20]
 800db70:	691b      	ldr	r3, [r3, #16]
 800db72:	613b      	str	r3, [r7, #16]
    if (!impl || !impl->cfg) return;
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d015      	beq.n	800dba6 <ttl_idle_handler+0x50>
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d011      	beq.n	800dba6 <ttl_idle_handler+0x50>

    on_rx_rcv_ttl(link, size);
 800db82:	88fb      	ldrh	r3, [r7, #6]
 800db84:	4619      	mov	r1, r3
 800db86:	6978      	ldr	r0, [r7, #20]
 800db88:	f000 f812 	bl	800dbb0 <on_rx_rcv_ttl>

    HAL_UARTEx_ReceiveToIdle_DMA(huart, impl->rx_buf, impl->cfg->max_data_len);
 800db8c:	693b      	ldr	r3, [r7, #16]
 800db8e:	6859      	ldr	r1, [r3, #4]
 800db90:	693b      	ldr	r3, [r7, #16]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	689b      	ldr	r3, [r3, #8]
 800db96:	b29b      	uxth	r3, r3
 800db98:	461a      	mov	r2, r3
 800db9a:	68b8      	ldr	r0, [r7, #8]
 800db9c:	f7fa fac0 	bl	8008120 <HAL_UARTEx_ReceiveToIdle_DMA>
 800dba0:	e002      	b.n	800dba8 <ttl_idle_handler+0x52>
    if (!link) return;
 800dba2:	bf00      	nop
 800dba4:	e000      	b.n	800dba8 <ttl_idle_handler+0x52>
    if (!impl || !impl->cfg) return;
 800dba6:	bf00      	nop
}
 800dba8:	3718      	adds	r7, #24
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	bd80      	pop	{r7, pc}
	...

0800dbb0 <on_rx_rcv_ttl>:

int on_rx_rcv_ttl(AgvCommLinkIface* iface, size_t data_len) {
 800dbb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dbb4:	b089      	sub	sp, #36	@ 0x24
 800dbb6:	af00      	add	r7, sp, #0
 800dbb8:	6078      	str	r0, [r7, #4]
 800dbba:	6039      	str	r1, [r7, #0]
 800dbbc:	466b      	mov	r3, sp
 800dbbe:	461e      	mov	r6, r3
    if (!iface || data_len == 0) return AGV_ERR_INVALID_ARG;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d002      	beq.n	800dbcc <on_rx_rcv_ttl+0x1c>
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d102      	bne.n	800dbd2 <on_rx_rcv_ttl+0x22>
 800dbcc:	f04f 33ff 	mov.w	r3, #4294967295
 800dbd0:	e07e      	b.n	800dcd0 <on_rx_rcv_ttl+0x120>

    UartTtlImpl* impl = (UartTtlImpl*)iface->impl;
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	691b      	ldr	r3, [r3, #16]
 800dbd6:	61fb      	str	r3, [r7, #28]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800dbd8:	69fb      	ldr	r3, [r7, #28]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d102      	bne.n	800dbe4 <on_rx_rcv_ttl+0x34>
 800dbde:	f06f 0301 	mvn.w	r3, #1
 800dbe2:	e075      	b.n	800dcd0 <on_rx_rcv_ttl+0x120>

    if (data_len > impl->cfg->max_data_len)
 800dbe4:	69fb      	ldr	r3, [r7, #28]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	689b      	ldr	r3, [r3, #8]
 800dbea:	683a      	ldr	r2, [r7, #0]
 800dbec:	429a      	cmp	r2, r3
 800dbee:	d902      	bls.n	800dbf6 <on_rx_rcv_ttl+0x46>
        return AGV_ERR_COMM_LINK_BUFFER_OVERFLOW;
 800dbf0:	f06f 030b 	mvn.w	r3, #11
 800dbf4:	e06c      	b.n	800dcd0 <on_rx_rcv_ttl+0x120>

    impl->rx_len = data_len;
 800dbf6:	69fb      	ldr	r3, [r7, #28]
 800dbf8:	683a      	ldr	r2, [r7, #0]
 800dbfa:	609a      	str	r2, [r3, #8]

    uint8_t raw[impl->frame_item_size];
 800dbfc:	69fb      	ldr	r3, [r7, #28]
 800dbfe:	6919      	ldr	r1, [r3, #16]
 800dc00:	460b      	mov	r3, r1
 800dc02:	3b01      	subs	r3, #1
 800dc04:	61bb      	str	r3, [r7, #24]
 800dc06:	2300      	movs	r3, #0
 800dc08:	4688      	mov	r8, r1
 800dc0a:	4699      	mov	r9, r3
 800dc0c:	f04f 0200 	mov.w	r2, #0
 800dc10:	f04f 0300 	mov.w	r3, #0
 800dc14:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800dc18:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800dc1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800dc20:	2300      	movs	r3, #0
 800dc22:	460c      	mov	r4, r1
 800dc24:	461d      	mov	r5, r3
 800dc26:	f04f 0200 	mov.w	r2, #0
 800dc2a:	f04f 0300 	mov.w	r3, #0
 800dc2e:	00eb      	lsls	r3, r5, #3
 800dc30:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800dc34:	00e2      	lsls	r2, r4, #3
 800dc36:	1dcb      	adds	r3, r1, #7
 800dc38:	08db      	lsrs	r3, r3, #3
 800dc3a:	00db      	lsls	r3, r3, #3
 800dc3c:	ebad 0d03 	sub.w	sp, sp, r3
 800dc40:	466b      	mov	r3, sp
 800dc42:	3300      	adds	r3, #0
 800dc44:	617b      	str	r3, [r7, #20]
    TtlFrame* frame = (TtlFrame*)raw;
 800dc46:	697b      	ldr	r3, [r7, #20]
 800dc48:	613b      	str	r3, [r7, #16]

    frame->timestamp = xTaskGetTickCountFromISR();
 800dc4a:	f004 fac3 	bl	80121d4 <xTaskGetTickCountFromISR>
 800dc4e:	4602      	mov	r2, r0
 800dc50:	693b      	ldr	r3, [r7, #16]
 800dc52:	601a      	str	r2, [r3, #0]
    frame->len = data_len;
 800dc54:	693b      	ldr	r3, [r7, #16]
 800dc56:	683a      	ldr	r2, [r7, #0]
 800dc58:	605a      	str	r2, [r3, #4]
    memcpy(frame->data, impl->rx_buf, data_len);
 800dc5a:	693b      	ldr	r3, [r7, #16]
 800dc5c:	f103 0008 	add.w	r0, r3, #8
 800dc60:	69fb      	ldr	r3, [r7, #28]
 800dc62:	685b      	ldr	r3, [r3, #4]
 800dc64:	683a      	ldr	r2, [r7, #0]
 800dc66:	4619      	mov	r1, r3
 800dc68:	f007 fd76 	bl	8015758 <memcpy>

    BaseType_t hpw = pdFALSE;
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	60fb      	str	r3, [r7, #12]
    if (xQueueSendFromISR(impl->rx_data_queue, frame, &hpw) != pdPASS) {
 800dc70:	69fb      	ldr	r3, [r7, #28]
 800dc72:	68d8      	ldr	r0, [r3, #12]
 800dc74:	f107 020c 	add.w	r2, r7, #12
 800dc78:	2300      	movs	r3, #0
 800dc7a:	6939      	ldr	r1, [r7, #16]
 800dc7c:	f003 fa80 	bl	8011180 <xQueueGenericSendFromISR>
 800dc80:	4603      	mov	r3, r0
 800dc82:	2b01      	cmp	r3, #1
 800dc84:	d00d      	beq.n	800dca2 <on_rx_rcv_ttl+0xf2>
        ++impl->num_dropped_data;
 800dc86:	69fb      	ldr	r3, [r7, #28]
 800dc88:	695b      	ldr	r3, [r3, #20]
 800dc8a:	1c5a      	adds	r2, r3, #1
 800dc8c:	69fb      	ldr	r3, [r7, #28]
 800dc8e:	615a      	str	r2, [r3, #20]
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800dc90:	2201      	movs	r2, #1
 800dc92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800dc96:	4811      	ldr	r0, [pc, #68]	@ (800dcdc <on_rx_rcv_ttl+0x12c>)
 800dc98:	f7f6 f878 	bl	8003d8c <HAL_GPIO_WritePin>
        return AGV_ERR_COMM_LINK_BUFFER_OVERFLOW;
 800dc9c:	f06f 030b 	mvn.w	r3, #11
 800dca0:	e016      	b.n	800dcd0 <on_rx_rcv_ttl+0x120>
    }
    portYIELD_FROM_ISR(hpw);
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d007      	beq.n	800dcb8 <on_rx_rcv_ttl+0x108>
 800dca8:	4b0d      	ldr	r3, [pc, #52]	@ (800dce0 <on_rx_rcv_ttl+0x130>)
 800dcaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dcae:	601a      	str	r2, [r3, #0]
 800dcb0:	f3bf 8f4f 	dsb	sy
 800dcb4:	f3bf 8f6f 	isb	sy

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800dcb8:	2200      	movs	r2, #0
 800dcba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800dcbe:	4807      	ldr	r0, [pc, #28]	@ (800dcdc <on_rx_rcv_ttl+0x12c>)
 800dcc0:	f7f6 f864 	bl	8003d8c <HAL_GPIO_WritePin>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800dcc4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800dcc8:	4804      	ldr	r0, [pc, #16]	@ (800dcdc <on_rx_rcv_ttl+0x12c>)
 800dcca:	f7f6 f878 	bl	8003dbe <HAL_GPIO_TogglePin>

    return AGV_OK;
 800dcce:	2300      	movs	r3, #0
 800dcd0:	46b5      	mov	sp, r6
}
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	3724      	adds	r7, #36	@ 0x24
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcdc:	40020c00 	.word	0x40020c00
 800dce0:	e000ed04 	.word	0xe000ed04

0800dce4 <Protocol_blvr_create>:
/**
 * Private definitions
 */

int Protocol_blvr_create(AgvCommProtocolIface* out,
                         const AgvCommPrtclBlvrCfg* cfg) {
 800dce4:	b580      	push	{r7, lr}
 800dce6:	b084      	sub	sp, #16
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
 800dcec:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d002      	beq.n	800dcfa <Protocol_blvr_create+0x16>
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d102      	bne.n	800dd00 <Protocol_blvr_create+0x1c>
 800dcfa:	f04f 33ff 	mov.w	r3, #4294967295
 800dcfe:	e021      	b.n	800dd44 <Protocol_blvr_create+0x60>

    BlvrPrtclImpl* impl = (BlvrPrtclImpl*)malloc(sizeof(BlvrPrtclImpl));
 800dd00:	20a0      	movs	r0, #160	@ 0xa0
 800dd02:	f006 fa23 	bl	801414c <malloc>
 800dd06:	4603      	mov	r3, r0
 800dd08:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d102      	bne.n	800dd16 <Protocol_blvr_create+0x32>
 800dd10:	f06f 0301 	mvn.w	r3, #1
 800dd14:	e016      	b.n	800dd44 <Protocol_blvr_create+0x60>

    impl->cfg = cfg;
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	683a      	ldr	r2, [r7, #0]
 800dd1a:	601a      	str	r2, [r3, #0]
    impl->has_pending = 0;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	2200      	movs	r2, #0
 800dd20:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    out->impl = impl;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	68fa      	ldr	r2, [r7, #12]
 800dd28:	611a      	str	r2, [r3, #16]
    out->feed_payload = BlvrProto_feed_payload;
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	4a07      	ldr	r2, [pc, #28]	@ (800dd4c <Protocol_blvr_create+0x68>)
 800dd2e:	601a      	str	r2, [r3, #0]
    out->pop_msg = BlvrProto_pop_msg;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	4a07      	ldr	r2, [pc, #28]	@ (800dd50 <Protocol_blvr_create+0x6c>)
 800dd34:	605a      	str	r2, [r3, #4]
    out->make_payload = BlvrProto_make_payload;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	4a06      	ldr	r2, [pc, #24]	@ (800dd54 <Protocol_blvr_create+0x70>)
 800dd3a:	609a      	str	r2, [r3, #8]
    out->destroy = BlvrProto_destroy;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	4a06      	ldr	r2, [pc, #24]	@ (800dd58 <Protocol_blvr_create+0x74>)
 800dd40:	60da      	str	r2, [r3, #12]

    return AGV_OK;
 800dd42:	2300      	movs	r3, #0
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3710      	adds	r7, #16
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}
 800dd4c:	0800ddab 	.word	0x0800ddab
 800dd50:	0800e043 	.word	0x0800e043
 800dd54:	0800e0a3 	.word	0x0800e0a3
 800dd58:	0800dd5d 	.word	0x0800dd5d

0800dd5c <BlvrProto_destroy>:

static int BlvrProto_destroy(AgvCommProtocolIface* iface) {
 800dd5c:	b580      	push	{r7, lr}
 800dd5e:	b082      	sub	sp, #8
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	6078      	str	r0, [r7, #4]
    if (!iface || !iface->impl) return AGV_ERR_INVALID_ARG;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d003      	beq.n	800dd72 <BlvrProto_destroy+0x16>
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	691b      	ldr	r3, [r3, #16]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d102      	bne.n	800dd78 <BlvrProto_destroy+0x1c>
 800dd72:	f04f 33ff 	mov.w	r3, #4294967295
 800dd76:	e014      	b.n	800dda2 <BlvrProto_destroy+0x46>
    free(iface->impl);
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	691b      	ldr	r3, [r3, #16]
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	f006 f9ed 	bl	801415c <free>

    iface->impl = NULL;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2200      	movs	r2, #0
 800dd86:	611a      	str	r2, [r3, #16]
    iface->feed_payload = NULL;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	601a      	str	r2, [r3, #0]
    iface->pop_msg = NULL;
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	2200      	movs	r2, #0
 800dd92:	605a      	str	r2, [r3, #4]
    iface->make_payload = NULL;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2200      	movs	r2, #0
 800dd98:	609a      	str	r2, [r3, #8]
    iface->destroy = NULL;
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	60da      	str	r2, [r3, #12]

    return AGV_OK;
 800dda0:	2300      	movs	r3, #0
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3708      	adds	r7, #8
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}

0800ddaa <BlvrProto_feed_payload>:

static int BlvrProto_feed_payload(AgvCommProtocolIface* iface,
                                  const uint8_t* payload_in,
                                  size_t payload_len) {
 800ddaa:	b580      	push	{r7, lr}
 800ddac:	b0b6      	sub	sp, #216	@ 0xd8
 800ddae:	af00      	add	r7, sp, #0
 800ddb0:	60f8      	str	r0, [r7, #12]
 800ddb2:	60b9      	str	r1, [r7, #8]
 800ddb4:	607a      	str	r2, [r7, #4]
    if (!iface || !payload_in || payload_len == 0) {
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d005      	beq.n	800ddc8 <BlvrProto_feed_payload+0x1e>
 800ddbc:	68bb      	ldr	r3, [r7, #8]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d002      	beq.n	800ddc8 <BlvrProto_feed_payload+0x1e>
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d102      	bne.n	800ddce <BlvrProto_feed_payload+0x24>
        return AGV_ERR_INVALID_ARG;
 800ddc8:	f04f 33ff 	mov.w	r3, #4294967295
 800ddcc:	e135      	b.n	800e03a <BlvrProto_feed_payload+0x290>
    }

    BlvrPrtclImpl* impl = (BlvrPrtclImpl*)iface->impl;
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	691b      	ldr	r3, [r3, #16]
 800ddd2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (!impl) return AGV_ERR_NO_MEMORY;
 800ddd6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d102      	bne.n	800dde4 <BlvrProto_feed_payload+0x3a>
 800ddde:	f06f 0301 	mvn.w	r3, #1
 800dde2:	e12a      	b.n	800e03a <BlvrProto_feed_payload+0x290>
    const AgvCommPrtclBlvrCfg* cfg = impl->cfg;
 800dde4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (!cfg) return AGV_ERR_NO_MEMORY;
 800ddee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d102      	bne.n	800ddfc <BlvrProto_feed_payload+0x52>
 800ddf6:	f06f 0301 	mvn.w	r3, #1
 800ddfa:	e11e      	b.n	800e03a <BlvrProto_feed_payload+0x290>

    uint8_t addr = payload_in[0];
 800ddfc:	68bb      	ldr	r3, [r7, #8]
 800ddfe:	781b      	ldrb	r3, [r3, #0]
 800de00:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
    uint8_t func = payload_in[1];
 800de04:	68bb      	ldr	r3, [r7, #8]
 800de06:	3301      	adds	r3, #1
 800de08:	781b      	ldrb	r3, [r3, #0]
 800de0a:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca

    if (func & BLVR_FC_EXCEPTION_BIT) {
 800de0e:	f997 30ca 	ldrsb.w	r3, [r7, #202]	@ 0xca
 800de12:	2b00      	cmp	r3, #0
 800de14:	da07      	bge.n	800de26 <BlvrProto_feed_payload+0x7c>
        uint8_t exc_code = payload_in[3];  // Modbus exception code
 800de16:	68bb      	ldr	r3, [r7, #8]
 800de18:	3303      	adds	r3, #3
 800de1a:	781b      	ldrb	r3, [r3, #0]
 800de1c:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
        (void)exc_code;
        //  log  error flag
        return AGV_ERR_COMM_PRTCL_EXCEPTION;
 800de20:	f06f 0323 	mvn.w	r3, #35	@ 0x23
 800de24:	e109      	b.n	800e03a <BlvrProto_feed_payload+0x290>
    }

    if (addr != cfg->shared_id) return AGV_ERR_COMM_PRTCL_UNSUPPORTED_SHARED_ID;
 800de26:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800de2a:	b29a      	uxth	r2, r3
 800de2c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800de30:	881b      	ldrh	r3, [r3, #0]
 800de32:	429a      	cmp	r2, r3
 800de34:	d002      	beq.n	800de3c <BlvrProto_feed_payload+0x92>
 800de36:	f06f 031e 	mvn.w	r3, #30
 800de3a:	e0fe      	b.n	800e03a <BlvrProto_feed_payload+0x290>

    if (payload_len < 3) {  // [address 1][func 1][data *]
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2b02      	cmp	r3, #2
 800de40:	d802      	bhi.n	800de48 <BlvrProto_feed_payload+0x9e>
        return AGV_ERR_COMM_FMT_FRAME_TOO_SHORT;
 800de42:	f06f 0313 	mvn.w	r3, #19
 800de46:	e0f8      	b.n	800e03a <BlvrProto_feed_payload+0x290>
    }

    size_t data_len =
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	3b03      	subs	r3, #3
 800de4c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
        payload_len - 3;  // addr 1, func 1, data[0] is registers byte count
    if (data_len <= 0) {
 800de50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800de54:	2b00      	cmp	r3, #0
 800de56:	d102      	bne.n	800de5e <BlvrProto_feed_payload+0xb4>
        return AGV_ERR_COMM_FMT_FRAME_TOO_SHORT;
 800de58:	f06f 0313 	mvn.w	r3, #19
 800de5c:	e0ed      	b.n	800e03a <BlvrProto_feed_payload+0x290>
    }

    const uint8_t* data = &payload_in[2];  //  PDU data 
 800de5e:	68bb      	ldr	r3, [r7, #8]
 800de60:	3302      	adds	r3, #2
 800de62:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    switch (func) {
 800de66:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
 800de6a:	2b17      	cmp	r3, #23
 800de6c:	f000 80e2 	beq.w	800e034 <BlvrProto_feed_payload+0x28a>
 800de70:	2b17      	cmp	r3, #23
 800de72:	f300 80e1 	bgt.w	800e038 <BlvrProto_feed_payload+0x28e>
 800de76:	2b03      	cmp	r3, #3
 800de78:	d003      	beq.n	800de82 <BlvrProto_feed_payload+0xd8>
 800de7a:	2b10      	cmp	r3, #16
 800de7c:	f000 80d8 	beq.w	800e030 <BlvrProto_feed_payload+0x286>
 800de80:	e0da      	b.n	800e038 <BlvrProto_feed_payload+0x28e>
        case BLVR_FC_READ_HOLDING_REGISTERS: {
            // Read Holding Registers response:
            // [Addr][0x03][ByteCount][Data...][CRC_L][CRC_H]

            size_t reg_byte_count = data[0];
 800de82:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800de86:	781b      	ldrb	r3, [r3, #0]
 800de88:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

            const uint8_t* registers_data = &data[1];
 800de8c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800de90:	3301      	adds	r3, #1
 800de92:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

            uint16_t expected_bytes =
                cfg->axis_count * (cfg->num_read_cmd * cfg->num_rgster_per_cmd *
 800de96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800de9a:	689b      	ldr	r3, [r3, #8]
            uint16_t expected_bytes =
 800de9c:	b29a      	uxth	r2, r3
                cfg->axis_count * (cfg->num_read_cmd * cfg->num_rgster_per_cmd *
 800de9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dea2:	695b      	ldr	r3, [r3, #20]
            uint16_t expected_bytes =
 800dea4:	b299      	uxth	r1, r3
                cfg->axis_count * (cfg->num_read_cmd * cfg->num_rgster_per_cmd *
 800dea6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800deaa:	691b      	ldr	r3, [r3, #16]
            uint16_t expected_bytes =
 800deac:	b29b      	uxth	r3, r3
 800deae:	fb11 f303 	smulbb	r3, r1, r3
 800deb2:	b299      	uxth	r1, r3
                                   cfg->byte_per_rgstr);
 800deb4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800deb8:	68db      	ldr	r3, [r3, #12]
            uint16_t expected_bytes =
 800deba:	b29b      	uxth	r3, r3
 800debc:	fb11 f303 	smulbb	r3, r1, r3
 800dec0:	b29b      	uxth	r3, r3
 800dec2:	fb12 f303 	smulbb	r3, r2, r3
 800dec6:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
            if (reg_byte_count != expected_bytes) {
 800deca:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 800dece:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800ded2:	429a      	cmp	r2, r3
 800ded4:	d002      	beq.n	800dedc <BlvrProto_feed_payload+0x132>
                return AGV_ERR_COMM_PRTCL_BAD_PAYLOAD;
 800ded6:	f06f 031f 	mvn.w	r3, #31
 800deda:	e0ae      	b.n	800e03a <BlvrProto_feed_payload+0x290>
            }
            AgvCommMsg msg = {0};
 800dedc:	f107 0310 	add.w	r3, r7, #16
 800dee0:	2298      	movs	r2, #152	@ 0x98
 800dee2:	2100      	movs	r1, #0
 800dee4:	4618      	mov	r0, r3
 800dee6:	f007 fb4d 	bl	8015584 <memset>
            msg.msg_type = MOTOR_MSG;
 800deea:	2301      	movs	r3, #1
 800deec:	743b      	strb	r3, [r7, #16]
            for (size_t i = 0; i < cfg->axis_count; ++i) {
 800deee:	2300      	movs	r3, #0
 800def0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800def4:	e084      	b.n	800e000 <BlvrProto_feed_payload+0x256>
                size_t axis_byte_idx =
                    i * (cfg->num_rgster_per_cmd * cfg->byte_per_rgstr *
 800def6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800defa:	691b      	ldr	r3, [r3, #16]
 800defc:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800df00:	68d2      	ldr	r2, [r2, #12]
 800df02:	fb02 f303 	mul.w	r3, r2, r3
                         cfg->num_read_cmd);
 800df06:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800df0a:	6952      	ldr	r2, [r2, #20]
                    i * (cfg->num_rgster_per_cmd * cfg->byte_per_rgstr *
 800df0c:	fb03 f202 	mul.w	r2, r3, r2
                size_t axis_byte_idx =
 800df10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800df14:	fb02 f303 	mul.w	r3, r2, r3
 800df18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
                const uint8_t* p = &registers_data[axis_byte_idx];
 800df1c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800df20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800df24:	4413      	add	r3, r2
 800df26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                uint16_t error_check = 0;
 800df2a:	2300      	movs	r3, #0
 800df2c:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa

                p = get_be32(p, &msg.u.motors_msg.msgs[i].driver_st);
 800df30:	f107 0110 	add.w	r1, r7, #16
 800df34:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800df38:	4613      	mov	r3, r2
 800df3a:	00db      	lsls	r3, r3, #3
 800df3c:	4413      	add	r3, r2
 800df3e:	009b      	lsls	r3, r3, #2
 800df40:	3310      	adds	r3, #16
 800df42:	440b      	add	r3, r1
 800df44:	330c      	adds	r3, #12
 800df46:	4619      	mov	r1, r3
 800df48:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800df4c:	f000 fbc1 	bl	800e6d2 <get_be32>
 800df50:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
                p = get_be32(p, &msg.u.motors_msg.msgs[i].rl_pos);
 800df54:	f107 0110 	add.w	r1, r7, #16
 800df58:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800df5c:	4613      	mov	r3, r2
 800df5e:	00db      	lsls	r3, r3, #3
 800df60:	4413      	add	r3, r2
 800df62:	009b      	lsls	r3, r3, #2
 800df64:	3318      	adds	r3, #24
 800df66:	440b      	add	r3, r1
 800df68:	3308      	adds	r3, #8
 800df6a:	4619      	mov	r1, r3
 800df6c:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800df70:	f000 fbaf 	bl	800e6d2 <get_be32>
 800df74:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
                p = get_be32(p, &msg.u.motors_msg.msgs[i].rl_rpm);
 800df78:	f107 0110 	add.w	r1, r7, #16
 800df7c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800df80:	4613      	mov	r3, r2
 800df82:	00db      	lsls	r3, r3, #3
 800df84:	4413      	add	r3, r2
 800df86:	009b      	lsls	r3, r3, #2
 800df88:	3318      	adds	r3, #24
 800df8a:	440b      	add	r3, r1
 800df8c:	330c      	adds	r3, #12
 800df8e:	4619      	mov	r1, r3
 800df90:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800df94:	f000 fb9d 	bl	800e6d2 <get_be32>
 800df98:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
                p = get_be32(p, &msg.u.motors_msg.msgs[i].alrm);
 800df9c:	f107 0110 	add.w	r1, r7, #16
 800dfa0:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800dfa4:	4613      	mov	r3, r2
 800dfa6:	00db      	lsls	r3, r3, #3
 800dfa8:	4413      	add	r3, r2
 800dfaa:	009b      	lsls	r3, r3, #2
 800dfac:	3320      	adds	r3, #32
 800dfae:	440b      	add	r3, r1
 800dfb0:	3308      	adds	r3, #8
 800dfb2:	4619      	mov	r1, r3
 800dfb4:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800dfb8:	f000 fb8b 	bl	800e6d2 <get_be32>
 800dfbc:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
                error_check |= (int32_t)(*p++) << 8;
 800dfc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfc4:	1c5a      	adds	r2, r3, #1
 800dfc6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800dfca:	781b      	ldrb	r3, [r3, #0]
 800dfcc:	021b      	lsls	r3, r3, #8
 800dfce:	b21a      	sxth	r2, r3
 800dfd0:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 800dfd4:	4313      	orrs	r3, r2
 800dfd6:	b21b      	sxth	r3, r3
 800dfd8:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
                error_check |= (int32_t)(*p++);
 800dfdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfe0:	1c5a      	adds	r2, r3, #1
 800dfe2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800dfe6:	781b      	ldrb	r3, [r3, #0]
 800dfe8:	b21a      	sxth	r2, r3
 800dfea:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 800dfee:	4313      	orrs	r3, r2
 800dff0:	b21b      	sxth	r3, r3
 800dff2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
            for (size_t i = 0; i < cfg->axis_count; ++i) {
 800dff6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dffa:	3301      	adds	r3, #1
 800dffc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e000:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e004:	689b      	ldr	r3, [r3, #8]
 800e006:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800e00a:	429a      	cmp	r2, r3
 800e00c:	f4ff af73 	bcc.w	800def6 <BlvrProto_feed_payload+0x14c>
            }

            impl->pending_msg = msg;
 800e010:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e014:	3304      	adds	r3, #4
 800e016:	f107 0110 	add.w	r1, r7, #16
 800e01a:	2298      	movs	r2, #152	@ 0x98
 800e01c:	4618      	mov	r0, r3
 800e01e:	f007 fb9b 	bl	8015758 <memcpy>
            impl->has_pending = 1;
 800e022:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e026:	2201      	movs	r2, #1
 800e028:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

            return AGV_OK;
 800e02c:	2300      	movs	r3, #0
 800e02e:	e004      	b.n	800e03a <BlvrProto_feed_payload+0x290>
        }
        case BLVR_FC_WRITE_MULTIPLE_REGISTERS: {
            return 0;
 800e030:	2300      	movs	r3, #0
 800e032:	e002      	b.n	800e03a <BlvrProto_feed_payload+0x290>
        }
        case BLVR_FC_READWRITE_MULTIPLE_REGISTERS: {
            return 0;
 800e034:	2300      	movs	r3, #0
 800e036:	e000      	b.n	800e03a <BlvrProto_feed_payload+0x290>
        }
        default:
            //  function code 
            return 0;
 800e038:	2300      	movs	r3, #0
    }
}
 800e03a:	4618      	mov	r0, r3
 800e03c:	37d8      	adds	r7, #216	@ 0xd8
 800e03e:	46bd      	mov	sp, r7
 800e040:	bd80      	pop	{r7, pc}

0800e042 <BlvrProto_pop_msg>:

static int BlvrProto_pop_msg(AgvCommProtocolIface* iface, AgvCommMsg* msg_out) {
 800e042:	b580      	push	{r7, lr}
 800e044:	b084      	sub	sp, #16
 800e046:	af00      	add	r7, sp, #0
 800e048:	6078      	str	r0, [r7, #4]
 800e04a:	6039      	str	r1, [r7, #0]
    if (!iface || !msg_out) return AGV_ERR_INVALID_ARG;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d002      	beq.n	800e058 <BlvrProto_pop_msg+0x16>
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d102      	bne.n	800e05e <BlvrProto_pop_msg+0x1c>
 800e058:	f04f 33ff 	mov.w	r3, #4294967295
 800e05c:	e01d      	b.n	800e09a <BlvrProto_pop_msg+0x58>

    BlvrPrtclImpl* impl = (BlvrPrtclImpl*)iface->impl;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	691b      	ldr	r3, [r3, #16]
 800e062:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d102      	bne.n	800e070 <BlvrProto_pop_msg+0x2e>
 800e06a:	f06f 0301 	mvn.w	r3, #1
 800e06e:	e014      	b.n	800e09a <BlvrProto_pop_msg+0x58>

    if (!impl->has_pending)
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e076:	2b00      	cmp	r3, #0
 800e078:	d102      	bne.n	800e080 <BlvrProto_pop_msg+0x3e>
        return AGV_ERR_COMM_PRTCL_NO_PENDING_MSG;  // 
 800e07a:	f06f 0321 	mvn.w	r3, #33	@ 0x21
 800e07e:	e00c      	b.n	800e09a <BlvrProto_pop_msg+0x58>

    *msg_out = impl->pending_msg;
 800e080:	683a      	ldr	r2, [r7, #0]
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	4610      	mov	r0, r2
 800e086:	3304      	adds	r3, #4
 800e088:	2298      	movs	r2, #152	@ 0x98
 800e08a:	4619      	mov	r1, r3
 800e08c:	f007 fb64 	bl	8015758 <memcpy>
    impl->has_pending = 0;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	2200      	movs	r2, #0
 800e094:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return 0;
 800e098:	2300      	movs	r3, #0
}
 800e09a:	4618      	mov	r0, r3
 800e09c:	3710      	adds	r7, #16
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	bd80      	pop	{r7, pc}

0800e0a2 <BlvrProto_make_payload>:

static int BlvrProto_make_payload(AgvCommProtocolIface* iface,
                                  const AgvCommMsg* msg_in,
                                  uint8_t* payload_out, size_t* payload_len) {
 800e0a2:	b580      	push	{r7, lr}
 800e0a4:	b0ba      	sub	sp, #232	@ 0xe8
 800e0a6:	af00      	add	r7, sp, #0
 800e0a8:	60f8      	str	r0, [r7, #12]
 800e0aa:	60b9      	str	r1, [r7, #8]
 800e0ac:	607a      	str	r2, [r7, #4]
 800e0ae:	603b      	str	r3, [r7, #0]
    if (!iface || !msg_in || !payload_out || !payload_len) {
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d008      	beq.n	800e0c8 <BlvrProto_make_payload+0x26>
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d005      	beq.n	800e0c8 <BlvrProto_make_payload+0x26>
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d002      	beq.n	800e0c8 <BlvrProto_make_payload+0x26>
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d102      	bne.n	800e0ce <BlvrProto_make_payload+0x2c>
        return AGV_ERR_INVALID_ARG;
 800e0c8:	f04f 33ff 	mov.w	r3, #4294967295
 800e0cc:	e2d6      	b.n	800e67c <BlvrProto_make_payload+0x5da>
    }

    BlvrPrtclImpl* impl = (BlvrPrtclImpl*)iface->impl;
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	691b      	ldr	r3, [r3, #16]
 800e0d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (!impl) return AGV_ERR_NO_MEMORY;
 800e0d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d102      	bne.n	800e0e4 <BlvrProto_make_payload+0x42>
 800e0de:	f06f 0301 	mvn.w	r3, #1
 800e0e2:	e2cb      	b.n	800e67c <BlvrProto_make_payload+0x5da>
    const AgvCommPrtclBlvrCfg* cfg = impl->cfg;
 800e0e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (!cfg) return AGV_ERR_NO_MEMORY;
 800e0ee:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d102      	bne.n	800e0fc <BlvrProto_make_payload+0x5a>
 800e0f6:	f06f 0301 	mvn.w	r3, #1
 800e0fa:	e2bf      	b.n	800e67c <BlvrProto_make_payload+0x5da>

    if (msg_in->msg_type != MOTOR_MSG)
 800e0fc:	68bb      	ldr	r3, [r7, #8]
 800e0fe:	781b      	ldrb	r3, [r3, #0]
 800e100:	2b01      	cmp	r3, #1
 800e102:	d002      	beq.n	800e10a <BlvrProto_make_payload+0x68>
        return AGV_ERR_COMM_PRTCL_INVALID_MSG_TYPE;
 800e104:	f06f 0322 	mvn.w	r3, #34	@ 0x22
 800e108:	e2b8      	b.n	800e67c <BlvrProto_make_payload+0x5da>

    MotorsCommMsg motors_msg = msg_in->u.motors_msg;
 800e10a:	68bb      	ldr	r3, [r7, #8]
 800e10c:	f107 0014 	add.w	r0, r7, #20
 800e110:	3304      	adds	r3, #4
 800e112:	2294      	movs	r2, #148	@ 0x94
 800e114:	4619      	mov	r1, r3
 800e116:	f007 fb1f 	bl	8015758 <memcpy>

    size_t idx = 0;
 800e11a:	2300      	movs	r3, #0
 800e11c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    switch (motors_msg.type) {
 800e120:	7d3b      	ldrb	r3, [r7, #20]
 800e122:	2b02      	cmp	r3, #2
 800e124:	f000 8169 	beq.w	800e3fa <BlvrProto_make_payload+0x358>
 800e128:	2b02      	cmp	r3, #2
 800e12a:	f300 82a5 	bgt.w	800e678 <BlvrProto_make_payload+0x5d6>
 800e12e:	2b00      	cmp	r3, #0
 800e130:	f000 80f4 	beq.w	800e31c <BlvrProto_make_payload+0x27a>
 800e134:	2b01      	cmp	r3, #1
 800e136:	f040 829f 	bne.w	800e678 <BlvrProto_make_payload+0x5d6>
        case WRITE: {
            const uint16_t reg_start = cfg->reg_address_write.cmd_vel;
 800e13a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e13e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e140:	f8a7 30ba 	strh.w	r3, [r7, #186]	@ 0xba
            const uint16_t totol_rgstr_count =
                cfg->axis_count *
 800e144:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e148:	689b      	ldr	r3, [r3, #8]
            const uint16_t totol_rgstr_count =
 800e14a:	b29a      	uxth	r2, r3
                (cfg->num_write_cmd * cfg->num_rgster_per_cmd);
 800e14c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e150:	699b      	ldr	r3, [r3, #24]
            const uint16_t totol_rgstr_count =
 800e152:	b299      	uxth	r1, r3
                (cfg->num_write_cmd * cfg->num_rgster_per_cmd);
 800e154:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e158:	691b      	ldr	r3, [r3, #16]
            const uint16_t totol_rgstr_count =
 800e15a:	b29b      	uxth	r3, r3
 800e15c:	fb11 f303 	smulbb	r3, r1, r3
 800e160:	b29b      	uxth	r3, r3
 800e162:	fb12 f303 	smulbb	r3, r2, r3
 800e166:	f8a7 30b8 	strh.w	r3, [r7, #184]	@ 0xb8
            uint16_t totol_byte_count = totol_rgstr_count * cfg->byte_per_rgstr;
 800e16a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e16e:	68db      	ldr	r3, [r3, #12]
 800e170:	b29b      	uxth	r3, r3
 800e172:	f8b7 20b8 	ldrh.w	r2, [r7, #184]	@ 0xb8
 800e176:	fb12 f303 	smulbb	r3, r2, r3
 800e17a:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
            size_t needed = 1                    // addr
                            + 1                  // func
                            + 2                  // start addr
                            + 2                  // reg_count
                            + 1                  // byte_count
                            + totol_byte_count;  // data
 800e17e:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 800e182:	3307      	adds	r3, #7
            size_t needed = 1                    // addr
 800e184:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

            if (*payload_len < needed) {
 800e188:	683b      	ldr	r3, [r7, #0]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e190:	429a      	cmp	r2, r3
 800e192:	d902      	bls.n	800e19a <BlvrProto_make_payload+0xf8>
                return AGV_ERR_COMM_FMT_FRAME_TOO_SHORT;  //  buffer
 800e194:	f06f 0313 	mvn.w	r3, #19
 800e198:	e270      	b.n	800e67c <BlvrProto_make_payload+0x5da>
                                                          // 
            }

            // Addr
            payload_out[idx++] = cfg->shared_id;
 800e19a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e19e:	8819      	ldrh	r1, [r3, #0]
 800e1a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e1a4:	1c5a      	adds	r2, r3, #1
 800e1a6:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e1aa:	687a      	ldr	r2, [r7, #4]
 800e1ac:	4413      	add	r3, r2
 800e1ae:	b2ca      	uxtb	r2, r1
 800e1b0:	701a      	strb	r2, [r3, #0]
            // Function code

            payload_out[idx++] = BLVR_FC_WRITE_MULTIPLE_REGISTERS;
 800e1b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e1b6:	1c5a      	adds	r2, r3, #1
 800e1b8:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e1bc:	687a      	ldr	r2, [r7, #4]
 800e1be:	4413      	add	r3, r2
 800e1c0:	2210      	movs	r2, #16
 800e1c2:	701a      	strb	r2, [r3, #0]

            // modbus is a 8bit format, but BLVR is using 16bit, so we should
            // split the var to 2 8bit (upper & lower)

            // Start address
            payload_out[idx++] = (uint8_t)(reg_start >> 8);
 800e1c4:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	@ 0xba
 800e1c8:	0a1b      	lsrs	r3, r3, #8
 800e1ca:	b299      	uxth	r1, r3
 800e1cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e1d0:	1c5a      	adds	r2, r3, #1
 800e1d2:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e1d6:	687a      	ldr	r2, [r7, #4]
 800e1d8:	4413      	add	r3, r2
 800e1da:	b2ca      	uxtb	r2, r1
 800e1dc:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = (uint8_t)(reg_start & 0xFF);
 800e1de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e1e2:	1c5a      	adds	r2, r3, #1
 800e1e4:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e1e8:	687a      	ldr	r2, [r7, #4]
 800e1ea:	4413      	add	r3, r2
 800e1ec:	f8b7 20ba 	ldrh.w	r2, [r7, #186]	@ 0xba
 800e1f0:	b2d2      	uxtb	r2, r2
 800e1f2:	701a      	strb	r2, [r3, #0]

            // Register count
            payload_out[idx++] = (uint8_t)(totol_rgstr_count >> 8);
 800e1f4:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 800e1f8:	0a1b      	lsrs	r3, r3, #8
 800e1fa:	b299      	uxth	r1, r3
 800e1fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e200:	1c5a      	adds	r2, r3, #1
 800e202:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e206:	687a      	ldr	r2, [r7, #4]
 800e208:	4413      	add	r3, r2
 800e20a:	b2ca      	uxtb	r2, r1
 800e20c:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = (uint8_t)(totol_rgstr_count & 0xFF);
 800e20e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e212:	1c5a      	adds	r2, r3, #1
 800e214:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e218:	687a      	ldr	r2, [r7, #4]
 800e21a:	4413      	add	r3, r2
 800e21c:	f8b7 20b8 	ldrh.w	r2, [r7, #184]	@ 0xb8
 800e220:	b2d2      	uxtb	r2, r2
 800e222:	701a      	strb	r2, [r3, #0]

            // Byte count
            payload_out[idx++] = totol_byte_count;
 800e224:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e228:	1c5a      	adds	r2, r3, #1
 800e22a:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e22e:	687a      	ldr	r2, [r7, #4]
 800e230:	4413      	add	r3, r2
 800e232:	f8b7 20b6 	ldrh.w	r2, [r7, #182]	@ 0xb6
 800e236:	b2d2      	uxtb	r2, r2
 800e238:	701a      	strb	r2, [r3, #0]

            uint8_t* p = &payload_out[idx];
 800e23a:	687a      	ldr	r2, [r7, #4]
 800e23c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e240:	4413      	add	r3, r2
 800e242:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
            for (uint8_t i = 0; i < cfg->axis_count; ++i) {
 800e246:	2300      	movs	r3, #0
 800e248:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
 800e24c:	e059      	b.n	800e302 <BlvrProto_make_payload+0x260>
                p = put_be32(p, motors_msg.msgs[i].des_vel);
 800e24e:	f897 20e3 	ldrb.w	r2, [r7, #227]	@ 0xe3
 800e252:	4613      	mov	r3, r2
 800e254:	00db      	lsls	r3, r3, #3
 800e256:	4413      	add	r3, r2
 800e258:	009b      	lsls	r3, r3, #2
 800e25a:	33e8      	adds	r3, #232	@ 0xe8
 800e25c:	443b      	add	r3, r7
 800e25e:	3bd0      	subs	r3, #208	@ 0xd0
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	4619      	mov	r1, r3
 800e264:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800e268:	f000 fa0c 	bl	800e684 <put_be32>
 800e26c:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
                p = put_be32(p, motors_msg.msgs[i].des_acc);
 800e270:	f897 20e3 	ldrb.w	r2, [r7, #227]	@ 0xe3
 800e274:	4613      	mov	r3, r2
 800e276:	00db      	lsls	r3, r3, #3
 800e278:	4413      	add	r3, r2
 800e27a:	009b      	lsls	r3, r3, #2
 800e27c:	33e8      	adds	r3, #232	@ 0xe8
 800e27e:	443b      	add	r3, r7
 800e280:	3bcc      	subs	r3, #204	@ 0xcc
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	4619      	mov	r1, r3
 800e286:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800e28a:	f000 f9fb 	bl	800e684 <put_be32>
 800e28e:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
                p = put_be32(p, motors_msg.msgs[i].des_dec);
 800e292:	f897 20e3 	ldrb.w	r2, [r7, #227]	@ 0xe3
 800e296:	4613      	mov	r3, r2
 800e298:	00db      	lsls	r3, r3, #3
 800e29a:	4413      	add	r3, r2
 800e29c:	009b      	lsls	r3, r3, #2
 800e29e:	33e8      	adds	r3, #232	@ 0xe8
 800e2a0:	443b      	add	r3, r7
 800e2a2:	3bc8      	subs	r3, #200	@ 0xc8
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	4619      	mov	r1, r3
 800e2a8:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800e2ac:	f000 f9ea 	bl	800e684 <put_be32>
 800e2b0:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
                p = put_be32(p, motors_msg.msgs[i].spd_ctrl);
 800e2b4:	f897 20e3 	ldrb.w	r2, [r7, #227]	@ 0xe3
 800e2b8:	4613      	mov	r3, r2
 800e2ba:	00db      	lsls	r3, r3, #3
 800e2bc:	4413      	add	r3, r2
 800e2be:	009b      	lsls	r3, r3, #2
 800e2c0:	33e8      	adds	r3, #232	@ 0xe8
 800e2c2:	443b      	add	r3, r7
 800e2c4:	3bc4      	subs	r3, #196	@ 0xc4
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	4619      	mov	r1, r3
 800e2ca:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800e2ce:	f000 f9d9 	bl	800e684 <put_be32>
 800e2d2:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
                p = put_be32(p, motors_msg.msgs[i].trigger);
 800e2d6:	f897 20e3 	ldrb.w	r2, [r7, #227]	@ 0xe3
 800e2da:	4613      	mov	r3, r2
 800e2dc:	00db      	lsls	r3, r3, #3
 800e2de:	4413      	add	r3, r2
 800e2e0:	009b      	lsls	r3, r3, #2
 800e2e2:	33e8      	adds	r3, #232	@ 0xe8
 800e2e4:	443b      	add	r3, r7
 800e2e6:	3bc0      	subs	r3, #192	@ 0xc0
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	4619      	mov	r1, r3
 800e2ec:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800e2f0:	f000 f9c8 	bl	800e684 <put_be32>
 800e2f4:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
            for (uint8_t i = 0; i < cfg->axis_count; ++i) {
 800e2f8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800e2fc:	3301      	adds	r3, #1
 800e2fe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
 800e302:	f897 20e3 	ldrb.w	r2, [r7, #227]	@ 0xe3
 800e306:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e30a:	689b      	ldr	r3, [r3, #8]
 800e30c:	429a      	cmp	r2, r3
 800e30e:	d39e      	bcc.n	800e24e <BlvrProto_make_payload+0x1ac>
            }

            *payload_len = idx;
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800e316:	601a      	str	r2, [r3, #0]

            return AGV_OK;
 800e318:	2300      	movs	r3, #0
 800e31a:	e1af      	b.n	800e67c <BlvrProto_make_payload+0x5da>
        }

        case READ: {
            const uint16_t addr = cfg->reg_address_read.driver_status;
 800e31c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e320:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e322:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
            const uint16_t totol_rgstr_count =
                cfg->axis_count * (cfg->num_read_cmd * cfg->num_rgster_per_cmd);
 800e326:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e32a:	689b      	ldr	r3, [r3, #8]
            const uint16_t totol_rgstr_count =
 800e32c:	b29a      	uxth	r2, r3
                cfg->axis_count * (cfg->num_read_cmd * cfg->num_rgster_per_cmd);
 800e32e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e332:	695b      	ldr	r3, [r3, #20]
            const uint16_t totol_rgstr_count =
 800e334:	b299      	uxth	r1, r3
                cfg->axis_count * (cfg->num_read_cmd * cfg->num_rgster_per_cmd);
 800e336:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e33a:	691b      	ldr	r3, [r3, #16]
            const uint16_t totol_rgstr_count =
 800e33c:	b29b      	uxth	r3, r3
 800e33e:	fb11 f303 	smulbb	r3, r1, r3
 800e342:	b29b      	uxth	r3, r3
 800e344:	fb12 f303 	smulbb	r3, r2, r3
 800e348:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac

            size_t needed = 1     // addr
 800e34c:	2306      	movs	r3, #6
 800e34e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
                            + 1   // func
                            + 2   // start addr
                            + 2;  // reg count

            if (*payload_len < needed) {
 800e352:	683b      	ldr	r3, [r7, #0]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e35a:	429a      	cmp	r2, r3
 800e35c:	d902      	bls.n	800e364 <BlvrProto_make_payload+0x2c2>
                return AGV_ERR_COMM_FMT_FRAME_TOO_SHORT;
 800e35e:	f06f 0313 	mvn.w	r3, #19
 800e362:	e18b      	b.n	800e67c <BlvrProto_make_payload+0x5da>
            }

            payload_out[idx++] = cfg->shared_id;
 800e364:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e368:	8819      	ldrh	r1, [r3, #0]
 800e36a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e36e:	1c5a      	adds	r2, r3, #1
 800e370:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e374:	687a      	ldr	r2, [r7, #4]
 800e376:	4413      	add	r3, r2
 800e378:	b2ca      	uxtb	r2, r1
 800e37a:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = BLVR_FC_READ_HOLDING_REGISTERS;
 800e37c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e380:	1c5a      	adds	r2, r3, #1
 800e382:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e386:	687a      	ldr	r2, [r7, #4]
 800e388:	4413      	add	r3, r2
 800e38a:	2203      	movs	r2, #3
 800e38c:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = (uint8_t)(addr >> 8);
 800e38e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800e392:	0a1b      	lsrs	r3, r3, #8
 800e394:	b299      	uxth	r1, r3
 800e396:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e39a:	1c5a      	adds	r2, r3, #1
 800e39c:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e3a0:	687a      	ldr	r2, [r7, #4]
 800e3a2:	4413      	add	r3, r2
 800e3a4:	b2ca      	uxtb	r2, r1
 800e3a6:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = (uint8_t)(addr & 0xFF);
 800e3a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e3ac:	1c5a      	adds	r2, r3, #1
 800e3ae:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e3b2:	687a      	ldr	r2, [r7, #4]
 800e3b4:	4413      	add	r3, r2
 800e3b6:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	@ 0xae
 800e3ba:	b2d2      	uxtb	r2, r2
 800e3bc:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = (uint8_t)(totol_rgstr_count >> 8);
 800e3be:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 800e3c2:	0a1b      	lsrs	r3, r3, #8
 800e3c4:	b299      	uxth	r1, r3
 800e3c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e3ca:	1c5a      	adds	r2, r3, #1
 800e3cc:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e3d0:	687a      	ldr	r2, [r7, #4]
 800e3d2:	4413      	add	r3, r2
 800e3d4:	b2ca      	uxtb	r2, r1
 800e3d6:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = (uint8_t)(totol_rgstr_count & 0xFF);
 800e3d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e3dc:	1c5a      	adds	r2, r3, #1
 800e3de:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e3e2:	687a      	ldr	r2, [r7, #4]
 800e3e4:	4413      	add	r3, r2
 800e3e6:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	@ 0xac
 800e3ea:	b2d2      	uxtb	r2, r2
 800e3ec:	701a      	strb	r2, [r3, #0]

            *payload_len = idx;
 800e3ee:	683b      	ldr	r3, [r7, #0]
 800e3f0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800e3f4:	601a      	str	r2, [r3, #0]
            return AGV_OK;
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	e140      	b.n	800e67c <BlvrProto_make_payload+0x5da>
        }
        case READ_WRITE: {
            const uint16_t reg_start_read = cfg->reg_address_read.driver_status;
 800e3fa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e3fe:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e400:	f8a7 30ca 	strh.w	r3, [r7, #202]	@ 0xca
            const uint16_t reg_start_write = cfg->reg_address_write.cmd_vel;
 800e404:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e408:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e40a:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
            const uint16_t totol_read_rgstr_count =
                cfg->axis_count * cfg->num_read_cmd * cfg->num_rgster_per_cmd;
 800e40e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e412:	689b      	ldr	r3, [r3, #8]
            const uint16_t totol_read_rgstr_count =
 800e414:	b29a      	uxth	r2, r3
                cfg->axis_count * cfg->num_read_cmd * cfg->num_rgster_per_cmd;
 800e416:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e41a:	695b      	ldr	r3, [r3, #20]
            const uint16_t totol_read_rgstr_count =
 800e41c:	b29b      	uxth	r3, r3
 800e41e:	fb12 f303 	smulbb	r3, r2, r3
 800e422:	b29a      	uxth	r2, r3
                cfg->axis_count * cfg->num_read_cmd * cfg->num_rgster_per_cmd;
 800e424:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e428:	691b      	ldr	r3, [r3, #16]
            const uint16_t totol_read_rgstr_count =
 800e42a:	b29b      	uxth	r3, r3
 800e42c:	fb12 f303 	smulbb	r3, r2, r3
 800e430:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
            const uint16_t totol_write_rgstr_count =
                cfg->axis_count * cfg->num_write_cmd * cfg->num_rgster_per_cmd;
 800e434:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e438:	689b      	ldr	r3, [r3, #8]
            const uint16_t totol_write_rgstr_count =
 800e43a:	b29a      	uxth	r2, r3
                cfg->axis_count * cfg->num_write_cmd * cfg->num_rgster_per_cmd;
 800e43c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e440:	699b      	ldr	r3, [r3, #24]
            const uint16_t totol_write_rgstr_count =
 800e442:	b29b      	uxth	r3, r3
 800e444:	fb12 f303 	smulbb	r3, r2, r3
 800e448:	b29a      	uxth	r2, r3
                cfg->axis_count * cfg->num_write_cmd * cfg->num_rgster_per_cmd;
 800e44a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e44e:	691b      	ldr	r3, [r3, #16]
            const uint16_t totol_write_rgstr_count =
 800e450:	b29b      	uxth	r3, r3
 800e452:	fb12 f303 	smulbb	r3, r2, r3
 800e456:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
            const uint16_t write_byte_count =
                totol_write_rgstr_count * cfg->byte_per_rgstr;
 800e45a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e45e:	68db      	ldr	r3, [r3, #12]
            const uint16_t write_byte_count =
 800e460:	b29b      	uxth	r3, r3
 800e462:	f8b7 20c4 	ldrh.w	r2, [r7, #196]	@ 0xc4
 800e466:	fb12 f303 	smulbb	r3, r2, r3
 800e46a:	f8a7 30c2 	strh.w	r3, [r7, #194]	@ 0xc2
                            + 2                  // start addr read
                            + 2                  // regc_ount read
                            + 2                  // start addr write
                            + 2                  // reg_count write
                            + 1                  // byte_count
                            + write_byte_count;  // data
 800e46e:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	@ 0xc2
 800e472:	330b      	adds	r3, #11
            size_t needed = 1                    // addr
 800e474:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            if (*payload_len < needed) {
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800e480:	429a      	cmp	r2, r3
 800e482:	d902      	bls.n	800e48a <BlvrProto_make_payload+0x3e8>
                return AGV_ERR_COMM_FMT_FRAME_TOO_SHORT;  //  buffer
 800e484:	f06f 0313 	mvn.w	r3, #19
 800e488:	e0f8      	b.n	800e67c <BlvrProto_make_payload+0x5da>
                                                          // 
            }

            // Addr
            payload_out[idx++] = cfg->shared_id;
 800e48a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e48e:	8819      	ldrh	r1, [r3, #0]
 800e490:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e494:	1c5a      	adds	r2, r3, #1
 800e496:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e49a:	687a      	ldr	r2, [r7, #4]
 800e49c:	4413      	add	r3, r2
 800e49e:	b2ca      	uxtb	r2, r1
 800e4a0:	701a      	strb	r2, [r3, #0]
            // Function code

            payload_out[idx++] = BLVR_FC_READWRITE_MULTIPLE_REGISTERS;
 800e4a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e4a6:	1c5a      	adds	r2, r3, #1
 800e4a8:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e4ac:	687a      	ldr	r2, [r7, #4]
 800e4ae:	4413      	add	r3, r2
 800e4b0:	2217      	movs	r2, #23
 800e4b2:	701a      	strb	r2, [r3, #0]

            // modbus is a 8bit format, but BLVR is using 16bit, so we should
            // split the var to 2 8bit (upper & lower)

            // Start address read
            payload_out[idx++] = (uint8_t)(reg_start_read >> 8);
 800e4b4:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	@ 0xca
 800e4b8:	0a1b      	lsrs	r3, r3, #8
 800e4ba:	b299      	uxth	r1, r3
 800e4bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e4c0:	1c5a      	adds	r2, r3, #1
 800e4c2:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e4c6:	687a      	ldr	r2, [r7, #4]
 800e4c8:	4413      	add	r3, r2
 800e4ca:	b2ca      	uxtb	r2, r1
 800e4cc:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = (uint8_t)(reg_start_read & 0xFF);
 800e4ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e4d2:	1c5a      	adds	r2, r3, #1
 800e4d4:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e4d8:	687a      	ldr	r2, [r7, #4]
 800e4da:	4413      	add	r3, r2
 800e4dc:	f8b7 20ca 	ldrh.w	r2, [r7, #202]	@ 0xca
 800e4e0:	b2d2      	uxtb	r2, r2
 800e4e2:	701a      	strb	r2, [r3, #0]

            // Register count read
            payload_out[idx++] = (uint8_t)(totol_read_rgstr_count >> 8);
 800e4e4:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	@ 0xc6
 800e4e8:	0a1b      	lsrs	r3, r3, #8
 800e4ea:	b299      	uxth	r1, r3
 800e4ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e4f0:	1c5a      	adds	r2, r3, #1
 800e4f2:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e4f6:	687a      	ldr	r2, [r7, #4]
 800e4f8:	4413      	add	r3, r2
 800e4fa:	b2ca      	uxtb	r2, r1
 800e4fc:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = (uint8_t)(totol_read_rgstr_count & 0xFF);
 800e4fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e502:	1c5a      	adds	r2, r3, #1
 800e504:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e508:	687a      	ldr	r2, [r7, #4]
 800e50a:	4413      	add	r3, r2
 800e50c:	f8b7 20c6 	ldrh.w	r2, [r7, #198]	@ 0xc6
 800e510:	b2d2      	uxtb	r2, r2
 800e512:	701a      	strb	r2, [r3, #0]

            // Start address write
            payload_out[idx++] = (uint8_t)(reg_start_write >> 8);
 800e514:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	@ 0xc8
 800e518:	0a1b      	lsrs	r3, r3, #8
 800e51a:	b299      	uxth	r1, r3
 800e51c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e520:	1c5a      	adds	r2, r3, #1
 800e522:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e526:	687a      	ldr	r2, [r7, #4]
 800e528:	4413      	add	r3, r2
 800e52a:	b2ca      	uxtb	r2, r1
 800e52c:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = (uint8_t)(reg_start_write & 0xFF);
 800e52e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e532:	1c5a      	adds	r2, r3, #1
 800e534:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e538:	687a      	ldr	r2, [r7, #4]
 800e53a:	4413      	add	r3, r2
 800e53c:	f8b7 20c8 	ldrh.w	r2, [r7, #200]	@ 0xc8
 800e540:	b2d2      	uxtb	r2, r2
 800e542:	701a      	strb	r2, [r3, #0]

            // Register count write
            payload_out[idx++] = (uint8_t)(totol_write_rgstr_count >> 8);
 800e544:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	@ 0xc4
 800e548:	0a1b      	lsrs	r3, r3, #8
 800e54a:	b299      	uxth	r1, r3
 800e54c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e550:	1c5a      	adds	r2, r3, #1
 800e552:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e556:	687a      	ldr	r2, [r7, #4]
 800e558:	4413      	add	r3, r2
 800e55a:	b2ca      	uxtb	r2, r1
 800e55c:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = (uint8_t)(totol_write_rgstr_count & 0xFF);
 800e55e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e562:	1c5a      	adds	r2, r3, #1
 800e564:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e568:	687a      	ldr	r2, [r7, #4]
 800e56a:	4413      	add	r3, r2
 800e56c:	f8b7 20c4 	ldrh.w	r2, [r7, #196]	@ 0xc4
 800e570:	b2d2      	uxtb	r2, r2
 800e572:	701a      	strb	r2, [r3, #0]

            // Byte count
            payload_out[idx++] = write_byte_count;
 800e574:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e578:	1c5a      	adds	r2, r3, #1
 800e57a:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e57e:	687a      	ldr	r2, [r7, #4]
 800e580:	4413      	add	r3, r2
 800e582:	f8b7 20c2 	ldrh.w	r2, [r7, #194]	@ 0xc2
 800e586:	b2d2      	uxtb	r2, r2
 800e588:	701a      	strb	r2, [r3, #0]

            uint8_t* p = &payload_out[idx];
 800e58a:	687a      	ldr	r2, [r7, #4]
 800e58c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e590:	4413      	add	r3, r2
 800e592:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            for (uint8_t i = 0; i < cfg->axis_count; ++i) {
 800e596:	2300      	movs	r3, #0
 800e598:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
 800e59c:	e059      	b.n	800e652 <BlvrProto_make_payload+0x5b0>
                p = put_be32(p, motors_msg.msgs[i].des_vel);
 800e59e:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 800e5a2:	4613      	mov	r3, r2
 800e5a4:	00db      	lsls	r3, r3, #3
 800e5a6:	4413      	add	r3, r2
 800e5a8:	009b      	lsls	r3, r3, #2
 800e5aa:	33e8      	adds	r3, #232	@ 0xe8
 800e5ac:	443b      	add	r3, r7
 800e5ae:	3bd0      	subs	r3, #208	@ 0xd0
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	4619      	mov	r1, r3
 800e5b4:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800e5b8:	f000 f864 	bl	800e684 <put_be32>
 800e5bc:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
                p = put_be32(p, motors_msg.msgs[i].des_acc);
 800e5c0:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 800e5c4:	4613      	mov	r3, r2
 800e5c6:	00db      	lsls	r3, r3, #3
 800e5c8:	4413      	add	r3, r2
 800e5ca:	009b      	lsls	r3, r3, #2
 800e5cc:	33e8      	adds	r3, #232	@ 0xe8
 800e5ce:	443b      	add	r3, r7
 800e5d0:	3bcc      	subs	r3, #204	@ 0xcc
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	4619      	mov	r1, r3
 800e5d6:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800e5da:	f000 f853 	bl	800e684 <put_be32>
 800e5de:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
                p = put_be32(p, motors_msg.msgs[i].des_dec);
 800e5e2:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 800e5e6:	4613      	mov	r3, r2
 800e5e8:	00db      	lsls	r3, r3, #3
 800e5ea:	4413      	add	r3, r2
 800e5ec:	009b      	lsls	r3, r3, #2
 800e5ee:	33e8      	adds	r3, #232	@ 0xe8
 800e5f0:	443b      	add	r3, r7
 800e5f2:	3bc8      	subs	r3, #200	@ 0xc8
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	4619      	mov	r1, r3
 800e5f8:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800e5fc:	f000 f842 	bl	800e684 <put_be32>
 800e600:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
                p = put_be32(p, motors_msg.msgs[i].spd_ctrl);
 800e604:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 800e608:	4613      	mov	r3, r2
 800e60a:	00db      	lsls	r3, r3, #3
 800e60c:	4413      	add	r3, r2
 800e60e:	009b      	lsls	r3, r3, #2
 800e610:	33e8      	adds	r3, #232	@ 0xe8
 800e612:	443b      	add	r3, r7
 800e614:	3bc4      	subs	r3, #196	@ 0xc4
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	4619      	mov	r1, r3
 800e61a:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800e61e:	f000 f831 	bl	800e684 <put_be32>
 800e622:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
                p = put_be32(p, motors_msg.msgs[i].trigger);
 800e626:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 800e62a:	4613      	mov	r3, r2
 800e62c:	00db      	lsls	r3, r3, #3
 800e62e:	4413      	add	r3, r2
 800e630:	009b      	lsls	r3, r3, #2
 800e632:	33e8      	adds	r3, #232	@ 0xe8
 800e634:	443b      	add	r3, r7
 800e636:	3bc0      	subs	r3, #192	@ 0xc0
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	4619      	mov	r1, r3
 800e63c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800e640:	f000 f820 	bl	800e684 <put_be32>
 800e644:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
            for (uint8_t i = 0; i < cfg->axis_count; ++i) {
 800e648:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800e64c:	3301      	adds	r3, #1
 800e64e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
 800e652:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 800e656:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e65a:	689b      	ldr	r3, [r3, #8]
 800e65c:	429a      	cmp	r2, r3
 800e65e:	d39e      	bcc.n	800e59e <BlvrProto_make_payload+0x4fc>
            }
            idx = (size_t)(p - payload_out);
 800e660:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	1ad3      	subs	r3, r2, r3
 800e668:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

            *payload_len = idx;
 800e66c:	683b      	ldr	r3, [r7, #0]
 800e66e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800e672:	601a      	str	r2, [r3, #0]
            return AGV_OK;
 800e674:	2300      	movs	r3, #0
 800e676:	e001      	b.n	800e67c <BlvrProto_make_payload+0x5da>
        }

        default:
            return AGV_ERR_COMM_PRTCL_INVALID_MSG_TYPE;
 800e678:	f06f 0322 	mvn.w	r3, #34	@ 0x22
    }

    return AGV_OK;
}
 800e67c:	4618      	mov	r0, r3
 800e67e:	37e8      	adds	r7, #232	@ 0xe8
 800e680:	46bd      	mov	sp, r7
 800e682:	bd80      	pop	{r7, pc}

0800e684 <put_be32>:

static uint8_t* put_be32(uint8_t* p, int32_t v) {
 800e684:	b480      	push	{r7}
 800e686:	b083      	sub	sp, #12
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
 800e68c:	6039      	str	r1, [r7, #0]
    *p++ = (uint8_t)(v >> 24);
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	1619      	asrs	r1, r3, #24
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	1c5a      	adds	r2, r3, #1
 800e696:	607a      	str	r2, [r7, #4]
 800e698:	b2ca      	uxtb	r2, r1
 800e69a:	701a      	strb	r2, [r3, #0]
    *p++ = (uint8_t)(v >> 16);
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	1419      	asrs	r1, r3, #16
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	1c5a      	adds	r2, r3, #1
 800e6a4:	607a      	str	r2, [r7, #4]
 800e6a6:	b2ca      	uxtb	r2, r1
 800e6a8:	701a      	strb	r2, [r3, #0]
    *p++ = (uint8_t)(v >> 8);
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	1219      	asrs	r1, r3, #8
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	1c5a      	adds	r2, r3, #1
 800e6b2:	607a      	str	r2, [r7, #4]
 800e6b4:	b2ca      	uxtb	r2, r1
 800e6b6:	701a      	strb	r2, [r3, #0]
    *p++ = (uint8_t)(v);
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	1c5a      	adds	r2, r3, #1
 800e6bc:	607a      	str	r2, [r7, #4]
 800e6be:	683a      	ldr	r2, [r7, #0]
 800e6c0:	b2d2      	uxtb	r2, r2
 800e6c2:	701a      	strb	r2, [r3, #0]
    return p;
 800e6c4:	687b      	ldr	r3, [r7, #4]
}
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	370c      	adds	r7, #12
 800e6ca:	46bd      	mov	sp, r7
 800e6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d0:	4770      	bx	lr

0800e6d2 <get_be32>:

static const uint8_t* get_be32(const uint8_t* p, int32_t* out) {
 800e6d2:	b480      	push	{r7}
 800e6d4:	b085      	sub	sp, #20
 800e6d6:	af00      	add	r7, sp, #0
 800e6d8:	6078      	str	r0, [r7, #4]
 800e6da:	6039      	str	r1, [r7, #0]
    int32_t v = 0;
 800e6dc:	2300      	movs	r3, #0
 800e6de:	60fb      	str	r3, [r7, #12]

    v |= (int32_t)(*p++) << 24;
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	1c5a      	adds	r2, r3, #1
 800e6e4:	607a      	str	r2, [r7, #4]
 800e6e6:	781b      	ldrb	r3, [r3, #0]
 800e6e8:	061b      	lsls	r3, r3, #24
 800e6ea:	68fa      	ldr	r2, [r7, #12]
 800e6ec:	4313      	orrs	r3, r2
 800e6ee:	60fb      	str	r3, [r7, #12]
    v |= (int32_t)(*p++) << 16;
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	1c5a      	adds	r2, r3, #1
 800e6f4:	607a      	str	r2, [r7, #4]
 800e6f6:	781b      	ldrb	r3, [r3, #0]
 800e6f8:	041b      	lsls	r3, r3, #16
 800e6fa:	68fa      	ldr	r2, [r7, #12]
 800e6fc:	4313      	orrs	r3, r2
 800e6fe:	60fb      	str	r3, [r7, #12]
    v |= (int32_t)(*p++) << 8;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	1c5a      	adds	r2, r3, #1
 800e704:	607a      	str	r2, [r7, #4]
 800e706:	781b      	ldrb	r3, [r3, #0]
 800e708:	021b      	lsls	r3, r3, #8
 800e70a:	68fa      	ldr	r2, [r7, #12]
 800e70c:	4313      	orrs	r3, r2
 800e70e:	60fb      	str	r3, [r7, #12]
    v |= (int32_t)(*p++);
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	1c5a      	adds	r2, r3, #1
 800e714:	607a      	str	r2, [r7, #4]
 800e716:	781b      	ldrb	r3, [r3, #0]
 800e718:	461a      	mov	r2, r3
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	4313      	orrs	r3, r2
 800e71e:	60fb      	str	r3, [r7, #12]

    *out = v;
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	68fa      	ldr	r2, [r7, #12]
 800e724:	601a      	str	r2, [r3, #0]
    return p;
 800e726:	687b      	ldr	r3, [r7, #4]
}
 800e728:	4618      	mov	r0, r3
 800e72a:	3714      	adds	r7, #20
 800e72c:	46bd      	mov	sp, r7
 800e72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e732:	4770      	bx	lr

0800e734 <Protocol_host_create>:
/**
 * Private definitions
 */

int Protocol_host_create(AgvCommProtocolIface* out,
                         const AgvCommPrtclHostCfg* cfg) {
 800e734:	b580      	push	{r7, lr}
 800e736:	b084      	sub	sp, #16
 800e738:	af00      	add	r7, sp, #0
 800e73a:	6078      	str	r0, [r7, #4]
 800e73c:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	2b00      	cmp	r3, #0
 800e742:	d002      	beq.n	800e74a <Protocol_host_create+0x16>
 800e744:	683b      	ldr	r3, [r7, #0]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d102      	bne.n	800e750 <Protocol_host_create+0x1c>
 800e74a:	f04f 33ff 	mov.w	r3, #4294967295
 800e74e:	e01d      	b.n	800e78c <Protocol_host_create+0x58>
    HostProtoImpl* impl = (HostProtoImpl*)malloc(sizeof(HostProtoImpl));
 800e750:	20a0      	movs	r0, #160	@ 0xa0
 800e752:	f005 fcfb 	bl	801414c <malloc>
 800e756:	4603      	mov	r3, r0
 800e758:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d102      	bne.n	800e766 <Protocol_host_create+0x32>
 800e760:	f06f 0301 	mvn.w	r3, #1
 800e764:	e012      	b.n	800e78c <Protocol_host_create+0x58>

    impl->cfg = cfg;
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	683a      	ldr	r2, [r7, #0]
 800e76a:	601a      	str	r2, [r3, #0]

    out->impl = impl;
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	68fa      	ldr	r2, [r7, #12]
 800e770:	611a      	str	r2, [r3, #16]
    out->feed_payload = hostProto_feed_payload;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	4a07      	ldr	r2, [pc, #28]	@ (800e794 <Protocol_host_create+0x60>)
 800e776:	601a      	str	r2, [r3, #0]
    out->pop_msg = hostProto_pop_msg;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	4a07      	ldr	r2, [pc, #28]	@ (800e798 <Protocol_host_create+0x64>)
 800e77c:	605a      	str	r2, [r3, #4]
    out->make_payload = hostProto_make_payload;
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	4a06      	ldr	r2, [pc, #24]	@ (800e79c <Protocol_host_create+0x68>)
 800e782:	609a      	str	r2, [r3, #8]
    out->destroy = hostProto_destroy;
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	4a06      	ldr	r2, [pc, #24]	@ (800e7a0 <Protocol_host_create+0x6c>)
 800e788:	60da      	str	r2, [r3, #12]
    return AGV_OK;
 800e78a:	2300      	movs	r3, #0
}
 800e78c:	4618      	mov	r0, r3
 800e78e:	3710      	adds	r7, #16
 800e790:	46bd      	mov	sp, r7
 800e792:	bd80      	pop	{r7, pc}
 800e794:	0800e7f7 	.word	0x0800e7f7
 800e798:	0800e91b 	.word	0x0800e91b
 800e79c:	0800e97b 	.word	0x0800e97b
 800e7a0:	0800e7a5 	.word	0x0800e7a5

0800e7a4 <hostProto_destroy>:

static int hostProto_destroy(AgvCommProtocolIface* iface) {
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	b084      	sub	sp, #16
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	6078      	str	r0, [r7, #4]
    if (!iface) return AGV_OK;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d101      	bne.n	800e7b6 <hostProto_destroy+0x12>
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	e01b      	b.n	800e7ee <hostProto_destroy+0x4a>
    HostProtoImpl* impl = (HostProtoImpl*)iface->impl;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	691b      	ldr	r3, [r3, #16]
 800e7ba:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d005      	beq.n	800e7ce <hostProto_destroy+0x2a>
        impl->cfg = NULL;
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	2200      	movs	r2, #0
 800e7c6:	601a      	str	r2, [r3, #0]
        free(impl);
 800e7c8:	68f8      	ldr	r0, [r7, #12]
 800e7ca:	f005 fcc7 	bl	801415c <free>
    };

    iface->impl = NULL;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	611a      	str	r2, [r3, #16]
    iface->feed_payload = NULL;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	2200      	movs	r2, #0
 800e7d8:	601a      	str	r2, [r3, #0]
    iface->pop_msg = NULL;
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	2200      	movs	r2, #0
 800e7de:	605a      	str	r2, [r3, #4]
    iface->make_payload = NULL;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	2200      	movs	r2, #0
 800e7e4:	609a      	str	r2, [r3, #8]
    iface->destroy = NULL;
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	2200      	movs	r2, #0
 800e7ea:	60da      	str	r2, [r3, #12]

    return AGV_OK;
 800e7ec:	2300      	movs	r3, #0
}
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	3710      	adds	r7, #16
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}

0800e7f6 <hostProto_feed_payload>:

static int hostProto_feed_payload(AgvCommProtocolIface* iface,
                                  const uint8_t* payload_in,
                                  size_t payload_len) {
 800e7f6:	b580      	push	{r7, lr}
 800e7f8:	b0b0      	sub	sp, #192	@ 0xc0
 800e7fa:	af00      	add	r7, sp, #0
 800e7fc:	60f8      	str	r0, [r7, #12]
 800e7fe:	60b9      	str	r1, [r7, #8]
 800e800:	607a      	str	r2, [r7, #4]
    if (!iface || !payload_in || payload_len == 0) return AGV_ERR_INVALID_ARG;
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d005      	beq.n	800e814 <hostProto_feed_payload+0x1e>
 800e808:	68bb      	ldr	r3, [r7, #8]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d002      	beq.n	800e814 <hostProto_feed_payload+0x1e>
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d102      	bne.n	800e81a <hostProto_feed_payload+0x24>
 800e814:	f04f 33ff 	mov.w	r3, #4294967295
 800e818:	e07b      	b.n	800e912 <hostProto_feed_payload+0x11c>
    HostProtoImpl* impl = (HostProtoImpl*)iface->impl;
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	691b      	ldr	r3, [r3, #16]
 800e81e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (!impl) return AGV_ERR_NO_MEMORY;
 800e822:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e826:	2b00      	cmp	r3, #0
 800e828:	d102      	bne.n	800e830 <hostProto_feed_payload+0x3a>
 800e82a:	f06f 0301 	mvn.w	r3, #1
 800e82e:	e070      	b.n	800e912 <hostProto_feed_payload+0x11c>
    if (payload_len <= 2) return AGV_ERR_COMM_PRTCL_BAD_PAYLOAD;
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	2b02      	cmp	r3, #2
 800e834:	d802      	bhi.n	800e83c <hostProto_feed_payload+0x46>
 800e836:	f06f 031f 	mvn.w	r3, #31
 800e83a:	e06a      	b.n	800e912 <hostProto_feed_payload+0x11c>

    size_t idx = 0;
 800e83c:	2300      	movs	r3, #0
 800e83e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    uint8_t cmd = payload_in[idx++];
 800e842:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e846:	1c5a      	adds	r2, r3, #1
 800e848:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800e84c:	68ba      	ldr	r2, [r7, #8]
 800e84e:	4413      	add	r3, r2
 800e850:	781b      	ldrb	r3, [r3, #0]
 800e852:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    uint8_t len = payload_in[idx++];
 800e856:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e85a:	1c5a      	adds	r2, r3, #1
 800e85c:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800e860:	68ba      	ldr	r2, [r7, #8]
 800e862:	4413      	add	r3, r2
 800e864:	781b      	ldrb	r3, [r3, #0]
 800e866:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6

    if (2 + len != payload_len) {
 800e86a:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 800e86e:	3302      	adds	r3, #2
 800e870:	461a      	mov	r2, r3
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	4293      	cmp	r3, r2
 800e876:	d002      	beq.n	800e87e <hostProto_feed_payload+0x88>
        return AGV_ERR_COMM_PRTCL_BAD_PAYLOAD;
 800e878:	f06f 031f 	mvn.w	r3, #31
 800e87c:	e049      	b.n	800e912 <hostProto_feed_payload+0x11c>
    }

    AgvCommMsg msg;
    msg.msg_type = HOST_MSG;
 800e87e:	2300      	movs	r3, #0
 800e880:	753b      	strb	r3, [r7, #20]
    msg.u.host_msg.type = VEL_CMD;
 800e882:	2300      	movs	r3, #0
 800e884:	763b      	strb	r3, [r7, #24]

    switch (cmd) {
 800e886:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800e88a:	2b01      	cmp	r3, #1
 800e88c:	d13f      	bne.n	800e90e <hostProto_feed_payload+0x118>
        case HOST_COMM_CMD_SET_VEL: {
            size_t expected_len = 3 * sizeof(float);  // float * (vx, vy, vyaw)
 800e88e:	230c      	movs	r3, #12
 800e890:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
            if (len != expected_len) return AGV_ERR_COMM_PRTCL_BAD_PAYLOAD;
 800e894:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 800e898:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e89c:	429a      	cmp	r2, r3
 800e89e:	d002      	beq.n	800e8a6 <hostProto_feed_payload+0xb0>
 800e8a0:	f06f 031f 	mvn.w	r3, #31
 800e8a4:	e035      	b.n	800e912 <hostProto_feed_payload+0x11c>
            uint8_t* p = &payload_in[idx];
 800e8a6:	68ba      	ldr	r2, [r7, #8]
 800e8a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e8ac:	4413      	add	r3, r2
 800e8ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

            p = get_f32_le(p, &msg.u.host_msg.msg.vel.x);
 800e8b2:	f107 0314 	add.w	r3, r7, #20
 800e8b6:	3308      	adds	r3, #8
 800e8b8:	4619      	mov	r1, r3
 800e8ba:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800e8be:	f000 f915 	bl	800eaec <get_f32_le>
 800e8c2:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
            p = get_f32_le(p, &msg.u.host_msg.msg.vel.y);
 800e8c6:	f107 0314 	add.w	r3, r7, #20
 800e8ca:	330c      	adds	r3, #12
 800e8cc:	4619      	mov	r1, r3
 800e8ce:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800e8d2:	f000 f90b 	bl	800eaec <get_f32_le>
 800e8d6:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
            p = get_f32_le(p, &msg.u.host_msg.msg.vel.yaw);
 800e8da:	f107 0314 	add.w	r3, r7, #20
 800e8de:	3310      	adds	r3, #16
 800e8e0:	4619      	mov	r1, r3
 800e8e2:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800e8e6:	f000 f901 	bl	800eaec <get_f32_le>
 800e8ea:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

            impl->pending_msg = msg;
 800e8ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e8f2:	3304      	adds	r3, #4
 800e8f4:	f107 0114 	add.w	r1, r7, #20
 800e8f8:	2298      	movs	r2, #152	@ 0x98
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	f006 ff2c 	bl	8015758 <memcpy>
            impl->has_pending = 1;
 800e900:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e904:	2201      	movs	r2, #1
 800e906:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

            return AGV_OK;
 800e90a:	2300      	movs	r3, #0
 800e90c:	e001      	b.n	800e912 <hostProto_feed_payload+0x11c>
        }
        default:
            return AGV_ERR_COMM_PRTCL_INVALID_MSG_TYPE;
 800e90e:	f06f 0322 	mvn.w	r3, #34	@ 0x22
    }

    return AGV_OK;
}
 800e912:	4618      	mov	r0, r3
 800e914:	37c0      	adds	r7, #192	@ 0xc0
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}

0800e91a <hostProto_pop_msg>:

static int hostProto_pop_msg(AgvCommProtocolIface* iface, AgvCommMsg* msg_out) {
 800e91a:	b580      	push	{r7, lr}
 800e91c:	b084      	sub	sp, #16
 800e91e:	af00      	add	r7, sp, #0
 800e920:	6078      	str	r0, [r7, #4]
 800e922:	6039      	str	r1, [r7, #0]
    if (!iface || !msg_out) return AGV_ERR_INVALID_ARG;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d002      	beq.n	800e930 <hostProto_pop_msg+0x16>
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d102      	bne.n	800e936 <hostProto_pop_msg+0x1c>
 800e930:	f04f 33ff 	mov.w	r3, #4294967295
 800e934:	e01d      	b.n	800e972 <hostProto_pop_msg+0x58>

    HostProtoImpl* impl = (HostProtoImpl*)iface->impl;
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	691b      	ldr	r3, [r3, #16]
 800e93a:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d102      	bne.n	800e948 <hostProto_pop_msg+0x2e>
 800e942:	f06f 0301 	mvn.w	r3, #1
 800e946:	e014      	b.n	800e972 <hostProto_pop_msg+0x58>

    if (!impl->has_pending) return AGV_ERR_COMM_PRTCL_NO_PENDING_MSG;
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d102      	bne.n	800e958 <hostProto_pop_msg+0x3e>
 800e952:	f06f 0321 	mvn.w	r3, #33	@ 0x21
 800e956:	e00c      	b.n	800e972 <hostProto_pop_msg+0x58>

    *msg_out = impl->pending_msg;
 800e958:	683a      	ldr	r2, [r7, #0]
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	4610      	mov	r0, r2
 800e95e:	3304      	adds	r3, #4
 800e960:	2298      	movs	r2, #152	@ 0x98
 800e962:	4619      	mov	r1, r3
 800e964:	f006 fef8 	bl	8015758 <memcpy>
    impl->has_pending = 0;
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	2200      	movs	r2, #0
 800e96c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return 0;
 800e970:	2300      	movs	r3, #0
}
 800e972:	4618      	mov	r0, r3
 800e974:	3710      	adds	r7, #16
 800e976:	46bd      	mov	sp, r7
 800e978:	bd80      	pop	{r7, pc}

0800e97a <hostProto_make_payload>:

static int hostProto_make_payload(AgvCommProtocolIface* iface,
                                  const AgvCommMsg* msg_in,
                                  uint8_t* payload_out, size_t* payload_len) {
 800e97a:	b580      	push	{r7, lr}
 800e97c:	b088      	sub	sp, #32
 800e97e:	af00      	add	r7, sp, #0
 800e980:	60f8      	str	r0, [r7, #12]
 800e982:	60b9      	str	r1, [r7, #8]
 800e984:	607a      	str	r2, [r7, #4]
 800e986:	603b      	str	r3, [r7, #0]
    if (!msg_in || !payload_out || !payload_len) return AGV_ERR_INVALID_ARG;
 800e988:	68bb      	ldr	r3, [r7, #8]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d005      	beq.n	800e99a <hostProto_make_payload+0x20>
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	2b00      	cmp	r3, #0
 800e992:	d002      	beq.n	800e99a <hostProto_make_payload+0x20>
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d102      	bne.n	800e9a0 <hostProto_make_payload+0x26>
 800e99a:	f04f 33ff 	mov.w	r3, #4294967295
 800e99e:	e077      	b.n	800ea90 <hostProto_make_payload+0x116>

    if (msg_in->msg_type != HOST_MSG)
 800e9a0:	68bb      	ldr	r3, [r7, #8]
 800e9a2:	781b      	ldrb	r3, [r3, #0]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d002      	beq.n	800e9ae <hostProto_make_payload+0x34>
        return AGV_ERR_COMM_PRTCL_INVALID_MSG_TYPE;
 800e9a8:	f06f 0322 	mvn.w	r3, #34	@ 0x22
 800e9ac:	e070      	b.n	800ea90 <hostProto_make_payload+0x116>
    HostCommMsg* host_msg = &msg_in->u.host_msg;
 800e9ae:	68bb      	ldr	r3, [r7, #8]
 800e9b0:	3304      	adds	r3, #4
 800e9b2:	61fb      	str	r3, [r7, #28]

    uint8_t cmd = 0;
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	76fb      	strb	r3, [r7, #27]
    uint8_t data_len = 0;
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	76bb      	strb	r3, [r7, #26]

    size_t idx = 0;
 800e9bc:	2300      	movs	r3, #0
 800e9be:	617b      	str	r3, [r7, #20]
    switch (host_msg->type) {
 800e9c0:	69fb      	ldr	r3, [r7, #28]
 800e9c2:	781b      	ldrb	r3, [r3, #0]
 800e9c4:	2b01      	cmp	r3, #1
 800e9c6:	d002      	beq.n	800e9ce <hostProto_make_payload+0x54>
 800e9c8:	2b03      	cmp	r3, #3
 800e9ca:	d05d      	beq.n	800ea88 <hostProto_make_payload+0x10e>
 800e9cc:	e05e      	b.n	800ea8c <hostProto_make_payload+0x112>
        case ODOMETRY: {
            cmd = HOST_COMM_CMD_ODOMETRY_FEEDBACK;
 800e9ce:	2302      	movs	r3, #2
 800e9d0:	76fb      	strb	r3, [r7, #27]
            data_len = 6 * sizeof(float);  // cmd + len + float * (x, y, yaw,
 800e9d2:	2318      	movs	r3, #24
 800e9d4:	76bb      	strb	r3, [r7, #26]
                                           // vx, vy, vyaw)
            if (*payload_len < data_len) return AGV_ERR_OUTPUT_OVERFLOW;
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	681a      	ldr	r2, [r3, #0]
 800e9da:	7ebb      	ldrb	r3, [r7, #26]
 800e9dc:	429a      	cmp	r2, r3
 800e9de:	d202      	bcs.n	800e9e6 <hostProto_make_payload+0x6c>
 800e9e0:	f06f 0303 	mvn.w	r3, #3
 800e9e4:	e054      	b.n	800ea90 <hostProto_make_payload+0x116>

            payload_out[idx++] = cmd;
 800e9e6:	697b      	ldr	r3, [r7, #20]
 800e9e8:	1c5a      	adds	r2, r3, #1
 800e9ea:	617a      	str	r2, [r7, #20]
 800e9ec:	687a      	ldr	r2, [r7, #4]
 800e9ee:	4413      	add	r3, r2
 800e9f0:	7efa      	ldrb	r2, [r7, #27]
 800e9f2:	701a      	strb	r2, [r3, #0]
            payload_out[idx++] = data_len;
 800e9f4:	697b      	ldr	r3, [r7, #20]
 800e9f6:	1c5a      	adds	r2, r3, #1
 800e9f8:	617a      	str	r2, [r7, #20]
 800e9fa:	687a      	ldr	r2, [r7, #4]
 800e9fc:	4413      	add	r3, r2
 800e9fe:	7eba      	ldrb	r2, [r7, #26]
 800ea00:	701a      	strb	r2, [r3, #0]
            uint8_t* p = &payload_out[idx];
 800ea02:	687a      	ldr	r2, [r7, #4]
 800ea04:	697b      	ldr	r3, [r7, #20]
 800ea06:	4413      	add	r3, r2
 800ea08:	613b      	str	r3, [r7, #16]

            p = put_f32_le(p, host_msg->msg.odom.pose.x);
 800ea0a:	69fb      	ldr	r3, [r7, #28]
 800ea0c:	edd3 7a01 	vldr	s15, [r3, #4]
 800ea10:	eeb0 0a67 	vmov.f32	s0, s15
 800ea14:	6938      	ldr	r0, [r7, #16]
 800ea16:	f000 f83f 	bl	800ea98 <put_f32_le>
 800ea1a:	6138      	str	r0, [r7, #16]
            p = put_f32_le(p, host_msg->msg.odom.pose.y);
 800ea1c:	69fb      	ldr	r3, [r7, #28]
 800ea1e:	edd3 7a02 	vldr	s15, [r3, #8]
 800ea22:	eeb0 0a67 	vmov.f32	s0, s15
 800ea26:	6938      	ldr	r0, [r7, #16]
 800ea28:	f000 f836 	bl	800ea98 <put_f32_le>
 800ea2c:	6138      	str	r0, [r7, #16]
            p = put_f32_le(p, host_msg->msg.odom.pose.yaw);
 800ea2e:	69fb      	ldr	r3, [r7, #28]
 800ea30:	edd3 7a03 	vldr	s15, [r3, #12]
 800ea34:	eeb0 0a67 	vmov.f32	s0, s15
 800ea38:	6938      	ldr	r0, [r7, #16]
 800ea3a:	f000 f82d 	bl	800ea98 <put_f32_le>
 800ea3e:	6138      	str	r0, [r7, #16]
            p = put_f32_le(p, host_msg->msg.odom.twist.x);
 800ea40:	69fb      	ldr	r3, [r7, #28]
 800ea42:	edd3 7a04 	vldr	s15, [r3, #16]
 800ea46:	eeb0 0a67 	vmov.f32	s0, s15
 800ea4a:	6938      	ldr	r0, [r7, #16]
 800ea4c:	f000 f824 	bl	800ea98 <put_f32_le>
 800ea50:	6138      	str	r0, [r7, #16]
            p = put_f32_le(p, host_msg->msg.odom.twist.y);
 800ea52:	69fb      	ldr	r3, [r7, #28]
 800ea54:	edd3 7a05 	vldr	s15, [r3, #20]
 800ea58:	eeb0 0a67 	vmov.f32	s0, s15
 800ea5c:	6938      	ldr	r0, [r7, #16]
 800ea5e:	f000 f81b 	bl	800ea98 <put_f32_le>
 800ea62:	6138      	str	r0, [r7, #16]
            p = put_f32_le(p, host_msg->msg.odom.twist.yaw);
 800ea64:	69fb      	ldr	r3, [r7, #28]
 800ea66:	edd3 7a06 	vldr	s15, [r3, #24]
 800ea6a:	eeb0 0a67 	vmov.f32	s0, s15
 800ea6e:	6938      	ldr	r0, [r7, #16]
 800ea70:	f000 f812 	bl	800ea98 <put_f32_le>
 800ea74:	6138      	str	r0, [r7, #16]

            idx = (size_t)(p - payload_out);
 800ea76:	693a      	ldr	r2, [r7, #16]
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	1ad3      	subs	r3, r2, r3
 800ea7c:	617b      	str	r3, [r7, #20]
            *payload_len = idx;
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	697a      	ldr	r2, [r7, #20]
 800ea82:	601a      	str	r2, [r3, #0]

            return AGV_OK;
 800ea84:	2300      	movs	r3, #0
 800ea86:	e003      	b.n	800ea90 <hostProto_make_payload+0x116>
        }
        case HOST_COMM_CMD_HEARTBEAT: {
            return AGV_OK;
 800ea88:	2300      	movs	r3, #0
 800ea8a:	e001      	b.n	800ea90 <hostProto_make_payload+0x116>
        }
        default:
            return AGV_ERR_COMM_PRTCL_INVALID_MSG_TYPE;
 800ea8c:	f06f 0322 	mvn.w	r3, #34	@ 0x22
    }
    return AGV_OK;
}
 800ea90:	4618      	mov	r0, r3
 800ea92:	3720      	adds	r7, #32
 800ea94:	46bd      	mov	sp, r7
 800ea96:	bd80      	pop	{r7, pc}

0800ea98 <put_f32_le>:

uint8_t* put_f32_le(uint8_t* p, float v) {
 800ea98:	b480      	push	{r7}
 800ea9a:	b085      	sub	sp, #20
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
 800eaa0:	ed87 0a00 	vstr	s0, [r7]
    uint32_t u;
    memcpy(&u, &v, 4);  // float -> uint32_t (bit pattern )
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	60fb      	str	r3, [r7, #12]

    *p++ = (uint8_t)(u & 0xFF);
 800eaa8:	68f9      	ldr	r1, [r7, #12]
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	1c5a      	adds	r2, r3, #1
 800eaae:	607a      	str	r2, [r7, #4]
 800eab0:	b2ca      	uxtb	r2, r1
 800eab2:	701a      	strb	r2, [r3, #0]
    *p++ = (uint8_t)((u >> 8) & 0xFF);
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	0a19      	lsrs	r1, r3, #8
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	1c5a      	adds	r2, r3, #1
 800eabc:	607a      	str	r2, [r7, #4]
 800eabe:	b2ca      	uxtb	r2, r1
 800eac0:	701a      	strb	r2, [r3, #0]
    *p++ = (uint8_t)((u >> 16) & 0xFF);
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	0c19      	lsrs	r1, r3, #16
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	1c5a      	adds	r2, r3, #1
 800eaca:	607a      	str	r2, [r7, #4]
 800eacc:	b2ca      	uxtb	r2, r1
 800eace:	701a      	strb	r2, [r3, #0]
    *p++ = (uint8_t)((u >> 24) & 0xFF);
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	0e19      	lsrs	r1, r3, #24
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	1c5a      	adds	r2, r3, #1
 800ead8:	607a      	str	r2, [r7, #4]
 800eada:	b2ca      	uxtb	r2, r1
 800eadc:	701a      	strb	r2, [r3, #0]
    return p;
 800eade:	687b      	ldr	r3, [r7, #4]
}
 800eae0:	4618      	mov	r0, r3
 800eae2:	3714      	adds	r7, #20
 800eae4:	46bd      	mov	sp, r7
 800eae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaea:	4770      	bx	lr

0800eaec <get_f32_le>:

const uint8_t* get_f32_le(const uint8_t* p, float* out) {
 800eaec:	b480      	push	{r7}
 800eaee:	b085      	sub	sp, #20
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	6078      	str	r0, [r7, #4]
 800eaf4:	6039      	str	r1, [r7, #0]
    uint32_t u = 0;
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	60fb      	str	r3, [r7, #12]
    u |= (uint32_t)(*p++);
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	1c5a      	adds	r2, r3, #1
 800eafe:	607a      	str	r2, [r7, #4]
 800eb00:	781b      	ldrb	r3, [r3, #0]
 800eb02:	461a      	mov	r2, r3
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	4313      	orrs	r3, r2
 800eb08:	60fb      	str	r3, [r7, #12]
    u |= (uint32_t)(*p++) << 8;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	1c5a      	adds	r2, r3, #1
 800eb0e:	607a      	str	r2, [r7, #4]
 800eb10:	781b      	ldrb	r3, [r3, #0]
 800eb12:	021a      	lsls	r2, r3, #8
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	4313      	orrs	r3, r2
 800eb18:	60fb      	str	r3, [r7, #12]
    u |= (uint32_t)(*p++) << 16;
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	1c5a      	adds	r2, r3, #1
 800eb1e:	607a      	str	r2, [r7, #4]
 800eb20:	781b      	ldrb	r3, [r3, #0]
 800eb22:	041a      	lsls	r2, r3, #16
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	4313      	orrs	r3, r2
 800eb28:	60fb      	str	r3, [r7, #12]
    u |= (uint32_t)(*p++) << 24;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	1c5a      	adds	r2, r3, #1
 800eb2e:	607a      	str	r2, [r7, #4]
 800eb30:	781b      	ldrb	r3, [r3, #0]
 800eb32:	061a      	lsls	r2, r3, #24
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	4313      	orrs	r3, r2
 800eb38:	60fb      	str	r3, [r7, #12]

    memcpy(out, &u, 4);  // uint32_t -> float
 800eb3a:	68fa      	ldr	r2, [r7, #12]
 800eb3c:	683b      	ldr	r3, [r7, #0]
 800eb3e:	601a      	str	r2, [r3, #0]
    return p;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	4618      	mov	r0, r3
 800eb44:	3714      	adds	r7, #20
 800eb46:	46bd      	mov	sp, r7
 800eb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb4c:	4770      	bx	lr
	...

0800eb50 <Ctrl_passthrough_create>:
/**
 * Private definitions
 */

int Ctrl_passthrough_create(AgvControlLawBase* out,
                            const AgvCtrlPassthroughConfig* cfg) {
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b084      	sub	sp, #16
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	6078      	str	r0, [r7, #4]
 800eb58:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d002      	beq.n	800eb66 <Ctrl_passthrough_create+0x16>
 800eb60:	683b      	ldr	r3, [r7, #0]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d102      	bne.n	800eb6c <Ctrl_passthrough_create+0x1c>
 800eb66:	f04f 33ff 	mov.w	r3, #4294967295
 800eb6a:	e04d      	b.n	800ec08 <Ctrl_passthrough_create+0xb8>

    CtrlPssthrghImpl* impl =
        (CtrlPssthrghImpl*)malloc(sizeof(CtrlPssthrghImpl));
 800eb6c:	2024      	movs	r0, #36	@ 0x24
 800eb6e:	f005 faed 	bl	801414c <malloc>
 800eb72:	4603      	mov	r3, r0
 800eb74:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d102      	bne.n	800eb82 <Ctrl_passthrough_create+0x32>
 800eb7c:	f06f 0301 	mvn.w	r3, #1
 800eb80:	e042      	b.n	800ec08 <Ctrl_passthrough_create+0xb8>
    impl->cfg = cfg;
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	683a      	ldr	r2, [r7, #0]
 800eb86:	601a      	str	r2, [r3, #0]

    char* name = "Passthrough ctrl";
 800eb88:	4b21      	ldr	r3, [pc, #132]	@ (800ec10 <Ctrl_passthrough_create+0xc0>)
 800eb8a:	60bb      	str	r3, [r7, #8]

    impl->mutex_cmd = xSemaphoreCreateMutex();
 800eb8c:	2001      	movs	r0, #1
 800eb8e:	f002 f9dc 	bl	8010f4a <xQueueCreateMutex>
 800eb92:	4602      	mov	r2, r0
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	61da      	str	r2, [r3, #28]
    if (impl->mutex_cmd == NULL) {
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	69db      	ldr	r3, [r3, #28]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d105      	bne.n	800ebac <Ctrl_passthrough_create+0x5c>
        free(impl);
 800eba0:	68f8      	ldr	r0, [r7, #12]
 800eba2:	f005 fadb 	bl	801415c <free>
        return AGV_ERR_MUTEX_FAIL;
 800eba6:	f06f 0302 	mvn.w	r3, #2
 800ebaa:	e02d      	b.n	800ec08 <Ctrl_passthrough_create+0xb8>
    }

    impl->mutex_vel = xSemaphoreCreateMutex();
 800ebac:	2001      	movs	r0, #1
 800ebae:	f002 f9cc 	bl	8010f4a <xQueueCreateMutex>
 800ebb2:	4602      	mov	r2, r0
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	621a      	str	r2, [r3, #32]
    if (impl->mutex_vel == NULL) {
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	6a1b      	ldr	r3, [r3, #32]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d10a      	bne.n	800ebd6 <Ctrl_passthrough_create+0x86>
        vSemaphoreDelete(impl->mutex_cmd);
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	69db      	ldr	r3, [r3, #28]
 800ebc4:	4618      	mov	r0, r3
 800ebc6:	f002 fe11 	bl	80117ec <vQueueDelete>
        free(impl);
 800ebca:	68f8      	ldr	r0, [r7, #12]
 800ebcc:	f005 fac6 	bl	801415c <free>
        return AGV_ERR_MUTEX_FAIL;
 800ebd0:	f06f 0302 	mvn.w	r3, #2
 800ebd4:	e018      	b.n	800ec08 <Ctrl_passthrough_create+0xb8>
    }

    out->name = name;
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	68ba      	ldr	r2, [r7, #8]
 800ebda:	601a      	str	r2, [r3, #0]
    out->impl = impl;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	68fa      	ldr	r2, [r7, #12]
 800ebe0:	615a      	str	r2, [r3, #20]
    out->set_des_vel = passthrough_set_des_vel;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	4a0b      	ldr	r2, [pc, #44]	@ (800ec14 <Ctrl_passthrough_create+0xc4>)
 800ebe6:	605a      	str	r2, [r3, #4]
    out->set_curr_vel = passthrough_set_curr_vel;
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	4a0b      	ldr	r2, [pc, #44]	@ (800ec18 <Ctrl_passthrough_create+0xc8>)
 800ebec:	609a      	str	r2, [r3, #8]
    out->get_ctrl_cmd = passthrough_get_ctrl_cmd;
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	4a0a      	ldr	r2, [pc, #40]	@ (800ec1c <Ctrl_passthrough_create+0xcc>)
 800ebf2:	60da      	str	r2, [r3, #12]
    out->destroy = Ctrl_passthrough_destroy;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	4a0a      	ldr	r2, [pc, #40]	@ (800ec20 <Ctrl_passthrough_create+0xd0>)
 800ebf8:	611a      	str	r2, [r3, #16]

    LOG(out->name, "Control law module created");
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	4909      	ldr	r1, [pc, #36]	@ (800ec24 <Ctrl_passthrough_create+0xd4>)
 800ec00:	4618      	mov	r0, r3
 800ec02:	f000 f8d9 	bl	800edb8 <LOG>
    return AGV_OK;
 800ec06:	2300      	movs	r3, #0
}
 800ec08:	4618      	mov	r0, r3
 800ec0a:	3710      	adds	r7, #16
 800ec0c:	46bd      	mov	sp, r7
 800ec0e:	bd80      	pop	{r7, pc}
 800ec10:	08018cd0 	.word	0x08018cd0
 800ec14:	0800ec7f 	.word	0x0800ec7f
 800ec18:	0800ece1 	.word	0x0800ece1
 800ec1c:	0800ed43 	.word	0x0800ed43
 800ec20:	0800ec29 	.word	0x0800ec29
 800ec24:	08018ce4 	.word	0x08018ce4

0800ec28 <Ctrl_passthrough_destroy>:

static int Ctrl_passthrough_destroy(AgvControlLawBase* out) {
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b084      	sub	sp, #16
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]
    if (!out) return AGV_OK;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d101      	bne.n	800ec3a <Ctrl_passthrough_destroy+0x12>
 800ec36:	2300      	movs	r3, #0
 800ec38:	e01d      	b.n	800ec76 <Ctrl_passthrough_destroy+0x4e>

    CtrlPssthrghImpl* impl =
        (CtrlPssthrghImpl*)malloc(sizeof(CtrlPssthrghImpl));
 800ec3a:	2024      	movs	r0, #36	@ 0x24
 800ec3c:	f005 fa86 	bl	801414c <malloc>
 800ec40:	4603      	mov	r3, r0
 800ec42:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d00e      	beq.n	800ec68 <Ctrl_passthrough_destroy+0x40>
        if (impl->mutex_cmd) {
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	69db      	ldr	r3, [r3, #28]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d007      	beq.n	800ec62 <Ctrl_passthrough_destroy+0x3a>
            vSemaphoreDelete(impl->mutex_cmd);
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	69db      	ldr	r3, [r3, #28]
 800ec56:	4618      	mov	r0, r3
 800ec58:	f002 fdc8 	bl	80117ec <vQueueDelete>
            impl->mutex_cmd = NULL;
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	2200      	movs	r2, #0
 800ec60:	61da      	str	r2, [r3, #28]
        }

        free(impl);
 800ec62:	68f8      	ldr	r0, [r7, #12]
 800ec64:	f005 fa7a 	bl	801415c <free>
    }

    out->impl = NULL;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	615a      	str	r2, [r3, #20]
    out->set_des_vel = NULL;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	2200      	movs	r2, #0
 800ec72:	605a      	str	r2, [r3, #4]

    return AGV_OK;
 800ec74:	2300      	movs	r3, #0
}
 800ec76:	4618      	mov	r0, r3
 800ec78:	3710      	adds	r7, #16
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	bd80      	pop	{r7, pc}

0800ec7e <passthrough_set_des_vel>:

static int passthrough_set_des_vel(AgvControlLawBase* base,
                                   const Twist2D* cmd_in) {
 800ec7e:	b580      	push	{r7, lr}
 800ec80:	b084      	sub	sp, #16
 800ec82:	af00      	add	r7, sp, #0
 800ec84:	6078      	str	r0, [r7, #4]
 800ec86:	6039      	str	r1, [r7, #0]
    if (!base || !cmd_in) return AGV_ERR_INVALID_ARG;
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d002      	beq.n	800ec94 <passthrough_set_des_vel+0x16>
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d102      	bne.n	800ec9a <passthrough_set_des_vel+0x1c>
 800ec94:	f04f 33ff 	mov.w	r3, #4294967295
 800ec98:	e01e      	b.n	800ecd8 <passthrough_set_des_vel+0x5a>
    CtrlPssthrghImpl* impl = (CtrlPssthrghImpl*)base->impl;
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	695b      	ldr	r3, [r3, #20]
 800ec9e:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d102      	bne.n	800ecac <passthrough_set_des_vel+0x2e>
 800eca6:	f06f 0301 	mvn.w	r3, #1
 800ecaa:	e015      	b.n	800ecd8 <passthrough_set_des_vel+0x5a>

    xSemaphoreTake(impl->mutex_cmd, portMAX_DELAY);
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	69db      	ldr	r3, [r3, #28]
 800ecb0:	f04f 31ff 	mov.w	r1, #4294967295
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	f002 fbe3 	bl	8011480 <xQueueSemaphoreTake>
    memcpy(&impl->vel_des, cmd_in, sizeof(impl->vel_des));
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	3304      	adds	r3, #4
 800ecbe:	220c      	movs	r2, #12
 800ecc0:	6839      	ldr	r1, [r7, #0]
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	f006 fd48 	bl	8015758 <memcpy>
    xSemaphoreGive(impl->mutex_cmd);
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	69d8      	ldr	r0, [r3, #28]
 800eccc:	2300      	movs	r3, #0
 800ecce:	2200      	movs	r2, #0
 800ecd0:	2100      	movs	r1, #0
 800ecd2:	f002 f953 	bl	8010f7c <xQueueGenericSend>

    return AGV_OK;
 800ecd6:	2300      	movs	r3, #0
}
 800ecd8:	4618      	mov	r0, r3
 800ecda:	3710      	adds	r7, #16
 800ecdc:	46bd      	mov	sp, r7
 800ecde:	bd80      	pop	{r7, pc}

0800ece0 <passthrough_set_curr_vel>:

static int passthrough_set_curr_vel(AgvControlLawBase* base,
                                    const Twist2D* curr_vel) {
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b084      	sub	sp, #16
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	6078      	str	r0, [r7, #4]
 800ece8:	6039      	str	r1, [r7, #0]
    if (!base || !curr_vel) return AGV_ERR_INVALID_ARG;
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d002      	beq.n	800ecf6 <passthrough_set_curr_vel+0x16>
 800ecf0:	683b      	ldr	r3, [r7, #0]
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d102      	bne.n	800ecfc <passthrough_set_curr_vel+0x1c>
 800ecf6:	f04f 33ff 	mov.w	r3, #4294967295
 800ecfa:	e01e      	b.n	800ed3a <passthrough_set_curr_vel+0x5a>
    CtrlPssthrghImpl* impl = (CtrlPssthrghImpl*)base->impl;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	695b      	ldr	r3, [r3, #20]
 800ed00:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d102      	bne.n	800ed0e <passthrough_set_curr_vel+0x2e>
 800ed08:	f06f 0301 	mvn.w	r3, #1
 800ed0c:	e015      	b.n	800ed3a <passthrough_set_curr_vel+0x5a>

    xSemaphoreTake(impl->mutex_vel, portMAX_DELAY);
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	6a1b      	ldr	r3, [r3, #32]
 800ed12:	f04f 31ff 	mov.w	r1, #4294967295
 800ed16:	4618      	mov	r0, r3
 800ed18:	f002 fbb2 	bl	8011480 <xQueueSemaphoreTake>
    memcpy(&impl->vel_curr, curr_vel, sizeof(impl->vel_curr));
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	3310      	adds	r3, #16
 800ed20:	220c      	movs	r2, #12
 800ed22:	6839      	ldr	r1, [r7, #0]
 800ed24:	4618      	mov	r0, r3
 800ed26:	f006 fd17 	bl	8015758 <memcpy>
    xSemaphoreGive(impl->mutex_vel);
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	6a18      	ldr	r0, [r3, #32]
 800ed2e:	2300      	movs	r3, #0
 800ed30:	2200      	movs	r2, #0
 800ed32:	2100      	movs	r1, #0
 800ed34:	f002 f922 	bl	8010f7c <xQueueGenericSend>

    return AGV_OK;
 800ed38:	2300      	movs	r3, #0
}
 800ed3a:	4618      	mov	r0, r3
 800ed3c:	3710      	adds	r7, #16
 800ed3e:	46bd      	mov	sp, r7
 800ed40:	bd80      	pop	{r7, pc}

0800ed42 <passthrough_get_ctrl_cmd>:

static int passthrough_get_ctrl_cmd(AgvControlLawBase* base, Twist2D* cmd_out) {
 800ed42:	b590      	push	{r4, r7, lr}
 800ed44:	b087      	sub	sp, #28
 800ed46:	af00      	add	r7, sp, #0
 800ed48:	6078      	str	r0, [r7, #4]
 800ed4a:	6039      	str	r1, [r7, #0]
    if (!base || !cmd_out) return AGV_ERR_INVALID_ARG;
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d002      	beq.n	800ed58 <passthrough_get_ctrl_cmd+0x16>
 800ed52:	683b      	ldr	r3, [r7, #0]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d102      	bne.n	800ed5e <passthrough_get_ctrl_cmd+0x1c>
 800ed58:	f04f 33ff 	mov.w	r3, #4294967295
 800ed5c:	e027      	b.n	800edae <passthrough_get_ctrl_cmd+0x6c>
    CtrlPssthrghImpl* impl = (CtrlPssthrghImpl*)base->impl;
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	695b      	ldr	r3, [r3, #20]
 800ed62:	617b      	str	r3, [r7, #20]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800ed64:	697b      	ldr	r3, [r7, #20]
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d102      	bne.n	800ed70 <passthrough_get_ctrl_cmd+0x2e>
 800ed6a:	f06f 0301 	mvn.w	r3, #1
 800ed6e:	e01e      	b.n	800edae <passthrough_get_ctrl_cmd+0x6c>

    Twist2D cmd_curr;
    xSemaphoreTake(impl->mutex_cmd, portMAX_DELAY);
 800ed70:	697b      	ldr	r3, [r7, #20]
 800ed72:	69db      	ldr	r3, [r3, #28]
 800ed74:	f04f 31ff 	mov.w	r1, #4294967295
 800ed78:	4618      	mov	r0, r3
 800ed7a:	f002 fb81 	bl	8011480 <xQueueSemaphoreTake>
    memcpy(&cmd_curr, &impl->vel_des, sizeof(impl->vel_des));
 800ed7e:	697b      	ldr	r3, [r7, #20]
 800ed80:	1d19      	adds	r1, r3, #4
 800ed82:	f107 0308 	add.w	r3, r7, #8
 800ed86:	220c      	movs	r2, #12
 800ed88:	4618      	mov	r0, r3
 800ed8a:	f006 fce5 	bl	8015758 <memcpy>
    xSemaphoreGive(impl->mutex_cmd);
 800ed8e:	697b      	ldr	r3, [r7, #20]
 800ed90:	69d8      	ldr	r0, [r3, #28]
 800ed92:	2300      	movs	r3, #0
 800ed94:	2200      	movs	r2, #0
 800ed96:	2100      	movs	r1, #0
 800ed98:	f002 f8f0 	bl	8010f7c <xQueueGenericSend>

    *cmd_out = cmd_curr;
 800ed9c:	683b      	ldr	r3, [r7, #0]
 800ed9e:	461c      	mov	r4, r3
 800eda0:	f107 0308 	add.w	r3, r7, #8
 800eda4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800eda8:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    return AGV_OK;
 800edac:	2300      	movs	r3, #0
}
 800edae:	4618      	mov	r0, r3
 800edb0:	371c      	adds	r7, #28
 800edb2:	46bd      	mov	sp, r7
 800edb4:	bd90      	pop	{r4, r7, pc}
	...

0800edb8 <LOG>:
#include "Agv_core/utils.h"

void LOG(const char* name, const char* fmt, ...) {
 800edb8:	b40e      	push	{r1, r2, r3}
 800edba:	b580      	push	{r7, lr}
 800edbc:	b085      	sub	sp, #20
 800edbe:	af00      	add	r7, sp, #0
 800edc0:	6078      	str	r0, [r7, #4]
    va_list ap;

    if (name && name[0] != '\0') {
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d007      	beq.n	800edd8 <LOG+0x20>
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	781b      	ldrb	r3, [r3, #0]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d003      	beq.n	800edd8 <LOG+0x20>
        printf("[%s] ", name);
 800edd0:	6879      	ldr	r1, [r7, #4]
 800edd2:	480a      	ldr	r0, [pc, #40]	@ (800edfc <LOG+0x44>)
 800edd4:	f006 f99e 	bl	8015114 <iprintf>
    }
    va_start(ap, fmt);
 800edd8:	f107 0320 	add.w	r3, r7, #32
 800eddc:	60fb      	str	r3, [r7, #12]
    vprintf(fmt, ap);
 800edde:	68f9      	ldr	r1, [r7, #12]
 800ede0:	69f8      	ldr	r0, [r7, #28]
 800ede2:	f006 fb31 	bl	8015448 <viprintf>
    va_end(ap);

    putchar('\n');
 800ede6:	200a      	movs	r0, #10
 800ede8:	f006 f9a6 	bl	8015138 <putchar>
 800edec:	bf00      	nop
 800edee:	3714      	adds	r7, #20
 800edf0:	46bd      	mov	sp, r7
 800edf2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800edf6:	b003      	add	sp, #12
 800edf8:	4770      	bx	lr
 800edfa:	bf00      	nop
 800edfc:	08018d00 	.word	0x08018d00

0800ee00 <Agv_test_create>:
#include "Agv_core/error_codes/error_common.h"

int Agv_test_create(AgvCore* core, const AgvHostRosCfg* host_ros_cfg,
                    const AgvMotorBlvrConfig* blvr_cfg,
                    const AgvKineMecanumConfig* mecanum_cfg,
                    const AgvCtrlPassthroughConfig* passthrogh_cfg) {
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b084      	sub	sp, #16
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	60f8      	str	r0, [r7, #12]
 800ee08:	60b9      	str	r1, [r7, #8]
 800ee0a:	607a      	str	r2, [r7, #4]
 800ee0c:	603b      	str	r3, [r7, #0]
    Host_communication_ros_create(&core->host_communication_base, host_ros_cfg);
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	334c      	adds	r3, #76	@ 0x4c
 800ee12:	68b9      	ldr	r1, [r7, #8]
 800ee14:	4618      	mov	r0, r3
 800ee16:	f000 f867 	bl	800eee8 <Host_communication_ros_create>
    Motors_blvr_create(&core->motors_base, blvr_cfg);
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	3314      	adds	r3, #20
 800ee1e:	6879      	ldr	r1, [r7, #4]
 800ee20:	4618      	mov	r0, r3
 800ee22:	f000 fe1b 	bl	800fa5c <Motors_blvr_create>
    Kinematics_mecanum_create(&core->kinematic_base, mecanum_cfg);
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	6839      	ldr	r1, [r7, #0]
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	f000 fc44 	bl	800f6b8 <Kinematics_mecanum_create>
    Ctrl_passthrough_create(&core->control_law_base, passthrogh_cfg);
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	3334      	adds	r3, #52	@ 0x34
 800ee34:	69b9      	ldr	r1, [r7, #24]
 800ee36:	4618      	mov	r0, r3
 800ee38:	f7ff fe8a 	bl	800eb50 <Ctrl_passthrough_create>

    core->mutex_odom = xSemaphoreCreateMutex();
 800ee3c:	2001      	movs	r0, #1
 800ee3e:	f002 f884 	bl	8010f4a <xQueueCreateMutex>
 800ee42:	4602      	mov	r2, r0
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (core->mutex_odom == NULL) {
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d105      	bne.n	800ee60 <Agv_test_create+0x60>
        Agv_destroy(core);
 800ee54:	68f8      	ldr	r0, [r7, #12]
 800ee56:	f000 f808 	bl	800ee6a <Agv_destroy>
        return AGV_ERR_MUTEX_FAIL;
 800ee5a:	f06f 0302 	mvn.w	r3, #2
 800ee5e:	e000      	b.n	800ee62 <Agv_test_create+0x62>
    }

    return AGV_OK;
 800ee60:	2300      	movs	r3, #0
}
 800ee62:	4618      	mov	r0, r3
 800ee64:	3710      	adds	r7, #16
 800ee66:	46bd      	mov	sp, r7
 800ee68:	bd80      	pop	{r7, pc}

0800ee6a <Agv_destroy>:

int Agv_destroy(AgvCore* core) {
 800ee6a:	b580      	push	{r7, lr}
 800ee6c:	b086      	sub	sp, #24
 800ee6e:	af00      	add	r7, sp, #0
 800ee70:	6078      	str	r0, [r7, #4]
    if (!core) return AGV_OK;
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d101      	bne.n	800ee7c <Agv_destroy+0x12>
 800ee78:	2300      	movs	r3, #0
 800ee7a:	e031      	b.n	800eee0 <Agv_destroy+0x76>

    AgvHostCommunicationBase* host_comm = &core->host_communication_base;
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	334c      	adds	r3, #76	@ 0x4c
 800ee80:	617b      	str	r3, [r7, #20]
    AgvMotorsBase* motors = &core->motors_base;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	3314      	adds	r3, #20
 800ee86:	613b      	str	r3, [r7, #16]
    AgvKinematicsBase* kine = &core->kinematic_base;
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	60fb      	str	r3, [r7, #12]
    AgvControlLawBase* ctrl = &core->control_law_base;
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	3334      	adds	r3, #52	@ 0x34
 800ee90:	60bb      	str	r3, [r7, #8]

    if (host_comm->destroy) host_comm->destroy(host_comm);
 800ee92:	697b      	ldr	r3, [r7, #20]
 800ee94:	695b      	ldr	r3, [r3, #20]
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d003      	beq.n	800eea2 <Agv_destroy+0x38>
 800ee9a:	697b      	ldr	r3, [r7, #20]
 800ee9c:	695b      	ldr	r3, [r3, #20]
 800ee9e:	6978      	ldr	r0, [r7, #20]
 800eea0:	4798      	blx	r3
    if (motors->destroy) motors->destroy(motors);
 800eea2:	693b      	ldr	r3, [r7, #16]
 800eea4:	699b      	ldr	r3, [r3, #24]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d003      	beq.n	800eeb2 <Agv_destroy+0x48>
 800eeaa:	693b      	ldr	r3, [r7, #16]
 800eeac:	699b      	ldr	r3, [r3, #24]
 800eeae:	6938      	ldr	r0, [r7, #16]
 800eeb0:	4798      	blx	r3
    if (kine->destroy) kine->destroy(kine);
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	68db      	ldr	r3, [r3, #12]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d003      	beq.n	800eec2 <Agv_destroy+0x58>
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	68db      	ldr	r3, [r3, #12]
 800eebe:	68f8      	ldr	r0, [r7, #12]
 800eec0:	4798      	blx	r3
    if (ctrl->destroy) ctrl->destroy(ctrl);
 800eec2:	68bb      	ldr	r3, [r7, #8]
 800eec4:	691b      	ldr	r3, [r3, #16]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d003      	beq.n	800eed2 <Agv_destroy+0x68>
 800eeca:	68bb      	ldr	r3, [r7, #8]
 800eecc:	691b      	ldr	r3, [r3, #16]
 800eece:	68b8      	ldr	r0, [r7, #8]
 800eed0:	4798      	blx	r3

    vSemaphoreDelete(core->mutex_odom);
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eed8:	4618      	mov	r0, r3
 800eeda:	f002 fc87 	bl	80117ec <vQueueDelete>

    return 0;
 800eede:	2300      	movs	r3, #0
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	3718      	adds	r7, #24
 800eee4:	46bd      	mov	sp, r7
 800eee6:	bd80      	pop	{r7, pc}

0800eee8 <Host_communication_ros_create>:
/**
 * Private definitions
 */

int Host_communication_ros_create(AgvHostCommunicationBase* out,
                                  const AgvHostRosCfg* cfg) {
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b086      	sub	sp, #24
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	6078      	str	r0, [r7, #4]
 800eef0:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d002      	beq.n	800eefe <Host_communication_ros_create+0x16>
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d102      	bne.n	800ef04 <Host_communication_ros_create+0x1c>
 800eefe:	f04f 33ff 	mov.w	r3, #4294967295
 800ef02:	e0b1      	b.n	800f068 <Host_communication_ros_create+0x180>
    CommHostRosImpl* impl = (CommHostRosImpl*)malloc(sizeof(CommHostRosImpl));
 800ef04:	2054      	movs	r0, #84	@ 0x54
 800ef06:	f005 f921 	bl	801414c <malloc>
 800ef0a:	4603      	mov	r3, r0
 800ef0c:	617b      	str	r3, [r7, #20]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800ef0e:	697b      	ldr	r3, [r7, #20]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d102      	bne.n	800ef1a <Host_communication_ros_create+0x32>
 800ef14:	f06f 0301 	mvn.w	r3, #1
 800ef18:	e0a6      	b.n	800f068 <Host_communication_ros_create+0x180>
    impl->cfg = cfg;
 800ef1a:	697b      	ldr	r3, [r7, #20]
 800ef1c:	683a      	ldr	r2, [r7, #0]
 800ef1e:	601a      	str	r2, [r3, #0]

    char* name = "Ros host";
 800ef20:	4b53      	ldr	r3, [pc, #332]	@ (800f070 <Host_communication_ros_create+0x188>)
 800ef22:	613b      	str	r3, [r7, #16]

    int code;
    LOG(name, "Creating uart_ttl link...");
 800ef24:	4953      	ldr	r1, [pc, #332]	@ (800f074 <Host_communication_ros_create+0x18c>)
 800ef26:	6938      	ldr	r0, [r7, #16]
 800ef28:	f7ff ff46 	bl	800edb8 <LOG>
    code = Link_uart_ttl_create(&impl->link, &cfg->uart_cfg);
 800ef2c:	697b      	ldr	r3, [r7, #20]
 800ef2e:	3304      	adds	r3, #4
 800ef30:	683a      	ldr	r2, [r7, #0]
 800ef32:	4611      	mov	r1, r2
 800ef34:	4618      	mov	r0, r3
 800ef36:	f7fe fc21 	bl	800d77c <Link_uart_ttl_create>
 800ef3a:	60f8      	str	r0, [r7, #12]
    if (code < 0) {
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	da0a      	bge.n	800ef58 <Host_communication_ros_create+0x70>
        impl->link.destroy(&impl->link);
 800ef42:	697b      	ldr	r3, [r7, #20]
 800ef44:	691b      	ldr	r3, [r3, #16]
 800ef46:	697a      	ldr	r2, [r7, #20]
 800ef48:	3204      	adds	r2, #4
 800ef4a:	4610      	mov	r0, r2
 800ef4c:	4798      	blx	r3
        free(impl);
 800ef4e:	6978      	ldr	r0, [r7, #20]
 800ef50:	f005 f904 	bl	801415c <free>
        return code;
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	e087      	b.n	800f068 <Host_communication_ros_create+0x180>
    }
    LOG(name, "Creating ros format...");
 800ef58:	4947      	ldr	r1, [pc, #284]	@ (800f078 <Host_communication_ros_create+0x190>)
 800ef5a:	6938      	ldr	r0, [r7, #16]
 800ef5c:	f7ff ff2c 	bl	800edb8 <LOG>
    code = Format_ros_create(&impl->fmt, &cfg->rosFmt_cfg);
 800ef60:	697b      	ldr	r3, [r7, #20]
 800ef62:	f103 0218 	add.w	r2, r3, #24
 800ef66:	683b      	ldr	r3, [r7, #0]
 800ef68:	3314      	adds	r3, #20
 800ef6a:	4619      	mov	r1, r3
 800ef6c:	4610      	mov	r0, r2
 800ef6e:	f7fd ff77 	bl	800ce60 <Format_ros_create>
 800ef72:	60f8      	str	r0, [r7, #12]
    if (code < 0) {
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	da10      	bge.n	800ef9c <Host_communication_ros_create+0xb4>
        impl->fmt.destroy(&impl->fmt);
 800ef7a:	697b      	ldr	r3, [r7, #20]
 800ef7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef7e:	697a      	ldr	r2, [r7, #20]
 800ef80:	3218      	adds	r2, #24
 800ef82:	4610      	mov	r0, r2
 800ef84:	4798      	blx	r3
        impl->link.destroy(&impl->link);
 800ef86:	697b      	ldr	r3, [r7, #20]
 800ef88:	691b      	ldr	r3, [r3, #16]
 800ef8a:	697a      	ldr	r2, [r7, #20]
 800ef8c:	3204      	adds	r2, #4
 800ef8e:	4610      	mov	r0, r2
 800ef90:	4798      	blx	r3
        free(impl);
 800ef92:	6978      	ldr	r0, [r7, #20]
 800ef94:	f005 f8e2 	bl	801415c <free>
        return code;
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	e065      	b.n	800f068 <Host_communication_ros_create+0x180>
    }
    LOG(name, "Creating host protocol...");
 800ef9c:	4937      	ldr	r1, [pc, #220]	@ (800f07c <Host_communication_ros_create+0x194>)
 800ef9e:	6938      	ldr	r0, [r7, #16]
 800efa0:	f7ff ff0a 	bl	800edb8 <LOG>
    code = Protocol_host_create(&impl->prtcl, &cfg->prtcl_host_cfg);
 800efa4:	697b      	ldr	r3, [r7, #20]
 800efa6:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 800efaa:	683b      	ldr	r3, [r7, #0]
 800efac:	3324      	adds	r3, #36	@ 0x24
 800efae:	4619      	mov	r1, r3
 800efb0:	4610      	mov	r0, r2
 800efb2:	f7ff fbbf 	bl	800e734 <Protocol_host_create>
 800efb6:	60f8      	str	r0, [r7, #12]
    if (code < 0) {
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	da16      	bge.n	800efec <Host_communication_ros_create+0x104>
        impl->prtcl.destroy(&impl->prtcl);
 800efbe:	697b      	ldr	r3, [r7, #20]
 800efc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efc2:	697a      	ldr	r2, [r7, #20]
 800efc4:	322c      	adds	r2, #44	@ 0x2c
 800efc6:	4610      	mov	r0, r2
 800efc8:	4798      	blx	r3
        impl->fmt.destroy(&impl->fmt);
 800efca:	697b      	ldr	r3, [r7, #20]
 800efcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800efce:	697a      	ldr	r2, [r7, #20]
 800efd0:	3218      	adds	r2, #24
 800efd2:	4610      	mov	r0, r2
 800efd4:	4798      	blx	r3
        impl->link.destroy(&impl->link);
 800efd6:	697b      	ldr	r3, [r7, #20]
 800efd8:	691b      	ldr	r3, [r3, #16]
 800efda:	697a      	ldr	r2, [r7, #20]
 800efdc:	3204      	adds	r2, #4
 800efde:	4610      	mov	r0, r2
 800efe0:	4798      	blx	r3
        free(impl);
 800efe2:	6978      	ldr	r0, [r7, #20]
 800efe4:	f005 f8ba 	bl	801415c <free>
        return code;
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	e03d      	b.n	800f068 <Host_communication_ros_create+0x180>
    }

    impl->mutex_buf = xSemaphoreCreateMutex();
 800efec:	2001      	movs	r0, #1
 800efee:	f001 ffac 	bl	8010f4a <xQueueCreateMutex>
 800eff2:	4602      	mov	r2, r0
 800eff4:	697b      	ldr	r3, [r7, #20]
 800eff6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (impl->mutex_buf == NULL) {
 800eff8:	697b      	ldr	r3, [r7, #20]
 800effa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800effc:	2b00      	cmp	r3, #0
 800effe:	d117      	bne.n	800f030 <Host_communication_ros_create+0x148>
        impl->prtcl.destroy(&impl->prtcl);
 800f000:	697b      	ldr	r3, [r7, #20]
 800f002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f004:	697a      	ldr	r2, [r7, #20]
 800f006:	322c      	adds	r2, #44	@ 0x2c
 800f008:	4610      	mov	r0, r2
 800f00a:	4798      	blx	r3
        impl->fmt.destroy(&impl->fmt);
 800f00c:	697b      	ldr	r3, [r7, #20]
 800f00e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f010:	697a      	ldr	r2, [r7, #20]
 800f012:	3218      	adds	r2, #24
 800f014:	4610      	mov	r0, r2
 800f016:	4798      	blx	r3
        impl->link.destroy(&impl->link);
 800f018:	697b      	ldr	r3, [r7, #20]
 800f01a:	691b      	ldr	r3, [r3, #16]
 800f01c:	697a      	ldr	r2, [r7, #20]
 800f01e:	3204      	adds	r2, #4
 800f020:	4610      	mov	r0, r2
 800f022:	4798      	blx	r3
        free(impl);
 800f024:	6978      	ldr	r0, [r7, #20]
 800f026:	f005 f899 	bl	801415c <free>
        return AGV_ERR_MUTEX_FAIL;
 800f02a:	f06f 0302 	mvn.w	r3, #2
 800f02e:	e01b      	b.n	800f068 <Host_communication_ros_create+0x180>
    }

    out->name = name;
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	693a      	ldr	r2, [r7, #16]
 800f034:	601a      	str	r2, [r3, #0]
    out->impl = impl;
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	697a      	ldr	r2, [r7, #20]
 800f03a:	619a      	str	r2, [r3, #24]
    out->get_des_vel_from_buffer = ros_get_des_vel_from_buf;
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	4a10      	ldr	r2, [pc, #64]	@ (800f080 <Host_communication_ros_create+0x198>)
 800f040:	605a      	str	r2, [r3, #4]
    out->process_pending_msg_to_buffer = ros_process_pending_msg_to_buf;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	4a0f      	ldr	r2, [pc, #60]	@ (800f084 <Host_communication_ros_create+0x19c>)
 800f046:	611a      	str	r2, [r3, #16]
    out->send_odom = ros_send_odom;
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	4a0f      	ldr	r2, [pc, #60]	@ (800f088 <Host_communication_ros_create+0x1a0>)
 800f04c:	609a      	str	r2, [r3, #8]
    out->send_heartbeat = ros_send_heartbeat;
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	4a0e      	ldr	r2, [pc, #56]	@ (800f08c <Host_communication_ros_create+0x1a4>)
 800f052:	60da      	str	r2, [r3, #12]
    out->destroy = Host_communication_ros_destroy;
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	4a0e      	ldr	r2, [pc, #56]	@ (800f090 <Host_communication_ros_create+0x1a8>)
 800f058:	615a      	str	r2, [r3, #20]

    LOG(out->name, "Host communication module created");
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	490d      	ldr	r1, [pc, #52]	@ (800f094 <Host_communication_ros_create+0x1ac>)
 800f060:	4618      	mov	r0, r3
 800f062:	f7ff fea9 	bl	800edb8 <LOG>
    return AGV_OK;
 800f066:	2300      	movs	r3, #0
}
 800f068:	4618      	mov	r0, r3
 800f06a:	3718      	adds	r7, #24
 800f06c:	46bd      	mov	sp, r7
 800f06e:	bd80      	pop	{r7, pc}
 800f070:	08018d08 	.word	0x08018d08
 800f074:	08018d14 	.word	0x08018d14
 800f078:	08018d30 	.word	0x08018d30
 800f07c:	08018d48 	.word	0x08018d48
 800f080:	0800f145 	.word	0x0800f145
 800f084:	0800f43b 	.word	0x0800f43b
 800f088:	0800f1f9 	.word	0x0800f1f9
 800f08c:	0800f425 	.word	0x0800f425
 800f090:	0800f099 	.word	0x0800f099
 800f094:	08018d64 	.word	0x08018d64

0800f098 <Host_communication_ros_destroy>:

static int Host_communication_ros_destroy(AgvHostCommunicationBase* base) {
 800f098:	b580      	push	{r7, lr}
 800f09a:	b084      	sub	sp, #16
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
    if (!base) return AGV_OK;
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d101      	bne.n	800f0aa <Host_communication_ros_destroy+0x12>
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	e048      	b.n	800f13c <Host_communication_ros_destroy+0xa4>

    CommHostRosImpl* impl = (CommHostRosImpl*)base->impl;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	699b      	ldr	r3, [r3, #24]
 800f0ae:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d02f      	beq.n	800f116 <Host_communication_ros_destroy+0x7e>
        if (impl->mutex_buf) {
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d007      	beq.n	800f0ce <Host_communication_ros_destroy+0x36>
            vSemaphoreDelete(impl->mutex_buf);
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0c2:	4618      	mov	r0, r3
 800f0c4:	f002 fb92 	bl	80117ec <vQueueDelete>
            impl->mutex_buf = NULL;
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	651a      	str	r2, [r3, #80]	@ 0x50
        }
        if (impl->prtcl.destroy) impl->prtcl.destroy(&impl->prtcl);
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d005      	beq.n	800f0e2 <Host_communication_ros_destroy+0x4a>
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0da:	68fa      	ldr	r2, [r7, #12]
 800f0dc:	322c      	adds	r2, #44	@ 0x2c
 800f0de:	4610      	mov	r0, r2
 800f0e0:	4798      	blx	r3
        if (impl->fmt.destroy) impl->fmt.destroy(&impl->fmt);
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d005      	beq.n	800f0f6 <Host_communication_ros_destroy+0x5e>
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0ee:	68fa      	ldr	r2, [r7, #12]
 800f0f0:	3218      	adds	r2, #24
 800f0f2:	4610      	mov	r0, r2
 800f0f4:	4798      	blx	r3
        if (impl->link.destroy) impl->link.destroy(&impl->link);
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	691b      	ldr	r3, [r3, #16]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d005      	beq.n	800f10a <Host_communication_ros_destroy+0x72>
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	691b      	ldr	r3, [r3, #16]
 800f102:	68fa      	ldr	r2, [r7, #12]
 800f104:	3204      	adds	r2, #4
 800f106:	4610      	mov	r0, r2
 800f108:	4798      	blx	r3
        impl->cfg = NULL;
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	2200      	movs	r2, #0
 800f10e:	601a      	str	r2, [r3, #0]
        free(impl);
 800f110:	68f8      	ldr	r0, [r7, #12]
 800f112:	f005 f823 	bl	801415c <free>
    }

    base->impl = NULL;
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	2200      	movs	r2, #0
 800f11a:	619a      	str	r2, [r3, #24]
    base->get_des_vel_from_buffer = NULL;
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	2200      	movs	r2, #0
 800f120:	605a      	str	r2, [r3, #4]
    base->process_pending_msg_to_buffer = NULL;
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	2200      	movs	r2, #0
 800f126:	611a      	str	r2, [r3, #16]
    base->send_odom = NULL;
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	2200      	movs	r2, #0
 800f12c:	609a      	str	r2, [r3, #8]
    base->send_heartbeat = NULL;
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	2200      	movs	r2, #0
 800f132:	60da      	str	r2, [r3, #12]
    base->destroy = NULL;
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	2200      	movs	r2, #0
 800f138:	615a      	str	r2, [r3, #20]

    return AGV_OK;
 800f13a:	2300      	movs	r3, #0
}
 800f13c:	4618      	mov	r0, r3
 800f13e:	3710      	adds	r7, #16
 800f140:	46bd      	mov	sp, r7
 800f142:	bd80      	pop	{r7, pc}

0800f144 <ros_get_des_vel_from_buf>:

static int ros_get_des_vel_from_buf(AgvHostCommunicationBase* base,
                                    Twist2D* twist_out) {
 800f144:	b590      	push	{r4, r7, lr}
 800f146:	b089      	sub	sp, #36	@ 0x24
 800f148:	af00      	add	r7, sp, #0
 800f14a:	6078      	str	r0, [r7, #4]
 800f14c:	6039      	str	r1, [r7, #0]
    if (!base || !twist_out) return AGV_ERR_INVALID_ARG;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	2b00      	cmp	r3, #0
 800f152:	d002      	beq.n	800f15a <ros_get_des_vel_from_buf+0x16>
 800f154:	683b      	ldr	r3, [r7, #0]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d102      	bne.n	800f160 <ros_get_des_vel_from_buf+0x1c>
 800f15a:	f04f 33ff 	mov.w	r3, #4294967295
 800f15e:	e046      	b.n	800f1ee <ros_get_des_vel_from_buf+0xaa>
    CommHostRosImpl* impl = (CommHostRosImpl*)base->impl;
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	699b      	ldr	r3, [r3, #24]
 800f164:	61fb      	str	r3, [r7, #28]
    if (!impl || !impl->cfg) return AGV_ERR_NO_MEMORY;
 800f166:	69fb      	ldr	r3, [r7, #28]
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d003      	beq.n	800f174 <ros_get_des_vel_from_buf+0x30>
 800f16c:	69fb      	ldr	r3, [r7, #28]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d102      	bne.n	800f17a <ros_get_des_vel_from_buf+0x36>
 800f174:	f06f 0301 	mvn.w	r3, #1
 800f178:	e039      	b.n	800f1ee <ros_get_des_vel_from_buf+0xaa>

    TickType_t now = xTaskGetTickCount();
 800f17a:	f003 f81b 	bl	80121b4 <xTaskGetTickCount>
 800f17e:	61b8      	str	r0, [r7, #24]
    TickType_t timestamp;
    Twist2D cmd;
    xSemaphoreTake(impl->mutex_buf, portMAX_DELAY);
 800f180:	69fb      	ldr	r3, [r7, #28]
 800f182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f184:	f04f 31ff 	mov.w	r1, #4294967295
 800f188:	4618      	mov	r0, r3
 800f18a:	f002 f979 	bl	8011480 <xQueueSemaphoreTake>
    timestamp = impl->cmd_vel_buf.timestamp;
 800f18e:	69fb      	ldr	r3, [r7, #28]
 800f190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f192:	617b      	str	r3, [r7, #20]
    cmd = impl->cmd_vel_buf.cmd_vel;
 800f194:	69fa      	ldr	r2, [r7, #28]
 800f196:	f107 0308 	add.w	r3, r7, #8
 800f19a:	3244      	adds	r2, #68	@ 0x44
 800f19c:	ca07      	ldmia	r2, {r0, r1, r2}
 800f19e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    xSemaphoreGive(impl->mutex_buf);
 800f1a2:	69fb      	ldr	r3, [r7, #28]
 800f1a4:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	2100      	movs	r1, #0
 800f1ac:	f001 fee6 	bl	8010f7c <xQueueGenericSend>

    if ((now - impl->cmd_vel_buf.timestamp) <
 800f1b0:	69fb      	ldr	r3, [r7, #28]
 800f1b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f1b4:	69ba      	ldr	r2, [r7, #24]
 800f1b6:	1ad2      	subs	r2, r2, r3
        (TickType_t)impl->cfg->cmd_vel_timeout_ticks) {
 800f1b8:	69fb      	ldr	r3, [r7, #28]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    if ((now - impl->cmd_vel_buf.timestamp) <
 800f1be:	429a      	cmp	r2, r3
 800f1c0:	d208      	bcs.n	800f1d4 <ros_get_des_vel_from_buf+0x90>
        *twist_out = cmd;
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	461c      	mov	r4, r3
 800f1c6:	f107 0308 	add.w	r3, r7, #8
 800f1ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f1ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f1d2:	e00b      	b.n	800f1ec <ros_get_des_vel_from_buf+0xa8>
    } else {
        twist_out->x = 0.0;
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	f04f 0200 	mov.w	r2, #0
 800f1da:	601a      	str	r2, [r3, #0]
        twist_out->y = 0.0;
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	f04f 0200 	mov.w	r2, #0
 800f1e2:	605a      	str	r2, [r3, #4]
        twist_out->yaw = 0.0;
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	f04f 0200 	mov.w	r2, #0
 800f1ea:	609a      	str	r2, [r3, #8]
    }

    return AGV_OK;
 800f1ec:	2300      	movs	r3, #0
}
 800f1ee:	4618      	mov	r0, r3
 800f1f0:	3724      	adds	r7, #36	@ 0x24
 800f1f2:	46bd      	mov	sp, r7
 800f1f4:	bd90      	pop	{r4, r7, pc}
	...

0800f1f8 <ros_send_odom>:

static int ros_send_odom(AgvHostCommunicationBase* base,
                         const Odometry* odom_in) {
 800f1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1fc:	b0bb      	sub	sp, #236	@ 0xec
 800f1fe:	af02      	add	r7, sp, #8
 800f200:	6178      	str	r0, [r7, #20]
 800f202:	6139      	str	r1, [r7, #16]
 800f204:	466b      	mov	r3, sp
 800f206:	607b      	str	r3, [r7, #4]
    if (!base || !odom_in) return AGV_ERR_INVALID_ARG;
 800f208:	697b      	ldr	r3, [r7, #20]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d002      	beq.n	800f214 <ros_send_odom+0x1c>
 800f20e:	693b      	ldr	r3, [r7, #16]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d102      	bne.n	800f21a <ros_send_odom+0x22>
 800f214:	f04f 33ff 	mov.w	r3, #4294967295
 800f218:	e0f4      	b.n	800f404 <ros_send_odom+0x20c>
    CommHostRosImpl* impl = (CommHostRosImpl*)base->impl;
 800f21a:	697b      	ldr	r3, [r7, #20]
 800f21c:	699b      	ldr	r3, [r3, #24]
 800f21e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    if (!impl) return AGV_ERR_NO_MEMORY;
 800f222:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f226:	2b00      	cmp	r3, #0
 800f228:	d102      	bne.n	800f230 <ros_send_odom+0x38>
 800f22a:	f06f 0301 	mvn.w	r3, #1
 800f22e:	e0e9      	b.n	800f404 <ros_send_odom+0x20c>

    AgvCommLinkIface* link = &impl->link;
 800f230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f234:	3304      	adds	r3, #4
 800f236:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    AgvCommFormatIface* fmt = &impl->fmt;
 800f23a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f23e:	3318      	adds	r3, #24
 800f240:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    AgvCommProtocolIface* prtcl = &impl->prtcl;
 800f244:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f248:	332c      	adds	r3, #44	@ 0x2c
 800f24a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    const AgvHostRosCfg* cfg = impl->cfg;
 800f24e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (!link || !fmt || !prtcl || !cfg) return AGV_ERR_NO_MEMORY;
 800f258:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d00b      	beq.n	800f278 <ros_send_odom+0x80>
 800f260:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f264:	2b00      	cmp	r3, #0
 800f266:	d007      	beq.n	800f278 <ros_send_odom+0x80>
 800f268:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d003      	beq.n	800f278 <ros_send_odom+0x80>
 800f270:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f274:	2b00      	cmp	r3, #0
 800f276:	d102      	bne.n	800f27e <ros_send_odom+0x86>
 800f278:	f06f 0301 	mvn.w	r3, #1
 800f27c:	e0c2      	b.n	800f404 <ros_send_odom+0x20c>

    int code = AGV_OK;
 800f27e:	2300      	movs	r3, #0
 800f280:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

    LOG(base->name, "packing msg...");
 800f284:	697b      	ldr	r3, [r7, #20]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	4962      	ldr	r1, [pc, #392]	@ (800f414 <ros_send_odom+0x21c>)
 800f28a:	4618      	mov	r0, r3
 800f28c:	f7ff fd94 	bl	800edb8 <LOG>

    AgvCommMsg msg;
    msg.msg_type = HOST_MSG;
 800f290:	2300      	movs	r3, #0
 800f292:	f887 3020 	strb.w	r3, [r7, #32]
    msg.u.host_msg.type = ODOMETRY;
 800f296:	2301      	movs	r3, #1
 800f298:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    msg.u.host_msg.msg.odom.pose.x = odom_in->pose.x;
 800f29c:	693b      	ldr	r3, [r7, #16]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    msg.u.host_msg.msg.odom.pose.y = odom_in->pose.y;
 800f2a2:	693b      	ldr	r3, [r7, #16]
 800f2a4:	685b      	ldr	r3, [r3, #4]
 800f2a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    msg.u.host_msg.msg.odom.pose.yaw = odom_in->pose.yaw;
 800f2a8:	693b      	ldr	r3, [r7, #16]
 800f2aa:	689b      	ldr	r3, [r3, #8]
 800f2ac:	633b      	str	r3, [r7, #48]	@ 0x30
    msg.u.host_msg.msg.odom.twist.x = odom_in->twist.x;
 800f2ae:	693b      	ldr	r3, [r7, #16]
 800f2b0:	68db      	ldr	r3, [r3, #12]
 800f2b2:	637b      	str	r3, [r7, #52]	@ 0x34
    msg.u.host_msg.msg.odom.twist.y = odom_in->twist.y;
 800f2b4:	693b      	ldr	r3, [r7, #16]
 800f2b6:	691b      	ldr	r3, [r3, #16]
 800f2b8:	63bb      	str	r3, [r7, #56]	@ 0x38
    msg.u.host_msg.msg.odom.twist.yaw = odom_in->twist.yaw;
 800f2ba:	693b      	ldr	r3, [r7, #16]
 800f2bc:	695b      	ldr	r3, [r3, #20]
 800f2be:	63fb      	str	r3, [r7, #60]	@ 0x3c

    LOG(base->name, "making payload...");
 800f2c0:	697b      	ldr	r3, [r7, #20]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	4954      	ldr	r1, [pc, #336]	@ (800f418 <ros_send_odom+0x220>)
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	f7ff fd76 	bl	800edb8 <LOG>
    size_t payload_len = cfg->prtcl_host_cfg.max_payload_len;
 800f2cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f2d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2d2:	61fb      	str	r3, [r7, #28]
    uint8_t payload[payload_len];
 800f2d4:	69f9      	ldr	r1, [r7, #28]
 800f2d6:	460b      	mov	r3, r1
 800f2d8:	3b01      	subs	r3, #1
 800f2da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f2de:	2300      	movs	r3, #0
 800f2e0:	60b9      	str	r1, [r7, #8]
 800f2e2:	60fb      	str	r3, [r7, #12]
 800f2e4:	f04f 0200 	mov.w	r2, #0
 800f2e8:	f04f 0300 	mov.w	r3, #0
 800f2ec:	68f8      	ldr	r0, [r7, #12]
 800f2ee:	00c3      	lsls	r3, r0, #3
 800f2f0:	68b8      	ldr	r0, [r7, #8]
 800f2f2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800f2f6:	68b8      	ldr	r0, [r7, #8]
 800f2f8:	00c2      	lsls	r2, r0, #3
 800f2fa:	2300      	movs	r3, #0
 800f2fc:	468a      	mov	sl, r1
 800f2fe:	469b      	mov	fp, r3
 800f300:	f04f 0200 	mov.w	r2, #0
 800f304:	f04f 0300 	mov.w	r3, #0
 800f308:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800f30c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800f310:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f314:	1dcb      	adds	r3, r1, #7
 800f316:	08db      	lsrs	r3, r3, #3
 800f318:	00db      	lsls	r3, r3, #3
 800f31a:	ebad 0d03 	sub.w	sp, sp, r3
 800f31e:	ab02      	add	r3, sp, #8
 800f320:	3300      	adds	r3, #0
 800f322:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    code = prtcl->make_payload(prtcl, &msg, payload, &payload_len);
 800f326:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f32a:	689e      	ldr	r6, [r3, #8]
 800f32c:	f107 031c 	add.w	r3, r7, #28
 800f330:	f107 0120 	add.w	r1, r7, #32
 800f334:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800f338:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 800f33c:	47b0      	blx	r6
 800f33e:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800f342:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f346:	2b00      	cmp	r3, #0
 800f348:	d002      	beq.n	800f350 <ros_send_odom+0x158>
 800f34a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f34e:	e059      	b.n	800f404 <ros_send_odom+0x20c>

    LOG(base->name, "making frame...");
 800f350:	697b      	ldr	r3, [r7, #20]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	4931      	ldr	r1, [pc, #196]	@ (800f41c <ros_send_odom+0x224>)
 800f356:	4618      	mov	r0, r3
 800f358:	f7ff fd2e 	bl	800edb8 <LOG>
    size_t frame_len = cfg->rosFmt_cfg.max_frame_len;
 800f35c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f360:	69db      	ldr	r3, [r3, #28]
 800f362:	61bb      	str	r3, [r7, #24]
    uint8_t frame[frame_len];
 800f364:	69b9      	ldr	r1, [r7, #24]
 800f366:	460b      	mov	r3, r1
 800f368:	3b01      	subs	r3, #1
 800f36a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800f36e:	2300      	movs	r3, #0
 800f370:	4688      	mov	r8, r1
 800f372:	4699      	mov	r9, r3
 800f374:	f04f 0200 	mov.w	r2, #0
 800f378:	f04f 0300 	mov.w	r3, #0
 800f37c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800f380:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800f384:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800f388:	2300      	movs	r3, #0
 800f38a:	460c      	mov	r4, r1
 800f38c:	461d      	mov	r5, r3
 800f38e:	f04f 0200 	mov.w	r2, #0
 800f392:	f04f 0300 	mov.w	r3, #0
 800f396:	00eb      	lsls	r3, r5, #3
 800f398:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f39c:	00e2      	lsls	r2, r4, #3
 800f39e:	1dcb      	adds	r3, r1, #7
 800f3a0:	08db      	lsrs	r3, r3, #3
 800f3a2:	00db      	lsls	r3, r3, #3
 800f3a4:	ebad 0d03 	sub.w	sp, sp, r3
 800f3a8:	ab02      	add	r3, sp, #8
 800f3aa:	3300      	adds	r3, #0
 800f3ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    code = fmt->make_frame(fmt, payload, payload_len, frame, &frame_len);
 800f3b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f3b4:	689c      	ldr	r4, [r3, #8]
 800f3b6:	69fa      	ldr	r2, [r7, #28]
 800f3b8:	f107 0318 	add.w	r3, r7, #24
 800f3bc:	9300      	str	r3, [sp, #0]
 800f3be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f3c2:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 800f3c6:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800f3ca:	47a0      	blx	r4
 800f3cc:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800f3d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d002      	beq.n	800f3de <ros_send_odom+0x1e6>
 800f3d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f3dc:	e012      	b.n	800f404 <ros_send_odom+0x20c>

    LOG(base->name, "sending bytes...");
 800f3de:	697b      	ldr	r3, [r7, #20]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	490f      	ldr	r1, [pc, #60]	@ (800f420 <ros_send_odom+0x228>)
 800f3e4:	4618      	mov	r0, r3
 800f3e6:	f7ff fce7 	bl	800edb8 <LOG>
    code = link->send_bytes(link, frame, frame_len);
 800f3ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	69ba      	ldr	r2, [r7, #24]
 800f3f2:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800f3f6:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 800f3fa:	4798      	blx	r3
 800f3fc:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

    return code;
 800f400:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f404:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 800f408:	4618      	mov	r0, r3
 800f40a:	37e4      	adds	r7, #228	@ 0xe4
 800f40c:	46bd      	mov	sp, r7
 800f40e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f412:	bf00      	nop
 800f414:	08018d88 	.word	0x08018d88
 800f418:	08018d98 	.word	0x08018d98
 800f41c:	08018dac 	.word	0x08018dac
 800f420:	08018dbc 	.word	0x08018dbc

0800f424 <ros_send_heartbeat>:

static int ros_send_heartbeat(AgvHostCommunicationBase* base) { return 0; }
 800f424:	b480      	push	{r7}
 800f426:	b083      	sub	sp, #12
 800f428:	af00      	add	r7, sp, #0
 800f42a:	6078      	str	r0, [r7, #4]
 800f42c:	2300      	movs	r3, #0
 800f42e:	4618      	mov	r0, r3
 800f430:	370c      	adds	r7, #12
 800f432:	46bd      	mov	sp, r7
 800f434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f438:	4770      	bx	lr

0800f43a <ros_process_pending_msg_to_buf>:

static int ros_process_pending_msg_to_buf(AgvHostCommunicationBase* base) {
 800f43a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f43e:	b0b9      	sub	sp, #228	@ 0xe4
 800f440:	af00      	add	r7, sp, #0
 800f442:	60f8      	str	r0, [r7, #12]
 800f444:	466b      	mov	r3, sp
 800f446:	60bb      	str	r3, [r7, #8]
    if (!base) return AGV_ERR_INVALID_ARG;
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d102      	bne.n	800f454 <ros_process_pending_msg_to_buf+0x1a>
 800f44e:	f04f 33ff 	mov.w	r3, #4294967295
 800f452:	e129      	b.n	800f6a8 <ros_process_pending_msg_to_buf+0x26e>
    CommHostRosImpl* impl = (CommHostRosImpl*)base->impl;
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	699b      	ldr	r3, [r3, #24]
 800f458:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    if (!impl) return AGV_ERR_NO_MEMORY;
 800f45c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f460:	2b00      	cmp	r3, #0
 800f462:	d102      	bne.n	800f46a <ros_process_pending_msg_to_buf+0x30>
 800f464:	f06f 0301 	mvn.w	r3, #1
 800f468:	e11e      	b.n	800f6a8 <ros_process_pending_msg_to_buf+0x26e>

    AgvCommLinkIface* link = &impl->link;
 800f46a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f46e:	3304      	adds	r3, #4
 800f470:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    AgvCommFormatIface* fmt = &impl->fmt;
 800f474:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f478:	3318      	adds	r3, #24
 800f47a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    AgvCommProtocolIface* prtcl = &impl->prtcl;
 800f47e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f482:	332c      	adds	r3, #44	@ 0x2c
 800f484:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    const AgvHostRosCfg* cfg = impl->cfg;
 800f488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (!link || !fmt || !prtcl || !cfg) return AGV_ERR_NO_MEMORY;
 800f492:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f496:	2b00      	cmp	r3, #0
 800f498:	d00b      	beq.n	800f4b2 <ros_process_pending_msg_to_buf+0x78>
 800f49a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d007      	beq.n	800f4b2 <ros_process_pending_msg_to_buf+0x78>
 800f4a2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d003      	beq.n	800f4b2 <ros_process_pending_msg_to_buf+0x78>
 800f4aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d102      	bne.n	800f4b8 <ros_process_pending_msg_to_buf+0x7e>
 800f4b2:	f06f 0301 	mvn.w	r3, #1
 800f4b6:	e0f7      	b.n	800f6a8 <ros_process_pending_msg_to_buf+0x26e>

    int code = AGV_OK;
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

    size_t data_len = cfg->uart_cfg.max_data_len;
 800f4be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f4c2:	689b      	ldr	r3, [r3, #8]
 800f4c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    uint8_t data[data_len];
 800f4c8:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 800f4cc:	460b      	mov	r3, r1
 800f4ce:	3b01      	subs	r3, #1
 800f4d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	6039      	str	r1, [r7, #0]
 800f4d8:	607b      	str	r3, [r7, #4]
 800f4da:	f04f 0200 	mov.w	r2, #0
 800f4de:	f04f 0300 	mov.w	r3, #0
 800f4e2:	6878      	ldr	r0, [r7, #4]
 800f4e4:	00c3      	lsls	r3, r0, #3
 800f4e6:	6838      	ldr	r0, [r7, #0]
 800f4e8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800f4ec:	6838      	ldr	r0, [r7, #0]
 800f4ee:	00c2      	lsls	r2, r0, #3
 800f4f0:	2300      	movs	r3, #0
 800f4f2:	468a      	mov	sl, r1
 800f4f4:	469b      	mov	fp, r3
 800f4f6:	f04f 0200 	mov.w	r2, #0
 800f4fa:	f04f 0300 	mov.w	r3, #0
 800f4fe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800f502:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800f506:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f50a:	1dcb      	adds	r3, r1, #7
 800f50c:	08db      	lsrs	r3, r3, #3
 800f50e:	00db      	lsls	r3, r3, #3
 800f510:	ebad 0d03 	sub.w	sp, sp, r3
 800f514:	466b      	mov	r3, sp
 800f516:	3300      	adds	r3, #0
 800f518:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    uint32_t timestamp;
    code = link->read_buf(link, data, &data_len, &timestamp);
 800f51c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f520:	689e      	ldr	r6, [r3, #8]
 800f522:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800f526:	f107 02b0 	add.w	r2, r7, #176	@ 0xb0
 800f52a:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 800f52e:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 800f532:	47b0      	blx	r6
 800f534:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800f538:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d002      	beq.n	800f546 <ros_process_pending_msg_to_buf+0x10c>
 800f540:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f544:	e0b0      	b.n	800f6a8 <ros_process_pending_msg_to_buf+0x26e>
    TickType_t now = xTaskGetTickCount();
 800f546:	f002 fe35 	bl	80121b4 <xTaskGetTickCount>
 800f54a:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
    if (now - (TickType_t)timestamp > (TickType_t)cfg->data_expiration_ticks)
 800f54e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f552:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800f556:	1ad2      	subs	r2, r2, r3
 800f558:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f55c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f55e:	429a      	cmp	r2, r3
 800f560:	d901      	bls.n	800f566 <ros_process_pending_msg_to_buf+0x12c>
        return 0;  // TODO: def a error, data expired;
 800f562:	2300      	movs	r3, #0
 800f564:	e0a0      	b.n	800f6a8 <ros_process_pending_msg_to_buf+0x26e>

    code = fmt->feed_bytes(fmt, data, data_len);
 800f566:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f570:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 800f574:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800f578:	4798      	blx	r3
 800f57a:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800f57e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f582:	2b00      	cmp	r3, #0
 800f584:	d002      	beq.n	800f58c <ros_process_pending_msg_to_buf+0x152>
 800f586:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f58a:	e08d      	b.n	800f6a8 <ros_process_pending_msg_to_buf+0x26e>
    size_t ros_payload_len = cfg->rosFmt_cfg.max_frame_len;
 800f58c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f590:	69db      	ldr	r3, [r3, #28]
 800f592:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    uint8_t payload[ros_payload_len];
 800f596:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 800f59a:	460b      	mov	r3, r1
 800f59c:	3b01      	subs	r3, #1
 800f59e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f5a2:	2300      	movs	r3, #0
 800f5a4:	4688      	mov	r8, r1
 800f5a6:	4699      	mov	r9, r3
 800f5a8:	f04f 0200 	mov.w	r2, #0
 800f5ac:	f04f 0300 	mov.w	r3, #0
 800f5b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800f5b4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800f5b8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800f5bc:	2300      	movs	r3, #0
 800f5be:	460c      	mov	r4, r1
 800f5c0:	461d      	mov	r5, r3
 800f5c2:	f04f 0200 	mov.w	r2, #0
 800f5c6:	f04f 0300 	mov.w	r3, #0
 800f5ca:	00eb      	lsls	r3, r5, #3
 800f5cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f5d0:	00e2      	lsls	r2, r4, #3
 800f5d2:	1dcb      	adds	r3, r1, #7
 800f5d4:	08db      	lsrs	r3, r3, #3
 800f5d6:	00db      	lsls	r3, r3, #3
 800f5d8:	ebad 0d03 	sub.w	sp, sp, r3
 800f5dc:	466b      	mov	r3, sp
 800f5de:	3300      	adds	r3, #0
 800f5e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    code = fmt->pop_payload(fmt, payload, &ros_payload_len);
 800f5e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f5e8:	685b      	ldr	r3, [r3, #4]
 800f5ea:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 800f5ee:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800f5f2:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800f5f6:	4798      	blx	r3
 800f5f8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800f5fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f600:	2b00      	cmp	r3, #0
 800f602:	d002      	beq.n	800f60a <ros_process_pending_msg_to_buf+0x1d0>
 800f604:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f608:	e04e      	b.n	800f6a8 <ros_process_pending_msg_to_buf+0x26e>

    code = prtcl->feed_payload(prtcl, payload, ros_payload_len);
 800f60a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f614:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800f618:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 800f61c:	4798      	blx	r3
 800f61e:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800f622:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f626:	2b00      	cmp	r3, #0
 800f628:	d002      	beq.n	800f630 <ros_process_pending_msg_to_buf+0x1f6>
 800f62a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f62e:	e03b      	b.n	800f6a8 <ros_process_pending_msg_to_buf+0x26e>
    AgvCommMsg msg_popped;
    msg_popped.msg_type = HOST_MSG;
 800f630:	2300      	movs	r3, #0
 800f632:	743b      	strb	r3, [r7, #16]
    code = prtcl->pop_msg(prtcl, &msg_popped);
 800f634:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800f638:	685b      	ldr	r3, [r3, #4]
 800f63a:	f107 0210 	add.w	r2, r7, #16
 800f63e:	4611      	mov	r1, r2
 800f640:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 800f644:	4798      	blx	r3
 800f646:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if (code != AGV_OK) return code;
 800f64a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d002      	beq.n	800f658 <ros_process_pending_msg_to_buf+0x21e>
 800f652:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f656:	e027      	b.n	800f6a8 <ros_process_pending_msg_to_buf+0x26e>

    switch (msg_popped.u.host_msg.type) {
 800f658:	7d3b      	ldrb	r3, [r7, #20]
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d122      	bne.n	800f6a4 <ros_process_pending_msg_to_buf+0x26a>
        case VEL_CMD: {
            xSemaphoreTake(impl->mutex_buf, portMAX_DELAY);
 800f65e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f662:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f664:	f04f 31ff 	mov.w	r1, #4294967295
 800f668:	4618      	mov	r0, r3
 800f66a:	f001 ff09 	bl	8011480 <xQueueSemaphoreTake>
            impl->cmd_vel_buf.cmd_vel.x = msg_popped.u.host_msg.msg.vel.x;
 800f66e:	69ba      	ldr	r2, [r7, #24]
 800f670:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f674:	645a      	str	r2, [r3, #68]	@ 0x44
            impl->cmd_vel_buf.cmd_vel.y = msg_popped.u.host_msg.msg.vel.y;
 800f676:	69fa      	ldr	r2, [r7, #28]
 800f678:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f67c:	649a      	str	r2, [r3, #72]	@ 0x48
            impl->cmd_vel_buf.cmd_vel.yaw = msg_popped.u.host_msg.msg.vel.yaw;
 800f67e:	6a3a      	ldr	r2, [r7, #32]
 800f680:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f684:	64da      	str	r2, [r3, #76]	@ 0x4c
            impl->cmd_vel_buf.timestamp = (TickType_t)timestamp;
 800f686:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800f68a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f68e:	641a      	str	r2, [r3, #64]	@ 0x40
            xSemaphoreGive(impl->mutex_buf);
 800f690:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f694:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800f696:	2300      	movs	r3, #0
 800f698:	2200      	movs	r2, #0
 800f69a:	2100      	movs	r1, #0
 800f69c:	f001 fc6e 	bl	8010f7c <xQueueGenericSend>
            return AGV_OK;
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	e001      	b.n	800f6a8 <ros_process_pending_msg_to_buf+0x26e>
        }
        default:
            return AGV_ERR_UNKNOWN;
 800f6a4:	f06f 0308 	mvn.w	r3, #8
 800f6a8:	f8d7 d008 	ldr.w	sp, [r7, #8]
    }

    return AGV_OK;
 800f6ac:	4618      	mov	r0, r3
 800f6ae:	37e4      	adds	r7, #228	@ 0xe4
 800f6b0:	46bd      	mov	sp, r7
 800f6b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800f6b8 <Kinematics_mecanum_create>:
/**
 * private definitions
 */

int Kinematics_mecanum_create(AgvKinematicsBase* out,
                              const AgvKineMecanumConfig* cfg) {
 800f6b8:	b580      	push	{r7, lr}
 800f6ba:	b084      	sub	sp, #16
 800f6bc:	af00      	add	r7, sp, #0
 800f6be:	6078      	str	r0, [r7, #4]
 800f6c0:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d002      	beq.n	800f6ce <Kinematics_mecanum_create+0x16>
 800f6c8:	683b      	ldr	r3, [r7, #0]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d102      	bne.n	800f6d4 <Kinematics_mecanum_create+0x1c>
 800f6ce:	f04f 33ff 	mov.w	r3, #4294967295
 800f6d2:	e023      	b.n	800f71c <Kinematics_mecanum_create+0x64>
    KineMecanumImpl* impl = (KineMecanumImpl*)malloc(sizeof(KineMecanumImpl));
 800f6d4:	2004      	movs	r0, #4
 800f6d6:	f004 fd39 	bl	801414c <malloc>
 800f6da:	4603      	mov	r3, r0
 800f6dc:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d102      	bne.n	800f6ea <Kinematics_mecanum_create+0x32>
 800f6e4:	f06f 0301 	mvn.w	r3, #1
 800f6e8:	e018      	b.n	800f71c <Kinematics_mecanum_create+0x64>
    impl->cfg = cfg;
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	683a      	ldr	r2, [r7, #0]
 800f6ee:	601a      	str	r2, [r3, #0]

    out->name = "Mecanum kine";
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	4a0c      	ldr	r2, [pc, #48]	@ (800f724 <Kinematics_mecanum_create+0x6c>)
 800f6f4:	601a      	str	r2, [r3, #0]
    out->impl = impl;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	68fa      	ldr	r2, [r7, #12]
 800f6fa:	611a      	str	r2, [r3, #16]
    out->calculate_wheels_vel = mecanum_calculate_wheels_vel;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	4a0a      	ldr	r2, [pc, #40]	@ (800f728 <Kinematics_mecanum_create+0x70>)
 800f700:	605a      	str	r2, [r3, #4]
    out->calculate_odom = mecanum_calculate_odom;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	4a09      	ldr	r2, [pc, #36]	@ (800f72c <Kinematics_mecanum_create+0x74>)
 800f706:	609a      	str	r2, [r3, #8]
    out->destroy = Kinematics_mecanum_destroy;
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	4a09      	ldr	r2, [pc, #36]	@ (800f730 <Kinematics_mecanum_create+0x78>)
 800f70c:	60da      	str	r2, [r3, #12]

    LOG(out->name, "Kinematics module created");
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	4908      	ldr	r1, [pc, #32]	@ (800f734 <Kinematics_mecanum_create+0x7c>)
 800f714:	4618      	mov	r0, r3
 800f716:	f7ff fb4f 	bl	800edb8 <LOG>
    return AGV_OK;
 800f71a:	2300      	movs	r3, #0
}
 800f71c:	4618      	mov	r0, r3
 800f71e:	3710      	adds	r7, #16
 800f720:	46bd      	mov	sp, r7
 800f722:	bd80      	pop	{r7, pc}
 800f724:	08018dd0 	.word	0x08018dd0
 800f728:	0800f77f 	.word	0x0800f77f
 800f72c:	0800f7d5 	.word	0x0800f7d5
 800f730:	0800f739 	.word	0x0800f739
 800f734:	08018de0 	.word	0x08018de0

0800f738 <Kinematics_mecanum_destroy>:

static int Kinematics_mecanum_destroy(AgvKinematicsBase* out) {
 800f738:	b580      	push	{r7, lr}
 800f73a:	b084      	sub	sp, #16
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	6078      	str	r0, [r7, #4]
    if (!out) return AGV_OK;
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	2b00      	cmp	r3, #0
 800f744:	d101      	bne.n	800f74a <Kinematics_mecanum_destroy+0x12>
 800f746:	2300      	movs	r3, #0
 800f748:	e015      	b.n	800f776 <Kinematics_mecanum_destroy+0x3e>
    KineMecanumImpl* impl = (KineMecanumImpl*)out->impl;
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	691b      	ldr	r3, [r3, #16]
 800f74e:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	2b00      	cmp	r3, #0
 800f754:	d002      	beq.n	800f75c <Kinematics_mecanum_destroy+0x24>
        free(impl);
 800f756:	68f8      	ldr	r0, [r7, #12]
 800f758:	f004 fd00 	bl	801415c <free>
    }

    out->impl = NULL;
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	2200      	movs	r2, #0
 800f760:	611a      	str	r2, [r3, #16]
    out->calculate_wheels_vel = NULL;
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	2200      	movs	r2, #0
 800f766:	605a      	str	r2, [r3, #4]
    out->calculate_odom = NULL;
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	2200      	movs	r2, #0
 800f76c:	609a      	str	r2, [r3, #8]
    out->destroy = NULL;
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	2200      	movs	r2, #0
 800f772:	60da      	str	r2, [r3, #12]

    return AGV_OK;
 800f774:	2300      	movs	r3, #0
}
 800f776:	4618      	mov	r0, r3
 800f778:	3710      	adds	r7, #16
 800f77a:	46bd      	mov	sp, r7
 800f77c:	bd80      	pop	{r7, pc}

0800f77e <mecanum_calculate_wheels_vel>:

static int mecanum_calculate_wheels_vel(AgvKinematicsBase* base,
                                        const Twist2D* cmd_vel_in,
                                        WheelsVel* wheels_vel_out) {
 800f77e:	b580      	push	{r7, lr}
 800f780:	b086      	sub	sp, #24
 800f782:	af00      	add	r7, sp, #0
 800f784:	60f8      	str	r0, [r7, #12]
 800f786:	60b9      	str	r1, [r7, #8]
 800f788:	607a      	str	r2, [r7, #4]
    if (!base || !cmd_vel_in || !wheels_vel_out) return AGV_ERR_INVALID_ARG;
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d005      	beq.n	800f79c <mecanum_calculate_wheels_vel+0x1e>
 800f790:	68bb      	ldr	r3, [r7, #8]
 800f792:	2b00      	cmp	r3, #0
 800f794:	d002      	beq.n	800f79c <mecanum_calculate_wheels_vel+0x1e>
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d102      	bne.n	800f7a2 <mecanum_calculate_wheels_vel+0x24>
 800f79c:	f04f 33ff 	mov.w	r3, #4294967295
 800f7a0:	e014      	b.n	800f7cc <mecanum_calculate_wheels_vel+0x4e>

    KineMecanumImpl* impl = (KineMecanumImpl*)base->impl;
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	691b      	ldr	r3, [r3, #16]
 800f7a6:	617b      	str	r3, [r7, #20]
    if (!impl || !impl->cfg) return AGV_ERR_NO_MEMORY;
 800f7a8:	697b      	ldr	r3, [r7, #20]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d003      	beq.n	800f7b6 <mecanum_calculate_wheels_vel+0x38>
 800f7ae:	697b      	ldr	r3, [r7, #20]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d102      	bne.n	800f7bc <mecanum_calculate_wheels_vel+0x3e>
 800f7b6:	f06f 0301 	mvn.w	r3, #1
 800f7ba:	e007      	b.n	800f7cc <mecanum_calculate_wheels_vel+0x4e>

    return inverse_kine(impl->cfg, cmd_vel_in, wheels_vel_out);
 800f7bc:	697b      	ldr	r3, [r7, #20]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	687a      	ldr	r2, [r7, #4]
 800f7c2:	68b9      	ldr	r1, [r7, #8]
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	f000 f8c2 	bl	800f94e <inverse_kine>
 800f7ca:	4603      	mov	r3, r0
}
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	3718      	adds	r7, #24
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	bd80      	pop	{r7, pc}

0800f7d4 <mecanum_calculate_odom>:

static int mecanum_calculate_odom(AgvKinematicsBase* base,
                                  const WheelsAng* wheels_ang_in,
                                  const WheelsVel* wheels_vel_in,
                                  Odometry* odom_out) {
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b086      	sub	sp, #24
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	60f8      	str	r0, [r7, #12]
 800f7dc:	60b9      	str	r1, [r7, #8]
 800f7de:	607a      	str	r2, [r7, #4]
 800f7e0:	603b      	str	r3, [r7, #0]
    if (!base || !wheels_ang_in || !wheels_vel_in || !odom_out)
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d008      	beq.n	800f7fa <mecanum_calculate_odom+0x26>
 800f7e8:	68bb      	ldr	r3, [r7, #8]
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d005      	beq.n	800f7fa <mecanum_calculate_odom+0x26>
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d002      	beq.n	800f7fa <mecanum_calculate_odom+0x26>
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d102      	bne.n	800f800 <mecanum_calculate_odom+0x2c>
        return AGV_ERR_INVALID_ARG;
 800f7fa:	f04f 33ff 	mov.w	r3, #4294967295
 800f7fe:	e025      	b.n	800f84c <mecanum_calculate_odom+0x78>
    KineMecanumImpl* impl = (KineMecanumImpl*)base->impl;
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	691b      	ldr	r3, [r3, #16]
 800f804:	617b      	str	r3, [r7, #20]
    if (!impl || !impl->cfg) return AGV_ERR_NO_MEMORY;
 800f806:	697b      	ldr	r3, [r7, #20]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d003      	beq.n	800f814 <mecanum_calculate_odom+0x40>
 800f80c:	697b      	ldr	r3, [r7, #20]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d102      	bne.n	800f81a <mecanum_calculate_odom+0x46>
 800f814:	f06f 0301 	mvn.w	r3, #1
 800f818:	e018      	b.n	800f84c <mecanum_calculate_odom+0x78>

    int code = AGV_OK;
 800f81a:	2300      	movs	r3, #0
 800f81c:	613b      	str	r3, [r7, #16]

    code = forward_kine(impl->cfg, wheels_ang_in, &odom_out->pose);
 800f81e:	697b      	ldr	r3, [r7, #20]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	683a      	ldr	r2, [r7, #0]
 800f824:	68b9      	ldr	r1, [r7, #8]
 800f826:	4618      	mov	r0, r3
 800f828:	f000 f814 	bl	800f854 <forward_kine>
 800f82c:	6138      	str	r0, [r7, #16]
    if (code != AGV_OK) return code;
 800f82e:	693b      	ldr	r3, [r7, #16]
 800f830:	2b00      	cmp	r3, #0
 800f832:	d001      	beq.n	800f838 <mecanum_calculate_odom+0x64>
 800f834:	693b      	ldr	r3, [r7, #16]
 800f836:	e009      	b.n	800f84c <mecanum_calculate_odom+0x78>
    code = forward_kine(impl->cfg, wheels_vel_in, &odom_out->twist);
 800f838:	697b      	ldr	r3, [r7, #20]
 800f83a:	6818      	ldr	r0, [r3, #0]
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	330c      	adds	r3, #12
 800f840:	461a      	mov	r2, r3
 800f842:	6879      	ldr	r1, [r7, #4]
 800f844:	f000 f806 	bl	800f854 <forward_kine>
 800f848:	6138      	str	r0, [r7, #16]

    return code;
 800f84a:	693b      	ldr	r3, [r7, #16]
}
 800f84c:	4618      	mov	r0, r3
 800f84e:	3718      	adds	r7, #24
 800f850:	46bd      	mov	sp, r7
 800f852:	bd80      	pop	{r7, pc}

0800f854 <forward_kine>:

int forward_kine(const AgvKineMecanumConfig* cfg, const Wheels4F* wheels_in,
                 XYYaw* body_out) {
 800f854:	b480      	push	{r7}
 800f856:	b085      	sub	sp, #20
 800f858:	af00      	add	r7, sp, #0
 800f85a:	60f8      	str	r0, [r7, #12]
 800f85c:	60b9      	str	r1, [r7, #8]
 800f85e:	607a      	str	r2, [r7, #4]
    if (!cfg || !wheels_in || !body_out) return AGV_ERR_INVALID_ARG;
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	2b00      	cmp	r3, #0
 800f864:	d005      	beq.n	800f872 <forward_kine+0x1e>
 800f866:	68bb      	ldr	r3, [r7, #8]
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d002      	beq.n	800f872 <forward_kine+0x1e>
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d102      	bne.n	800f878 <forward_kine+0x24>
 800f872:	f04f 33ff 	mov.w	r3, #4294967295
 800f876:	e064      	b.n	800f942 <forward_kine+0xee>

    body_out->x = (wheels_in->data[0] + wheels_in->data[1] +
 800f878:	68bb      	ldr	r3, [r7, #8]
 800f87a:	ed93 7a00 	vldr	s14, [r3]
 800f87e:	68bb      	ldr	r3, [r7, #8]
 800f880:	edd3 7a01 	vldr	s15, [r3, #4]
 800f884:	ee37 7a27 	vadd.f32	s14, s14, s15
                   wheels_in->data[2] + wheels_in->data[3]) *
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	edd3 7a02 	vldr	s15, [r3, #8]
    body_out->x = (wheels_in->data[0] + wheels_in->data[1] +
 800f88e:	ee37 7a27 	vadd.f32	s14, s14, s15
                   wheels_in->data[2] + wheels_in->data[3]) *
 800f892:	68bb      	ldr	r3, [r7, #8]
 800f894:	edd3 7a03 	vldr	s15, [r3, #12]
 800f898:	ee37 7a27 	vadd.f32	s14, s14, s15
                  cfg->wheel_radius / 4;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	edd3 7a00 	vldr	s15, [r3]
                   wheels_in->data[2] + wheels_in->data[3]) *
 800f8a2:	ee27 7a27 	vmul.f32	s14, s14, s15
                  cfg->wheel_radius / 4;
 800f8a6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800f8aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
    body_out->x = (wheels_in->data[0] + wheels_in->data[1] +
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	edc3 7a00 	vstr	s15, [r3]

    body_out->y = (-wheels_in->data[0] + wheels_in->data[1] +
 800f8b4:	68bb      	ldr	r3, [r7, #8]
 800f8b6:	ed93 7a01 	vldr	s14, [r3, #4]
 800f8ba:	68bb      	ldr	r3, [r7, #8]
 800f8bc:	edd3 7a00 	vldr	s15, [r3]
 800f8c0:	ee37 7a67 	vsub.f32	s14, s14, s15
                   wheels_in->data[2] - wheels_in->data[3]) *
 800f8c4:	68bb      	ldr	r3, [r7, #8]
 800f8c6:	edd3 7a02 	vldr	s15, [r3, #8]
    body_out->y = (-wheels_in->data[0] + wheels_in->data[1] +
 800f8ca:	ee37 7a27 	vadd.f32	s14, s14, s15
                   wheels_in->data[2] - wheels_in->data[3]) *
 800f8ce:	68bb      	ldr	r3, [r7, #8]
 800f8d0:	edd3 7a03 	vldr	s15, [r3, #12]
 800f8d4:	ee37 7a67 	vsub.f32	s14, s14, s15
                  cfg->wheel_radius / 4;
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	edd3 7a00 	vldr	s15, [r3]
                   wheels_in->data[2] - wheels_in->data[3]) *
 800f8de:	ee27 7a27 	vmul.f32	s14, s14, s15
                  cfg->wheel_radius / 4;
 800f8e2:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800f8e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
    body_out->y = (-wheels_in->data[0] + wheels_in->data[1] +
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	edc3 7a01 	vstr	s15, [r3, #4]

    body_out->yaw = (-wheels_in->data[0] + wheels_in->data[1] -
 800f8f0:	68bb      	ldr	r3, [r7, #8]
 800f8f2:	ed93 7a01 	vldr	s14, [r3, #4]
 800f8f6:	68bb      	ldr	r3, [r7, #8]
 800f8f8:	edd3 7a00 	vldr	s15, [r3]
 800f8fc:	ee37 7a67 	vsub.f32	s14, s14, s15
                     wheels_in->data[2] + wheels_in->data[3]) *
 800f900:	68bb      	ldr	r3, [r7, #8]
 800f902:	edd3 7a02 	vldr	s15, [r3, #8]
    body_out->yaw = (-wheels_in->data[0] + wheels_in->data[1] -
 800f906:	ee37 7a67 	vsub.f32	s14, s14, s15
                     wheels_in->data[2] + wheels_in->data[3]) *
 800f90a:	68bb      	ldr	r3, [r7, #8]
 800f90c:	edd3 7a03 	vldr	s15, [r3, #12]
 800f910:	ee37 7a27 	vadd.f32	s14, s14, s15
                    cfg->wheel_radius / (4 * (cfg->L + cfg->W));
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	edd3 7a00 	vldr	s15, [r3]
                     wheels_in->data[2] + wheels_in->data[3]) *
 800f91a:	ee67 6a27 	vmul.f32	s13, s14, s15
                    cfg->wheel_radius / (4 * (cfg->L + cfg->W));
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	ed93 7a01 	vldr	s14, [r3, #4]
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	edd3 7a02 	vldr	s15, [r3, #8]
 800f92a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f92e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800f932:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f936:	eec6 7a87 	vdiv.f32	s15, s13, s14
    body_out->yaw = (-wheels_in->data[0] + wheels_in->data[1] -
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	edc3 7a02 	vstr	s15, [r3, #8]

    return AGV_OK;
 800f940:	2300      	movs	r3, #0
}
 800f942:	4618      	mov	r0, r3
 800f944:	3714      	adds	r7, #20
 800f946:	46bd      	mov	sp, r7
 800f948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f94c:	4770      	bx	lr

0800f94e <inverse_kine>:

int inverse_kine(const AgvKineMecanumConfig* cfg, const Twist2D* body_in,
                 Wheels4F* wheels_out) {
 800f94e:	b480      	push	{r7}
 800f950:	b087      	sub	sp, #28
 800f952:	af00      	add	r7, sp, #0
 800f954:	60f8      	str	r0, [r7, #12]
 800f956:	60b9      	str	r1, [r7, #8]
 800f958:	607a      	str	r2, [r7, #4]
    if (!cfg || !body_in || !wheels_out) return AGV_ERR_INVALID_ARG;
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d005      	beq.n	800f96c <inverse_kine+0x1e>
 800f960:	68bb      	ldr	r3, [r7, #8]
 800f962:	2b00      	cmp	r3, #0
 800f964:	d002      	beq.n	800f96c <inverse_kine+0x1e>
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d102      	bne.n	800f972 <inverse_kine+0x24>
 800f96c:	f04f 33ff 	mov.w	r3, #4294967295
 800f970:	e06e      	b.n	800fa50 <inverse_kine+0x102>

    float tmp = cfg->L + cfg->W;
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	ed93 7a01 	vldr	s14, [r3, #4]
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	edd3 7a02 	vldr	s15, [r3, #8]
 800f97e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f982:	edc7 7a05 	vstr	s15, [r7, #20]

    wheels_out->data[0] =
        (body_in->x - body_in->y - tmp * (body_in->yaw)) / cfg->wheel_radius;
 800f986:	68bb      	ldr	r3, [r7, #8]
 800f988:	ed93 7a00 	vldr	s14, [r3]
 800f98c:	68bb      	ldr	r3, [r7, #8]
 800f98e:	edd3 7a01 	vldr	s15, [r3, #4]
 800f992:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f996:	68bb      	ldr	r3, [r7, #8]
 800f998:	edd3 6a02 	vldr	s13, [r3, #8]
 800f99c:	edd7 7a05 	vldr	s15, [r7, #20]
 800f9a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f9a4:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	ed93 7a00 	vldr	s14, [r3]
 800f9ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
    wheels_out->data[0] =
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	edc3 7a00 	vstr	s15, [r3]
    wheels_out->data[1] =
        (body_in->x + body_in->y + tmp * (body_in->yaw)) / cfg->wheel_radius;
 800f9b8:	68bb      	ldr	r3, [r7, #8]
 800f9ba:	ed93 7a00 	vldr	s14, [r3]
 800f9be:	68bb      	ldr	r3, [r7, #8]
 800f9c0:	edd3 7a01 	vldr	s15, [r3, #4]
 800f9c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f9c8:	68bb      	ldr	r3, [r7, #8]
 800f9ca:	edd3 6a02 	vldr	s13, [r3, #8]
 800f9ce:	edd7 7a05 	vldr	s15, [r7, #20]
 800f9d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f9d6:	ee77 6a27 	vadd.f32	s13, s14, s15
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	ed93 7a00 	vldr	s14, [r3]
 800f9e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
    wheels_out->data[1] =
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	edc3 7a01 	vstr	s15, [r3, #4]
    wheels_out->data[2] =
        (body_in->x + body_in->y - tmp * (body_in->yaw)) / cfg->wheel_radius;
 800f9ea:	68bb      	ldr	r3, [r7, #8]
 800f9ec:	ed93 7a00 	vldr	s14, [r3]
 800f9f0:	68bb      	ldr	r3, [r7, #8]
 800f9f2:	edd3 7a01 	vldr	s15, [r3, #4]
 800f9f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f9fa:	68bb      	ldr	r3, [r7, #8]
 800f9fc:	edd3 6a02 	vldr	s13, [r3, #8]
 800fa00:	edd7 7a05 	vldr	s15, [r7, #20]
 800fa04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fa08:	ee77 6a67 	vsub.f32	s13, s14, s15
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	ed93 7a00 	vldr	s14, [r3]
 800fa12:	eec6 7a87 	vdiv.f32	s15, s13, s14
    wheels_out->data[2] =
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	edc3 7a02 	vstr	s15, [r3, #8]
    wheels_out->data[3] =
        (body_in->x - body_in->y + tmp * (body_in->yaw)) / cfg->wheel_radius;
 800fa1c:	68bb      	ldr	r3, [r7, #8]
 800fa1e:	ed93 7a00 	vldr	s14, [r3]
 800fa22:	68bb      	ldr	r3, [r7, #8]
 800fa24:	edd3 7a01 	vldr	s15, [r3, #4]
 800fa28:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fa2c:	68bb      	ldr	r3, [r7, #8]
 800fa2e:	edd3 6a02 	vldr	s13, [r3, #8]
 800fa32:	edd7 7a05 	vldr	s15, [r7, #20]
 800fa36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fa3a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	ed93 7a00 	vldr	s14, [r3]
 800fa44:	eec6 7a87 	vdiv.f32	s15, s13, s14
    wheels_out->data[3] =
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	edc3 7a03 	vstr	s15, [r3, #12]

    return AGV_OK;
 800fa4e:	2300      	movs	r3, #0
 800fa50:	4618      	mov	r0, r3
 800fa52:	371c      	adds	r7, #28
 800fa54:	46bd      	mov	sp, r7
 800fa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa5a:	4770      	bx	lr

0800fa5c <Motors_blvr_create>:

/**
 * Private definitions
 */

int Motors_blvr_create(AgvMotorsBase* out, const AgvMotorBlvrConfig* cfg) {
 800fa5c:	b580      	push	{r7, lr}
 800fa5e:	b086      	sub	sp, #24
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
 800fa64:	6039      	str	r1, [r7, #0]
    if (!out || !cfg) return AGV_ERR_INVALID_ARG;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d002      	beq.n	800fa72 <Motors_blvr_create+0x16>
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d102      	bne.n	800fa78 <Motors_blvr_create+0x1c>
 800fa72:	f04f 33ff 	mov.w	r3, #4294967295
 800fa76:	e0ca      	b.n	800fc0e <Motors_blvr_create+0x1b2>
    MotorsBlvrImpl* impl = (MotorsBlvrImpl*)malloc(sizeof(MotorsBlvrImpl));
 800fa78:	2048      	movs	r0, #72	@ 0x48
 800fa7a:	f004 fb67 	bl	801414c <malloc>
 800fa7e:	4603      	mov	r3, r0
 800fa80:	617b      	str	r3, [r7, #20]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800fa82:	697b      	ldr	r3, [r7, #20]
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d102      	bne.n	800fa8e <Motors_blvr_create+0x32>
 800fa88:	f06f 0301 	mvn.w	r3, #1
 800fa8c:	e0bf      	b.n	800fc0e <Motors_blvr_create+0x1b2>
    impl->cfg = cfg;
 800fa8e:	697b      	ldr	r3, [r7, #20]
 800fa90:	683a      	ldr	r2, [r7, #0]
 800fa92:	601a      	str	r2, [r3, #0]

    char* name = "BLV-R motor";
 800fa94:	4b60      	ldr	r3, [pc, #384]	@ (800fc18 <Motors_blvr_create+0x1bc>)
 800fa96:	613b      	str	r3, [r7, #16]

    impl->buffer = (BlvrBuff*)malloc(cfg->axis_count * sizeof(BlvrBuff));
 800fa98:	683b      	ldr	r3, [r7, #0]
 800fa9a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fa9c:	4613      	mov	r3, r2
 800fa9e:	00db      	lsls	r3, r3, #3
 800faa0:	4413      	add	r3, r2
 800faa2:	009b      	lsls	r3, r3, #2
 800faa4:	4618      	mov	r0, r3
 800faa6:	f004 fb51 	bl	801414c <malloc>
 800faaa:	4603      	mov	r3, r0
 800faac:	461a      	mov	r2, r3
 800faae:	697b      	ldr	r3, [r7, #20]
 800fab0:	641a      	str	r2, [r3, #64]	@ 0x40
    if (!impl->buffer) return AGV_ERR_NO_MEMORY;
 800fab2:	697b      	ldr	r3, [r7, #20]
 800fab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d102      	bne.n	800fac0 <Motors_blvr_create+0x64>
 800faba:	f06f 0301 	mvn.w	r3, #1
 800fabe:	e0a6      	b.n	800fc0e <Motors_blvr_create+0x1b2>

    int code;
    LOG(name, "Creating uart_rs485 link...");
 800fac0:	4956      	ldr	r1, [pc, #344]	@ (800fc1c <Motors_blvr_create+0x1c0>)
 800fac2:	6938      	ldr	r0, [r7, #16]
 800fac4:	f7ff f978 	bl	800edb8 <LOG>
    code = Link_uart_rs485_create(&impl->link, &cfg->uart_cfg);
 800fac8:	697b      	ldr	r3, [r7, #20]
 800faca:	3304      	adds	r3, #4
 800facc:	683a      	ldr	r2, [r7, #0]
 800face:	4611      	mov	r1, r2
 800fad0:	4618      	mov	r0, r3
 800fad2:	f7fd fd6f 	bl	800d5b4 <Link_uart_rs485_create>
 800fad6:	60f8      	str	r0, [r7, #12]
    if (code < 0) {
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	2b00      	cmp	r3, #0
 800fadc:	da0f      	bge.n	800fafe <Motors_blvr_create+0xa2>
        impl->link.destroy(&impl->link);
 800fade:	697b      	ldr	r3, [r7, #20]
 800fae0:	691b      	ldr	r3, [r3, #16]
 800fae2:	697a      	ldr	r2, [r7, #20]
 800fae4:	3204      	adds	r2, #4
 800fae6:	4610      	mov	r0, r2
 800fae8:	4798      	blx	r3
        free(impl->buffer);
 800faea:	697b      	ldr	r3, [r7, #20]
 800faec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800faee:	4618      	mov	r0, r3
 800faf0:	f004 fb34 	bl	801415c <free>
        free(impl);
 800faf4:	6978      	ldr	r0, [r7, #20]
 800faf6:	f004 fb31 	bl	801415c <free>
        return code;
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	e087      	b.n	800fc0e <Motors_blvr_create+0x1b2>
    }
    LOG(name, "Creating modbus format...");
 800fafe:	4948      	ldr	r1, [pc, #288]	@ (800fc20 <Motors_blvr_create+0x1c4>)
 800fb00:	6938      	ldr	r0, [r7, #16]
 800fb02:	f7ff f959 	bl	800edb8 <LOG>
    code = Format_modbus_create(&impl->fmt, &cfg->modbus_cfg);
 800fb06:	697b      	ldr	r3, [r7, #20]
 800fb08:	f103 0218 	add.w	r2, r3, #24
 800fb0c:	683b      	ldr	r3, [r7, #0]
 800fb0e:	3314      	adds	r3, #20
 800fb10:	4619      	mov	r1, r3
 800fb12:	4610      	mov	r0, r2
 800fb14:	f7fd f806 	bl	800cb24 <Format_modbus_create>
 800fb18:	60f8      	str	r0, [r7, #12]
    if (code < 0) {
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	da15      	bge.n	800fb4c <Motors_blvr_create+0xf0>
        impl->fmt.destroy(&impl->fmt);
 800fb20:	697b      	ldr	r3, [r7, #20]
 800fb22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb24:	697a      	ldr	r2, [r7, #20]
 800fb26:	3218      	adds	r2, #24
 800fb28:	4610      	mov	r0, r2
 800fb2a:	4798      	blx	r3
        impl->link.destroy(&impl->link);
 800fb2c:	697b      	ldr	r3, [r7, #20]
 800fb2e:	691b      	ldr	r3, [r3, #16]
 800fb30:	697a      	ldr	r2, [r7, #20]
 800fb32:	3204      	adds	r2, #4
 800fb34:	4610      	mov	r0, r2
 800fb36:	4798      	blx	r3
        free(impl->buffer);
 800fb38:	697b      	ldr	r3, [r7, #20]
 800fb3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	f004 fb0d 	bl	801415c <free>
        free(impl);
 800fb42:	6978      	ldr	r0, [r7, #20]
 800fb44:	f004 fb0a 	bl	801415c <free>
        return code;
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	e060      	b.n	800fc0e <Motors_blvr_create+0x1b2>
    }
    LOG(name, "Creating BLV-R protocol...");
 800fb4c:	4935      	ldr	r1, [pc, #212]	@ (800fc24 <Motors_blvr_create+0x1c8>)
 800fb4e:	6938      	ldr	r0, [r7, #16]
 800fb50:	f7ff f932 	bl	800edb8 <LOG>
    code = Protocol_blvr_create(&impl->prtcl, &cfg->prtcl_blvr_cfg);
 800fb54:	697b      	ldr	r3, [r7, #20]
 800fb56:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 800fb5a:	683b      	ldr	r3, [r7, #0]
 800fb5c:	3320      	adds	r3, #32
 800fb5e:	4619      	mov	r1, r3
 800fb60:	4610      	mov	r0, r2
 800fb62:	f7fe f8bf 	bl	800dce4 <Protocol_blvr_create>
 800fb66:	60f8      	str	r0, [r7, #12]
    if (code < 0) {
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	da1b      	bge.n	800fba6 <Motors_blvr_create+0x14a>
        impl->prtcl.destroy(&impl->prtcl);
 800fb6e:	697b      	ldr	r3, [r7, #20]
 800fb70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb72:	697a      	ldr	r2, [r7, #20]
 800fb74:	322c      	adds	r2, #44	@ 0x2c
 800fb76:	4610      	mov	r0, r2
 800fb78:	4798      	blx	r3
        impl->fmt.destroy(&impl->fmt);
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb7e:	697a      	ldr	r2, [r7, #20]
 800fb80:	3218      	adds	r2, #24
 800fb82:	4610      	mov	r0, r2
 800fb84:	4798      	blx	r3
        impl->link.destroy(&impl->link);
 800fb86:	697b      	ldr	r3, [r7, #20]
 800fb88:	691b      	ldr	r3, [r3, #16]
 800fb8a:	697a      	ldr	r2, [r7, #20]
 800fb8c:	3204      	adds	r2, #4
 800fb8e:	4610      	mov	r0, r2
 800fb90:	4798      	blx	r3
        free(impl->buffer);
 800fb92:	697b      	ldr	r3, [r7, #20]
 800fb94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb96:	4618      	mov	r0, r3
 800fb98:	f004 fae0 	bl	801415c <free>
        free(impl);
 800fb9c:	6978      	ldr	r0, [r7, #20]
 800fb9e:	f004 fadd 	bl	801415c <free>
        return code;
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	e033      	b.n	800fc0e <Motors_blvr_create+0x1b2>
    }

    impl->mutex_buf = xSemaphoreCreateMutex();
 800fba6:	2001      	movs	r0, #1
 800fba8:	f001 f9cf 	bl	8010f4a <xQueueCreateMutex>
 800fbac:	4602      	mov	r2, r0
 800fbae:	697b      	ldr	r3, [r7, #20]
 800fbb0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (impl->mutex_buf == NULL) {
 800fbb2:	697b      	ldr	r3, [r7, #20]
 800fbb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d10a      	bne.n	800fbd0 <Motors_blvr_create+0x174>
        free(impl->buffer);
 800fbba:	697b      	ldr	r3, [r7, #20]
 800fbbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbbe:	4618      	mov	r0, r3
 800fbc0:	f004 facc 	bl	801415c <free>
        free(impl);
 800fbc4:	6978      	ldr	r0, [r7, #20]
 800fbc6:	f004 fac9 	bl	801415c <free>
        return AGV_ERR_MUTEX_FAIL;
 800fbca:	f06f 0302 	mvn.w	r3, #2
 800fbce:	e01e      	b.n	800fc0e <Motors_blvr_create+0x1b2>
    }

    out->name = name;
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	693a      	ldr	r2, [r7, #16]
 800fbd4:	601a      	str	r2, [r3, #0]
    out->impl = impl;
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	697a      	ldr	r2, [r7, #20]
 800fbda:	61da      	str	r2, [r3, #28]
    out->set_des_wheel_vel_to_buffer = blvr_set_des_vel;
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	4a12      	ldr	r2, [pc, #72]	@ (800fc28 <Motors_blvr_create+0x1cc>)
 800fbe0:	611a      	str	r2, [r3, #16]
    out->get_curr_wheels_ang_from_buffer = blvr_get_curr_ang;
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	4a11      	ldr	r2, [pc, #68]	@ (800fc2c <Motors_blvr_create+0x1d0>)
 800fbe6:	60da      	str	r2, [r3, #12]
    out->get_curr_wheels_vel_from_buffer = blvr_get_curr_vel;
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	4a11      	ldr	r2, [pc, #68]	@ (800fc30 <Motors_blvr_create+0x1d4>)
 800fbec:	609a      	str	r2, [r3, #8]
    out->get_state_from_buffer = blvr_get_state;
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	4a10      	ldr	r2, [pc, #64]	@ (800fc34 <Motors_blvr_create+0x1d8>)
 800fbf2:	605a      	str	r2, [r3, #4]
    out->readTo_and_writeFrom_buffer = blvr_read_and_write;
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	4a10      	ldr	r2, [pc, #64]	@ (800fc38 <Motors_blvr_create+0x1dc>)
 800fbf8:	615a      	str	r2, [r3, #20]
    out->destroy = Motors_blvr_destroy;
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	4a0f      	ldr	r2, [pc, #60]	@ (800fc3c <Motors_blvr_create+0x1e0>)
 800fbfe:	619a      	str	r2, [r3, #24]

    LOG(out->name, "Motors module created");
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	490e      	ldr	r1, [pc, #56]	@ (800fc40 <Motors_blvr_create+0x1e4>)
 800fc06:	4618      	mov	r0, r3
 800fc08:	f7ff f8d6 	bl	800edb8 <LOG>
    return AGV_OK;
 800fc0c:	2300      	movs	r3, #0
}
 800fc0e:	4618      	mov	r0, r3
 800fc10:	3718      	adds	r7, #24
 800fc12:	46bd      	mov	sp, r7
 800fc14:	bd80      	pop	{r7, pc}
 800fc16:	bf00      	nop
 800fc18:	08018dfc 	.word	0x08018dfc
 800fc1c:	08018e08 	.word	0x08018e08
 800fc20:	08018e24 	.word	0x08018e24
 800fc24:	08018e40 	.word	0x08018e40
 800fc28:	0800fd09 	.word	0x0800fd09
 800fc2c:	0800fe93 	.word	0x0800fe93
 800fc30:	0800fdc5 	.word	0x0800fdc5
 800fc34:	0800ff4b 	.word	0x0800ff4b
 800fc38:	0800ff95 	.word	0x0800ff95
 800fc3c:	0800fc45 	.word	0x0800fc45
 800fc40:	08018e5c 	.word	0x08018e5c

0800fc44 <Motors_blvr_destroy>:

static int Motors_blvr_destroy(AgvMotorsBase* base) {
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b084      	sub	sp, #16
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
    if (!base) return AGV_OK;
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d101      	bne.n	800fc56 <Motors_blvr_destroy+0x12>
 800fc52:	2300      	movs	r3, #0
 800fc54:	e054      	b.n	800fd00 <Motors_blvr_destroy+0xbc>

    MotorsBlvrImpl* impl = (MotorsBlvrImpl*)base->impl;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	69db      	ldr	r3, [r3, #28]
 800fc5a:	60fb      	str	r3, [r7, #12]
    if (impl) {
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d038      	beq.n	800fcd4 <Motors_blvr_destroy+0x90>
        if (impl->buffer) {
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d007      	beq.n	800fc7a <Motors_blvr_destroy+0x36>
            free(impl->buffer);
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc6e:	4618      	mov	r0, r3
 800fc70:	f004 fa74 	bl	801415c <free>
            impl->buffer = NULL;
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	2200      	movs	r2, #0
 800fc78:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        if (impl->mutex_buf) {
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d007      	beq.n	800fc92 <Motors_blvr_destroy+0x4e>
            vSemaphoreDelete(impl->mutex_buf);
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc86:	4618      	mov	r0, r3
 800fc88:	f001 fdb0 	bl	80117ec <vQueueDelete>
            impl->mutex_buf = NULL;
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	2200      	movs	r2, #0
 800fc90:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        if (impl->prtcl.destroy) impl->prtcl.destroy(&impl->prtcl);
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d005      	beq.n	800fca6 <Motors_blvr_destroy+0x62>
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc9e:	68fa      	ldr	r2, [r7, #12]
 800fca0:	322c      	adds	r2, #44	@ 0x2c
 800fca2:	4610      	mov	r0, r2
 800fca4:	4798      	blx	r3
        if (impl->fmt.destroy) impl->fmt.destroy(&impl->fmt);
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d005      	beq.n	800fcba <Motors_blvr_destroy+0x76>
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcb2:	68fa      	ldr	r2, [r7, #12]
 800fcb4:	3218      	adds	r2, #24
 800fcb6:	4610      	mov	r0, r2
 800fcb8:	4798      	blx	r3
        if (impl->link.destroy) impl->link.destroy(&impl->link);
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	691b      	ldr	r3, [r3, #16]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d005      	beq.n	800fcce <Motors_blvr_destroy+0x8a>
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	691b      	ldr	r3, [r3, #16]
 800fcc6:	68fa      	ldr	r2, [r7, #12]
 800fcc8:	3204      	adds	r2, #4
 800fcca:	4610      	mov	r0, r2
 800fccc:	4798      	blx	r3
        free(impl);
 800fcce:	68f8      	ldr	r0, [r7, #12]
 800fcd0:	f004 fa44 	bl	801415c <free>
    }

    base->impl = NULL;
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	61da      	str	r2, [r3, #28]
    base->set_des_wheel_vel_to_buffer = NULL;
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	2200      	movs	r2, #0
 800fcde:	611a      	str	r2, [r3, #16]
    base->get_curr_wheels_ang_from_buffer = NULL;
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2200      	movs	r2, #0
 800fce4:	60da      	str	r2, [r3, #12]
    base->get_curr_wheels_vel_from_buffer = NULL;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	2200      	movs	r2, #0
 800fcea:	609a      	str	r2, [r3, #8]
    base->get_state_from_buffer = NULL;
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	2200      	movs	r2, #0
 800fcf0:	605a      	str	r2, [r3, #4]
    base->readTo_and_writeFrom_buffer = NULL;
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	2200      	movs	r2, #0
 800fcf6:	615a      	str	r2, [r3, #20]
    base->destroy = NULL;
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	2200      	movs	r2, #0
 800fcfc:	619a      	str	r2, [r3, #24]

    return AGV_OK;
 800fcfe:	2300      	movs	r3, #0
}
 800fd00:	4618      	mov	r0, r3
 800fd02:	3710      	adds	r7, #16
 800fd04:	46bd      	mov	sp, r7
 800fd06:	bd80      	pop	{r7, pc}

0800fd08 <blvr_set_des_vel>:

static int blvr_set_des_vel(AgvMotorsBase* base, const WheelsVel* vel_in) {
 800fd08:	b590      	push	{r4, r7, lr}
 800fd0a:	b089      	sub	sp, #36	@ 0x24
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
 800fd10:	6039      	str	r1, [r7, #0]
    if (!base || !vel_in) return AGV_ERR_INVALID_ARG;
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d002      	beq.n	800fd1e <blvr_set_des_vel+0x16>
 800fd18:	683b      	ldr	r3, [r7, #0]
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d102      	bne.n	800fd24 <blvr_set_des_vel+0x1c>
 800fd1e:	f04f 33ff 	mov.w	r3, #4294967295
 800fd22:	e04b      	b.n	800fdbc <blvr_set_des_vel+0xb4>
    MotorsBlvrImpl* impl = (MotorsBlvrImpl*)base->impl;
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	69db      	ldr	r3, [r3, #28]
 800fd28:	61bb      	str	r3, [r7, #24]
    if (!impl || !impl->cfg) return AGV_ERR_NO_MEMORY;
 800fd2a:	69bb      	ldr	r3, [r7, #24]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d003      	beq.n	800fd38 <blvr_set_des_vel+0x30>
 800fd30:	69bb      	ldr	r3, [r7, #24]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d102      	bne.n	800fd3e <blvr_set_des_vel+0x36>
 800fd38:	f06f 0301 	mvn.w	r3, #1
 800fd3c:	e03e      	b.n	800fdbc <blvr_set_des_vel+0xb4>
    float unit_rpm = impl->cfg->unit_vel_rpm;
 800fd3e:	69bb      	ldr	r3, [r7, #24]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fd44:	617b      	str	r3, [r7, #20]
    float gear_ratio = impl->cfg->gearRatio_motor_to_wheel;
 800fd46:	69bb      	ldr	r3, [r7, #24]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fd4c:	613b      	str	r3, [r7, #16]

    xSemaphoreTake(impl->mutex_buf, portMAX_DELAY);
 800fd4e:	69bb      	ldr	r3, [r7, #24]
 800fd50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd52:	f04f 31ff 	mov.w	r1, #4294967295
 800fd56:	4618      	mov	r0, r3
 800fd58:	f001 fb92 	bl	8011480 <xQueueSemaphoreTake>
    for (size_t i = 0; i < impl->cfg->axis_count; ++i) {
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	61fb      	str	r3, [r7, #28]
 800fd60:	e01e      	b.n	800fda0 <blvr_set_des_vel+0x98>
        float omega_motor = vel_in->data[i] * gear_ratio;
 800fd62:	683a      	ldr	r2, [r7, #0]
 800fd64:	69fb      	ldr	r3, [r7, #28]
 800fd66:	009b      	lsls	r3, r3, #2
 800fd68:	4413      	add	r3, r2
 800fd6a:	edd3 7a00 	vldr	s15, [r3]
 800fd6e:	ed97 7a04 	vldr	s14, [r7, #16]
 800fd72:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd76:	edc7 7a03 	vstr	s15, [r7, #12]
        impl->buffer[i].des_vel = rad_s_to_regVelUnit(omega_motor, unit_rpm);
 800fd7a:	69bb      	ldr	r3, [r7, #24]
 800fd7c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800fd7e:	69fa      	ldr	r2, [r7, #28]
 800fd80:	4613      	mov	r3, r2
 800fd82:	00db      	lsls	r3, r3, #3
 800fd84:	4413      	add	r3, r2
 800fd86:	009b      	lsls	r3, r3, #2
 800fd88:	18cc      	adds	r4, r1, r3
 800fd8a:	edd7 0a05 	vldr	s1, [r7, #20]
 800fd8e:	ed97 0a03 	vldr	s0, [r7, #12]
 800fd92:	f000 fb79 	bl	8010488 <rad_s_to_regVelUnit>
 800fd96:	4603      	mov	r3, r0
 800fd98:	6023      	str	r3, [r4, #0]
    for (size_t i = 0; i < impl->cfg->axis_count; ++i) {
 800fd9a:	69fb      	ldr	r3, [r7, #28]
 800fd9c:	3301      	adds	r3, #1
 800fd9e:	61fb      	str	r3, [r7, #28]
 800fda0:	69bb      	ldr	r3, [r7, #24]
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fda6:	69fa      	ldr	r2, [r7, #28]
 800fda8:	429a      	cmp	r2, r3
 800fdaa:	d3da      	bcc.n	800fd62 <blvr_set_des_vel+0x5a>
    }
    xSemaphoreGive(impl->mutex_buf);
 800fdac:	69bb      	ldr	r3, [r7, #24]
 800fdae:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800fdb0:	2300      	movs	r3, #0
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	2100      	movs	r1, #0
 800fdb6:	f001 f8e1 	bl	8010f7c <xQueueGenericSend>

    return AGV_OK;
 800fdba:	2300      	movs	r3, #0
}
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	3724      	adds	r7, #36	@ 0x24
 800fdc0:	46bd      	mov	sp, r7
 800fdc2:	bd90      	pop	{r4, r7, pc}

0800fdc4 <blvr_get_curr_vel>:

static int blvr_get_curr_vel(AgvMotorsBase* base, WheelsVel* vel_out) {
 800fdc4:	b580      	push	{r7, lr}
 800fdc6:	b088      	sub	sp, #32
 800fdc8:	af00      	add	r7, sp, #0
 800fdca:	6078      	str	r0, [r7, #4]
 800fdcc:	6039      	str	r1, [r7, #0]
    if (!base || !vel_out) return AGV_ERR_INVALID_ARG;
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d002      	beq.n	800fdda <blvr_get_curr_vel+0x16>
 800fdd4:	683b      	ldr	r3, [r7, #0]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d102      	bne.n	800fde0 <blvr_get_curr_vel+0x1c>
 800fdda:	f04f 33ff 	mov.w	r3, #4294967295
 800fdde:	e054      	b.n	800fe8a <blvr_get_curr_vel+0xc6>
    MotorsBlvrImpl* impl = (MotorsBlvrImpl*)base->impl;
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	69db      	ldr	r3, [r3, #28]
 800fde4:	61bb      	str	r3, [r7, #24]
    if (!impl || !impl->cfg) return AGV_ERR_NO_MEMORY;
 800fde6:	69bb      	ldr	r3, [r7, #24]
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d003      	beq.n	800fdf4 <blvr_get_curr_vel+0x30>
 800fdec:	69bb      	ldr	r3, [r7, #24]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d102      	bne.n	800fdfa <blvr_get_curr_vel+0x36>
 800fdf4:	f06f 0301 	mvn.w	r3, #1
 800fdf8:	e047      	b.n	800fe8a <blvr_get_curr_vel+0xc6>
    float unit_rpm = impl->cfg->unit_vel_rpm;
 800fdfa:	69bb      	ldr	r3, [r7, #24]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fe00:	617b      	str	r3, [r7, #20]
    float gear_ratio = impl->cfg->gearRatio_motor_to_wheel;
 800fe02:	69bb      	ldr	r3, [r7, #24]
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fe08:	613b      	str	r3, [r7, #16]

    xSemaphoreTake(impl->mutex_buf, portMAX_DELAY);
 800fe0a:	69bb      	ldr	r3, [r7, #24]
 800fe0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe0e:	f04f 31ff 	mov.w	r1, #4294967295
 800fe12:	4618      	mov	r0, r3
 800fe14:	f001 fb34 	bl	8011480 <xQueueSemaphoreTake>
    for (size_t i = 0; i < impl->cfg->axis_count; ++i) {
 800fe18:	2300      	movs	r3, #0
 800fe1a:	61fb      	str	r3, [r7, #28]
 800fe1c:	e027      	b.n	800fe6e <blvr_get_curr_vel+0xaa>
        float omega_wheel = impl->buffer[i].rl_rpm / gear_ratio;
 800fe1e:	69bb      	ldr	r3, [r7, #24]
 800fe20:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800fe22:	69fa      	ldr	r2, [r7, #28]
 800fe24:	4613      	mov	r3, r2
 800fe26:	00db      	lsls	r3, r3, #3
 800fe28:	4413      	add	r3, r2
 800fe2a:	009b      	lsls	r3, r3, #2
 800fe2c:	440b      	add	r3, r1
 800fe2e:	69db      	ldr	r3, [r3, #28]
 800fe30:	ee07 3a90 	vmov	s15, r3
 800fe34:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fe38:	ed97 7a04 	vldr	s14, [r7, #16]
 800fe3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fe40:	edc7 7a03 	vstr	s15, [r7, #12]
        vel_out->data[i] = regVelUnit_to_rad_s(omega_wheel, unit_rpm);
 800fe44:	edd7 7a03 	vldr	s15, [r7, #12]
 800fe48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fe4c:	ed97 0a05 	vldr	s0, [r7, #20]
 800fe50:	ee17 0a90 	vmov	r0, s15
 800fe54:	f000 fb3e 	bl	80104d4 <regVelUnit_to_rad_s>
 800fe58:	eef0 7a40 	vmov.f32	s15, s0
 800fe5c:	683a      	ldr	r2, [r7, #0]
 800fe5e:	69fb      	ldr	r3, [r7, #28]
 800fe60:	009b      	lsls	r3, r3, #2
 800fe62:	4413      	add	r3, r2
 800fe64:	edc3 7a00 	vstr	s15, [r3]
    for (size_t i = 0; i < impl->cfg->axis_count; ++i) {
 800fe68:	69fb      	ldr	r3, [r7, #28]
 800fe6a:	3301      	adds	r3, #1
 800fe6c:	61fb      	str	r3, [r7, #28]
 800fe6e:	69bb      	ldr	r3, [r7, #24]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe74:	69fa      	ldr	r2, [r7, #28]
 800fe76:	429a      	cmp	r2, r3
 800fe78:	d3d1      	bcc.n	800fe1e <blvr_get_curr_vel+0x5a>
    }
    xSemaphoreGive(impl->mutex_buf);
 800fe7a:	69bb      	ldr	r3, [r7, #24]
 800fe7c:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800fe7e:	2300      	movs	r3, #0
 800fe80:	2200      	movs	r2, #0
 800fe82:	2100      	movs	r1, #0
 800fe84:	f001 f87a 	bl	8010f7c <xQueueGenericSend>

    return AGV_OK;
 800fe88:	2300      	movs	r3, #0
}
 800fe8a:	4618      	mov	r0, r3
 800fe8c:	3720      	adds	r7, #32
 800fe8e:	46bd      	mov	sp, r7
 800fe90:	bd80      	pop	{r7, pc}

0800fe92 <blvr_get_curr_ang>:

static int blvr_get_curr_ang(AgvMotorsBase* base, WheelsAng* ang_out) {
 800fe92:	b580      	push	{r7, lr}
 800fe94:	b086      	sub	sp, #24
 800fe96:	af00      	add	r7, sp, #0
 800fe98:	6078      	str	r0, [r7, #4]
 800fe9a:	6039      	str	r1, [r7, #0]
    if (!base || !ang_out) return AGV_ERR_INVALID_ARG;
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d002      	beq.n	800fea8 <blvr_get_curr_ang+0x16>
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d102      	bne.n	800feae <blvr_get_curr_ang+0x1c>
 800fea8:	f04f 33ff 	mov.w	r3, #4294967295
 800feac:	e049      	b.n	800ff42 <blvr_get_curr_ang+0xb0>
    MotorsBlvrImpl* impl = (MotorsBlvrImpl*)base->impl;
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	69db      	ldr	r3, [r3, #28]
 800feb2:	613b      	str	r3, [r7, #16]
    if (!impl || !impl->cfg) return AGV_ERR_NO_MEMORY;
 800feb4:	693b      	ldr	r3, [r7, #16]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d003      	beq.n	800fec2 <blvr_get_curr_ang+0x30>
 800feba:	693b      	ldr	r3, [r7, #16]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d102      	bne.n	800fec8 <blvr_get_curr_ang+0x36>
 800fec2:	f06f 0301 	mvn.w	r3, #1
 800fec6:	e03c      	b.n	800ff42 <blvr_get_curr_ang+0xb0>
    float unit_degree = impl->cfg->unit_step_degree;
 800fec8:	693b      	ldr	r3, [r7, #16]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fece:	60fb      	str	r3, [r7, #12]
    float gear_ratio = impl->cfg->gearRatio_motor_to_wheel;
 800fed0:	693b      	ldr	r3, [r7, #16]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fed6:	60bb      	str	r3, [r7, #8]

    xSemaphoreTake(impl->mutex_buf, portMAX_DELAY);
 800fed8:	693b      	ldr	r3, [r7, #16]
 800feda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fedc:	f04f 31ff 	mov.w	r1, #4294967295
 800fee0:	4618      	mov	r0, r3
 800fee2:	f001 facd 	bl	8011480 <xQueueSemaphoreTake>
    for (size_t i = 0; i < impl->cfg->axis_count; ++i) {
 800fee6:	2300      	movs	r3, #0
 800fee8:	617b      	str	r3, [r7, #20]
 800feea:	e01c      	b.n	800ff26 <blvr_get_curr_ang+0x94>
        ang_out->data[i] =
            regAngUnit_to_rad(impl->buffer[i].rl_pos, unit_degree) / gear_ratio;
 800feec:	693b      	ldr	r3, [r7, #16]
 800feee:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800fef0:	697a      	ldr	r2, [r7, #20]
 800fef2:	4613      	mov	r3, r2
 800fef4:	00db      	lsls	r3, r3, #3
 800fef6:	4413      	add	r3, r2
 800fef8:	009b      	lsls	r3, r3, #2
 800fefa:	440b      	add	r3, r1
 800fefc:	699b      	ldr	r3, [r3, #24]
 800fefe:	ed97 0a03 	vldr	s0, [r7, #12]
 800ff02:	4618      	mov	r0, r3
 800ff04:	f000 fb10 	bl	8010528 <regAngUnit_to_rad>
 800ff08:	eef0 6a40 	vmov.f32	s13, s0
 800ff0c:	ed97 7a02 	vldr	s14, [r7, #8]
 800ff10:	eec6 7a87 	vdiv.f32	s15, s13, s14
        ang_out->data[i] =
 800ff14:	683a      	ldr	r2, [r7, #0]
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	009b      	lsls	r3, r3, #2
 800ff1a:	4413      	add	r3, r2
 800ff1c:	edc3 7a00 	vstr	s15, [r3]
    for (size_t i = 0; i < impl->cfg->axis_count; ++i) {
 800ff20:	697b      	ldr	r3, [r7, #20]
 800ff22:	3301      	adds	r3, #1
 800ff24:	617b      	str	r3, [r7, #20]
 800ff26:	693b      	ldr	r3, [r7, #16]
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff2c:	697a      	ldr	r2, [r7, #20]
 800ff2e:	429a      	cmp	r2, r3
 800ff30:	d3dc      	bcc.n	800feec <blvr_get_curr_ang+0x5a>
    }
    xSemaphoreGive(impl->mutex_buf);
 800ff32:	693b      	ldr	r3, [r7, #16]
 800ff34:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800ff36:	2300      	movs	r3, #0
 800ff38:	2200      	movs	r2, #0
 800ff3a:	2100      	movs	r1, #0
 800ff3c:	f001 f81e 	bl	8010f7c <xQueueGenericSend>

    return AGV_OK;
 800ff40:	2300      	movs	r3, #0
}
 800ff42:	4618      	mov	r0, r3
 800ff44:	3718      	adds	r7, #24
 800ff46:	46bd      	mov	sp, r7
 800ff48:	bd80      	pop	{r7, pc}

0800ff4a <blvr_get_state>:

static int blvr_get_state(AgvMotorsBase* base) {
 800ff4a:	b580      	push	{r7, lr}
 800ff4c:	b084      	sub	sp, #16
 800ff4e:	af00      	add	r7, sp, #0
 800ff50:	6078      	str	r0, [r7, #4]
    if (!base) return AGV_ERR_INVALID_ARG;
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d102      	bne.n	800ff5e <blvr_get_state+0x14>
 800ff58:	f04f 33ff 	mov.w	r3, #4294967295
 800ff5c:	e016      	b.n	800ff8c <blvr_get_state+0x42>
    MotorsBlvrImpl* impl = (MotorsBlvrImpl*)base->impl;
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	69db      	ldr	r3, [r3, #28]
 800ff62:	60fb      	str	r3, [r7, #12]
    if (!impl) return AGV_ERR_NO_MEMORY;
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d102      	bne.n	800ff70 <blvr_get_state+0x26>
 800ff6a:	f06f 0301 	mvn.w	r3, #1
 800ff6e:	e00d      	b.n	800ff8c <blvr_get_state+0x42>

    xSemaphoreTake(impl->mutex_buf, portMAX_DELAY);
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff74:	f04f 31ff 	mov.w	r1, #4294967295
 800ff78:	4618      	mov	r0, r3
 800ff7a:	f001 fa81 	bl	8011480 <xQueueSemaphoreTake>
    // TODO: get the state back depneds on the state code defined in the file
    xSemaphoreGive(impl->mutex_buf);
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800ff82:	2300      	movs	r3, #0
 800ff84:	2200      	movs	r2, #0
 800ff86:	2100      	movs	r1, #0
 800ff88:	f000 fff8 	bl	8010f7c <xQueueGenericSend>
}
 800ff8c:	4618      	mov	r0, r3
 800ff8e:	3710      	adds	r7, #16
 800ff90:	46bd      	mov	sp, r7
 800ff92:	bd80      	pop	{r7, pc}

0800ff94 <blvr_read_and_write>:

static int blvr_read_and_write(AgvMotorsBase* base) {
 800ff94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff98:	b0ed      	sub	sp, #436	@ 0x1b4
 800ff9a:	af02      	add	r7, sp, #8
 800ff9c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800ffa0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800ffa4:	6018      	str	r0, [r3, #0]
 800ffa6:	466b      	mov	r3, sp
 800ffa8:	461e      	mov	r6, r3
    // Convenience pointers to the composed communication interfaces
    if (!base) return AGV_ERR_INVALID_ARG;
 800ffaa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800ffae:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d102      	bne.n	800ffbe <blvr_read_and_write+0x2a>
 800ffb8:	f04f 33ff 	mov.w	r3, #4294967295
 800ffbc:	e25c      	b.n	8010478 <blvr_read_and_write+0x4e4>

    MotorsBlvrImpl* impl = (MotorsBlvrImpl*)base->impl;
 800ffbe:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800ffc2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	69db      	ldr	r3, [r3, #28]
 800ffca:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    if (!impl) return AGV_ERR_NO_MEMORY;
 800ffce:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d102      	bne.n	800ffdc <blvr_read_and_write+0x48>
 800ffd6:	f06f 0301 	mvn.w	r3, #1
 800ffda:	e24d      	b.n	8010478 <blvr_read_and_write+0x4e4>
    AgvCommLinkIface* link = &impl->link;
 800ffdc:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ffe0:	3304      	adds	r3, #4
 800ffe2:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
    AgvCommFormatIface* fmt = &impl->fmt;
 800ffe6:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ffea:	3318      	adds	r3, #24
 800ffec:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
    AgvCommProtocolIface* prtcl = &impl->prtcl;
 800fff0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800fff4:	332c      	adds	r3, #44	@ 0x2c
 800fff6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
    if (!link || !fmt || !prtcl) return AGV_ERR_NO_MEMORY;
 800fffa:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d007      	beq.n	8010012 <blvr_read_and_write+0x7e>
 8010002:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8010006:	2b00      	cmp	r3, #0
 8010008:	d003      	beq.n	8010012 <blvr_read_and_write+0x7e>
 801000a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 801000e:	2b00      	cmp	r3, #0
 8010010:	d102      	bne.n	8010018 <blvr_read_and_write+0x84>
 8010012:	f06f 0301 	mvn.w	r3, #1
 8010016:	e22f      	b.n	8010478 <blvr_read_and_write+0x4e4>

    // Send read_write request
    AgvCommMsg msg_send;
    msg_send.msg_type = MOTOR_MSG;
 8010018:	2301      	movs	r3, #1
 801001a:	f887 30d4 	strb.w	r3, [r7, #212]	@ 0xd4
    msg_send.u.motors_msg.type = READ_WRITE;
 801001e:	2302      	movs	r3, #2
 8010020:	f887 30d8 	strb.w	r3, [r7, #216]	@ 0xd8

    xSemaphoreTake(impl->mutex_buf, portMAX_DELAY);
 8010024:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8010028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801002a:	f04f 31ff 	mov.w	r1, #4294967295
 801002e:	4618      	mov	r0, r3
 8010030:	f001 fa26 	bl	8011480 <xQueueSemaphoreTake>
    for (size_t i = 0; i < 4; i++) {
 8010034:	2300      	movs	r3, #0
 8010036:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 801003a:	e06e      	b.n	801011a <blvr_read_and_write+0x186>
        msg_send.u.motors_msg.msgs[i].des_vel = impl->buffer[i].des_vel;
 801003c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8010040:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8010042:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8010046:	4613      	mov	r3, r2
 8010048:	00db      	lsls	r3, r3, #3
 801004a:	4413      	add	r3, r2
 801004c:	009b      	lsls	r3, r3, #2
 801004e:	440b      	add	r3, r1
 8010050:	6819      	ldr	r1, [r3, #0]
 8010052:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8010056:	4613      	mov	r3, r2
 8010058:	00db      	lsls	r3, r3, #3
 801005a:	4413      	add	r3, r2
 801005c:	009b      	lsls	r3, r3, #2
 801005e:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8010062:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8010066:	4413      	add	r3, r2
 8010068:	3bcc      	subs	r3, #204	@ 0xcc
 801006a:	6019      	str	r1, [r3, #0]
        msg_send.u.motors_msg.msgs[i].des_acc = impl->buffer[i].des_acc;
 801006c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8010070:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8010072:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8010076:	4613      	mov	r3, r2
 8010078:	00db      	lsls	r3, r3, #3
 801007a:	4413      	add	r3, r2
 801007c:	009b      	lsls	r3, r3, #2
 801007e:	440b      	add	r3, r1
 8010080:	6859      	ldr	r1, [r3, #4]
 8010082:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8010086:	4613      	mov	r3, r2
 8010088:	00db      	lsls	r3, r3, #3
 801008a:	4413      	add	r3, r2
 801008c:	009b      	lsls	r3, r3, #2
 801008e:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8010092:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8010096:	4413      	add	r3, r2
 8010098:	3bc8      	subs	r3, #200	@ 0xc8
 801009a:	6019      	str	r1, [r3, #0]
        msg_send.u.motors_msg.msgs[i].des_dec = impl->buffer[i].des_dec;
 801009c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80100a0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80100a2:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80100a6:	4613      	mov	r3, r2
 80100a8:	00db      	lsls	r3, r3, #3
 80100aa:	4413      	add	r3, r2
 80100ac:	009b      	lsls	r3, r3, #2
 80100ae:	440b      	add	r3, r1
 80100b0:	6899      	ldr	r1, [r3, #8]
 80100b2:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80100b6:	4613      	mov	r3, r2
 80100b8:	00db      	lsls	r3, r3, #3
 80100ba:	4413      	add	r3, r2
 80100bc:	009b      	lsls	r3, r3, #2
 80100be:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80100c2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80100c6:	4413      	add	r3, r2
 80100c8:	3bc4      	subs	r3, #196	@ 0xc4
 80100ca:	6019      	str	r1, [r3, #0]
        msg_send.u.motors_msg.msgs[i].spd_ctrl =
            impl->cfg->prtcl_blvr_cfg.operation_type;
 80100cc:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
        msg_send.u.motors_msg.msgs[i].spd_ctrl =
 80100d4:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80100d8:	4613      	mov	r3, r2
 80100da:	00db      	lsls	r3, r3, #3
 80100dc:	4413      	add	r3, r2
 80100de:	009b      	lsls	r3, r3, #2
 80100e0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80100e4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80100e8:	4413      	add	r3, r2
 80100ea:	3bc0      	subs	r3, #192	@ 0xc0
 80100ec:	6019      	str	r1, [r3, #0]
        msg_send.u.motors_msg.msgs[i].trigger =
            impl->cfg->prtcl_blvr_cfg.operation_trigger;
 80100ee:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80100f2:	681b      	ldr	r3, [r3, #0]
 80100f4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
        msg_send.u.motors_msg.msgs[i].trigger =
 80100f6:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80100fa:	4613      	mov	r3, r2
 80100fc:	00db      	lsls	r3, r3, #3
 80100fe:	4413      	add	r3, r2
 8010100:	009b      	lsls	r3, r3, #2
 8010102:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8010106:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801010a:	4413      	add	r3, r2
 801010c:	3bbc      	subs	r3, #188	@ 0xbc
 801010e:	6019      	str	r1, [r3, #0]
    for (size_t i = 0; i < 4; i++) {
 8010110:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8010114:	3301      	adds	r3, #1
 8010116:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 801011a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 801011e:	2b03      	cmp	r3, #3
 8010120:	d98c      	bls.n	801003c <blvr_read_and_write+0xa8>
    }
    xSemaphoreGive(impl->mutex_buf);
 8010122:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8010126:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8010128:	2300      	movs	r3, #0
 801012a:	2200      	movs	r2, #0
 801012c:	2100      	movs	r1, #0
 801012e:	f000 ff25 	bl	8010f7c <xQueueGenericSend>

    size_t blvr_payload_len = impl->cfg->prtcl_blvr_cfg.max_payload_len;
 8010132:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801013a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    uint8_t payload_built[blvr_payload_len];
 801013e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8010142:	460b      	mov	r3, r1
 8010144:	3b01      	subs	r3, #1
 8010146:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 801014a:	2300      	movs	r3, #0
 801014c:	460c      	mov	r4, r1
 801014e:	461d      	mov	r5, r3
 8010150:	f04f 0200 	mov.w	r2, #0
 8010154:	f04f 0300 	mov.w	r3, #0
 8010158:	00eb      	lsls	r3, r5, #3
 801015a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 801015e:	00e2      	lsls	r2, r4, #3
 8010160:	2300      	movs	r3, #0
 8010162:	4688      	mov	r8, r1
 8010164:	4699      	mov	r9, r3
 8010166:	f04f 0200 	mov.w	r2, #0
 801016a:	f04f 0300 	mov.w	r3, #0
 801016e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8010172:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8010176:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 801017a:	1dcb      	adds	r3, r1, #7
 801017c:	08db      	lsrs	r3, r3, #3
 801017e:	00db      	lsls	r3, r3, #3
 8010180:	ebad 0d03 	sub.w	sp, sp, r3
 8010184:	ab02      	add	r3, sp, #8
 8010186:	3300      	adds	r3, #0
 8010188:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
    prtcl->make_payload(prtcl, &msg_send, payload_built, &blvr_payload_len);
 801018c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8010190:	689c      	ldr	r4, [r3, #8]
 8010192:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8010196:	f107 01d4 	add.w	r1, r7, #212	@ 0xd4
 801019a:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 801019e:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 80101a2:	47a0      	blx	r4
    size_t frame_len = impl->cfg->modbus_cfg.max_frame_len;
 80101a4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	695b      	ldr	r3, [r3, #20]
 80101ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    uint8_t frame_made[frame_len];
 80101b0:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 80101b4:	460b      	mov	r3, r1
 80101b6:	3b01      	subs	r3, #1
 80101b8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80101bc:	2300      	movs	r3, #0
 80101be:	468a      	mov	sl, r1
 80101c0:	469b      	mov	fp, r3
 80101c2:	f04f 0200 	mov.w	r2, #0
 80101c6:	f04f 0300 	mov.w	r3, #0
 80101ca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80101ce:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80101d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80101d6:	2300      	movs	r3, #0
 80101d8:	6239      	str	r1, [r7, #32]
 80101da:	627b      	str	r3, [r7, #36]	@ 0x24
 80101dc:	f04f 0200 	mov.w	r2, #0
 80101e0:	f04f 0300 	mov.w	r3, #0
 80101e4:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80101e8:	4628      	mov	r0, r5
 80101ea:	00c3      	lsls	r3, r0, #3
 80101ec:	4620      	mov	r0, r4
 80101ee:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80101f2:	4620      	mov	r0, r4
 80101f4:	00c2      	lsls	r2, r0, #3
 80101f6:	1dcb      	adds	r3, r1, #7
 80101f8:	08db      	lsrs	r3, r3, #3
 80101fa:	00db      	lsls	r3, r3, #3
 80101fc:	ebad 0d03 	sub.w	sp, sp, r3
 8010200:	ab02      	add	r3, sp, #8
 8010202:	3300      	adds	r3, #0
 8010204:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
    fmt->make_frame(fmt, payload_built, blvr_payload_len, frame_made,
 8010208:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 801020c:	689c      	ldr	r4, [r3, #8]
 801020e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010212:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8010216:	9300      	str	r3, [sp, #0]
 8010218:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 801021c:	f8d7 1188 	ldr.w	r1, [r7, #392]	@ 0x188
 8010220:	f8d7 0194 	ldr.w	r0, [r7, #404]	@ 0x194
 8010224:	47a0      	blx	r4
                    &frame_len);
    link->send_bytes(link, frame_made, frame_len);
 8010226:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8010230:	f8d7 1180 	ldr.w	r1, [r7, #384]	@ 0x180
 8010234:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 8010238:	4798      	blx	r3

    // Receive read_write response
    size_t data_rcv_len = impl->cfg->uart_cfg.max_data_len;
 801023a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	689b      	ldr	r3, [r3, #8]
 8010242:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
    uint8_t data_rcv[data_rcv_len];
 8010246:	f8d7 117c 	ldr.w	r1, [r7, #380]	@ 0x17c
 801024a:	460b      	mov	r3, r1
 801024c:	3b01      	subs	r3, #1
 801024e:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8010252:	2300      	movs	r3, #0
 8010254:	61b9      	str	r1, [r7, #24]
 8010256:	61fb      	str	r3, [r7, #28]
 8010258:	f04f 0200 	mov.w	r2, #0
 801025c:	f04f 0300 	mov.w	r3, #0
 8010260:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8010264:	4628      	mov	r0, r5
 8010266:	00c3      	lsls	r3, r0, #3
 8010268:	4620      	mov	r0, r4
 801026a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 801026e:	4620      	mov	r0, r4
 8010270:	00c2      	lsls	r2, r0, #3
 8010272:	2300      	movs	r3, #0
 8010274:	6139      	str	r1, [r7, #16]
 8010276:	617b      	str	r3, [r7, #20]
 8010278:	f04f 0200 	mov.w	r2, #0
 801027c:	f04f 0300 	mov.w	r3, #0
 8010280:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8010284:	4628      	mov	r0, r5
 8010286:	00c3      	lsls	r3, r0, #3
 8010288:	4620      	mov	r0, r4
 801028a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 801028e:	4620      	mov	r0, r4
 8010290:	00c2      	lsls	r2, r0, #3
 8010292:	1dcb      	adds	r3, r1, #7
 8010294:	08db      	lsrs	r3, r3, #3
 8010296:	00db      	lsls	r3, r3, #3
 8010298:	ebad 0d03 	sub.w	sp, sp, r3
 801029c:	ab02      	add	r3, sp, #8
 801029e:	3300      	adds	r3, #0
 80102a0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
    link->recv_bytes(link, data_rcv, data_rcv_len);
 80102a4:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 80102a8:	685b      	ldr	r3, [r3, #4]
 80102aa:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80102ae:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80102b2:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 80102b6:	4798      	blx	r3

    fmt->feed_bytes(fmt, data_rcv, data_rcv_len);
 80102b8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80102c2:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80102c6:	f8d7 0194 	ldr.w	r0, [r7, #404]	@ 0x194
 80102ca:	4798      	blx	r3
    size_t payload_len = impl->cfg->modbus_cfg.max_frame_len;
 80102cc:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	695b      	ldr	r3, [r3, #20]
 80102d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    uint8_t payload[payload_len];
 80102d8:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 80102dc:	460b      	mov	r3, r1
 80102de:	3b01      	subs	r3, #1
 80102e0:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80102e4:	2300      	movs	r3, #0
 80102e6:	60b9      	str	r1, [r7, #8]
 80102e8:	60fb      	str	r3, [r7, #12]
 80102ea:	f04f 0200 	mov.w	r2, #0
 80102ee:	f04f 0300 	mov.w	r3, #0
 80102f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80102f6:	4628      	mov	r0, r5
 80102f8:	00c3      	lsls	r3, r0, #3
 80102fa:	4620      	mov	r0, r4
 80102fc:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8010300:	4620      	mov	r0, r4
 8010302:	00c2      	lsls	r2, r0, #3
 8010304:	2300      	movs	r3, #0
 8010306:	6039      	str	r1, [r7, #0]
 8010308:	607b      	str	r3, [r7, #4]
 801030a:	f04f 0200 	mov.w	r2, #0
 801030e:	f04f 0300 	mov.w	r3, #0
 8010312:	e9d7 4500 	ldrd	r4, r5, [r7]
 8010316:	4628      	mov	r0, r5
 8010318:	00c3      	lsls	r3, r0, #3
 801031a:	4620      	mov	r0, r4
 801031c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8010320:	4620      	mov	r0, r4
 8010322:	00c2      	lsls	r2, r0, #3
 8010324:	1dcb      	adds	r3, r1, #7
 8010326:	08db      	lsrs	r3, r3, #3
 8010328:	00db      	lsls	r3, r3, #3
 801032a:	ebad 0d03 	sub.w	sp, sp, r3
 801032e:	ab02      	add	r3, sp, #8
 8010330:	3300      	adds	r3, #0
 8010332:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
    fmt->pop_payload(fmt, payload, &payload_len);
 8010336:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 801033a:	685b      	ldr	r3, [r3, #4]
 801033c:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 8010340:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8010344:	f8d7 0194 	ldr.w	r0, [r7, #404]	@ 0x194
 8010348:	4798      	blx	r3

    prtcl->feed_payload(prtcl, payload, payload_len);
 801034a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8010354:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8010358:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 801035c:	4798      	blx	r3
    AgvCommMsg msg_rcv;
    msg_rcv.msg_type = MOTOR_MSG;
 801035e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8010362:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8010366:	2201      	movs	r2, #1
 8010368:	701a      	strb	r2, [r3, #0]
    prtcl->pop_msg(prtcl, &msg_rcv);
 801036a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 801036e:	685b      	ldr	r3, [r3, #4]
 8010370:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8010374:	4611      	mov	r1, r2
 8010376:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 801037a:	4798      	blx	r3
    xSemaphoreTake(impl->mutex_buf, portMAX_DELAY);
 801037c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8010380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010382:	f04f 31ff 	mov.w	r1, #4294967295
 8010386:	4618      	mov	r0, r3
 8010388:	f001 f87a 	bl	8011480 <xQueueSemaphoreTake>
    for (size_t i = 0; i < 4; i++) {
 801038c:	2300      	movs	r3, #0
 801038e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8010392:	e064      	b.n	801045e <blvr_read_and_write+0x4ca>
        impl->buffer[i].driver_st = msg_rcv.u.motors_msg.msgs[i].driver_st;
 8010394:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8010398:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 801039a:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 801039e:	4613      	mov	r3, r2
 80103a0:	00db      	lsls	r3, r3, #3
 80103a2:	4413      	add	r3, r2
 80103a4:	009b      	lsls	r3, r3, #2
 80103a6:	4419      	add	r1, r3
 80103a8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80103ac:	f5a3 70bc 	sub.w	r0, r3, #376	@ 0x178
 80103b0:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80103b4:	4613      	mov	r3, r2
 80103b6:	00db      	lsls	r3, r3, #3
 80103b8:	4413      	add	r3, r2
 80103ba:	009b      	lsls	r3, r3, #2
 80103bc:	4403      	add	r3, r0
 80103be:	331c      	adds	r3, #28
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	614b      	str	r3, [r1, #20]
        impl->buffer[i].rl_pos = msg_rcv.u.motors_msg.msgs[i].rl_pos;
 80103c4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80103c8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80103ca:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80103ce:	4613      	mov	r3, r2
 80103d0:	00db      	lsls	r3, r3, #3
 80103d2:	4413      	add	r3, r2
 80103d4:	009b      	lsls	r3, r3, #2
 80103d6:	4419      	add	r1, r3
 80103d8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80103dc:	f5a3 70bc 	sub.w	r0, r3, #376	@ 0x178
 80103e0:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80103e4:	4613      	mov	r3, r2
 80103e6:	00db      	lsls	r3, r3, #3
 80103e8:	4413      	add	r3, r2
 80103ea:	009b      	lsls	r3, r3, #2
 80103ec:	4403      	add	r3, r0
 80103ee:	3320      	adds	r3, #32
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	618b      	str	r3, [r1, #24]
        impl->buffer[i].rl_rpm = msg_rcv.u.motors_msg.msgs[i].rl_rpm;
 80103f4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80103f8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80103fa:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80103fe:	4613      	mov	r3, r2
 8010400:	00db      	lsls	r3, r3, #3
 8010402:	4413      	add	r3, r2
 8010404:	009b      	lsls	r3, r3, #2
 8010406:	4419      	add	r1, r3
 8010408:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 801040c:	f5a3 70bc 	sub.w	r0, r3, #376	@ 0x178
 8010410:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8010414:	4613      	mov	r3, r2
 8010416:	00db      	lsls	r3, r3, #3
 8010418:	4413      	add	r3, r2
 801041a:	009b      	lsls	r3, r3, #2
 801041c:	4403      	add	r3, r0
 801041e:	3324      	adds	r3, #36	@ 0x24
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	61cb      	str	r3, [r1, #28]
        impl->buffer[i].alrm = msg_rcv.u.motors_msg.msgs[i].alrm;
 8010424:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8010428:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 801042a:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 801042e:	4613      	mov	r3, r2
 8010430:	00db      	lsls	r3, r3, #3
 8010432:	4413      	add	r3, r2
 8010434:	009b      	lsls	r3, r3, #2
 8010436:	4419      	add	r1, r3
 8010438:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 801043c:	f5a3 70bc 	sub.w	r0, r3, #376	@ 0x178
 8010440:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8010444:	4613      	mov	r3, r2
 8010446:	00db      	lsls	r3, r3, #3
 8010448:	4413      	add	r3, r2
 801044a:	009b      	lsls	r3, r3, #2
 801044c:	4403      	add	r3, r0
 801044e:	3328      	adds	r3, #40	@ 0x28
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	620b      	str	r3, [r1, #32]
    for (size_t i = 0; i < 4; i++) {
 8010454:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8010458:	3301      	adds	r3, #1
 801045a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 801045e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8010462:	2b03      	cmp	r3, #3
 8010464:	d996      	bls.n	8010394 <blvr_read_and_write+0x400>
    }
    xSemaphoreGive(impl->mutex_buf);
 8010466:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 801046a:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 801046c:	2300      	movs	r3, #0
 801046e:	2200      	movs	r2, #0
 8010470:	2100      	movs	r1, #0
 8010472:	f000 fd83 	bl	8010f7c <xQueueGenericSend>

    return AGV_OK;
 8010476:	2300      	movs	r3, #0
 8010478:	46b5      	mov	sp, r6
}
 801047a:	4618      	mov	r0, r3
 801047c:	f507 77d6 	add.w	r7, r7, #428	@ 0x1ac
 8010480:	46bd      	mov	sp, r7
 8010482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08010488 <rad_s_to_regVelUnit>:

int32_t rad_s_to_regVelUnit(float rad_s, float unit_rpm) {
 8010488:	b580      	push	{r7, lr}
 801048a:	b084      	sub	sp, #16
 801048c:	af00      	add	r7, sp, #0
 801048e:	ed87 0a01 	vstr	s0, [r7, #4]
 8010492:	edc7 0a00 	vstr	s1, [r7]
    float rpm_f = rad_s * 60.0f / (2.0f * M_PI);
 8010496:	edd7 7a01 	vldr	s15, [r7, #4]
 801049a:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80104cc <rad_s_to_regVelUnit+0x44>
 801049e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80104a2:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80104d0 <rad_s_to_regVelUnit+0x48>
 80104a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80104aa:	edc7 7a03 	vstr	s15, [r7, #12]
    return (int32_t)lroundf(rpm_f / unit_rpm);
 80104ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80104b2:	edd7 7a00 	vldr	s15, [r7]
 80104b6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80104ba:	eeb0 0a66 	vmov.f32	s0, s13
 80104be:	f008 fb81 	bl	8018bc4 <lroundf>
 80104c2:	4603      	mov	r3, r0
}
 80104c4:	4618      	mov	r0, r3
 80104c6:	3710      	adds	r7, #16
 80104c8:	46bd      	mov	sp, r7
 80104ca:	bd80      	pop	{r7, pc}
 80104cc:	42700000 	.word	0x42700000
 80104d0:	40c90fdb 	.word	0x40c90fdb

080104d4 <regVelUnit_to_rad_s>:

float regVelUnit_to_rad_s(int32_t reg_val, float unit_rpm) {
 80104d4:	b480      	push	{r7}
 80104d6:	b085      	sub	sp, #20
 80104d8:	af00      	add	r7, sp, #0
 80104da:	6078      	str	r0, [r7, #4]
 80104dc:	ed87 0a00 	vstr	s0, [r7]
    float rpm = (float)reg_val * unit_rpm;
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	ee07 3a90 	vmov	s15, r3
 80104e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80104ea:	ed97 7a00 	vldr	s14, [r7]
 80104ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80104f2:	edc7 7a03 	vstr	s15, [r7, #12]
    return rpm * 2.0f * M_PI / 60.0f;
 80104f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80104fa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80104fe:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8010520 <regVelUnit_to_rad_s+0x4c>
 8010502:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010506:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8010524 <regVelUnit_to_rad_s+0x50>
 801050a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 801050e:	eef0 7a66 	vmov.f32	s15, s13
}
 8010512:	eeb0 0a67 	vmov.f32	s0, s15
 8010516:	3714      	adds	r7, #20
 8010518:	46bd      	mov	sp, r7
 801051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051e:	4770      	bx	lr
 8010520:	40490fdb 	.word	0x40490fdb
 8010524:	42700000 	.word	0x42700000

08010528 <regAngUnit_to_rad>:
int32_t rad_to_regAngUnit(float rad, float unit_degree) {
    float degree = rad * 180.0f / M_PI;
    return (int32_t)lroundf(degree / unit_degree);
}

float regAngUnit_to_rad(int32_t reg_val, float unit_degree) {
 8010528:	b480      	push	{r7}
 801052a:	b085      	sub	sp, #20
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
 8010530:	ed87 0a00 	vstr	s0, [r7]
    float degree = (float)reg_val * unit_degree;
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	ee07 3a90 	vmov	s15, r3
 801053a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801053e:	ed97 7a00 	vldr	s14, [r7]
 8010542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010546:	edc7 7a03 	vstr	s15, [r7, #12]

    return degree * M_PI / 180.0f;
 801054a:	edd7 7a03 	vldr	s15, [r7, #12]
 801054e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8010570 <regAngUnit_to_rad+0x48>
 8010552:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010556:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8010574 <regAngUnit_to_rad+0x4c>
 801055a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 801055e:	eef0 7a66 	vmov.f32	s15, s13
 8010562:	eeb0 0a67 	vmov.f32	s0, s15
 8010566:	3714      	adds	r7, #20
 8010568:	46bd      	mov	sp, r7
 801056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801056e:	4770      	bx	lr
 8010570:	40490fdb 	.word	0x40490fdb
 8010574:	43340000 	.word	0x43340000

08010578 <__NVIC_SetPriority>:
{
 8010578:	b480      	push	{r7}
 801057a:	b083      	sub	sp, #12
 801057c:	af00      	add	r7, sp, #0
 801057e:	4603      	mov	r3, r0
 8010580:	6039      	str	r1, [r7, #0]
 8010582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010588:	2b00      	cmp	r3, #0
 801058a:	db0a      	blt.n	80105a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801058c:	683b      	ldr	r3, [r7, #0]
 801058e:	b2da      	uxtb	r2, r3
 8010590:	490c      	ldr	r1, [pc, #48]	@ (80105c4 <__NVIC_SetPriority+0x4c>)
 8010592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010596:	0112      	lsls	r2, r2, #4
 8010598:	b2d2      	uxtb	r2, r2
 801059a:	440b      	add	r3, r1
 801059c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80105a0:	e00a      	b.n	80105b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80105a2:	683b      	ldr	r3, [r7, #0]
 80105a4:	b2da      	uxtb	r2, r3
 80105a6:	4908      	ldr	r1, [pc, #32]	@ (80105c8 <__NVIC_SetPriority+0x50>)
 80105a8:	79fb      	ldrb	r3, [r7, #7]
 80105aa:	f003 030f 	and.w	r3, r3, #15
 80105ae:	3b04      	subs	r3, #4
 80105b0:	0112      	lsls	r2, r2, #4
 80105b2:	b2d2      	uxtb	r2, r2
 80105b4:	440b      	add	r3, r1
 80105b6:	761a      	strb	r2, [r3, #24]
}
 80105b8:	bf00      	nop
 80105ba:	370c      	adds	r7, #12
 80105bc:	46bd      	mov	sp, r7
 80105be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c2:	4770      	bx	lr
 80105c4:	e000e100 	.word	0xe000e100
 80105c8:	e000ed00 	.word	0xe000ed00

080105cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80105cc:	b580      	push	{r7, lr}
 80105ce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80105d0:	4b05      	ldr	r3, [pc, #20]	@ (80105e8 <SysTick_Handler+0x1c>)
 80105d2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80105d4:	f002 f948 	bl	8012868 <xTaskGetSchedulerState>
 80105d8:	4603      	mov	r3, r0
 80105da:	2b01      	cmp	r3, #1
 80105dc:	d001      	beq.n	80105e2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80105de:	f003 f843 	bl	8013668 <xPortSysTickHandler>
  }
}
 80105e2:	bf00      	nop
 80105e4:	bd80      	pop	{r7, pc}
 80105e6:	bf00      	nop
 80105e8:	e000e010 	.word	0xe000e010

080105ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80105ec:	b580      	push	{r7, lr}
 80105ee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80105f0:	2100      	movs	r1, #0
 80105f2:	f06f 0004 	mvn.w	r0, #4
 80105f6:	f7ff ffbf 	bl	8010578 <__NVIC_SetPriority>
#endif
}
 80105fa:	bf00      	nop
 80105fc:	bd80      	pop	{r7, pc}
	...

08010600 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010600:	b480      	push	{r7}
 8010602:	b083      	sub	sp, #12
 8010604:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010606:	f3ef 8305 	mrs	r3, IPSR
 801060a:	603b      	str	r3, [r7, #0]
  return(result);
 801060c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801060e:	2b00      	cmp	r3, #0
 8010610:	d003      	beq.n	801061a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8010612:	f06f 0305 	mvn.w	r3, #5
 8010616:	607b      	str	r3, [r7, #4]
 8010618:	e00c      	b.n	8010634 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801061a:	4b0a      	ldr	r3, [pc, #40]	@ (8010644 <osKernelInitialize+0x44>)
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	2b00      	cmp	r3, #0
 8010620:	d105      	bne.n	801062e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010622:	4b08      	ldr	r3, [pc, #32]	@ (8010644 <osKernelInitialize+0x44>)
 8010624:	2201      	movs	r2, #1
 8010626:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010628:	2300      	movs	r3, #0
 801062a:	607b      	str	r3, [r7, #4]
 801062c:	e002      	b.n	8010634 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801062e:	f04f 33ff 	mov.w	r3, #4294967295
 8010632:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010634:	687b      	ldr	r3, [r7, #4]
}
 8010636:	4618      	mov	r0, r3
 8010638:	370c      	adds	r7, #12
 801063a:	46bd      	mov	sp, r7
 801063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010640:	4770      	bx	lr
 8010642:	bf00      	nop
 8010644:	200006a0 	.word	0x200006a0

08010648 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010648:	b580      	push	{r7, lr}
 801064a:	b082      	sub	sp, #8
 801064c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801064e:	f3ef 8305 	mrs	r3, IPSR
 8010652:	603b      	str	r3, [r7, #0]
  return(result);
 8010654:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010656:	2b00      	cmp	r3, #0
 8010658:	d003      	beq.n	8010662 <osKernelStart+0x1a>
    stat = osErrorISR;
 801065a:	f06f 0305 	mvn.w	r3, #5
 801065e:	607b      	str	r3, [r7, #4]
 8010660:	e010      	b.n	8010684 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010662:	4b0b      	ldr	r3, [pc, #44]	@ (8010690 <osKernelStart+0x48>)
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	2b01      	cmp	r3, #1
 8010668:	d109      	bne.n	801067e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801066a:	f7ff ffbf 	bl	80105ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801066e:	4b08      	ldr	r3, [pc, #32]	@ (8010690 <osKernelStart+0x48>)
 8010670:	2202      	movs	r2, #2
 8010672:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010674:	f001 fc82 	bl	8011f7c <vTaskStartScheduler>
      stat = osOK;
 8010678:	2300      	movs	r3, #0
 801067a:	607b      	str	r3, [r7, #4]
 801067c:	e002      	b.n	8010684 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801067e:	f04f 33ff 	mov.w	r3, #4294967295
 8010682:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010684:	687b      	ldr	r3, [r7, #4]
}
 8010686:	4618      	mov	r0, r3
 8010688:	3708      	adds	r7, #8
 801068a:	46bd      	mov	sp, r7
 801068c:	bd80      	pop	{r7, pc}
 801068e:	bf00      	nop
 8010690:	200006a0 	.word	0x200006a0

08010694 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010694:	b580      	push	{r7, lr}
 8010696:	b08e      	sub	sp, #56	@ 0x38
 8010698:	af04      	add	r7, sp, #16
 801069a:	60f8      	str	r0, [r7, #12]
 801069c:	60b9      	str	r1, [r7, #8]
 801069e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80106a0:	2300      	movs	r3, #0
 80106a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80106a4:	f3ef 8305 	mrs	r3, IPSR
 80106a8:	617b      	str	r3, [r7, #20]
  return(result);
 80106aa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d17e      	bne.n	80107ae <osThreadNew+0x11a>
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d07b      	beq.n	80107ae <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80106b6:	2380      	movs	r3, #128	@ 0x80
 80106b8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80106ba:	2318      	movs	r3, #24
 80106bc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80106be:	2300      	movs	r3, #0
 80106c0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80106c2:	f04f 33ff 	mov.w	r3, #4294967295
 80106c6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d045      	beq.n	801075a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d002      	beq.n	80106dc <osThreadNew+0x48>
        name = attr->name;
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	699b      	ldr	r3, [r3, #24]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d002      	beq.n	80106ea <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	699b      	ldr	r3, [r3, #24]
 80106e8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80106ea:	69fb      	ldr	r3, [r7, #28]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d008      	beq.n	8010702 <osThreadNew+0x6e>
 80106f0:	69fb      	ldr	r3, [r7, #28]
 80106f2:	2b38      	cmp	r3, #56	@ 0x38
 80106f4:	d805      	bhi.n	8010702 <osThreadNew+0x6e>
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	685b      	ldr	r3, [r3, #4]
 80106fa:	f003 0301 	and.w	r3, r3, #1
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d001      	beq.n	8010706 <osThreadNew+0x72>
        return (NULL);
 8010702:	2300      	movs	r3, #0
 8010704:	e054      	b.n	80107b0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	695b      	ldr	r3, [r3, #20]
 801070a:	2b00      	cmp	r3, #0
 801070c:	d003      	beq.n	8010716 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	695b      	ldr	r3, [r3, #20]
 8010712:	089b      	lsrs	r3, r3, #2
 8010714:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	689b      	ldr	r3, [r3, #8]
 801071a:	2b00      	cmp	r3, #0
 801071c:	d00e      	beq.n	801073c <osThreadNew+0xa8>
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	68db      	ldr	r3, [r3, #12]
 8010722:	2ba7      	cmp	r3, #167	@ 0xa7
 8010724:	d90a      	bls.n	801073c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801072a:	2b00      	cmp	r3, #0
 801072c:	d006      	beq.n	801073c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	695b      	ldr	r3, [r3, #20]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d002      	beq.n	801073c <osThreadNew+0xa8>
        mem = 1;
 8010736:	2301      	movs	r3, #1
 8010738:	61bb      	str	r3, [r7, #24]
 801073a:	e010      	b.n	801075e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	689b      	ldr	r3, [r3, #8]
 8010740:	2b00      	cmp	r3, #0
 8010742:	d10c      	bne.n	801075e <osThreadNew+0xca>
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	68db      	ldr	r3, [r3, #12]
 8010748:	2b00      	cmp	r3, #0
 801074a:	d108      	bne.n	801075e <osThreadNew+0xca>
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	691b      	ldr	r3, [r3, #16]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d104      	bne.n	801075e <osThreadNew+0xca>
          mem = 0;
 8010754:	2300      	movs	r3, #0
 8010756:	61bb      	str	r3, [r7, #24]
 8010758:	e001      	b.n	801075e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 801075a:	2300      	movs	r3, #0
 801075c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801075e:	69bb      	ldr	r3, [r7, #24]
 8010760:	2b01      	cmp	r3, #1
 8010762:	d110      	bne.n	8010786 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010768:	687a      	ldr	r2, [r7, #4]
 801076a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801076c:	9202      	str	r2, [sp, #8]
 801076e:	9301      	str	r3, [sp, #4]
 8010770:	69fb      	ldr	r3, [r7, #28]
 8010772:	9300      	str	r3, [sp, #0]
 8010774:	68bb      	ldr	r3, [r7, #8]
 8010776:	6a3a      	ldr	r2, [r7, #32]
 8010778:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801077a:	68f8      	ldr	r0, [r7, #12]
 801077c:	f001 fa0a 	bl	8011b94 <xTaskCreateStatic>
 8010780:	4603      	mov	r3, r0
 8010782:	613b      	str	r3, [r7, #16]
 8010784:	e013      	b.n	80107ae <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010786:	69bb      	ldr	r3, [r7, #24]
 8010788:	2b00      	cmp	r3, #0
 801078a:	d110      	bne.n	80107ae <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801078c:	6a3b      	ldr	r3, [r7, #32]
 801078e:	b29a      	uxth	r2, r3
 8010790:	f107 0310 	add.w	r3, r7, #16
 8010794:	9301      	str	r3, [sp, #4]
 8010796:	69fb      	ldr	r3, [r7, #28]
 8010798:	9300      	str	r3, [sp, #0]
 801079a:	68bb      	ldr	r3, [r7, #8]
 801079c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801079e:	68f8      	ldr	r0, [r7, #12]
 80107a0:	f001 fa58 	bl	8011c54 <xTaskCreate>
 80107a4:	4603      	mov	r3, r0
 80107a6:	2b01      	cmp	r3, #1
 80107a8:	d001      	beq.n	80107ae <osThreadNew+0x11a>
            hTask = NULL;
 80107aa:	2300      	movs	r3, #0
 80107ac:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80107ae:	693b      	ldr	r3, [r7, #16]
}
 80107b0:	4618      	mov	r0, r3
 80107b2:	3728      	adds	r7, #40	@ 0x28
 80107b4:	46bd      	mov	sp, r7
 80107b6:	bd80      	pop	{r7, pc}

080107b8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80107b8:	b580      	push	{r7, lr}
 80107ba:	b084      	sub	sp, #16
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80107c0:	f3ef 8305 	mrs	r3, IPSR
 80107c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80107c6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d003      	beq.n	80107d4 <osDelay+0x1c>
    stat = osErrorISR;
 80107cc:	f06f 0305 	mvn.w	r3, #5
 80107d0:	60fb      	str	r3, [r7, #12]
 80107d2:	e007      	b.n	80107e4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80107d4:	2300      	movs	r3, #0
 80107d6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d002      	beq.n	80107e4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80107de:	6878      	ldr	r0, [r7, #4]
 80107e0:	f001 fb96 	bl	8011f10 <vTaskDelay>
    }
  }

  return (stat);
 80107e4:	68fb      	ldr	r3, [r7, #12]
}
 80107e6:	4618      	mov	r0, r3
 80107e8:	3710      	adds	r7, #16
 80107ea:	46bd      	mov	sp, r7
 80107ec:	bd80      	pop	{r7, pc}

080107ee <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80107ee:	b580      	push	{r7, lr}
 80107f0:	b08a      	sub	sp, #40	@ 0x28
 80107f2:	af02      	add	r7, sp, #8
 80107f4:	60f8      	str	r0, [r7, #12]
 80107f6:	60b9      	str	r1, [r7, #8]
 80107f8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80107fa:	2300      	movs	r3, #0
 80107fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80107fe:	f3ef 8305 	mrs	r3, IPSR
 8010802:	613b      	str	r3, [r7, #16]
  return(result);
 8010804:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8010806:	2b00      	cmp	r3, #0
 8010808:	d15f      	bne.n	80108ca <osMessageQueueNew+0xdc>
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	2b00      	cmp	r3, #0
 801080e:	d05c      	beq.n	80108ca <osMessageQueueNew+0xdc>
 8010810:	68bb      	ldr	r3, [r7, #8]
 8010812:	2b00      	cmp	r3, #0
 8010814:	d059      	beq.n	80108ca <osMessageQueueNew+0xdc>
    mem = -1;
 8010816:	f04f 33ff 	mov.w	r3, #4294967295
 801081a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	2b00      	cmp	r3, #0
 8010820:	d029      	beq.n	8010876 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	689b      	ldr	r3, [r3, #8]
 8010826:	2b00      	cmp	r3, #0
 8010828:	d012      	beq.n	8010850 <osMessageQueueNew+0x62>
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	68db      	ldr	r3, [r3, #12]
 801082e:	2b4f      	cmp	r3, #79	@ 0x4f
 8010830:	d90e      	bls.n	8010850 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010836:	2b00      	cmp	r3, #0
 8010838:	d00a      	beq.n	8010850 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	695a      	ldr	r2, [r3, #20]
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	68b9      	ldr	r1, [r7, #8]
 8010842:	fb01 f303 	mul.w	r3, r1, r3
 8010846:	429a      	cmp	r2, r3
 8010848:	d302      	bcc.n	8010850 <osMessageQueueNew+0x62>
        mem = 1;
 801084a:	2301      	movs	r3, #1
 801084c:	61bb      	str	r3, [r7, #24]
 801084e:	e014      	b.n	801087a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	689b      	ldr	r3, [r3, #8]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d110      	bne.n	801087a <osMessageQueueNew+0x8c>
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	68db      	ldr	r3, [r3, #12]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d10c      	bne.n	801087a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010864:	2b00      	cmp	r3, #0
 8010866:	d108      	bne.n	801087a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	695b      	ldr	r3, [r3, #20]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d104      	bne.n	801087a <osMessageQueueNew+0x8c>
          mem = 0;
 8010870:	2300      	movs	r3, #0
 8010872:	61bb      	str	r3, [r7, #24]
 8010874:	e001      	b.n	801087a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8010876:	2300      	movs	r3, #0
 8010878:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801087a:	69bb      	ldr	r3, [r7, #24]
 801087c:	2b01      	cmp	r3, #1
 801087e:	d10b      	bne.n	8010898 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	691a      	ldr	r2, [r3, #16]
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	689b      	ldr	r3, [r3, #8]
 8010888:	2100      	movs	r1, #0
 801088a:	9100      	str	r1, [sp, #0]
 801088c:	68b9      	ldr	r1, [r7, #8]
 801088e:	68f8      	ldr	r0, [r7, #12]
 8010890:	f000 fa66 	bl	8010d60 <xQueueGenericCreateStatic>
 8010894:	61f8      	str	r0, [r7, #28]
 8010896:	e008      	b.n	80108aa <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8010898:	69bb      	ldr	r3, [r7, #24]
 801089a:	2b00      	cmp	r3, #0
 801089c:	d105      	bne.n	80108aa <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 801089e:	2200      	movs	r2, #0
 80108a0:	68b9      	ldr	r1, [r7, #8]
 80108a2:	68f8      	ldr	r0, [r7, #12]
 80108a4:	f000 fad9 	bl	8010e5a <xQueueGenericCreate>
 80108a8:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80108aa:	69fb      	ldr	r3, [r7, #28]
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d00c      	beq.n	80108ca <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	d003      	beq.n	80108be <osMessageQueueNew+0xd0>
        name = attr->name;
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	617b      	str	r3, [r7, #20]
 80108bc:	e001      	b.n	80108c2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80108be:	2300      	movs	r3, #0
 80108c0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80108c2:	6979      	ldr	r1, [r7, #20]
 80108c4:	69f8      	ldr	r0, [r7, #28]
 80108c6:	f001 f8dd 	bl	8011a84 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80108ca:	69fb      	ldr	r3, [r7, #28]
}
 80108cc:	4618      	mov	r0, r3
 80108ce:	3720      	adds	r7, #32
 80108d0:	46bd      	mov	sp, r7
 80108d2:	bd80      	pop	{r7, pc}

080108d4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80108d4:	b580      	push	{r7, lr}
 80108d6:	b088      	sub	sp, #32
 80108d8:	af00      	add	r7, sp, #0
 80108da:	60f8      	str	r0, [r7, #12]
 80108dc:	60b9      	str	r1, [r7, #8]
 80108de:	603b      	str	r3, [r7, #0]
 80108e0:	4613      	mov	r3, r2
 80108e2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80108e8:	2300      	movs	r3, #0
 80108ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80108ec:	f3ef 8305 	mrs	r3, IPSR
 80108f0:	617b      	str	r3, [r7, #20]
  return(result);
 80108f2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d028      	beq.n	801094a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80108f8:	69bb      	ldr	r3, [r7, #24]
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d005      	beq.n	801090a <osMessageQueuePut+0x36>
 80108fe:	68bb      	ldr	r3, [r7, #8]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d002      	beq.n	801090a <osMessageQueuePut+0x36>
 8010904:	683b      	ldr	r3, [r7, #0]
 8010906:	2b00      	cmp	r3, #0
 8010908:	d003      	beq.n	8010912 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 801090a:	f06f 0303 	mvn.w	r3, #3
 801090e:	61fb      	str	r3, [r7, #28]
 8010910:	e038      	b.n	8010984 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8010912:	2300      	movs	r3, #0
 8010914:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8010916:	f107 0210 	add.w	r2, r7, #16
 801091a:	2300      	movs	r3, #0
 801091c:	68b9      	ldr	r1, [r7, #8]
 801091e:	69b8      	ldr	r0, [r7, #24]
 8010920:	f000 fc2e 	bl	8011180 <xQueueGenericSendFromISR>
 8010924:	4603      	mov	r3, r0
 8010926:	2b01      	cmp	r3, #1
 8010928:	d003      	beq.n	8010932 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 801092a:	f06f 0302 	mvn.w	r3, #2
 801092e:	61fb      	str	r3, [r7, #28]
 8010930:	e028      	b.n	8010984 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8010932:	693b      	ldr	r3, [r7, #16]
 8010934:	2b00      	cmp	r3, #0
 8010936:	d025      	beq.n	8010984 <osMessageQueuePut+0xb0>
 8010938:	4b15      	ldr	r3, [pc, #84]	@ (8010990 <osMessageQueuePut+0xbc>)
 801093a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801093e:	601a      	str	r2, [r3, #0]
 8010940:	f3bf 8f4f 	dsb	sy
 8010944:	f3bf 8f6f 	isb	sy
 8010948:	e01c      	b.n	8010984 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801094a:	69bb      	ldr	r3, [r7, #24]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d002      	beq.n	8010956 <osMessageQueuePut+0x82>
 8010950:	68bb      	ldr	r3, [r7, #8]
 8010952:	2b00      	cmp	r3, #0
 8010954:	d103      	bne.n	801095e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8010956:	f06f 0303 	mvn.w	r3, #3
 801095a:	61fb      	str	r3, [r7, #28]
 801095c:	e012      	b.n	8010984 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801095e:	2300      	movs	r3, #0
 8010960:	683a      	ldr	r2, [r7, #0]
 8010962:	68b9      	ldr	r1, [r7, #8]
 8010964:	69b8      	ldr	r0, [r7, #24]
 8010966:	f000 fb09 	bl	8010f7c <xQueueGenericSend>
 801096a:	4603      	mov	r3, r0
 801096c:	2b01      	cmp	r3, #1
 801096e:	d009      	beq.n	8010984 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8010970:	683b      	ldr	r3, [r7, #0]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d003      	beq.n	801097e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8010976:	f06f 0301 	mvn.w	r3, #1
 801097a:	61fb      	str	r3, [r7, #28]
 801097c:	e002      	b.n	8010984 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801097e:	f06f 0302 	mvn.w	r3, #2
 8010982:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010984:	69fb      	ldr	r3, [r7, #28]
}
 8010986:	4618      	mov	r0, r3
 8010988:	3720      	adds	r7, #32
 801098a:	46bd      	mov	sp, r7
 801098c:	bd80      	pop	{r7, pc}
 801098e:	bf00      	nop
 8010990:	e000ed04 	.word	0xe000ed04

08010994 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8010994:	b580      	push	{r7, lr}
 8010996:	b088      	sub	sp, #32
 8010998:	af00      	add	r7, sp, #0
 801099a:	60f8      	str	r0, [r7, #12]
 801099c:	60b9      	str	r1, [r7, #8]
 801099e:	607a      	str	r2, [r7, #4]
 80109a0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80109a6:	2300      	movs	r3, #0
 80109a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80109aa:	f3ef 8305 	mrs	r3, IPSR
 80109ae:	617b      	str	r3, [r7, #20]
  return(result);
 80109b0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d028      	beq.n	8010a08 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80109b6:	69bb      	ldr	r3, [r7, #24]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d005      	beq.n	80109c8 <osMessageQueueGet+0x34>
 80109bc:	68bb      	ldr	r3, [r7, #8]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d002      	beq.n	80109c8 <osMessageQueueGet+0x34>
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d003      	beq.n	80109d0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80109c8:	f06f 0303 	mvn.w	r3, #3
 80109cc:	61fb      	str	r3, [r7, #28]
 80109ce:	e037      	b.n	8010a40 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80109d0:	2300      	movs	r3, #0
 80109d2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80109d4:	f107 0310 	add.w	r3, r7, #16
 80109d8:	461a      	mov	r2, r3
 80109da:	68b9      	ldr	r1, [r7, #8]
 80109dc:	69b8      	ldr	r0, [r7, #24]
 80109de:	f000 fe5f 	bl	80116a0 <xQueueReceiveFromISR>
 80109e2:	4603      	mov	r3, r0
 80109e4:	2b01      	cmp	r3, #1
 80109e6:	d003      	beq.n	80109f0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80109e8:	f06f 0302 	mvn.w	r3, #2
 80109ec:	61fb      	str	r3, [r7, #28]
 80109ee:	e027      	b.n	8010a40 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80109f0:	693b      	ldr	r3, [r7, #16]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d024      	beq.n	8010a40 <osMessageQueueGet+0xac>
 80109f6:	4b15      	ldr	r3, [pc, #84]	@ (8010a4c <osMessageQueueGet+0xb8>)
 80109f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80109fc:	601a      	str	r2, [r3, #0]
 80109fe:	f3bf 8f4f 	dsb	sy
 8010a02:	f3bf 8f6f 	isb	sy
 8010a06:	e01b      	b.n	8010a40 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010a08:	69bb      	ldr	r3, [r7, #24]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d002      	beq.n	8010a14 <osMessageQueueGet+0x80>
 8010a0e:	68bb      	ldr	r3, [r7, #8]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d103      	bne.n	8010a1c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8010a14:	f06f 0303 	mvn.w	r3, #3
 8010a18:	61fb      	str	r3, [r7, #28]
 8010a1a:	e011      	b.n	8010a40 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010a1c:	683a      	ldr	r2, [r7, #0]
 8010a1e:	68b9      	ldr	r1, [r7, #8]
 8010a20:	69b8      	ldr	r0, [r7, #24]
 8010a22:	f000 fc4b 	bl	80112bc <xQueueReceive>
 8010a26:	4603      	mov	r3, r0
 8010a28:	2b01      	cmp	r3, #1
 8010a2a:	d009      	beq.n	8010a40 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8010a2c:	683b      	ldr	r3, [r7, #0]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d003      	beq.n	8010a3a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8010a32:	f06f 0301 	mvn.w	r3, #1
 8010a36:	61fb      	str	r3, [r7, #28]
 8010a38:	e002      	b.n	8010a40 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8010a3a:	f06f 0302 	mvn.w	r3, #2
 8010a3e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010a40:	69fb      	ldr	r3, [r7, #28]
}
 8010a42:	4618      	mov	r0, r3
 8010a44:	3720      	adds	r7, #32
 8010a46:	46bd      	mov	sp, r7
 8010a48:	bd80      	pop	{r7, pc}
 8010a4a:	bf00      	nop
 8010a4c:	e000ed04 	.word	0xe000ed04

08010a50 <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 8010a50:	b580      	push	{r7, lr}
 8010a52:	b08a      	sub	sp, #40	@ 0x28
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 8010a5c:	6a3b      	ldr	r3, [r7, #32]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d102      	bne.n	8010a68 <osMessageQueueGetSpace+0x18>
    space = 0U;
 8010a62:	2300      	movs	r3, #0
 8010a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8010a66:	e023      	b.n	8010ab0 <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010a68:	f3ef 8305 	mrs	r3, IPSR
 8010a6c:	61bb      	str	r3, [r7, #24]
  return(result);
 8010a6e:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d019      	beq.n	8010aa8 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010a74:	f3ef 8211 	mrs	r2, BASEPRI
 8010a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a7c:	f383 8811 	msr	BASEPRI, r3
 8010a80:	f3bf 8f6f 	isb	sy
 8010a84:	f3bf 8f4f 	dsb	sy
 8010a88:	613a      	str	r2, [r7, #16]
 8010a8a:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010a8c:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 8010a8e:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 8010a90:	6a3b      	ldr	r3, [r7, #32]
 8010a92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010a94:	6a3b      	ldr	r3, [r7, #32]
 8010a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a98:	1ad3      	subs	r3, r2, r3
 8010a9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8010a9c:	69fb      	ldr	r3, [r7, #28]
 8010a9e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010aa0:	697b      	ldr	r3, [r7, #20]
 8010aa2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010aa6:	e003      	b.n	8010ab0 <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 8010aa8:	6a38      	ldr	r0, [r7, #32]
 8010aaa:	f000 fe7b 	bl	80117a4 <uxQueueSpacesAvailable>
 8010aae:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 8010ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010ab2:	4618      	mov	r0, r3
 8010ab4:	3728      	adds	r7, #40	@ 0x28
 8010ab6:	46bd      	mov	sp, r7
 8010ab8:	bd80      	pop	{r7, pc}
	...

08010abc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010abc:	b480      	push	{r7}
 8010abe:	b085      	sub	sp, #20
 8010ac0:	af00      	add	r7, sp, #0
 8010ac2:	60f8      	str	r0, [r7, #12]
 8010ac4:	60b9      	str	r1, [r7, #8]
 8010ac6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	4a07      	ldr	r2, [pc, #28]	@ (8010ae8 <vApplicationGetIdleTaskMemory+0x2c>)
 8010acc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8010ace:	68bb      	ldr	r3, [r7, #8]
 8010ad0:	4a06      	ldr	r2, [pc, #24]	@ (8010aec <vApplicationGetIdleTaskMemory+0x30>)
 8010ad2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	2280      	movs	r2, #128	@ 0x80
 8010ad8:	601a      	str	r2, [r3, #0]
}
 8010ada:	bf00      	nop
 8010adc:	3714      	adds	r7, #20
 8010ade:	46bd      	mov	sp, r7
 8010ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae4:	4770      	bx	lr
 8010ae6:	bf00      	nop
 8010ae8:	200006a4 	.word	0x200006a4
 8010aec:	2000074c 	.word	0x2000074c

08010af0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010af0:	b480      	push	{r7}
 8010af2:	b085      	sub	sp, #20
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	60f8      	str	r0, [r7, #12]
 8010af8:	60b9      	str	r1, [r7, #8]
 8010afa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	4a07      	ldr	r2, [pc, #28]	@ (8010b1c <vApplicationGetTimerTaskMemory+0x2c>)
 8010b00:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010b02:	68bb      	ldr	r3, [r7, #8]
 8010b04:	4a06      	ldr	r2, [pc, #24]	@ (8010b20 <vApplicationGetTimerTaskMemory+0x30>)
 8010b06:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010b0e:	601a      	str	r2, [r3, #0]
}
 8010b10:	bf00      	nop
 8010b12:	3714      	adds	r7, #20
 8010b14:	46bd      	mov	sp, r7
 8010b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b1a:	4770      	bx	lr
 8010b1c:	2000094c 	.word	0x2000094c
 8010b20:	200009f4 	.word	0x200009f4

08010b24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010b24:	b480      	push	{r7}
 8010b26:	b083      	sub	sp, #12
 8010b28:	af00      	add	r7, sp, #0
 8010b2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	f103 0208 	add.w	r2, r3, #8
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	f04f 32ff 	mov.w	r2, #4294967295
 8010b3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	f103 0208 	add.w	r2, r3, #8
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	f103 0208 	add.w	r2, r3, #8
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	2200      	movs	r2, #0
 8010b56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010b58:	bf00      	nop
 8010b5a:	370c      	adds	r7, #12
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b62:	4770      	bx	lr

08010b64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010b64:	b480      	push	{r7}
 8010b66:	b083      	sub	sp, #12
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	2200      	movs	r2, #0
 8010b70:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010b72:	bf00      	nop
 8010b74:	370c      	adds	r7, #12
 8010b76:	46bd      	mov	sp, r7
 8010b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b7c:	4770      	bx	lr

08010b7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010b7e:	b480      	push	{r7}
 8010b80:	b085      	sub	sp, #20
 8010b82:	af00      	add	r7, sp, #0
 8010b84:	6078      	str	r0, [r7, #4]
 8010b86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	685b      	ldr	r3, [r3, #4]
 8010b8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010b8e:	683b      	ldr	r3, [r7, #0]
 8010b90:	68fa      	ldr	r2, [r7, #12]
 8010b92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	689a      	ldr	r2, [r3, #8]
 8010b98:	683b      	ldr	r3, [r7, #0]
 8010b9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	689b      	ldr	r3, [r3, #8]
 8010ba0:	683a      	ldr	r2, [r7, #0]
 8010ba2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	683a      	ldr	r2, [r7, #0]
 8010ba8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010baa:	683b      	ldr	r3, [r7, #0]
 8010bac:	687a      	ldr	r2, [r7, #4]
 8010bae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	1c5a      	adds	r2, r3, #1
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	601a      	str	r2, [r3, #0]
}
 8010bba:	bf00      	nop
 8010bbc:	3714      	adds	r7, #20
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc4:	4770      	bx	lr

08010bc6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010bc6:	b480      	push	{r7}
 8010bc8:	b085      	sub	sp, #20
 8010bca:	af00      	add	r7, sp, #0
 8010bcc:	6078      	str	r0, [r7, #4]
 8010bce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010bd0:	683b      	ldr	r3, [r7, #0]
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010bd6:	68bb      	ldr	r3, [r7, #8]
 8010bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bdc:	d103      	bne.n	8010be6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	691b      	ldr	r3, [r3, #16]
 8010be2:	60fb      	str	r3, [r7, #12]
 8010be4:	e00c      	b.n	8010c00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	3308      	adds	r3, #8
 8010bea:	60fb      	str	r3, [r7, #12]
 8010bec:	e002      	b.n	8010bf4 <vListInsert+0x2e>
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	685b      	ldr	r3, [r3, #4]
 8010bf2:	60fb      	str	r3, [r7, #12]
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	685b      	ldr	r3, [r3, #4]
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	68ba      	ldr	r2, [r7, #8]
 8010bfc:	429a      	cmp	r2, r3
 8010bfe:	d2f6      	bcs.n	8010bee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	685a      	ldr	r2, [r3, #4]
 8010c04:	683b      	ldr	r3, [r7, #0]
 8010c06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010c08:	683b      	ldr	r3, [r7, #0]
 8010c0a:	685b      	ldr	r3, [r3, #4]
 8010c0c:	683a      	ldr	r2, [r7, #0]
 8010c0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010c10:	683b      	ldr	r3, [r7, #0]
 8010c12:	68fa      	ldr	r2, [r7, #12]
 8010c14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	683a      	ldr	r2, [r7, #0]
 8010c1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010c1c:	683b      	ldr	r3, [r7, #0]
 8010c1e:	687a      	ldr	r2, [r7, #4]
 8010c20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	1c5a      	adds	r2, r3, #1
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	601a      	str	r2, [r3, #0]
}
 8010c2c:	bf00      	nop
 8010c2e:	3714      	adds	r7, #20
 8010c30:	46bd      	mov	sp, r7
 8010c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c36:	4770      	bx	lr

08010c38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010c38:	b480      	push	{r7}
 8010c3a:	b085      	sub	sp, #20
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	691b      	ldr	r3, [r3, #16]
 8010c44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	685b      	ldr	r3, [r3, #4]
 8010c4a:	687a      	ldr	r2, [r7, #4]
 8010c4c:	6892      	ldr	r2, [r2, #8]
 8010c4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	689b      	ldr	r3, [r3, #8]
 8010c54:	687a      	ldr	r2, [r7, #4]
 8010c56:	6852      	ldr	r2, [r2, #4]
 8010c58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	685b      	ldr	r3, [r3, #4]
 8010c5e:	687a      	ldr	r2, [r7, #4]
 8010c60:	429a      	cmp	r2, r3
 8010c62:	d103      	bne.n	8010c6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	689a      	ldr	r2, [r3, #8]
 8010c68:	68fb      	ldr	r3, [r7, #12]
 8010c6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	2200      	movs	r2, #0
 8010c70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	1e5a      	subs	r2, r3, #1
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	681b      	ldr	r3, [r3, #0]
}
 8010c80:	4618      	mov	r0, r3
 8010c82:	3714      	adds	r7, #20
 8010c84:	46bd      	mov	sp, r7
 8010c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8a:	4770      	bx	lr

08010c8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010c8c:	b580      	push	{r7, lr}
 8010c8e:	b084      	sub	sp, #16
 8010c90:	af00      	add	r7, sp, #0
 8010c92:	6078      	str	r0, [r7, #4]
 8010c94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d10b      	bne.n	8010cb8 <xQueueGenericReset+0x2c>
	__asm volatile
 8010ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ca4:	f383 8811 	msr	BASEPRI, r3
 8010ca8:	f3bf 8f6f 	isb	sy
 8010cac:	f3bf 8f4f 	dsb	sy
 8010cb0:	60bb      	str	r3, [r7, #8]
}
 8010cb2:	bf00      	nop
 8010cb4:	bf00      	nop
 8010cb6:	e7fd      	b.n	8010cb4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010cb8:	f002 fc46 	bl	8013548 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	681a      	ldr	r2, [r3, #0]
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010cc4:	68f9      	ldr	r1, [r7, #12]
 8010cc6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010cc8:	fb01 f303 	mul.w	r3, r1, r3
 8010ccc:	441a      	add	r2, r3
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	2200      	movs	r2, #0
 8010cd6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	681a      	ldr	r2, [r3, #0]
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	681a      	ldr	r2, [r3, #0]
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010ce8:	3b01      	subs	r3, #1
 8010cea:	68f9      	ldr	r1, [r7, #12]
 8010cec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010cee:	fb01 f303 	mul.w	r3, r1, r3
 8010cf2:	441a      	add	r2, r3
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	22ff      	movs	r2, #255	@ 0xff
 8010cfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	22ff      	movs	r2, #255	@ 0xff
 8010d04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8010d08:	683b      	ldr	r3, [r7, #0]
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d114      	bne.n	8010d38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	691b      	ldr	r3, [r3, #16]
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d01a      	beq.n	8010d4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	3310      	adds	r3, #16
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	f001 fbde 	bl	80124dc <xTaskRemoveFromEventList>
 8010d20:	4603      	mov	r3, r0
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d012      	beq.n	8010d4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010d26:	4b0d      	ldr	r3, [pc, #52]	@ (8010d5c <xQueueGenericReset+0xd0>)
 8010d28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010d2c:	601a      	str	r2, [r3, #0]
 8010d2e:	f3bf 8f4f 	dsb	sy
 8010d32:	f3bf 8f6f 	isb	sy
 8010d36:	e009      	b.n	8010d4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	3310      	adds	r3, #16
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	f7ff fef1 	bl	8010b24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	3324      	adds	r3, #36	@ 0x24
 8010d46:	4618      	mov	r0, r3
 8010d48:	f7ff feec 	bl	8010b24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010d4c:	f002 fc2e 	bl	80135ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010d50:	2301      	movs	r3, #1
}
 8010d52:	4618      	mov	r0, r3
 8010d54:	3710      	adds	r7, #16
 8010d56:	46bd      	mov	sp, r7
 8010d58:	bd80      	pop	{r7, pc}
 8010d5a:	bf00      	nop
 8010d5c:	e000ed04 	.word	0xe000ed04

08010d60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010d60:	b580      	push	{r7, lr}
 8010d62:	b08e      	sub	sp, #56	@ 0x38
 8010d64:	af02      	add	r7, sp, #8
 8010d66:	60f8      	str	r0, [r7, #12]
 8010d68:	60b9      	str	r1, [r7, #8]
 8010d6a:	607a      	str	r2, [r7, #4]
 8010d6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d10b      	bne.n	8010d8c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8010d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d78:	f383 8811 	msr	BASEPRI, r3
 8010d7c:	f3bf 8f6f 	isb	sy
 8010d80:	f3bf 8f4f 	dsb	sy
 8010d84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010d86:	bf00      	nop
 8010d88:	bf00      	nop
 8010d8a:	e7fd      	b.n	8010d88 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010d8c:	683b      	ldr	r3, [r7, #0]
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d10b      	bne.n	8010daa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8010d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d96:	f383 8811 	msr	BASEPRI, r3
 8010d9a:	f3bf 8f6f 	isb	sy
 8010d9e:	f3bf 8f4f 	dsb	sy
 8010da2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010da4:	bf00      	nop
 8010da6:	bf00      	nop
 8010da8:	e7fd      	b.n	8010da6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d002      	beq.n	8010db6 <xQueueGenericCreateStatic+0x56>
 8010db0:	68bb      	ldr	r3, [r7, #8]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d001      	beq.n	8010dba <xQueueGenericCreateStatic+0x5a>
 8010db6:	2301      	movs	r3, #1
 8010db8:	e000      	b.n	8010dbc <xQueueGenericCreateStatic+0x5c>
 8010dba:	2300      	movs	r3, #0
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d10b      	bne.n	8010dd8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8010dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dc4:	f383 8811 	msr	BASEPRI, r3
 8010dc8:	f3bf 8f6f 	isb	sy
 8010dcc:	f3bf 8f4f 	dsb	sy
 8010dd0:	623b      	str	r3, [r7, #32]
}
 8010dd2:	bf00      	nop
 8010dd4:	bf00      	nop
 8010dd6:	e7fd      	b.n	8010dd4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d102      	bne.n	8010de4 <xQueueGenericCreateStatic+0x84>
 8010dde:	68bb      	ldr	r3, [r7, #8]
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d101      	bne.n	8010de8 <xQueueGenericCreateStatic+0x88>
 8010de4:	2301      	movs	r3, #1
 8010de6:	e000      	b.n	8010dea <xQueueGenericCreateStatic+0x8a>
 8010de8:	2300      	movs	r3, #0
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d10b      	bne.n	8010e06 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8010dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010df2:	f383 8811 	msr	BASEPRI, r3
 8010df6:	f3bf 8f6f 	isb	sy
 8010dfa:	f3bf 8f4f 	dsb	sy
 8010dfe:	61fb      	str	r3, [r7, #28]
}
 8010e00:	bf00      	nop
 8010e02:	bf00      	nop
 8010e04:	e7fd      	b.n	8010e02 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010e06:	2350      	movs	r3, #80	@ 0x50
 8010e08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010e0a:	697b      	ldr	r3, [r7, #20]
 8010e0c:	2b50      	cmp	r3, #80	@ 0x50
 8010e0e:	d00b      	beq.n	8010e28 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8010e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e14:	f383 8811 	msr	BASEPRI, r3
 8010e18:	f3bf 8f6f 	isb	sy
 8010e1c:	f3bf 8f4f 	dsb	sy
 8010e20:	61bb      	str	r3, [r7, #24]
}
 8010e22:	bf00      	nop
 8010e24:	bf00      	nop
 8010e26:	e7fd      	b.n	8010e24 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010e28:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010e2a:	683b      	ldr	r3, [r7, #0]
 8010e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8010e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d00d      	beq.n	8010e50 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e36:	2201      	movs	r2, #1
 8010e38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010e3c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8010e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e42:	9300      	str	r3, [sp, #0]
 8010e44:	4613      	mov	r3, r2
 8010e46:	687a      	ldr	r2, [r7, #4]
 8010e48:	68b9      	ldr	r1, [r7, #8]
 8010e4a:	68f8      	ldr	r0, [r7, #12]
 8010e4c:	f000 f840 	bl	8010ed0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8010e52:	4618      	mov	r0, r3
 8010e54:	3730      	adds	r7, #48	@ 0x30
 8010e56:	46bd      	mov	sp, r7
 8010e58:	bd80      	pop	{r7, pc}

08010e5a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010e5a:	b580      	push	{r7, lr}
 8010e5c:	b08a      	sub	sp, #40	@ 0x28
 8010e5e:	af02      	add	r7, sp, #8
 8010e60:	60f8      	str	r0, [r7, #12]
 8010e62:	60b9      	str	r1, [r7, #8]
 8010e64:	4613      	mov	r3, r2
 8010e66:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010e68:	68fb      	ldr	r3, [r7, #12]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d10b      	bne.n	8010e86 <xQueueGenericCreate+0x2c>
	__asm volatile
 8010e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e72:	f383 8811 	msr	BASEPRI, r3
 8010e76:	f3bf 8f6f 	isb	sy
 8010e7a:	f3bf 8f4f 	dsb	sy
 8010e7e:	613b      	str	r3, [r7, #16]
}
 8010e80:	bf00      	nop
 8010e82:	bf00      	nop
 8010e84:	e7fd      	b.n	8010e82 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	68ba      	ldr	r2, [r7, #8]
 8010e8a:	fb02 f303 	mul.w	r3, r2, r3
 8010e8e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010e90:	69fb      	ldr	r3, [r7, #28]
 8010e92:	3350      	adds	r3, #80	@ 0x50
 8010e94:	4618      	mov	r0, r3
 8010e96:	f002 fc79 	bl	801378c <pvPortMalloc>
 8010e9a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8010e9c:	69bb      	ldr	r3, [r7, #24]
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d011      	beq.n	8010ec6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010ea2:	69bb      	ldr	r3, [r7, #24]
 8010ea4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010ea6:	697b      	ldr	r3, [r7, #20]
 8010ea8:	3350      	adds	r3, #80	@ 0x50
 8010eaa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010eac:	69bb      	ldr	r3, [r7, #24]
 8010eae:	2200      	movs	r2, #0
 8010eb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010eb4:	79fa      	ldrb	r2, [r7, #7]
 8010eb6:	69bb      	ldr	r3, [r7, #24]
 8010eb8:	9300      	str	r3, [sp, #0]
 8010eba:	4613      	mov	r3, r2
 8010ebc:	697a      	ldr	r2, [r7, #20]
 8010ebe:	68b9      	ldr	r1, [r7, #8]
 8010ec0:	68f8      	ldr	r0, [r7, #12]
 8010ec2:	f000 f805 	bl	8010ed0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010ec6:	69bb      	ldr	r3, [r7, #24]
	}
 8010ec8:	4618      	mov	r0, r3
 8010eca:	3720      	adds	r7, #32
 8010ecc:	46bd      	mov	sp, r7
 8010ece:	bd80      	pop	{r7, pc}

08010ed0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b084      	sub	sp, #16
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	60f8      	str	r0, [r7, #12]
 8010ed8:	60b9      	str	r1, [r7, #8]
 8010eda:	607a      	str	r2, [r7, #4]
 8010edc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010ede:	68bb      	ldr	r3, [r7, #8]
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d103      	bne.n	8010eec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010ee4:	69bb      	ldr	r3, [r7, #24]
 8010ee6:	69ba      	ldr	r2, [r7, #24]
 8010ee8:	601a      	str	r2, [r3, #0]
 8010eea:	e002      	b.n	8010ef2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010eec:	69bb      	ldr	r3, [r7, #24]
 8010eee:	687a      	ldr	r2, [r7, #4]
 8010ef0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010ef2:	69bb      	ldr	r3, [r7, #24]
 8010ef4:	68fa      	ldr	r2, [r7, #12]
 8010ef6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010ef8:	69bb      	ldr	r3, [r7, #24]
 8010efa:	68ba      	ldr	r2, [r7, #8]
 8010efc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010efe:	2101      	movs	r1, #1
 8010f00:	69b8      	ldr	r0, [r7, #24]
 8010f02:	f7ff fec3 	bl	8010c8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010f06:	69bb      	ldr	r3, [r7, #24]
 8010f08:	78fa      	ldrb	r2, [r7, #3]
 8010f0a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010f0e:	bf00      	nop
 8010f10:	3710      	adds	r7, #16
 8010f12:	46bd      	mov	sp, r7
 8010f14:	bd80      	pop	{r7, pc}

08010f16 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8010f16:	b580      	push	{r7, lr}
 8010f18:	b082      	sub	sp, #8
 8010f1a:	af00      	add	r7, sp, #0
 8010f1c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d00e      	beq.n	8010f42 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	2200      	movs	r2, #0
 8010f28:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	2200      	movs	r2, #0
 8010f2e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	2200      	movs	r2, #0
 8010f34:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010f36:	2300      	movs	r3, #0
 8010f38:	2200      	movs	r2, #0
 8010f3a:	2100      	movs	r1, #0
 8010f3c:	6878      	ldr	r0, [r7, #4]
 8010f3e:	f000 f81d 	bl	8010f7c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8010f42:	bf00      	nop
 8010f44:	3708      	adds	r7, #8
 8010f46:	46bd      	mov	sp, r7
 8010f48:	bd80      	pop	{r7, pc}

08010f4a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8010f4a:	b580      	push	{r7, lr}
 8010f4c:	b086      	sub	sp, #24
 8010f4e:	af00      	add	r7, sp, #0
 8010f50:	4603      	mov	r3, r0
 8010f52:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010f54:	2301      	movs	r3, #1
 8010f56:	617b      	str	r3, [r7, #20]
 8010f58:	2300      	movs	r3, #0
 8010f5a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8010f5c:	79fb      	ldrb	r3, [r7, #7]
 8010f5e:	461a      	mov	r2, r3
 8010f60:	6939      	ldr	r1, [r7, #16]
 8010f62:	6978      	ldr	r0, [r7, #20]
 8010f64:	f7ff ff79 	bl	8010e5a <xQueueGenericCreate>
 8010f68:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010f6a:	68f8      	ldr	r0, [r7, #12]
 8010f6c:	f7ff ffd3 	bl	8010f16 <prvInitialiseMutex>

		return xNewQueue;
 8010f70:	68fb      	ldr	r3, [r7, #12]
	}
 8010f72:	4618      	mov	r0, r3
 8010f74:	3718      	adds	r7, #24
 8010f76:	46bd      	mov	sp, r7
 8010f78:	bd80      	pop	{r7, pc}
	...

08010f7c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b08e      	sub	sp, #56	@ 0x38
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	60f8      	str	r0, [r7, #12]
 8010f84:	60b9      	str	r1, [r7, #8]
 8010f86:	607a      	str	r2, [r7, #4]
 8010f88:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d10b      	bne.n	8010fb0 <xQueueGenericSend+0x34>
	__asm volatile
 8010f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f9c:	f383 8811 	msr	BASEPRI, r3
 8010fa0:	f3bf 8f6f 	isb	sy
 8010fa4:	f3bf 8f4f 	dsb	sy
 8010fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010faa:	bf00      	nop
 8010fac:	bf00      	nop
 8010fae:	e7fd      	b.n	8010fac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010fb0:	68bb      	ldr	r3, [r7, #8]
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d103      	bne.n	8010fbe <xQueueGenericSend+0x42>
 8010fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d101      	bne.n	8010fc2 <xQueueGenericSend+0x46>
 8010fbe:	2301      	movs	r3, #1
 8010fc0:	e000      	b.n	8010fc4 <xQueueGenericSend+0x48>
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d10b      	bne.n	8010fe0 <xQueueGenericSend+0x64>
	__asm volatile
 8010fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fcc:	f383 8811 	msr	BASEPRI, r3
 8010fd0:	f3bf 8f6f 	isb	sy
 8010fd4:	f3bf 8f4f 	dsb	sy
 8010fd8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010fda:	bf00      	nop
 8010fdc:	bf00      	nop
 8010fde:	e7fd      	b.n	8010fdc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010fe0:	683b      	ldr	r3, [r7, #0]
 8010fe2:	2b02      	cmp	r3, #2
 8010fe4:	d103      	bne.n	8010fee <xQueueGenericSend+0x72>
 8010fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010fea:	2b01      	cmp	r3, #1
 8010fec:	d101      	bne.n	8010ff2 <xQueueGenericSend+0x76>
 8010fee:	2301      	movs	r3, #1
 8010ff0:	e000      	b.n	8010ff4 <xQueueGenericSend+0x78>
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d10b      	bne.n	8011010 <xQueueGenericSend+0x94>
	__asm volatile
 8010ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ffc:	f383 8811 	msr	BASEPRI, r3
 8011000:	f3bf 8f6f 	isb	sy
 8011004:	f3bf 8f4f 	dsb	sy
 8011008:	623b      	str	r3, [r7, #32]
}
 801100a:	bf00      	nop
 801100c:	bf00      	nop
 801100e:	e7fd      	b.n	801100c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011010:	f001 fc2a 	bl	8012868 <xTaskGetSchedulerState>
 8011014:	4603      	mov	r3, r0
 8011016:	2b00      	cmp	r3, #0
 8011018:	d102      	bne.n	8011020 <xQueueGenericSend+0xa4>
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	2b00      	cmp	r3, #0
 801101e:	d101      	bne.n	8011024 <xQueueGenericSend+0xa8>
 8011020:	2301      	movs	r3, #1
 8011022:	e000      	b.n	8011026 <xQueueGenericSend+0xaa>
 8011024:	2300      	movs	r3, #0
 8011026:	2b00      	cmp	r3, #0
 8011028:	d10b      	bne.n	8011042 <xQueueGenericSend+0xc6>
	__asm volatile
 801102a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801102e:	f383 8811 	msr	BASEPRI, r3
 8011032:	f3bf 8f6f 	isb	sy
 8011036:	f3bf 8f4f 	dsb	sy
 801103a:	61fb      	str	r3, [r7, #28]
}
 801103c:	bf00      	nop
 801103e:	bf00      	nop
 8011040:	e7fd      	b.n	801103e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011042:	f002 fa81 	bl	8013548 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011048:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801104a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801104c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801104e:	429a      	cmp	r2, r3
 8011050:	d302      	bcc.n	8011058 <xQueueGenericSend+0xdc>
 8011052:	683b      	ldr	r3, [r7, #0]
 8011054:	2b02      	cmp	r3, #2
 8011056:	d129      	bne.n	80110ac <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011058:	683a      	ldr	r2, [r7, #0]
 801105a:	68b9      	ldr	r1, [r7, #8]
 801105c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801105e:	f000 fc01 	bl	8011864 <prvCopyDataToQueue>
 8011062:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011068:	2b00      	cmp	r3, #0
 801106a:	d010      	beq.n	801108e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801106c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801106e:	3324      	adds	r3, #36	@ 0x24
 8011070:	4618      	mov	r0, r3
 8011072:	f001 fa33 	bl	80124dc <xTaskRemoveFromEventList>
 8011076:	4603      	mov	r3, r0
 8011078:	2b00      	cmp	r3, #0
 801107a:	d013      	beq.n	80110a4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 801107c:	4b3f      	ldr	r3, [pc, #252]	@ (801117c <xQueueGenericSend+0x200>)
 801107e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011082:	601a      	str	r2, [r3, #0]
 8011084:	f3bf 8f4f 	dsb	sy
 8011088:	f3bf 8f6f 	isb	sy
 801108c:	e00a      	b.n	80110a4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801108e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011090:	2b00      	cmp	r3, #0
 8011092:	d007      	beq.n	80110a4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011094:	4b39      	ldr	r3, [pc, #228]	@ (801117c <xQueueGenericSend+0x200>)
 8011096:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801109a:	601a      	str	r2, [r3, #0]
 801109c:	f3bf 8f4f 	dsb	sy
 80110a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80110a4:	f002 fa82 	bl	80135ac <vPortExitCritical>
				return pdPASS;
 80110a8:	2301      	movs	r3, #1
 80110aa:	e063      	b.n	8011174 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d103      	bne.n	80110ba <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80110b2:	f002 fa7b 	bl	80135ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80110b6:	2300      	movs	r3, #0
 80110b8:	e05c      	b.n	8011174 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80110ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d106      	bne.n	80110ce <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80110c0:	f107 0314 	add.w	r3, r7, #20
 80110c4:	4618      	mov	r0, r3
 80110c6:	f001 fa6d 	bl	80125a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80110ca:	2301      	movs	r3, #1
 80110cc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80110ce:	f002 fa6d 	bl	80135ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80110d2:	f000 ffc3 	bl	801205c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80110d6:	f002 fa37 	bl	8013548 <vPortEnterCritical>
 80110da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80110e0:	b25b      	sxtb	r3, r3
 80110e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110e6:	d103      	bne.n	80110f0 <xQueueGenericSend+0x174>
 80110e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110ea:	2200      	movs	r2, #0
 80110ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80110f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80110f6:	b25b      	sxtb	r3, r3
 80110f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110fc:	d103      	bne.n	8011106 <xQueueGenericSend+0x18a>
 80110fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011100:	2200      	movs	r2, #0
 8011102:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011106:	f002 fa51 	bl	80135ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801110a:	1d3a      	adds	r2, r7, #4
 801110c:	f107 0314 	add.w	r3, r7, #20
 8011110:	4611      	mov	r1, r2
 8011112:	4618      	mov	r0, r3
 8011114:	f001 fa5c 	bl	80125d0 <xTaskCheckForTimeOut>
 8011118:	4603      	mov	r3, r0
 801111a:	2b00      	cmp	r3, #0
 801111c:	d124      	bne.n	8011168 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801111e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011120:	f000 fc98 	bl	8011a54 <prvIsQueueFull>
 8011124:	4603      	mov	r3, r0
 8011126:	2b00      	cmp	r3, #0
 8011128:	d018      	beq.n	801115c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801112a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801112c:	3310      	adds	r3, #16
 801112e:	687a      	ldr	r2, [r7, #4]
 8011130:	4611      	mov	r1, r2
 8011132:	4618      	mov	r0, r3
 8011134:	f001 f980 	bl	8012438 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011138:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801113a:	f000 fc23 	bl	8011984 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801113e:	f000 ff9b 	bl	8012078 <xTaskResumeAll>
 8011142:	4603      	mov	r3, r0
 8011144:	2b00      	cmp	r3, #0
 8011146:	f47f af7c 	bne.w	8011042 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 801114a:	4b0c      	ldr	r3, [pc, #48]	@ (801117c <xQueueGenericSend+0x200>)
 801114c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011150:	601a      	str	r2, [r3, #0]
 8011152:	f3bf 8f4f 	dsb	sy
 8011156:	f3bf 8f6f 	isb	sy
 801115a:	e772      	b.n	8011042 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 801115c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801115e:	f000 fc11 	bl	8011984 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011162:	f000 ff89 	bl	8012078 <xTaskResumeAll>
 8011166:	e76c      	b.n	8011042 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011168:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801116a:	f000 fc0b 	bl	8011984 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801116e:	f000 ff83 	bl	8012078 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011172:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011174:	4618      	mov	r0, r3
 8011176:	3738      	adds	r7, #56	@ 0x38
 8011178:	46bd      	mov	sp, r7
 801117a:	bd80      	pop	{r7, pc}
 801117c:	e000ed04 	.word	0xe000ed04

08011180 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011180:	b580      	push	{r7, lr}
 8011182:	b090      	sub	sp, #64	@ 0x40
 8011184:	af00      	add	r7, sp, #0
 8011186:	60f8      	str	r0, [r7, #12]
 8011188:	60b9      	str	r1, [r7, #8]
 801118a:	607a      	str	r2, [r7, #4]
 801118c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8011192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011194:	2b00      	cmp	r3, #0
 8011196:	d10b      	bne.n	80111b0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8011198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801119c:	f383 8811 	msr	BASEPRI, r3
 80111a0:	f3bf 8f6f 	isb	sy
 80111a4:	f3bf 8f4f 	dsb	sy
 80111a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80111aa:	bf00      	nop
 80111ac:	bf00      	nop
 80111ae:	e7fd      	b.n	80111ac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80111b0:	68bb      	ldr	r3, [r7, #8]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d103      	bne.n	80111be <xQueueGenericSendFromISR+0x3e>
 80111b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d101      	bne.n	80111c2 <xQueueGenericSendFromISR+0x42>
 80111be:	2301      	movs	r3, #1
 80111c0:	e000      	b.n	80111c4 <xQueueGenericSendFromISR+0x44>
 80111c2:	2300      	movs	r3, #0
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d10b      	bne.n	80111e0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80111c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111cc:	f383 8811 	msr	BASEPRI, r3
 80111d0:	f3bf 8f6f 	isb	sy
 80111d4:	f3bf 8f4f 	dsb	sy
 80111d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80111da:	bf00      	nop
 80111dc:	bf00      	nop
 80111de:	e7fd      	b.n	80111dc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80111e0:	683b      	ldr	r3, [r7, #0]
 80111e2:	2b02      	cmp	r3, #2
 80111e4:	d103      	bne.n	80111ee <xQueueGenericSendFromISR+0x6e>
 80111e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80111ea:	2b01      	cmp	r3, #1
 80111ec:	d101      	bne.n	80111f2 <xQueueGenericSendFromISR+0x72>
 80111ee:	2301      	movs	r3, #1
 80111f0:	e000      	b.n	80111f4 <xQueueGenericSendFromISR+0x74>
 80111f2:	2300      	movs	r3, #0
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d10b      	bne.n	8011210 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80111f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111fc:	f383 8811 	msr	BASEPRI, r3
 8011200:	f3bf 8f6f 	isb	sy
 8011204:	f3bf 8f4f 	dsb	sy
 8011208:	623b      	str	r3, [r7, #32]
}
 801120a:	bf00      	nop
 801120c:	bf00      	nop
 801120e:	e7fd      	b.n	801120c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011210:	f002 fa7a 	bl	8013708 <vPortValidateInterruptPriority>
	__asm volatile
 8011214:	f3ef 8211 	mrs	r2, BASEPRI
 8011218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801121c:	f383 8811 	msr	BASEPRI, r3
 8011220:	f3bf 8f6f 	isb	sy
 8011224:	f3bf 8f4f 	dsb	sy
 8011228:	61fa      	str	r2, [r7, #28]
 801122a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 801122c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801122e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011232:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011238:	429a      	cmp	r2, r3
 801123a:	d302      	bcc.n	8011242 <xQueueGenericSendFromISR+0xc2>
 801123c:	683b      	ldr	r3, [r7, #0]
 801123e:	2b02      	cmp	r3, #2
 8011240:	d12f      	bne.n	80112a2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011244:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011248:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801124c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801124e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011250:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011252:	683a      	ldr	r2, [r7, #0]
 8011254:	68b9      	ldr	r1, [r7, #8]
 8011256:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011258:	f000 fb04 	bl	8011864 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801125c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8011260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011264:	d112      	bne.n	801128c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801126a:	2b00      	cmp	r3, #0
 801126c:	d016      	beq.n	801129c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801126e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011270:	3324      	adds	r3, #36	@ 0x24
 8011272:	4618      	mov	r0, r3
 8011274:	f001 f932 	bl	80124dc <xTaskRemoveFromEventList>
 8011278:	4603      	mov	r3, r0
 801127a:	2b00      	cmp	r3, #0
 801127c:	d00e      	beq.n	801129c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	2b00      	cmp	r3, #0
 8011282:	d00b      	beq.n	801129c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	2201      	movs	r2, #1
 8011288:	601a      	str	r2, [r3, #0]
 801128a:	e007      	b.n	801129c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801128c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011290:	3301      	adds	r3, #1
 8011292:	b2db      	uxtb	r3, r3
 8011294:	b25a      	sxtb	r2, r3
 8011296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011298:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801129c:	2301      	movs	r3, #1
 801129e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80112a0:	e001      	b.n	80112a6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80112a2:	2300      	movs	r3, #0
 80112a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80112a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112a8:	617b      	str	r3, [r7, #20]
	__asm volatile
 80112aa:	697b      	ldr	r3, [r7, #20]
 80112ac:	f383 8811 	msr	BASEPRI, r3
}
 80112b0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80112b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80112b4:	4618      	mov	r0, r3
 80112b6:	3740      	adds	r7, #64	@ 0x40
 80112b8:	46bd      	mov	sp, r7
 80112ba:	bd80      	pop	{r7, pc}

080112bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80112bc:	b580      	push	{r7, lr}
 80112be:	b08c      	sub	sp, #48	@ 0x30
 80112c0:	af00      	add	r7, sp, #0
 80112c2:	60f8      	str	r0, [r7, #12]
 80112c4:	60b9      	str	r1, [r7, #8]
 80112c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80112c8:	2300      	movs	r3, #0
 80112ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80112d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d10b      	bne.n	80112ee <xQueueReceive+0x32>
	__asm volatile
 80112d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112da:	f383 8811 	msr	BASEPRI, r3
 80112de:	f3bf 8f6f 	isb	sy
 80112e2:	f3bf 8f4f 	dsb	sy
 80112e6:	623b      	str	r3, [r7, #32]
}
 80112e8:	bf00      	nop
 80112ea:	bf00      	nop
 80112ec:	e7fd      	b.n	80112ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80112ee:	68bb      	ldr	r3, [r7, #8]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d103      	bne.n	80112fc <xQueueReceive+0x40>
 80112f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d101      	bne.n	8011300 <xQueueReceive+0x44>
 80112fc:	2301      	movs	r3, #1
 80112fe:	e000      	b.n	8011302 <xQueueReceive+0x46>
 8011300:	2300      	movs	r3, #0
 8011302:	2b00      	cmp	r3, #0
 8011304:	d10b      	bne.n	801131e <xQueueReceive+0x62>
	__asm volatile
 8011306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801130a:	f383 8811 	msr	BASEPRI, r3
 801130e:	f3bf 8f6f 	isb	sy
 8011312:	f3bf 8f4f 	dsb	sy
 8011316:	61fb      	str	r3, [r7, #28]
}
 8011318:	bf00      	nop
 801131a:	bf00      	nop
 801131c:	e7fd      	b.n	801131a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801131e:	f001 faa3 	bl	8012868 <xTaskGetSchedulerState>
 8011322:	4603      	mov	r3, r0
 8011324:	2b00      	cmp	r3, #0
 8011326:	d102      	bne.n	801132e <xQueueReceive+0x72>
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	2b00      	cmp	r3, #0
 801132c:	d101      	bne.n	8011332 <xQueueReceive+0x76>
 801132e:	2301      	movs	r3, #1
 8011330:	e000      	b.n	8011334 <xQueueReceive+0x78>
 8011332:	2300      	movs	r3, #0
 8011334:	2b00      	cmp	r3, #0
 8011336:	d10b      	bne.n	8011350 <xQueueReceive+0x94>
	__asm volatile
 8011338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801133c:	f383 8811 	msr	BASEPRI, r3
 8011340:	f3bf 8f6f 	isb	sy
 8011344:	f3bf 8f4f 	dsb	sy
 8011348:	61bb      	str	r3, [r7, #24]
}
 801134a:	bf00      	nop
 801134c:	bf00      	nop
 801134e:	e7fd      	b.n	801134c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011350:	f002 f8fa 	bl	8013548 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011358:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801135c:	2b00      	cmp	r3, #0
 801135e:	d01f      	beq.n	80113a0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011360:	68b9      	ldr	r1, [r7, #8]
 8011362:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011364:	f000 fae8 	bl	8011938 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801136a:	1e5a      	subs	r2, r3, #1
 801136c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801136e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011372:	691b      	ldr	r3, [r3, #16]
 8011374:	2b00      	cmp	r3, #0
 8011376:	d00f      	beq.n	8011398 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801137a:	3310      	adds	r3, #16
 801137c:	4618      	mov	r0, r3
 801137e:	f001 f8ad 	bl	80124dc <xTaskRemoveFromEventList>
 8011382:	4603      	mov	r3, r0
 8011384:	2b00      	cmp	r3, #0
 8011386:	d007      	beq.n	8011398 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011388:	4b3c      	ldr	r3, [pc, #240]	@ (801147c <xQueueReceive+0x1c0>)
 801138a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801138e:	601a      	str	r2, [r3, #0]
 8011390:	f3bf 8f4f 	dsb	sy
 8011394:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011398:	f002 f908 	bl	80135ac <vPortExitCritical>
				return pdPASS;
 801139c:	2301      	movs	r3, #1
 801139e:	e069      	b.n	8011474 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d103      	bne.n	80113ae <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80113a6:	f002 f901 	bl	80135ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80113aa:	2300      	movs	r3, #0
 80113ac:	e062      	b.n	8011474 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80113ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d106      	bne.n	80113c2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80113b4:	f107 0310 	add.w	r3, r7, #16
 80113b8:	4618      	mov	r0, r3
 80113ba:	f001 f8f3 	bl	80125a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80113be:	2301      	movs	r3, #1
 80113c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80113c2:	f002 f8f3 	bl	80135ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80113c6:	f000 fe49 	bl	801205c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80113ca:	f002 f8bd 	bl	8013548 <vPortEnterCritical>
 80113ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80113d4:	b25b      	sxtb	r3, r3
 80113d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113da:	d103      	bne.n	80113e4 <xQueueReceive+0x128>
 80113dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113de:	2200      	movs	r2, #0
 80113e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80113e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80113ea:	b25b      	sxtb	r3, r3
 80113ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113f0:	d103      	bne.n	80113fa <xQueueReceive+0x13e>
 80113f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113f4:	2200      	movs	r2, #0
 80113f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80113fa:	f002 f8d7 	bl	80135ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80113fe:	1d3a      	adds	r2, r7, #4
 8011400:	f107 0310 	add.w	r3, r7, #16
 8011404:	4611      	mov	r1, r2
 8011406:	4618      	mov	r0, r3
 8011408:	f001 f8e2 	bl	80125d0 <xTaskCheckForTimeOut>
 801140c:	4603      	mov	r3, r0
 801140e:	2b00      	cmp	r3, #0
 8011410:	d123      	bne.n	801145a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011412:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011414:	f000 fb08 	bl	8011a28 <prvIsQueueEmpty>
 8011418:	4603      	mov	r3, r0
 801141a:	2b00      	cmp	r3, #0
 801141c:	d017      	beq.n	801144e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801141e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011420:	3324      	adds	r3, #36	@ 0x24
 8011422:	687a      	ldr	r2, [r7, #4]
 8011424:	4611      	mov	r1, r2
 8011426:	4618      	mov	r0, r3
 8011428:	f001 f806 	bl	8012438 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801142c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801142e:	f000 faa9 	bl	8011984 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011432:	f000 fe21 	bl	8012078 <xTaskResumeAll>
 8011436:	4603      	mov	r3, r0
 8011438:	2b00      	cmp	r3, #0
 801143a:	d189      	bne.n	8011350 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 801143c:	4b0f      	ldr	r3, [pc, #60]	@ (801147c <xQueueReceive+0x1c0>)
 801143e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011442:	601a      	str	r2, [r3, #0]
 8011444:	f3bf 8f4f 	dsb	sy
 8011448:	f3bf 8f6f 	isb	sy
 801144c:	e780      	b.n	8011350 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801144e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011450:	f000 fa98 	bl	8011984 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011454:	f000 fe10 	bl	8012078 <xTaskResumeAll>
 8011458:	e77a      	b.n	8011350 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801145a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801145c:	f000 fa92 	bl	8011984 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011460:	f000 fe0a 	bl	8012078 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011464:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011466:	f000 fadf 	bl	8011a28 <prvIsQueueEmpty>
 801146a:	4603      	mov	r3, r0
 801146c:	2b00      	cmp	r3, #0
 801146e:	f43f af6f 	beq.w	8011350 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011472:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011474:	4618      	mov	r0, r3
 8011476:	3730      	adds	r7, #48	@ 0x30
 8011478:	46bd      	mov	sp, r7
 801147a:	bd80      	pop	{r7, pc}
 801147c:	e000ed04 	.word	0xe000ed04

08011480 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011480:	b580      	push	{r7, lr}
 8011482:	b08e      	sub	sp, #56	@ 0x38
 8011484:	af00      	add	r7, sp, #0
 8011486:	6078      	str	r0, [r7, #4]
 8011488:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801148a:	2300      	movs	r3, #0
 801148c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8011492:	2300      	movs	r3, #0
 8011494:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011498:	2b00      	cmp	r3, #0
 801149a:	d10b      	bne.n	80114b4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 801149c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114a0:	f383 8811 	msr	BASEPRI, r3
 80114a4:	f3bf 8f6f 	isb	sy
 80114a8:	f3bf 8f4f 	dsb	sy
 80114ac:	623b      	str	r3, [r7, #32]
}
 80114ae:	bf00      	nop
 80114b0:	bf00      	nop
 80114b2:	e7fd      	b.n	80114b0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80114b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d00b      	beq.n	80114d4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80114bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114c0:	f383 8811 	msr	BASEPRI, r3
 80114c4:	f3bf 8f6f 	isb	sy
 80114c8:	f3bf 8f4f 	dsb	sy
 80114cc:	61fb      	str	r3, [r7, #28]
}
 80114ce:	bf00      	nop
 80114d0:	bf00      	nop
 80114d2:	e7fd      	b.n	80114d0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80114d4:	f001 f9c8 	bl	8012868 <xTaskGetSchedulerState>
 80114d8:	4603      	mov	r3, r0
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d102      	bne.n	80114e4 <xQueueSemaphoreTake+0x64>
 80114de:	683b      	ldr	r3, [r7, #0]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d101      	bne.n	80114e8 <xQueueSemaphoreTake+0x68>
 80114e4:	2301      	movs	r3, #1
 80114e6:	e000      	b.n	80114ea <xQueueSemaphoreTake+0x6a>
 80114e8:	2300      	movs	r3, #0
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d10b      	bne.n	8011506 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80114ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114f2:	f383 8811 	msr	BASEPRI, r3
 80114f6:	f3bf 8f6f 	isb	sy
 80114fa:	f3bf 8f4f 	dsb	sy
 80114fe:	61bb      	str	r3, [r7, #24]
}
 8011500:	bf00      	nop
 8011502:	bf00      	nop
 8011504:	e7fd      	b.n	8011502 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011506:	f002 f81f 	bl	8013548 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801150a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801150c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801150e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011512:	2b00      	cmp	r3, #0
 8011514:	d024      	beq.n	8011560 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011518:	1e5a      	subs	r2, r3, #1
 801151a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801151c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801151e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	2b00      	cmp	r3, #0
 8011524:	d104      	bne.n	8011530 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011526:	f001 fb19 	bl	8012b5c <pvTaskIncrementMutexHeldCount>
 801152a:	4602      	mov	r2, r0
 801152c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801152e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011532:	691b      	ldr	r3, [r3, #16]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d00f      	beq.n	8011558 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801153a:	3310      	adds	r3, #16
 801153c:	4618      	mov	r0, r3
 801153e:	f000 ffcd 	bl	80124dc <xTaskRemoveFromEventList>
 8011542:	4603      	mov	r3, r0
 8011544:	2b00      	cmp	r3, #0
 8011546:	d007      	beq.n	8011558 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011548:	4b54      	ldr	r3, [pc, #336]	@ (801169c <xQueueSemaphoreTake+0x21c>)
 801154a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801154e:	601a      	str	r2, [r3, #0]
 8011550:	f3bf 8f4f 	dsb	sy
 8011554:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011558:	f002 f828 	bl	80135ac <vPortExitCritical>
				return pdPASS;
 801155c:	2301      	movs	r3, #1
 801155e:	e098      	b.n	8011692 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011560:	683b      	ldr	r3, [r7, #0]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d112      	bne.n	801158c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011568:	2b00      	cmp	r3, #0
 801156a:	d00b      	beq.n	8011584 <xQueueSemaphoreTake+0x104>
	__asm volatile
 801156c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011570:	f383 8811 	msr	BASEPRI, r3
 8011574:	f3bf 8f6f 	isb	sy
 8011578:	f3bf 8f4f 	dsb	sy
 801157c:	617b      	str	r3, [r7, #20]
}
 801157e:	bf00      	nop
 8011580:	bf00      	nop
 8011582:	e7fd      	b.n	8011580 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011584:	f002 f812 	bl	80135ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011588:	2300      	movs	r3, #0
 801158a:	e082      	b.n	8011692 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 801158c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801158e:	2b00      	cmp	r3, #0
 8011590:	d106      	bne.n	80115a0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011592:	f107 030c 	add.w	r3, r7, #12
 8011596:	4618      	mov	r0, r3
 8011598:	f001 f804 	bl	80125a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801159c:	2301      	movs	r3, #1
 801159e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80115a0:	f002 f804 	bl	80135ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80115a4:	f000 fd5a 	bl	801205c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80115a8:	f001 ffce 	bl	8013548 <vPortEnterCritical>
 80115ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80115b2:	b25b      	sxtb	r3, r3
 80115b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115b8:	d103      	bne.n	80115c2 <xQueueSemaphoreTake+0x142>
 80115ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115bc:	2200      	movs	r2, #0
 80115be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80115c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80115c8:	b25b      	sxtb	r3, r3
 80115ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115ce:	d103      	bne.n	80115d8 <xQueueSemaphoreTake+0x158>
 80115d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115d2:	2200      	movs	r2, #0
 80115d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80115d8:	f001 ffe8 	bl	80135ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80115dc:	463a      	mov	r2, r7
 80115de:	f107 030c 	add.w	r3, r7, #12
 80115e2:	4611      	mov	r1, r2
 80115e4:	4618      	mov	r0, r3
 80115e6:	f000 fff3 	bl	80125d0 <xTaskCheckForTimeOut>
 80115ea:	4603      	mov	r3, r0
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d132      	bne.n	8011656 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80115f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80115f2:	f000 fa19 	bl	8011a28 <prvIsQueueEmpty>
 80115f6:	4603      	mov	r3, r0
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d026      	beq.n	801164a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80115fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d109      	bne.n	8011618 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8011604:	f001 ffa0 	bl	8013548 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801160a:	689b      	ldr	r3, [r3, #8]
 801160c:	4618      	mov	r0, r3
 801160e:	f001 f949 	bl	80128a4 <xTaskPriorityInherit>
 8011612:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8011614:	f001 ffca 	bl	80135ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801161a:	3324      	adds	r3, #36	@ 0x24
 801161c:	683a      	ldr	r2, [r7, #0]
 801161e:	4611      	mov	r1, r2
 8011620:	4618      	mov	r0, r3
 8011622:	f000 ff09 	bl	8012438 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011626:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011628:	f000 f9ac 	bl	8011984 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801162c:	f000 fd24 	bl	8012078 <xTaskResumeAll>
 8011630:	4603      	mov	r3, r0
 8011632:	2b00      	cmp	r3, #0
 8011634:	f47f af67 	bne.w	8011506 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8011638:	4b18      	ldr	r3, [pc, #96]	@ (801169c <xQueueSemaphoreTake+0x21c>)
 801163a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801163e:	601a      	str	r2, [r3, #0]
 8011640:	f3bf 8f4f 	dsb	sy
 8011644:	f3bf 8f6f 	isb	sy
 8011648:	e75d      	b.n	8011506 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801164a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801164c:	f000 f99a 	bl	8011984 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011650:	f000 fd12 	bl	8012078 <xTaskResumeAll>
 8011654:	e757      	b.n	8011506 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8011656:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011658:	f000 f994 	bl	8011984 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801165c:	f000 fd0c 	bl	8012078 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011660:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011662:	f000 f9e1 	bl	8011a28 <prvIsQueueEmpty>
 8011666:	4603      	mov	r3, r0
 8011668:	2b00      	cmp	r3, #0
 801166a:	f43f af4c 	beq.w	8011506 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801166e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011670:	2b00      	cmp	r3, #0
 8011672:	d00d      	beq.n	8011690 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8011674:	f001 ff68 	bl	8013548 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8011678:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801167a:	f000 f8db 	bl	8011834 <prvGetDisinheritPriorityAfterTimeout>
 801167e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011682:	689b      	ldr	r3, [r3, #8]
 8011684:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011686:	4618      	mov	r0, r3
 8011688:	f001 f9e4 	bl	8012a54 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 801168c:	f001 ff8e 	bl	80135ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011690:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011692:	4618      	mov	r0, r3
 8011694:	3738      	adds	r7, #56	@ 0x38
 8011696:	46bd      	mov	sp, r7
 8011698:	bd80      	pop	{r7, pc}
 801169a:	bf00      	nop
 801169c:	e000ed04 	.word	0xe000ed04

080116a0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80116a0:	b580      	push	{r7, lr}
 80116a2:	b08e      	sub	sp, #56	@ 0x38
 80116a4:	af00      	add	r7, sp, #0
 80116a6:	60f8      	str	r0, [r7, #12]
 80116a8:	60b9      	str	r1, [r7, #8]
 80116aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80116ac:	68fb      	ldr	r3, [r7, #12]
 80116ae:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80116b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d10b      	bne.n	80116ce <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80116b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116ba:	f383 8811 	msr	BASEPRI, r3
 80116be:	f3bf 8f6f 	isb	sy
 80116c2:	f3bf 8f4f 	dsb	sy
 80116c6:	623b      	str	r3, [r7, #32]
}
 80116c8:	bf00      	nop
 80116ca:	bf00      	nop
 80116cc:	e7fd      	b.n	80116ca <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80116ce:	68bb      	ldr	r3, [r7, #8]
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d103      	bne.n	80116dc <xQueueReceiveFromISR+0x3c>
 80116d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d101      	bne.n	80116e0 <xQueueReceiveFromISR+0x40>
 80116dc:	2301      	movs	r3, #1
 80116de:	e000      	b.n	80116e2 <xQueueReceiveFromISR+0x42>
 80116e0:	2300      	movs	r3, #0
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d10b      	bne.n	80116fe <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80116e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116ea:	f383 8811 	msr	BASEPRI, r3
 80116ee:	f3bf 8f6f 	isb	sy
 80116f2:	f3bf 8f4f 	dsb	sy
 80116f6:	61fb      	str	r3, [r7, #28]
}
 80116f8:	bf00      	nop
 80116fa:	bf00      	nop
 80116fc:	e7fd      	b.n	80116fa <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80116fe:	f002 f803 	bl	8013708 <vPortValidateInterruptPriority>
	__asm volatile
 8011702:	f3ef 8211 	mrs	r2, BASEPRI
 8011706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801170a:	f383 8811 	msr	BASEPRI, r3
 801170e:	f3bf 8f6f 	isb	sy
 8011712:	f3bf 8f4f 	dsb	sy
 8011716:	61ba      	str	r2, [r7, #24]
 8011718:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801171a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801171c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801171e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011722:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011726:	2b00      	cmp	r3, #0
 8011728:	d02f      	beq.n	801178a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801172a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801172c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011734:	68b9      	ldr	r1, [r7, #8]
 8011736:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011738:	f000 f8fe 	bl	8011938 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801173c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801173e:	1e5a      	subs	r2, r3, #1
 8011740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011742:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8011744:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011748:	f1b3 3fff 	cmp.w	r3, #4294967295
 801174c:	d112      	bne.n	8011774 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801174e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011750:	691b      	ldr	r3, [r3, #16]
 8011752:	2b00      	cmp	r3, #0
 8011754:	d016      	beq.n	8011784 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011758:	3310      	adds	r3, #16
 801175a:	4618      	mov	r0, r3
 801175c:	f000 febe 	bl	80124dc <xTaskRemoveFromEventList>
 8011760:	4603      	mov	r3, r0
 8011762:	2b00      	cmp	r3, #0
 8011764:	d00e      	beq.n	8011784 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	2b00      	cmp	r3, #0
 801176a:	d00b      	beq.n	8011784 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	2201      	movs	r2, #1
 8011770:	601a      	str	r2, [r3, #0]
 8011772:	e007      	b.n	8011784 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011774:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011778:	3301      	adds	r3, #1
 801177a:	b2db      	uxtb	r3, r3
 801177c:	b25a      	sxtb	r2, r3
 801177e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011780:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8011784:	2301      	movs	r3, #1
 8011786:	637b      	str	r3, [r7, #52]	@ 0x34
 8011788:	e001      	b.n	801178e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 801178a:	2300      	movs	r3, #0
 801178c:	637b      	str	r3, [r7, #52]	@ 0x34
 801178e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011790:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011792:	693b      	ldr	r3, [r7, #16]
 8011794:	f383 8811 	msr	BASEPRI, r3
}
 8011798:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801179a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801179c:	4618      	mov	r0, r3
 801179e:	3738      	adds	r7, #56	@ 0x38
 80117a0:	46bd      	mov	sp, r7
 80117a2:	bd80      	pop	{r7, pc}

080117a4 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 80117a4:	b580      	push	{r7, lr}
 80117a6:	b086      	sub	sp, #24
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80117b0:	697b      	ldr	r3, [r7, #20]
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d10b      	bne.n	80117ce <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 80117b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117ba:	f383 8811 	msr	BASEPRI, r3
 80117be:	f3bf 8f6f 	isb	sy
 80117c2:	f3bf 8f4f 	dsb	sy
 80117c6:	60fb      	str	r3, [r7, #12]
}
 80117c8:	bf00      	nop
 80117ca:	bf00      	nop
 80117cc:	e7fd      	b.n	80117ca <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 80117ce:	f001 febb 	bl	8013548 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 80117d2:	697b      	ldr	r3, [r7, #20]
 80117d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80117d6:	697b      	ldr	r3, [r7, #20]
 80117d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80117da:	1ad3      	subs	r3, r2, r3
 80117dc:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 80117de:	f001 fee5 	bl	80135ac <vPortExitCritical>

	return uxReturn;
 80117e2:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80117e4:	4618      	mov	r0, r3
 80117e6:	3718      	adds	r7, #24
 80117e8:	46bd      	mov	sp, r7
 80117ea:	bd80      	pop	{r7, pc}

080117ec <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80117ec:	b580      	push	{r7, lr}
 80117ee:	b084      	sub	sp, #16
 80117f0:	af00      	add	r7, sp, #0
 80117f2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d10b      	bne.n	8011816 <vQueueDelete+0x2a>
	__asm volatile
 80117fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011802:	f383 8811 	msr	BASEPRI, r3
 8011806:	f3bf 8f6f 	isb	sy
 801180a:	f3bf 8f4f 	dsb	sy
 801180e:	60bb      	str	r3, [r7, #8]
}
 8011810:	bf00      	nop
 8011812:	bf00      	nop
 8011814:	e7fd      	b.n	8011812 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8011816:	68f8      	ldr	r0, [r7, #12]
 8011818:	f000 f95e 	bl	8011ad8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8011822:	2b00      	cmp	r3, #0
 8011824:	d102      	bne.n	801182c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8011826:	68f8      	ldr	r0, [r7, #12]
 8011828:	f002 f87e 	bl	8013928 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801182c:	bf00      	nop
 801182e:	3710      	adds	r7, #16
 8011830:	46bd      	mov	sp, r7
 8011832:	bd80      	pop	{r7, pc}

08011834 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8011834:	b480      	push	{r7}
 8011836:	b085      	sub	sp, #20
 8011838:	af00      	add	r7, sp, #0
 801183a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011840:	2b00      	cmp	r3, #0
 8011842:	d006      	beq.n	8011852 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 801184e:	60fb      	str	r3, [r7, #12]
 8011850:	e001      	b.n	8011856 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011852:	2300      	movs	r3, #0
 8011854:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011856:	68fb      	ldr	r3, [r7, #12]
	}
 8011858:	4618      	mov	r0, r3
 801185a:	3714      	adds	r7, #20
 801185c:	46bd      	mov	sp, r7
 801185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011862:	4770      	bx	lr

08011864 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011864:	b580      	push	{r7, lr}
 8011866:	b086      	sub	sp, #24
 8011868:	af00      	add	r7, sp, #0
 801186a:	60f8      	str	r0, [r7, #12]
 801186c:	60b9      	str	r1, [r7, #8]
 801186e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011870:	2300      	movs	r3, #0
 8011872:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011878:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801187e:	2b00      	cmp	r3, #0
 8011880:	d10d      	bne.n	801189e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d14d      	bne.n	8011926 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	689b      	ldr	r3, [r3, #8]
 801188e:	4618      	mov	r0, r3
 8011890:	f001 f870 	bl	8012974 <xTaskPriorityDisinherit>
 8011894:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011896:	68fb      	ldr	r3, [r7, #12]
 8011898:	2200      	movs	r2, #0
 801189a:	609a      	str	r2, [r3, #8]
 801189c:	e043      	b.n	8011926 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d119      	bne.n	80118d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	6858      	ldr	r0, [r3, #4]
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80118ac:	461a      	mov	r2, r3
 80118ae:	68b9      	ldr	r1, [r7, #8]
 80118b0:	f003 ff52 	bl	8015758 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	685a      	ldr	r2, [r3, #4]
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80118bc:	441a      	add	r2, r3
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	685a      	ldr	r2, [r3, #4]
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	689b      	ldr	r3, [r3, #8]
 80118ca:	429a      	cmp	r2, r3
 80118cc:	d32b      	bcc.n	8011926 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80118ce:	68fb      	ldr	r3, [r7, #12]
 80118d0:	681a      	ldr	r2, [r3, #0]
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	605a      	str	r2, [r3, #4]
 80118d6:	e026      	b.n	8011926 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	68d8      	ldr	r0, [r3, #12]
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80118e0:	461a      	mov	r2, r3
 80118e2:	68b9      	ldr	r1, [r7, #8]
 80118e4:	f003 ff38 	bl	8015758 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	68da      	ldr	r2, [r3, #12]
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80118f0:	425b      	negs	r3, r3
 80118f2:	441a      	add	r2, r3
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	68da      	ldr	r2, [r3, #12]
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	429a      	cmp	r2, r3
 8011902:	d207      	bcs.n	8011914 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	689a      	ldr	r2, [r3, #8]
 8011908:	68fb      	ldr	r3, [r7, #12]
 801190a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801190c:	425b      	negs	r3, r3
 801190e:	441a      	add	r2, r3
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	2b02      	cmp	r3, #2
 8011918:	d105      	bne.n	8011926 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801191a:	693b      	ldr	r3, [r7, #16]
 801191c:	2b00      	cmp	r3, #0
 801191e:	d002      	beq.n	8011926 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011920:	693b      	ldr	r3, [r7, #16]
 8011922:	3b01      	subs	r3, #1
 8011924:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011926:	693b      	ldr	r3, [r7, #16]
 8011928:	1c5a      	adds	r2, r3, #1
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801192e:	697b      	ldr	r3, [r7, #20]
}
 8011930:	4618      	mov	r0, r3
 8011932:	3718      	adds	r7, #24
 8011934:	46bd      	mov	sp, r7
 8011936:	bd80      	pop	{r7, pc}

08011938 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011938:	b580      	push	{r7, lr}
 801193a:	b082      	sub	sp, #8
 801193c:	af00      	add	r7, sp, #0
 801193e:	6078      	str	r0, [r7, #4]
 8011940:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011946:	2b00      	cmp	r3, #0
 8011948:	d018      	beq.n	801197c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	68da      	ldr	r2, [r3, #12]
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011952:	441a      	add	r2, r3
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	68da      	ldr	r2, [r3, #12]
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	689b      	ldr	r3, [r3, #8]
 8011960:	429a      	cmp	r2, r3
 8011962:	d303      	bcc.n	801196c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	681a      	ldr	r2, [r3, #0]
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	68d9      	ldr	r1, [r3, #12]
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011974:	461a      	mov	r2, r3
 8011976:	6838      	ldr	r0, [r7, #0]
 8011978:	f003 feee 	bl	8015758 <memcpy>
	}
}
 801197c:	bf00      	nop
 801197e:	3708      	adds	r7, #8
 8011980:	46bd      	mov	sp, r7
 8011982:	bd80      	pop	{r7, pc}

08011984 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011984:	b580      	push	{r7, lr}
 8011986:	b084      	sub	sp, #16
 8011988:	af00      	add	r7, sp, #0
 801198a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801198c:	f001 fddc 	bl	8013548 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011996:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011998:	e011      	b.n	80119be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d012      	beq.n	80119c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	3324      	adds	r3, #36	@ 0x24
 80119a6:	4618      	mov	r0, r3
 80119a8:	f000 fd98 	bl	80124dc <xTaskRemoveFromEventList>
 80119ac:	4603      	mov	r3, r0
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d001      	beq.n	80119b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80119b2:	f000 fe71 	bl	8012698 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80119b6:	7bfb      	ldrb	r3, [r7, #15]
 80119b8:	3b01      	subs	r3, #1
 80119ba:	b2db      	uxtb	r3, r3
 80119bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80119be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	dce9      	bgt.n	801199a <prvUnlockQueue+0x16>
 80119c6:	e000      	b.n	80119ca <prvUnlockQueue+0x46>
					break;
 80119c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	22ff      	movs	r2, #255	@ 0xff
 80119ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80119d2:	f001 fdeb 	bl	80135ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80119d6:	f001 fdb7 	bl	8013548 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80119e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80119e2:	e011      	b.n	8011a08 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	691b      	ldr	r3, [r3, #16]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d012      	beq.n	8011a12 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	3310      	adds	r3, #16
 80119f0:	4618      	mov	r0, r3
 80119f2:	f000 fd73 	bl	80124dc <xTaskRemoveFromEventList>
 80119f6:	4603      	mov	r3, r0
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d001      	beq.n	8011a00 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80119fc:	f000 fe4c 	bl	8012698 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011a00:	7bbb      	ldrb	r3, [r7, #14]
 8011a02:	3b01      	subs	r3, #1
 8011a04:	b2db      	uxtb	r3, r3
 8011a06:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011a08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	dce9      	bgt.n	80119e4 <prvUnlockQueue+0x60>
 8011a10:	e000      	b.n	8011a14 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011a12:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	22ff      	movs	r2, #255	@ 0xff
 8011a18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8011a1c:	f001 fdc6 	bl	80135ac <vPortExitCritical>
}
 8011a20:	bf00      	nop
 8011a22:	3710      	adds	r7, #16
 8011a24:	46bd      	mov	sp, r7
 8011a26:	bd80      	pop	{r7, pc}

08011a28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	b084      	sub	sp, #16
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011a30:	f001 fd8a 	bl	8013548 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d102      	bne.n	8011a42 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011a3c:	2301      	movs	r3, #1
 8011a3e:	60fb      	str	r3, [r7, #12]
 8011a40:	e001      	b.n	8011a46 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011a42:	2300      	movs	r3, #0
 8011a44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011a46:	f001 fdb1 	bl	80135ac <vPortExitCritical>

	return xReturn;
 8011a4a:	68fb      	ldr	r3, [r7, #12]
}
 8011a4c:	4618      	mov	r0, r3
 8011a4e:	3710      	adds	r7, #16
 8011a50:	46bd      	mov	sp, r7
 8011a52:	bd80      	pop	{r7, pc}

08011a54 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011a54:	b580      	push	{r7, lr}
 8011a56:	b084      	sub	sp, #16
 8011a58:	af00      	add	r7, sp, #0
 8011a5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011a5c:	f001 fd74 	bl	8013548 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011a68:	429a      	cmp	r2, r3
 8011a6a:	d102      	bne.n	8011a72 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011a6c:	2301      	movs	r3, #1
 8011a6e:	60fb      	str	r3, [r7, #12]
 8011a70:	e001      	b.n	8011a76 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011a72:	2300      	movs	r3, #0
 8011a74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011a76:	f001 fd99 	bl	80135ac <vPortExitCritical>

	return xReturn;
 8011a7a:	68fb      	ldr	r3, [r7, #12]
}
 8011a7c:	4618      	mov	r0, r3
 8011a7e:	3710      	adds	r7, #16
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}

08011a84 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011a84:	b480      	push	{r7}
 8011a86:	b085      	sub	sp, #20
 8011a88:	af00      	add	r7, sp, #0
 8011a8a:	6078      	str	r0, [r7, #4]
 8011a8c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011a8e:	2300      	movs	r3, #0
 8011a90:	60fb      	str	r3, [r7, #12]
 8011a92:	e014      	b.n	8011abe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011a94:	4a0f      	ldr	r2, [pc, #60]	@ (8011ad4 <vQueueAddToRegistry+0x50>)
 8011a96:	68fb      	ldr	r3, [r7, #12]
 8011a98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d10b      	bne.n	8011ab8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011aa0:	490c      	ldr	r1, [pc, #48]	@ (8011ad4 <vQueueAddToRegistry+0x50>)
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	683a      	ldr	r2, [r7, #0]
 8011aa6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8011ad4 <vQueueAddToRegistry+0x50>)
 8011aac:	68fb      	ldr	r3, [r7, #12]
 8011aae:	00db      	lsls	r3, r3, #3
 8011ab0:	4413      	add	r3, r2
 8011ab2:	687a      	ldr	r2, [r7, #4]
 8011ab4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011ab6:	e006      	b.n	8011ac6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	3301      	adds	r3, #1
 8011abc:	60fb      	str	r3, [r7, #12]
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	2b07      	cmp	r3, #7
 8011ac2:	d9e7      	bls.n	8011a94 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011ac4:	bf00      	nop
 8011ac6:	bf00      	nop
 8011ac8:	3714      	adds	r7, #20
 8011aca:	46bd      	mov	sp, r7
 8011acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ad0:	4770      	bx	lr
 8011ad2:	bf00      	nop
 8011ad4:	20000df4 	.word	0x20000df4

08011ad8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8011ad8:	b480      	push	{r7}
 8011ada:	b085      	sub	sp, #20
 8011adc:	af00      	add	r7, sp, #0
 8011ade:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	60fb      	str	r3, [r7, #12]
 8011ae4:	e016      	b.n	8011b14 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8011ae6:	4a10      	ldr	r2, [pc, #64]	@ (8011b28 <vQueueUnregisterQueue+0x50>)
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	00db      	lsls	r3, r3, #3
 8011aec:	4413      	add	r3, r2
 8011aee:	685b      	ldr	r3, [r3, #4]
 8011af0:	687a      	ldr	r2, [r7, #4]
 8011af2:	429a      	cmp	r2, r3
 8011af4:	d10b      	bne.n	8011b0e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8011af6:	4a0c      	ldr	r2, [pc, #48]	@ (8011b28 <vQueueUnregisterQueue+0x50>)
 8011af8:	68fb      	ldr	r3, [r7, #12]
 8011afa:	2100      	movs	r1, #0
 8011afc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8011b00:	4a09      	ldr	r2, [pc, #36]	@ (8011b28 <vQueueUnregisterQueue+0x50>)
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	00db      	lsls	r3, r3, #3
 8011b06:	4413      	add	r3, r2
 8011b08:	2200      	movs	r2, #0
 8011b0a:	605a      	str	r2, [r3, #4]
				break;
 8011b0c:	e006      	b.n	8011b1c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	3301      	adds	r3, #1
 8011b12:	60fb      	str	r3, [r7, #12]
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	2b07      	cmp	r3, #7
 8011b18:	d9e5      	bls.n	8011ae6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8011b1a:	bf00      	nop
 8011b1c:	bf00      	nop
 8011b1e:	3714      	adds	r7, #20
 8011b20:	46bd      	mov	sp, r7
 8011b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b26:	4770      	bx	lr
 8011b28:	20000df4 	.word	0x20000df4

08011b2c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011b2c:	b580      	push	{r7, lr}
 8011b2e:	b086      	sub	sp, #24
 8011b30:	af00      	add	r7, sp, #0
 8011b32:	60f8      	str	r0, [r7, #12]
 8011b34:	60b9      	str	r1, [r7, #8]
 8011b36:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011b3c:	f001 fd04 	bl	8013548 <vPortEnterCritical>
 8011b40:	697b      	ldr	r3, [r7, #20]
 8011b42:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011b46:	b25b      	sxtb	r3, r3
 8011b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b4c:	d103      	bne.n	8011b56 <vQueueWaitForMessageRestricted+0x2a>
 8011b4e:	697b      	ldr	r3, [r7, #20]
 8011b50:	2200      	movs	r2, #0
 8011b52:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011b56:	697b      	ldr	r3, [r7, #20]
 8011b58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011b5c:	b25b      	sxtb	r3, r3
 8011b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b62:	d103      	bne.n	8011b6c <vQueueWaitForMessageRestricted+0x40>
 8011b64:	697b      	ldr	r3, [r7, #20]
 8011b66:	2200      	movs	r2, #0
 8011b68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011b6c:	f001 fd1e 	bl	80135ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011b70:	697b      	ldr	r3, [r7, #20]
 8011b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d106      	bne.n	8011b86 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011b78:	697b      	ldr	r3, [r7, #20]
 8011b7a:	3324      	adds	r3, #36	@ 0x24
 8011b7c:	687a      	ldr	r2, [r7, #4]
 8011b7e:	68b9      	ldr	r1, [r7, #8]
 8011b80:	4618      	mov	r0, r3
 8011b82:	f000 fc7f 	bl	8012484 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011b86:	6978      	ldr	r0, [r7, #20]
 8011b88:	f7ff fefc 	bl	8011984 <prvUnlockQueue>
	}
 8011b8c:	bf00      	nop
 8011b8e:	3718      	adds	r7, #24
 8011b90:	46bd      	mov	sp, r7
 8011b92:	bd80      	pop	{r7, pc}

08011b94 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011b94:	b580      	push	{r7, lr}
 8011b96:	b08e      	sub	sp, #56	@ 0x38
 8011b98:	af04      	add	r7, sp, #16
 8011b9a:	60f8      	str	r0, [r7, #12]
 8011b9c:	60b9      	str	r1, [r7, #8]
 8011b9e:	607a      	str	r2, [r7, #4]
 8011ba0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d10b      	bne.n	8011bc0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8011ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bac:	f383 8811 	msr	BASEPRI, r3
 8011bb0:	f3bf 8f6f 	isb	sy
 8011bb4:	f3bf 8f4f 	dsb	sy
 8011bb8:	623b      	str	r3, [r7, #32]
}
 8011bba:	bf00      	nop
 8011bbc:	bf00      	nop
 8011bbe:	e7fd      	b.n	8011bbc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d10b      	bne.n	8011bde <xTaskCreateStatic+0x4a>
	__asm volatile
 8011bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bca:	f383 8811 	msr	BASEPRI, r3
 8011bce:	f3bf 8f6f 	isb	sy
 8011bd2:	f3bf 8f4f 	dsb	sy
 8011bd6:	61fb      	str	r3, [r7, #28]
}
 8011bd8:	bf00      	nop
 8011bda:	bf00      	nop
 8011bdc:	e7fd      	b.n	8011bda <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011bde:	23a8      	movs	r3, #168	@ 0xa8
 8011be0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011be2:	693b      	ldr	r3, [r7, #16]
 8011be4:	2ba8      	cmp	r3, #168	@ 0xa8
 8011be6:	d00b      	beq.n	8011c00 <xTaskCreateStatic+0x6c>
	__asm volatile
 8011be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bec:	f383 8811 	msr	BASEPRI, r3
 8011bf0:	f3bf 8f6f 	isb	sy
 8011bf4:	f3bf 8f4f 	dsb	sy
 8011bf8:	61bb      	str	r3, [r7, #24]
}
 8011bfa:	bf00      	nop
 8011bfc:	bf00      	nop
 8011bfe:	e7fd      	b.n	8011bfc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011c00:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d01e      	beq.n	8011c46 <xTaskCreateStatic+0xb2>
 8011c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d01b      	beq.n	8011c46 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c10:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011c16:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c1a:	2202      	movs	r2, #2
 8011c1c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011c20:	2300      	movs	r3, #0
 8011c22:	9303      	str	r3, [sp, #12]
 8011c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c26:	9302      	str	r3, [sp, #8]
 8011c28:	f107 0314 	add.w	r3, r7, #20
 8011c2c:	9301      	str	r3, [sp, #4]
 8011c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c30:	9300      	str	r3, [sp, #0]
 8011c32:	683b      	ldr	r3, [r7, #0]
 8011c34:	687a      	ldr	r2, [r7, #4]
 8011c36:	68b9      	ldr	r1, [r7, #8]
 8011c38:	68f8      	ldr	r0, [r7, #12]
 8011c3a:	f000 f851 	bl	8011ce0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011c3e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011c40:	f000 f8f6 	bl	8011e30 <prvAddNewTaskToReadyList>
 8011c44:	e001      	b.n	8011c4a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8011c46:	2300      	movs	r3, #0
 8011c48:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011c4a:	697b      	ldr	r3, [r7, #20]
	}
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	3728      	adds	r7, #40	@ 0x28
 8011c50:	46bd      	mov	sp, r7
 8011c52:	bd80      	pop	{r7, pc}

08011c54 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	b08c      	sub	sp, #48	@ 0x30
 8011c58:	af04      	add	r7, sp, #16
 8011c5a:	60f8      	str	r0, [r7, #12]
 8011c5c:	60b9      	str	r1, [r7, #8]
 8011c5e:	603b      	str	r3, [r7, #0]
 8011c60:	4613      	mov	r3, r2
 8011c62:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011c64:	88fb      	ldrh	r3, [r7, #6]
 8011c66:	009b      	lsls	r3, r3, #2
 8011c68:	4618      	mov	r0, r3
 8011c6a:	f001 fd8f 	bl	801378c <pvPortMalloc>
 8011c6e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8011c70:	697b      	ldr	r3, [r7, #20]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d00e      	beq.n	8011c94 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011c76:	20a8      	movs	r0, #168	@ 0xa8
 8011c78:	f001 fd88 	bl	801378c <pvPortMalloc>
 8011c7c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8011c7e:	69fb      	ldr	r3, [r7, #28]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d003      	beq.n	8011c8c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011c84:	69fb      	ldr	r3, [r7, #28]
 8011c86:	697a      	ldr	r2, [r7, #20]
 8011c88:	631a      	str	r2, [r3, #48]	@ 0x30
 8011c8a:	e005      	b.n	8011c98 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011c8c:	6978      	ldr	r0, [r7, #20]
 8011c8e:	f001 fe4b 	bl	8013928 <vPortFree>
 8011c92:	e001      	b.n	8011c98 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011c94:	2300      	movs	r3, #0
 8011c96:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011c98:	69fb      	ldr	r3, [r7, #28]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d017      	beq.n	8011cce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011c9e:	69fb      	ldr	r3, [r7, #28]
 8011ca0:	2200      	movs	r2, #0
 8011ca2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011ca6:	88fa      	ldrh	r2, [r7, #6]
 8011ca8:	2300      	movs	r3, #0
 8011caa:	9303      	str	r3, [sp, #12]
 8011cac:	69fb      	ldr	r3, [r7, #28]
 8011cae:	9302      	str	r3, [sp, #8]
 8011cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cb2:	9301      	str	r3, [sp, #4]
 8011cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cb6:	9300      	str	r3, [sp, #0]
 8011cb8:	683b      	ldr	r3, [r7, #0]
 8011cba:	68b9      	ldr	r1, [r7, #8]
 8011cbc:	68f8      	ldr	r0, [r7, #12]
 8011cbe:	f000 f80f 	bl	8011ce0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011cc2:	69f8      	ldr	r0, [r7, #28]
 8011cc4:	f000 f8b4 	bl	8011e30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011cc8:	2301      	movs	r3, #1
 8011cca:	61bb      	str	r3, [r7, #24]
 8011ccc:	e002      	b.n	8011cd4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011cce:	f04f 33ff 	mov.w	r3, #4294967295
 8011cd2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011cd4:	69bb      	ldr	r3, [r7, #24]
	}
 8011cd6:	4618      	mov	r0, r3
 8011cd8:	3720      	adds	r7, #32
 8011cda:	46bd      	mov	sp, r7
 8011cdc:	bd80      	pop	{r7, pc}
	...

08011ce0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011ce0:	b580      	push	{r7, lr}
 8011ce2:	b088      	sub	sp, #32
 8011ce4:	af00      	add	r7, sp, #0
 8011ce6:	60f8      	str	r0, [r7, #12]
 8011ce8:	60b9      	str	r1, [r7, #8]
 8011cea:	607a      	str	r2, [r7, #4]
 8011cec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cf0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	009b      	lsls	r3, r3, #2
 8011cf6:	461a      	mov	r2, r3
 8011cf8:	21a5      	movs	r1, #165	@ 0xa5
 8011cfa:	f003 fc43 	bl	8015584 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8011d08:	3b01      	subs	r3, #1
 8011d0a:	009b      	lsls	r3, r3, #2
 8011d0c:	4413      	add	r3, r2
 8011d0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011d10:	69bb      	ldr	r3, [r7, #24]
 8011d12:	f023 0307 	bic.w	r3, r3, #7
 8011d16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011d18:	69bb      	ldr	r3, [r7, #24]
 8011d1a:	f003 0307 	and.w	r3, r3, #7
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d00b      	beq.n	8011d3a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8011d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d26:	f383 8811 	msr	BASEPRI, r3
 8011d2a:	f3bf 8f6f 	isb	sy
 8011d2e:	f3bf 8f4f 	dsb	sy
 8011d32:	617b      	str	r3, [r7, #20]
}
 8011d34:	bf00      	nop
 8011d36:	bf00      	nop
 8011d38:	e7fd      	b.n	8011d36 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011d3a:	68bb      	ldr	r3, [r7, #8]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d01f      	beq.n	8011d80 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011d40:	2300      	movs	r3, #0
 8011d42:	61fb      	str	r3, [r7, #28]
 8011d44:	e012      	b.n	8011d6c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011d46:	68ba      	ldr	r2, [r7, #8]
 8011d48:	69fb      	ldr	r3, [r7, #28]
 8011d4a:	4413      	add	r3, r2
 8011d4c:	7819      	ldrb	r1, [r3, #0]
 8011d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011d50:	69fb      	ldr	r3, [r7, #28]
 8011d52:	4413      	add	r3, r2
 8011d54:	3334      	adds	r3, #52	@ 0x34
 8011d56:	460a      	mov	r2, r1
 8011d58:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011d5a:	68ba      	ldr	r2, [r7, #8]
 8011d5c:	69fb      	ldr	r3, [r7, #28]
 8011d5e:	4413      	add	r3, r2
 8011d60:	781b      	ldrb	r3, [r3, #0]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d006      	beq.n	8011d74 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011d66:	69fb      	ldr	r3, [r7, #28]
 8011d68:	3301      	adds	r3, #1
 8011d6a:	61fb      	str	r3, [r7, #28]
 8011d6c:	69fb      	ldr	r3, [r7, #28]
 8011d6e:	2b0f      	cmp	r3, #15
 8011d70:	d9e9      	bls.n	8011d46 <prvInitialiseNewTask+0x66>
 8011d72:	e000      	b.n	8011d76 <prvInitialiseNewTask+0x96>
			{
				break;
 8011d74:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d78:	2200      	movs	r2, #0
 8011d7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011d7e:	e003      	b.n	8011d88 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d82:	2200      	movs	r2, #0
 8011d84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d8a:	2b37      	cmp	r3, #55	@ 0x37
 8011d8c:	d901      	bls.n	8011d92 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011d8e:	2337      	movs	r3, #55	@ 0x37
 8011d90:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8011d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011d96:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011d9c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011da0:	2200      	movs	r2, #0
 8011da2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011da6:	3304      	adds	r3, #4
 8011da8:	4618      	mov	r0, r3
 8011daa:	f7fe fedb 	bl	8010b64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011db0:	3318      	adds	r3, #24
 8011db2:	4618      	mov	r0, r3
 8011db4:	f7fe fed6 	bl	8010b64 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011dbc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dc0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dc6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011dcc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dd0:	2200      	movs	r2, #0
 8011dd2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dd8:	2200      	movs	r2, #0
 8011dda:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8011dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011de0:	3354      	adds	r3, #84	@ 0x54
 8011de2:	224c      	movs	r2, #76	@ 0x4c
 8011de4:	2100      	movs	r1, #0
 8011de6:	4618      	mov	r0, r3
 8011de8:	f003 fbcc 	bl	8015584 <memset>
 8011dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dee:	4a0d      	ldr	r2, [pc, #52]	@ (8011e24 <prvInitialiseNewTask+0x144>)
 8011df0:	659a      	str	r2, [r3, #88]	@ 0x58
 8011df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011df4:	4a0c      	ldr	r2, [pc, #48]	@ (8011e28 <prvInitialiseNewTask+0x148>)
 8011df6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8011df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8011e2c <prvInitialiseNewTask+0x14c>)
 8011dfc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011dfe:	683a      	ldr	r2, [r7, #0]
 8011e00:	68f9      	ldr	r1, [r7, #12]
 8011e02:	69b8      	ldr	r0, [r7, #24]
 8011e04:	f001 fa6c 	bl	80132e0 <pxPortInitialiseStack>
 8011e08:	4602      	mov	r2, r0
 8011e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e0c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8011e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d002      	beq.n	8011e1a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011e18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011e1a:	bf00      	nop
 8011e1c:	3720      	adds	r7, #32
 8011e1e:	46bd      	mov	sp, r7
 8011e20:	bd80      	pop	{r7, pc}
 8011e22:	bf00      	nop
 8011e24:	20011658 	.word	0x20011658
 8011e28:	200116c0 	.word	0x200116c0
 8011e2c:	20011728 	.word	0x20011728

08011e30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011e30:	b580      	push	{r7, lr}
 8011e32:	b082      	sub	sp, #8
 8011e34:	af00      	add	r7, sp, #0
 8011e36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011e38:	f001 fb86 	bl	8013548 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011e3c:	4b2d      	ldr	r3, [pc, #180]	@ (8011ef4 <prvAddNewTaskToReadyList+0xc4>)
 8011e3e:	681b      	ldr	r3, [r3, #0]
 8011e40:	3301      	adds	r3, #1
 8011e42:	4a2c      	ldr	r2, [pc, #176]	@ (8011ef4 <prvAddNewTaskToReadyList+0xc4>)
 8011e44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011e46:	4b2c      	ldr	r3, [pc, #176]	@ (8011ef8 <prvAddNewTaskToReadyList+0xc8>)
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d109      	bne.n	8011e62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8011e4e:	4a2a      	ldr	r2, [pc, #168]	@ (8011ef8 <prvAddNewTaskToReadyList+0xc8>)
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011e54:	4b27      	ldr	r3, [pc, #156]	@ (8011ef4 <prvAddNewTaskToReadyList+0xc4>)
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	2b01      	cmp	r3, #1
 8011e5a:	d110      	bne.n	8011e7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011e5c:	f000 fc40 	bl	80126e0 <prvInitialiseTaskLists>
 8011e60:	e00d      	b.n	8011e7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011e62:	4b26      	ldr	r3, [pc, #152]	@ (8011efc <prvAddNewTaskToReadyList+0xcc>)
 8011e64:	681b      	ldr	r3, [r3, #0]
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d109      	bne.n	8011e7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011e6a:	4b23      	ldr	r3, [pc, #140]	@ (8011ef8 <prvAddNewTaskToReadyList+0xc8>)
 8011e6c:	681b      	ldr	r3, [r3, #0]
 8011e6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e74:	429a      	cmp	r2, r3
 8011e76:	d802      	bhi.n	8011e7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011e78:	4a1f      	ldr	r2, [pc, #124]	@ (8011ef8 <prvAddNewTaskToReadyList+0xc8>)
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011e7e:	4b20      	ldr	r3, [pc, #128]	@ (8011f00 <prvAddNewTaskToReadyList+0xd0>)
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	3301      	adds	r3, #1
 8011e84:	4a1e      	ldr	r2, [pc, #120]	@ (8011f00 <prvAddNewTaskToReadyList+0xd0>)
 8011e86:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011e88:	4b1d      	ldr	r3, [pc, #116]	@ (8011f00 <prvAddNewTaskToReadyList+0xd0>)
 8011e8a:	681a      	ldr	r2, [r3, #0]
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011e94:	4b1b      	ldr	r3, [pc, #108]	@ (8011f04 <prvAddNewTaskToReadyList+0xd4>)
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	429a      	cmp	r2, r3
 8011e9a:	d903      	bls.n	8011ea4 <prvAddNewTaskToReadyList+0x74>
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ea0:	4a18      	ldr	r2, [pc, #96]	@ (8011f04 <prvAddNewTaskToReadyList+0xd4>)
 8011ea2:	6013      	str	r3, [r2, #0]
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ea8:	4613      	mov	r3, r2
 8011eaa:	009b      	lsls	r3, r3, #2
 8011eac:	4413      	add	r3, r2
 8011eae:	009b      	lsls	r3, r3, #2
 8011eb0:	4a15      	ldr	r2, [pc, #84]	@ (8011f08 <prvAddNewTaskToReadyList+0xd8>)
 8011eb2:	441a      	add	r2, r3
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	3304      	adds	r3, #4
 8011eb8:	4619      	mov	r1, r3
 8011eba:	4610      	mov	r0, r2
 8011ebc:	f7fe fe5f 	bl	8010b7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011ec0:	f001 fb74 	bl	80135ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011ec4:	4b0d      	ldr	r3, [pc, #52]	@ (8011efc <prvAddNewTaskToReadyList+0xcc>)
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d00e      	beq.n	8011eea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8011ef8 <prvAddNewTaskToReadyList+0xc8>)
 8011ece:	681b      	ldr	r3, [r3, #0]
 8011ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ed6:	429a      	cmp	r2, r3
 8011ed8:	d207      	bcs.n	8011eea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011eda:	4b0c      	ldr	r3, [pc, #48]	@ (8011f0c <prvAddNewTaskToReadyList+0xdc>)
 8011edc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ee0:	601a      	str	r2, [r3, #0]
 8011ee2:	f3bf 8f4f 	dsb	sy
 8011ee6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011eea:	bf00      	nop
 8011eec:	3708      	adds	r7, #8
 8011eee:	46bd      	mov	sp, r7
 8011ef0:	bd80      	pop	{r7, pc}
 8011ef2:	bf00      	nop
 8011ef4:	20001308 	.word	0x20001308
 8011ef8:	20000e34 	.word	0x20000e34
 8011efc:	20001314 	.word	0x20001314
 8011f00:	20001324 	.word	0x20001324
 8011f04:	20001310 	.word	0x20001310
 8011f08:	20000e38 	.word	0x20000e38
 8011f0c:	e000ed04 	.word	0xe000ed04

08011f10 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011f10:	b580      	push	{r7, lr}
 8011f12:	b084      	sub	sp, #16
 8011f14:	af00      	add	r7, sp, #0
 8011f16:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011f18:	2300      	movs	r3, #0
 8011f1a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	d018      	beq.n	8011f54 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011f22:	4b14      	ldr	r3, [pc, #80]	@ (8011f74 <vTaskDelay+0x64>)
 8011f24:	681b      	ldr	r3, [r3, #0]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d00b      	beq.n	8011f42 <vTaskDelay+0x32>
	__asm volatile
 8011f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f2e:	f383 8811 	msr	BASEPRI, r3
 8011f32:	f3bf 8f6f 	isb	sy
 8011f36:	f3bf 8f4f 	dsb	sy
 8011f3a:	60bb      	str	r3, [r7, #8]
}
 8011f3c:	bf00      	nop
 8011f3e:	bf00      	nop
 8011f40:	e7fd      	b.n	8011f3e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8011f42:	f000 f88b 	bl	801205c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011f46:	2100      	movs	r1, #0
 8011f48:	6878      	ldr	r0, [r7, #4]
 8011f4a:	f000 fe1b 	bl	8012b84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8011f4e:	f000 f893 	bl	8012078 <xTaskResumeAll>
 8011f52:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d107      	bne.n	8011f6a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8011f5a:	4b07      	ldr	r3, [pc, #28]	@ (8011f78 <vTaskDelay+0x68>)
 8011f5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f60:	601a      	str	r2, [r3, #0]
 8011f62:	f3bf 8f4f 	dsb	sy
 8011f66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011f6a:	bf00      	nop
 8011f6c:	3710      	adds	r7, #16
 8011f6e:	46bd      	mov	sp, r7
 8011f70:	bd80      	pop	{r7, pc}
 8011f72:	bf00      	nop
 8011f74:	20001330 	.word	0x20001330
 8011f78:	e000ed04 	.word	0xe000ed04

08011f7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011f7c:	b580      	push	{r7, lr}
 8011f7e:	b08a      	sub	sp, #40	@ 0x28
 8011f80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011f82:	2300      	movs	r3, #0
 8011f84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011f86:	2300      	movs	r3, #0
 8011f88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011f8a:	463a      	mov	r2, r7
 8011f8c:	1d39      	adds	r1, r7, #4
 8011f8e:	f107 0308 	add.w	r3, r7, #8
 8011f92:	4618      	mov	r0, r3
 8011f94:	f7fe fd92 	bl	8010abc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011f98:	6839      	ldr	r1, [r7, #0]
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	68ba      	ldr	r2, [r7, #8]
 8011f9e:	9202      	str	r2, [sp, #8]
 8011fa0:	9301      	str	r3, [sp, #4]
 8011fa2:	2300      	movs	r3, #0
 8011fa4:	9300      	str	r3, [sp, #0]
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	460a      	mov	r2, r1
 8011faa:	4924      	ldr	r1, [pc, #144]	@ (801203c <vTaskStartScheduler+0xc0>)
 8011fac:	4824      	ldr	r0, [pc, #144]	@ (8012040 <vTaskStartScheduler+0xc4>)
 8011fae:	f7ff fdf1 	bl	8011b94 <xTaskCreateStatic>
 8011fb2:	4603      	mov	r3, r0
 8011fb4:	4a23      	ldr	r2, [pc, #140]	@ (8012044 <vTaskStartScheduler+0xc8>)
 8011fb6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011fb8:	4b22      	ldr	r3, [pc, #136]	@ (8012044 <vTaskStartScheduler+0xc8>)
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d002      	beq.n	8011fc6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011fc0:	2301      	movs	r3, #1
 8011fc2:	617b      	str	r3, [r7, #20]
 8011fc4:	e001      	b.n	8011fca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011fca:	697b      	ldr	r3, [r7, #20]
 8011fcc:	2b01      	cmp	r3, #1
 8011fce:	d102      	bne.n	8011fd6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011fd0:	f000 fe2c 	bl	8012c2c <xTimerCreateTimerTask>
 8011fd4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011fd6:	697b      	ldr	r3, [r7, #20]
 8011fd8:	2b01      	cmp	r3, #1
 8011fda:	d11b      	bne.n	8012014 <vTaskStartScheduler+0x98>
	__asm volatile
 8011fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fe0:	f383 8811 	msr	BASEPRI, r3
 8011fe4:	f3bf 8f6f 	isb	sy
 8011fe8:	f3bf 8f4f 	dsb	sy
 8011fec:	613b      	str	r3, [r7, #16]
}
 8011fee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011ff0:	4b15      	ldr	r3, [pc, #84]	@ (8012048 <vTaskStartScheduler+0xcc>)
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	3354      	adds	r3, #84	@ 0x54
 8011ff6:	4a15      	ldr	r2, [pc, #84]	@ (801204c <vTaskStartScheduler+0xd0>)
 8011ff8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011ffa:	4b15      	ldr	r3, [pc, #84]	@ (8012050 <vTaskStartScheduler+0xd4>)
 8011ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8012000:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012002:	4b14      	ldr	r3, [pc, #80]	@ (8012054 <vTaskStartScheduler+0xd8>)
 8012004:	2201      	movs	r2, #1
 8012006:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012008:	4b13      	ldr	r3, [pc, #76]	@ (8012058 <vTaskStartScheduler+0xdc>)
 801200a:	2200      	movs	r2, #0
 801200c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801200e:	f001 f9f7 	bl	8013400 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012012:	e00f      	b.n	8012034 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012014:	697b      	ldr	r3, [r7, #20]
 8012016:	f1b3 3fff 	cmp.w	r3, #4294967295
 801201a:	d10b      	bne.n	8012034 <vTaskStartScheduler+0xb8>
	__asm volatile
 801201c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012020:	f383 8811 	msr	BASEPRI, r3
 8012024:	f3bf 8f6f 	isb	sy
 8012028:	f3bf 8f4f 	dsb	sy
 801202c:	60fb      	str	r3, [r7, #12]
}
 801202e:	bf00      	nop
 8012030:	bf00      	nop
 8012032:	e7fd      	b.n	8012030 <vTaskStartScheduler+0xb4>
}
 8012034:	bf00      	nop
 8012036:	3718      	adds	r7, #24
 8012038:	46bd      	mov	sp, r7
 801203a:	bd80      	pop	{r7, pc}
 801203c:	08018e74 	.word	0x08018e74
 8012040:	080126b1 	.word	0x080126b1
 8012044:	2000132c 	.word	0x2000132c
 8012048:	20000e34 	.word	0x20000e34
 801204c:	2000003c 	.word	0x2000003c
 8012050:	20001328 	.word	0x20001328
 8012054:	20001314 	.word	0x20001314
 8012058:	2000130c 	.word	0x2000130c

0801205c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801205c:	b480      	push	{r7}
 801205e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012060:	4b04      	ldr	r3, [pc, #16]	@ (8012074 <vTaskSuspendAll+0x18>)
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	3301      	adds	r3, #1
 8012066:	4a03      	ldr	r2, [pc, #12]	@ (8012074 <vTaskSuspendAll+0x18>)
 8012068:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801206a:	bf00      	nop
 801206c:	46bd      	mov	sp, r7
 801206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012072:	4770      	bx	lr
 8012074:	20001330 	.word	0x20001330

08012078 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012078:	b580      	push	{r7, lr}
 801207a:	b084      	sub	sp, #16
 801207c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801207e:	2300      	movs	r3, #0
 8012080:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012082:	2300      	movs	r3, #0
 8012084:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012086:	4b42      	ldr	r3, [pc, #264]	@ (8012190 <xTaskResumeAll+0x118>)
 8012088:	681b      	ldr	r3, [r3, #0]
 801208a:	2b00      	cmp	r3, #0
 801208c:	d10b      	bne.n	80120a6 <xTaskResumeAll+0x2e>
	__asm volatile
 801208e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012092:	f383 8811 	msr	BASEPRI, r3
 8012096:	f3bf 8f6f 	isb	sy
 801209a:	f3bf 8f4f 	dsb	sy
 801209e:	603b      	str	r3, [r7, #0]
}
 80120a0:	bf00      	nop
 80120a2:	bf00      	nop
 80120a4:	e7fd      	b.n	80120a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80120a6:	f001 fa4f 	bl	8013548 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80120aa:	4b39      	ldr	r3, [pc, #228]	@ (8012190 <xTaskResumeAll+0x118>)
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	3b01      	subs	r3, #1
 80120b0:	4a37      	ldr	r2, [pc, #220]	@ (8012190 <xTaskResumeAll+0x118>)
 80120b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80120b4:	4b36      	ldr	r3, [pc, #216]	@ (8012190 <xTaskResumeAll+0x118>)
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d162      	bne.n	8012182 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80120bc:	4b35      	ldr	r3, [pc, #212]	@ (8012194 <xTaskResumeAll+0x11c>)
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d05e      	beq.n	8012182 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80120c4:	e02f      	b.n	8012126 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80120c6:	4b34      	ldr	r3, [pc, #208]	@ (8012198 <xTaskResumeAll+0x120>)
 80120c8:	68db      	ldr	r3, [r3, #12]
 80120ca:	68db      	ldr	r3, [r3, #12]
 80120cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80120ce:	68fb      	ldr	r3, [r7, #12]
 80120d0:	3318      	adds	r3, #24
 80120d2:	4618      	mov	r0, r3
 80120d4:	f7fe fdb0 	bl	8010c38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	3304      	adds	r3, #4
 80120dc:	4618      	mov	r0, r3
 80120de:	f7fe fdab 	bl	8010c38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120e6:	4b2d      	ldr	r3, [pc, #180]	@ (801219c <xTaskResumeAll+0x124>)
 80120e8:	681b      	ldr	r3, [r3, #0]
 80120ea:	429a      	cmp	r2, r3
 80120ec:	d903      	bls.n	80120f6 <xTaskResumeAll+0x7e>
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120f2:	4a2a      	ldr	r2, [pc, #168]	@ (801219c <xTaskResumeAll+0x124>)
 80120f4:	6013      	str	r3, [r2, #0]
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120fa:	4613      	mov	r3, r2
 80120fc:	009b      	lsls	r3, r3, #2
 80120fe:	4413      	add	r3, r2
 8012100:	009b      	lsls	r3, r3, #2
 8012102:	4a27      	ldr	r2, [pc, #156]	@ (80121a0 <xTaskResumeAll+0x128>)
 8012104:	441a      	add	r2, r3
 8012106:	68fb      	ldr	r3, [r7, #12]
 8012108:	3304      	adds	r3, #4
 801210a:	4619      	mov	r1, r3
 801210c:	4610      	mov	r0, r2
 801210e:	f7fe fd36 	bl	8010b7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012112:	68fb      	ldr	r3, [r7, #12]
 8012114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012116:	4b23      	ldr	r3, [pc, #140]	@ (80121a4 <xTaskResumeAll+0x12c>)
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801211c:	429a      	cmp	r2, r3
 801211e:	d302      	bcc.n	8012126 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8012120:	4b21      	ldr	r3, [pc, #132]	@ (80121a8 <xTaskResumeAll+0x130>)
 8012122:	2201      	movs	r2, #1
 8012124:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012126:	4b1c      	ldr	r3, [pc, #112]	@ (8012198 <xTaskResumeAll+0x120>)
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	2b00      	cmp	r3, #0
 801212c:	d1cb      	bne.n	80120c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	2b00      	cmp	r3, #0
 8012132:	d001      	beq.n	8012138 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012134:	f000 fb78 	bl	8012828 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012138:	4b1c      	ldr	r3, [pc, #112]	@ (80121ac <xTaskResumeAll+0x134>)
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	2b00      	cmp	r3, #0
 8012142:	d010      	beq.n	8012166 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012144:	f000 f858 	bl	80121f8 <xTaskIncrementTick>
 8012148:	4603      	mov	r3, r0
 801214a:	2b00      	cmp	r3, #0
 801214c:	d002      	beq.n	8012154 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801214e:	4b16      	ldr	r3, [pc, #88]	@ (80121a8 <xTaskResumeAll+0x130>)
 8012150:	2201      	movs	r2, #1
 8012152:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	3b01      	subs	r3, #1
 8012158:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	2b00      	cmp	r3, #0
 801215e:	d1f1      	bne.n	8012144 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8012160:	4b12      	ldr	r3, [pc, #72]	@ (80121ac <xTaskResumeAll+0x134>)
 8012162:	2200      	movs	r2, #0
 8012164:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012166:	4b10      	ldr	r3, [pc, #64]	@ (80121a8 <xTaskResumeAll+0x130>)
 8012168:	681b      	ldr	r3, [r3, #0]
 801216a:	2b00      	cmp	r3, #0
 801216c:	d009      	beq.n	8012182 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801216e:	2301      	movs	r3, #1
 8012170:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012172:	4b0f      	ldr	r3, [pc, #60]	@ (80121b0 <xTaskResumeAll+0x138>)
 8012174:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012178:	601a      	str	r2, [r3, #0]
 801217a:	f3bf 8f4f 	dsb	sy
 801217e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012182:	f001 fa13 	bl	80135ac <vPortExitCritical>

	return xAlreadyYielded;
 8012186:	68bb      	ldr	r3, [r7, #8]
}
 8012188:	4618      	mov	r0, r3
 801218a:	3710      	adds	r7, #16
 801218c:	46bd      	mov	sp, r7
 801218e:	bd80      	pop	{r7, pc}
 8012190:	20001330 	.word	0x20001330
 8012194:	20001308 	.word	0x20001308
 8012198:	200012c8 	.word	0x200012c8
 801219c:	20001310 	.word	0x20001310
 80121a0:	20000e38 	.word	0x20000e38
 80121a4:	20000e34 	.word	0x20000e34
 80121a8:	2000131c 	.word	0x2000131c
 80121ac:	20001318 	.word	0x20001318
 80121b0:	e000ed04 	.word	0xe000ed04

080121b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80121b4:	b480      	push	{r7}
 80121b6:	b083      	sub	sp, #12
 80121b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80121ba:	4b05      	ldr	r3, [pc, #20]	@ (80121d0 <xTaskGetTickCount+0x1c>)
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80121c0:	687b      	ldr	r3, [r7, #4]
}
 80121c2:	4618      	mov	r0, r3
 80121c4:	370c      	adds	r7, #12
 80121c6:	46bd      	mov	sp, r7
 80121c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121cc:	4770      	bx	lr
 80121ce:	bf00      	nop
 80121d0:	2000130c 	.word	0x2000130c

080121d4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80121d4:	b580      	push	{r7, lr}
 80121d6:	b082      	sub	sp, #8
 80121d8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80121da:	f001 fa95 	bl	8013708 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80121de:	2300      	movs	r3, #0
 80121e0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80121e2:	4b04      	ldr	r3, [pc, #16]	@ (80121f4 <xTaskGetTickCountFromISR+0x20>)
 80121e4:	681b      	ldr	r3, [r3, #0]
 80121e6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80121e8:	683b      	ldr	r3, [r7, #0]
}
 80121ea:	4618      	mov	r0, r3
 80121ec:	3708      	adds	r7, #8
 80121ee:	46bd      	mov	sp, r7
 80121f0:	bd80      	pop	{r7, pc}
 80121f2:	bf00      	nop
 80121f4:	2000130c 	.word	0x2000130c

080121f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b086      	sub	sp, #24
 80121fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80121fe:	2300      	movs	r3, #0
 8012200:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012202:	4b4f      	ldr	r3, [pc, #316]	@ (8012340 <xTaskIncrementTick+0x148>)
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	2b00      	cmp	r3, #0
 8012208:	f040 8090 	bne.w	801232c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801220c:	4b4d      	ldr	r3, [pc, #308]	@ (8012344 <xTaskIncrementTick+0x14c>)
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	3301      	adds	r3, #1
 8012212:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012214:	4a4b      	ldr	r2, [pc, #300]	@ (8012344 <xTaskIncrementTick+0x14c>)
 8012216:	693b      	ldr	r3, [r7, #16]
 8012218:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801221a:	693b      	ldr	r3, [r7, #16]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d121      	bne.n	8012264 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8012220:	4b49      	ldr	r3, [pc, #292]	@ (8012348 <xTaskIncrementTick+0x150>)
 8012222:	681b      	ldr	r3, [r3, #0]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d00b      	beq.n	8012242 <xTaskIncrementTick+0x4a>
	__asm volatile
 801222a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801222e:	f383 8811 	msr	BASEPRI, r3
 8012232:	f3bf 8f6f 	isb	sy
 8012236:	f3bf 8f4f 	dsb	sy
 801223a:	603b      	str	r3, [r7, #0]
}
 801223c:	bf00      	nop
 801223e:	bf00      	nop
 8012240:	e7fd      	b.n	801223e <xTaskIncrementTick+0x46>
 8012242:	4b41      	ldr	r3, [pc, #260]	@ (8012348 <xTaskIncrementTick+0x150>)
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	60fb      	str	r3, [r7, #12]
 8012248:	4b40      	ldr	r3, [pc, #256]	@ (801234c <xTaskIncrementTick+0x154>)
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	4a3e      	ldr	r2, [pc, #248]	@ (8012348 <xTaskIncrementTick+0x150>)
 801224e:	6013      	str	r3, [r2, #0]
 8012250:	4a3e      	ldr	r2, [pc, #248]	@ (801234c <xTaskIncrementTick+0x154>)
 8012252:	68fb      	ldr	r3, [r7, #12]
 8012254:	6013      	str	r3, [r2, #0]
 8012256:	4b3e      	ldr	r3, [pc, #248]	@ (8012350 <xTaskIncrementTick+0x158>)
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	3301      	adds	r3, #1
 801225c:	4a3c      	ldr	r2, [pc, #240]	@ (8012350 <xTaskIncrementTick+0x158>)
 801225e:	6013      	str	r3, [r2, #0]
 8012260:	f000 fae2 	bl	8012828 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012264:	4b3b      	ldr	r3, [pc, #236]	@ (8012354 <xTaskIncrementTick+0x15c>)
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	693a      	ldr	r2, [r7, #16]
 801226a:	429a      	cmp	r2, r3
 801226c:	d349      	bcc.n	8012302 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801226e:	4b36      	ldr	r3, [pc, #216]	@ (8012348 <xTaskIncrementTick+0x150>)
 8012270:	681b      	ldr	r3, [r3, #0]
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	2b00      	cmp	r3, #0
 8012276:	d104      	bne.n	8012282 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012278:	4b36      	ldr	r3, [pc, #216]	@ (8012354 <xTaskIncrementTick+0x15c>)
 801227a:	f04f 32ff 	mov.w	r2, #4294967295
 801227e:	601a      	str	r2, [r3, #0]
					break;
 8012280:	e03f      	b.n	8012302 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012282:	4b31      	ldr	r3, [pc, #196]	@ (8012348 <xTaskIncrementTick+0x150>)
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	68db      	ldr	r3, [r3, #12]
 8012288:	68db      	ldr	r3, [r3, #12]
 801228a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801228c:	68bb      	ldr	r3, [r7, #8]
 801228e:	685b      	ldr	r3, [r3, #4]
 8012290:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012292:	693a      	ldr	r2, [r7, #16]
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	429a      	cmp	r2, r3
 8012298:	d203      	bcs.n	80122a2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801229a:	4a2e      	ldr	r2, [pc, #184]	@ (8012354 <xTaskIncrementTick+0x15c>)
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80122a0:	e02f      	b.n	8012302 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80122a2:	68bb      	ldr	r3, [r7, #8]
 80122a4:	3304      	adds	r3, #4
 80122a6:	4618      	mov	r0, r3
 80122a8:	f7fe fcc6 	bl	8010c38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80122ac:	68bb      	ldr	r3, [r7, #8]
 80122ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d004      	beq.n	80122be <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80122b4:	68bb      	ldr	r3, [r7, #8]
 80122b6:	3318      	adds	r3, #24
 80122b8:	4618      	mov	r0, r3
 80122ba:	f7fe fcbd 	bl	8010c38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80122be:	68bb      	ldr	r3, [r7, #8]
 80122c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80122c2:	4b25      	ldr	r3, [pc, #148]	@ (8012358 <xTaskIncrementTick+0x160>)
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	429a      	cmp	r2, r3
 80122c8:	d903      	bls.n	80122d2 <xTaskIncrementTick+0xda>
 80122ca:	68bb      	ldr	r3, [r7, #8]
 80122cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80122ce:	4a22      	ldr	r2, [pc, #136]	@ (8012358 <xTaskIncrementTick+0x160>)
 80122d0:	6013      	str	r3, [r2, #0]
 80122d2:	68bb      	ldr	r3, [r7, #8]
 80122d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80122d6:	4613      	mov	r3, r2
 80122d8:	009b      	lsls	r3, r3, #2
 80122da:	4413      	add	r3, r2
 80122dc:	009b      	lsls	r3, r3, #2
 80122de:	4a1f      	ldr	r2, [pc, #124]	@ (801235c <xTaskIncrementTick+0x164>)
 80122e0:	441a      	add	r2, r3
 80122e2:	68bb      	ldr	r3, [r7, #8]
 80122e4:	3304      	adds	r3, #4
 80122e6:	4619      	mov	r1, r3
 80122e8:	4610      	mov	r0, r2
 80122ea:	f7fe fc48 	bl	8010b7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80122ee:	68bb      	ldr	r3, [r7, #8]
 80122f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80122f2:	4b1b      	ldr	r3, [pc, #108]	@ (8012360 <xTaskIncrementTick+0x168>)
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80122f8:	429a      	cmp	r2, r3
 80122fa:	d3b8      	bcc.n	801226e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80122fc:	2301      	movs	r3, #1
 80122fe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012300:	e7b5      	b.n	801226e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012302:	4b17      	ldr	r3, [pc, #92]	@ (8012360 <xTaskIncrementTick+0x168>)
 8012304:	681b      	ldr	r3, [r3, #0]
 8012306:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012308:	4914      	ldr	r1, [pc, #80]	@ (801235c <xTaskIncrementTick+0x164>)
 801230a:	4613      	mov	r3, r2
 801230c:	009b      	lsls	r3, r3, #2
 801230e:	4413      	add	r3, r2
 8012310:	009b      	lsls	r3, r3, #2
 8012312:	440b      	add	r3, r1
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	2b01      	cmp	r3, #1
 8012318:	d901      	bls.n	801231e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801231a:	2301      	movs	r3, #1
 801231c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801231e:	4b11      	ldr	r3, [pc, #68]	@ (8012364 <xTaskIncrementTick+0x16c>)
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d007      	beq.n	8012336 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8012326:	2301      	movs	r3, #1
 8012328:	617b      	str	r3, [r7, #20]
 801232a:	e004      	b.n	8012336 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801232c:	4b0e      	ldr	r3, [pc, #56]	@ (8012368 <xTaskIncrementTick+0x170>)
 801232e:	681b      	ldr	r3, [r3, #0]
 8012330:	3301      	adds	r3, #1
 8012332:	4a0d      	ldr	r2, [pc, #52]	@ (8012368 <xTaskIncrementTick+0x170>)
 8012334:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012336:	697b      	ldr	r3, [r7, #20]
}
 8012338:	4618      	mov	r0, r3
 801233a:	3718      	adds	r7, #24
 801233c:	46bd      	mov	sp, r7
 801233e:	bd80      	pop	{r7, pc}
 8012340:	20001330 	.word	0x20001330
 8012344:	2000130c 	.word	0x2000130c
 8012348:	200012c0 	.word	0x200012c0
 801234c:	200012c4 	.word	0x200012c4
 8012350:	20001320 	.word	0x20001320
 8012354:	20001328 	.word	0x20001328
 8012358:	20001310 	.word	0x20001310
 801235c:	20000e38 	.word	0x20000e38
 8012360:	20000e34 	.word	0x20000e34
 8012364:	2000131c 	.word	0x2000131c
 8012368:	20001318 	.word	0x20001318

0801236c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801236c:	b480      	push	{r7}
 801236e:	b085      	sub	sp, #20
 8012370:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012372:	4b2b      	ldr	r3, [pc, #172]	@ (8012420 <vTaskSwitchContext+0xb4>)
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	2b00      	cmp	r3, #0
 8012378:	d003      	beq.n	8012382 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801237a:	4b2a      	ldr	r3, [pc, #168]	@ (8012424 <vTaskSwitchContext+0xb8>)
 801237c:	2201      	movs	r2, #1
 801237e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012380:	e047      	b.n	8012412 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8012382:	4b28      	ldr	r3, [pc, #160]	@ (8012424 <vTaskSwitchContext+0xb8>)
 8012384:	2200      	movs	r2, #0
 8012386:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012388:	4b27      	ldr	r3, [pc, #156]	@ (8012428 <vTaskSwitchContext+0xbc>)
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	60fb      	str	r3, [r7, #12]
 801238e:	e011      	b.n	80123b4 <vTaskSwitchContext+0x48>
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	2b00      	cmp	r3, #0
 8012394:	d10b      	bne.n	80123ae <vTaskSwitchContext+0x42>
	__asm volatile
 8012396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801239a:	f383 8811 	msr	BASEPRI, r3
 801239e:	f3bf 8f6f 	isb	sy
 80123a2:	f3bf 8f4f 	dsb	sy
 80123a6:	607b      	str	r3, [r7, #4]
}
 80123a8:	bf00      	nop
 80123aa:	bf00      	nop
 80123ac:	e7fd      	b.n	80123aa <vTaskSwitchContext+0x3e>
 80123ae:	68fb      	ldr	r3, [r7, #12]
 80123b0:	3b01      	subs	r3, #1
 80123b2:	60fb      	str	r3, [r7, #12]
 80123b4:	491d      	ldr	r1, [pc, #116]	@ (801242c <vTaskSwitchContext+0xc0>)
 80123b6:	68fa      	ldr	r2, [r7, #12]
 80123b8:	4613      	mov	r3, r2
 80123ba:	009b      	lsls	r3, r3, #2
 80123bc:	4413      	add	r3, r2
 80123be:	009b      	lsls	r3, r3, #2
 80123c0:	440b      	add	r3, r1
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	d0e3      	beq.n	8012390 <vTaskSwitchContext+0x24>
 80123c8:	68fa      	ldr	r2, [r7, #12]
 80123ca:	4613      	mov	r3, r2
 80123cc:	009b      	lsls	r3, r3, #2
 80123ce:	4413      	add	r3, r2
 80123d0:	009b      	lsls	r3, r3, #2
 80123d2:	4a16      	ldr	r2, [pc, #88]	@ (801242c <vTaskSwitchContext+0xc0>)
 80123d4:	4413      	add	r3, r2
 80123d6:	60bb      	str	r3, [r7, #8]
 80123d8:	68bb      	ldr	r3, [r7, #8]
 80123da:	685b      	ldr	r3, [r3, #4]
 80123dc:	685a      	ldr	r2, [r3, #4]
 80123de:	68bb      	ldr	r3, [r7, #8]
 80123e0:	605a      	str	r2, [r3, #4]
 80123e2:	68bb      	ldr	r3, [r7, #8]
 80123e4:	685a      	ldr	r2, [r3, #4]
 80123e6:	68bb      	ldr	r3, [r7, #8]
 80123e8:	3308      	adds	r3, #8
 80123ea:	429a      	cmp	r2, r3
 80123ec:	d104      	bne.n	80123f8 <vTaskSwitchContext+0x8c>
 80123ee:	68bb      	ldr	r3, [r7, #8]
 80123f0:	685b      	ldr	r3, [r3, #4]
 80123f2:	685a      	ldr	r2, [r3, #4]
 80123f4:	68bb      	ldr	r3, [r7, #8]
 80123f6:	605a      	str	r2, [r3, #4]
 80123f8:	68bb      	ldr	r3, [r7, #8]
 80123fa:	685b      	ldr	r3, [r3, #4]
 80123fc:	68db      	ldr	r3, [r3, #12]
 80123fe:	4a0c      	ldr	r2, [pc, #48]	@ (8012430 <vTaskSwitchContext+0xc4>)
 8012400:	6013      	str	r3, [r2, #0]
 8012402:	4a09      	ldr	r2, [pc, #36]	@ (8012428 <vTaskSwitchContext+0xbc>)
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012408:	4b09      	ldr	r3, [pc, #36]	@ (8012430 <vTaskSwitchContext+0xc4>)
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	3354      	adds	r3, #84	@ 0x54
 801240e:	4a09      	ldr	r2, [pc, #36]	@ (8012434 <vTaskSwitchContext+0xc8>)
 8012410:	6013      	str	r3, [r2, #0]
}
 8012412:	bf00      	nop
 8012414:	3714      	adds	r7, #20
 8012416:	46bd      	mov	sp, r7
 8012418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801241c:	4770      	bx	lr
 801241e:	bf00      	nop
 8012420:	20001330 	.word	0x20001330
 8012424:	2000131c 	.word	0x2000131c
 8012428:	20001310 	.word	0x20001310
 801242c:	20000e38 	.word	0x20000e38
 8012430:	20000e34 	.word	0x20000e34
 8012434:	2000003c 	.word	0x2000003c

08012438 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012438:	b580      	push	{r7, lr}
 801243a:	b084      	sub	sp, #16
 801243c:	af00      	add	r7, sp, #0
 801243e:	6078      	str	r0, [r7, #4]
 8012440:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	2b00      	cmp	r3, #0
 8012446:	d10b      	bne.n	8012460 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8012448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801244c:	f383 8811 	msr	BASEPRI, r3
 8012450:	f3bf 8f6f 	isb	sy
 8012454:	f3bf 8f4f 	dsb	sy
 8012458:	60fb      	str	r3, [r7, #12]
}
 801245a:	bf00      	nop
 801245c:	bf00      	nop
 801245e:	e7fd      	b.n	801245c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012460:	4b07      	ldr	r3, [pc, #28]	@ (8012480 <vTaskPlaceOnEventList+0x48>)
 8012462:	681b      	ldr	r3, [r3, #0]
 8012464:	3318      	adds	r3, #24
 8012466:	4619      	mov	r1, r3
 8012468:	6878      	ldr	r0, [r7, #4]
 801246a:	f7fe fbac 	bl	8010bc6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801246e:	2101      	movs	r1, #1
 8012470:	6838      	ldr	r0, [r7, #0]
 8012472:	f000 fb87 	bl	8012b84 <prvAddCurrentTaskToDelayedList>
}
 8012476:	bf00      	nop
 8012478:	3710      	adds	r7, #16
 801247a:	46bd      	mov	sp, r7
 801247c:	bd80      	pop	{r7, pc}
 801247e:	bf00      	nop
 8012480:	20000e34 	.word	0x20000e34

08012484 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012484:	b580      	push	{r7, lr}
 8012486:	b086      	sub	sp, #24
 8012488:	af00      	add	r7, sp, #0
 801248a:	60f8      	str	r0, [r7, #12]
 801248c:	60b9      	str	r1, [r7, #8]
 801248e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	2b00      	cmp	r3, #0
 8012494:	d10b      	bne.n	80124ae <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8012496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801249a:	f383 8811 	msr	BASEPRI, r3
 801249e:	f3bf 8f6f 	isb	sy
 80124a2:	f3bf 8f4f 	dsb	sy
 80124a6:	617b      	str	r3, [r7, #20]
}
 80124a8:	bf00      	nop
 80124aa:	bf00      	nop
 80124ac:	e7fd      	b.n	80124aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80124ae:	4b0a      	ldr	r3, [pc, #40]	@ (80124d8 <vTaskPlaceOnEventListRestricted+0x54>)
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	3318      	adds	r3, #24
 80124b4:	4619      	mov	r1, r3
 80124b6:	68f8      	ldr	r0, [r7, #12]
 80124b8:	f7fe fb61 	bl	8010b7e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d002      	beq.n	80124c8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80124c2:	f04f 33ff 	mov.w	r3, #4294967295
 80124c6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80124c8:	6879      	ldr	r1, [r7, #4]
 80124ca:	68b8      	ldr	r0, [r7, #8]
 80124cc:	f000 fb5a 	bl	8012b84 <prvAddCurrentTaskToDelayedList>
	}
 80124d0:	bf00      	nop
 80124d2:	3718      	adds	r7, #24
 80124d4:	46bd      	mov	sp, r7
 80124d6:	bd80      	pop	{r7, pc}
 80124d8:	20000e34 	.word	0x20000e34

080124dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80124dc:	b580      	push	{r7, lr}
 80124de:	b086      	sub	sp, #24
 80124e0:	af00      	add	r7, sp, #0
 80124e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	68db      	ldr	r3, [r3, #12]
 80124e8:	68db      	ldr	r3, [r3, #12]
 80124ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80124ec:	693b      	ldr	r3, [r7, #16]
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d10b      	bne.n	801250a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80124f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124f6:	f383 8811 	msr	BASEPRI, r3
 80124fa:	f3bf 8f6f 	isb	sy
 80124fe:	f3bf 8f4f 	dsb	sy
 8012502:	60fb      	str	r3, [r7, #12]
}
 8012504:	bf00      	nop
 8012506:	bf00      	nop
 8012508:	e7fd      	b.n	8012506 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801250a:	693b      	ldr	r3, [r7, #16]
 801250c:	3318      	adds	r3, #24
 801250e:	4618      	mov	r0, r3
 8012510:	f7fe fb92 	bl	8010c38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012514:	4b1d      	ldr	r3, [pc, #116]	@ (801258c <xTaskRemoveFromEventList+0xb0>)
 8012516:	681b      	ldr	r3, [r3, #0]
 8012518:	2b00      	cmp	r3, #0
 801251a:	d11d      	bne.n	8012558 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801251c:	693b      	ldr	r3, [r7, #16]
 801251e:	3304      	adds	r3, #4
 8012520:	4618      	mov	r0, r3
 8012522:	f7fe fb89 	bl	8010c38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012526:	693b      	ldr	r3, [r7, #16]
 8012528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801252a:	4b19      	ldr	r3, [pc, #100]	@ (8012590 <xTaskRemoveFromEventList+0xb4>)
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	429a      	cmp	r2, r3
 8012530:	d903      	bls.n	801253a <xTaskRemoveFromEventList+0x5e>
 8012532:	693b      	ldr	r3, [r7, #16]
 8012534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012536:	4a16      	ldr	r2, [pc, #88]	@ (8012590 <xTaskRemoveFromEventList+0xb4>)
 8012538:	6013      	str	r3, [r2, #0]
 801253a:	693b      	ldr	r3, [r7, #16]
 801253c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801253e:	4613      	mov	r3, r2
 8012540:	009b      	lsls	r3, r3, #2
 8012542:	4413      	add	r3, r2
 8012544:	009b      	lsls	r3, r3, #2
 8012546:	4a13      	ldr	r2, [pc, #76]	@ (8012594 <xTaskRemoveFromEventList+0xb8>)
 8012548:	441a      	add	r2, r3
 801254a:	693b      	ldr	r3, [r7, #16]
 801254c:	3304      	adds	r3, #4
 801254e:	4619      	mov	r1, r3
 8012550:	4610      	mov	r0, r2
 8012552:	f7fe fb14 	bl	8010b7e <vListInsertEnd>
 8012556:	e005      	b.n	8012564 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012558:	693b      	ldr	r3, [r7, #16]
 801255a:	3318      	adds	r3, #24
 801255c:	4619      	mov	r1, r3
 801255e:	480e      	ldr	r0, [pc, #56]	@ (8012598 <xTaskRemoveFromEventList+0xbc>)
 8012560:	f7fe fb0d 	bl	8010b7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012564:	693b      	ldr	r3, [r7, #16]
 8012566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012568:	4b0c      	ldr	r3, [pc, #48]	@ (801259c <xTaskRemoveFromEventList+0xc0>)
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801256e:	429a      	cmp	r2, r3
 8012570:	d905      	bls.n	801257e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012572:	2301      	movs	r3, #1
 8012574:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012576:	4b0a      	ldr	r3, [pc, #40]	@ (80125a0 <xTaskRemoveFromEventList+0xc4>)
 8012578:	2201      	movs	r2, #1
 801257a:	601a      	str	r2, [r3, #0]
 801257c:	e001      	b.n	8012582 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801257e:	2300      	movs	r3, #0
 8012580:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012582:	697b      	ldr	r3, [r7, #20]
}
 8012584:	4618      	mov	r0, r3
 8012586:	3718      	adds	r7, #24
 8012588:	46bd      	mov	sp, r7
 801258a:	bd80      	pop	{r7, pc}
 801258c:	20001330 	.word	0x20001330
 8012590:	20001310 	.word	0x20001310
 8012594:	20000e38 	.word	0x20000e38
 8012598:	200012c8 	.word	0x200012c8
 801259c:	20000e34 	.word	0x20000e34
 80125a0:	2000131c 	.word	0x2000131c

080125a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80125a4:	b480      	push	{r7}
 80125a6:	b083      	sub	sp, #12
 80125a8:	af00      	add	r7, sp, #0
 80125aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80125ac:	4b06      	ldr	r3, [pc, #24]	@ (80125c8 <vTaskInternalSetTimeOutState+0x24>)
 80125ae:	681a      	ldr	r2, [r3, #0]
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80125b4:	4b05      	ldr	r3, [pc, #20]	@ (80125cc <vTaskInternalSetTimeOutState+0x28>)
 80125b6:	681a      	ldr	r2, [r3, #0]
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	605a      	str	r2, [r3, #4]
}
 80125bc:	bf00      	nop
 80125be:	370c      	adds	r7, #12
 80125c0:	46bd      	mov	sp, r7
 80125c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125c6:	4770      	bx	lr
 80125c8:	20001320 	.word	0x20001320
 80125cc:	2000130c 	.word	0x2000130c

080125d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80125d0:	b580      	push	{r7, lr}
 80125d2:	b088      	sub	sp, #32
 80125d4:	af00      	add	r7, sp, #0
 80125d6:	6078      	str	r0, [r7, #4]
 80125d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	2b00      	cmp	r3, #0
 80125de:	d10b      	bne.n	80125f8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80125e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125e4:	f383 8811 	msr	BASEPRI, r3
 80125e8:	f3bf 8f6f 	isb	sy
 80125ec:	f3bf 8f4f 	dsb	sy
 80125f0:	613b      	str	r3, [r7, #16]
}
 80125f2:	bf00      	nop
 80125f4:	bf00      	nop
 80125f6:	e7fd      	b.n	80125f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80125f8:	683b      	ldr	r3, [r7, #0]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d10b      	bne.n	8012616 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80125fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012602:	f383 8811 	msr	BASEPRI, r3
 8012606:	f3bf 8f6f 	isb	sy
 801260a:	f3bf 8f4f 	dsb	sy
 801260e:	60fb      	str	r3, [r7, #12]
}
 8012610:	bf00      	nop
 8012612:	bf00      	nop
 8012614:	e7fd      	b.n	8012612 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012616:	f000 ff97 	bl	8013548 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801261a:	4b1d      	ldr	r3, [pc, #116]	@ (8012690 <xTaskCheckForTimeOut+0xc0>)
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	685b      	ldr	r3, [r3, #4]
 8012624:	69ba      	ldr	r2, [r7, #24]
 8012626:	1ad3      	subs	r3, r2, r3
 8012628:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801262a:	683b      	ldr	r3, [r7, #0]
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012632:	d102      	bne.n	801263a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012634:	2300      	movs	r3, #0
 8012636:	61fb      	str	r3, [r7, #28]
 8012638:	e023      	b.n	8012682 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	681a      	ldr	r2, [r3, #0]
 801263e:	4b15      	ldr	r3, [pc, #84]	@ (8012694 <xTaskCheckForTimeOut+0xc4>)
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	429a      	cmp	r2, r3
 8012644:	d007      	beq.n	8012656 <xTaskCheckForTimeOut+0x86>
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	685b      	ldr	r3, [r3, #4]
 801264a:	69ba      	ldr	r2, [r7, #24]
 801264c:	429a      	cmp	r2, r3
 801264e:	d302      	bcc.n	8012656 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012650:	2301      	movs	r3, #1
 8012652:	61fb      	str	r3, [r7, #28]
 8012654:	e015      	b.n	8012682 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012656:	683b      	ldr	r3, [r7, #0]
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	697a      	ldr	r2, [r7, #20]
 801265c:	429a      	cmp	r2, r3
 801265e:	d20b      	bcs.n	8012678 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012660:	683b      	ldr	r3, [r7, #0]
 8012662:	681a      	ldr	r2, [r3, #0]
 8012664:	697b      	ldr	r3, [r7, #20]
 8012666:	1ad2      	subs	r2, r2, r3
 8012668:	683b      	ldr	r3, [r7, #0]
 801266a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801266c:	6878      	ldr	r0, [r7, #4]
 801266e:	f7ff ff99 	bl	80125a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012672:	2300      	movs	r3, #0
 8012674:	61fb      	str	r3, [r7, #28]
 8012676:	e004      	b.n	8012682 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8012678:	683b      	ldr	r3, [r7, #0]
 801267a:	2200      	movs	r2, #0
 801267c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801267e:	2301      	movs	r3, #1
 8012680:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012682:	f000 ff93 	bl	80135ac <vPortExitCritical>

	return xReturn;
 8012686:	69fb      	ldr	r3, [r7, #28]
}
 8012688:	4618      	mov	r0, r3
 801268a:	3720      	adds	r7, #32
 801268c:	46bd      	mov	sp, r7
 801268e:	bd80      	pop	{r7, pc}
 8012690:	2000130c 	.word	0x2000130c
 8012694:	20001320 	.word	0x20001320

08012698 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012698:	b480      	push	{r7}
 801269a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801269c:	4b03      	ldr	r3, [pc, #12]	@ (80126ac <vTaskMissedYield+0x14>)
 801269e:	2201      	movs	r2, #1
 80126a0:	601a      	str	r2, [r3, #0]
}
 80126a2:	bf00      	nop
 80126a4:	46bd      	mov	sp, r7
 80126a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126aa:	4770      	bx	lr
 80126ac:	2000131c 	.word	0x2000131c

080126b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80126b0:	b580      	push	{r7, lr}
 80126b2:	b082      	sub	sp, #8
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80126b8:	f000 f852 	bl	8012760 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80126bc:	4b06      	ldr	r3, [pc, #24]	@ (80126d8 <prvIdleTask+0x28>)
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	2b01      	cmp	r3, #1
 80126c2:	d9f9      	bls.n	80126b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80126c4:	4b05      	ldr	r3, [pc, #20]	@ (80126dc <prvIdleTask+0x2c>)
 80126c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80126ca:	601a      	str	r2, [r3, #0]
 80126cc:	f3bf 8f4f 	dsb	sy
 80126d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80126d4:	e7f0      	b.n	80126b8 <prvIdleTask+0x8>
 80126d6:	bf00      	nop
 80126d8:	20000e38 	.word	0x20000e38
 80126dc:	e000ed04 	.word	0xe000ed04

080126e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b082      	sub	sp, #8
 80126e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80126e6:	2300      	movs	r3, #0
 80126e8:	607b      	str	r3, [r7, #4]
 80126ea:	e00c      	b.n	8012706 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80126ec:	687a      	ldr	r2, [r7, #4]
 80126ee:	4613      	mov	r3, r2
 80126f0:	009b      	lsls	r3, r3, #2
 80126f2:	4413      	add	r3, r2
 80126f4:	009b      	lsls	r3, r3, #2
 80126f6:	4a12      	ldr	r2, [pc, #72]	@ (8012740 <prvInitialiseTaskLists+0x60>)
 80126f8:	4413      	add	r3, r2
 80126fa:	4618      	mov	r0, r3
 80126fc:	f7fe fa12 	bl	8010b24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	3301      	adds	r3, #1
 8012704:	607b      	str	r3, [r7, #4]
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	2b37      	cmp	r3, #55	@ 0x37
 801270a:	d9ef      	bls.n	80126ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801270c:	480d      	ldr	r0, [pc, #52]	@ (8012744 <prvInitialiseTaskLists+0x64>)
 801270e:	f7fe fa09 	bl	8010b24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012712:	480d      	ldr	r0, [pc, #52]	@ (8012748 <prvInitialiseTaskLists+0x68>)
 8012714:	f7fe fa06 	bl	8010b24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012718:	480c      	ldr	r0, [pc, #48]	@ (801274c <prvInitialiseTaskLists+0x6c>)
 801271a:	f7fe fa03 	bl	8010b24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801271e:	480c      	ldr	r0, [pc, #48]	@ (8012750 <prvInitialiseTaskLists+0x70>)
 8012720:	f7fe fa00 	bl	8010b24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012724:	480b      	ldr	r0, [pc, #44]	@ (8012754 <prvInitialiseTaskLists+0x74>)
 8012726:	f7fe f9fd 	bl	8010b24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801272a:	4b0b      	ldr	r3, [pc, #44]	@ (8012758 <prvInitialiseTaskLists+0x78>)
 801272c:	4a05      	ldr	r2, [pc, #20]	@ (8012744 <prvInitialiseTaskLists+0x64>)
 801272e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012730:	4b0a      	ldr	r3, [pc, #40]	@ (801275c <prvInitialiseTaskLists+0x7c>)
 8012732:	4a05      	ldr	r2, [pc, #20]	@ (8012748 <prvInitialiseTaskLists+0x68>)
 8012734:	601a      	str	r2, [r3, #0]
}
 8012736:	bf00      	nop
 8012738:	3708      	adds	r7, #8
 801273a:	46bd      	mov	sp, r7
 801273c:	bd80      	pop	{r7, pc}
 801273e:	bf00      	nop
 8012740:	20000e38 	.word	0x20000e38
 8012744:	20001298 	.word	0x20001298
 8012748:	200012ac 	.word	0x200012ac
 801274c:	200012c8 	.word	0x200012c8
 8012750:	200012dc 	.word	0x200012dc
 8012754:	200012f4 	.word	0x200012f4
 8012758:	200012c0 	.word	0x200012c0
 801275c:	200012c4 	.word	0x200012c4

08012760 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012760:	b580      	push	{r7, lr}
 8012762:	b082      	sub	sp, #8
 8012764:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012766:	e019      	b.n	801279c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012768:	f000 feee 	bl	8013548 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801276c:	4b10      	ldr	r3, [pc, #64]	@ (80127b0 <prvCheckTasksWaitingTermination+0x50>)
 801276e:	68db      	ldr	r3, [r3, #12]
 8012770:	68db      	ldr	r3, [r3, #12]
 8012772:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	3304      	adds	r3, #4
 8012778:	4618      	mov	r0, r3
 801277a:	f7fe fa5d 	bl	8010c38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801277e:	4b0d      	ldr	r3, [pc, #52]	@ (80127b4 <prvCheckTasksWaitingTermination+0x54>)
 8012780:	681b      	ldr	r3, [r3, #0]
 8012782:	3b01      	subs	r3, #1
 8012784:	4a0b      	ldr	r2, [pc, #44]	@ (80127b4 <prvCheckTasksWaitingTermination+0x54>)
 8012786:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012788:	4b0b      	ldr	r3, [pc, #44]	@ (80127b8 <prvCheckTasksWaitingTermination+0x58>)
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	3b01      	subs	r3, #1
 801278e:	4a0a      	ldr	r2, [pc, #40]	@ (80127b8 <prvCheckTasksWaitingTermination+0x58>)
 8012790:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012792:	f000 ff0b 	bl	80135ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012796:	6878      	ldr	r0, [r7, #4]
 8012798:	f000 f810 	bl	80127bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801279c:	4b06      	ldr	r3, [pc, #24]	@ (80127b8 <prvCheckTasksWaitingTermination+0x58>)
 801279e:	681b      	ldr	r3, [r3, #0]
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d1e1      	bne.n	8012768 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80127a4:	bf00      	nop
 80127a6:	bf00      	nop
 80127a8:	3708      	adds	r7, #8
 80127aa:	46bd      	mov	sp, r7
 80127ac:	bd80      	pop	{r7, pc}
 80127ae:	bf00      	nop
 80127b0:	200012dc 	.word	0x200012dc
 80127b4:	20001308 	.word	0x20001308
 80127b8:	200012f0 	.word	0x200012f0

080127bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80127bc:	b580      	push	{r7, lr}
 80127be:	b084      	sub	sp, #16
 80127c0:	af00      	add	r7, sp, #0
 80127c2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	3354      	adds	r3, #84	@ 0x54
 80127c8:	4618      	mov	r0, r3
 80127ca:	f002 fef7 	bl	80155bc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d108      	bne.n	80127ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80127dc:	4618      	mov	r0, r3
 80127de:	f001 f8a3 	bl	8013928 <vPortFree>
				vPortFree( pxTCB );
 80127e2:	6878      	ldr	r0, [r7, #4]
 80127e4:	f001 f8a0 	bl	8013928 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80127e8:	e019      	b.n	801281e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80127f0:	2b01      	cmp	r3, #1
 80127f2:	d103      	bne.n	80127fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80127f4:	6878      	ldr	r0, [r7, #4]
 80127f6:	f001 f897 	bl	8013928 <vPortFree>
	}
 80127fa:	e010      	b.n	801281e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012802:	2b02      	cmp	r3, #2
 8012804:	d00b      	beq.n	801281e <prvDeleteTCB+0x62>
	__asm volatile
 8012806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801280a:	f383 8811 	msr	BASEPRI, r3
 801280e:	f3bf 8f6f 	isb	sy
 8012812:	f3bf 8f4f 	dsb	sy
 8012816:	60fb      	str	r3, [r7, #12]
}
 8012818:	bf00      	nop
 801281a:	bf00      	nop
 801281c:	e7fd      	b.n	801281a <prvDeleteTCB+0x5e>
	}
 801281e:	bf00      	nop
 8012820:	3710      	adds	r7, #16
 8012822:	46bd      	mov	sp, r7
 8012824:	bd80      	pop	{r7, pc}
	...

08012828 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012828:	b480      	push	{r7}
 801282a:	b083      	sub	sp, #12
 801282c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801282e:	4b0c      	ldr	r3, [pc, #48]	@ (8012860 <prvResetNextTaskUnblockTime+0x38>)
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	2b00      	cmp	r3, #0
 8012836:	d104      	bne.n	8012842 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012838:	4b0a      	ldr	r3, [pc, #40]	@ (8012864 <prvResetNextTaskUnblockTime+0x3c>)
 801283a:	f04f 32ff 	mov.w	r2, #4294967295
 801283e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012840:	e008      	b.n	8012854 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012842:	4b07      	ldr	r3, [pc, #28]	@ (8012860 <prvResetNextTaskUnblockTime+0x38>)
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	68db      	ldr	r3, [r3, #12]
 8012848:	68db      	ldr	r3, [r3, #12]
 801284a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	685b      	ldr	r3, [r3, #4]
 8012850:	4a04      	ldr	r2, [pc, #16]	@ (8012864 <prvResetNextTaskUnblockTime+0x3c>)
 8012852:	6013      	str	r3, [r2, #0]
}
 8012854:	bf00      	nop
 8012856:	370c      	adds	r7, #12
 8012858:	46bd      	mov	sp, r7
 801285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801285e:	4770      	bx	lr
 8012860:	200012c0 	.word	0x200012c0
 8012864:	20001328 	.word	0x20001328

08012868 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012868:	b480      	push	{r7}
 801286a:	b083      	sub	sp, #12
 801286c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801286e:	4b0b      	ldr	r3, [pc, #44]	@ (801289c <xTaskGetSchedulerState+0x34>)
 8012870:	681b      	ldr	r3, [r3, #0]
 8012872:	2b00      	cmp	r3, #0
 8012874:	d102      	bne.n	801287c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012876:	2301      	movs	r3, #1
 8012878:	607b      	str	r3, [r7, #4]
 801287a:	e008      	b.n	801288e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801287c:	4b08      	ldr	r3, [pc, #32]	@ (80128a0 <xTaskGetSchedulerState+0x38>)
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d102      	bne.n	801288a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012884:	2302      	movs	r3, #2
 8012886:	607b      	str	r3, [r7, #4]
 8012888:	e001      	b.n	801288e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801288a:	2300      	movs	r3, #0
 801288c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801288e:	687b      	ldr	r3, [r7, #4]
	}
 8012890:	4618      	mov	r0, r3
 8012892:	370c      	adds	r7, #12
 8012894:	46bd      	mov	sp, r7
 8012896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801289a:	4770      	bx	lr
 801289c:	20001314 	.word	0x20001314
 80128a0:	20001330 	.word	0x20001330

080128a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80128a4:	b580      	push	{r7, lr}
 80128a6:	b084      	sub	sp, #16
 80128a8:	af00      	add	r7, sp, #0
 80128aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80128b0:	2300      	movs	r3, #0
 80128b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d051      	beq.n	801295e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80128ba:	68bb      	ldr	r3, [r7, #8]
 80128bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128be:	4b2a      	ldr	r3, [pc, #168]	@ (8012968 <xTaskPriorityInherit+0xc4>)
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128c4:	429a      	cmp	r2, r3
 80128c6:	d241      	bcs.n	801294c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80128c8:	68bb      	ldr	r3, [r7, #8]
 80128ca:	699b      	ldr	r3, [r3, #24]
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	db06      	blt.n	80128de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80128d0:	4b25      	ldr	r3, [pc, #148]	@ (8012968 <xTaskPriorityInherit+0xc4>)
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80128da:	68bb      	ldr	r3, [r7, #8]
 80128dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80128de:	68bb      	ldr	r3, [r7, #8]
 80128e0:	6959      	ldr	r1, [r3, #20]
 80128e2:	68bb      	ldr	r3, [r7, #8]
 80128e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128e6:	4613      	mov	r3, r2
 80128e8:	009b      	lsls	r3, r3, #2
 80128ea:	4413      	add	r3, r2
 80128ec:	009b      	lsls	r3, r3, #2
 80128ee:	4a1f      	ldr	r2, [pc, #124]	@ (801296c <xTaskPriorityInherit+0xc8>)
 80128f0:	4413      	add	r3, r2
 80128f2:	4299      	cmp	r1, r3
 80128f4:	d122      	bne.n	801293c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80128f6:	68bb      	ldr	r3, [r7, #8]
 80128f8:	3304      	adds	r3, #4
 80128fa:	4618      	mov	r0, r3
 80128fc:	f7fe f99c 	bl	8010c38 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012900:	4b19      	ldr	r3, [pc, #100]	@ (8012968 <xTaskPriorityInherit+0xc4>)
 8012902:	681b      	ldr	r3, [r3, #0]
 8012904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012906:	68bb      	ldr	r3, [r7, #8]
 8012908:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801290a:	68bb      	ldr	r3, [r7, #8]
 801290c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801290e:	4b18      	ldr	r3, [pc, #96]	@ (8012970 <xTaskPriorityInherit+0xcc>)
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	429a      	cmp	r2, r3
 8012914:	d903      	bls.n	801291e <xTaskPriorityInherit+0x7a>
 8012916:	68bb      	ldr	r3, [r7, #8]
 8012918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801291a:	4a15      	ldr	r2, [pc, #84]	@ (8012970 <xTaskPriorityInherit+0xcc>)
 801291c:	6013      	str	r3, [r2, #0]
 801291e:	68bb      	ldr	r3, [r7, #8]
 8012920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012922:	4613      	mov	r3, r2
 8012924:	009b      	lsls	r3, r3, #2
 8012926:	4413      	add	r3, r2
 8012928:	009b      	lsls	r3, r3, #2
 801292a:	4a10      	ldr	r2, [pc, #64]	@ (801296c <xTaskPriorityInherit+0xc8>)
 801292c:	441a      	add	r2, r3
 801292e:	68bb      	ldr	r3, [r7, #8]
 8012930:	3304      	adds	r3, #4
 8012932:	4619      	mov	r1, r3
 8012934:	4610      	mov	r0, r2
 8012936:	f7fe f922 	bl	8010b7e <vListInsertEnd>
 801293a:	e004      	b.n	8012946 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801293c:	4b0a      	ldr	r3, [pc, #40]	@ (8012968 <xTaskPriorityInherit+0xc4>)
 801293e:	681b      	ldr	r3, [r3, #0]
 8012940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012942:	68bb      	ldr	r3, [r7, #8]
 8012944:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012946:	2301      	movs	r3, #1
 8012948:	60fb      	str	r3, [r7, #12]
 801294a:	e008      	b.n	801295e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801294c:	68bb      	ldr	r3, [r7, #8]
 801294e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012950:	4b05      	ldr	r3, [pc, #20]	@ (8012968 <xTaskPriorityInherit+0xc4>)
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012956:	429a      	cmp	r2, r3
 8012958:	d201      	bcs.n	801295e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801295a:	2301      	movs	r3, #1
 801295c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801295e:	68fb      	ldr	r3, [r7, #12]
	}
 8012960:	4618      	mov	r0, r3
 8012962:	3710      	adds	r7, #16
 8012964:	46bd      	mov	sp, r7
 8012966:	bd80      	pop	{r7, pc}
 8012968:	20000e34 	.word	0x20000e34
 801296c:	20000e38 	.word	0x20000e38
 8012970:	20001310 	.word	0x20001310

08012974 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012974:	b580      	push	{r7, lr}
 8012976:	b086      	sub	sp, #24
 8012978:	af00      	add	r7, sp, #0
 801297a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012980:	2300      	movs	r3, #0
 8012982:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	2b00      	cmp	r3, #0
 8012988:	d058      	beq.n	8012a3c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801298a:	4b2f      	ldr	r3, [pc, #188]	@ (8012a48 <xTaskPriorityDisinherit+0xd4>)
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	693a      	ldr	r2, [r7, #16]
 8012990:	429a      	cmp	r2, r3
 8012992:	d00b      	beq.n	80129ac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012998:	f383 8811 	msr	BASEPRI, r3
 801299c:	f3bf 8f6f 	isb	sy
 80129a0:	f3bf 8f4f 	dsb	sy
 80129a4:	60fb      	str	r3, [r7, #12]
}
 80129a6:	bf00      	nop
 80129a8:	bf00      	nop
 80129aa:	e7fd      	b.n	80129a8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80129ac:	693b      	ldr	r3, [r7, #16]
 80129ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d10b      	bne.n	80129cc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80129b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129b8:	f383 8811 	msr	BASEPRI, r3
 80129bc:	f3bf 8f6f 	isb	sy
 80129c0:	f3bf 8f4f 	dsb	sy
 80129c4:	60bb      	str	r3, [r7, #8]
}
 80129c6:	bf00      	nop
 80129c8:	bf00      	nop
 80129ca:	e7fd      	b.n	80129c8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80129cc:	693b      	ldr	r3, [r7, #16]
 80129ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80129d0:	1e5a      	subs	r2, r3, #1
 80129d2:	693b      	ldr	r3, [r7, #16]
 80129d4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80129d6:	693b      	ldr	r3, [r7, #16]
 80129d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80129da:	693b      	ldr	r3, [r7, #16]
 80129dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80129de:	429a      	cmp	r2, r3
 80129e0:	d02c      	beq.n	8012a3c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80129e2:	693b      	ldr	r3, [r7, #16]
 80129e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d128      	bne.n	8012a3c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80129ea:	693b      	ldr	r3, [r7, #16]
 80129ec:	3304      	adds	r3, #4
 80129ee:	4618      	mov	r0, r3
 80129f0:	f7fe f922 	bl	8010c38 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80129f4:	693b      	ldr	r3, [r7, #16]
 80129f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80129f8:	693b      	ldr	r3, [r7, #16]
 80129fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80129fc:	693b      	ldr	r3, [r7, #16]
 80129fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a00:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012a04:	693b      	ldr	r3, [r7, #16]
 8012a06:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012a08:	693b      	ldr	r3, [r7, #16]
 8012a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8012a4c <xTaskPriorityDisinherit+0xd8>)
 8012a0e:	681b      	ldr	r3, [r3, #0]
 8012a10:	429a      	cmp	r2, r3
 8012a12:	d903      	bls.n	8012a1c <xTaskPriorityDisinherit+0xa8>
 8012a14:	693b      	ldr	r3, [r7, #16]
 8012a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a18:	4a0c      	ldr	r2, [pc, #48]	@ (8012a4c <xTaskPriorityDisinherit+0xd8>)
 8012a1a:	6013      	str	r3, [r2, #0]
 8012a1c:	693b      	ldr	r3, [r7, #16]
 8012a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a20:	4613      	mov	r3, r2
 8012a22:	009b      	lsls	r3, r3, #2
 8012a24:	4413      	add	r3, r2
 8012a26:	009b      	lsls	r3, r3, #2
 8012a28:	4a09      	ldr	r2, [pc, #36]	@ (8012a50 <xTaskPriorityDisinherit+0xdc>)
 8012a2a:	441a      	add	r2, r3
 8012a2c:	693b      	ldr	r3, [r7, #16]
 8012a2e:	3304      	adds	r3, #4
 8012a30:	4619      	mov	r1, r3
 8012a32:	4610      	mov	r0, r2
 8012a34:	f7fe f8a3 	bl	8010b7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012a38:	2301      	movs	r3, #1
 8012a3a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012a3c:	697b      	ldr	r3, [r7, #20]
	}
 8012a3e:	4618      	mov	r0, r3
 8012a40:	3718      	adds	r7, #24
 8012a42:	46bd      	mov	sp, r7
 8012a44:	bd80      	pop	{r7, pc}
 8012a46:	bf00      	nop
 8012a48:	20000e34 	.word	0x20000e34
 8012a4c:	20001310 	.word	0x20001310
 8012a50:	20000e38 	.word	0x20000e38

08012a54 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8012a54:	b580      	push	{r7, lr}
 8012a56:	b088      	sub	sp, #32
 8012a58:	af00      	add	r7, sp, #0
 8012a5a:	6078      	str	r0, [r7, #4]
 8012a5c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8012a62:	2301      	movs	r3, #1
 8012a64:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d06c      	beq.n	8012b46 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012a6c:	69bb      	ldr	r3, [r7, #24]
 8012a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d10b      	bne.n	8012a8c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8012a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a78:	f383 8811 	msr	BASEPRI, r3
 8012a7c:	f3bf 8f6f 	isb	sy
 8012a80:	f3bf 8f4f 	dsb	sy
 8012a84:	60fb      	str	r3, [r7, #12]
}
 8012a86:	bf00      	nop
 8012a88:	bf00      	nop
 8012a8a:	e7fd      	b.n	8012a88 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012a8c:	69bb      	ldr	r3, [r7, #24]
 8012a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012a90:	683a      	ldr	r2, [r7, #0]
 8012a92:	429a      	cmp	r2, r3
 8012a94:	d902      	bls.n	8012a9c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8012a96:	683b      	ldr	r3, [r7, #0]
 8012a98:	61fb      	str	r3, [r7, #28]
 8012a9a:	e002      	b.n	8012aa2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8012a9c:	69bb      	ldr	r3, [r7, #24]
 8012a9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012aa0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012aa2:	69bb      	ldr	r3, [r7, #24]
 8012aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012aa6:	69fa      	ldr	r2, [r7, #28]
 8012aa8:	429a      	cmp	r2, r3
 8012aaa:	d04c      	beq.n	8012b46 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012aac:	69bb      	ldr	r3, [r7, #24]
 8012aae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012ab0:	697a      	ldr	r2, [r7, #20]
 8012ab2:	429a      	cmp	r2, r3
 8012ab4:	d147      	bne.n	8012b46 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012ab6:	4b26      	ldr	r3, [pc, #152]	@ (8012b50 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	69ba      	ldr	r2, [r7, #24]
 8012abc:	429a      	cmp	r2, r3
 8012abe:	d10b      	bne.n	8012ad8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8012ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ac4:	f383 8811 	msr	BASEPRI, r3
 8012ac8:	f3bf 8f6f 	isb	sy
 8012acc:	f3bf 8f4f 	dsb	sy
 8012ad0:	60bb      	str	r3, [r7, #8]
}
 8012ad2:	bf00      	nop
 8012ad4:	bf00      	nop
 8012ad6:	e7fd      	b.n	8012ad4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012ad8:	69bb      	ldr	r3, [r7, #24]
 8012ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012adc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8012ade:	69bb      	ldr	r3, [r7, #24]
 8012ae0:	69fa      	ldr	r2, [r7, #28]
 8012ae2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012ae4:	69bb      	ldr	r3, [r7, #24]
 8012ae6:	699b      	ldr	r3, [r3, #24]
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	db04      	blt.n	8012af6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012aec:	69fb      	ldr	r3, [r7, #28]
 8012aee:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012af2:	69bb      	ldr	r3, [r7, #24]
 8012af4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012af6:	69bb      	ldr	r3, [r7, #24]
 8012af8:	6959      	ldr	r1, [r3, #20]
 8012afa:	693a      	ldr	r2, [r7, #16]
 8012afc:	4613      	mov	r3, r2
 8012afe:	009b      	lsls	r3, r3, #2
 8012b00:	4413      	add	r3, r2
 8012b02:	009b      	lsls	r3, r3, #2
 8012b04:	4a13      	ldr	r2, [pc, #76]	@ (8012b54 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012b06:	4413      	add	r3, r2
 8012b08:	4299      	cmp	r1, r3
 8012b0a:	d11c      	bne.n	8012b46 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012b0c:	69bb      	ldr	r3, [r7, #24]
 8012b0e:	3304      	adds	r3, #4
 8012b10:	4618      	mov	r0, r3
 8012b12:	f7fe f891 	bl	8010c38 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8012b16:	69bb      	ldr	r3, [r7, #24]
 8012b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8012b58 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	429a      	cmp	r2, r3
 8012b20:	d903      	bls.n	8012b2a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8012b22:	69bb      	ldr	r3, [r7, #24]
 8012b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b26:	4a0c      	ldr	r2, [pc, #48]	@ (8012b58 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8012b28:	6013      	str	r3, [r2, #0]
 8012b2a:	69bb      	ldr	r3, [r7, #24]
 8012b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b2e:	4613      	mov	r3, r2
 8012b30:	009b      	lsls	r3, r3, #2
 8012b32:	4413      	add	r3, r2
 8012b34:	009b      	lsls	r3, r3, #2
 8012b36:	4a07      	ldr	r2, [pc, #28]	@ (8012b54 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012b38:	441a      	add	r2, r3
 8012b3a:	69bb      	ldr	r3, [r7, #24]
 8012b3c:	3304      	adds	r3, #4
 8012b3e:	4619      	mov	r1, r3
 8012b40:	4610      	mov	r0, r2
 8012b42:	f7fe f81c 	bl	8010b7e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012b46:	bf00      	nop
 8012b48:	3720      	adds	r7, #32
 8012b4a:	46bd      	mov	sp, r7
 8012b4c:	bd80      	pop	{r7, pc}
 8012b4e:	bf00      	nop
 8012b50:	20000e34 	.word	0x20000e34
 8012b54:	20000e38 	.word	0x20000e38
 8012b58:	20001310 	.word	0x20001310

08012b5c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8012b5c:	b480      	push	{r7}
 8012b5e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012b60:	4b07      	ldr	r3, [pc, #28]	@ (8012b80 <pvTaskIncrementMutexHeldCount+0x24>)
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d004      	beq.n	8012b72 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012b68:	4b05      	ldr	r3, [pc, #20]	@ (8012b80 <pvTaskIncrementMutexHeldCount+0x24>)
 8012b6a:	681b      	ldr	r3, [r3, #0]
 8012b6c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012b6e:	3201      	adds	r2, #1
 8012b70:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8012b72:	4b03      	ldr	r3, [pc, #12]	@ (8012b80 <pvTaskIncrementMutexHeldCount+0x24>)
 8012b74:	681b      	ldr	r3, [r3, #0]
	}
 8012b76:	4618      	mov	r0, r3
 8012b78:	46bd      	mov	sp, r7
 8012b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b7e:	4770      	bx	lr
 8012b80:	20000e34 	.word	0x20000e34

08012b84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012b84:	b580      	push	{r7, lr}
 8012b86:	b084      	sub	sp, #16
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
 8012b8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012b8e:	4b21      	ldr	r3, [pc, #132]	@ (8012c14 <prvAddCurrentTaskToDelayedList+0x90>)
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012b94:	4b20      	ldr	r3, [pc, #128]	@ (8012c18 <prvAddCurrentTaskToDelayedList+0x94>)
 8012b96:	681b      	ldr	r3, [r3, #0]
 8012b98:	3304      	adds	r3, #4
 8012b9a:	4618      	mov	r0, r3
 8012b9c:	f7fe f84c 	bl	8010c38 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ba6:	d10a      	bne.n	8012bbe <prvAddCurrentTaskToDelayedList+0x3a>
 8012ba8:	683b      	ldr	r3, [r7, #0]
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d007      	beq.n	8012bbe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012bae:	4b1a      	ldr	r3, [pc, #104]	@ (8012c18 <prvAddCurrentTaskToDelayedList+0x94>)
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	3304      	adds	r3, #4
 8012bb4:	4619      	mov	r1, r3
 8012bb6:	4819      	ldr	r0, [pc, #100]	@ (8012c1c <prvAddCurrentTaskToDelayedList+0x98>)
 8012bb8:	f7fd ffe1 	bl	8010b7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012bbc:	e026      	b.n	8012c0c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012bbe:	68fa      	ldr	r2, [r7, #12]
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	4413      	add	r3, r2
 8012bc4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012bc6:	4b14      	ldr	r3, [pc, #80]	@ (8012c18 <prvAddCurrentTaskToDelayedList+0x94>)
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	68ba      	ldr	r2, [r7, #8]
 8012bcc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012bce:	68ba      	ldr	r2, [r7, #8]
 8012bd0:	68fb      	ldr	r3, [r7, #12]
 8012bd2:	429a      	cmp	r2, r3
 8012bd4:	d209      	bcs.n	8012bea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012bd6:	4b12      	ldr	r3, [pc, #72]	@ (8012c20 <prvAddCurrentTaskToDelayedList+0x9c>)
 8012bd8:	681a      	ldr	r2, [r3, #0]
 8012bda:	4b0f      	ldr	r3, [pc, #60]	@ (8012c18 <prvAddCurrentTaskToDelayedList+0x94>)
 8012bdc:	681b      	ldr	r3, [r3, #0]
 8012bde:	3304      	adds	r3, #4
 8012be0:	4619      	mov	r1, r3
 8012be2:	4610      	mov	r0, r2
 8012be4:	f7fd ffef 	bl	8010bc6 <vListInsert>
}
 8012be8:	e010      	b.n	8012c0c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012bea:	4b0e      	ldr	r3, [pc, #56]	@ (8012c24 <prvAddCurrentTaskToDelayedList+0xa0>)
 8012bec:	681a      	ldr	r2, [r3, #0]
 8012bee:	4b0a      	ldr	r3, [pc, #40]	@ (8012c18 <prvAddCurrentTaskToDelayedList+0x94>)
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	3304      	adds	r3, #4
 8012bf4:	4619      	mov	r1, r3
 8012bf6:	4610      	mov	r0, r2
 8012bf8:	f7fd ffe5 	bl	8010bc6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8012c28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012bfe:	681b      	ldr	r3, [r3, #0]
 8012c00:	68ba      	ldr	r2, [r7, #8]
 8012c02:	429a      	cmp	r2, r3
 8012c04:	d202      	bcs.n	8012c0c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012c06:	4a08      	ldr	r2, [pc, #32]	@ (8012c28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012c08:	68bb      	ldr	r3, [r7, #8]
 8012c0a:	6013      	str	r3, [r2, #0]
}
 8012c0c:	bf00      	nop
 8012c0e:	3710      	adds	r7, #16
 8012c10:	46bd      	mov	sp, r7
 8012c12:	bd80      	pop	{r7, pc}
 8012c14:	2000130c 	.word	0x2000130c
 8012c18:	20000e34 	.word	0x20000e34
 8012c1c:	200012f4 	.word	0x200012f4
 8012c20:	200012c4 	.word	0x200012c4
 8012c24:	200012c0 	.word	0x200012c0
 8012c28:	20001328 	.word	0x20001328

08012c2c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012c2c:	b580      	push	{r7, lr}
 8012c2e:	b08a      	sub	sp, #40	@ 0x28
 8012c30:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8012c32:	2300      	movs	r3, #0
 8012c34:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012c36:	f000 fb13 	bl	8013260 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8012c3a:	4b1d      	ldr	r3, [pc, #116]	@ (8012cb0 <xTimerCreateTimerTask+0x84>)
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d021      	beq.n	8012c86 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012c42:	2300      	movs	r3, #0
 8012c44:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012c46:	2300      	movs	r3, #0
 8012c48:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012c4a:	1d3a      	adds	r2, r7, #4
 8012c4c:	f107 0108 	add.w	r1, r7, #8
 8012c50:	f107 030c 	add.w	r3, r7, #12
 8012c54:	4618      	mov	r0, r3
 8012c56:	f7fd ff4b 	bl	8010af0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8012c5a:	6879      	ldr	r1, [r7, #4]
 8012c5c:	68bb      	ldr	r3, [r7, #8]
 8012c5e:	68fa      	ldr	r2, [r7, #12]
 8012c60:	9202      	str	r2, [sp, #8]
 8012c62:	9301      	str	r3, [sp, #4]
 8012c64:	2302      	movs	r3, #2
 8012c66:	9300      	str	r3, [sp, #0]
 8012c68:	2300      	movs	r3, #0
 8012c6a:	460a      	mov	r2, r1
 8012c6c:	4911      	ldr	r1, [pc, #68]	@ (8012cb4 <xTimerCreateTimerTask+0x88>)
 8012c6e:	4812      	ldr	r0, [pc, #72]	@ (8012cb8 <xTimerCreateTimerTask+0x8c>)
 8012c70:	f7fe ff90 	bl	8011b94 <xTaskCreateStatic>
 8012c74:	4603      	mov	r3, r0
 8012c76:	4a11      	ldr	r2, [pc, #68]	@ (8012cbc <xTimerCreateTimerTask+0x90>)
 8012c78:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8012c7a:	4b10      	ldr	r3, [pc, #64]	@ (8012cbc <xTimerCreateTimerTask+0x90>)
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d001      	beq.n	8012c86 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8012c82:	2301      	movs	r3, #1
 8012c84:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8012c86:	697b      	ldr	r3, [r7, #20]
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	d10b      	bne.n	8012ca4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8012c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c90:	f383 8811 	msr	BASEPRI, r3
 8012c94:	f3bf 8f6f 	isb	sy
 8012c98:	f3bf 8f4f 	dsb	sy
 8012c9c:	613b      	str	r3, [r7, #16]
}
 8012c9e:	bf00      	nop
 8012ca0:	bf00      	nop
 8012ca2:	e7fd      	b.n	8012ca0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8012ca4:	697b      	ldr	r3, [r7, #20]
}
 8012ca6:	4618      	mov	r0, r3
 8012ca8:	3718      	adds	r7, #24
 8012caa:	46bd      	mov	sp, r7
 8012cac:	bd80      	pop	{r7, pc}
 8012cae:	bf00      	nop
 8012cb0:	20001364 	.word	0x20001364
 8012cb4:	08018e7c 	.word	0x08018e7c
 8012cb8:	08012df9 	.word	0x08012df9
 8012cbc:	20001368 	.word	0x20001368

08012cc0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012cc0:	b580      	push	{r7, lr}
 8012cc2:	b08a      	sub	sp, #40	@ 0x28
 8012cc4:	af00      	add	r7, sp, #0
 8012cc6:	60f8      	str	r0, [r7, #12]
 8012cc8:	60b9      	str	r1, [r7, #8]
 8012cca:	607a      	str	r2, [r7, #4]
 8012ccc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8012cce:	2300      	movs	r3, #0
 8012cd0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8012cd2:	68fb      	ldr	r3, [r7, #12]
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d10b      	bne.n	8012cf0 <xTimerGenericCommand+0x30>
	__asm volatile
 8012cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cdc:	f383 8811 	msr	BASEPRI, r3
 8012ce0:	f3bf 8f6f 	isb	sy
 8012ce4:	f3bf 8f4f 	dsb	sy
 8012ce8:	623b      	str	r3, [r7, #32]
}
 8012cea:	bf00      	nop
 8012cec:	bf00      	nop
 8012cee:	e7fd      	b.n	8012cec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012cf0:	4b19      	ldr	r3, [pc, #100]	@ (8012d58 <xTimerGenericCommand+0x98>)
 8012cf2:	681b      	ldr	r3, [r3, #0]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d02a      	beq.n	8012d4e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012cf8:	68bb      	ldr	r3, [r7, #8]
 8012cfa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012d04:	68bb      	ldr	r3, [r7, #8]
 8012d06:	2b05      	cmp	r3, #5
 8012d08:	dc18      	bgt.n	8012d3c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012d0a:	f7ff fdad 	bl	8012868 <xTaskGetSchedulerState>
 8012d0e:	4603      	mov	r3, r0
 8012d10:	2b02      	cmp	r3, #2
 8012d12:	d109      	bne.n	8012d28 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012d14:	4b10      	ldr	r3, [pc, #64]	@ (8012d58 <xTimerGenericCommand+0x98>)
 8012d16:	6818      	ldr	r0, [r3, #0]
 8012d18:	f107 0110 	add.w	r1, r7, #16
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012d20:	f7fe f92c 	bl	8010f7c <xQueueGenericSend>
 8012d24:	6278      	str	r0, [r7, #36]	@ 0x24
 8012d26:	e012      	b.n	8012d4e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012d28:	4b0b      	ldr	r3, [pc, #44]	@ (8012d58 <xTimerGenericCommand+0x98>)
 8012d2a:	6818      	ldr	r0, [r3, #0]
 8012d2c:	f107 0110 	add.w	r1, r7, #16
 8012d30:	2300      	movs	r3, #0
 8012d32:	2200      	movs	r2, #0
 8012d34:	f7fe f922 	bl	8010f7c <xQueueGenericSend>
 8012d38:	6278      	str	r0, [r7, #36]	@ 0x24
 8012d3a:	e008      	b.n	8012d4e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012d3c:	4b06      	ldr	r3, [pc, #24]	@ (8012d58 <xTimerGenericCommand+0x98>)
 8012d3e:	6818      	ldr	r0, [r3, #0]
 8012d40:	f107 0110 	add.w	r1, r7, #16
 8012d44:	2300      	movs	r3, #0
 8012d46:	683a      	ldr	r2, [r7, #0]
 8012d48:	f7fe fa1a 	bl	8011180 <xQueueGenericSendFromISR>
 8012d4c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8012d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012d50:	4618      	mov	r0, r3
 8012d52:	3728      	adds	r7, #40	@ 0x28
 8012d54:	46bd      	mov	sp, r7
 8012d56:	bd80      	pop	{r7, pc}
 8012d58:	20001364 	.word	0x20001364

08012d5c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012d5c:	b580      	push	{r7, lr}
 8012d5e:	b088      	sub	sp, #32
 8012d60:	af02      	add	r7, sp, #8
 8012d62:	6078      	str	r0, [r7, #4]
 8012d64:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d66:	4b23      	ldr	r3, [pc, #140]	@ (8012df4 <prvProcessExpiredTimer+0x98>)
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	68db      	ldr	r3, [r3, #12]
 8012d6c:	68db      	ldr	r3, [r3, #12]
 8012d6e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012d70:	697b      	ldr	r3, [r7, #20]
 8012d72:	3304      	adds	r3, #4
 8012d74:	4618      	mov	r0, r3
 8012d76:	f7fd ff5f 	bl	8010c38 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012d7a:	697b      	ldr	r3, [r7, #20]
 8012d7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012d80:	f003 0304 	and.w	r3, r3, #4
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d023      	beq.n	8012dd0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012d88:	697b      	ldr	r3, [r7, #20]
 8012d8a:	699a      	ldr	r2, [r3, #24]
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	18d1      	adds	r1, r2, r3
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	683a      	ldr	r2, [r7, #0]
 8012d94:	6978      	ldr	r0, [r7, #20]
 8012d96:	f000 f8d5 	bl	8012f44 <prvInsertTimerInActiveList>
 8012d9a:	4603      	mov	r3, r0
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d020      	beq.n	8012de2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012da0:	2300      	movs	r3, #0
 8012da2:	9300      	str	r3, [sp, #0]
 8012da4:	2300      	movs	r3, #0
 8012da6:	687a      	ldr	r2, [r7, #4]
 8012da8:	2100      	movs	r1, #0
 8012daa:	6978      	ldr	r0, [r7, #20]
 8012dac:	f7ff ff88 	bl	8012cc0 <xTimerGenericCommand>
 8012db0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012db2:	693b      	ldr	r3, [r7, #16]
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d114      	bne.n	8012de2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8012db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dbc:	f383 8811 	msr	BASEPRI, r3
 8012dc0:	f3bf 8f6f 	isb	sy
 8012dc4:	f3bf 8f4f 	dsb	sy
 8012dc8:	60fb      	str	r3, [r7, #12]
}
 8012dca:	bf00      	nop
 8012dcc:	bf00      	nop
 8012dce:	e7fd      	b.n	8012dcc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012dd0:	697b      	ldr	r3, [r7, #20]
 8012dd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012dd6:	f023 0301 	bic.w	r3, r3, #1
 8012dda:	b2da      	uxtb	r2, r3
 8012ddc:	697b      	ldr	r3, [r7, #20]
 8012dde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012de2:	697b      	ldr	r3, [r7, #20]
 8012de4:	6a1b      	ldr	r3, [r3, #32]
 8012de6:	6978      	ldr	r0, [r7, #20]
 8012de8:	4798      	blx	r3
}
 8012dea:	bf00      	nop
 8012dec:	3718      	adds	r7, #24
 8012dee:	46bd      	mov	sp, r7
 8012df0:	bd80      	pop	{r7, pc}
 8012df2:	bf00      	nop
 8012df4:	2000135c 	.word	0x2000135c

08012df8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b084      	sub	sp, #16
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012e00:	f107 0308 	add.w	r3, r7, #8
 8012e04:	4618      	mov	r0, r3
 8012e06:	f000 f859 	bl	8012ebc <prvGetNextExpireTime>
 8012e0a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012e0c:	68bb      	ldr	r3, [r7, #8]
 8012e0e:	4619      	mov	r1, r3
 8012e10:	68f8      	ldr	r0, [r7, #12]
 8012e12:	f000 f805 	bl	8012e20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012e16:	f000 f8d7 	bl	8012fc8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012e1a:	bf00      	nop
 8012e1c:	e7f0      	b.n	8012e00 <prvTimerTask+0x8>
	...

08012e20 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012e20:	b580      	push	{r7, lr}
 8012e22:	b084      	sub	sp, #16
 8012e24:	af00      	add	r7, sp, #0
 8012e26:	6078      	str	r0, [r7, #4]
 8012e28:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012e2a:	f7ff f917 	bl	801205c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012e2e:	f107 0308 	add.w	r3, r7, #8
 8012e32:	4618      	mov	r0, r3
 8012e34:	f000 f866 	bl	8012f04 <prvSampleTimeNow>
 8012e38:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012e3a:	68bb      	ldr	r3, [r7, #8]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d130      	bne.n	8012ea2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012e40:	683b      	ldr	r3, [r7, #0]
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	d10a      	bne.n	8012e5c <prvProcessTimerOrBlockTask+0x3c>
 8012e46:	687a      	ldr	r2, [r7, #4]
 8012e48:	68fb      	ldr	r3, [r7, #12]
 8012e4a:	429a      	cmp	r2, r3
 8012e4c:	d806      	bhi.n	8012e5c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012e4e:	f7ff f913 	bl	8012078 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012e52:	68f9      	ldr	r1, [r7, #12]
 8012e54:	6878      	ldr	r0, [r7, #4]
 8012e56:	f7ff ff81 	bl	8012d5c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012e5a:	e024      	b.n	8012ea6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012e5c:	683b      	ldr	r3, [r7, #0]
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d008      	beq.n	8012e74 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012e62:	4b13      	ldr	r3, [pc, #76]	@ (8012eb0 <prvProcessTimerOrBlockTask+0x90>)
 8012e64:	681b      	ldr	r3, [r3, #0]
 8012e66:	681b      	ldr	r3, [r3, #0]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d101      	bne.n	8012e70 <prvProcessTimerOrBlockTask+0x50>
 8012e6c:	2301      	movs	r3, #1
 8012e6e:	e000      	b.n	8012e72 <prvProcessTimerOrBlockTask+0x52>
 8012e70:	2300      	movs	r3, #0
 8012e72:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012e74:	4b0f      	ldr	r3, [pc, #60]	@ (8012eb4 <prvProcessTimerOrBlockTask+0x94>)
 8012e76:	6818      	ldr	r0, [r3, #0]
 8012e78:	687a      	ldr	r2, [r7, #4]
 8012e7a:	68fb      	ldr	r3, [r7, #12]
 8012e7c:	1ad3      	subs	r3, r2, r3
 8012e7e:	683a      	ldr	r2, [r7, #0]
 8012e80:	4619      	mov	r1, r3
 8012e82:	f7fe fe53 	bl	8011b2c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012e86:	f7ff f8f7 	bl	8012078 <xTaskResumeAll>
 8012e8a:	4603      	mov	r3, r0
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d10a      	bne.n	8012ea6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012e90:	4b09      	ldr	r3, [pc, #36]	@ (8012eb8 <prvProcessTimerOrBlockTask+0x98>)
 8012e92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012e96:	601a      	str	r2, [r3, #0]
 8012e98:	f3bf 8f4f 	dsb	sy
 8012e9c:	f3bf 8f6f 	isb	sy
}
 8012ea0:	e001      	b.n	8012ea6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012ea2:	f7ff f8e9 	bl	8012078 <xTaskResumeAll>
}
 8012ea6:	bf00      	nop
 8012ea8:	3710      	adds	r7, #16
 8012eaa:	46bd      	mov	sp, r7
 8012eac:	bd80      	pop	{r7, pc}
 8012eae:	bf00      	nop
 8012eb0:	20001360 	.word	0x20001360
 8012eb4:	20001364 	.word	0x20001364
 8012eb8:	e000ed04 	.word	0xe000ed04

08012ebc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012ebc:	b480      	push	{r7}
 8012ebe:	b085      	sub	sp, #20
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8012f00 <prvGetNextExpireTime+0x44>)
 8012ec6:	681b      	ldr	r3, [r3, #0]
 8012ec8:	681b      	ldr	r3, [r3, #0]
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d101      	bne.n	8012ed2 <prvGetNextExpireTime+0x16>
 8012ece:	2201      	movs	r2, #1
 8012ed0:	e000      	b.n	8012ed4 <prvGetNextExpireTime+0x18>
 8012ed2:	2200      	movs	r2, #0
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	2b00      	cmp	r3, #0
 8012ede:	d105      	bne.n	8012eec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012ee0:	4b07      	ldr	r3, [pc, #28]	@ (8012f00 <prvGetNextExpireTime+0x44>)
 8012ee2:	681b      	ldr	r3, [r3, #0]
 8012ee4:	68db      	ldr	r3, [r3, #12]
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	60fb      	str	r3, [r7, #12]
 8012eea:	e001      	b.n	8012ef0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012eec:	2300      	movs	r3, #0
 8012eee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012ef0:	68fb      	ldr	r3, [r7, #12]
}
 8012ef2:	4618      	mov	r0, r3
 8012ef4:	3714      	adds	r7, #20
 8012ef6:	46bd      	mov	sp, r7
 8012ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012efc:	4770      	bx	lr
 8012efe:	bf00      	nop
 8012f00:	2000135c 	.word	0x2000135c

08012f04 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012f04:	b580      	push	{r7, lr}
 8012f06:	b084      	sub	sp, #16
 8012f08:	af00      	add	r7, sp, #0
 8012f0a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012f0c:	f7ff f952 	bl	80121b4 <xTaskGetTickCount>
 8012f10:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012f12:	4b0b      	ldr	r3, [pc, #44]	@ (8012f40 <prvSampleTimeNow+0x3c>)
 8012f14:	681b      	ldr	r3, [r3, #0]
 8012f16:	68fa      	ldr	r2, [r7, #12]
 8012f18:	429a      	cmp	r2, r3
 8012f1a:	d205      	bcs.n	8012f28 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012f1c:	f000 f93a 	bl	8013194 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	2201      	movs	r2, #1
 8012f24:	601a      	str	r2, [r3, #0]
 8012f26:	e002      	b.n	8012f2e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	2200      	movs	r2, #0
 8012f2c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012f2e:	4a04      	ldr	r2, [pc, #16]	@ (8012f40 <prvSampleTimeNow+0x3c>)
 8012f30:	68fb      	ldr	r3, [r7, #12]
 8012f32:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012f34:	68fb      	ldr	r3, [r7, #12]
}
 8012f36:	4618      	mov	r0, r3
 8012f38:	3710      	adds	r7, #16
 8012f3a:	46bd      	mov	sp, r7
 8012f3c:	bd80      	pop	{r7, pc}
 8012f3e:	bf00      	nop
 8012f40:	2000136c 	.word	0x2000136c

08012f44 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b086      	sub	sp, #24
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	60f8      	str	r0, [r7, #12]
 8012f4c:	60b9      	str	r1, [r7, #8]
 8012f4e:	607a      	str	r2, [r7, #4]
 8012f50:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012f52:	2300      	movs	r3, #0
 8012f54:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012f56:	68fb      	ldr	r3, [r7, #12]
 8012f58:	68ba      	ldr	r2, [r7, #8]
 8012f5a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012f5c:	68fb      	ldr	r3, [r7, #12]
 8012f5e:	68fa      	ldr	r2, [r7, #12]
 8012f60:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012f62:	68ba      	ldr	r2, [r7, #8]
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	429a      	cmp	r2, r3
 8012f68:	d812      	bhi.n	8012f90 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012f6a:	687a      	ldr	r2, [r7, #4]
 8012f6c:	683b      	ldr	r3, [r7, #0]
 8012f6e:	1ad2      	subs	r2, r2, r3
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	699b      	ldr	r3, [r3, #24]
 8012f74:	429a      	cmp	r2, r3
 8012f76:	d302      	bcc.n	8012f7e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012f78:	2301      	movs	r3, #1
 8012f7a:	617b      	str	r3, [r7, #20]
 8012f7c:	e01b      	b.n	8012fb6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012f7e:	4b10      	ldr	r3, [pc, #64]	@ (8012fc0 <prvInsertTimerInActiveList+0x7c>)
 8012f80:	681a      	ldr	r2, [r3, #0]
 8012f82:	68fb      	ldr	r3, [r7, #12]
 8012f84:	3304      	adds	r3, #4
 8012f86:	4619      	mov	r1, r3
 8012f88:	4610      	mov	r0, r2
 8012f8a:	f7fd fe1c 	bl	8010bc6 <vListInsert>
 8012f8e:	e012      	b.n	8012fb6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012f90:	687a      	ldr	r2, [r7, #4]
 8012f92:	683b      	ldr	r3, [r7, #0]
 8012f94:	429a      	cmp	r2, r3
 8012f96:	d206      	bcs.n	8012fa6 <prvInsertTimerInActiveList+0x62>
 8012f98:	68ba      	ldr	r2, [r7, #8]
 8012f9a:	683b      	ldr	r3, [r7, #0]
 8012f9c:	429a      	cmp	r2, r3
 8012f9e:	d302      	bcc.n	8012fa6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012fa0:	2301      	movs	r3, #1
 8012fa2:	617b      	str	r3, [r7, #20]
 8012fa4:	e007      	b.n	8012fb6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012fa6:	4b07      	ldr	r3, [pc, #28]	@ (8012fc4 <prvInsertTimerInActiveList+0x80>)
 8012fa8:	681a      	ldr	r2, [r3, #0]
 8012faa:	68fb      	ldr	r3, [r7, #12]
 8012fac:	3304      	adds	r3, #4
 8012fae:	4619      	mov	r1, r3
 8012fb0:	4610      	mov	r0, r2
 8012fb2:	f7fd fe08 	bl	8010bc6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012fb6:	697b      	ldr	r3, [r7, #20]
}
 8012fb8:	4618      	mov	r0, r3
 8012fba:	3718      	adds	r7, #24
 8012fbc:	46bd      	mov	sp, r7
 8012fbe:	bd80      	pop	{r7, pc}
 8012fc0:	20001360 	.word	0x20001360
 8012fc4:	2000135c 	.word	0x2000135c

08012fc8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012fc8:	b580      	push	{r7, lr}
 8012fca:	b08e      	sub	sp, #56	@ 0x38
 8012fcc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012fce:	e0ce      	b.n	801316e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	da19      	bge.n	801300a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012fd6:	1d3b      	adds	r3, r7, #4
 8012fd8:	3304      	adds	r3, #4
 8012fda:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d10b      	bne.n	8012ffa <prvProcessReceivedCommands+0x32>
	__asm volatile
 8012fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fe6:	f383 8811 	msr	BASEPRI, r3
 8012fea:	f3bf 8f6f 	isb	sy
 8012fee:	f3bf 8f4f 	dsb	sy
 8012ff2:	61fb      	str	r3, [r7, #28]
}
 8012ff4:	bf00      	nop
 8012ff6:	bf00      	nop
 8012ff8:	e7fd      	b.n	8012ff6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013000:	6850      	ldr	r0, [r2, #4]
 8013002:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013004:	6892      	ldr	r2, [r2, #8]
 8013006:	4611      	mov	r1, r2
 8013008:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	2b00      	cmp	r3, #0
 801300e:	f2c0 80ae 	blt.w	801316e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013012:	68fb      	ldr	r3, [r7, #12]
 8013014:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013018:	695b      	ldr	r3, [r3, #20]
 801301a:	2b00      	cmp	r3, #0
 801301c:	d004      	beq.n	8013028 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801301e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013020:	3304      	adds	r3, #4
 8013022:	4618      	mov	r0, r3
 8013024:	f7fd fe08 	bl	8010c38 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013028:	463b      	mov	r3, r7
 801302a:	4618      	mov	r0, r3
 801302c:	f7ff ff6a 	bl	8012f04 <prvSampleTimeNow>
 8013030:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	2b09      	cmp	r3, #9
 8013036:	f200 8097 	bhi.w	8013168 <prvProcessReceivedCommands+0x1a0>
 801303a:	a201      	add	r2, pc, #4	@ (adr r2, 8013040 <prvProcessReceivedCommands+0x78>)
 801303c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013040:	08013069 	.word	0x08013069
 8013044:	08013069 	.word	0x08013069
 8013048:	08013069 	.word	0x08013069
 801304c:	080130df 	.word	0x080130df
 8013050:	080130f3 	.word	0x080130f3
 8013054:	0801313f 	.word	0x0801313f
 8013058:	08013069 	.word	0x08013069
 801305c:	08013069 	.word	0x08013069
 8013060:	080130df 	.word	0x080130df
 8013064:	080130f3 	.word	0x080130f3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801306a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801306e:	f043 0301 	orr.w	r3, r3, #1
 8013072:	b2da      	uxtb	r2, r3
 8013074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013076:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801307a:	68ba      	ldr	r2, [r7, #8]
 801307c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801307e:	699b      	ldr	r3, [r3, #24]
 8013080:	18d1      	adds	r1, r2, r3
 8013082:	68bb      	ldr	r3, [r7, #8]
 8013084:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013086:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013088:	f7ff ff5c 	bl	8012f44 <prvInsertTimerInActiveList>
 801308c:	4603      	mov	r3, r0
 801308e:	2b00      	cmp	r3, #0
 8013090:	d06c      	beq.n	801316c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013094:	6a1b      	ldr	r3, [r3, #32]
 8013096:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013098:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801309a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801309c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80130a0:	f003 0304 	and.w	r3, r3, #4
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	d061      	beq.n	801316c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80130a8:	68ba      	ldr	r2, [r7, #8]
 80130aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80130ac:	699b      	ldr	r3, [r3, #24]
 80130ae:	441a      	add	r2, r3
 80130b0:	2300      	movs	r3, #0
 80130b2:	9300      	str	r3, [sp, #0]
 80130b4:	2300      	movs	r3, #0
 80130b6:	2100      	movs	r1, #0
 80130b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80130ba:	f7ff fe01 	bl	8012cc0 <xTimerGenericCommand>
 80130be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80130c0:	6a3b      	ldr	r3, [r7, #32]
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d152      	bne.n	801316c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80130c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130ca:	f383 8811 	msr	BASEPRI, r3
 80130ce:	f3bf 8f6f 	isb	sy
 80130d2:	f3bf 8f4f 	dsb	sy
 80130d6:	61bb      	str	r3, [r7, #24]
}
 80130d8:	bf00      	nop
 80130da:	bf00      	nop
 80130dc:	e7fd      	b.n	80130da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80130de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80130e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80130e4:	f023 0301 	bic.w	r3, r3, #1
 80130e8:	b2da      	uxtb	r2, r3
 80130ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80130ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80130f0:	e03d      	b.n	801316e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80130f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80130f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80130f8:	f043 0301 	orr.w	r3, r3, #1
 80130fc:	b2da      	uxtb	r2, r3
 80130fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013100:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013104:	68ba      	ldr	r2, [r7, #8]
 8013106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013108:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801310a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801310c:	699b      	ldr	r3, [r3, #24]
 801310e:	2b00      	cmp	r3, #0
 8013110:	d10b      	bne.n	801312a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8013112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013116:	f383 8811 	msr	BASEPRI, r3
 801311a:	f3bf 8f6f 	isb	sy
 801311e:	f3bf 8f4f 	dsb	sy
 8013122:	617b      	str	r3, [r7, #20]
}
 8013124:	bf00      	nop
 8013126:	bf00      	nop
 8013128:	e7fd      	b.n	8013126 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801312a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801312c:	699a      	ldr	r2, [r3, #24]
 801312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013130:	18d1      	adds	r1, r2, r3
 8013132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013136:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013138:	f7ff ff04 	bl	8012f44 <prvInsertTimerInActiveList>
					break;
 801313c:	e017      	b.n	801316e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801313e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013140:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013144:	f003 0302 	and.w	r3, r3, #2
 8013148:	2b00      	cmp	r3, #0
 801314a:	d103      	bne.n	8013154 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 801314c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801314e:	f000 fbeb 	bl	8013928 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013152:	e00c      	b.n	801316e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013156:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801315a:	f023 0301 	bic.w	r3, r3, #1
 801315e:	b2da      	uxtb	r2, r3
 8013160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013162:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013166:	e002      	b.n	801316e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8013168:	bf00      	nop
 801316a:	e000      	b.n	801316e <prvProcessReceivedCommands+0x1a6>
					break;
 801316c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801316e:	4b08      	ldr	r3, [pc, #32]	@ (8013190 <prvProcessReceivedCommands+0x1c8>)
 8013170:	681b      	ldr	r3, [r3, #0]
 8013172:	1d39      	adds	r1, r7, #4
 8013174:	2200      	movs	r2, #0
 8013176:	4618      	mov	r0, r3
 8013178:	f7fe f8a0 	bl	80112bc <xQueueReceive>
 801317c:	4603      	mov	r3, r0
 801317e:	2b00      	cmp	r3, #0
 8013180:	f47f af26 	bne.w	8012fd0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8013184:	bf00      	nop
 8013186:	bf00      	nop
 8013188:	3730      	adds	r7, #48	@ 0x30
 801318a:	46bd      	mov	sp, r7
 801318c:	bd80      	pop	{r7, pc}
 801318e:	bf00      	nop
 8013190:	20001364 	.word	0x20001364

08013194 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013194:	b580      	push	{r7, lr}
 8013196:	b088      	sub	sp, #32
 8013198:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801319a:	e049      	b.n	8013230 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801319c:	4b2e      	ldr	r3, [pc, #184]	@ (8013258 <prvSwitchTimerLists+0xc4>)
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	68db      	ldr	r3, [r3, #12]
 80131a2:	681b      	ldr	r3, [r3, #0]
 80131a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80131a6:	4b2c      	ldr	r3, [pc, #176]	@ (8013258 <prvSwitchTimerLists+0xc4>)
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	68db      	ldr	r3, [r3, #12]
 80131ac:	68db      	ldr	r3, [r3, #12]
 80131ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	3304      	adds	r3, #4
 80131b4:	4618      	mov	r0, r3
 80131b6:	f7fd fd3f 	bl	8010c38 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80131ba:	68fb      	ldr	r3, [r7, #12]
 80131bc:	6a1b      	ldr	r3, [r3, #32]
 80131be:	68f8      	ldr	r0, [r7, #12]
 80131c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80131c8:	f003 0304 	and.w	r3, r3, #4
 80131cc:	2b00      	cmp	r3, #0
 80131ce:	d02f      	beq.n	8013230 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	699b      	ldr	r3, [r3, #24]
 80131d4:	693a      	ldr	r2, [r7, #16]
 80131d6:	4413      	add	r3, r2
 80131d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80131da:	68ba      	ldr	r2, [r7, #8]
 80131dc:	693b      	ldr	r3, [r7, #16]
 80131de:	429a      	cmp	r2, r3
 80131e0:	d90e      	bls.n	8013200 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80131e2:	68fb      	ldr	r3, [r7, #12]
 80131e4:	68ba      	ldr	r2, [r7, #8]
 80131e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	68fa      	ldr	r2, [r7, #12]
 80131ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80131ee:	4b1a      	ldr	r3, [pc, #104]	@ (8013258 <prvSwitchTimerLists+0xc4>)
 80131f0:	681a      	ldr	r2, [r3, #0]
 80131f2:	68fb      	ldr	r3, [r7, #12]
 80131f4:	3304      	adds	r3, #4
 80131f6:	4619      	mov	r1, r3
 80131f8:	4610      	mov	r0, r2
 80131fa:	f7fd fce4 	bl	8010bc6 <vListInsert>
 80131fe:	e017      	b.n	8013230 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013200:	2300      	movs	r3, #0
 8013202:	9300      	str	r3, [sp, #0]
 8013204:	2300      	movs	r3, #0
 8013206:	693a      	ldr	r2, [r7, #16]
 8013208:	2100      	movs	r1, #0
 801320a:	68f8      	ldr	r0, [r7, #12]
 801320c:	f7ff fd58 	bl	8012cc0 <xTimerGenericCommand>
 8013210:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d10b      	bne.n	8013230 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8013218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801321c:	f383 8811 	msr	BASEPRI, r3
 8013220:	f3bf 8f6f 	isb	sy
 8013224:	f3bf 8f4f 	dsb	sy
 8013228:	603b      	str	r3, [r7, #0]
}
 801322a:	bf00      	nop
 801322c:	bf00      	nop
 801322e:	e7fd      	b.n	801322c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013230:	4b09      	ldr	r3, [pc, #36]	@ (8013258 <prvSwitchTimerLists+0xc4>)
 8013232:	681b      	ldr	r3, [r3, #0]
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	2b00      	cmp	r3, #0
 8013238:	d1b0      	bne.n	801319c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801323a:	4b07      	ldr	r3, [pc, #28]	@ (8013258 <prvSwitchTimerLists+0xc4>)
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013240:	4b06      	ldr	r3, [pc, #24]	@ (801325c <prvSwitchTimerLists+0xc8>)
 8013242:	681b      	ldr	r3, [r3, #0]
 8013244:	4a04      	ldr	r2, [pc, #16]	@ (8013258 <prvSwitchTimerLists+0xc4>)
 8013246:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013248:	4a04      	ldr	r2, [pc, #16]	@ (801325c <prvSwitchTimerLists+0xc8>)
 801324a:	697b      	ldr	r3, [r7, #20]
 801324c:	6013      	str	r3, [r2, #0]
}
 801324e:	bf00      	nop
 8013250:	3718      	adds	r7, #24
 8013252:	46bd      	mov	sp, r7
 8013254:	bd80      	pop	{r7, pc}
 8013256:	bf00      	nop
 8013258:	2000135c 	.word	0x2000135c
 801325c:	20001360 	.word	0x20001360

08013260 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013260:	b580      	push	{r7, lr}
 8013262:	b082      	sub	sp, #8
 8013264:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013266:	f000 f96f 	bl	8013548 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801326a:	4b15      	ldr	r3, [pc, #84]	@ (80132c0 <prvCheckForValidListAndQueue+0x60>)
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	2b00      	cmp	r3, #0
 8013270:	d120      	bne.n	80132b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013272:	4814      	ldr	r0, [pc, #80]	@ (80132c4 <prvCheckForValidListAndQueue+0x64>)
 8013274:	f7fd fc56 	bl	8010b24 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013278:	4813      	ldr	r0, [pc, #76]	@ (80132c8 <prvCheckForValidListAndQueue+0x68>)
 801327a:	f7fd fc53 	bl	8010b24 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801327e:	4b13      	ldr	r3, [pc, #76]	@ (80132cc <prvCheckForValidListAndQueue+0x6c>)
 8013280:	4a10      	ldr	r2, [pc, #64]	@ (80132c4 <prvCheckForValidListAndQueue+0x64>)
 8013282:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013284:	4b12      	ldr	r3, [pc, #72]	@ (80132d0 <prvCheckForValidListAndQueue+0x70>)
 8013286:	4a10      	ldr	r2, [pc, #64]	@ (80132c8 <prvCheckForValidListAndQueue+0x68>)
 8013288:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801328a:	2300      	movs	r3, #0
 801328c:	9300      	str	r3, [sp, #0]
 801328e:	4b11      	ldr	r3, [pc, #68]	@ (80132d4 <prvCheckForValidListAndQueue+0x74>)
 8013290:	4a11      	ldr	r2, [pc, #68]	@ (80132d8 <prvCheckForValidListAndQueue+0x78>)
 8013292:	2110      	movs	r1, #16
 8013294:	200a      	movs	r0, #10
 8013296:	f7fd fd63 	bl	8010d60 <xQueueGenericCreateStatic>
 801329a:	4603      	mov	r3, r0
 801329c:	4a08      	ldr	r2, [pc, #32]	@ (80132c0 <prvCheckForValidListAndQueue+0x60>)
 801329e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80132a0:	4b07      	ldr	r3, [pc, #28]	@ (80132c0 <prvCheckForValidListAndQueue+0x60>)
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d005      	beq.n	80132b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80132a8:	4b05      	ldr	r3, [pc, #20]	@ (80132c0 <prvCheckForValidListAndQueue+0x60>)
 80132aa:	681b      	ldr	r3, [r3, #0]
 80132ac:	490b      	ldr	r1, [pc, #44]	@ (80132dc <prvCheckForValidListAndQueue+0x7c>)
 80132ae:	4618      	mov	r0, r3
 80132b0:	f7fe fbe8 	bl	8011a84 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80132b4:	f000 f97a 	bl	80135ac <vPortExitCritical>
}
 80132b8:	bf00      	nop
 80132ba:	46bd      	mov	sp, r7
 80132bc:	bd80      	pop	{r7, pc}
 80132be:	bf00      	nop
 80132c0:	20001364 	.word	0x20001364
 80132c4:	20001334 	.word	0x20001334
 80132c8:	20001348 	.word	0x20001348
 80132cc:	2000135c 	.word	0x2000135c
 80132d0:	20001360 	.word	0x20001360
 80132d4:	20001410 	.word	0x20001410
 80132d8:	20001370 	.word	0x20001370
 80132dc:	08018e84 	.word	0x08018e84

080132e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80132e0:	b480      	push	{r7}
 80132e2:	b085      	sub	sp, #20
 80132e4:	af00      	add	r7, sp, #0
 80132e6:	60f8      	str	r0, [r7, #12]
 80132e8:	60b9      	str	r1, [r7, #8]
 80132ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80132ec:	68fb      	ldr	r3, [r7, #12]
 80132ee:	3b04      	subs	r3, #4
 80132f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80132f2:	68fb      	ldr	r3, [r7, #12]
 80132f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80132f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80132fa:	68fb      	ldr	r3, [r7, #12]
 80132fc:	3b04      	subs	r3, #4
 80132fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013300:	68bb      	ldr	r3, [r7, #8]
 8013302:	f023 0201 	bic.w	r2, r3, #1
 8013306:	68fb      	ldr	r3, [r7, #12]
 8013308:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801330a:	68fb      	ldr	r3, [r7, #12]
 801330c:	3b04      	subs	r3, #4
 801330e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013310:	4a0c      	ldr	r2, [pc, #48]	@ (8013344 <pxPortInitialiseStack+0x64>)
 8013312:	68fb      	ldr	r3, [r7, #12]
 8013314:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013316:	68fb      	ldr	r3, [r7, #12]
 8013318:	3b14      	subs	r3, #20
 801331a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801331c:	687a      	ldr	r2, [r7, #4]
 801331e:	68fb      	ldr	r3, [r7, #12]
 8013320:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013322:	68fb      	ldr	r3, [r7, #12]
 8013324:	3b04      	subs	r3, #4
 8013326:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013328:	68fb      	ldr	r3, [r7, #12]
 801332a:	f06f 0202 	mvn.w	r2, #2
 801332e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	3b20      	subs	r3, #32
 8013334:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013336:	68fb      	ldr	r3, [r7, #12]
}
 8013338:	4618      	mov	r0, r3
 801333a:	3714      	adds	r7, #20
 801333c:	46bd      	mov	sp, r7
 801333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013342:	4770      	bx	lr
 8013344:	08013349 	.word	0x08013349

08013348 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013348:	b480      	push	{r7}
 801334a:	b085      	sub	sp, #20
 801334c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801334e:	2300      	movs	r3, #0
 8013350:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013352:	4b13      	ldr	r3, [pc, #76]	@ (80133a0 <prvTaskExitError+0x58>)
 8013354:	681b      	ldr	r3, [r3, #0]
 8013356:	f1b3 3fff 	cmp.w	r3, #4294967295
 801335a:	d00b      	beq.n	8013374 <prvTaskExitError+0x2c>
	__asm volatile
 801335c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013360:	f383 8811 	msr	BASEPRI, r3
 8013364:	f3bf 8f6f 	isb	sy
 8013368:	f3bf 8f4f 	dsb	sy
 801336c:	60fb      	str	r3, [r7, #12]
}
 801336e:	bf00      	nop
 8013370:	bf00      	nop
 8013372:	e7fd      	b.n	8013370 <prvTaskExitError+0x28>
	__asm volatile
 8013374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013378:	f383 8811 	msr	BASEPRI, r3
 801337c:	f3bf 8f6f 	isb	sy
 8013380:	f3bf 8f4f 	dsb	sy
 8013384:	60bb      	str	r3, [r7, #8]
}
 8013386:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013388:	bf00      	nop
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	2b00      	cmp	r3, #0
 801338e:	d0fc      	beq.n	801338a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013390:	bf00      	nop
 8013392:	bf00      	nop
 8013394:	3714      	adds	r7, #20
 8013396:	46bd      	mov	sp, r7
 8013398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801339c:	4770      	bx	lr
 801339e:	bf00      	nop
 80133a0:	2000002c 	.word	0x2000002c
	...

080133b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80133b0:	4b07      	ldr	r3, [pc, #28]	@ (80133d0 <pxCurrentTCBConst2>)
 80133b2:	6819      	ldr	r1, [r3, #0]
 80133b4:	6808      	ldr	r0, [r1, #0]
 80133b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133ba:	f380 8809 	msr	PSP, r0
 80133be:	f3bf 8f6f 	isb	sy
 80133c2:	f04f 0000 	mov.w	r0, #0
 80133c6:	f380 8811 	msr	BASEPRI, r0
 80133ca:	4770      	bx	lr
 80133cc:	f3af 8000 	nop.w

080133d0 <pxCurrentTCBConst2>:
 80133d0:	20000e34 	.word	0x20000e34
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80133d4:	bf00      	nop
 80133d6:	bf00      	nop

080133d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80133d8:	4808      	ldr	r0, [pc, #32]	@ (80133fc <prvPortStartFirstTask+0x24>)
 80133da:	6800      	ldr	r0, [r0, #0]
 80133dc:	6800      	ldr	r0, [r0, #0]
 80133de:	f380 8808 	msr	MSP, r0
 80133e2:	f04f 0000 	mov.w	r0, #0
 80133e6:	f380 8814 	msr	CONTROL, r0
 80133ea:	b662      	cpsie	i
 80133ec:	b661      	cpsie	f
 80133ee:	f3bf 8f4f 	dsb	sy
 80133f2:	f3bf 8f6f 	isb	sy
 80133f6:	df00      	svc	0
 80133f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80133fa:	bf00      	nop
 80133fc:	e000ed08 	.word	0xe000ed08

08013400 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b086      	sub	sp, #24
 8013404:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013406:	4b47      	ldr	r3, [pc, #284]	@ (8013524 <xPortStartScheduler+0x124>)
 8013408:	681b      	ldr	r3, [r3, #0]
 801340a:	4a47      	ldr	r2, [pc, #284]	@ (8013528 <xPortStartScheduler+0x128>)
 801340c:	4293      	cmp	r3, r2
 801340e:	d10b      	bne.n	8013428 <xPortStartScheduler+0x28>
	__asm volatile
 8013410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013414:	f383 8811 	msr	BASEPRI, r3
 8013418:	f3bf 8f6f 	isb	sy
 801341c:	f3bf 8f4f 	dsb	sy
 8013420:	60fb      	str	r3, [r7, #12]
}
 8013422:	bf00      	nop
 8013424:	bf00      	nop
 8013426:	e7fd      	b.n	8013424 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013428:	4b3e      	ldr	r3, [pc, #248]	@ (8013524 <xPortStartScheduler+0x124>)
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	4a3f      	ldr	r2, [pc, #252]	@ (801352c <xPortStartScheduler+0x12c>)
 801342e:	4293      	cmp	r3, r2
 8013430:	d10b      	bne.n	801344a <xPortStartScheduler+0x4a>
	__asm volatile
 8013432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013436:	f383 8811 	msr	BASEPRI, r3
 801343a:	f3bf 8f6f 	isb	sy
 801343e:	f3bf 8f4f 	dsb	sy
 8013442:	613b      	str	r3, [r7, #16]
}
 8013444:	bf00      	nop
 8013446:	bf00      	nop
 8013448:	e7fd      	b.n	8013446 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801344a:	4b39      	ldr	r3, [pc, #228]	@ (8013530 <xPortStartScheduler+0x130>)
 801344c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801344e:	697b      	ldr	r3, [r7, #20]
 8013450:	781b      	ldrb	r3, [r3, #0]
 8013452:	b2db      	uxtb	r3, r3
 8013454:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013456:	697b      	ldr	r3, [r7, #20]
 8013458:	22ff      	movs	r2, #255	@ 0xff
 801345a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801345c:	697b      	ldr	r3, [r7, #20]
 801345e:	781b      	ldrb	r3, [r3, #0]
 8013460:	b2db      	uxtb	r3, r3
 8013462:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013464:	78fb      	ldrb	r3, [r7, #3]
 8013466:	b2db      	uxtb	r3, r3
 8013468:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801346c:	b2da      	uxtb	r2, r3
 801346e:	4b31      	ldr	r3, [pc, #196]	@ (8013534 <xPortStartScheduler+0x134>)
 8013470:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013472:	4b31      	ldr	r3, [pc, #196]	@ (8013538 <xPortStartScheduler+0x138>)
 8013474:	2207      	movs	r2, #7
 8013476:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013478:	e009      	b.n	801348e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801347a:	4b2f      	ldr	r3, [pc, #188]	@ (8013538 <xPortStartScheduler+0x138>)
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	3b01      	subs	r3, #1
 8013480:	4a2d      	ldr	r2, [pc, #180]	@ (8013538 <xPortStartScheduler+0x138>)
 8013482:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013484:	78fb      	ldrb	r3, [r7, #3]
 8013486:	b2db      	uxtb	r3, r3
 8013488:	005b      	lsls	r3, r3, #1
 801348a:	b2db      	uxtb	r3, r3
 801348c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801348e:	78fb      	ldrb	r3, [r7, #3]
 8013490:	b2db      	uxtb	r3, r3
 8013492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013496:	2b80      	cmp	r3, #128	@ 0x80
 8013498:	d0ef      	beq.n	801347a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801349a:	4b27      	ldr	r3, [pc, #156]	@ (8013538 <xPortStartScheduler+0x138>)
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	f1c3 0307 	rsb	r3, r3, #7
 80134a2:	2b04      	cmp	r3, #4
 80134a4:	d00b      	beq.n	80134be <xPortStartScheduler+0xbe>
	__asm volatile
 80134a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134aa:	f383 8811 	msr	BASEPRI, r3
 80134ae:	f3bf 8f6f 	isb	sy
 80134b2:	f3bf 8f4f 	dsb	sy
 80134b6:	60bb      	str	r3, [r7, #8]
}
 80134b8:	bf00      	nop
 80134ba:	bf00      	nop
 80134bc:	e7fd      	b.n	80134ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80134be:	4b1e      	ldr	r3, [pc, #120]	@ (8013538 <xPortStartScheduler+0x138>)
 80134c0:	681b      	ldr	r3, [r3, #0]
 80134c2:	021b      	lsls	r3, r3, #8
 80134c4:	4a1c      	ldr	r2, [pc, #112]	@ (8013538 <xPortStartScheduler+0x138>)
 80134c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80134c8:	4b1b      	ldr	r3, [pc, #108]	@ (8013538 <xPortStartScheduler+0x138>)
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80134d0:	4a19      	ldr	r2, [pc, #100]	@ (8013538 <xPortStartScheduler+0x138>)
 80134d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	b2da      	uxtb	r2, r3
 80134d8:	697b      	ldr	r3, [r7, #20]
 80134da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80134dc:	4b17      	ldr	r3, [pc, #92]	@ (801353c <xPortStartScheduler+0x13c>)
 80134de:	681b      	ldr	r3, [r3, #0]
 80134e0:	4a16      	ldr	r2, [pc, #88]	@ (801353c <xPortStartScheduler+0x13c>)
 80134e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80134e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80134e8:	4b14      	ldr	r3, [pc, #80]	@ (801353c <xPortStartScheduler+0x13c>)
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	4a13      	ldr	r2, [pc, #76]	@ (801353c <xPortStartScheduler+0x13c>)
 80134ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80134f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80134f4:	f000 f8da 	bl	80136ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80134f8:	4b11      	ldr	r3, [pc, #68]	@ (8013540 <xPortStartScheduler+0x140>)
 80134fa:	2200      	movs	r2, #0
 80134fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80134fe:	f000 f8f9 	bl	80136f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013502:	4b10      	ldr	r3, [pc, #64]	@ (8013544 <xPortStartScheduler+0x144>)
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	4a0f      	ldr	r2, [pc, #60]	@ (8013544 <xPortStartScheduler+0x144>)
 8013508:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801350c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801350e:	f7ff ff63 	bl	80133d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013512:	f7fe ff2b 	bl	801236c <vTaskSwitchContext>
	prvTaskExitError();
 8013516:	f7ff ff17 	bl	8013348 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801351a:	2300      	movs	r3, #0
}
 801351c:	4618      	mov	r0, r3
 801351e:	3718      	adds	r7, #24
 8013520:	46bd      	mov	sp, r7
 8013522:	bd80      	pop	{r7, pc}
 8013524:	e000ed00 	.word	0xe000ed00
 8013528:	410fc271 	.word	0x410fc271
 801352c:	410fc270 	.word	0x410fc270
 8013530:	e000e400 	.word	0xe000e400
 8013534:	20001460 	.word	0x20001460
 8013538:	20001464 	.word	0x20001464
 801353c:	e000ed20 	.word	0xe000ed20
 8013540:	2000002c 	.word	0x2000002c
 8013544:	e000ef34 	.word	0xe000ef34

08013548 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013548:	b480      	push	{r7}
 801354a:	b083      	sub	sp, #12
 801354c:	af00      	add	r7, sp, #0
	__asm volatile
 801354e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013552:	f383 8811 	msr	BASEPRI, r3
 8013556:	f3bf 8f6f 	isb	sy
 801355a:	f3bf 8f4f 	dsb	sy
 801355e:	607b      	str	r3, [r7, #4]
}
 8013560:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013562:	4b10      	ldr	r3, [pc, #64]	@ (80135a4 <vPortEnterCritical+0x5c>)
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	3301      	adds	r3, #1
 8013568:	4a0e      	ldr	r2, [pc, #56]	@ (80135a4 <vPortEnterCritical+0x5c>)
 801356a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801356c:	4b0d      	ldr	r3, [pc, #52]	@ (80135a4 <vPortEnterCritical+0x5c>)
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	2b01      	cmp	r3, #1
 8013572:	d110      	bne.n	8013596 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013574:	4b0c      	ldr	r3, [pc, #48]	@ (80135a8 <vPortEnterCritical+0x60>)
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	b2db      	uxtb	r3, r3
 801357a:	2b00      	cmp	r3, #0
 801357c:	d00b      	beq.n	8013596 <vPortEnterCritical+0x4e>
	__asm volatile
 801357e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013582:	f383 8811 	msr	BASEPRI, r3
 8013586:	f3bf 8f6f 	isb	sy
 801358a:	f3bf 8f4f 	dsb	sy
 801358e:	603b      	str	r3, [r7, #0]
}
 8013590:	bf00      	nop
 8013592:	bf00      	nop
 8013594:	e7fd      	b.n	8013592 <vPortEnterCritical+0x4a>
	}
}
 8013596:	bf00      	nop
 8013598:	370c      	adds	r7, #12
 801359a:	46bd      	mov	sp, r7
 801359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135a0:	4770      	bx	lr
 80135a2:	bf00      	nop
 80135a4:	2000002c 	.word	0x2000002c
 80135a8:	e000ed04 	.word	0xe000ed04

080135ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80135ac:	b480      	push	{r7}
 80135ae:	b083      	sub	sp, #12
 80135b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80135b2:	4b12      	ldr	r3, [pc, #72]	@ (80135fc <vPortExitCritical+0x50>)
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d10b      	bne.n	80135d2 <vPortExitCritical+0x26>
	__asm volatile
 80135ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135be:	f383 8811 	msr	BASEPRI, r3
 80135c2:	f3bf 8f6f 	isb	sy
 80135c6:	f3bf 8f4f 	dsb	sy
 80135ca:	607b      	str	r3, [r7, #4]
}
 80135cc:	bf00      	nop
 80135ce:	bf00      	nop
 80135d0:	e7fd      	b.n	80135ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80135d2:	4b0a      	ldr	r3, [pc, #40]	@ (80135fc <vPortExitCritical+0x50>)
 80135d4:	681b      	ldr	r3, [r3, #0]
 80135d6:	3b01      	subs	r3, #1
 80135d8:	4a08      	ldr	r2, [pc, #32]	@ (80135fc <vPortExitCritical+0x50>)
 80135da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80135dc:	4b07      	ldr	r3, [pc, #28]	@ (80135fc <vPortExitCritical+0x50>)
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d105      	bne.n	80135f0 <vPortExitCritical+0x44>
 80135e4:	2300      	movs	r3, #0
 80135e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80135e8:	683b      	ldr	r3, [r7, #0]
 80135ea:	f383 8811 	msr	BASEPRI, r3
}
 80135ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80135f0:	bf00      	nop
 80135f2:	370c      	adds	r7, #12
 80135f4:	46bd      	mov	sp, r7
 80135f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135fa:	4770      	bx	lr
 80135fc:	2000002c 	.word	0x2000002c

08013600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013600:	f3ef 8009 	mrs	r0, PSP
 8013604:	f3bf 8f6f 	isb	sy
 8013608:	4b15      	ldr	r3, [pc, #84]	@ (8013660 <pxCurrentTCBConst>)
 801360a:	681a      	ldr	r2, [r3, #0]
 801360c:	f01e 0f10 	tst.w	lr, #16
 8013610:	bf08      	it	eq
 8013612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801361a:	6010      	str	r0, [r2, #0]
 801361c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013620:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013624:	f380 8811 	msr	BASEPRI, r0
 8013628:	f3bf 8f4f 	dsb	sy
 801362c:	f3bf 8f6f 	isb	sy
 8013630:	f7fe fe9c 	bl	801236c <vTaskSwitchContext>
 8013634:	f04f 0000 	mov.w	r0, #0
 8013638:	f380 8811 	msr	BASEPRI, r0
 801363c:	bc09      	pop	{r0, r3}
 801363e:	6819      	ldr	r1, [r3, #0]
 8013640:	6808      	ldr	r0, [r1, #0]
 8013642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013646:	f01e 0f10 	tst.w	lr, #16
 801364a:	bf08      	it	eq
 801364c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013650:	f380 8809 	msr	PSP, r0
 8013654:	f3bf 8f6f 	isb	sy
 8013658:	4770      	bx	lr
 801365a:	bf00      	nop
 801365c:	f3af 8000 	nop.w

08013660 <pxCurrentTCBConst>:
 8013660:	20000e34 	.word	0x20000e34
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013664:	bf00      	nop
 8013666:	bf00      	nop

08013668 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013668:	b580      	push	{r7, lr}
 801366a:	b082      	sub	sp, #8
 801366c:	af00      	add	r7, sp, #0
	__asm volatile
 801366e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013672:	f383 8811 	msr	BASEPRI, r3
 8013676:	f3bf 8f6f 	isb	sy
 801367a:	f3bf 8f4f 	dsb	sy
 801367e:	607b      	str	r3, [r7, #4]
}
 8013680:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013682:	f7fe fdb9 	bl	80121f8 <xTaskIncrementTick>
 8013686:	4603      	mov	r3, r0
 8013688:	2b00      	cmp	r3, #0
 801368a:	d003      	beq.n	8013694 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801368c:	4b06      	ldr	r3, [pc, #24]	@ (80136a8 <xPortSysTickHandler+0x40>)
 801368e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013692:	601a      	str	r2, [r3, #0]
 8013694:	2300      	movs	r3, #0
 8013696:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013698:	683b      	ldr	r3, [r7, #0]
 801369a:	f383 8811 	msr	BASEPRI, r3
}
 801369e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80136a0:	bf00      	nop
 80136a2:	3708      	adds	r7, #8
 80136a4:	46bd      	mov	sp, r7
 80136a6:	bd80      	pop	{r7, pc}
 80136a8:	e000ed04 	.word	0xe000ed04

080136ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80136ac:	b480      	push	{r7}
 80136ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80136b0:	4b0b      	ldr	r3, [pc, #44]	@ (80136e0 <vPortSetupTimerInterrupt+0x34>)
 80136b2:	2200      	movs	r2, #0
 80136b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80136b6:	4b0b      	ldr	r3, [pc, #44]	@ (80136e4 <vPortSetupTimerInterrupt+0x38>)
 80136b8:	2200      	movs	r2, #0
 80136ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80136bc:	4b0a      	ldr	r3, [pc, #40]	@ (80136e8 <vPortSetupTimerInterrupt+0x3c>)
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	4a0a      	ldr	r2, [pc, #40]	@ (80136ec <vPortSetupTimerInterrupt+0x40>)
 80136c2:	fba2 2303 	umull	r2, r3, r2, r3
 80136c6:	099b      	lsrs	r3, r3, #6
 80136c8:	4a09      	ldr	r2, [pc, #36]	@ (80136f0 <vPortSetupTimerInterrupt+0x44>)
 80136ca:	3b01      	subs	r3, #1
 80136cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80136ce:	4b04      	ldr	r3, [pc, #16]	@ (80136e0 <vPortSetupTimerInterrupt+0x34>)
 80136d0:	2207      	movs	r2, #7
 80136d2:	601a      	str	r2, [r3, #0]
}
 80136d4:	bf00      	nop
 80136d6:	46bd      	mov	sp, r7
 80136d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136dc:	4770      	bx	lr
 80136de:	bf00      	nop
 80136e0:	e000e010 	.word	0xe000e010
 80136e4:	e000e018 	.word	0xe000e018
 80136e8:	20000000 	.word	0x20000000
 80136ec:	10624dd3 	.word	0x10624dd3
 80136f0:	e000e014 	.word	0xe000e014

080136f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80136f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013704 <vPortEnableVFP+0x10>
 80136f8:	6801      	ldr	r1, [r0, #0]
 80136fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80136fe:	6001      	str	r1, [r0, #0]
 8013700:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013702:	bf00      	nop
 8013704:	e000ed88 	.word	0xe000ed88

08013708 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013708:	b480      	push	{r7}
 801370a:	b085      	sub	sp, #20
 801370c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801370e:	f3ef 8305 	mrs	r3, IPSR
 8013712:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	2b0f      	cmp	r3, #15
 8013718:	d915      	bls.n	8013746 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801371a:	4a18      	ldr	r2, [pc, #96]	@ (801377c <vPortValidateInterruptPriority+0x74>)
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	4413      	add	r3, r2
 8013720:	781b      	ldrb	r3, [r3, #0]
 8013722:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013724:	4b16      	ldr	r3, [pc, #88]	@ (8013780 <vPortValidateInterruptPriority+0x78>)
 8013726:	781b      	ldrb	r3, [r3, #0]
 8013728:	7afa      	ldrb	r2, [r7, #11]
 801372a:	429a      	cmp	r2, r3
 801372c:	d20b      	bcs.n	8013746 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801372e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013732:	f383 8811 	msr	BASEPRI, r3
 8013736:	f3bf 8f6f 	isb	sy
 801373a:	f3bf 8f4f 	dsb	sy
 801373e:	607b      	str	r3, [r7, #4]
}
 8013740:	bf00      	nop
 8013742:	bf00      	nop
 8013744:	e7fd      	b.n	8013742 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013746:	4b0f      	ldr	r3, [pc, #60]	@ (8013784 <vPortValidateInterruptPriority+0x7c>)
 8013748:	681b      	ldr	r3, [r3, #0]
 801374a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801374e:	4b0e      	ldr	r3, [pc, #56]	@ (8013788 <vPortValidateInterruptPriority+0x80>)
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	429a      	cmp	r2, r3
 8013754:	d90b      	bls.n	801376e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801375a:	f383 8811 	msr	BASEPRI, r3
 801375e:	f3bf 8f6f 	isb	sy
 8013762:	f3bf 8f4f 	dsb	sy
 8013766:	603b      	str	r3, [r7, #0]
}
 8013768:	bf00      	nop
 801376a:	bf00      	nop
 801376c:	e7fd      	b.n	801376a <vPortValidateInterruptPriority+0x62>
	}
 801376e:	bf00      	nop
 8013770:	3714      	adds	r7, #20
 8013772:	46bd      	mov	sp, r7
 8013774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013778:	4770      	bx	lr
 801377a:	bf00      	nop
 801377c:	e000e3f0 	.word	0xe000e3f0
 8013780:	20001460 	.word	0x20001460
 8013784:	e000ed0c 	.word	0xe000ed0c
 8013788:	20001464 	.word	0x20001464

0801378c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801378c:	b580      	push	{r7, lr}
 801378e:	b08a      	sub	sp, #40	@ 0x28
 8013790:	af00      	add	r7, sp, #0
 8013792:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013794:	2300      	movs	r3, #0
 8013796:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013798:	f7fe fc60 	bl	801205c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801379c:	4b5c      	ldr	r3, [pc, #368]	@ (8013910 <pvPortMalloc+0x184>)
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d101      	bne.n	80137a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80137a4:	f000 f924 	bl	80139f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80137a8:	4b5a      	ldr	r3, [pc, #360]	@ (8013914 <pvPortMalloc+0x188>)
 80137aa:	681a      	ldr	r2, [r3, #0]
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	4013      	ands	r3, r2
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	f040 8095 	bne.w	80138e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d01e      	beq.n	80137fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80137bc:	2208      	movs	r2, #8
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	4413      	add	r3, r2
 80137c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	f003 0307 	and.w	r3, r3, #7
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d015      	beq.n	80137fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	f023 0307 	bic.w	r3, r3, #7
 80137d4:	3308      	adds	r3, #8
 80137d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	f003 0307 	and.w	r3, r3, #7
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d00b      	beq.n	80137fa <pvPortMalloc+0x6e>
	__asm volatile
 80137e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137e6:	f383 8811 	msr	BASEPRI, r3
 80137ea:	f3bf 8f6f 	isb	sy
 80137ee:	f3bf 8f4f 	dsb	sy
 80137f2:	617b      	str	r3, [r7, #20]
}
 80137f4:	bf00      	nop
 80137f6:	bf00      	nop
 80137f8:	e7fd      	b.n	80137f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d06f      	beq.n	80138e0 <pvPortMalloc+0x154>
 8013800:	4b45      	ldr	r3, [pc, #276]	@ (8013918 <pvPortMalloc+0x18c>)
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	687a      	ldr	r2, [r7, #4]
 8013806:	429a      	cmp	r2, r3
 8013808:	d86a      	bhi.n	80138e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801380a:	4b44      	ldr	r3, [pc, #272]	@ (801391c <pvPortMalloc+0x190>)
 801380c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801380e:	4b43      	ldr	r3, [pc, #268]	@ (801391c <pvPortMalloc+0x190>)
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013814:	e004      	b.n	8013820 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013818:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801381a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801381c:	681b      	ldr	r3, [r3, #0]
 801381e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013822:	685b      	ldr	r3, [r3, #4]
 8013824:	687a      	ldr	r2, [r7, #4]
 8013826:	429a      	cmp	r2, r3
 8013828:	d903      	bls.n	8013832 <pvPortMalloc+0xa6>
 801382a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801382c:	681b      	ldr	r3, [r3, #0]
 801382e:	2b00      	cmp	r3, #0
 8013830:	d1f1      	bne.n	8013816 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013832:	4b37      	ldr	r3, [pc, #220]	@ (8013910 <pvPortMalloc+0x184>)
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013838:	429a      	cmp	r2, r3
 801383a:	d051      	beq.n	80138e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801383c:	6a3b      	ldr	r3, [r7, #32]
 801383e:	681b      	ldr	r3, [r3, #0]
 8013840:	2208      	movs	r2, #8
 8013842:	4413      	add	r3, r2
 8013844:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013848:	681a      	ldr	r2, [r3, #0]
 801384a:	6a3b      	ldr	r3, [r7, #32]
 801384c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801384e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013850:	685a      	ldr	r2, [r3, #4]
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	1ad2      	subs	r2, r2, r3
 8013856:	2308      	movs	r3, #8
 8013858:	005b      	lsls	r3, r3, #1
 801385a:	429a      	cmp	r2, r3
 801385c:	d920      	bls.n	80138a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801385e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	4413      	add	r3, r2
 8013864:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013866:	69bb      	ldr	r3, [r7, #24]
 8013868:	f003 0307 	and.w	r3, r3, #7
 801386c:	2b00      	cmp	r3, #0
 801386e:	d00b      	beq.n	8013888 <pvPortMalloc+0xfc>
	__asm volatile
 8013870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013874:	f383 8811 	msr	BASEPRI, r3
 8013878:	f3bf 8f6f 	isb	sy
 801387c:	f3bf 8f4f 	dsb	sy
 8013880:	613b      	str	r3, [r7, #16]
}
 8013882:	bf00      	nop
 8013884:	bf00      	nop
 8013886:	e7fd      	b.n	8013884 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801388a:	685a      	ldr	r2, [r3, #4]
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	1ad2      	subs	r2, r2, r3
 8013890:	69bb      	ldr	r3, [r7, #24]
 8013892:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013896:	687a      	ldr	r2, [r7, #4]
 8013898:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801389a:	69b8      	ldr	r0, [r7, #24]
 801389c:	f000 f90a 	bl	8013ab4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80138a0:	4b1d      	ldr	r3, [pc, #116]	@ (8013918 <pvPortMalloc+0x18c>)
 80138a2:	681a      	ldr	r2, [r3, #0]
 80138a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138a6:	685b      	ldr	r3, [r3, #4]
 80138a8:	1ad3      	subs	r3, r2, r3
 80138aa:	4a1b      	ldr	r2, [pc, #108]	@ (8013918 <pvPortMalloc+0x18c>)
 80138ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80138ae:	4b1a      	ldr	r3, [pc, #104]	@ (8013918 <pvPortMalloc+0x18c>)
 80138b0:	681a      	ldr	r2, [r3, #0]
 80138b2:	4b1b      	ldr	r3, [pc, #108]	@ (8013920 <pvPortMalloc+0x194>)
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	429a      	cmp	r2, r3
 80138b8:	d203      	bcs.n	80138c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80138ba:	4b17      	ldr	r3, [pc, #92]	@ (8013918 <pvPortMalloc+0x18c>)
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	4a18      	ldr	r2, [pc, #96]	@ (8013920 <pvPortMalloc+0x194>)
 80138c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80138c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138c4:	685a      	ldr	r2, [r3, #4]
 80138c6:	4b13      	ldr	r3, [pc, #76]	@ (8013914 <pvPortMalloc+0x188>)
 80138c8:	681b      	ldr	r3, [r3, #0]
 80138ca:	431a      	orrs	r2, r3
 80138cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80138d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138d2:	2200      	movs	r2, #0
 80138d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80138d6:	4b13      	ldr	r3, [pc, #76]	@ (8013924 <pvPortMalloc+0x198>)
 80138d8:	681b      	ldr	r3, [r3, #0]
 80138da:	3301      	adds	r3, #1
 80138dc:	4a11      	ldr	r2, [pc, #68]	@ (8013924 <pvPortMalloc+0x198>)
 80138de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80138e0:	f7fe fbca 	bl	8012078 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80138e4:	69fb      	ldr	r3, [r7, #28]
 80138e6:	f003 0307 	and.w	r3, r3, #7
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d00b      	beq.n	8013906 <pvPortMalloc+0x17a>
	__asm volatile
 80138ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138f2:	f383 8811 	msr	BASEPRI, r3
 80138f6:	f3bf 8f6f 	isb	sy
 80138fa:	f3bf 8f4f 	dsb	sy
 80138fe:	60fb      	str	r3, [r7, #12]
}
 8013900:	bf00      	nop
 8013902:	bf00      	nop
 8013904:	e7fd      	b.n	8013902 <pvPortMalloc+0x176>
	return pvReturn;
 8013906:	69fb      	ldr	r3, [r7, #28]
}
 8013908:	4618      	mov	r0, r3
 801390a:	3728      	adds	r7, #40	@ 0x28
 801390c:	46bd      	mov	sp, r7
 801390e:	bd80      	pop	{r7, pc}
 8013910:	20010e70 	.word	0x20010e70
 8013914:	20010e84 	.word	0x20010e84
 8013918:	20010e74 	.word	0x20010e74
 801391c:	20010e68 	.word	0x20010e68
 8013920:	20010e78 	.word	0x20010e78
 8013924:	20010e7c 	.word	0x20010e7c

08013928 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013928:	b580      	push	{r7, lr}
 801392a:	b086      	sub	sp, #24
 801392c:	af00      	add	r7, sp, #0
 801392e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	2b00      	cmp	r3, #0
 8013938:	d04f      	beq.n	80139da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801393a:	2308      	movs	r3, #8
 801393c:	425b      	negs	r3, r3
 801393e:	697a      	ldr	r2, [r7, #20]
 8013940:	4413      	add	r3, r2
 8013942:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013944:	697b      	ldr	r3, [r7, #20]
 8013946:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013948:	693b      	ldr	r3, [r7, #16]
 801394a:	685a      	ldr	r2, [r3, #4]
 801394c:	4b25      	ldr	r3, [pc, #148]	@ (80139e4 <vPortFree+0xbc>)
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	4013      	ands	r3, r2
 8013952:	2b00      	cmp	r3, #0
 8013954:	d10b      	bne.n	801396e <vPortFree+0x46>
	__asm volatile
 8013956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801395a:	f383 8811 	msr	BASEPRI, r3
 801395e:	f3bf 8f6f 	isb	sy
 8013962:	f3bf 8f4f 	dsb	sy
 8013966:	60fb      	str	r3, [r7, #12]
}
 8013968:	bf00      	nop
 801396a:	bf00      	nop
 801396c:	e7fd      	b.n	801396a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801396e:	693b      	ldr	r3, [r7, #16]
 8013970:	681b      	ldr	r3, [r3, #0]
 8013972:	2b00      	cmp	r3, #0
 8013974:	d00b      	beq.n	801398e <vPortFree+0x66>
	__asm volatile
 8013976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801397a:	f383 8811 	msr	BASEPRI, r3
 801397e:	f3bf 8f6f 	isb	sy
 8013982:	f3bf 8f4f 	dsb	sy
 8013986:	60bb      	str	r3, [r7, #8]
}
 8013988:	bf00      	nop
 801398a:	bf00      	nop
 801398c:	e7fd      	b.n	801398a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801398e:	693b      	ldr	r3, [r7, #16]
 8013990:	685a      	ldr	r2, [r3, #4]
 8013992:	4b14      	ldr	r3, [pc, #80]	@ (80139e4 <vPortFree+0xbc>)
 8013994:	681b      	ldr	r3, [r3, #0]
 8013996:	4013      	ands	r3, r2
 8013998:	2b00      	cmp	r3, #0
 801399a:	d01e      	beq.n	80139da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801399c:	693b      	ldr	r3, [r7, #16]
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	d11a      	bne.n	80139da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80139a4:	693b      	ldr	r3, [r7, #16]
 80139a6:	685a      	ldr	r2, [r3, #4]
 80139a8:	4b0e      	ldr	r3, [pc, #56]	@ (80139e4 <vPortFree+0xbc>)
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	43db      	mvns	r3, r3
 80139ae:	401a      	ands	r2, r3
 80139b0:	693b      	ldr	r3, [r7, #16]
 80139b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80139b4:	f7fe fb52 	bl	801205c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80139b8:	693b      	ldr	r3, [r7, #16]
 80139ba:	685a      	ldr	r2, [r3, #4]
 80139bc:	4b0a      	ldr	r3, [pc, #40]	@ (80139e8 <vPortFree+0xc0>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	4413      	add	r3, r2
 80139c2:	4a09      	ldr	r2, [pc, #36]	@ (80139e8 <vPortFree+0xc0>)
 80139c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80139c6:	6938      	ldr	r0, [r7, #16]
 80139c8:	f000 f874 	bl	8013ab4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80139cc:	4b07      	ldr	r3, [pc, #28]	@ (80139ec <vPortFree+0xc4>)
 80139ce:	681b      	ldr	r3, [r3, #0]
 80139d0:	3301      	adds	r3, #1
 80139d2:	4a06      	ldr	r2, [pc, #24]	@ (80139ec <vPortFree+0xc4>)
 80139d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80139d6:	f7fe fb4f 	bl	8012078 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80139da:	bf00      	nop
 80139dc:	3718      	adds	r7, #24
 80139de:	46bd      	mov	sp, r7
 80139e0:	bd80      	pop	{r7, pc}
 80139e2:	bf00      	nop
 80139e4:	20010e84 	.word	0x20010e84
 80139e8:	20010e74 	.word	0x20010e74
 80139ec:	20010e80 	.word	0x20010e80

080139f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80139f0:	b480      	push	{r7}
 80139f2:	b085      	sub	sp, #20
 80139f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80139f6:	f44f 437a 	mov.w	r3, #64000	@ 0xfa00
 80139fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80139fc:	4b27      	ldr	r3, [pc, #156]	@ (8013a9c <prvHeapInit+0xac>)
 80139fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	f003 0307 	and.w	r3, r3, #7
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d00c      	beq.n	8013a24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013a0a:	68fb      	ldr	r3, [r7, #12]
 8013a0c:	3307      	adds	r3, #7
 8013a0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	f023 0307 	bic.w	r3, r3, #7
 8013a16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013a18:	68ba      	ldr	r2, [r7, #8]
 8013a1a:	68fb      	ldr	r3, [r7, #12]
 8013a1c:	1ad3      	subs	r3, r2, r3
 8013a1e:	4a1f      	ldr	r2, [pc, #124]	@ (8013a9c <prvHeapInit+0xac>)
 8013a20:	4413      	add	r3, r2
 8013a22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013a24:	68fb      	ldr	r3, [r7, #12]
 8013a26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013a28:	4a1d      	ldr	r2, [pc, #116]	@ (8013aa0 <prvHeapInit+0xb0>)
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013a2e:	4b1c      	ldr	r3, [pc, #112]	@ (8013aa0 <prvHeapInit+0xb0>)
 8013a30:	2200      	movs	r2, #0
 8013a32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	68ba      	ldr	r2, [r7, #8]
 8013a38:	4413      	add	r3, r2
 8013a3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013a3c:	2208      	movs	r2, #8
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	1a9b      	subs	r3, r3, r2
 8013a42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	f023 0307 	bic.w	r3, r3, #7
 8013a4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013a4c:	68fb      	ldr	r3, [r7, #12]
 8013a4e:	4a15      	ldr	r2, [pc, #84]	@ (8013aa4 <prvHeapInit+0xb4>)
 8013a50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013a52:	4b14      	ldr	r3, [pc, #80]	@ (8013aa4 <prvHeapInit+0xb4>)
 8013a54:	681b      	ldr	r3, [r3, #0]
 8013a56:	2200      	movs	r2, #0
 8013a58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013a5a:	4b12      	ldr	r3, [pc, #72]	@ (8013aa4 <prvHeapInit+0xb4>)
 8013a5c:	681b      	ldr	r3, [r3, #0]
 8013a5e:	2200      	movs	r2, #0
 8013a60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013a66:	683b      	ldr	r3, [r7, #0]
 8013a68:	68fa      	ldr	r2, [r7, #12]
 8013a6a:	1ad2      	subs	r2, r2, r3
 8013a6c:	683b      	ldr	r3, [r7, #0]
 8013a6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013a70:	4b0c      	ldr	r3, [pc, #48]	@ (8013aa4 <prvHeapInit+0xb4>)
 8013a72:	681a      	ldr	r2, [r3, #0]
 8013a74:	683b      	ldr	r3, [r7, #0]
 8013a76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013a78:	683b      	ldr	r3, [r7, #0]
 8013a7a:	685b      	ldr	r3, [r3, #4]
 8013a7c:	4a0a      	ldr	r2, [pc, #40]	@ (8013aa8 <prvHeapInit+0xb8>)
 8013a7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013a80:	683b      	ldr	r3, [r7, #0]
 8013a82:	685b      	ldr	r3, [r3, #4]
 8013a84:	4a09      	ldr	r2, [pc, #36]	@ (8013aac <prvHeapInit+0xbc>)
 8013a86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013a88:	4b09      	ldr	r3, [pc, #36]	@ (8013ab0 <prvHeapInit+0xc0>)
 8013a8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8013a8e:	601a      	str	r2, [r3, #0]
}
 8013a90:	bf00      	nop
 8013a92:	3714      	adds	r7, #20
 8013a94:	46bd      	mov	sp, r7
 8013a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a9a:	4770      	bx	lr
 8013a9c:	20001468 	.word	0x20001468
 8013aa0:	20010e68 	.word	0x20010e68
 8013aa4:	20010e70 	.word	0x20010e70
 8013aa8:	20010e78 	.word	0x20010e78
 8013aac:	20010e74 	.word	0x20010e74
 8013ab0:	20010e84 	.word	0x20010e84

08013ab4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013ab4:	b480      	push	{r7}
 8013ab6:	b085      	sub	sp, #20
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013abc:	4b28      	ldr	r3, [pc, #160]	@ (8013b60 <prvInsertBlockIntoFreeList+0xac>)
 8013abe:	60fb      	str	r3, [r7, #12]
 8013ac0:	e002      	b.n	8013ac8 <prvInsertBlockIntoFreeList+0x14>
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	681b      	ldr	r3, [r3, #0]
 8013ac6:	60fb      	str	r3, [r7, #12]
 8013ac8:	68fb      	ldr	r3, [r7, #12]
 8013aca:	681b      	ldr	r3, [r3, #0]
 8013acc:	687a      	ldr	r2, [r7, #4]
 8013ace:	429a      	cmp	r2, r3
 8013ad0:	d8f7      	bhi.n	8013ac2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013ad6:	68fb      	ldr	r3, [r7, #12]
 8013ad8:	685b      	ldr	r3, [r3, #4]
 8013ada:	68ba      	ldr	r2, [r7, #8]
 8013adc:	4413      	add	r3, r2
 8013ade:	687a      	ldr	r2, [r7, #4]
 8013ae0:	429a      	cmp	r2, r3
 8013ae2:	d108      	bne.n	8013af6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013ae4:	68fb      	ldr	r3, [r7, #12]
 8013ae6:	685a      	ldr	r2, [r3, #4]
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	685b      	ldr	r3, [r3, #4]
 8013aec:	441a      	add	r2, r3
 8013aee:	68fb      	ldr	r3, [r7, #12]
 8013af0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013af2:	68fb      	ldr	r3, [r7, #12]
 8013af4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	685b      	ldr	r3, [r3, #4]
 8013afe:	68ba      	ldr	r2, [r7, #8]
 8013b00:	441a      	add	r2, r3
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	681b      	ldr	r3, [r3, #0]
 8013b06:	429a      	cmp	r2, r3
 8013b08:	d118      	bne.n	8013b3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013b0a:	68fb      	ldr	r3, [r7, #12]
 8013b0c:	681a      	ldr	r2, [r3, #0]
 8013b0e:	4b15      	ldr	r3, [pc, #84]	@ (8013b64 <prvInsertBlockIntoFreeList+0xb0>)
 8013b10:	681b      	ldr	r3, [r3, #0]
 8013b12:	429a      	cmp	r2, r3
 8013b14:	d00d      	beq.n	8013b32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	685a      	ldr	r2, [r3, #4]
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	681b      	ldr	r3, [r3, #0]
 8013b1e:	685b      	ldr	r3, [r3, #4]
 8013b20:	441a      	add	r2, r3
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013b26:	68fb      	ldr	r3, [r7, #12]
 8013b28:	681b      	ldr	r3, [r3, #0]
 8013b2a:	681a      	ldr	r2, [r3, #0]
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	601a      	str	r2, [r3, #0]
 8013b30:	e008      	b.n	8013b44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013b32:	4b0c      	ldr	r3, [pc, #48]	@ (8013b64 <prvInsertBlockIntoFreeList+0xb0>)
 8013b34:	681a      	ldr	r2, [r3, #0]
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	601a      	str	r2, [r3, #0]
 8013b3a:	e003      	b.n	8013b44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013b3c:	68fb      	ldr	r3, [r7, #12]
 8013b3e:	681a      	ldr	r2, [r3, #0]
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013b44:	68fa      	ldr	r2, [r7, #12]
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	429a      	cmp	r2, r3
 8013b4a:	d002      	beq.n	8013b52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	687a      	ldr	r2, [r7, #4]
 8013b50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013b52:	bf00      	nop
 8013b54:	3714      	adds	r7, #20
 8013b56:	46bd      	mov	sp, r7
 8013b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b5c:	4770      	bx	lr
 8013b5e:	bf00      	nop
 8013b60:	20010e68 	.word	0x20010e68
 8013b64:	20010e70 	.word	0x20010e70

08013b68 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8013b68:	b580      	push	{r7, lr}
 8013b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8013b6c:	2201      	movs	r2, #1
 8013b6e:	490e      	ldr	r1, [pc, #56]	@ (8013ba8 <MX_USB_HOST_Init+0x40>)
 8013b70:	480e      	ldr	r0, [pc, #56]	@ (8013bac <MX_USB_HOST_Init+0x44>)
 8013b72:	f7f7 f9bf 	bl	800aef4 <USBH_Init>
 8013b76:	4603      	mov	r3, r0
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d001      	beq.n	8013b80 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8013b7c:	f7ee f9d6 	bl	8001f2c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8013b80:	490b      	ldr	r1, [pc, #44]	@ (8013bb0 <MX_USB_HOST_Init+0x48>)
 8013b82:	480a      	ldr	r0, [pc, #40]	@ (8013bac <MX_USB_HOST_Init+0x44>)
 8013b84:	f7f7 fa83 	bl	800b08e <USBH_RegisterClass>
 8013b88:	4603      	mov	r3, r0
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d001      	beq.n	8013b92 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8013b8e:	f7ee f9cd 	bl	8001f2c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8013b92:	4806      	ldr	r0, [pc, #24]	@ (8013bac <MX_USB_HOST_Init+0x44>)
 8013b94:	f7f7 fb07 	bl	800b1a6 <USBH_Start>
 8013b98:	4603      	mov	r3, r0
 8013b9a:	2b00      	cmp	r3, #0
 8013b9c:	d001      	beq.n	8013ba2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8013b9e:	f7ee f9c5 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8013ba2:	bf00      	nop
 8013ba4:	bd80      	pop	{r7, pc}
 8013ba6:	bf00      	nop
 8013ba8:	08013bb5 	.word	0x08013bb5
 8013bac:	20010e88 	.word	0x20010e88
 8013bb0:	2000000c 	.word	0x2000000c

08013bb4 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8013bb4:	b480      	push	{r7}
 8013bb6:	b083      	sub	sp, #12
 8013bb8:	af00      	add	r7, sp, #0
 8013bba:	6078      	str	r0, [r7, #4]
 8013bbc:	460b      	mov	r3, r1
 8013bbe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8013bc0:	78fb      	ldrb	r3, [r7, #3]
 8013bc2:	3b01      	subs	r3, #1
 8013bc4:	2b04      	cmp	r3, #4
 8013bc6:	d819      	bhi.n	8013bfc <USBH_UserProcess+0x48>
 8013bc8:	a201      	add	r2, pc, #4	@ (adr r2, 8013bd0 <USBH_UserProcess+0x1c>)
 8013bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bce:	bf00      	nop
 8013bd0:	08013bfd 	.word	0x08013bfd
 8013bd4:	08013bed 	.word	0x08013bed
 8013bd8:	08013bfd 	.word	0x08013bfd
 8013bdc:	08013bf5 	.word	0x08013bf5
 8013be0:	08013be5 	.word	0x08013be5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8013be4:	4b09      	ldr	r3, [pc, #36]	@ (8013c0c <USBH_UserProcess+0x58>)
 8013be6:	2203      	movs	r2, #3
 8013be8:	701a      	strb	r2, [r3, #0]
  break;
 8013bea:	e008      	b.n	8013bfe <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8013bec:	4b07      	ldr	r3, [pc, #28]	@ (8013c0c <USBH_UserProcess+0x58>)
 8013bee:	2202      	movs	r2, #2
 8013bf0:	701a      	strb	r2, [r3, #0]
  break;
 8013bf2:	e004      	b.n	8013bfe <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8013bf4:	4b05      	ldr	r3, [pc, #20]	@ (8013c0c <USBH_UserProcess+0x58>)
 8013bf6:	2201      	movs	r2, #1
 8013bf8:	701a      	strb	r2, [r3, #0]
  break;
 8013bfa:	e000      	b.n	8013bfe <USBH_UserProcess+0x4a>

  default:
  break;
 8013bfc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8013bfe:	bf00      	nop
 8013c00:	370c      	adds	r7, #12
 8013c02:	46bd      	mov	sp, r7
 8013c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c08:	4770      	bx	lr
 8013c0a:	bf00      	nop
 8013c0c:	2001126c 	.word	0x2001126c

08013c10 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8013c10:	b580      	push	{r7, lr}
 8013c12:	b08a      	sub	sp, #40	@ 0x28
 8013c14:	af00      	add	r7, sp, #0
 8013c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013c18:	f107 0314 	add.w	r3, r7, #20
 8013c1c:	2200      	movs	r2, #0
 8013c1e:	601a      	str	r2, [r3, #0]
 8013c20:	605a      	str	r2, [r3, #4]
 8013c22:	609a      	str	r2, [r3, #8]
 8013c24:	60da      	str	r2, [r3, #12]
 8013c26:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	681b      	ldr	r3, [r3, #0]
 8013c2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8013c30:	d147      	bne.n	8013cc2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8013c32:	2300      	movs	r3, #0
 8013c34:	613b      	str	r3, [r7, #16]
 8013c36:	4b25      	ldr	r3, [pc, #148]	@ (8013ccc <HAL_HCD_MspInit+0xbc>)
 8013c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013c3a:	4a24      	ldr	r2, [pc, #144]	@ (8013ccc <HAL_HCD_MspInit+0xbc>)
 8013c3c:	f043 0301 	orr.w	r3, r3, #1
 8013c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8013c42:	4b22      	ldr	r3, [pc, #136]	@ (8013ccc <HAL_HCD_MspInit+0xbc>)
 8013c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013c46:	f003 0301 	and.w	r3, r3, #1
 8013c4a:	613b      	str	r3, [r7, #16]
 8013c4c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8013c4e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8013c54:	2300      	movs	r3, #0
 8013c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013c58:	2300      	movs	r3, #0
 8013c5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8013c5c:	f107 0314 	add.w	r3, r7, #20
 8013c60:	4619      	mov	r1, r3
 8013c62:	481b      	ldr	r0, [pc, #108]	@ (8013cd0 <HAL_HCD_MspInit+0xc0>)
 8013c64:	f7ef fede 	bl	8003a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8013c68:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8013c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013c6e:	2302      	movs	r3, #2
 8013c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013c72:	2300      	movs	r3, #0
 8013c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013c76:	2300      	movs	r3, #0
 8013c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8013c7a:	230a      	movs	r3, #10
 8013c7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013c7e:	f107 0314 	add.w	r3, r7, #20
 8013c82:	4619      	mov	r1, r3
 8013c84:	4812      	ldr	r0, [pc, #72]	@ (8013cd0 <HAL_HCD_MspInit+0xc0>)
 8013c86:	f7ef fecd 	bl	8003a24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013c8a:	4b10      	ldr	r3, [pc, #64]	@ (8013ccc <HAL_HCD_MspInit+0xbc>)
 8013c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013c8e:	4a0f      	ldr	r2, [pc, #60]	@ (8013ccc <HAL_HCD_MspInit+0xbc>)
 8013c90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013c94:	6353      	str	r3, [r2, #52]	@ 0x34
 8013c96:	2300      	movs	r3, #0
 8013c98:	60fb      	str	r3, [r7, #12]
 8013c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8013ccc <HAL_HCD_MspInit+0xbc>)
 8013c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013c9e:	4a0b      	ldr	r2, [pc, #44]	@ (8013ccc <HAL_HCD_MspInit+0xbc>)
 8013ca0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8013ca4:	6453      	str	r3, [r2, #68]	@ 0x44
 8013ca6:	4b09      	ldr	r3, [pc, #36]	@ (8013ccc <HAL_HCD_MspInit+0xbc>)
 8013ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013caa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013cae:	60fb      	str	r3, [r7, #12]
 8013cb0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8013cb2:	2200      	movs	r2, #0
 8013cb4:	2105      	movs	r1, #5
 8013cb6:	2043      	movs	r0, #67	@ 0x43
 8013cb8:	f7ef fa7c 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8013cbc:	2043      	movs	r0, #67	@ 0x43
 8013cbe:	f7ef fa95 	bl	80031ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8013cc2:	bf00      	nop
 8013cc4:	3728      	adds	r7, #40	@ 0x28
 8013cc6:	46bd      	mov	sp, r7
 8013cc8:	bd80      	pop	{r7, pc}
 8013cca:	bf00      	nop
 8013ccc:	40023800 	.word	0x40023800
 8013cd0:	40020000 	.word	0x40020000

08013cd4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8013cd4:	b580      	push	{r7, lr}
 8013cd6:	b082      	sub	sp, #8
 8013cd8:	af00      	add	r7, sp, #0
 8013cda:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013ce2:	4618      	mov	r0, r3
 8013ce4:	f7f7 fe97 	bl	800ba16 <USBH_LL_IncTimer>
}
 8013ce8:	bf00      	nop
 8013cea:	3708      	adds	r7, #8
 8013cec:	46bd      	mov	sp, r7
 8013cee:	bd80      	pop	{r7, pc}

08013cf0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8013cf0:	b580      	push	{r7, lr}
 8013cf2:	b082      	sub	sp, #8
 8013cf4:	af00      	add	r7, sp, #0
 8013cf6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013cfe:	4618      	mov	r0, r3
 8013d00:	f7f7 fed7 	bl	800bab2 <USBH_LL_Connect>
}
 8013d04:	bf00      	nop
 8013d06:	3708      	adds	r7, #8
 8013d08:	46bd      	mov	sp, r7
 8013d0a:	bd80      	pop	{r7, pc}

08013d0c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8013d0c:	b580      	push	{r7, lr}
 8013d0e:	b082      	sub	sp, #8
 8013d10:	af00      	add	r7, sp, #0
 8013d12:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013d1a:	4618      	mov	r0, r3
 8013d1c:	f7f7 fee4 	bl	800bae8 <USBH_LL_Disconnect>
}
 8013d20:	bf00      	nop
 8013d22:	3708      	adds	r7, #8
 8013d24:	46bd      	mov	sp, r7
 8013d26:	bd80      	pop	{r7, pc}

08013d28 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8013d28:	b580      	push	{r7, lr}
 8013d2a:	b082      	sub	sp, #8
 8013d2c:	af00      	add	r7, sp, #0
 8013d2e:	6078      	str	r0, [r7, #4]
 8013d30:	460b      	mov	r3, r1
 8013d32:	70fb      	strb	r3, [r7, #3]
 8013d34:	4613      	mov	r3, r2
 8013d36:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013d3e:	4618      	mov	r0, r3
 8013d40:	f7f7 ff37 	bl	800bbb2 <USBH_LL_NotifyURBChange>
#endif
}
 8013d44:	bf00      	nop
 8013d46:	3708      	adds	r7, #8
 8013d48:	46bd      	mov	sp, r7
 8013d4a:	bd80      	pop	{r7, pc}

08013d4c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8013d4c:	b580      	push	{r7, lr}
 8013d4e:	b082      	sub	sp, #8
 8013d50:	af00      	add	r7, sp, #0
 8013d52:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013d5a:	4618      	mov	r0, r3
 8013d5c:	f7f7 fe85 	bl	800ba6a <USBH_LL_PortEnabled>
}
 8013d60:	bf00      	nop
 8013d62:	3708      	adds	r7, #8
 8013d64:	46bd      	mov	sp, r7
 8013d66:	bd80      	pop	{r7, pc}

08013d68 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8013d68:	b580      	push	{r7, lr}
 8013d6a:	b082      	sub	sp, #8
 8013d6c:	af00      	add	r7, sp, #0
 8013d6e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013d76:	4618      	mov	r0, r3
 8013d78:	f7f7 fe89 	bl	800ba8e <USBH_LL_PortDisabled>
}
 8013d7c:	bf00      	nop
 8013d7e:	3708      	adds	r7, #8
 8013d80:	46bd      	mov	sp, r7
 8013d82:	bd80      	pop	{r7, pc}

08013d84 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8013d84:	b580      	push	{r7, lr}
 8013d86:	b082      	sub	sp, #8
 8013d88:	af00      	add	r7, sp, #0
 8013d8a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8013d92:	2b01      	cmp	r3, #1
 8013d94:	d12a      	bne.n	8013dec <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8013d96:	4a18      	ldr	r2, [pc, #96]	@ (8013df8 <USBH_LL_Init+0x74>)
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	4a15      	ldr	r2, [pc, #84]	@ (8013df8 <USBH_LL_Init+0x74>)
 8013da2:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013da6:	4b14      	ldr	r3, [pc, #80]	@ (8013df8 <USBH_LL_Init+0x74>)
 8013da8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8013dac:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8013dae:	4b12      	ldr	r3, [pc, #72]	@ (8013df8 <USBH_LL_Init+0x74>)
 8013db0:	2208      	movs	r2, #8
 8013db2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8013db4:	4b10      	ldr	r3, [pc, #64]	@ (8013df8 <USBH_LL_Init+0x74>)
 8013db6:	2201      	movs	r2, #1
 8013db8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8013dba:	4b0f      	ldr	r3, [pc, #60]	@ (8013df8 <USBH_LL_Init+0x74>)
 8013dbc:	2200      	movs	r2, #0
 8013dbe:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8013dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8013df8 <USBH_LL_Init+0x74>)
 8013dc2:	2202      	movs	r2, #2
 8013dc4:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8013dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8013df8 <USBH_LL_Init+0x74>)
 8013dc8:	2200      	movs	r2, #0
 8013dca:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8013dcc:	480a      	ldr	r0, [pc, #40]	@ (8013df8 <USBH_LL_Init+0x74>)
 8013dce:	f7f0 f810 	bl	8003df2 <HAL_HCD_Init>
 8013dd2:	4603      	mov	r3, r0
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d001      	beq.n	8013ddc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8013dd8:	f7ee f8a8 	bl	8001f2c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8013ddc:	4806      	ldr	r0, [pc, #24]	@ (8013df8 <USBH_LL_Init+0x74>)
 8013dde:	f7f0 fc4d 	bl	800467c <HAL_HCD_GetCurrentFrame>
 8013de2:	4603      	mov	r3, r0
 8013de4:	4619      	mov	r1, r3
 8013de6:	6878      	ldr	r0, [r7, #4]
 8013de8:	f7f7 fe06 	bl	800b9f8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8013dec:	2300      	movs	r3, #0
}
 8013dee:	4618      	mov	r0, r3
 8013df0:	3708      	adds	r7, #8
 8013df2:	46bd      	mov	sp, r7
 8013df4:	bd80      	pop	{r7, pc}
 8013df6:	bf00      	nop
 8013df8:	20011270 	.word	0x20011270

08013dfc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8013dfc:	b580      	push	{r7, lr}
 8013dfe:	b084      	sub	sp, #16
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013e04:	2300      	movs	r3, #0
 8013e06:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8013e08:	2300      	movs	r3, #0
 8013e0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013e12:	4618      	mov	r0, r3
 8013e14:	f7f0 fbba 	bl	800458c <HAL_HCD_Start>
 8013e18:	4603      	mov	r3, r0
 8013e1a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8013e1c:	7bfb      	ldrb	r3, [r7, #15]
 8013e1e:	4618      	mov	r0, r3
 8013e20:	f000 f94c 	bl	80140bc <USBH_Get_USB_Status>
 8013e24:	4603      	mov	r3, r0
 8013e26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013e28:	7bbb      	ldrb	r3, [r7, #14]
}
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	3710      	adds	r7, #16
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	bd80      	pop	{r7, pc}

08013e32 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8013e32:	b580      	push	{r7, lr}
 8013e34:	b084      	sub	sp, #16
 8013e36:	af00      	add	r7, sp, #0
 8013e38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013e3a:	2300      	movs	r3, #0
 8013e3c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8013e3e:	2300      	movs	r3, #0
 8013e40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013e48:	4618      	mov	r0, r3
 8013e4a:	f7f0 fbc2 	bl	80045d2 <HAL_HCD_Stop>
 8013e4e:	4603      	mov	r3, r0
 8013e50:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8013e52:	7bfb      	ldrb	r3, [r7, #15]
 8013e54:	4618      	mov	r0, r3
 8013e56:	f000 f931 	bl	80140bc <USBH_Get_USB_Status>
 8013e5a:	4603      	mov	r3, r0
 8013e5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013e5e:	7bbb      	ldrb	r3, [r7, #14]
}
 8013e60:	4618      	mov	r0, r3
 8013e62:	3710      	adds	r7, #16
 8013e64:	46bd      	mov	sp, r7
 8013e66:	bd80      	pop	{r7, pc}

08013e68 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8013e68:	b580      	push	{r7, lr}
 8013e6a:	b084      	sub	sp, #16
 8013e6c:	af00      	add	r7, sp, #0
 8013e6e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8013e70:	2301      	movs	r3, #1
 8013e72:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013e7a:	4618      	mov	r0, r3
 8013e7c:	f7f0 fc0c 	bl	8004698 <HAL_HCD_GetCurrentSpeed>
 8013e80:	4603      	mov	r3, r0
 8013e82:	2b02      	cmp	r3, #2
 8013e84:	d00c      	beq.n	8013ea0 <USBH_LL_GetSpeed+0x38>
 8013e86:	2b02      	cmp	r3, #2
 8013e88:	d80d      	bhi.n	8013ea6 <USBH_LL_GetSpeed+0x3e>
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d002      	beq.n	8013e94 <USBH_LL_GetSpeed+0x2c>
 8013e8e:	2b01      	cmp	r3, #1
 8013e90:	d003      	beq.n	8013e9a <USBH_LL_GetSpeed+0x32>
 8013e92:	e008      	b.n	8013ea6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8013e94:	2300      	movs	r3, #0
 8013e96:	73fb      	strb	r3, [r7, #15]
    break;
 8013e98:	e008      	b.n	8013eac <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8013e9a:	2301      	movs	r3, #1
 8013e9c:	73fb      	strb	r3, [r7, #15]
    break;
 8013e9e:	e005      	b.n	8013eac <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8013ea0:	2302      	movs	r3, #2
 8013ea2:	73fb      	strb	r3, [r7, #15]
    break;
 8013ea4:	e002      	b.n	8013eac <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8013ea6:	2301      	movs	r3, #1
 8013ea8:	73fb      	strb	r3, [r7, #15]
    break;
 8013eaa:	bf00      	nop
  }
  return  speed;
 8013eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8013eae:	4618      	mov	r0, r3
 8013eb0:	3710      	adds	r7, #16
 8013eb2:	46bd      	mov	sp, r7
 8013eb4:	bd80      	pop	{r7, pc}

08013eb6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8013eb6:	b580      	push	{r7, lr}
 8013eb8:	b084      	sub	sp, #16
 8013eba:	af00      	add	r7, sp, #0
 8013ebc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013ebe:	2300      	movs	r3, #0
 8013ec0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8013ec2:	2300      	movs	r3, #0
 8013ec4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013ecc:	4618      	mov	r0, r3
 8013ece:	f7f0 fb9d 	bl	800460c <HAL_HCD_ResetPort>
 8013ed2:	4603      	mov	r3, r0
 8013ed4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8013ed6:	7bfb      	ldrb	r3, [r7, #15]
 8013ed8:	4618      	mov	r0, r3
 8013eda:	f000 f8ef 	bl	80140bc <USBH_Get_USB_Status>
 8013ede:	4603      	mov	r3, r0
 8013ee0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013ee2:	7bbb      	ldrb	r3, [r7, #14]
}
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	3710      	adds	r7, #16
 8013ee8:	46bd      	mov	sp, r7
 8013eea:	bd80      	pop	{r7, pc}

08013eec <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8013eec:	b580      	push	{r7, lr}
 8013eee:	b082      	sub	sp, #8
 8013ef0:	af00      	add	r7, sp, #0
 8013ef2:	6078      	str	r0, [r7, #4]
 8013ef4:	460b      	mov	r3, r1
 8013ef6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013efe:	78fa      	ldrb	r2, [r7, #3]
 8013f00:	4611      	mov	r1, r2
 8013f02:	4618      	mov	r0, r3
 8013f04:	f7f0 fba5 	bl	8004652 <HAL_HCD_HC_GetXferCount>
 8013f08:	4603      	mov	r3, r0
}
 8013f0a:	4618      	mov	r0, r3
 8013f0c:	3708      	adds	r7, #8
 8013f0e:	46bd      	mov	sp, r7
 8013f10:	bd80      	pop	{r7, pc}

08013f12 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8013f12:	b590      	push	{r4, r7, lr}
 8013f14:	b089      	sub	sp, #36	@ 0x24
 8013f16:	af04      	add	r7, sp, #16
 8013f18:	6078      	str	r0, [r7, #4]
 8013f1a:	4608      	mov	r0, r1
 8013f1c:	4611      	mov	r1, r2
 8013f1e:	461a      	mov	r2, r3
 8013f20:	4603      	mov	r3, r0
 8013f22:	70fb      	strb	r3, [r7, #3]
 8013f24:	460b      	mov	r3, r1
 8013f26:	70bb      	strb	r3, [r7, #2]
 8013f28:	4613      	mov	r3, r2
 8013f2a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013f2c:	2300      	movs	r3, #0
 8013f2e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8013f30:	2300      	movs	r3, #0
 8013f32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8013f3a:	787c      	ldrb	r4, [r7, #1]
 8013f3c:	78ba      	ldrb	r2, [r7, #2]
 8013f3e:	78f9      	ldrb	r1, [r7, #3]
 8013f40:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8013f42:	9302      	str	r3, [sp, #8]
 8013f44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013f48:	9301      	str	r3, [sp, #4]
 8013f4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8013f4e:	9300      	str	r3, [sp, #0]
 8013f50:	4623      	mov	r3, r4
 8013f52:	f7ef ffb5 	bl	8003ec0 <HAL_HCD_HC_Init>
 8013f56:	4603      	mov	r3, r0
 8013f58:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8013f5a:	7bfb      	ldrb	r3, [r7, #15]
 8013f5c:	4618      	mov	r0, r3
 8013f5e:	f000 f8ad 	bl	80140bc <USBH_Get_USB_Status>
 8013f62:	4603      	mov	r3, r0
 8013f64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013f66:	7bbb      	ldrb	r3, [r7, #14]
}
 8013f68:	4618      	mov	r0, r3
 8013f6a:	3714      	adds	r7, #20
 8013f6c:	46bd      	mov	sp, r7
 8013f6e:	bd90      	pop	{r4, r7, pc}

08013f70 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8013f70:	b480      	push	{r7}
 8013f72:	b083      	sub	sp, #12
 8013f74:	af00      	add	r7, sp, #0
 8013f76:	6078      	str	r0, [r7, #4]
 8013f78:	460b      	mov	r3, r1
 8013f7a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8013f7c:	2300      	movs	r3, #0
}
 8013f7e:	4618      	mov	r0, r3
 8013f80:	370c      	adds	r7, #12
 8013f82:	46bd      	mov	sp, r7
 8013f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f88:	4770      	bx	lr

08013f8a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8013f8a:	b590      	push	{r4, r7, lr}
 8013f8c:	b089      	sub	sp, #36	@ 0x24
 8013f8e:	af04      	add	r7, sp, #16
 8013f90:	6078      	str	r0, [r7, #4]
 8013f92:	4608      	mov	r0, r1
 8013f94:	4611      	mov	r1, r2
 8013f96:	461a      	mov	r2, r3
 8013f98:	4603      	mov	r3, r0
 8013f9a:	70fb      	strb	r3, [r7, #3]
 8013f9c:	460b      	mov	r3, r1
 8013f9e:	70bb      	strb	r3, [r7, #2]
 8013fa0:	4613      	mov	r3, r2
 8013fa2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013fa4:	2300      	movs	r3, #0
 8013fa6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8013fa8:	2300      	movs	r3, #0
 8013faa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8013fb2:	787c      	ldrb	r4, [r7, #1]
 8013fb4:	78ba      	ldrb	r2, [r7, #2]
 8013fb6:	78f9      	ldrb	r1, [r7, #3]
 8013fb8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8013fbc:	9303      	str	r3, [sp, #12]
 8013fbe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8013fc0:	9302      	str	r3, [sp, #8]
 8013fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fc4:	9301      	str	r3, [sp, #4]
 8013fc6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8013fca:	9300      	str	r3, [sp, #0]
 8013fcc:	4623      	mov	r3, r4
 8013fce:	f7f0 f82f 	bl	8004030 <HAL_HCD_HC_SubmitRequest>
 8013fd2:	4603      	mov	r3, r0
 8013fd4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8013fd6:	7bfb      	ldrb	r3, [r7, #15]
 8013fd8:	4618      	mov	r0, r3
 8013fda:	f000 f86f 	bl	80140bc <USBH_Get_USB_Status>
 8013fde:	4603      	mov	r3, r0
 8013fe0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013fe2:	7bbb      	ldrb	r3, [r7, #14]
}
 8013fe4:	4618      	mov	r0, r3
 8013fe6:	3714      	adds	r7, #20
 8013fe8:	46bd      	mov	sp, r7
 8013fea:	bd90      	pop	{r4, r7, pc}

08013fec <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8013fec:	b580      	push	{r7, lr}
 8013fee:	b082      	sub	sp, #8
 8013ff0:	af00      	add	r7, sp, #0
 8013ff2:	6078      	str	r0, [r7, #4]
 8013ff4:	460b      	mov	r3, r1
 8013ff6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013ffe:	78fa      	ldrb	r2, [r7, #3]
 8014000:	4611      	mov	r1, r2
 8014002:	4618      	mov	r0, r3
 8014004:	f7f0 fb10 	bl	8004628 <HAL_HCD_HC_GetURBState>
 8014008:	4603      	mov	r3, r0
}
 801400a:	4618      	mov	r0, r3
 801400c:	3708      	adds	r7, #8
 801400e:	46bd      	mov	sp, r7
 8014010:	bd80      	pop	{r7, pc}

08014012 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8014012:	b580      	push	{r7, lr}
 8014014:	b082      	sub	sp, #8
 8014016:	af00      	add	r7, sp, #0
 8014018:	6078      	str	r0, [r7, #4]
 801401a:	460b      	mov	r3, r1
 801401c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8014024:	2b01      	cmp	r3, #1
 8014026:	d103      	bne.n	8014030 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8014028:	78fb      	ldrb	r3, [r7, #3]
 801402a:	4618      	mov	r0, r3
 801402c:	f000 f872 	bl	8014114 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8014030:	20c8      	movs	r0, #200	@ 0xc8
 8014032:	f7ee fbcd 	bl	80027d0 <HAL_Delay>
  return USBH_OK;
 8014036:	2300      	movs	r3, #0
}
 8014038:	4618      	mov	r0, r3
 801403a:	3708      	adds	r7, #8
 801403c:	46bd      	mov	sp, r7
 801403e:	bd80      	pop	{r7, pc}

08014040 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8014040:	b480      	push	{r7}
 8014042:	b085      	sub	sp, #20
 8014044:	af00      	add	r7, sp, #0
 8014046:	6078      	str	r0, [r7, #4]
 8014048:	460b      	mov	r3, r1
 801404a:	70fb      	strb	r3, [r7, #3]
 801404c:	4613      	mov	r3, r2
 801404e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014056:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8014058:	78fa      	ldrb	r2, [r7, #3]
 801405a:	68f9      	ldr	r1, [r7, #12]
 801405c:	4613      	mov	r3, r2
 801405e:	011b      	lsls	r3, r3, #4
 8014060:	1a9b      	subs	r3, r3, r2
 8014062:	009b      	lsls	r3, r3, #2
 8014064:	440b      	add	r3, r1
 8014066:	3317      	adds	r3, #23
 8014068:	781b      	ldrb	r3, [r3, #0]
 801406a:	2b00      	cmp	r3, #0
 801406c:	d00a      	beq.n	8014084 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 801406e:	78fa      	ldrb	r2, [r7, #3]
 8014070:	68f9      	ldr	r1, [r7, #12]
 8014072:	4613      	mov	r3, r2
 8014074:	011b      	lsls	r3, r3, #4
 8014076:	1a9b      	subs	r3, r3, r2
 8014078:	009b      	lsls	r3, r3, #2
 801407a:	440b      	add	r3, r1
 801407c:	333c      	adds	r3, #60	@ 0x3c
 801407e:	78ba      	ldrb	r2, [r7, #2]
 8014080:	701a      	strb	r2, [r3, #0]
 8014082:	e009      	b.n	8014098 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8014084:	78fa      	ldrb	r2, [r7, #3]
 8014086:	68f9      	ldr	r1, [r7, #12]
 8014088:	4613      	mov	r3, r2
 801408a:	011b      	lsls	r3, r3, #4
 801408c:	1a9b      	subs	r3, r3, r2
 801408e:	009b      	lsls	r3, r3, #2
 8014090:	440b      	add	r3, r1
 8014092:	333d      	adds	r3, #61	@ 0x3d
 8014094:	78ba      	ldrb	r2, [r7, #2]
 8014096:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8014098:	2300      	movs	r3, #0
}
 801409a:	4618      	mov	r0, r3
 801409c:	3714      	adds	r7, #20
 801409e:	46bd      	mov	sp, r7
 80140a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a4:	4770      	bx	lr

080140a6 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80140a6:	b580      	push	{r7, lr}
 80140a8:	b082      	sub	sp, #8
 80140aa:	af00      	add	r7, sp, #0
 80140ac:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80140ae:	6878      	ldr	r0, [r7, #4]
 80140b0:	f7ee fb8e 	bl	80027d0 <HAL_Delay>
}
 80140b4:	bf00      	nop
 80140b6:	3708      	adds	r7, #8
 80140b8:	46bd      	mov	sp, r7
 80140ba:	bd80      	pop	{r7, pc}

080140bc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80140bc:	b480      	push	{r7}
 80140be:	b085      	sub	sp, #20
 80140c0:	af00      	add	r7, sp, #0
 80140c2:	4603      	mov	r3, r0
 80140c4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80140c6:	2300      	movs	r3, #0
 80140c8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80140ca:	79fb      	ldrb	r3, [r7, #7]
 80140cc:	2b03      	cmp	r3, #3
 80140ce:	d817      	bhi.n	8014100 <USBH_Get_USB_Status+0x44>
 80140d0:	a201      	add	r2, pc, #4	@ (adr r2, 80140d8 <USBH_Get_USB_Status+0x1c>)
 80140d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140d6:	bf00      	nop
 80140d8:	080140e9 	.word	0x080140e9
 80140dc:	080140ef 	.word	0x080140ef
 80140e0:	080140f5 	.word	0x080140f5
 80140e4:	080140fb 	.word	0x080140fb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80140e8:	2300      	movs	r3, #0
 80140ea:	73fb      	strb	r3, [r7, #15]
    break;
 80140ec:	e00b      	b.n	8014106 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80140ee:	2302      	movs	r3, #2
 80140f0:	73fb      	strb	r3, [r7, #15]
    break;
 80140f2:	e008      	b.n	8014106 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80140f4:	2301      	movs	r3, #1
 80140f6:	73fb      	strb	r3, [r7, #15]
    break;
 80140f8:	e005      	b.n	8014106 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80140fa:	2302      	movs	r3, #2
 80140fc:	73fb      	strb	r3, [r7, #15]
    break;
 80140fe:	e002      	b.n	8014106 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8014100:	2302      	movs	r3, #2
 8014102:	73fb      	strb	r3, [r7, #15]
    break;
 8014104:	bf00      	nop
  }
  return usb_status;
 8014106:	7bfb      	ldrb	r3, [r7, #15]
}
 8014108:	4618      	mov	r0, r3
 801410a:	3714      	adds	r7, #20
 801410c:	46bd      	mov	sp, r7
 801410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014112:	4770      	bx	lr

08014114 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8014114:	b580      	push	{r7, lr}
 8014116:	b084      	sub	sp, #16
 8014118:	af00      	add	r7, sp, #0
 801411a:	4603      	mov	r3, r0
 801411c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 801411e:	79fb      	ldrb	r3, [r7, #7]
 8014120:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8014122:	79fb      	ldrb	r3, [r7, #7]
 8014124:	2b00      	cmp	r3, #0
 8014126:	d102      	bne.n	801412e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8014128:	2300      	movs	r3, #0
 801412a:	73fb      	strb	r3, [r7, #15]
 801412c:	e001      	b.n	8014132 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 801412e:	2301      	movs	r3, #1
 8014130:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8014132:	7bfb      	ldrb	r3, [r7, #15]
 8014134:	461a      	mov	r2, r3
 8014136:	2101      	movs	r1, #1
 8014138:	4803      	ldr	r0, [pc, #12]	@ (8014148 <MX_DriverVbusFS+0x34>)
 801413a:	f7ef fe27 	bl	8003d8c <HAL_GPIO_WritePin>
}
 801413e:	bf00      	nop
 8014140:	3710      	adds	r7, #16
 8014142:	46bd      	mov	sp, r7
 8014144:	bd80      	pop	{r7, pc}
 8014146:	bf00      	nop
 8014148:	40020800 	.word	0x40020800

0801414c <malloc>:
 801414c:	4b02      	ldr	r3, [pc, #8]	@ (8014158 <malloc+0xc>)
 801414e:	4601      	mov	r1, r0
 8014150:	6818      	ldr	r0, [r3, #0]
 8014152:	f000 b82d 	b.w	80141b0 <_malloc_r>
 8014156:	bf00      	nop
 8014158:	2000003c 	.word	0x2000003c

0801415c <free>:
 801415c:	4b02      	ldr	r3, [pc, #8]	@ (8014168 <free+0xc>)
 801415e:	4601      	mov	r1, r0
 8014160:	6818      	ldr	r0, [r3, #0]
 8014162:	f002 b965 	b.w	8016430 <_free_r>
 8014166:	bf00      	nop
 8014168:	2000003c 	.word	0x2000003c

0801416c <sbrk_aligned>:
 801416c:	b570      	push	{r4, r5, r6, lr}
 801416e:	4e0f      	ldr	r6, [pc, #60]	@ (80141ac <sbrk_aligned+0x40>)
 8014170:	460c      	mov	r4, r1
 8014172:	6831      	ldr	r1, [r6, #0]
 8014174:	4605      	mov	r5, r0
 8014176:	b911      	cbnz	r1, 801417e <sbrk_aligned+0x12>
 8014178:	f001 faa2 	bl	80156c0 <_sbrk_r>
 801417c:	6030      	str	r0, [r6, #0]
 801417e:	4621      	mov	r1, r4
 8014180:	4628      	mov	r0, r5
 8014182:	f001 fa9d 	bl	80156c0 <_sbrk_r>
 8014186:	1c43      	adds	r3, r0, #1
 8014188:	d103      	bne.n	8014192 <sbrk_aligned+0x26>
 801418a:	f04f 34ff 	mov.w	r4, #4294967295
 801418e:	4620      	mov	r0, r4
 8014190:	bd70      	pop	{r4, r5, r6, pc}
 8014192:	1cc4      	adds	r4, r0, #3
 8014194:	f024 0403 	bic.w	r4, r4, #3
 8014198:	42a0      	cmp	r0, r4
 801419a:	d0f8      	beq.n	801418e <sbrk_aligned+0x22>
 801419c:	1a21      	subs	r1, r4, r0
 801419e:	4628      	mov	r0, r5
 80141a0:	f001 fa8e 	bl	80156c0 <_sbrk_r>
 80141a4:	3001      	adds	r0, #1
 80141a6:	d1f2      	bne.n	801418e <sbrk_aligned+0x22>
 80141a8:	e7ef      	b.n	801418a <sbrk_aligned+0x1e>
 80141aa:	bf00      	nop
 80141ac:	20011650 	.word	0x20011650

080141b0 <_malloc_r>:
 80141b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141b4:	1ccd      	adds	r5, r1, #3
 80141b6:	f025 0503 	bic.w	r5, r5, #3
 80141ba:	3508      	adds	r5, #8
 80141bc:	2d0c      	cmp	r5, #12
 80141be:	bf38      	it	cc
 80141c0:	250c      	movcc	r5, #12
 80141c2:	2d00      	cmp	r5, #0
 80141c4:	4606      	mov	r6, r0
 80141c6:	db01      	blt.n	80141cc <_malloc_r+0x1c>
 80141c8:	42a9      	cmp	r1, r5
 80141ca:	d904      	bls.n	80141d6 <_malloc_r+0x26>
 80141cc:	230c      	movs	r3, #12
 80141ce:	6033      	str	r3, [r6, #0]
 80141d0:	2000      	movs	r0, #0
 80141d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80141d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80142ac <_malloc_r+0xfc>
 80141da:	f000 f869 	bl	80142b0 <__malloc_lock>
 80141de:	f8d8 3000 	ldr.w	r3, [r8]
 80141e2:	461c      	mov	r4, r3
 80141e4:	bb44      	cbnz	r4, 8014238 <_malloc_r+0x88>
 80141e6:	4629      	mov	r1, r5
 80141e8:	4630      	mov	r0, r6
 80141ea:	f7ff ffbf 	bl	801416c <sbrk_aligned>
 80141ee:	1c43      	adds	r3, r0, #1
 80141f0:	4604      	mov	r4, r0
 80141f2:	d158      	bne.n	80142a6 <_malloc_r+0xf6>
 80141f4:	f8d8 4000 	ldr.w	r4, [r8]
 80141f8:	4627      	mov	r7, r4
 80141fa:	2f00      	cmp	r7, #0
 80141fc:	d143      	bne.n	8014286 <_malloc_r+0xd6>
 80141fe:	2c00      	cmp	r4, #0
 8014200:	d04b      	beq.n	801429a <_malloc_r+0xea>
 8014202:	6823      	ldr	r3, [r4, #0]
 8014204:	4639      	mov	r1, r7
 8014206:	4630      	mov	r0, r6
 8014208:	eb04 0903 	add.w	r9, r4, r3
 801420c:	f001 fa58 	bl	80156c0 <_sbrk_r>
 8014210:	4581      	cmp	r9, r0
 8014212:	d142      	bne.n	801429a <_malloc_r+0xea>
 8014214:	6821      	ldr	r1, [r4, #0]
 8014216:	1a6d      	subs	r5, r5, r1
 8014218:	4629      	mov	r1, r5
 801421a:	4630      	mov	r0, r6
 801421c:	f7ff ffa6 	bl	801416c <sbrk_aligned>
 8014220:	3001      	adds	r0, #1
 8014222:	d03a      	beq.n	801429a <_malloc_r+0xea>
 8014224:	6823      	ldr	r3, [r4, #0]
 8014226:	442b      	add	r3, r5
 8014228:	6023      	str	r3, [r4, #0]
 801422a:	f8d8 3000 	ldr.w	r3, [r8]
 801422e:	685a      	ldr	r2, [r3, #4]
 8014230:	bb62      	cbnz	r2, 801428c <_malloc_r+0xdc>
 8014232:	f8c8 7000 	str.w	r7, [r8]
 8014236:	e00f      	b.n	8014258 <_malloc_r+0xa8>
 8014238:	6822      	ldr	r2, [r4, #0]
 801423a:	1b52      	subs	r2, r2, r5
 801423c:	d420      	bmi.n	8014280 <_malloc_r+0xd0>
 801423e:	2a0b      	cmp	r2, #11
 8014240:	d917      	bls.n	8014272 <_malloc_r+0xc2>
 8014242:	1961      	adds	r1, r4, r5
 8014244:	42a3      	cmp	r3, r4
 8014246:	6025      	str	r5, [r4, #0]
 8014248:	bf18      	it	ne
 801424a:	6059      	strne	r1, [r3, #4]
 801424c:	6863      	ldr	r3, [r4, #4]
 801424e:	bf08      	it	eq
 8014250:	f8c8 1000 	streq.w	r1, [r8]
 8014254:	5162      	str	r2, [r4, r5]
 8014256:	604b      	str	r3, [r1, #4]
 8014258:	4630      	mov	r0, r6
 801425a:	f000 f82f 	bl	80142bc <__malloc_unlock>
 801425e:	f104 000b 	add.w	r0, r4, #11
 8014262:	1d23      	adds	r3, r4, #4
 8014264:	f020 0007 	bic.w	r0, r0, #7
 8014268:	1ac2      	subs	r2, r0, r3
 801426a:	bf1c      	itt	ne
 801426c:	1a1b      	subne	r3, r3, r0
 801426e:	50a3      	strne	r3, [r4, r2]
 8014270:	e7af      	b.n	80141d2 <_malloc_r+0x22>
 8014272:	6862      	ldr	r2, [r4, #4]
 8014274:	42a3      	cmp	r3, r4
 8014276:	bf0c      	ite	eq
 8014278:	f8c8 2000 	streq.w	r2, [r8]
 801427c:	605a      	strne	r2, [r3, #4]
 801427e:	e7eb      	b.n	8014258 <_malloc_r+0xa8>
 8014280:	4623      	mov	r3, r4
 8014282:	6864      	ldr	r4, [r4, #4]
 8014284:	e7ae      	b.n	80141e4 <_malloc_r+0x34>
 8014286:	463c      	mov	r4, r7
 8014288:	687f      	ldr	r7, [r7, #4]
 801428a:	e7b6      	b.n	80141fa <_malloc_r+0x4a>
 801428c:	461a      	mov	r2, r3
 801428e:	685b      	ldr	r3, [r3, #4]
 8014290:	42a3      	cmp	r3, r4
 8014292:	d1fb      	bne.n	801428c <_malloc_r+0xdc>
 8014294:	2300      	movs	r3, #0
 8014296:	6053      	str	r3, [r2, #4]
 8014298:	e7de      	b.n	8014258 <_malloc_r+0xa8>
 801429a:	230c      	movs	r3, #12
 801429c:	6033      	str	r3, [r6, #0]
 801429e:	4630      	mov	r0, r6
 80142a0:	f000 f80c 	bl	80142bc <__malloc_unlock>
 80142a4:	e794      	b.n	80141d0 <_malloc_r+0x20>
 80142a6:	6005      	str	r5, [r0, #0]
 80142a8:	e7d6      	b.n	8014258 <_malloc_r+0xa8>
 80142aa:	bf00      	nop
 80142ac:	20011654 	.word	0x20011654

080142b0 <__malloc_lock>:
 80142b0:	4801      	ldr	r0, [pc, #4]	@ (80142b8 <__malloc_lock+0x8>)
 80142b2:	f7ee ba20 	b.w	80026f6 <__retarget_lock_acquire_recursive>
 80142b6:	bf00      	nop
 80142b8:	20000644 	.word	0x20000644

080142bc <__malloc_unlock>:
 80142bc:	4801      	ldr	r0, [pc, #4]	@ (80142c4 <__malloc_unlock+0x8>)
 80142be:	f7ee ba2f 	b.w	8002720 <__retarget_lock_release_recursive>
 80142c2:	bf00      	nop
 80142c4:	20000644 	.word	0x20000644

080142c8 <__cvt>:
 80142c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80142cc:	ec57 6b10 	vmov	r6, r7, d0
 80142d0:	2f00      	cmp	r7, #0
 80142d2:	460c      	mov	r4, r1
 80142d4:	4619      	mov	r1, r3
 80142d6:	463b      	mov	r3, r7
 80142d8:	bfbb      	ittet	lt
 80142da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80142de:	461f      	movlt	r7, r3
 80142e0:	2300      	movge	r3, #0
 80142e2:	232d      	movlt	r3, #45	@ 0x2d
 80142e4:	700b      	strb	r3, [r1, #0]
 80142e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80142e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80142ec:	4691      	mov	r9, r2
 80142ee:	f023 0820 	bic.w	r8, r3, #32
 80142f2:	bfbc      	itt	lt
 80142f4:	4632      	movlt	r2, r6
 80142f6:	4616      	movlt	r6, r2
 80142f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80142fc:	d005      	beq.n	801430a <__cvt+0x42>
 80142fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8014302:	d100      	bne.n	8014306 <__cvt+0x3e>
 8014304:	3401      	adds	r4, #1
 8014306:	2102      	movs	r1, #2
 8014308:	e000      	b.n	801430c <__cvt+0x44>
 801430a:	2103      	movs	r1, #3
 801430c:	ab03      	add	r3, sp, #12
 801430e:	9301      	str	r3, [sp, #4]
 8014310:	ab02      	add	r3, sp, #8
 8014312:	9300      	str	r3, [sp, #0]
 8014314:	ec47 6b10 	vmov	d0, r6, r7
 8014318:	4653      	mov	r3, sl
 801431a:	4622      	mov	r2, r4
 801431c:	f001 fab8 	bl	8015890 <_dtoa_r>
 8014320:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8014324:	4605      	mov	r5, r0
 8014326:	d119      	bne.n	801435c <__cvt+0x94>
 8014328:	f019 0f01 	tst.w	r9, #1
 801432c:	d00e      	beq.n	801434c <__cvt+0x84>
 801432e:	eb00 0904 	add.w	r9, r0, r4
 8014332:	2200      	movs	r2, #0
 8014334:	2300      	movs	r3, #0
 8014336:	4630      	mov	r0, r6
 8014338:	4639      	mov	r1, r7
 801433a:	f7ec fbc5 	bl	8000ac8 <__aeabi_dcmpeq>
 801433e:	b108      	cbz	r0, 8014344 <__cvt+0x7c>
 8014340:	f8cd 900c 	str.w	r9, [sp, #12]
 8014344:	2230      	movs	r2, #48	@ 0x30
 8014346:	9b03      	ldr	r3, [sp, #12]
 8014348:	454b      	cmp	r3, r9
 801434a:	d31e      	bcc.n	801438a <__cvt+0xc2>
 801434c:	9b03      	ldr	r3, [sp, #12]
 801434e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014350:	1b5b      	subs	r3, r3, r5
 8014352:	4628      	mov	r0, r5
 8014354:	6013      	str	r3, [r2, #0]
 8014356:	b004      	add	sp, #16
 8014358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801435c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014360:	eb00 0904 	add.w	r9, r0, r4
 8014364:	d1e5      	bne.n	8014332 <__cvt+0x6a>
 8014366:	7803      	ldrb	r3, [r0, #0]
 8014368:	2b30      	cmp	r3, #48	@ 0x30
 801436a:	d10a      	bne.n	8014382 <__cvt+0xba>
 801436c:	2200      	movs	r2, #0
 801436e:	2300      	movs	r3, #0
 8014370:	4630      	mov	r0, r6
 8014372:	4639      	mov	r1, r7
 8014374:	f7ec fba8 	bl	8000ac8 <__aeabi_dcmpeq>
 8014378:	b918      	cbnz	r0, 8014382 <__cvt+0xba>
 801437a:	f1c4 0401 	rsb	r4, r4, #1
 801437e:	f8ca 4000 	str.w	r4, [sl]
 8014382:	f8da 3000 	ldr.w	r3, [sl]
 8014386:	4499      	add	r9, r3
 8014388:	e7d3      	b.n	8014332 <__cvt+0x6a>
 801438a:	1c59      	adds	r1, r3, #1
 801438c:	9103      	str	r1, [sp, #12]
 801438e:	701a      	strb	r2, [r3, #0]
 8014390:	e7d9      	b.n	8014346 <__cvt+0x7e>

08014392 <__exponent>:
 8014392:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014394:	2900      	cmp	r1, #0
 8014396:	bfba      	itte	lt
 8014398:	4249      	neglt	r1, r1
 801439a:	232d      	movlt	r3, #45	@ 0x2d
 801439c:	232b      	movge	r3, #43	@ 0x2b
 801439e:	2909      	cmp	r1, #9
 80143a0:	7002      	strb	r2, [r0, #0]
 80143a2:	7043      	strb	r3, [r0, #1]
 80143a4:	dd29      	ble.n	80143fa <__exponent+0x68>
 80143a6:	f10d 0307 	add.w	r3, sp, #7
 80143aa:	461d      	mov	r5, r3
 80143ac:	270a      	movs	r7, #10
 80143ae:	461a      	mov	r2, r3
 80143b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80143b4:	fb07 1416 	mls	r4, r7, r6, r1
 80143b8:	3430      	adds	r4, #48	@ 0x30
 80143ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 80143be:	460c      	mov	r4, r1
 80143c0:	2c63      	cmp	r4, #99	@ 0x63
 80143c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80143c6:	4631      	mov	r1, r6
 80143c8:	dcf1      	bgt.n	80143ae <__exponent+0x1c>
 80143ca:	3130      	adds	r1, #48	@ 0x30
 80143cc:	1e94      	subs	r4, r2, #2
 80143ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 80143d2:	1c41      	adds	r1, r0, #1
 80143d4:	4623      	mov	r3, r4
 80143d6:	42ab      	cmp	r3, r5
 80143d8:	d30a      	bcc.n	80143f0 <__exponent+0x5e>
 80143da:	f10d 0309 	add.w	r3, sp, #9
 80143de:	1a9b      	subs	r3, r3, r2
 80143e0:	42ac      	cmp	r4, r5
 80143e2:	bf88      	it	hi
 80143e4:	2300      	movhi	r3, #0
 80143e6:	3302      	adds	r3, #2
 80143e8:	4403      	add	r3, r0
 80143ea:	1a18      	subs	r0, r3, r0
 80143ec:	b003      	add	sp, #12
 80143ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80143f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80143f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80143f8:	e7ed      	b.n	80143d6 <__exponent+0x44>
 80143fa:	2330      	movs	r3, #48	@ 0x30
 80143fc:	3130      	adds	r1, #48	@ 0x30
 80143fe:	7083      	strb	r3, [r0, #2]
 8014400:	70c1      	strb	r1, [r0, #3]
 8014402:	1d03      	adds	r3, r0, #4
 8014404:	e7f1      	b.n	80143ea <__exponent+0x58>
	...

08014408 <_printf_float>:
 8014408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801440c:	b08d      	sub	sp, #52	@ 0x34
 801440e:	460c      	mov	r4, r1
 8014410:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014414:	4616      	mov	r6, r2
 8014416:	461f      	mov	r7, r3
 8014418:	4605      	mov	r5, r0
 801441a:	f001 f8bb 	bl	8015594 <_localeconv_r>
 801441e:	6803      	ldr	r3, [r0, #0]
 8014420:	9304      	str	r3, [sp, #16]
 8014422:	4618      	mov	r0, r3
 8014424:	f7eb ff24 	bl	8000270 <strlen>
 8014428:	2300      	movs	r3, #0
 801442a:	930a      	str	r3, [sp, #40]	@ 0x28
 801442c:	f8d8 3000 	ldr.w	r3, [r8]
 8014430:	9005      	str	r0, [sp, #20]
 8014432:	3307      	adds	r3, #7
 8014434:	f023 0307 	bic.w	r3, r3, #7
 8014438:	f103 0208 	add.w	r2, r3, #8
 801443c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014440:	f8d4 b000 	ldr.w	fp, [r4]
 8014444:	f8c8 2000 	str.w	r2, [r8]
 8014448:	e9d3 8900 	ldrd	r8, r9, [r3]
 801444c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014450:	9307      	str	r3, [sp, #28]
 8014452:	f8cd 8018 	str.w	r8, [sp, #24]
 8014456:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801445a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801445e:	4b9c      	ldr	r3, [pc, #624]	@ (80146d0 <_printf_float+0x2c8>)
 8014460:	f04f 32ff 	mov.w	r2, #4294967295
 8014464:	f7ec fb62 	bl	8000b2c <__aeabi_dcmpun>
 8014468:	bb70      	cbnz	r0, 80144c8 <_printf_float+0xc0>
 801446a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801446e:	4b98      	ldr	r3, [pc, #608]	@ (80146d0 <_printf_float+0x2c8>)
 8014470:	f04f 32ff 	mov.w	r2, #4294967295
 8014474:	f7ec fb3c 	bl	8000af0 <__aeabi_dcmple>
 8014478:	bb30      	cbnz	r0, 80144c8 <_printf_float+0xc0>
 801447a:	2200      	movs	r2, #0
 801447c:	2300      	movs	r3, #0
 801447e:	4640      	mov	r0, r8
 8014480:	4649      	mov	r1, r9
 8014482:	f7ec fb2b 	bl	8000adc <__aeabi_dcmplt>
 8014486:	b110      	cbz	r0, 801448e <_printf_float+0x86>
 8014488:	232d      	movs	r3, #45	@ 0x2d
 801448a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801448e:	4a91      	ldr	r2, [pc, #580]	@ (80146d4 <_printf_float+0x2cc>)
 8014490:	4b91      	ldr	r3, [pc, #580]	@ (80146d8 <_printf_float+0x2d0>)
 8014492:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014496:	bf8c      	ite	hi
 8014498:	4690      	movhi	r8, r2
 801449a:	4698      	movls	r8, r3
 801449c:	2303      	movs	r3, #3
 801449e:	6123      	str	r3, [r4, #16]
 80144a0:	f02b 0304 	bic.w	r3, fp, #4
 80144a4:	6023      	str	r3, [r4, #0]
 80144a6:	f04f 0900 	mov.w	r9, #0
 80144aa:	9700      	str	r7, [sp, #0]
 80144ac:	4633      	mov	r3, r6
 80144ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 80144b0:	4621      	mov	r1, r4
 80144b2:	4628      	mov	r0, r5
 80144b4:	f000 f9d2 	bl	801485c <_printf_common>
 80144b8:	3001      	adds	r0, #1
 80144ba:	f040 808d 	bne.w	80145d8 <_printf_float+0x1d0>
 80144be:	f04f 30ff 	mov.w	r0, #4294967295
 80144c2:	b00d      	add	sp, #52	@ 0x34
 80144c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144c8:	4642      	mov	r2, r8
 80144ca:	464b      	mov	r3, r9
 80144cc:	4640      	mov	r0, r8
 80144ce:	4649      	mov	r1, r9
 80144d0:	f7ec fb2c 	bl	8000b2c <__aeabi_dcmpun>
 80144d4:	b140      	cbz	r0, 80144e8 <_printf_float+0xe0>
 80144d6:	464b      	mov	r3, r9
 80144d8:	2b00      	cmp	r3, #0
 80144da:	bfbc      	itt	lt
 80144dc:	232d      	movlt	r3, #45	@ 0x2d
 80144de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80144e2:	4a7e      	ldr	r2, [pc, #504]	@ (80146dc <_printf_float+0x2d4>)
 80144e4:	4b7e      	ldr	r3, [pc, #504]	@ (80146e0 <_printf_float+0x2d8>)
 80144e6:	e7d4      	b.n	8014492 <_printf_float+0x8a>
 80144e8:	6863      	ldr	r3, [r4, #4]
 80144ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80144ee:	9206      	str	r2, [sp, #24]
 80144f0:	1c5a      	adds	r2, r3, #1
 80144f2:	d13b      	bne.n	801456c <_printf_float+0x164>
 80144f4:	2306      	movs	r3, #6
 80144f6:	6063      	str	r3, [r4, #4]
 80144f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80144fc:	2300      	movs	r3, #0
 80144fe:	6022      	str	r2, [r4, #0]
 8014500:	9303      	str	r3, [sp, #12]
 8014502:	ab0a      	add	r3, sp, #40	@ 0x28
 8014504:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014508:	ab09      	add	r3, sp, #36	@ 0x24
 801450a:	9300      	str	r3, [sp, #0]
 801450c:	6861      	ldr	r1, [r4, #4]
 801450e:	ec49 8b10 	vmov	d0, r8, r9
 8014512:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014516:	4628      	mov	r0, r5
 8014518:	f7ff fed6 	bl	80142c8 <__cvt>
 801451c:	9b06      	ldr	r3, [sp, #24]
 801451e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014520:	2b47      	cmp	r3, #71	@ 0x47
 8014522:	4680      	mov	r8, r0
 8014524:	d129      	bne.n	801457a <_printf_float+0x172>
 8014526:	1cc8      	adds	r0, r1, #3
 8014528:	db02      	blt.n	8014530 <_printf_float+0x128>
 801452a:	6863      	ldr	r3, [r4, #4]
 801452c:	4299      	cmp	r1, r3
 801452e:	dd41      	ble.n	80145b4 <_printf_float+0x1ac>
 8014530:	f1aa 0a02 	sub.w	sl, sl, #2
 8014534:	fa5f fa8a 	uxtb.w	sl, sl
 8014538:	3901      	subs	r1, #1
 801453a:	4652      	mov	r2, sl
 801453c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014540:	9109      	str	r1, [sp, #36]	@ 0x24
 8014542:	f7ff ff26 	bl	8014392 <__exponent>
 8014546:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014548:	1813      	adds	r3, r2, r0
 801454a:	2a01      	cmp	r2, #1
 801454c:	4681      	mov	r9, r0
 801454e:	6123      	str	r3, [r4, #16]
 8014550:	dc02      	bgt.n	8014558 <_printf_float+0x150>
 8014552:	6822      	ldr	r2, [r4, #0]
 8014554:	07d2      	lsls	r2, r2, #31
 8014556:	d501      	bpl.n	801455c <_printf_float+0x154>
 8014558:	3301      	adds	r3, #1
 801455a:	6123      	str	r3, [r4, #16]
 801455c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014560:	2b00      	cmp	r3, #0
 8014562:	d0a2      	beq.n	80144aa <_printf_float+0xa2>
 8014564:	232d      	movs	r3, #45	@ 0x2d
 8014566:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801456a:	e79e      	b.n	80144aa <_printf_float+0xa2>
 801456c:	9a06      	ldr	r2, [sp, #24]
 801456e:	2a47      	cmp	r2, #71	@ 0x47
 8014570:	d1c2      	bne.n	80144f8 <_printf_float+0xf0>
 8014572:	2b00      	cmp	r3, #0
 8014574:	d1c0      	bne.n	80144f8 <_printf_float+0xf0>
 8014576:	2301      	movs	r3, #1
 8014578:	e7bd      	b.n	80144f6 <_printf_float+0xee>
 801457a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801457e:	d9db      	bls.n	8014538 <_printf_float+0x130>
 8014580:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8014584:	d118      	bne.n	80145b8 <_printf_float+0x1b0>
 8014586:	2900      	cmp	r1, #0
 8014588:	6863      	ldr	r3, [r4, #4]
 801458a:	dd0b      	ble.n	80145a4 <_printf_float+0x19c>
 801458c:	6121      	str	r1, [r4, #16]
 801458e:	b913      	cbnz	r3, 8014596 <_printf_float+0x18e>
 8014590:	6822      	ldr	r2, [r4, #0]
 8014592:	07d0      	lsls	r0, r2, #31
 8014594:	d502      	bpl.n	801459c <_printf_float+0x194>
 8014596:	3301      	adds	r3, #1
 8014598:	440b      	add	r3, r1
 801459a:	6123      	str	r3, [r4, #16]
 801459c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801459e:	f04f 0900 	mov.w	r9, #0
 80145a2:	e7db      	b.n	801455c <_printf_float+0x154>
 80145a4:	b913      	cbnz	r3, 80145ac <_printf_float+0x1a4>
 80145a6:	6822      	ldr	r2, [r4, #0]
 80145a8:	07d2      	lsls	r2, r2, #31
 80145aa:	d501      	bpl.n	80145b0 <_printf_float+0x1a8>
 80145ac:	3302      	adds	r3, #2
 80145ae:	e7f4      	b.n	801459a <_printf_float+0x192>
 80145b0:	2301      	movs	r3, #1
 80145b2:	e7f2      	b.n	801459a <_printf_float+0x192>
 80145b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80145b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80145ba:	4299      	cmp	r1, r3
 80145bc:	db05      	blt.n	80145ca <_printf_float+0x1c2>
 80145be:	6823      	ldr	r3, [r4, #0]
 80145c0:	6121      	str	r1, [r4, #16]
 80145c2:	07d8      	lsls	r0, r3, #31
 80145c4:	d5ea      	bpl.n	801459c <_printf_float+0x194>
 80145c6:	1c4b      	adds	r3, r1, #1
 80145c8:	e7e7      	b.n	801459a <_printf_float+0x192>
 80145ca:	2900      	cmp	r1, #0
 80145cc:	bfd4      	ite	le
 80145ce:	f1c1 0202 	rsble	r2, r1, #2
 80145d2:	2201      	movgt	r2, #1
 80145d4:	4413      	add	r3, r2
 80145d6:	e7e0      	b.n	801459a <_printf_float+0x192>
 80145d8:	6823      	ldr	r3, [r4, #0]
 80145da:	055a      	lsls	r2, r3, #21
 80145dc:	d407      	bmi.n	80145ee <_printf_float+0x1e6>
 80145de:	6923      	ldr	r3, [r4, #16]
 80145e0:	4642      	mov	r2, r8
 80145e2:	4631      	mov	r1, r6
 80145e4:	4628      	mov	r0, r5
 80145e6:	47b8      	blx	r7
 80145e8:	3001      	adds	r0, #1
 80145ea:	d12b      	bne.n	8014644 <_printf_float+0x23c>
 80145ec:	e767      	b.n	80144be <_printf_float+0xb6>
 80145ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80145f2:	f240 80dd 	bls.w	80147b0 <_printf_float+0x3a8>
 80145f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80145fa:	2200      	movs	r2, #0
 80145fc:	2300      	movs	r3, #0
 80145fe:	f7ec fa63 	bl	8000ac8 <__aeabi_dcmpeq>
 8014602:	2800      	cmp	r0, #0
 8014604:	d033      	beq.n	801466e <_printf_float+0x266>
 8014606:	4a37      	ldr	r2, [pc, #220]	@ (80146e4 <_printf_float+0x2dc>)
 8014608:	2301      	movs	r3, #1
 801460a:	4631      	mov	r1, r6
 801460c:	4628      	mov	r0, r5
 801460e:	47b8      	blx	r7
 8014610:	3001      	adds	r0, #1
 8014612:	f43f af54 	beq.w	80144be <_printf_float+0xb6>
 8014616:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801461a:	4543      	cmp	r3, r8
 801461c:	db02      	blt.n	8014624 <_printf_float+0x21c>
 801461e:	6823      	ldr	r3, [r4, #0]
 8014620:	07d8      	lsls	r0, r3, #31
 8014622:	d50f      	bpl.n	8014644 <_printf_float+0x23c>
 8014624:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014628:	4631      	mov	r1, r6
 801462a:	4628      	mov	r0, r5
 801462c:	47b8      	blx	r7
 801462e:	3001      	adds	r0, #1
 8014630:	f43f af45 	beq.w	80144be <_printf_float+0xb6>
 8014634:	f04f 0900 	mov.w	r9, #0
 8014638:	f108 38ff 	add.w	r8, r8, #4294967295
 801463c:	f104 0a1a 	add.w	sl, r4, #26
 8014640:	45c8      	cmp	r8, r9
 8014642:	dc09      	bgt.n	8014658 <_printf_float+0x250>
 8014644:	6823      	ldr	r3, [r4, #0]
 8014646:	079b      	lsls	r3, r3, #30
 8014648:	f100 8103 	bmi.w	8014852 <_printf_float+0x44a>
 801464c:	68e0      	ldr	r0, [r4, #12]
 801464e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014650:	4298      	cmp	r0, r3
 8014652:	bfb8      	it	lt
 8014654:	4618      	movlt	r0, r3
 8014656:	e734      	b.n	80144c2 <_printf_float+0xba>
 8014658:	2301      	movs	r3, #1
 801465a:	4652      	mov	r2, sl
 801465c:	4631      	mov	r1, r6
 801465e:	4628      	mov	r0, r5
 8014660:	47b8      	blx	r7
 8014662:	3001      	adds	r0, #1
 8014664:	f43f af2b 	beq.w	80144be <_printf_float+0xb6>
 8014668:	f109 0901 	add.w	r9, r9, #1
 801466c:	e7e8      	b.n	8014640 <_printf_float+0x238>
 801466e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014670:	2b00      	cmp	r3, #0
 8014672:	dc39      	bgt.n	80146e8 <_printf_float+0x2e0>
 8014674:	4a1b      	ldr	r2, [pc, #108]	@ (80146e4 <_printf_float+0x2dc>)
 8014676:	2301      	movs	r3, #1
 8014678:	4631      	mov	r1, r6
 801467a:	4628      	mov	r0, r5
 801467c:	47b8      	blx	r7
 801467e:	3001      	adds	r0, #1
 8014680:	f43f af1d 	beq.w	80144be <_printf_float+0xb6>
 8014684:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8014688:	ea59 0303 	orrs.w	r3, r9, r3
 801468c:	d102      	bne.n	8014694 <_printf_float+0x28c>
 801468e:	6823      	ldr	r3, [r4, #0]
 8014690:	07d9      	lsls	r1, r3, #31
 8014692:	d5d7      	bpl.n	8014644 <_printf_float+0x23c>
 8014694:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014698:	4631      	mov	r1, r6
 801469a:	4628      	mov	r0, r5
 801469c:	47b8      	blx	r7
 801469e:	3001      	adds	r0, #1
 80146a0:	f43f af0d 	beq.w	80144be <_printf_float+0xb6>
 80146a4:	f04f 0a00 	mov.w	sl, #0
 80146a8:	f104 0b1a 	add.w	fp, r4, #26
 80146ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80146ae:	425b      	negs	r3, r3
 80146b0:	4553      	cmp	r3, sl
 80146b2:	dc01      	bgt.n	80146b8 <_printf_float+0x2b0>
 80146b4:	464b      	mov	r3, r9
 80146b6:	e793      	b.n	80145e0 <_printf_float+0x1d8>
 80146b8:	2301      	movs	r3, #1
 80146ba:	465a      	mov	r2, fp
 80146bc:	4631      	mov	r1, r6
 80146be:	4628      	mov	r0, r5
 80146c0:	47b8      	blx	r7
 80146c2:	3001      	adds	r0, #1
 80146c4:	f43f aefb 	beq.w	80144be <_printf_float+0xb6>
 80146c8:	f10a 0a01 	add.w	sl, sl, #1
 80146cc:	e7ee      	b.n	80146ac <_printf_float+0x2a4>
 80146ce:	bf00      	nop
 80146d0:	7fefffff 	.word	0x7fefffff
 80146d4:	08018f40 	.word	0x08018f40
 80146d8:	08018f3c 	.word	0x08018f3c
 80146dc:	08018f48 	.word	0x08018f48
 80146e0:	08018f44 	.word	0x08018f44
 80146e4:	08018f4c 	.word	0x08018f4c
 80146e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80146ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80146ee:	4553      	cmp	r3, sl
 80146f0:	bfa8      	it	ge
 80146f2:	4653      	movge	r3, sl
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	4699      	mov	r9, r3
 80146f8:	dc36      	bgt.n	8014768 <_printf_float+0x360>
 80146fa:	f04f 0b00 	mov.w	fp, #0
 80146fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014702:	f104 021a 	add.w	r2, r4, #26
 8014706:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014708:	9306      	str	r3, [sp, #24]
 801470a:	eba3 0309 	sub.w	r3, r3, r9
 801470e:	455b      	cmp	r3, fp
 8014710:	dc31      	bgt.n	8014776 <_printf_float+0x36e>
 8014712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014714:	459a      	cmp	sl, r3
 8014716:	dc3a      	bgt.n	801478e <_printf_float+0x386>
 8014718:	6823      	ldr	r3, [r4, #0]
 801471a:	07da      	lsls	r2, r3, #31
 801471c:	d437      	bmi.n	801478e <_printf_float+0x386>
 801471e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014720:	ebaa 0903 	sub.w	r9, sl, r3
 8014724:	9b06      	ldr	r3, [sp, #24]
 8014726:	ebaa 0303 	sub.w	r3, sl, r3
 801472a:	4599      	cmp	r9, r3
 801472c:	bfa8      	it	ge
 801472e:	4699      	movge	r9, r3
 8014730:	f1b9 0f00 	cmp.w	r9, #0
 8014734:	dc33      	bgt.n	801479e <_printf_float+0x396>
 8014736:	f04f 0800 	mov.w	r8, #0
 801473a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801473e:	f104 0b1a 	add.w	fp, r4, #26
 8014742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014744:	ebaa 0303 	sub.w	r3, sl, r3
 8014748:	eba3 0309 	sub.w	r3, r3, r9
 801474c:	4543      	cmp	r3, r8
 801474e:	f77f af79 	ble.w	8014644 <_printf_float+0x23c>
 8014752:	2301      	movs	r3, #1
 8014754:	465a      	mov	r2, fp
 8014756:	4631      	mov	r1, r6
 8014758:	4628      	mov	r0, r5
 801475a:	47b8      	blx	r7
 801475c:	3001      	adds	r0, #1
 801475e:	f43f aeae 	beq.w	80144be <_printf_float+0xb6>
 8014762:	f108 0801 	add.w	r8, r8, #1
 8014766:	e7ec      	b.n	8014742 <_printf_float+0x33a>
 8014768:	4642      	mov	r2, r8
 801476a:	4631      	mov	r1, r6
 801476c:	4628      	mov	r0, r5
 801476e:	47b8      	blx	r7
 8014770:	3001      	adds	r0, #1
 8014772:	d1c2      	bne.n	80146fa <_printf_float+0x2f2>
 8014774:	e6a3      	b.n	80144be <_printf_float+0xb6>
 8014776:	2301      	movs	r3, #1
 8014778:	4631      	mov	r1, r6
 801477a:	4628      	mov	r0, r5
 801477c:	9206      	str	r2, [sp, #24]
 801477e:	47b8      	blx	r7
 8014780:	3001      	adds	r0, #1
 8014782:	f43f ae9c 	beq.w	80144be <_printf_float+0xb6>
 8014786:	9a06      	ldr	r2, [sp, #24]
 8014788:	f10b 0b01 	add.w	fp, fp, #1
 801478c:	e7bb      	b.n	8014706 <_printf_float+0x2fe>
 801478e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014792:	4631      	mov	r1, r6
 8014794:	4628      	mov	r0, r5
 8014796:	47b8      	blx	r7
 8014798:	3001      	adds	r0, #1
 801479a:	d1c0      	bne.n	801471e <_printf_float+0x316>
 801479c:	e68f      	b.n	80144be <_printf_float+0xb6>
 801479e:	9a06      	ldr	r2, [sp, #24]
 80147a0:	464b      	mov	r3, r9
 80147a2:	4442      	add	r2, r8
 80147a4:	4631      	mov	r1, r6
 80147a6:	4628      	mov	r0, r5
 80147a8:	47b8      	blx	r7
 80147aa:	3001      	adds	r0, #1
 80147ac:	d1c3      	bne.n	8014736 <_printf_float+0x32e>
 80147ae:	e686      	b.n	80144be <_printf_float+0xb6>
 80147b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80147b4:	f1ba 0f01 	cmp.w	sl, #1
 80147b8:	dc01      	bgt.n	80147be <_printf_float+0x3b6>
 80147ba:	07db      	lsls	r3, r3, #31
 80147bc:	d536      	bpl.n	801482c <_printf_float+0x424>
 80147be:	2301      	movs	r3, #1
 80147c0:	4642      	mov	r2, r8
 80147c2:	4631      	mov	r1, r6
 80147c4:	4628      	mov	r0, r5
 80147c6:	47b8      	blx	r7
 80147c8:	3001      	adds	r0, #1
 80147ca:	f43f ae78 	beq.w	80144be <_printf_float+0xb6>
 80147ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80147d2:	4631      	mov	r1, r6
 80147d4:	4628      	mov	r0, r5
 80147d6:	47b8      	blx	r7
 80147d8:	3001      	adds	r0, #1
 80147da:	f43f ae70 	beq.w	80144be <_printf_float+0xb6>
 80147de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80147e2:	2200      	movs	r2, #0
 80147e4:	2300      	movs	r3, #0
 80147e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80147ea:	f7ec f96d 	bl	8000ac8 <__aeabi_dcmpeq>
 80147ee:	b9c0      	cbnz	r0, 8014822 <_printf_float+0x41a>
 80147f0:	4653      	mov	r3, sl
 80147f2:	f108 0201 	add.w	r2, r8, #1
 80147f6:	4631      	mov	r1, r6
 80147f8:	4628      	mov	r0, r5
 80147fa:	47b8      	blx	r7
 80147fc:	3001      	adds	r0, #1
 80147fe:	d10c      	bne.n	801481a <_printf_float+0x412>
 8014800:	e65d      	b.n	80144be <_printf_float+0xb6>
 8014802:	2301      	movs	r3, #1
 8014804:	465a      	mov	r2, fp
 8014806:	4631      	mov	r1, r6
 8014808:	4628      	mov	r0, r5
 801480a:	47b8      	blx	r7
 801480c:	3001      	adds	r0, #1
 801480e:	f43f ae56 	beq.w	80144be <_printf_float+0xb6>
 8014812:	f108 0801 	add.w	r8, r8, #1
 8014816:	45d0      	cmp	r8, sl
 8014818:	dbf3      	blt.n	8014802 <_printf_float+0x3fa>
 801481a:	464b      	mov	r3, r9
 801481c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014820:	e6df      	b.n	80145e2 <_printf_float+0x1da>
 8014822:	f04f 0800 	mov.w	r8, #0
 8014826:	f104 0b1a 	add.w	fp, r4, #26
 801482a:	e7f4      	b.n	8014816 <_printf_float+0x40e>
 801482c:	2301      	movs	r3, #1
 801482e:	4642      	mov	r2, r8
 8014830:	e7e1      	b.n	80147f6 <_printf_float+0x3ee>
 8014832:	2301      	movs	r3, #1
 8014834:	464a      	mov	r2, r9
 8014836:	4631      	mov	r1, r6
 8014838:	4628      	mov	r0, r5
 801483a:	47b8      	blx	r7
 801483c:	3001      	adds	r0, #1
 801483e:	f43f ae3e 	beq.w	80144be <_printf_float+0xb6>
 8014842:	f108 0801 	add.w	r8, r8, #1
 8014846:	68e3      	ldr	r3, [r4, #12]
 8014848:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801484a:	1a5b      	subs	r3, r3, r1
 801484c:	4543      	cmp	r3, r8
 801484e:	dcf0      	bgt.n	8014832 <_printf_float+0x42a>
 8014850:	e6fc      	b.n	801464c <_printf_float+0x244>
 8014852:	f04f 0800 	mov.w	r8, #0
 8014856:	f104 0919 	add.w	r9, r4, #25
 801485a:	e7f4      	b.n	8014846 <_printf_float+0x43e>

0801485c <_printf_common>:
 801485c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014860:	4616      	mov	r6, r2
 8014862:	4698      	mov	r8, r3
 8014864:	688a      	ldr	r2, [r1, #8]
 8014866:	690b      	ldr	r3, [r1, #16]
 8014868:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801486c:	4293      	cmp	r3, r2
 801486e:	bfb8      	it	lt
 8014870:	4613      	movlt	r3, r2
 8014872:	6033      	str	r3, [r6, #0]
 8014874:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014878:	4607      	mov	r7, r0
 801487a:	460c      	mov	r4, r1
 801487c:	b10a      	cbz	r2, 8014882 <_printf_common+0x26>
 801487e:	3301      	adds	r3, #1
 8014880:	6033      	str	r3, [r6, #0]
 8014882:	6823      	ldr	r3, [r4, #0]
 8014884:	0699      	lsls	r1, r3, #26
 8014886:	bf42      	ittt	mi
 8014888:	6833      	ldrmi	r3, [r6, #0]
 801488a:	3302      	addmi	r3, #2
 801488c:	6033      	strmi	r3, [r6, #0]
 801488e:	6825      	ldr	r5, [r4, #0]
 8014890:	f015 0506 	ands.w	r5, r5, #6
 8014894:	d106      	bne.n	80148a4 <_printf_common+0x48>
 8014896:	f104 0a19 	add.w	sl, r4, #25
 801489a:	68e3      	ldr	r3, [r4, #12]
 801489c:	6832      	ldr	r2, [r6, #0]
 801489e:	1a9b      	subs	r3, r3, r2
 80148a0:	42ab      	cmp	r3, r5
 80148a2:	dc26      	bgt.n	80148f2 <_printf_common+0x96>
 80148a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80148a8:	6822      	ldr	r2, [r4, #0]
 80148aa:	3b00      	subs	r3, #0
 80148ac:	bf18      	it	ne
 80148ae:	2301      	movne	r3, #1
 80148b0:	0692      	lsls	r2, r2, #26
 80148b2:	d42b      	bmi.n	801490c <_printf_common+0xb0>
 80148b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80148b8:	4641      	mov	r1, r8
 80148ba:	4638      	mov	r0, r7
 80148bc:	47c8      	blx	r9
 80148be:	3001      	adds	r0, #1
 80148c0:	d01e      	beq.n	8014900 <_printf_common+0xa4>
 80148c2:	6823      	ldr	r3, [r4, #0]
 80148c4:	6922      	ldr	r2, [r4, #16]
 80148c6:	f003 0306 	and.w	r3, r3, #6
 80148ca:	2b04      	cmp	r3, #4
 80148cc:	bf02      	ittt	eq
 80148ce:	68e5      	ldreq	r5, [r4, #12]
 80148d0:	6833      	ldreq	r3, [r6, #0]
 80148d2:	1aed      	subeq	r5, r5, r3
 80148d4:	68a3      	ldr	r3, [r4, #8]
 80148d6:	bf0c      	ite	eq
 80148d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80148dc:	2500      	movne	r5, #0
 80148de:	4293      	cmp	r3, r2
 80148e0:	bfc4      	itt	gt
 80148e2:	1a9b      	subgt	r3, r3, r2
 80148e4:	18ed      	addgt	r5, r5, r3
 80148e6:	2600      	movs	r6, #0
 80148e8:	341a      	adds	r4, #26
 80148ea:	42b5      	cmp	r5, r6
 80148ec:	d11a      	bne.n	8014924 <_printf_common+0xc8>
 80148ee:	2000      	movs	r0, #0
 80148f0:	e008      	b.n	8014904 <_printf_common+0xa8>
 80148f2:	2301      	movs	r3, #1
 80148f4:	4652      	mov	r2, sl
 80148f6:	4641      	mov	r1, r8
 80148f8:	4638      	mov	r0, r7
 80148fa:	47c8      	blx	r9
 80148fc:	3001      	adds	r0, #1
 80148fe:	d103      	bne.n	8014908 <_printf_common+0xac>
 8014900:	f04f 30ff 	mov.w	r0, #4294967295
 8014904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014908:	3501      	adds	r5, #1
 801490a:	e7c6      	b.n	801489a <_printf_common+0x3e>
 801490c:	18e1      	adds	r1, r4, r3
 801490e:	1c5a      	adds	r2, r3, #1
 8014910:	2030      	movs	r0, #48	@ 0x30
 8014912:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014916:	4422      	add	r2, r4
 8014918:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801491c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014920:	3302      	adds	r3, #2
 8014922:	e7c7      	b.n	80148b4 <_printf_common+0x58>
 8014924:	2301      	movs	r3, #1
 8014926:	4622      	mov	r2, r4
 8014928:	4641      	mov	r1, r8
 801492a:	4638      	mov	r0, r7
 801492c:	47c8      	blx	r9
 801492e:	3001      	adds	r0, #1
 8014930:	d0e6      	beq.n	8014900 <_printf_common+0xa4>
 8014932:	3601      	adds	r6, #1
 8014934:	e7d9      	b.n	80148ea <_printf_common+0x8e>
	...

08014938 <_printf_i>:
 8014938:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801493c:	7e0f      	ldrb	r7, [r1, #24]
 801493e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014940:	2f78      	cmp	r7, #120	@ 0x78
 8014942:	4691      	mov	r9, r2
 8014944:	4680      	mov	r8, r0
 8014946:	460c      	mov	r4, r1
 8014948:	469a      	mov	sl, r3
 801494a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801494e:	d807      	bhi.n	8014960 <_printf_i+0x28>
 8014950:	2f62      	cmp	r7, #98	@ 0x62
 8014952:	d80a      	bhi.n	801496a <_printf_i+0x32>
 8014954:	2f00      	cmp	r7, #0
 8014956:	f000 80d1 	beq.w	8014afc <_printf_i+0x1c4>
 801495a:	2f58      	cmp	r7, #88	@ 0x58
 801495c:	f000 80b8 	beq.w	8014ad0 <_printf_i+0x198>
 8014960:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014964:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014968:	e03a      	b.n	80149e0 <_printf_i+0xa8>
 801496a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801496e:	2b15      	cmp	r3, #21
 8014970:	d8f6      	bhi.n	8014960 <_printf_i+0x28>
 8014972:	a101      	add	r1, pc, #4	@ (adr r1, 8014978 <_printf_i+0x40>)
 8014974:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014978:	080149d1 	.word	0x080149d1
 801497c:	080149e5 	.word	0x080149e5
 8014980:	08014961 	.word	0x08014961
 8014984:	08014961 	.word	0x08014961
 8014988:	08014961 	.word	0x08014961
 801498c:	08014961 	.word	0x08014961
 8014990:	080149e5 	.word	0x080149e5
 8014994:	08014961 	.word	0x08014961
 8014998:	08014961 	.word	0x08014961
 801499c:	08014961 	.word	0x08014961
 80149a0:	08014961 	.word	0x08014961
 80149a4:	08014ae3 	.word	0x08014ae3
 80149a8:	08014a0f 	.word	0x08014a0f
 80149ac:	08014a9d 	.word	0x08014a9d
 80149b0:	08014961 	.word	0x08014961
 80149b4:	08014961 	.word	0x08014961
 80149b8:	08014b05 	.word	0x08014b05
 80149bc:	08014961 	.word	0x08014961
 80149c0:	08014a0f 	.word	0x08014a0f
 80149c4:	08014961 	.word	0x08014961
 80149c8:	08014961 	.word	0x08014961
 80149cc:	08014aa5 	.word	0x08014aa5
 80149d0:	6833      	ldr	r3, [r6, #0]
 80149d2:	1d1a      	adds	r2, r3, #4
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	6032      	str	r2, [r6, #0]
 80149d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80149dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80149e0:	2301      	movs	r3, #1
 80149e2:	e09c      	b.n	8014b1e <_printf_i+0x1e6>
 80149e4:	6833      	ldr	r3, [r6, #0]
 80149e6:	6820      	ldr	r0, [r4, #0]
 80149e8:	1d19      	adds	r1, r3, #4
 80149ea:	6031      	str	r1, [r6, #0]
 80149ec:	0606      	lsls	r6, r0, #24
 80149ee:	d501      	bpl.n	80149f4 <_printf_i+0xbc>
 80149f0:	681d      	ldr	r5, [r3, #0]
 80149f2:	e003      	b.n	80149fc <_printf_i+0xc4>
 80149f4:	0645      	lsls	r5, r0, #25
 80149f6:	d5fb      	bpl.n	80149f0 <_printf_i+0xb8>
 80149f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80149fc:	2d00      	cmp	r5, #0
 80149fe:	da03      	bge.n	8014a08 <_printf_i+0xd0>
 8014a00:	232d      	movs	r3, #45	@ 0x2d
 8014a02:	426d      	negs	r5, r5
 8014a04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014a08:	4858      	ldr	r0, [pc, #352]	@ (8014b6c <_printf_i+0x234>)
 8014a0a:	230a      	movs	r3, #10
 8014a0c:	e011      	b.n	8014a32 <_printf_i+0xfa>
 8014a0e:	6821      	ldr	r1, [r4, #0]
 8014a10:	6833      	ldr	r3, [r6, #0]
 8014a12:	0608      	lsls	r0, r1, #24
 8014a14:	f853 5b04 	ldr.w	r5, [r3], #4
 8014a18:	d402      	bmi.n	8014a20 <_printf_i+0xe8>
 8014a1a:	0649      	lsls	r1, r1, #25
 8014a1c:	bf48      	it	mi
 8014a1e:	b2ad      	uxthmi	r5, r5
 8014a20:	2f6f      	cmp	r7, #111	@ 0x6f
 8014a22:	4852      	ldr	r0, [pc, #328]	@ (8014b6c <_printf_i+0x234>)
 8014a24:	6033      	str	r3, [r6, #0]
 8014a26:	bf14      	ite	ne
 8014a28:	230a      	movne	r3, #10
 8014a2a:	2308      	moveq	r3, #8
 8014a2c:	2100      	movs	r1, #0
 8014a2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014a32:	6866      	ldr	r6, [r4, #4]
 8014a34:	60a6      	str	r6, [r4, #8]
 8014a36:	2e00      	cmp	r6, #0
 8014a38:	db05      	blt.n	8014a46 <_printf_i+0x10e>
 8014a3a:	6821      	ldr	r1, [r4, #0]
 8014a3c:	432e      	orrs	r6, r5
 8014a3e:	f021 0104 	bic.w	r1, r1, #4
 8014a42:	6021      	str	r1, [r4, #0]
 8014a44:	d04b      	beq.n	8014ade <_printf_i+0x1a6>
 8014a46:	4616      	mov	r6, r2
 8014a48:	fbb5 f1f3 	udiv	r1, r5, r3
 8014a4c:	fb03 5711 	mls	r7, r3, r1, r5
 8014a50:	5dc7      	ldrb	r7, [r0, r7]
 8014a52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014a56:	462f      	mov	r7, r5
 8014a58:	42bb      	cmp	r3, r7
 8014a5a:	460d      	mov	r5, r1
 8014a5c:	d9f4      	bls.n	8014a48 <_printf_i+0x110>
 8014a5e:	2b08      	cmp	r3, #8
 8014a60:	d10b      	bne.n	8014a7a <_printf_i+0x142>
 8014a62:	6823      	ldr	r3, [r4, #0]
 8014a64:	07df      	lsls	r7, r3, #31
 8014a66:	d508      	bpl.n	8014a7a <_printf_i+0x142>
 8014a68:	6923      	ldr	r3, [r4, #16]
 8014a6a:	6861      	ldr	r1, [r4, #4]
 8014a6c:	4299      	cmp	r1, r3
 8014a6e:	bfde      	ittt	le
 8014a70:	2330      	movle	r3, #48	@ 0x30
 8014a72:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014a76:	f106 36ff 	addle.w	r6, r6, #4294967295
 8014a7a:	1b92      	subs	r2, r2, r6
 8014a7c:	6122      	str	r2, [r4, #16]
 8014a7e:	f8cd a000 	str.w	sl, [sp]
 8014a82:	464b      	mov	r3, r9
 8014a84:	aa03      	add	r2, sp, #12
 8014a86:	4621      	mov	r1, r4
 8014a88:	4640      	mov	r0, r8
 8014a8a:	f7ff fee7 	bl	801485c <_printf_common>
 8014a8e:	3001      	adds	r0, #1
 8014a90:	d14a      	bne.n	8014b28 <_printf_i+0x1f0>
 8014a92:	f04f 30ff 	mov.w	r0, #4294967295
 8014a96:	b004      	add	sp, #16
 8014a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a9c:	6823      	ldr	r3, [r4, #0]
 8014a9e:	f043 0320 	orr.w	r3, r3, #32
 8014aa2:	6023      	str	r3, [r4, #0]
 8014aa4:	4832      	ldr	r0, [pc, #200]	@ (8014b70 <_printf_i+0x238>)
 8014aa6:	2778      	movs	r7, #120	@ 0x78
 8014aa8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014aac:	6823      	ldr	r3, [r4, #0]
 8014aae:	6831      	ldr	r1, [r6, #0]
 8014ab0:	061f      	lsls	r7, r3, #24
 8014ab2:	f851 5b04 	ldr.w	r5, [r1], #4
 8014ab6:	d402      	bmi.n	8014abe <_printf_i+0x186>
 8014ab8:	065f      	lsls	r7, r3, #25
 8014aba:	bf48      	it	mi
 8014abc:	b2ad      	uxthmi	r5, r5
 8014abe:	6031      	str	r1, [r6, #0]
 8014ac0:	07d9      	lsls	r1, r3, #31
 8014ac2:	bf44      	itt	mi
 8014ac4:	f043 0320 	orrmi.w	r3, r3, #32
 8014ac8:	6023      	strmi	r3, [r4, #0]
 8014aca:	b11d      	cbz	r5, 8014ad4 <_printf_i+0x19c>
 8014acc:	2310      	movs	r3, #16
 8014ace:	e7ad      	b.n	8014a2c <_printf_i+0xf4>
 8014ad0:	4826      	ldr	r0, [pc, #152]	@ (8014b6c <_printf_i+0x234>)
 8014ad2:	e7e9      	b.n	8014aa8 <_printf_i+0x170>
 8014ad4:	6823      	ldr	r3, [r4, #0]
 8014ad6:	f023 0320 	bic.w	r3, r3, #32
 8014ada:	6023      	str	r3, [r4, #0]
 8014adc:	e7f6      	b.n	8014acc <_printf_i+0x194>
 8014ade:	4616      	mov	r6, r2
 8014ae0:	e7bd      	b.n	8014a5e <_printf_i+0x126>
 8014ae2:	6833      	ldr	r3, [r6, #0]
 8014ae4:	6825      	ldr	r5, [r4, #0]
 8014ae6:	6961      	ldr	r1, [r4, #20]
 8014ae8:	1d18      	adds	r0, r3, #4
 8014aea:	6030      	str	r0, [r6, #0]
 8014aec:	062e      	lsls	r6, r5, #24
 8014aee:	681b      	ldr	r3, [r3, #0]
 8014af0:	d501      	bpl.n	8014af6 <_printf_i+0x1be>
 8014af2:	6019      	str	r1, [r3, #0]
 8014af4:	e002      	b.n	8014afc <_printf_i+0x1c4>
 8014af6:	0668      	lsls	r0, r5, #25
 8014af8:	d5fb      	bpl.n	8014af2 <_printf_i+0x1ba>
 8014afa:	8019      	strh	r1, [r3, #0]
 8014afc:	2300      	movs	r3, #0
 8014afe:	6123      	str	r3, [r4, #16]
 8014b00:	4616      	mov	r6, r2
 8014b02:	e7bc      	b.n	8014a7e <_printf_i+0x146>
 8014b04:	6833      	ldr	r3, [r6, #0]
 8014b06:	1d1a      	adds	r2, r3, #4
 8014b08:	6032      	str	r2, [r6, #0]
 8014b0a:	681e      	ldr	r6, [r3, #0]
 8014b0c:	6862      	ldr	r2, [r4, #4]
 8014b0e:	2100      	movs	r1, #0
 8014b10:	4630      	mov	r0, r6
 8014b12:	f7eb fb5d 	bl	80001d0 <memchr>
 8014b16:	b108      	cbz	r0, 8014b1c <_printf_i+0x1e4>
 8014b18:	1b80      	subs	r0, r0, r6
 8014b1a:	6060      	str	r0, [r4, #4]
 8014b1c:	6863      	ldr	r3, [r4, #4]
 8014b1e:	6123      	str	r3, [r4, #16]
 8014b20:	2300      	movs	r3, #0
 8014b22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014b26:	e7aa      	b.n	8014a7e <_printf_i+0x146>
 8014b28:	6923      	ldr	r3, [r4, #16]
 8014b2a:	4632      	mov	r2, r6
 8014b2c:	4649      	mov	r1, r9
 8014b2e:	4640      	mov	r0, r8
 8014b30:	47d0      	blx	sl
 8014b32:	3001      	adds	r0, #1
 8014b34:	d0ad      	beq.n	8014a92 <_printf_i+0x15a>
 8014b36:	6823      	ldr	r3, [r4, #0]
 8014b38:	079b      	lsls	r3, r3, #30
 8014b3a:	d413      	bmi.n	8014b64 <_printf_i+0x22c>
 8014b3c:	68e0      	ldr	r0, [r4, #12]
 8014b3e:	9b03      	ldr	r3, [sp, #12]
 8014b40:	4298      	cmp	r0, r3
 8014b42:	bfb8      	it	lt
 8014b44:	4618      	movlt	r0, r3
 8014b46:	e7a6      	b.n	8014a96 <_printf_i+0x15e>
 8014b48:	2301      	movs	r3, #1
 8014b4a:	4632      	mov	r2, r6
 8014b4c:	4649      	mov	r1, r9
 8014b4e:	4640      	mov	r0, r8
 8014b50:	47d0      	blx	sl
 8014b52:	3001      	adds	r0, #1
 8014b54:	d09d      	beq.n	8014a92 <_printf_i+0x15a>
 8014b56:	3501      	adds	r5, #1
 8014b58:	68e3      	ldr	r3, [r4, #12]
 8014b5a:	9903      	ldr	r1, [sp, #12]
 8014b5c:	1a5b      	subs	r3, r3, r1
 8014b5e:	42ab      	cmp	r3, r5
 8014b60:	dcf2      	bgt.n	8014b48 <_printf_i+0x210>
 8014b62:	e7eb      	b.n	8014b3c <_printf_i+0x204>
 8014b64:	2500      	movs	r5, #0
 8014b66:	f104 0619 	add.w	r6, r4, #25
 8014b6a:	e7f5      	b.n	8014b58 <_printf_i+0x220>
 8014b6c:	08018f4e 	.word	0x08018f4e
 8014b70:	08018f5f 	.word	0x08018f5f

08014b74 <_scanf_float>:
 8014b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b78:	b087      	sub	sp, #28
 8014b7a:	4691      	mov	r9, r2
 8014b7c:	9303      	str	r3, [sp, #12]
 8014b7e:	688b      	ldr	r3, [r1, #8]
 8014b80:	1e5a      	subs	r2, r3, #1
 8014b82:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8014b86:	bf81      	itttt	hi
 8014b88:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014b8c:	eb03 0b05 	addhi.w	fp, r3, r5
 8014b90:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014b94:	608b      	strhi	r3, [r1, #8]
 8014b96:	680b      	ldr	r3, [r1, #0]
 8014b98:	460a      	mov	r2, r1
 8014b9a:	f04f 0500 	mov.w	r5, #0
 8014b9e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8014ba2:	f842 3b1c 	str.w	r3, [r2], #28
 8014ba6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8014baa:	4680      	mov	r8, r0
 8014bac:	460c      	mov	r4, r1
 8014bae:	bf98      	it	ls
 8014bb0:	f04f 0b00 	movls.w	fp, #0
 8014bb4:	9201      	str	r2, [sp, #4]
 8014bb6:	4616      	mov	r6, r2
 8014bb8:	46aa      	mov	sl, r5
 8014bba:	462f      	mov	r7, r5
 8014bbc:	9502      	str	r5, [sp, #8]
 8014bbe:	68a2      	ldr	r2, [r4, #8]
 8014bc0:	b15a      	cbz	r2, 8014bda <_scanf_float+0x66>
 8014bc2:	f8d9 3000 	ldr.w	r3, [r9]
 8014bc6:	781b      	ldrb	r3, [r3, #0]
 8014bc8:	2b4e      	cmp	r3, #78	@ 0x4e
 8014bca:	d863      	bhi.n	8014c94 <_scanf_float+0x120>
 8014bcc:	2b40      	cmp	r3, #64	@ 0x40
 8014bce:	d83b      	bhi.n	8014c48 <_scanf_float+0xd4>
 8014bd0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8014bd4:	b2c8      	uxtb	r0, r1
 8014bd6:	280e      	cmp	r0, #14
 8014bd8:	d939      	bls.n	8014c4e <_scanf_float+0xda>
 8014bda:	b11f      	cbz	r7, 8014be4 <_scanf_float+0x70>
 8014bdc:	6823      	ldr	r3, [r4, #0]
 8014bde:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014be2:	6023      	str	r3, [r4, #0]
 8014be4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014be8:	f1ba 0f01 	cmp.w	sl, #1
 8014bec:	f200 8114 	bhi.w	8014e18 <_scanf_float+0x2a4>
 8014bf0:	9b01      	ldr	r3, [sp, #4]
 8014bf2:	429e      	cmp	r6, r3
 8014bf4:	f200 8105 	bhi.w	8014e02 <_scanf_float+0x28e>
 8014bf8:	2001      	movs	r0, #1
 8014bfa:	b007      	add	sp, #28
 8014bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c00:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8014c04:	2a0d      	cmp	r2, #13
 8014c06:	d8e8      	bhi.n	8014bda <_scanf_float+0x66>
 8014c08:	a101      	add	r1, pc, #4	@ (adr r1, 8014c10 <_scanf_float+0x9c>)
 8014c0a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014c0e:	bf00      	nop
 8014c10:	08014d59 	.word	0x08014d59
 8014c14:	08014bdb 	.word	0x08014bdb
 8014c18:	08014bdb 	.word	0x08014bdb
 8014c1c:	08014bdb 	.word	0x08014bdb
 8014c20:	08014db5 	.word	0x08014db5
 8014c24:	08014d8f 	.word	0x08014d8f
 8014c28:	08014bdb 	.word	0x08014bdb
 8014c2c:	08014bdb 	.word	0x08014bdb
 8014c30:	08014d67 	.word	0x08014d67
 8014c34:	08014bdb 	.word	0x08014bdb
 8014c38:	08014bdb 	.word	0x08014bdb
 8014c3c:	08014bdb 	.word	0x08014bdb
 8014c40:	08014bdb 	.word	0x08014bdb
 8014c44:	08014d23 	.word	0x08014d23
 8014c48:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8014c4c:	e7da      	b.n	8014c04 <_scanf_float+0x90>
 8014c4e:	290e      	cmp	r1, #14
 8014c50:	d8c3      	bhi.n	8014bda <_scanf_float+0x66>
 8014c52:	a001      	add	r0, pc, #4	@ (adr r0, 8014c58 <_scanf_float+0xe4>)
 8014c54:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8014c58:	08014d13 	.word	0x08014d13
 8014c5c:	08014bdb 	.word	0x08014bdb
 8014c60:	08014d13 	.word	0x08014d13
 8014c64:	08014da3 	.word	0x08014da3
 8014c68:	08014bdb 	.word	0x08014bdb
 8014c6c:	08014cb5 	.word	0x08014cb5
 8014c70:	08014cf9 	.word	0x08014cf9
 8014c74:	08014cf9 	.word	0x08014cf9
 8014c78:	08014cf9 	.word	0x08014cf9
 8014c7c:	08014cf9 	.word	0x08014cf9
 8014c80:	08014cf9 	.word	0x08014cf9
 8014c84:	08014cf9 	.word	0x08014cf9
 8014c88:	08014cf9 	.word	0x08014cf9
 8014c8c:	08014cf9 	.word	0x08014cf9
 8014c90:	08014cf9 	.word	0x08014cf9
 8014c94:	2b6e      	cmp	r3, #110	@ 0x6e
 8014c96:	d809      	bhi.n	8014cac <_scanf_float+0x138>
 8014c98:	2b60      	cmp	r3, #96	@ 0x60
 8014c9a:	d8b1      	bhi.n	8014c00 <_scanf_float+0x8c>
 8014c9c:	2b54      	cmp	r3, #84	@ 0x54
 8014c9e:	d07b      	beq.n	8014d98 <_scanf_float+0x224>
 8014ca0:	2b59      	cmp	r3, #89	@ 0x59
 8014ca2:	d19a      	bne.n	8014bda <_scanf_float+0x66>
 8014ca4:	2d07      	cmp	r5, #7
 8014ca6:	d198      	bne.n	8014bda <_scanf_float+0x66>
 8014ca8:	2508      	movs	r5, #8
 8014caa:	e02f      	b.n	8014d0c <_scanf_float+0x198>
 8014cac:	2b74      	cmp	r3, #116	@ 0x74
 8014cae:	d073      	beq.n	8014d98 <_scanf_float+0x224>
 8014cb0:	2b79      	cmp	r3, #121	@ 0x79
 8014cb2:	e7f6      	b.n	8014ca2 <_scanf_float+0x12e>
 8014cb4:	6821      	ldr	r1, [r4, #0]
 8014cb6:	05c8      	lsls	r0, r1, #23
 8014cb8:	d51e      	bpl.n	8014cf8 <_scanf_float+0x184>
 8014cba:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8014cbe:	6021      	str	r1, [r4, #0]
 8014cc0:	3701      	adds	r7, #1
 8014cc2:	f1bb 0f00 	cmp.w	fp, #0
 8014cc6:	d003      	beq.n	8014cd0 <_scanf_float+0x15c>
 8014cc8:	3201      	adds	r2, #1
 8014cca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014cce:	60a2      	str	r2, [r4, #8]
 8014cd0:	68a3      	ldr	r3, [r4, #8]
 8014cd2:	3b01      	subs	r3, #1
 8014cd4:	60a3      	str	r3, [r4, #8]
 8014cd6:	6923      	ldr	r3, [r4, #16]
 8014cd8:	3301      	adds	r3, #1
 8014cda:	6123      	str	r3, [r4, #16]
 8014cdc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014ce0:	3b01      	subs	r3, #1
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	f8c9 3004 	str.w	r3, [r9, #4]
 8014ce8:	f340 8082 	ble.w	8014df0 <_scanf_float+0x27c>
 8014cec:	f8d9 3000 	ldr.w	r3, [r9]
 8014cf0:	3301      	adds	r3, #1
 8014cf2:	f8c9 3000 	str.w	r3, [r9]
 8014cf6:	e762      	b.n	8014bbe <_scanf_float+0x4a>
 8014cf8:	eb1a 0105 	adds.w	r1, sl, r5
 8014cfc:	f47f af6d 	bne.w	8014bda <_scanf_float+0x66>
 8014d00:	6822      	ldr	r2, [r4, #0]
 8014d02:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8014d06:	6022      	str	r2, [r4, #0]
 8014d08:	460d      	mov	r5, r1
 8014d0a:	468a      	mov	sl, r1
 8014d0c:	f806 3b01 	strb.w	r3, [r6], #1
 8014d10:	e7de      	b.n	8014cd0 <_scanf_float+0x15c>
 8014d12:	6822      	ldr	r2, [r4, #0]
 8014d14:	0610      	lsls	r0, r2, #24
 8014d16:	f57f af60 	bpl.w	8014bda <_scanf_float+0x66>
 8014d1a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014d1e:	6022      	str	r2, [r4, #0]
 8014d20:	e7f4      	b.n	8014d0c <_scanf_float+0x198>
 8014d22:	f1ba 0f00 	cmp.w	sl, #0
 8014d26:	d10c      	bne.n	8014d42 <_scanf_float+0x1ce>
 8014d28:	b977      	cbnz	r7, 8014d48 <_scanf_float+0x1d4>
 8014d2a:	6822      	ldr	r2, [r4, #0]
 8014d2c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014d30:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014d34:	d108      	bne.n	8014d48 <_scanf_float+0x1d4>
 8014d36:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014d3a:	6022      	str	r2, [r4, #0]
 8014d3c:	f04f 0a01 	mov.w	sl, #1
 8014d40:	e7e4      	b.n	8014d0c <_scanf_float+0x198>
 8014d42:	f1ba 0f02 	cmp.w	sl, #2
 8014d46:	d050      	beq.n	8014dea <_scanf_float+0x276>
 8014d48:	2d01      	cmp	r5, #1
 8014d4a:	d002      	beq.n	8014d52 <_scanf_float+0x1de>
 8014d4c:	2d04      	cmp	r5, #4
 8014d4e:	f47f af44 	bne.w	8014bda <_scanf_float+0x66>
 8014d52:	3501      	adds	r5, #1
 8014d54:	b2ed      	uxtb	r5, r5
 8014d56:	e7d9      	b.n	8014d0c <_scanf_float+0x198>
 8014d58:	f1ba 0f01 	cmp.w	sl, #1
 8014d5c:	f47f af3d 	bne.w	8014bda <_scanf_float+0x66>
 8014d60:	f04f 0a02 	mov.w	sl, #2
 8014d64:	e7d2      	b.n	8014d0c <_scanf_float+0x198>
 8014d66:	b975      	cbnz	r5, 8014d86 <_scanf_float+0x212>
 8014d68:	2f00      	cmp	r7, #0
 8014d6a:	f47f af37 	bne.w	8014bdc <_scanf_float+0x68>
 8014d6e:	6822      	ldr	r2, [r4, #0]
 8014d70:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014d74:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014d78:	f040 8103 	bne.w	8014f82 <_scanf_float+0x40e>
 8014d7c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014d80:	6022      	str	r2, [r4, #0]
 8014d82:	2501      	movs	r5, #1
 8014d84:	e7c2      	b.n	8014d0c <_scanf_float+0x198>
 8014d86:	2d03      	cmp	r5, #3
 8014d88:	d0e3      	beq.n	8014d52 <_scanf_float+0x1de>
 8014d8a:	2d05      	cmp	r5, #5
 8014d8c:	e7df      	b.n	8014d4e <_scanf_float+0x1da>
 8014d8e:	2d02      	cmp	r5, #2
 8014d90:	f47f af23 	bne.w	8014bda <_scanf_float+0x66>
 8014d94:	2503      	movs	r5, #3
 8014d96:	e7b9      	b.n	8014d0c <_scanf_float+0x198>
 8014d98:	2d06      	cmp	r5, #6
 8014d9a:	f47f af1e 	bne.w	8014bda <_scanf_float+0x66>
 8014d9e:	2507      	movs	r5, #7
 8014da0:	e7b4      	b.n	8014d0c <_scanf_float+0x198>
 8014da2:	6822      	ldr	r2, [r4, #0]
 8014da4:	0591      	lsls	r1, r2, #22
 8014da6:	f57f af18 	bpl.w	8014bda <_scanf_float+0x66>
 8014daa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8014dae:	6022      	str	r2, [r4, #0]
 8014db0:	9702      	str	r7, [sp, #8]
 8014db2:	e7ab      	b.n	8014d0c <_scanf_float+0x198>
 8014db4:	6822      	ldr	r2, [r4, #0]
 8014db6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8014dba:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8014dbe:	d005      	beq.n	8014dcc <_scanf_float+0x258>
 8014dc0:	0550      	lsls	r0, r2, #21
 8014dc2:	f57f af0a 	bpl.w	8014bda <_scanf_float+0x66>
 8014dc6:	2f00      	cmp	r7, #0
 8014dc8:	f000 80db 	beq.w	8014f82 <_scanf_float+0x40e>
 8014dcc:	0591      	lsls	r1, r2, #22
 8014dce:	bf58      	it	pl
 8014dd0:	9902      	ldrpl	r1, [sp, #8]
 8014dd2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014dd6:	bf58      	it	pl
 8014dd8:	1a79      	subpl	r1, r7, r1
 8014dda:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8014dde:	bf58      	it	pl
 8014de0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8014de4:	6022      	str	r2, [r4, #0]
 8014de6:	2700      	movs	r7, #0
 8014de8:	e790      	b.n	8014d0c <_scanf_float+0x198>
 8014dea:	f04f 0a03 	mov.w	sl, #3
 8014dee:	e78d      	b.n	8014d0c <_scanf_float+0x198>
 8014df0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014df4:	4649      	mov	r1, r9
 8014df6:	4640      	mov	r0, r8
 8014df8:	4798      	blx	r3
 8014dfa:	2800      	cmp	r0, #0
 8014dfc:	f43f aedf 	beq.w	8014bbe <_scanf_float+0x4a>
 8014e00:	e6eb      	b.n	8014bda <_scanf_float+0x66>
 8014e02:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014e06:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014e0a:	464a      	mov	r2, r9
 8014e0c:	4640      	mov	r0, r8
 8014e0e:	4798      	blx	r3
 8014e10:	6923      	ldr	r3, [r4, #16]
 8014e12:	3b01      	subs	r3, #1
 8014e14:	6123      	str	r3, [r4, #16]
 8014e16:	e6eb      	b.n	8014bf0 <_scanf_float+0x7c>
 8014e18:	1e6b      	subs	r3, r5, #1
 8014e1a:	2b06      	cmp	r3, #6
 8014e1c:	d824      	bhi.n	8014e68 <_scanf_float+0x2f4>
 8014e1e:	2d02      	cmp	r5, #2
 8014e20:	d836      	bhi.n	8014e90 <_scanf_float+0x31c>
 8014e22:	9b01      	ldr	r3, [sp, #4]
 8014e24:	429e      	cmp	r6, r3
 8014e26:	f67f aee7 	bls.w	8014bf8 <_scanf_float+0x84>
 8014e2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014e2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014e32:	464a      	mov	r2, r9
 8014e34:	4640      	mov	r0, r8
 8014e36:	4798      	blx	r3
 8014e38:	6923      	ldr	r3, [r4, #16]
 8014e3a:	3b01      	subs	r3, #1
 8014e3c:	6123      	str	r3, [r4, #16]
 8014e3e:	e7f0      	b.n	8014e22 <_scanf_float+0x2ae>
 8014e40:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014e44:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014e48:	464a      	mov	r2, r9
 8014e4a:	4640      	mov	r0, r8
 8014e4c:	4798      	blx	r3
 8014e4e:	6923      	ldr	r3, [r4, #16]
 8014e50:	3b01      	subs	r3, #1
 8014e52:	6123      	str	r3, [r4, #16]
 8014e54:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014e58:	fa5f fa8a 	uxtb.w	sl, sl
 8014e5c:	f1ba 0f02 	cmp.w	sl, #2
 8014e60:	d1ee      	bne.n	8014e40 <_scanf_float+0x2cc>
 8014e62:	3d03      	subs	r5, #3
 8014e64:	b2ed      	uxtb	r5, r5
 8014e66:	1b76      	subs	r6, r6, r5
 8014e68:	6823      	ldr	r3, [r4, #0]
 8014e6a:	05da      	lsls	r2, r3, #23
 8014e6c:	d530      	bpl.n	8014ed0 <_scanf_float+0x35c>
 8014e6e:	055b      	lsls	r3, r3, #21
 8014e70:	d511      	bpl.n	8014e96 <_scanf_float+0x322>
 8014e72:	9b01      	ldr	r3, [sp, #4]
 8014e74:	429e      	cmp	r6, r3
 8014e76:	f67f aebf 	bls.w	8014bf8 <_scanf_float+0x84>
 8014e7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014e7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014e82:	464a      	mov	r2, r9
 8014e84:	4640      	mov	r0, r8
 8014e86:	4798      	blx	r3
 8014e88:	6923      	ldr	r3, [r4, #16]
 8014e8a:	3b01      	subs	r3, #1
 8014e8c:	6123      	str	r3, [r4, #16]
 8014e8e:	e7f0      	b.n	8014e72 <_scanf_float+0x2fe>
 8014e90:	46aa      	mov	sl, r5
 8014e92:	46b3      	mov	fp, r6
 8014e94:	e7de      	b.n	8014e54 <_scanf_float+0x2e0>
 8014e96:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014e9a:	6923      	ldr	r3, [r4, #16]
 8014e9c:	2965      	cmp	r1, #101	@ 0x65
 8014e9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8014ea2:	f106 35ff 	add.w	r5, r6, #4294967295
 8014ea6:	6123      	str	r3, [r4, #16]
 8014ea8:	d00c      	beq.n	8014ec4 <_scanf_float+0x350>
 8014eaa:	2945      	cmp	r1, #69	@ 0x45
 8014eac:	d00a      	beq.n	8014ec4 <_scanf_float+0x350>
 8014eae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014eb2:	464a      	mov	r2, r9
 8014eb4:	4640      	mov	r0, r8
 8014eb6:	4798      	blx	r3
 8014eb8:	6923      	ldr	r3, [r4, #16]
 8014eba:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8014ebe:	3b01      	subs	r3, #1
 8014ec0:	1eb5      	subs	r5, r6, #2
 8014ec2:	6123      	str	r3, [r4, #16]
 8014ec4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014ec8:	464a      	mov	r2, r9
 8014eca:	4640      	mov	r0, r8
 8014ecc:	4798      	blx	r3
 8014ece:	462e      	mov	r6, r5
 8014ed0:	6822      	ldr	r2, [r4, #0]
 8014ed2:	f012 0210 	ands.w	r2, r2, #16
 8014ed6:	d001      	beq.n	8014edc <_scanf_float+0x368>
 8014ed8:	2000      	movs	r0, #0
 8014eda:	e68e      	b.n	8014bfa <_scanf_float+0x86>
 8014edc:	7032      	strb	r2, [r6, #0]
 8014ede:	6823      	ldr	r3, [r4, #0]
 8014ee0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8014ee4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014ee8:	d125      	bne.n	8014f36 <_scanf_float+0x3c2>
 8014eea:	9b02      	ldr	r3, [sp, #8]
 8014eec:	429f      	cmp	r7, r3
 8014eee:	d00a      	beq.n	8014f06 <_scanf_float+0x392>
 8014ef0:	1bda      	subs	r2, r3, r7
 8014ef2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8014ef6:	429e      	cmp	r6, r3
 8014ef8:	bf28      	it	cs
 8014efa:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8014efe:	4922      	ldr	r1, [pc, #136]	@ (8014f88 <_scanf_float+0x414>)
 8014f00:	4630      	mov	r0, r6
 8014f02:	f000 fa3b 	bl	801537c <siprintf>
 8014f06:	9901      	ldr	r1, [sp, #4]
 8014f08:	2200      	movs	r2, #0
 8014f0a:	4640      	mov	r0, r8
 8014f0c:	f002 fd88 	bl	8017a20 <_strtod_r>
 8014f10:	9b03      	ldr	r3, [sp, #12]
 8014f12:	6821      	ldr	r1, [r4, #0]
 8014f14:	681b      	ldr	r3, [r3, #0]
 8014f16:	f011 0f02 	tst.w	r1, #2
 8014f1a:	ec57 6b10 	vmov	r6, r7, d0
 8014f1e:	f103 0204 	add.w	r2, r3, #4
 8014f22:	d015      	beq.n	8014f50 <_scanf_float+0x3dc>
 8014f24:	9903      	ldr	r1, [sp, #12]
 8014f26:	600a      	str	r2, [r1, #0]
 8014f28:	681b      	ldr	r3, [r3, #0]
 8014f2a:	e9c3 6700 	strd	r6, r7, [r3]
 8014f2e:	68e3      	ldr	r3, [r4, #12]
 8014f30:	3301      	adds	r3, #1
 8014f32:	60e3      	str	r3, [r4, #12]
 8014f34:	e7d0      	b.n	8014ed8 <_scanf_float+0x364>
 8014f36:	9b04      	ldr	r3, [sp, #16]
 8014f38:	2b00      	cmp	r3, #0
 8014f3a:	d0e4      	beq.n	8014f06 <_scanf_float+0x392>
 8014f3c:	9905      	ldr	r1, [sp, #20]
 8014f3e:	230a      	movs	r3, #10
 8014f40:	3101      	adds	r1, #1
 8014f42:	4640      	mov	r0, r8
 8014f44:	f002 fdec 	bl	8017b20 <_strtol_r>
 8014f48:	9b04      	ldr	r3, [sp, #16]
 8014f4a:	9e05      	ldr	r6, [sp, #20]
 8014f4c:	1ac2      	subs	r2, r0, r3
 8014f4e:	e7d0      	b.n	8014ef2 <_scanf_float+0x37e>
 8014f50:	f011 0f04 	tst.w	r1, #4
 8014f54:	9903      	ldr	r1, [sp, #12]
 8014f56:	600a      	str	r2, [r1, #0]
 8014f58:	d1e6      	bne.n	8014f28 <_scanf_float+0x3b4>
 8014f5a:	681d      	ldr	r5, [r3, #0]
 8014f5c:	4632      	mov	r2, r6
 8014f5e:	463b      	mov	r3, r7
 8014f60:	4630      	mov	r0, r6
 8014f62:	4639      	mov	r1, r7
 8014f64:	f7eb fde2 	bl	8000b2c <__aeabi_dcmpun>
 8014f68:	b128      	cbz	r0, 8014f76 <_scanf_float+0x402>
 8014f6a:	4808      	ldr	r0, [pc, #32]	@ (8014f8c <_scanf_float+0x418>)
 8014f6c:	f000 fc02 	bl	8015774 <nanf>
 8014f70:	ed85 0a00 	vstr	s0, [r5]
 8014f74:	e7db      	b.n	8014f2e <_scanf_float+0x3ba>
 8014f76:	4630      	mov	r0, r6
 8014f78:	4639      	mov	r1, r7
 8014f7a:	f7eb fe35 	bl	8000be8 <__aeabi_d2f>
 8014f7e:	6028      	str	r0, [r5, #0]
 8014f80:	e7d5      	b.n	8014f2e <_scanf_float+0x3ba>
 8014f82:	2700      	movs	r7, #0
 8014f84:	e62e      	b.n	8014be4 <_scanf_float+0x70>
 8014f86:	bf00      	nop
 8014f88:	08018f70 	.word	0x08018f70
 8014f8c:	080190b1 	.word	0x080190b1

08014f90 <std>:
 8014f90:	2300      	movs	r3, #0
 8014f92:	b510      	push	{r4, lr}
 8014f94:	4604      	mov	r4, r0
 8014f96:	e9c0 3300 	strd	r3, r3, [r0]
 8014f9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014f9e:	6083      	str	r3, [r0, #8]
 8014fa0:	8181      	strh	r1, [r0, #12]
 8014fa2:	6643      	str	r3, [r0, #100]	@ 0x64
 8014fa4:	81c2      	strh	r2, [r0, #14]
 8014fa6:	6183      	str	r3, [r0, #24]
 8014fa8:	4619      	mov	r1, r3
 8014faa:	2208      	movs	r2, #8
 8014fac:	305c      	adds	r0, #92	@ 0x5c
 8014fae:	f000 fae9 	bl	8015584 <memset>
 8014fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8014fe8 <std+0x58>)
 8014fb4:	6263      	str	r3, [r4, #36]	@ 0x24
 8014fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8014fec <std+0x5c>)
 8014fb8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014fba:	4b0d      	ldr	r3, [pc, #52]	@ (8014ff0 <std+0x60>)
 8014fbc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8014ff4 <std+0x64>)
 8014fc0:	6323      	str	r3, [r4, #48]	@ 0x30
 8014fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8014ff8 <std+0x68>)
 8014fc4:	6224      	str	r4, [r4, #32]
 8014fc6:	429c      	cmp	r4, r3
 8014fc8:	d006      	beq.n	8014fd8 <std+0x48>
 8014fca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014fce:	4294      	cmp	r4, r2
 8014fd0:	d002      	beq.n	8014fd8 <std+0x48>
 8014fd2:	33d0      	adds	r3, #208	@ 0xd0
 8014fd4:	429c      	cmp	r4, r3
 8014fd6:	d105      	bne.n	8014fe4 <std+0x54>
 8014fd8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014fdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014fe0:	f7ed bb62 	b.w	80026a8 <__retarget_lock_init_recursive>
 8014fe4:	bd10      	pop	{r4, pc}
 8014fe6:	bf00      	nop
 8014fe8:	080153c1 	.word	0x080153c1
 8014fec:	080153e3 	.word	0x080153e3
 8014ff0:	0801541b 	.word	0x0801541b
 8014ff4:	0801543f 	.word	0x0801543f
 8014ff8:	20011658 	.word	0x20011658

08014ffc <stdio_exit_handler>:
 8014ffc:	4a02      	ldr	r2, [pc, #8]	@ (8015008 <stdio_exit_handler+0xc>)
 8014ffe:	4903      	ldr	r1, [pc, #12]	@ (801500c <stdio_exit_handler+0x10>)
 8015000:	4803      	ldr	r0, [pc, #12]	@ (8015010 <stdio_exit_handler+0x14>)
 8015002:	f000 b869 	b.w	80150d8 <_fwalk_sglue>
 8015006:	bf00      	nop
 8015008:	20000030 	.word	0x20000030
 801500c:	08018161 	.word	0x08018161
 8015010:	20000040 	.word	0x20000040

08015014 <cleanup_stdio>:
 8015014:	6841      	ldr	r1, [r0, #4]
 8015016:	4b0c      	ldr	r3, [pc, #48]	@ (8015048 <cleanup_stdio+0x34>)
 8015018:	4299      	cmp	r1, r3
 801501a:	b510      	push	{r4, lr}
 801501c:	4604      	mov	r4, r0
 801501e:	d001      	beq.n	8015024 <cleanup_stdio+0x10>
 8015020:	f003 f89e 	bl	8018160 <_fflush_r>
 8015024:	68a1      	ldr	r1, [r4, #8]
 8015026:	4b09      	ldr	r3, [pc, #36]	@ (801504c <cleanup_stdio+0x38>)
 8015028:	4299      	cmp	r1, r3
 801502a:	d002      	beq.n	8015032 <cleanup_stdio+0x1e>
 801502c:	4620      	mov	r0, r4
 801502e:	f003 f897 	bl	8018160 <_fflush_r>
 8015032:	68e1      	ldr	r1, [r4, #12]
 8015034:	4b06      	ldr	r3, [pc, #24]	@ (8015050 <cleanup_stdio+0x3c>)
 8015036:	4299      	cmp	r1, r3
 8015038:	d004      	beq.n	8015044 <cleanup_stdio+0x30>
 801503a:	4620      	mov	r0, r4
 801503c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015040:	f003 b88e 	b.w	8018160 <_fflush_r>
 8015044:	bd10      	pop	{r4, pc}
 8015046:	bf00      	nop
 8015048:	20011658 	.word	0x20011658
 801504c:	200116c0 	.word	0x200116c0
 8015050:	20011728 	.word	0x20011728

08015054 <global_stdio_init.part.0>:
 8015054:	b510      	push	{r4, lr}
 8015056:	4b0b      	ldr	r3, [pc, #44]	@ (8015084 <global_stdio_init.part.0+0x30>)
 8015058:	4c0b      	ldr	r4, [pc, #44]	@ (8015088 <global_stdio_init.part.0+0x34>)
 801505a:	4a0c      	ldr	r2, [pc, #48]	@ (801508c <global_stdio_init.part.0+0x38>)
 801505c:	601a      	str	r2, [r3, #0]
 801505e:	4620      	mov	r0, r4
 8015060:	2200      	movs	r2, #0
 8015062:	2104      	movs	r1, #4
 8015064:	f7ff ff94 	bl	8014f90 <std>
 8015068:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801506c:	2201      	movs	r2, #1
 801506e:	2109      	movs	r1, #9
 8015070:	f7ff ff8e 	bl	8014f90 <std>
 8015074:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015078:	2202      	movs	r2, #2
 801507a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801507e:	2112      	movs	r1, #18
 8015080:	f7ff bf86 	b.w	8014f90 <std>
 8015084:	20011790 	.word	0x20011790
 8015088:	20011658 	.word	0x20011658
 801508c:	08014ffd 	.word	0x08014ffd

08015090 <__sfp_lock_acquire>:
 8015090:	4801      	ldr	r0, [pc, #4]	@ (8015098 <__sfp_lock_acquire+0x8>)
 8015092:	f7ed bb30 	b.w	80026f6 <__retarget_lock_acquire_recursive>
 8015096:	bf00      	nop
 8015098:	20000640 	.word	0x20000640

0801509c <__sfp_lock_release>:
 801509c:	4801      	ldr	r0, [pc, #4]	@ (80150a4 <__sfp_lock_release+0x8>)
 801509e:	f7ed bb3f 	b.w	8002720 <__retarget_lock_release_recursive>
 80150a2:	bf00      	nop
 80150a4:	20000640 	.word	0x20000640

080150a8 <__sinit>:
 80150a8:	b510      	push	{r4, lr}
 80150aa:	4604      	mov	r4, r0
 80150ac:	f7ff fff0 	bl	8015090 <__sfp_lock_acquire>
 80150b0:	6a23      	ldr	r3, [r4, #32]
 80150b2:	b11b      	cbz	r3, 80150bc <__sinit+0x14>
 80150b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80150b8:	f7ff bff0 	b.w	801509c <__sfp_lock_release>
 80150bc:	4b04      	ldr	r3, [pc, #16]	@ (80150d0 <__sinit+0x28>)
 80150be:	6223      	str	r3, [r4, #32]
 80150c0:	4b04      	ldr	r3, [pc, #16]	@ (80150d4 <__sinit+0x2c>)
 80150c2:	681b      	ldr	r3, [r3, #0]
 80150c4:	2b00      	cmp	r3, #0
 80150c6:	d1f5      	bne.n	80150b4 <__sinit+0xc>
 80150c8:	f7ff ffc4 	bl	8015054 <global_stdio_init.part.0>
 80150cc:	e7f2      	b.n	80150b4 <__sinit+0xc>
 80150ce:	bf00      	nop
 80150d0:	08015015 	.word	0x08015015
 80150d4:	20011790 	.word	0x20011790

080150d8 <_fwalk_sglue>:
 80150d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80150dc:	4607      	mov	r7, r0
 80150de:	4688      	mov	r8, r1
 80150e0:	4614      	mov	r4, r2
 80150e2:	2600      	movs	r6, #0
 80150e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80150e8:	f1b9 0901 	subs.w	r9, r9, #1
 80150ec:	d505      	bpl.n	80150fa <_fwalk_sglue+0x22>
 80150ee:	6824      	ldr	r4, [r4, #0]
 80150f0:	2c00      	cmp	r4, #0
 80150f2:	d1f7      	bne.n	80150e4 <_fwalk_sglue+0xc>
 80150f4:	4630      	mov	r0, r6
 80150f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80150fa:	89ab      	ldrh	r3, [r5, #12]
 80150fc:	2b01      	cmp	r3, #1
 80150fe:	d907      	bls.n	8015110 <_fwalk_sglue+0x38>
 8015100:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015104:	3301      	adds	r3, #1
 8015106:	d003      	beq.n	8015110 <_fwalk_sglue+0x38>
 8015108:	4629      	mov	r1, r5
 801510a:	4638      	mov	r0, r7
 801510c:	47c0      	blx	r8
 801510e:	4306      	orrs	r6, r0
 8015110:	3568      	adds	r5, #104	@ 0x68
 8015112:	e7e9      	b.n	80150e8 <_fwalk_sglue+0x10>

08015114 <iprintf>:
 8015114:	b40f      	push	{r0, r1, r2, r3}
 8015116:	b507      	push	{r0, r1, r2, lr}
 8015118:	4906      	ldr	r1, [pc, #24]	@ (8015134 <iprintf+0x20>)
 801511a:	ab04      	add	r3, sp, #16
 801511c:	6808      	ldr	r0, [r1, #0]
 801511e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015122:	6881      	ldr	r1, [r0, #8]
 8015124:	9301      	str	r3, [sp, #4]
 8015126:	f002 fe7f 	bl	8017e28 <_vfiprintf_r>
 801512a:	b003      	add	sp, #12
 801512c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015130:	b004      	add	sp, #16
 8015132:	4770      	bx	lr
 8015134:	2000003c 	.word	0x2000003c

08015138 <putchar>:
 8015138:	4b02      	ldr	r3, [pc, #8]	@ (8015144 <putchar+0xc>)
 801513a:	4601      	mov	r1, r0
 801513c:	6818      	ldr	r0, [r3, #0]
 801513e:	6882      	ldr	r2, [r0, #8]
 8015140:	f003 b898 	b.w	8018274 <_putc_r>
 8015144:	2000003c 	.word	0x2000003c

08015148 <_puts_r>:
 8015148:	6a03      	ldr	r3, [r0, #32]
 801514a:	b570      	push	{r4, r5, r6, lr}
 801514c:	6884      	ldr	r4, [r0, #8]
 801514e:	4605      	mov	r5, r0
 8015150:	460e      	mov	r6, r1
 8015152:	b90b      	cbnz	r3, 8015158 <_puts_r+0x10>
 8015154:	f7ff ffa8 	bl	80150a8 <__sinit>
 8015158:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801515a:	07db      	lsls	r3, r3, #31
 801515c:	d405      	bmi.n	801516a <_puts_r+0x22>
 801515e:	89a3      	ldrh	r3, [r4, #12]
 8015160:	0598      	lsls	r0, r3, #22
 8015162:	d402      	bmi.n	801516a <_puts_r+0x22>
 8015164:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015166:	f7ed fac6 	bl	80026f6 <__retarget_lock_acquire_recursive>
 801516a:	89a3      	ldrh	r3, [r4, #12]
 801516c:	0719      	lsls	r1, r3, #28
 801516e:	d502      	bpl.n	8015176 <_puts_r+0x2e>
 8015170:	6923      	ldr	r3, [r4, #16]
 8015172:	2b00      	cmp	r3, #0
 8015174:	d135      	bne.n	80151e2 <_puts_r+0x9a>
 8015176:	4621      	mov	r1, r4
 8015178:	4628      	mov	r0, r5
 801517a:	f000 f9ad 	bl	80154d8 <__swsetup_r>
 801517e:	b380      	cbz	r0, 80151e2 <_puts_r+0x9a>
 8015180:	f04f 35ff 	mov.w	r5, #4294967295
 8015184:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015186:	07da      	lsls	r2, r3, #31
 8015188:	d405      	bmi.n	8015196 <_puts_r+0x4e>
 801518a:	89a3      	ldrh	r3, [r4, #12]
 801518c:	059b      	lsls	r3, r3, #22
 801518e:	d402      	bmi.n	8015196 <_puts_r+0x4e>
 8015190:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015192:	f7ed fac5 	bl	8002720 <__retarget_lock_release_recursive>
 8015196:	4628      	mov	r0, r5
 8015198:	bd70      	pop	{r4, r5, r6, pc}
 801519a:	2b00      	cmp	r3, #0
 801519c:	da04      	bge.n	80151a8 <_puts_r+0x60>
 801519e:	69a2      	ldr	r2, [r4, #24]
 80151a0:	429a      	cmp	r2, r3
 80151a2:	dc17      	bgt.n	80151d4 <_puts_r+0x8c>
 80151a4:	290a      	cmp	r1, #10
 80151a6:	d015      	beq.n	80151d4 <_puts_r+0x8c>
 80151a8:	6823      	ldr	r3, [r4, #0]
 80151aa:	1c5a      	adds	r2, r3, #1
 80151ac:	6022      	str	r2, [r4, #0]
 80151ae:	7019      	strb	r1, [r3, #0]
 80151b0:	68a3      	ldr	r3, [r4, #8]
 80151b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80151b6:	3b01      	subs	r3, #1
 80151b8:	60a3      	str	r3, [r4, #8]
 80151ba:	2900      	cmp	r1, #0
 80151bc:	d1ed      	bne.n	801519a <_puts_r+0x52>
 80151be:	2b00      	cmp	r3, #0
 80151c0:	da11      	bge.n	80151e6 <_puts_r+0x9e>
 80151c2:	4622      	mov	r2, r4
 80151c4:	210a      	movs	r1, #10
 80151c6:	4628      	mov	r0, r5
 80151c8:	f000 f948 	bl	801545c <__swbuf_r>
 80151cc:	3001      	adds	r0, #1
 80151ce:	d0d7      	beq.n	8015180 <_puts_r+0x38>
 80151d0:	250a      	movs	r5, #10
 80151d2:	e7d7      	b.n	8015184 <_puts_r+0x3c>
 80151d4:	4622      	mov	r2, r4
 80151d6:	4628      	mov	r0, r5
 80151d8:	f000 f940 	bl	801545c <__swbuf_r>
 80151dc:	3001      	adds	r0, #1
 80151de:	d1e7      	bne.n	80151b0 <_puts_r+0x68>
 80151e0:	e7ce      	b.n	8015180 <_puts_r+0x38>
 80151e2:	3e01      	subs	r6, #1
 80151e4:	e7e4      	b.n	80151b0 <_puts_r+0x68>
 80151e6:	6823      	ldr	r3, [r4, #0]
 80151e8:	1c5a      	adds	r2, r3, #1
 80151ea:	6022      	str	r2, [r4, #0]
 80151ec:	220a      	movs	r2, #10
 80151ee:	701a      	strb	r2, [r3, #0]
 80151f0:	e7ee      	b.n	80151d0 <_puts_r+0x88>
	...

080151f4 <puts>:
 80151f4:	4b02      	ldr	r3, [pc, #8]	@ (8015200 <puts+0xc>)
 80151f6:	4601      	mov	r1, r0
 80151f8:	6818      	ldr	r0, [r3, #0]
 80151fa:	f7ff bfa5 	b.w	8015148 <_puts_r>
 80151fe:	bf00      	nop
 8015200:	2000003c 	.word	0x2000003c

08015204 <setbuf>:
 8015204:	fab1 f281 	clz	r2, r1
 8015208:	0952      	lsrs	r2, r2, #5
 801520a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801520e:	0052      	lsls	r2, r2, #1
 8015210:	f000 b800 	b.w	8015214 <setvbuf>

08015214 <setvbuf>:
 8015214:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015218:	461d      	mov	r5, r3
 801521a:	4b57      	ldr	r3, [pc, #348]	@ (8015378 <setvbuf+0x164>)
 801521c:	681f      	ldr	r7, [r3, #0]
 801521e:	4604      	mov	r4, r0
 8015220:	460e      	mov	r6, r1
 8015222:	4690      	mov	r8, r2
 8015224:	b127      	cbz	r7, 8015230 <setvbuf+0x1c>
 8015226:	6a3b      	ldr	r3, [r7, #32]
 8015228:	b913      	cbnz	r3, 8015230 <setvbuf+0x1c>
 801522a:	4638      	mov	r0, r7
 801522c:	f7ff ff3c 	bl	80150a8 <__sinit>
 8015230:	f1b8 0f02 	cmp.w	r8, #2
 8015234:	d006      	beq.n	8015244 <setvbuf+0x30>
 8015236:	f1b8 0f01 	cmp.w	r8, #1
 801523a:	f200 809a 	bhi.w	8015372 <setvbuf+0x15e>
 801523e:	2d00      	cmp	r5, #0
 8015240:	f2c0 8097 	blt.w	8015372 <setvbuf+0x15e>
 8015244:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015246:	07d9      	lsls	r1, r3, #31
 8015248:	d405      	bmi.n	8015256 <setvbuf+0x42>
 801524a:	89a3      	ldrh	r3, [r4, #12]
 801524c:	059a      	lsls	r2, r3, #22
 801524e:	d402      	bmi.n	8015256 <setvbuf+0x42>
 8015250:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015252:	f7ed fa50 	bl	80026f6 <__retarget_lock_acquire_recursive>
 8015256:	4621      	mov	r1, r4
 8015258:	4638      	mov	r0, r7
 801525a:	f002 ff81 	bl	8018160 <_fflush_r>
 801525e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015260:	b141      	cbz	r1, 8015274 <setvbuf+0x60>
 8015262:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015266:	4299      	cmp	r1, r3
 8015268:	d002      	beq.n	8015270 <setvbuf+0x5c>
 801526a:	4638      	mov	r0, r7
 801526c:	f001 f8e0 	bl	8016430 <_free_r>
 8015270:	2300      	movs	r3, #0
 8015272:	6363      	str	r3, [r4, #52]	@ 0x34
 8015274:	2300      	movs	r3, #0
 8015276:	61a3      	str	r3, [r4, #24]
 8015278:	6063      	str	r3, [r4, #4]
 801527a:	89a3      	ldrh	r3, [r4, #12]
 801527c:	061b      	lsls	r3, r3, #24
 801527e:	d503      	bpl.n	8015288 <setvbuf+0x74>
 8015280:	6921      	ldr	r1, [r4, #16]
 8015282:	4638      	mov	r0, r7
 8015284:	f001 f8d4 	bl	8016430 <_free_r>
 8015288:	89a3      	ldrh	r3, [r4, #12]
 801528a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 801528e:	f023 0303 	bic.w	r3, r3, #3
 8015292:	f1b8 0f02 	cmp.w	r8, #2
 8015296:	81a3      	strh	r3, [r4, #12]
 8015298:	d061      	beq.n	801535e <setvbuf+0x14a>
 801529a:	ab01      	add	r3, sp, #4
 801529c:	466a      	mov	r2, sp
 801529e:	4621      	mov	r1, r4
 80152a0:	4638      	mov	r0, r7
 80152a2:	f002 ff85 	bl	80181b0 <__swhatbuf_r>
 80152a6:	89a3      	ldrh	r3, [r4, #12]
 80152a8:	4318      	orrs	r0, r3
 80152aa:	81a0      	strh	r0, [r4, #12]
 80152ac:	bb2d      	cbnz	r5, 80152fa <setvbuf+0xe6>
 80152ae:	9d00      	ldr	r5, [sp, #0]
 80152b0:	4628      	mov	r0, r5
 80152b2:	f7fe ff4b 	bl	801414c <malloc>
 80152b6:	4606      	mov	r6, r0
 80152b8:	2800      	cmp	r0, #0
 80152ba:	d152      	bne.n	8015362 <setvbuf+0x14e>
 80152bc:	f8dd 9000 	ldr.w	r9, [sp]
 80152c0:	45a9      	cmp	r9, r5
 80152c2:	d140      	bne.n	8015346 <setvbuf+0x132>
 80152c4:	f04f 35ff 	mov.w	r5, #4294967295
 80152c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80152cc:	f043 0202 	orr.w	r2, r3, #2
 80152d0:	81a2      	strh	r2, [r4, #12]
 80152d2:	2200      	movs	r2, #0
 80152d4:	60a2      	str	r2, [r4, #8]
 80152d6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80152da:	6022      	str	r2, [r4, #0]
 80152dc:	6122      	str	r2, [r4, #16]
 80152de:	2201      	movs	r2, #1
 80152e0:	6162      	str	r2, [r4, #20]
 80152e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80152e4:	07d6      	lsls	r6, r2, #31
 80152e6:	d404      	bmi.n	80152f2 <setvbuf+0xde>
 80152e8:	0598      	lsls	r0, r3, #22
 80152ea:	d402      	bmi.n	80152f2 <setvbuf+0xde>
 80152ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80152ee:	f7ed fa17 	bl	8002720 <__retarget_lock_release_recursive>
 80152f2:	4628      	mov	r0, r5
 80152f4:	b003      	add	sp, #12
 80152f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80152fa:	2e00      	cmp	r6, #0
 80152fc:	d0d8      	beq.n	80152b0 <setvbuf+0x9c>
 80152fe:	6a3b      	ldr	r3, [r7, #32]
 8015300:	b913      	cbnz	r3, 8015308 <setvbuf+0xf4>
 8015302:	4638      	mov	r0, r7
 8015304:	f7ff fed0 	bl	80150a8 <__sinit>
 8015308:	f1b8 0f01 	cmp.w	r8, #1
 801530c:	bf08      	it	eq
 801530e:	89a3      	ldrheq	r3, [r4, #12]
 8015310:	6026      	str	r6, [r4, #0]
 8015312:	bf04      	itt	eq
 8015314:	f043 0301 	orreq.w	r3, r3, #1
 8015318:	81a3      	strheq	r3, [r4, #12]
 801531a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801531e:	f013 0208 	ands.w	r2, r3, #8
 8015322:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8015326:	d01e      	beq.n	8015366 <setvbuf+0x152>
 8015328:	07d9      	lsls	r1, r3, #31
 801532a:	bf41      	itttt	mi
 801532c:	2200      	movmi	r2, #0
 801532e:	426d      	negmi	r5, r5
 8015330:	60a2      	strmi	r2, [r4, #8]
 8015332:	61a5      	strmi	r5, [r4, #24]
 8015334:	bf58      	it	pl
 8015336:	60a5      	strpl	r5, [r4, #8]
 8015338:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801533a:	07d2      	lsls	r2, r2, #31
 801533c:	d401      	bmi.n	8015342 <setvbuf+0x12e>
 801533e:	059b      	lsls	r3, r3, #22
 8015340:	d513      	bpl.n	801536a <setvbuf+0x156>
 8015342:	2500      	movs	r5, #0
 8015344:	e7d5      	b.n	80152f2 <setvbuf+0xde>
 8015346:	4648      	mov	r0, r9
 8015348:	f7fe ff00 	bl	801414c <malloc>
 801534c:	4606      	mov	r6, r0
 801534e:	2800      	cmp	r0, #0
 8015350:	d0b8      	beq.n	80152c4 <setvbuf+0xb0>
 8015352:	89a3      	ldrh	r3, [r4, #12]
 8015354:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015358:	81a3      	strh	r3, [r4, #12]
 801535a:	464d      	mov	r5, r9
 801535c:	e7cf      	b.n	80152fe <setvbuf+0xea>
 801535e:	2500      	movs	r5, #0
 8015360:	e7b2      	b.n	80152c8 <setvbuf+0xb4>
 8015362:	46a9      	mov	r9, r5
 8015364:	e7f5      	b.n	8015352 <setvbuf+0x13e>
 8015366:	60a2      	str	r2, [r4, #8]
 8015368:	e7e6      	b.n	8015338 <setvbuf+0x124>
 801536a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801536c:	f7ed f9d8 	bl	8002720 <__retarget_lock_release_recursive>
 8015370:	e7e7      	b.n	8015342 <setvbuf+0x12e>
 8015372:	f04f 35ff 	mov.w	r5, #4294967295
 8015376:	e7bc      	b.n	80152f2 <setvbuf+0xde>
 8015378:	2000003c 	.word	0x2000003c

0801537c <siprintf>:
 801537c:	b40e      	push	{r1, r2, r3}
 801537e:	b510      	push	{r4, lr}
 8015380:	b09d      	sub	sp, #116	@ 0x74
 8015382:	ab1f      	add	r3, sp, #124	@ 0x7c
 8015384:	9002      	str	r0, [sp, #8]
 8015386:	9006      	str	r0, [sp, #24]
 8015388:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801538c:	480a      	ldr	r0, [pc, #40]	@ (80153b8 <siprintf+0x3c>)
 801538e:	9107      	str	r1, [sp, #28]
 8015390:	9104      	str	r1, [sp, #16]
 8015392:	490a      	ldr	r1, [pc, #40]	@ (80153bc <siprintf+0x40>)
 8015394:	f853 2b04 	ldr.w	r2, [r3], #4
 8015398:	9105      	str	r1, [sp, #20]
 801539a:	2400      	movs	r4, #0
 801539c:	a902      	add	r1, sp, #8
 801539e:	6800      	ldr	r0, [r0, #0]
 80153a0:	9301      	str	r3, [sp, #4]
 80153a2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80153a4:	f002 fc1a 	bl	8017bdc <_svfiprintf_r>
 80153a8:	9b02      	ldr	r3, [sp, #8]
 80153aa:	701c      	strb	r4, [r3, #0]
 80153ac:	b01d      	add	sp, #116	@ 0x74
 80153ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80153b2:	b003      	add	sp, #12
 80153b4:	4770      	bx	lr
 80153b6:	bf00      	nop
 80153b8:	2000003c 	.word	0x2000003c
 80153bc:	ffff0208 	.word	0xffff0208

080153c0 <__sread>:
 80153c0:	b510      	push	{r4, lr}
 80153c2:	460c      	mov	r4, r1
 80153c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80153c8:	f000 f968 	bl	801569c <_read_r>
 80153cc:	2800      	cmp	r0, #0
 80153ce:	bfab      	itete	ge
 80153d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80153d2:	89a3      	ldrhlt	r3, [r4, #12]
 80153d4:	181b      	addge	r3, r3, r0
 80153d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80153da:	bfac      	ite	ge
 80153dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80153de:	81a3      	strhlt	r3, [r4, #12]
 80153e0:	bd10      	pop	{r4, pc}

080153e2 <__swrite>:
 80153e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80153e6:	461f      	mov	r7, r3
 80153e8:	898b      	ldrh	r3, [r1, #12]
 80153ea:	05db      	lsls	r3, r3, #23
 80153ec:	4605      	mov	r5, r0
 80153ee:	460c      	mov	r4, r1
 80153f0:	4616      	mov	r6, r2
 80153f2:	d505      	bpl.n	8015400 <__swrite+0x1e>
 80153f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80153f8:	2302      	movs	r3, #2
 80153fa:	2200      	movs	r2, #0
 80153fc:	f000 f93c 	bl	8015678 <_lseek_r>
 8015400:	89a3      	ldrh	r3, [r4, #12]
 8015402:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015406:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801540a:	81a3      	strh	r3, [r4, #12]
 801540c:	4632      	mov	r2, r6
 801540e:	463b      	mov	r3, r7
 8015410:	4628      	mov	r0, r5
 8015412:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015416:	f000 b963 	b.w	80156e0 <_write_r>

0801541a <__sseek>:
 801541a:	b510      	push	{r4, lr}
 801541c:	460c      	mov	r4, r1
 801541e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015422:	f000 f929 	bl	8015678 <_lseek_r>
 8015426:	1c43      	adds	r3, r0, #1
 8015428:	89a3      	ldrh	r3, [r4, #12]
 801542a:	bf15      	itete	ne
 801542c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801542e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015432:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015436:	81a3      	strheq	r3, [r4, #12]
 8015438:	bf18      	it	ne
 801543a:	81a3      	strhne	r3, [r4, #12]
 801543c:	bd10      	pop	{r4, pc}

0801543e <__sclose>:
 801543e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015442:	f000 b8ab 	b.w	801559c <_close_r>
	...

08015448 <viprintf>:
 8015448:	460b      	mov	r3, r1
 801544a:	4903      	ldr	r1, [pc, #12]	@ (8015458 <viprintf+0x10>)
 801544c:	4602      	mov	r2, r0
 801544e:	6808      	ldr	r0, [r1, #0]
 8015450:	6881      	ldr	r1, [r0, #8]
 8015452:	f002 bce9 	b.w	8017e28 <_vfiprintf_r>
 8015456:	bf00      	nop
 8015458:	2000003c 	.word	0x2000003c

0801545c <__swbuf_r>:
 801545c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801545e:	460e      	mov	r6, r1
 8015460:	4614      	mov	r4, r2
 8015462:	4605      	mov	r5, r0
 8015464:	b118      	cbz	r0, 801546e <__swbuf_r+0x12>
 8015466:	6a03      	ldr	r3, [r0, #32]
 8015468:	b90b      	cbnz	r3, 801546e <__swbuf_r+0x12>
 801546a:	f7ff fe1d 	bl	80150a8 <__sinit>
 801546e:	69a3      	ldr	r3, [r4, #24]
 8015470:	60a3      	str	r3, [r4, #8]
 8015472:	89a3      	ldrh	r3, [r4, #12]
 8015474:	071a      	lsls	r2, r3, #28
 8015476:	d501      	bpl.n	801547c <__swbuf_r+0x20>
 8015478:	6923      	ldr	r3, [r4, #16]
 801547a:	b943      	cbnz	r3, 801548e <__swbuf_r+0x32>
 801547c:	4621      	mov	r1, r4
 801547e:	4628      	mov	r0, r5
 8015480:	f000 f82a 	bl	80154d8 <__swsetup_r>
 8015484:	b118      	cbz	r0, 801548e <__swbuf_r+0x32>
 8015486:	f04f 37ff 	mov.w	r7, #4294967295
 801548a:	4638      	mov	r0, r7
 801548c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801548e:	6823      	ldr	r3, [r4, #0]
 8015490:	6922      	ldr	r2, [r4, #16]
 8015492:	1a98      	subs	r0, r3, r2
 8015494:	6963      	ldr	r3, [r4, #20]
 8015496:	b2f6      	uxtb	r6, r6
 8015498:	4283      	cmp	r3, r0
 801549a:	4637      	mov	r7, r6
 801549c:	dc05      	bgt.n	80154aa <__swbuf_r+0x4e>
 801549e:	4621      	mov	r1, r4
 80154a0:	4628      	mov	r0, r5
 80154a2:	f002 fe5d 	bl	8018160 <_fflush_r>
 80154a6:	2800      	cmp	r0, #0
 80154a8:	d1ed      	bne.n	8015486 <__swbuf_r+0x2a>
 80154aa:	68a3      	ldr	r3, [r4, #8]
 80154ac:	3b01      	subs	r3, #1
 80154ae:	60a3      	str	r3, [r4, #8]
 80154b0:	6823      	ldr	r3, [r4, #0]
 80154b2:	1c5a      	adds	r2, r3, #1
 80154b4:	6022      	str	r2, [r4, #0]
 80154b6:	701e      	strb	r6, [r3, #0]
 80154b8:	6962      	ldr	r2, [r4, #20]
 80154ba:	1c43      	adds	r3, r0, #1
 80154bc:	429a      	cmp	r2, r3
 80154be:	d004      	beq.n	80154ca <__swbuf_r+0x6e>
 80154c0:	89a3      	ldrh	r3, [r4, #12]
 80154c2:	07db      	lsls	r3, r3, #31
 80154c4:	d5e1      	bpl.n	801548a <__swbuf_r+0x2e>
 80154c6:	2e0a      	cmp	r6, #10
 80154c8:	d1df      	bne.n	801548a <__swbuf_r+0x2e>
 80154ca:	4621      	mov	r1, r4
 80154cc:	4628      	mov	r0, r5
 80154ce:	f002 fe47 	bl	8018160 <_fflush_r>
 80154d2:	2800      	cmp	r0, #0
 80154d4:	d0d9      	beq.n	801548a <__swbuf_r+0x2e>
 80154d6:	e7d6      	b.n	8015486 <__swbuf_r+0x2a>

080154d8 <__swsetup_r>:
 80154d8:	b538      	push	{r3, r4, r5, lr}
 80154da:	4b29      	ldr	r3, [pc, #164]	@ (8015580 <__swsetup_r+0xa8>)
 80154dc:	4605      	mov	r5, r0
 80154de:	6818      	ldr	r0, [r3, #0]
 80154e0:	460c      	mov	r4, r1
 80154e2:	b118      	cbz	r0, 80154ec <__swsetup_r+0x14>
 80154e4:	6a03      	ldr	r3, [r0, #32]
 80154e6:	b90b      	cbnz	r3, 80154ec <__swsetup_r+0x14>
 80154e8:	f7ff fdde 	bl	80150a8 <__sinit>
 80154ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154f0:	0719      	lsls	r1, r3, #28
 80154f2:	d422      	bmi.n	801553a <__swsetup_r+0x62>
 80154f4:	06da      	lsls	r2, r3, #27
 80154f6:	d407      	bmi.n	8015508 <__swsetup_r+0x30>
 80154f8:	2209      	movs	r2, #9
 80154fa:	602a      	str	r2, [r5, #0]
 80154fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015500:	81a3      	strh	r3, [r4, #12]
 8015502:	f04f 30ff 	mov.w	r0, #4294967295
 8015506:	e033      	b.n	8015570 <__swsetup_r+0x98>
 8015508:	0758      	lsls	r0, r3, #29
 801550a:	d512      	bpl.n	8015532 <__swsetup_r+0x5a>
 801550c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801550e:	b141      	cbz	r1, 8015522 <__swsetup_r+0x4a>
 8015510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015514:	4299      	cmp	r1, r3
 8015516:	d002      	beq.n	801551e <__swsetup_r+0x46>
 8015518:	4628      	mov	r0, r5
 801551a:	f000 ff89 	bl	8016430 <_free_r>
 801551e:	2300      	movs	r3, #0
 8015520:	6363      	str	r3, [r4, #52]	@ 0x34
 8015522:	89a3      	ldrh	r3, [r4, #12]
 8015524:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015528:	81a3      	strh	r3, [r4, #12]
 801552a:	2300      	movs	r3, #0
 801552c:	6063      	str	r3, [r4, #4]
 801552e:	6923      	ldr	r3, [r4, #16]
 8015530:	6023      	str	r3, [r4, #0]
 8015532:	89a3      	ldrh	r3, [r4, #12]
 8015534:	f043 0308 	orr.w	r3, r3, #8
 8015538:	81a3      	strh	r3, [r4, #12]
 801553a:	6923      	ldr	r3, [r4, #16]
 801553c:	b94b      	cbnz	r3, 8015552 <__swsetup_r+0x7a>
 801553e:	89a3      	ldrh	r3, [r4, #12]
 8015540:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015548:	d003      	beq.n	8015552 <__swsetup_r+0x7a>
 801554a:	4621      	mov	r1, r4
 801554c:	4628      	mov	r0, r5
 801554e:	f002 fe55 	bl	80181fc <__smakebuf_r>
 8015552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015556:	f013 0201 	ands.w	r2, r3, #1
 801555a:	d00a      	beq.n	8015572 <__swsetup_r+0x9a>
 801555c:	2200      	movs	r2, #0
 801555e:	60a2      	str	r2, [r4, #8]
 8015560:	6962      	ldr	r2, [r4, #20]
 8015562:	4252      	negs	r2, r2
 8015564:	61a2      	str	r2, [r4, #24]
 8015566:	6922      	ldr	r2, [r4, #16]
 8015568:	b942      	cbnz	r2, 801557c <__swsetup_r+0xa4>
 801556a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801556e:	d1c5      	bne.n	80154fc <__swsetup_r+0x24>
 8015570:	bd38      	pop	{r3, r4, r5, pc}
 8015572:	0799      	lsls	r1, r3, #30
 8015574:	bf58      	it	pl
 8015576:	6962      	ldrpl	r2, [r4, #20]
 8015578:	60a2      	str	r2, [r4, #8]
 801557a:	e7f4      	b.n	8015566 <__swsetup_r+0x8e>
 801557c:	2000      	movs	r0, #0
 801557e:	e7f7      	b.n	8015570 <__swsetup_r+0x98>
 8015580:	2000003c 	.word	0x2000003c

08015584 <memset>:
 8015584:	4402      	add	r2, r0
 8015586:	4603      	mov	r3, r0
 8015588:	4293      	cmp	r3, r2
 801558a:	d100      	bne.n	801558e <memset+0xa>
 801558c:	4770      	bx	lr
 801558e:	f803 1b01 	strb.w	r1, [r3], #1
 8015592:	e7f9      	b.n	8015588 <memset+0x4>

08015594 <_localeconv_r>:
 8015594:	4800      	ldr	r0, [pc, #0]	@ (8015598 <_localeconv_r+0x4>)
 8015596:	4770      	bx	lr
 8015598:	2000017c 	.word	0x2000017c

0801559c <_close_r>:
 801559c:	b538      	push	{r3, r4, r5, lr}
 801559e:	4d06      	ldr	r5, [pc, #24]	@ (80155b8 <_close_r+0x1c>)
 80155a0:	2300      	movs	r3, #0
 80155a2:	4604      	mov	r4, r0
 80155a4:	4608      	mov	r0, r1
 80155a6:	602b      	str	r3, [r5, #0]
 80155a8:	f7ec fe7a 	bl	80022a0 <_close>
 80155ac:	1c43      	adds	r3, r0, #1
 80155ae:	d102      	bne.n	80155b6 <_close_r+0x1a>
 80155b0:	682b      	ldr	r3, [r5, #0]
 80155b2:	b103      	cbz	r3, 80155b6 <_close_r+0x1a>
 80155b4:	6023      	str	r3, [r4, #0]
 80155b6:	bd38      	pop	{r3, r4, r5, pc}
 80155b8:	20011794 	.word	0x20011794

080155bc <_reclaim_reent>:
 80155bc:	4b2d      	ldr	r3, [pc, #180]	@ (8015674 <_reclaim_reent+0xb8>)
 80155be:	681b      	ldr	r3, [r3, #0]
 80155c0:	4283      	cmp	r3, r0
 80155c2:	b570      	push	{r4, r5, r6, lr}
 80155c4:	4604      	mov	r4, r0
 80155c6:	d053      	beq.n	8015670 <_reclaim_reent+0xb4>
 80155c8:	69c3      	ldr	r3, [r0, #28]
 80155ca:	b31b      	cbz	r3, 8015614 <_reclaim_reent+0x58>
 80155cc:	68db      	ldr	r3, [r3, #12]
 80155ce:	b163      	cbz	r3, 80155ea <_reclaim_reent+0x2e>
 80155d0:	2500      	movs	r5, #0
 80155d2:	69e3      	ldr	r3, [r4, #28]
 80155d4:	68db      	ldr	r3, [r3, #12]
 80155d6:	5959      	ldr	r1, [r3, r5]
 80155d8:	b9b1      	cbnz	r1, 8015608 <_reclaim_reent+0x4c>
 80155da:	3504      	adds	r5, #4
 80155dc:	2d80      	cmp	r5, #128	@ 0x80
 80155de:	d1f8      	bne.n	80155d2 <_reclaim_reent+0x16>
 80155e0:	69e3      	ldr	r3, [r4, #28]
 80155e2:	4620      	mov	r0, r4
 80155e4:	68d9      	ldr	r1, [r3, #12]
 80155e6:	f000 ff23 	bl	8016430 <_free_r>
 80155ea:	69e3      	ldr	r3, [r4, #28]
 80155ec:	6819      	ldr	r1, [r3, #0]
 80155ee:	b111      	cbz	r1, 80155f6 <_reclaim_reent+0x3a>
 80155f0:	4620      	mov	r0, r4
 80155f2:	f000 ff1d 	bl	8016430 <_free_r>
 80155f6:	69e3      	ldr	r3, [r4, #28]
 80155f8:	689d      	ldr	r5, [r3, #8]
 80155fa:	b15d      	cbz	r5, 8015614 <_reclaim_reent+0x58>
 80155fc:	4629      	mov	r1, r5
 80155fe:	4620      	mov	r0, r4
 8015600:	682d      	ldr	r5, [r5, #0]
 8015602:	f000 ff15 	bl	8016430 <_free_r>
 8015606:	e7f8      	b.n	80155fa <_reclaim_reent+0x3e>
 8015608:	680e      	ldr	r6, [r1, #0]
 801560a:	4620      	mov	r0, r4
 801560c:	f000 ff10 	bl	8016430 <_free_r>
 8015610:	4631      	mov	r1, r6
 8015612:	e7e1      	b.n	80155d8 <_reclaim_reent+0x1c>
 8015614:	6961      	ldr	r1, [r4, #20]
 8015616:	b111      	cbz	r1, 801561e <_reclaim_reent+0x62>
 8015618:	4620      	mov	r0, r4
 801561a:	f000 ff09 	bl	8016430 <_free_r>
 801561e:	69e1      	ldr	r1, [r4, #28]
 8015620:	b111      	cbz	r1, 8015628 <_reclaim_reent+0x6c>
 8015622:	4620      	mov	r0, r4
 8015624:	f000 ff04 	bl	8016430 <_free_r>
 8015628:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801562a:	b111      	cbz	r1, 8015632 <_reclaim_reent+0x76>
 801562c:	4620      	mov	r0, r4
 801562e:	f000 feff 	bl	8016430 <_free_r>
 8015632:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015634:	b111      	cbz	r1, 801563c <_reclaim_reent+0x80>
 8015636:	4620      	mov	r0, r4
 8015638:	f000 fefa 	bl	8016430 <_free_r>
 801563c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801563e:	b111      	cbz	r1, 8015646 <_reclaim_reent+0x8a>
 8015640:	4620      	mov	r0, r4
 8015642:	f000 fef5 	bl	8016430 <_free_r>
 8015646:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8015648:	b111      	cbz	r1, 8015650 <_reclaim_reent+0x94>
 801564a:	4620      	mov	r0, r4
 801564c:	f000 fef0 	bl	8016430 <_free_r>
 8015650:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8015652:	b111      	cbz	r1, 801565a <_reclaim_reent+0x9e>
 8015654:	4620      	mov	r0, r4
 8015656:	f000 feeb 	bl	8016430 <_free_r>
 801565a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801565c:	b111      	cbz	r1, 8015664 <_reclaim_reent+0xa8>
 801565e:	4620      	mov	r0, r4
 8015660:	f000 fee6 	bl	8016430 <_free_r>
 8015664:	6a23      	ldr	r3, [r4, #32]
 8015666:	b11b      	cbz	r3, 8015670 <_reclaim_reent+0xb4>
 8015668:	4620      	mov	r0, r4
 801566a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801566e:	4718      	bx	r3
 8015670:	bd70      	pop	{r4, r5, r6, pc}
 8015672:	bf00      	nop
 8015674:	2000003c 	.word	0x2000003c

08015678 <_lseek_r>:
 8015678:	b538      	push	{r3, r4, r5, lr}
 801567a:	4d07      	ldr	r5, [pc, #28]	@ (8015698 <_lseek_r+0x20>)
 801567c:	4604      	mov	r4, r0
 801567e:	4608      	mov	r0, r1
 8015680:	4611      	mov	r1, r2
 8015682:	2200      	movs	r2, #0
 8015684:	602a      	str	r2, [r5, #0]
 8015686:	461a      	mov	r2, r3
 8015688:	f7ec fe31 	bl	80022ee <_lseek>
 801568c:	1c43      	adds	r3, r0, #1
 801568e:	d102      	bne.n	8015696 <_lseek_r+0x1e>
 8015690:	682b      	ldr	r3, [r5, #0]
 8015692:	b103      	cbz	r3, 8015696 <_lseek_r+0x1e>
 8015694:	6023      	str	r3, [r4, #0]
 8015696:	bd38      	pop	{r3, r4, r5, pc}
 8015698:	20011794 	.word	0x20011794

0801569c <_read_r>:
 801569c:	b538      	push	{r3, r4, r5, lr}
 801569e:	4d07      	ldr	r5, [pc, #28]	@ (80156bc <_read_r+0x20>)
 80156a0:	4604      	mov	r4, r0
 80156a2:	4608      	mov	r0, r1
 80156a4:	4611      	mov	r1, r2
 80156a6:	2200      	movs	r2, #0
 80156a8:	602a      	str	r2, [r5, #0]
 80156aa:	461a      	mov	r2, r3
 80156ac:	f7ec fddb 	bl	8002266 <_read>
 80156b0:	1c43      	adds	r3, r0, #1
 80156b2:	d102      	bne.n	80156ba <_read_r+0x1e>
 80156b4:	682b      	ldr	r3, [r5, #0]
 80156b6:	b103      	cbz	r3, 80156ba <_read_r+0x1e>
 80156b8:	6023      	str	r3, [r4, #0]
 80156ba:	bd38      	pop	{r3, r4, r5, pc}
 80156bc:	20011794 	.word	0x20011794

080156c0 <_sbrk_r>:
 80156c0:	b538      	push	{r3, r4, r5, lr}
 80156c2:	4d06      	ldr	r5, [pc, #24]	@ (80156dc <_sbrk_r+0x1c>)
 80156c4:	2300      	movs	r3, #0
 80156c6:	4604      	mov	r4, r0
 80156c8:	4608      	mov	r0, r1
 80156ca:	602b      	str	r3, [r5, #0]
 80156cc:	f7ec fe1c 	bl	8002308 <_sbrk>
 80156d0:	1c43      	adds	r3, r0, #1
 80156d2:	d102      	bne.n	80156da <_sbrk_r+0x1a>
 80156d4:	682b      	ldr	r3, [r5, #0]
 80156d6:	b103      	cbz	r3, 80156da <_sbrk_r+0x1a>
 80156d8:	6023      	str	r3, [r4, #0]
 80156da:	bd38      	pop	{r3, r4, r5, pc}
 80156dc:	20011794 	.word	0x20011794

080156e0 <_write_r>:
 80156e0:	b538      	push	{r3, r4, r5, lr}
 80156e2:	4d07      	ldr	r5, [pc, #28]	@ (8015700 <_write_r+0x20>)
 80156e4:	4604      	mov	r4, r0
 80156e6:	4608      	mov	r0, r1
 80156e8:	4611      	mov	r1, r2
 80156ea:	2200      	movs	r2, #0
 80156ec:	602a      	str	r2, [r5, #0]
 80156ee:	461a      	mov	r2, r3
 80156f0:	f7ec fbee 	bl	8001ed0 <_write>
 80156f4:	1c43      	adds	r3, r0, #1
 80156f6:	d102      	bne.n	80156fe <_write_r+0x1e>
 80156f8:	682b      	ldr	r3, [r5, #0]
 80156fa:	b103      	cbz	r3, 80156fe <_write_r+0x1e>
 80156fc:	6023      	str	r3, [r4, #0]
 80156fe:	bd38      	pop	{r3, r4, r5, pc}
 8015700:	20011794 	.word	0x20011794

08015704 <__errno>:
 8015704:	4b01      	ldr	r3, [pc, #4]	@ (801570c <__errno+0x8>)
 8015706:	6818      	ldr	r0, [r3, #0]
 8015708:	4770      	bx	lr
 801570a:	bf00      	nop
 801570c:	2000003c 	.word	0x2000003c

08015710 <__libc_init_array>:
 8015710:	b570      	push	{r4, r5, r6, lr}
 8015712:	4d0d      	ldr	r5, [pc, #52]	@ (8015748 <__libc_init_array+0x38>)
 8015714:	4c0d      	ldr	r4, [pc, #52]	@ (801574c <__libc_init_array+0x3c>)
 8015716:	1b64      	subs	r4, r4, r5
 8015718:	10a4      	asrs	r4, r4, #2
 801571a:	2600      	movs	r6, #0
 801571c:	42a6      	cmp	r6, r4
 801571e:	d109      	bne.n	8015734 <__libc_init_array+0x24>
 8015720:	4d0b      	ldr	r5, [pc, #44]	@ (8015750 <__libc_init_array+0x40>)
 8015722:	4c0c      	ldr	r4, [pc, #48]	@ (8015754 <__libc_init_array+0x44>)
 8015724:	f003 fa7c 	bl	8018c20 <_init>
 8015728:	1b64      	subs	r4, r4, r5
 801572a:	10a4      	asrs	r4, r4, #2
 801572c:	2600      	movs	r6, #0
 801572e:	42a6      	cmp	r6, r4
 8015730:	d105      	bne.n	801573e <__libc_init_array+0x2e>
 8015732:	bd70      	pop	{r4, r5, r6, pc}
 8015734:	f855 3b04 	ldr.w	r3, [r5], #4
 8015738:	4798      	blx	r3
 801573a:	3601      	adds	r6, #1
 801573c:	e7ee      	b.n	801571c <__libc_init_array+0xc>
 801573e:	f855 3b04 	ldr.w	r3, [r5], #4
 8015742:	4798      	blx	r3
 8015744:	3601      	adds	r6, #1
 8015746:	e7f2      	b.n	801572e <__libc_init_array+0x1e>
 8015748:	0801936c 	.word	0x0801936c
 801574c:	0801936c 	.word	0x0801936c
 8015750:	0801936c 	.word	0x0801936c
 8015754:	08019370 	.word	0x08019370

08015758 <memcpy>:
 8015758:	440a      	add	r2, r1
 801575a:	4291      	cmp	r1, r2
 801575c:	f100 33ff 	add.w	r3, r0, #4294967295
 8015760:	d100      	bne.n	8015764 <memcpy+0xc>
 8015762:	4770      	bx	lr
 8015764:	b510      	push	{r4, lr}
 8015766:	f811 4b01 	ldrb.w	r4, [r1], #1
 801576a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801576e:	4291      	cmp	r1, r2
 8015770:	d1f9      	bne.n	8015766 <memcpy+0xe>
 8015772:	bd10      	pop	{r4, pc}

08015774 <nanf>:
 8015774:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801577c <nanf+0x8>
 8015778:	4770      	bx	lr
 801577a:	bf00      	nop
 801577c:	7fc00000 	.word	0x7fc00000

08015780 <quorem>:
 8015780:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015784:	6903      	ldr	r3, [r0, #16]
 8015786:	690c      	ldr	r4, [r1, #16]
 8015788:	42a3      	cmp	r3, r4
 801578a:	4607      	mov	r7, r0
 801578c:	db7e      	blt.n	801588c <quorem+0x10c>
 801578e:	3c01      	subs	r4, #1
 8015790:	f101 0814 	add.w	r8, r1, #20
 8015794:	00a3      	lsls	r3, r4, #2
 8015796:	f100 0514 	add.w	r5, r0, #20
 801579a:	9300      	str	r3, [sp, #0]
 801579c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80157a0:	9301      	str	r3, [sp, #4]
 80157a2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80157a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80157aa:	3301      	adds	r3, #1
 80157ac:	429a      	cmp	r2, r3
 80157ae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80157b2:	fbb2 f6f3 	udiv	r6, r2, r3
 80157b6:	d32e      	bcc.n	8015816 <quorem+0x96>
 80157b8:	f04f 0a00 	mov.w	sl, #0
 80157bc:	46c4      	mov	ip, r8
 80157be:	46ae      	mov	lr, r5
 80157c0:	46d3      	mov	fp, sl
 80157c2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80157c6:	b298      	uxth	r0, r3
 80157c8:	fb06 a000 	mla	r0, r6, r0, sl
 80157cc:	0c02      	lsrs	r2, r0, #16
 80157ce:	0c1b      	lsrs	r3, r3, #16
 80157d0:	fb06 2303 	mla	r3, r6, r3, r2
 80157d4:	f8de 2000 	ldr.w	r2, [lr]
 80157d8:	b280      	uxth	r0, r0
 80157da:	b292      	uxth	r2, r2
 80157dc:	1a12      	subs	r2, r2, r0
 80157de:	445a      	add	r2, fp
 80157e0:	f8de 0000 	ldr.w	r0, [lr]
 80157e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80157e8:	b29b      	uxth	r3, r3
 80157ea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80157ee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80157f2:	b292      	uxth	r2, r2
 80157f4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80157f8:	45e1      	cmp	r9, ip
 80157fa:	f84e 2b04 	str.w	r2, [lr], #4
 80157fe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015802:	d2de      	bcs.n	80157c2 <quorem+0x42>
 8015804:	9b00      	ldr	r3, [sp, #0]
 8015806:	58eb      	ldr	r3, [r5, r3]
 8015808:	b92b      	cbnz	r3, 8015816 <quorem+0x96>
 801580a:	9b01      	ldr	r3, [sp, #4]
 801580c:	3b04      	subs	r3, #4
 801580e:	429d      	cmp	r5, r3
 8015810:	461a      	mov	r2, r3
 8015812:	d32f      	bcc.n	8015874 <quorem+0xf4>
 8015814:	613c      	str	r4, [r7, #16]
 8015816:	4638      	mov	r0, r7
 8015818:	f001 f910 	bl	8016a3c <__mcmp>
 801581c:	2800      	cmp	r0, #0
 801581e:	db25      	blt.n	801586c <quorem+0xec>
 8015820:	4629      	mov	r1, r5
 8015822:	2000      	movs	r0, #0
 8015824:	f858 2b04 	ldr.w	r2, [r8], #4
 8015828:	f8d1 c000 	ldr.w	ip, [r1]
 801582c:	fa1f fe82 	uxth.w	lr, r2
 8015830:	fa1f f38c 	uxth.w	r3, ip
 8015834:	eba3 030e 	sub.w	r3, r3, lr
 8015838:	4403      	add	r3, r0
 801583a:	0c12      	lsrs	r2, r2, #16
 801583c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015840:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015844:	b29b      	uxth	r3, r3
 8015846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801584a:	45c1      	cmp	r9, r8
 801584c:	f841 3b04 	str.w	r3, [r1], #4
 8015850:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015854:	d2e6      	bcs.n	8015824 <quorem+0xa4>
 8015856:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801585a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801585e:	b922      	cbnz	r2, 801586a <quorem+0xea>
 8015860:	3b04      	subs	r3, #4
 8015862:	429d      	cmp	r5, r3
 8015864:	461a      	mov	r2, r3
 8015866:	d30b      	bcc.n	8015880 <quorem+0x100>
 8015868:	613c      	str	r4, [r7, #16]
 801586a:	3601      	adds	r6, #1
 801586c:	4630      	mov	r0, r6
 801586e:	b003      	add	sp, #12
 8015870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015874:	6812      	ldr	r2, [r2, #0]
 8015876:	3b04      	subs	r3, #4
 8015878:	2a00      	cmp	r2, #0
 801587a:	d1cb      	bne.n	8015814 <quorem+0x94>
 801587c:	3c01      	subs	r4, #1
 801587e:	e7c6      	b.n	801580e <quorem+0x8e>
 8015880:	6812      	ldr	r2, [r2, #0]
 8015882:	3b04      	subs	r3, #4
 8015884:	2a00      	cmp	r2, #0
 8015886:	d1ef      	bne.n	8015868 <quorem+0xe8>
 8015888:	3c01      	subs	r4, #1
 801588a:	e7ea      	b.n	8015862 <quorem+0xe2>
 801588c:	2000      	movs	r0, #0
 801588e:	e7ee      	b.n	801586e <quorem+0xee>

08015890 <_dtoa_r>:
 8015890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015894:	69c7      	ldr	r7, [r0, #28]
 8015896:	b097      	sub	sp, #92	@ 0x5c
 8015898:	ed8d 0b04 	vstr	d0, [sp, #16]
 801589c:	ec55 4b10 	vmov	r4, r5, d0
 80158a0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80158a2:	9107      	str	r1, [sp, #28]
 80158a4:	4681      	mov	r9, r0
 80158a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80158a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80158aa:	b97f      	cbnz	r7, 80158cc <_dtoa_r+0x3c>
 80158ac:	2010      	movs	r0, #16
 80158ae:	f7fe fc4d 	bl	801414c <malloc>
 80158b2:	4602      	mov	r2, r0
 80158b4:	f8c9 001c 	str.w	r0, [r9, #28]
 80158b8:	b920      	cbnz	r0, 80158c4 <_dtoa_r+0x34>
 80158ba:	4ba9      	ldr	r3, [pc, #676]	@ (8015b60 <_dtoa_r+0x2d0>)
 80158bc:	21ef      	movs	r1, #239	@ 0xef
 80158be:	48a9      	ldr	r0, [pc, #676]	@ (8015b64 <_dtoa_r+0x2d4>)
 80158c0:	f002 fd62 	bl	8018388 <__assert_func>
 80158c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80158c8:	6007      	str	r7, [r0, #0]
 80158ca:	60c7      	str	r7, [r0, #12]
 80158cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80158d0:	6819      	ldr	r1, [r3, #0]
 80158d2:	b159      	cbz	r1, 80158ec <_dtoa_r+0x5c>
 80158d4:	685a      	ldr	r2, [r3, #4]
 80158d6:	604a      	str	r2, [r1, #4]
 80158d8:	2301      	movs	r3, #1
 80158da:	4093      	lsls	r3, r2
 80158dc:	608b      	str	r3, [r1, #8]
 80158de:	4648      	mov	r0, r9
 80158e0:	f000 fe30 	bl	8016544 <_Bfree>
 80158e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80158e8:	2200      	movs	r2, #0
 80158ea:	601a      	str	r2, [r3, #0]
 80158ec:	1e2b      	subs	r3, r5, #0
 80158ee:	bfb9      	ittee	lt
 80158f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80158f4:	9305      	strlt	r3, [sp, #20]
 80158f6:	2300      	movge	r3, #0
 80158f8:	6033      	strge	r3, [r6, #0]
 80158fa:	9f05      	ldr	r7, [sp, #20]
 80158fc:	4b9a      	ldr	r3, [pc, #616]	@ (8015b68 <_dtoa_r+0x2d8>)
 80158fe:	bfbc      	itt	lt
 8015900:	2201      	movlt	r2, #1
 8015902:	6032      	strlt	r2, [r6, #0]
 8015904:	43bb      	bics	r3, r7
 8015906:	d112      	bne.n	801592e <_dtoa_r+0x9e>
 8015908:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801590a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801590e:	6013      	str	r3, [r2, #0]
 8015910:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015914:	4323      	orrs	r3, r4
 8015916:	f000 855a 	beq.w	80163ce <_dtoa_r+0xb3e>
 801591a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801591c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8015b7c <_dtoa_r+0x2ec>
 8015920:	2b00      	cmp	r3, #0
 8015922:	f000 855c 	beq.w	80163de <_dtoa_r+0xb4e>
 8015926:	f10a 0303 	add.w	r3, sl, #3
 801592a:	f000 bd56 	b.w	80163da <_dtoa_r+0xb4a>
 801592e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8015932:	2200      	movs	r2, #0
 8015934:	ec51 0b17 	vmov	r0, r1, d7
 8015938:	2300      	movs	r3, #0
 801593a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801593e:	f7eb f8c3 	bl	8000ac8 <__aeabi_dcmpeq>
 8015942:	4680      	mov	r8, r0
 8015944:	b158      	cbz	r0, 801595e <_dtoa_r+0xce>
 8015946:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015948:	2301      	movs	r3, #1
 801594a:	6013      	str	r3, [r2, #0]
 801594c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801594e:	b113      	cbz	r3, 8015956 <_dtoa_r+0xc6>
 8015950:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015952:	4b86      	ldr	r3, [pc, #536]	@ (8015b6c <_dtoa_r+0x2dc>)
 8015954:	6013      	str	r3, [r2, #0]
 8015956:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015b80 <_dtoa_r+0x2f0>
 801595a:	f000 bd40 	b.w	80163de <_dtoa_r+0xb4e>
 801595e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8015962:	aa14      	add	r2, sp, #80	@ 0x50
 8015964:	a915      	add	r1, sp, #84	@ 0x54
 8015966:	4648      	mov	r0, r9
 8015968:	f001 f988 	bl	8016c7c <__d2b>
 801596c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015970:	9002      	str	r0, [sp, #8]
 8015972:	2e00      	cmp	r6, #0
 8015974:	d078      	beq.n	8015a68 <_dtoa_r+0x1d8>
 8015976:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015978:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801597c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015980:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015984:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015988:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801598c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015990:	4619      	mov	r1, r3
 8015992:	2200      	movs	r2, #0
 8015994:	4b76      	ldr	r3, [pc, #472]	@ (8015b70 <_dtoa_r+0x2e0>)
 8015996:	f7ea fc77 	bl	8000288 <__aeabi_dsub>
 801599a:	a36b      	add	r3, pc, #428	@ (adr r3, 8015b48 <_dtoa_r+0x2b8>)
 801599c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159a0:	f7ea fe2a 	bl	80005f8 <__aeabi_dmul>
 80159a4:	a36a      	add	r3, pc, #424	@ (adr r3, 8015b50 <_dtoa_r+0x2c0>)
 80159a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159aa:	f7ea fc6f 	bl	800028c <__adddf3>
 80159ae:	4604      	mov	r4, r0
 80159b0:	4630      	mov	r0, r6
 80159b2:	460d      	mov	r5, r1
 80159b4:	f7ea fdb6 	bl	8000524 <__aeabi_i2d>
 80159b8:	a367      	add	r3, pc, #412	@ (adr r3, 8015b58 <_dtoa_r+0x2c8>)
 80159ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159be:	f7ea fe1b 	bl	80005f8 <__aeabi_dmul>
 80159c2:	4602      	mov	r2, r0
 80159c4:	460b      	mov	r3, r1
 80159c6:	4620      	mov	r0, r4
 80159c8:	4629      	mov	r1, r5
 80159ca:	f7ea fc5f 	bl	800028c <__adddf3>
 80159ce:	4604      	mov	r4, r0
 80159d0:	460d      	mov	r5, r1
 80159d2:	f7eb f8c1 	bl	8000b58 <__aeabi_d2iz>
 80159d6:	2200      	movs	r2, #0
 80159d8:	4607      	mov	r7, r0
 80159da:	2300      	movs	r3, #0
 80159dc:	4620      	mov	r0, r4
 80159de:	4629      	mov	r1, r5
 80159e0:	f7eb f87c 	bl	8000adc <__aeabi_dcmplt>
 80159e4:	b140      	cbz	r0, 80159f8 <_dtoa_r+0x168>
 80159e6:	4638      	mov	r0, r7
 80159e8:	f7ea fd9c 	bl	8000524 <__aeabi_i2d>
 80159ec:	4622      	mov	r2, r4
 80159ee:	462b      	mov	r3, r5
 80159f0:	f7eb f86a 	bl	8000ac8 <__aeabi_dcmpeq>
 80159f4:	b900      	cbnz	r0, 80159f8 <_dtoa_r+0x168>
 80159f6:	3f01      	subs	r7, #1
 80159f8:	2f16      	cmp	r7, #22
 80159fa:	d852      	bhi.n	8015aa2 <_dtoa_r+0x212>
 80159fc:	4b5d      	ldr	r3, [pc, #372]	@ (8015b74 <_dtoa_r+0x2e4>)
 80159fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015a0a:	f7eb f867 	bl	8000adc <__aeabi_dcmplt>
 8015a0e:	2800      	cmp	r0, #0
 8015a10:	d049      	beq.n	8015aa6 <_dtoa_r+0x216>
 8015a12:	3f01      	subs	r7, #1
 8015a14:	2300      	movs	r3, #0
 8015a16:	9310      	str	r3, [sp, #64]	@ 0x40
 8015a18:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015a1a:	1b9b      	subs	r3, r3, r6
 8015a1c:	1e5a      	subs	r2, r3, #1
 8015a1e:	bf45      	ittet	mi
 8015a20:	f1c3 0301 	rsbmi	r3, r3, #1
 8015a24:	9300      	strmi	r3, [sp, #0]
 8015a26:	2300      	movpl	r3, #0
 8015a28:	2300      	movmi	r3, #0
 8015a2a:	9206      	str	r2, [sp, #24]
 8015a2c:	bf54      	ite	pl
 8015a2e:	9300      	strpl	r3, [sp, #0]
 8015a30:	9306      	strmi	r3, [sp, #24]
 8015a32:	2f00      	cmp	r7, #0
 8015a34:	db39      	blt.n	8015aaa <_dtoa_r+0x21a>
 8015a36:	9b06      	ldr	r3, [sp, #24]
 8015a38:	970d      	str	r7, [sp, #52]	@ 0x34
 8015a3a:	443b      	add	r3, r7
 8015a3c:	9306      	str	r3, [sp, #24]
 8015a3e:	2300      	movs	r3, #0
 8015a40:	9308      	str	r3, [sp, #32]
 8015a42:	9b07      	ldr	r3, [sp, #28]
 8015a44:	2b09      	cmp	r3, #9
 8015a46:	d863      	bhi.n	8015b10 <_dtoa_r+0x280>
 8015a48:	2b05      	cmp	r3, #5
 8015a4a:	bfc4      	itt	gt
 8015a4c:	3b04      	subgt	r3, #4
 8015a4e:	9307      	strgt	r3, [sp, #28]
 8015a50:	9b07      	ldr	r3, [sp, #28]
 8015a52:	f1a3 0302 	sub.w	r3, r3, #2
 8015a56:	bfcc      	ite	gt
 8015a58:	2400      	movgt	r4, #0
 8015a5a:	2401      	movle	r4, #1
 8015a5c:	2b03      	cmp	r3, #3
 8015a5e:	d863      	bhi.n	8015b28 <_dtoa_r+0x298>
 8015a60:	e8df f003 	tbb	[pc, r3]
 8015a64:	2b375452 	.word	0x2b375452
 8015a68:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8015a6c:	441e      	add	r6, r3
 8015a6e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8015a72:	2b20      	cmp	r3, #32
 8015a74:	bfc1      	itttt	gt
 8015a76:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8015a7a:	409f      	lslgt	r7, r3
 8015a7c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8015a80:	fa24 f303 	lsrgt.w	r3, r4, r3
 8015a84:	bfd6      	itet	le
 8015a86:	f1c3 0320 	rsble	r3, r3, #32
 8015a8a:	ea47 0003 	orrgt.w	r0, r7, r3
 8015a8e:	fa04 f003 	lslle.w	r0, r4, r3
 8015a92:	f7ea fd37 	bl	8000504 <__aeabi_ui2d>
 8015a96:	2201      	movs	r2, #1
 8015a98:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8015a9c:	3e01      	subs	r6, #1
 8015a9e:	9212      	str	r2, [sp, #72]	@ 0x48
 8015aa0:	e776      	b.n	8015990 <_dtoa_r+0x100>
 8015aa2:	2301      	movs	r3, #1
 8015aa4:	e7b7      	b.n	8015a16 <_dtoa_r+0x186>
 8015aa6:	9010      	str	r0, [sp, #64]	@ 0x40
 8015aa8:	e7b6      	b.n	8015a18 <_dtoa_r+0x188>
 8015aaa:	9b00      	ldr	r3, [sp, #0]
 8015aac:	1bdb      	subs	r3, r3, r7
 8015aae:	9300      	str	r3, [sp, #0]
 8015ab0:	427b      	negs	r3, r7
 8015ab2:	9308      	str	r3, [sp, #32]
 8015ab4:	2300      	movs	r3, #0
 8015ab6:	930d      	str	r3, [sp, #52]	@ 0x34
 8015ab8:	e7c3      	b.n	8015a42 <_dtoa_r+0x1b2>
 8015aba:	2301      	movs	r3, #1
 8015abc:	9309      	str	r3, [sp, #36]	@ 0x24
 8015abe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015ac0:	eb07 0b03 	add.w	fp, r7, r3
 8015ac4:	f10b 0301 	add.w	r3, fp, #1
 8015ac8:	2b01      	cmp	r3, #1
 8015aca:	9303      	str	r3, [sp, #12]
 8015acc:	bfb8      	it	lt
 8015ace:	2301      	movlt	r3, #1
 8015ad0:	e006      	b.n	8015ae0 <_dtoa_r+0x250>
 8015ad2:	2301      	movs	r3, #1
 8015ad4:	9309      	str	r3, [sp, #36]	@ 0x24
 8015ad6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	dd28      	ble.n	8015b2e <_dtoa_r+0x29e>
 8015adc:	469b      	mov	fp, r3
 8015ade:	9303      	str	r3, [sp, #12]
 8015ae0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8015ae4:	2100      	movs	r1, #0
 8015ae6:	2204      	movs	r2, #4
 8015ae8:	f102 0514 	add.w	r5, r2, #20
 8015aec:	429d      	cmp	r5, r3
 8015aee:	d926      	bls.n	8015b3e <_dtoa_r+0x2ae>
 8015af0:	6041      	str	r1, [r0, #4]
 8015af2:	4648      	mov	r0, r9
 8015af4:	f000 fce6 	bl	80164c4 <_Balloc>
 8015af8:	4682      	mov	sl, r0
 8015afa:	2800      	cmp	r0, #0
 8015afc:	d142      	bne.n	8015b84 <_dtoa_r+0x2f4>
 8015afe:	4b1e      	ldr	r3, [pc, #120]	@ (8015b78 <_dtoa_r+0x2e8>)
 8015b00:	4602      	mov	r2, r0
 8015b02:	f240 11af 	movw	r1, #431	@ 0x1af
 8015b06:	e6da      	b.n	80158be <_dtoa_r+0x2e>
 8015b08:	2300      	movs	r3, #0
 8015b0a:	e7e3      	b.n	8015ad4 <_dtoa_r+0x244>
 8015b0c:	2300      	movs	r3, #0
 8015b0e:	e7d5      	b.n	8015abc <_dtoa_r+0x22c>
 8015b10:	2401      	movs	r4, #1
 8015b12:	2300      	movs	r3, #0
 8015b14:	9307      	str	r3, [sp, #28]
 8015b16:	9409      	str	r4, [sp, #36]	@ 0x24
 8015b18:	f04f 3bff 	mov.w	fp, #4294967295
 8015b1c:	2200      	movs	r2, #0
 8015b1e:	f8cd b00c 	str.w	fp, [sp, #12]
 8015b22:	2312      	movs	r3, #18
 8015b24:	920c      	str	r2, [sp, #48]	@ 0x30
 8015b26:	e7db      	b.n	8015ae0 <_dtoa_r+0x250>
 8015b28:	2301      	movs	r3, #1
 8015b2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b2c:	e7f4      	b.n	8015b18 <_dtoa_r+0x288>
 8015b2e:	f04f 0b01 	mov.w	fp, #1
 8015b32:	f8cd b00c 	str.w	fp, [sp, #12]
 8015b36:	465b      	mov	r3, fp
 8015b38:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015b3c:	e7d0      	b.n	8015ae0 <_dtoa_r+0x250>
 8015b3e:	3101      	adds	r1, #1
 8015b40:	0052      	lsls	r2, r2, #1
 8015b42:	e7d1      	b.n	8015ae8 <_dtoa_r+0x258>
 8015b44:	f3af 8000 	nop.w
 8015b48:	636f4361 	.word	0x636f4361
 8015b4c:	3fd287a7 	.word	0x3fd287a7
 8015b50:	8b60c8b3 	.word	0x8b60c8b3
 8015b54:	3fc68a28 	.word	0x3fc68a28
 8015b58:	509f79fb 	.word	0x509f79fb
 8015b5c:	3fd34413 	.word	0x3fd34413
 8015b60:	08018f82 	.word	0x08018f82
 8015b64:	08018f99 	.word	0x08018f99
 8015b68:	7ff00000 	.word	0x7ff00000
 8015b6c:	08018f4d 	.word	0x08018f4d
 8015b70:	3ff80000 	.word	0x3ff80000
 8015b74:	08019148 	.word	0x08019148
 8015b78:	08018ff1 	.word	0x08018ff1
 8015b7c:	08018f7e 	.word	0x08018f7e
 8015b80:	08018f4c 	.word	0x08018f4c
 8015b84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015b88:	6018      	str	r0, [r3, #0]
 8015b8a:	9b03      	ldr	r3, [sp, #12]
 8015b8c:	2b0e      	cmp	r3, #14
 8015b8e:	f200 80a1 	bhi.w	8015cd4 <_dtoa_r+0x444>
 8015b92:	2c00      	cmp	r4, #0
 8015b94:	f000 809e 	beq.w	8015cd4 <_dtoa_r+0x444>
 8015b98:	2f00      	cmp	r7, #0
 8015b9a:	dd33      	ble.n	8015c04 <_dtoa_r+0x374>
 8015b9c:	4b9c      	ldr	r3, [pc, #624]	@ (8015e10 <_dtoa_r+0x580>)
 8015b9e:	f007 020f 	and.w	r2, r7, #15
 8015ba2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015ba6:	ed93 7b00 	vldr	d7, [r3]
 8015baa:	05f8      	lsls	r0, r7, #23
 8015bac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8015bb0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8015bb4:	d516      	bpl.n	8015be4 <_dtoa_r+0x354>
 8015bb6:	4b97      	ldr	r3, [pc, #604]	@ (8015e14 <_dtoa_r+0x584>)
 8015bb8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015bbc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015bc0:	f7ea fe44 	bl	800084c <__aeabi_ddiv>
 8015bc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015bc8:	f004 040f 	and.w	r4, r4, #15
 8015bcc:	2603      	movs	r6, #3
 8015bce:	4d91      	ldr	r5, [pc, #580]	@ (8015e14 <_dtoa_r+0x584>)
 8015bd0:	b954      	cbnz	r4, 8015be8 <_dtoa_r+0x358>
 8015bd2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015bd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015bda:	f7ea fe37 	bl	800084c <__aeabi_ddiv>
 8015bde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015be2:	e028      	b.n	8015c36 <_dtoa_r+0x3a6>
 8015be4:	2602      	movs	r6, #2
 8015be6:	e7f2      	b.n	8015bce <_dtoa_r+0x33e>
 8015be8:	07e1      	lsls	r1, r4, #31
 8015bea:	d508      	bpl.n	8015bfe <_dtoa_r+0x36e>
 8015bec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015bf0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015bf4:	f7ea fd00 	bl	80005f8 <__aeabi_dmul>
 8015bf8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015bfc:	3601      	adds	r6, #1
 8015bfe:	1064      	asrs	r4, r4, #1
 8015c00:	3508      	adds	r5, #8
 8015c02:	e7e5      	b.n	8015bd0 <_dtoa_r+0x340>
 8015c04:	f000 80af 	beq.w	8015d66 <_dtoa_r+0x4d6>
 8015c08:	427c      	negs	r4, r7
 8015c0a:	4b81      	ldr	r3, [pc, #516]	@ (8015e10 <_dtoa_r+0x580>)
 8015c0c:	4d81      	ldr	r5, [pc, #516]	@ (8015e14 <_dtoa_r+0x584>)
 8015c0e:	f004 020f 	and.w	r2, r4, #15
 8015c12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c1a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015c1e:	f7ea fceb 	bl	80005f8 <__aeabi_dmul>
 8015c22:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015c26:	1124      	asrs	r4, r4, #4
 8015c28:	2300      	movs	r3, #0
 8015c2a:	2602      	movs	r6, #2
 8015c2c:	2c00      	cmp	r4, #0
 8015c2e:	f040 808f 	bne.w	8015d50 <_dtoa_r+0x4c0>
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	d1d3      	bne.n	8015bde <_dtoa_r+0x34e>
 8015c36:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015c38:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	f000 8094 	beq.w	8015d6a <_dtoa_r+0x4da>
 8015c42:	4b75      	ldr	r3, [pc, #468]	@ (8015e18 <_dtoa_r+0x588>)
 8015c44:	2200      	movs	r2, #0
 8015c46:	4620      	mov	r0, r4
 8015c48:	4629      	mov	r1, r5
 8015c4a:	f7ea ff47 	bl	8000adc <__aeabi_dcmplt>
 8015c4e:	2800      	cmp	r0, #0
 8015c50:	f000 808b 	beq.w	8015d6a <_dtoa_r+0x4da>
 8015c54:	9b03      	ldr	r3, [sp, #12]
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	f000 8087 	beq.w	8015d6a <_dtoa_r+0x4da>
 8015c5c:	f1bb 0f00 	cmp.w	fp, #0
 8015c60:	dd34      	ble.n	8015ccc <_dtoa_r+0x43c>
 8015c62:	4620      	mov	r0, r4
 8015c64:	4b6d      	ldr	r3, [pc, #436]	@ (8015e1c <_dtoa_r+0x58c>)
 8015c66:	2200      	movs	r2, #0
 8015c68:	4629      	mov	r1, r5
 8015c6a:	f7ea fcc5 	bl	80005f8 <__aeabi_dmul>
 8015c6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015c72:	f107 38ff 	add.w	r8, r7, #4294967295
 8015c76:	3601      	adds	r6, #1
 8015c78:	465c      	mov	r4, fp
 8015c7a:	4630      	mov	r0, r6
 8015c7c:	f7ea fc52 	bl	8000524 <__aeabi_i2d>
 8015c80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015c84:	f7ea fcb8 	bl	80005f8 <__aeabi_dmul>
 8015c88:	4b65      	ldr	r3, [pc, #404]	@ (8015e20 <_dtoa_r+0x590>)
 8015c8a:	2200      	movs	r2, #0
 8015c8c:	f7ea fafe 	bl	800028c <__adddf3>
 8015c90:	4605      	mov	r5, r0
 8015c92:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015c96:	2c00      	cmp	r4, #0
 8015c98:	d16a      	bne.n	8015d70 <_dtoa_r+0x4e0>
 8015c9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015c9e:	4b61      	ldr	r3, [pc, #388]	@ (8015e24 <_dtoa_r+0x594>)
 8015ca0:	2200      	movs	r2, #0
 8015ca2:	f7ea faf1 	bl	8000288 <__aeabi_dsub>
 8015ca6:	4602      	mov	r2, r0
 8015ca8:	460b      	mov	r3, r1
 8015caa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015cae:	462a      	mov	r2, r5
 8015cb0:	4633      	mov	r3, r6
 8015cb2:	f7ea ff31 	bl	8000b18 <__aeabi_dcmpgt>
 8015cb6:	2800      	cmp	r0, #0
 8015cb8:	f040 8298 	bne.w	80161ec <_dtoa_r+0x95c>
 8015cbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015cc0:	462a      	mov	r2, r5
 8015cc2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015cc6:	f7ea ff09 	bl	8000adc <__aeabi_dcmplt>
 8015cca:	bb38      	cbnz	r0, 8015d1c <_dtoa_r+0x48c>
 8015ccc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8015cd0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8015cd4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	f2c0 8157 	blt.w	8015f8a <_dtoa_r+0x6fa>
 8015cdc:	2f0e      	cmp	r7, #14
 8015cde:	f300 8154 	bgt.w	8015f8a <_dtoa_r+0x6fa>
 8015ce2:	4b4b      	ldr	r3, [pc, #300]	@ (8015e10 <_dtoa_r+0x580>)
 8015ce4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015ce8:	ed93 7b00 	vldr	d7, [r3]
 8015cec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	ed8d 7b00 	vstr	d7, [sp]
 8015cf4:	f280 80e5 	bge.w	8015ec2 <_dtoa_r+0x632>
 8015cf8:	9b03      	ldr	r3, [sp, #12]
 8015cfa:	2b00      	cmp	r3, #0
 8015cfc:	f300 80e1 	bgt.w	8015ec2 <_dtoa_r+0x632>
 8015d00:	d10c      	bne.n	8015d1c <_dtoa_r+0x48c>
 8015d02:	4b48      	ldr	r3, [pc, #288]	@ (8015e24 <_dtoa_r+0x594>)
 8015d04:	2200      	movs	r2, #0
 8015d06:	ec51 0b17 	vmov	r0, r1, d7
 8015d0a:	f7ea fc75 	bl	80005f8 <__aeabi_dmul>
 8015d0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015d12:	f7ea fef7 	bl	8000b04 <__aeabi_dcmpge>
 8015d16:	2800      	cmp	r0, #0
 8015d18:	f000 8266 	beq.w	80161e8 <_dtoa_r+0x958>
 8015d1c:	2400      	movs	r4, #0
 8015d1e:	4625      	mov	r5, r4
 8015d20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015d22:	4656      	mov	r6, sl
 8015d24:	ea6f 0803 	mvn.w	r8, r3
 8015d28:	2700      	movs	r7, #0
 8015d2a:	4621      	mov	r1, r4
 8015d2c:	4648      	mov	r0, r9
 8015d2e:	f000 fc09 	bl	8016544 <_Bfree>
 8015d32:	2d00      	cmp	r5, #0
 8015d34:	f000 80bd 	beq.w	8015eb2 <_dtoa_r+0x622>
 8015d38:	b12f      	cbz	r7, 8015d46 <_dtoa_r+0x4b6>
 8015d3a:	42af      	cmp	r7, r5
 8015d3c:	d003      	beq.n	8015d46 <_dtoa_r+0x4b6>
 8015d3e:	4639      	mov	r1, r7
 8015d40:	4648      	mov	r0, r9
 8015d42:	f000 fbff 	bl	8016544 <_Bfree>
 8015d46:	4629      	mov	r1, r5
 8015d48:	4648      	mov	r0, r9
 8015d4a:	f000 fbfb 	bl	8016544 <_Bfree>
 8015d4e:	e0b0      	b.n	8015eb2 <_dtoa_r+0x622>
 8015d50:	07e2      	lsls	r2, r4, #31
 8015d52:	d505      	bpl.n	8015d60 <_dtoa_r+0x4d0>
 8015d54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015d58:	f7ea fc4e 	bl	80005f8 <__aeabi_dmul>
 8015d5c:	3601      	adds	r6, #1
 8015d5e:	2301      	movs	r3, #1
 8015d60:	1064      	asrs	r4, r4, #1
 8015d62:	3508      	adds	r5, #8
 8015d64:	e762      	b.n	8015c2c <_dtoa_r+0x39c>
 8015d66:	2602      	movs	r6, #2
 8015d68:	e765      	b.n	8015c36 <_dtoa_r+0x3a6>
 8015d6a:	9c03      	ldr	r4, [sp, #12]
 8015d6c:	46b8      	mov	r8, r7
 8015d6e:	e784      	b.n	8015c7a <_dtoa_r+0x3ea>
 8015d70:	4b27      	ldr	r3, [pc, #156]	@ (8015e10 <_dtoa_r+0x580>)
 8015d72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015d74:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015d78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015d7c:	4454      	add	r4, sl
 8015d7e:	2900      	cmp	r1, #0
 8015d80:	d054      	beq.n	8015e2c <_dtoa_r+0x59c>
 8015d82:	4929      	ldr	r1, [pc, #164]	@ (8015e28 <_dtoa_r+0x598>)
 8015d84:	2000      	movs	r0, #0
 8015d86:	f7ea fd61 	bl	800084c <__aeabi_ddiv>
 8015d8a:	4633      	mov	r3, r6
 8015d8c:	462a      	mov	r2, r5
 8015d8e:	f7ea fa7b 	bl	8000288 <__aeabi_dsub>
 8015d92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015d96:	4656      	mov	r6, sl
 8015d98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015d9c:	f7ea fedc 	bl	8000b58 <__aeabi_d2iz>
 8015da0:	4605      	mov	r5, r0
 8015da2:	f7ea fbbf 	bl	8000524 <__aeabi_i2d>
 8015da6:	4602      	mov	r2, r0
 8015da8:	460b      	mov	r3, r1
 8015daa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015dae:	f7ea fa6b 	bl	8000288 <__aeabi_dsub>
 8015db2:	3530      	adds	r5, #48	@ 0x30
 8015db4:	4602      	mov	r2, r0
 8015db6:	460b      	mov	r3, r1
 8015db8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015dbc:	f806 5b01 	strb.w	r5, [r6], #1
 8015dc0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015dc4:	f7ea fe8a 	bl	8000adc <__aeabi_dcmplt>
 8015dc8:	2800      	cmp	r0, #0
 8015dca:	d172      	bne.n	8015eb2 <_dtoa_r+0x622>
 8015dcc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015dd0:	4911      	ldr	r1, [pc, #68]	@ (8015e18 <_dtoa_r+0x588>)
 8015dd2:	2000      	movs	r0, #0
 8015dd4:	f7ea fa58 	bl	8000288 <__aeabi_dsub>
 8015dd8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015ddc:	f7ea fe7e 	bl	8000adc <__aeabi_dcmplt>
 8015de0:	2800      	cmp	r0, #0
 8015de2:	f040 80b4 	bne.w	8015f4e <_dtoa_r+0x6be>
 8015de6:	42a6      	cmp	r6, r4
 8015de8:	f43f af70 	beq.w	8015ccc <_dtoa_r+0x43c>
 8015dec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015df0:	4b0a      	ldr	r3, [pc, #40]	@ (8015e1c <_dtoa_r+0x58c>)
 8015df2:	2200      	movs	r2, #0
 8015df4:	f7ea fc00 	bl	80005f8 <__aeabi_dmul>
 8015df8:	4b08      	ldr	r3, [pc, #32]	@ (8015e1c <_dtoa_r+0x58c>)
 8015dfa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015dfe:	2200      	movs	r2, #0
 8015e00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015e04:	f7ea fbf8 	bl	80005f8 <__aeabi_dmul>
 8015e08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015e0c:	e7c4      	b.n	8015d98 <_dtoa_r+0x508>
 8015e0e:	bf00      	nop
 8015e10:	08019148 	.word	0x08019148
 8015e14:	08019120 	.word	0x08019120
 8015e18:	3ff00000 	.word	0x3ff00000
 8015e1c:	40240000 	.word	0x40240000
 8015e20:	401c0000 	.word	0x401c0000
 8015e24:	40140000 	.word	0x40140000
 8015e28:	3fe00000 	.word	0x3fe00000
 8015e2c:	4631      	mov	r1, r6
 8015e2e:	4628      	mov	r0, r5
 8015e30:	f7ea fbe2 	bl	80005f8 <__aeabi_dmul>
 8015e34:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015e38:	9413      	str	r4, [sp, #76]	@ 0x4c
 8015e3a:	4656      	mov	r6, sl
 8015e3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015e40:	f7ea fe8a 	bl	8000b58 <__aeabi_d2iz>
 8015e44:	4605      	mov	r5, r0
 8015e46:	f7ea fb6d 	bl	8000524 <__aeabi_i2d>
 8015e4a:	4602      	mov	r2, r0
 8015e4c:	460b      	mov	r3, r1
 8015e4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015e52:	f7ea fa19 	bl	8000288 <__aeabi_dsub>
 8015e56:	3530      	adds	r5, #48	@ 0x30
 8015e58:	f806 5b01 	strb.w	r5, [r6], #1
 8015e5c:	4602      	mov	r2, r0
 8015e5e:	460b      	mov	r3, r1
 8015e60:	42a6      	cmp	r6, r4
 8015e62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015e66:	f04f 0200 	mov.w	r2, #0
 8015e6a:	d124      	bne.n	8015eb6 <_dtoa_r+0x626>
 8015e6c:	4baf      	ldr	r3, [pc, #700]	@ (801612c <_dtoa_r+0x89c>)
 8015e6e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015e72:	f7ea fa0b 	bl	800028c <__adddf3>
 8015e76:	4602      	mov	r2, r0
 8015e78:	460b      	mov	r3, r1
 8015e7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015e7e:	f7ea fe4b 	bl	8000b18 <__aeabi_dcmpgt>
 8015e82:	2800      	cmp	r0, #0
 8015e84:	d163      	bne.n	8015f4e <_dtoa_r+0x6be>
 8015e86:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015e8a:	49a8      	ldr	r1, [pc, #672]	@ (801612c <_dtoa_r+0x89c>)
 8015e8c:	2000      	movs	r0, #0
 8015e8e:	f7ea f9fb 	bl	8000288 <__aeabi_dsub>
 8015e92:	4602      	mov	r2, r0
 8015e94:	460b      	mov	r3, r1
 8015e96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015e9a:	f7ea fe1f 	bl	8000adc <__aeabi_dcmplt>
 8015e9e:	2800      	cmp	r0, #0
 8015ea0:	f43f af14 	beq.w	8015ccc <_dtoa_r+0x43c>
 8015ea4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8015ea6:	1e73      	subs	r3, r6, #1
 8015ea8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015eaa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015eae:	2b30      	cmp	r3, #48	@ 0x30
 8015eb0:	d0f8      	beq.n	8015ea4 <_dtoa_r+0x614>
 8015eb2:	4647      	mov	r7, r8
 8015eb4:	e03b      	b.n	8015f2e <_dtoa_r+0x69e>
 8015eb6:	4b9e      	ldr	r3, [pc, #632]	@ (8016130 <_dtoa_r+0x8a0>)
 8015eb8:	f7ea fb9e 	bl	80005f8 <__aeabi_dmul>
 8015ebc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015ec0:	e7bc      	b.n	8015e3c <_dtoa_r+0x5ac>
 8015ec2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015ec6:	4656      	mov	r6, sl
 8015ec8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015ecc:	4620      	mov	r0, r4
 8015ece:	4629      	mov	r1, r5
 8015ed0:	f7ea fcbc 	bl	800084c <__aeabi_ddiv>
 8015ed4:	f7ea fe40 	bl	8000b58 <__aeabi_d2iz>
 8015ed8:	4680      	mov	r8, r0
 8015eda:	f7ea fb23 	bl	8000524 <__aeabi_i2d>
 8015ede:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015ee2:	f7ea fb89 	bl	80005f8 <__aeabi_dmul>
 8015ee6:	4602      	mov	r2, r0
 8015ee8:	460b      	mov	r3, r1
 8015eea:	4620      	mov	r0, r4
 8015eec:	4629      	mov	r1, r5
 8015eee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8015ef2:	f7ea f9c9 	bl	8000288 <__aeabi_dsub>
 8015ef6:	f806 4b01 	strb.w	r4, [r6], #1
 8015efa:	9d03      	ldr	r5, [sp, #12]
 8015efc:	eba6 040a 	sub.w	r4, r6, sl
 8015f00:	42a5      	cmp	r5, r4
 8015f02:	4602      	mov	r2, r0
 8015f04:	460b      	mov	r3, r1
 8015f06:	d133      	bne.n	8015f70 <_dtoa_r+0x6e0>
 8015f08:	f7ea f9c0 	bl	800028c <__adddf3>
 8015f0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015f10:	4604      	mov	r4, r0
 8015f12:	460d      	mov	r5, r1
 8015f14:	f7ea fe00 	bl	8000b18 <__aeabi_dcmpgt>
 8015f18:	b9c0      	cbnz	r0, 8015f4c <_dtoa_r+0x6bc>
 8015f1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015f1e:	4620      	mov	r0, r4
 8015f20:	4629      	mov	r1, r5
 8015f22:	f7ea fdd1 	bl	8000ac8 <__aeabi_dcmpeq>
 8015f26:	b110      	cbz	r0, 8015f2e <_dtoa_r+0x69e>
 8015f28:	f018 0f01 	tst.w	r8, #1
 8015f2c:	d10e      	bne.n	8015f4c <_dtoa_r+0x6bc>
 8015f2e:	9902      	ldr	r1, [sp, #8]
 8015f30:	4648      	mov	r0, r9
 8015f32:	f000 fb07 	bl	8016544 <_Bfree>
 8015f36:	2300      	movs	r3, #0
 8015f38:	7033      	strb	r3, [r6, #0]
 8015f3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015f3c:	3701      	adds	r7, #1
 8015f3e:	601f      	str	r7, [r3, #0]
 8015f40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	f000 824b 	beq.w	80163de <_dtoa_r+0xb4e>
 8015f48:	601e      	str	r6, [r3, #0]
 8015f4a:	e248      	b.n	80163de <_dtoa_r+0xb4e>
 8015f4c:	46b8      	mov	r8, r7
 8015f4e:	4633      	mov	r3, r6
 8015f50:	461e      	mov	r6, r3
 8015f52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015f56:	2a39      	cmp	r2, #57	@ 0x39
 8015f58:	d106      	bne.n	8015f68 <_dtoa_r+0x6d8>
 8015f5a:	459a      	cmp	sl, r3
 8015f5c:	d1f8      	bne.n	8015f50 <_dtoa_r+0x6c0>
 8015f5e:	2230      	movs	r2, #48	@ 0x30
 8015f60:	f108 0801 	add.w	r8, r8, #1
 8015f64:	f88a 2000 	strb.w	r2, [sl]
 8015f68:	781a      	ldrb	r2, [r3, #0]
 8015f6a:	3201      	adds	r2, #1
 8015f6c:	701a      	strb	r2, [r3, #0]
 8015f6e:	e7a0      	b.n	8015eb2 <_dtoa_r+0x622>
 8015f70:	4b6f      	ldr	r3, [pc, #444]	@ (8016130 <_dtoa_r+0x8a0>)
 8015f72:	2200      	movs	r2, #0
 8015f74:	f7ea fb40 	bl	80005f8 <__aeabi_dmul>
 8015f78:	2200      	movs	r2, #0
 8015f7a:	2300      	movs	r3, #0
 8015f7c:	4604      	mov	r4, r0
 8015f7e:	460d      	mov	r5, r1
 8015f80:	f7ea fda2 	bl	8000ac8 <__aeabi_dcmpeq>
 8015f84:	2800      	cmp	r0, #0
 8015f86:	d09f      	beq.n	8015ec8 <_dtoa_r+0x638>
 8015f88:	e7d1      	b.n	8015f2e <_dtoa_r+0x69e>
 8015f8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015f8c:	2a00      	cmp	r2, #0
 8015f8e:	f000 80ea 	beq.w	8016166 <_dtoa_r+0x8d6>
 8015f92:	9a07      	ldr	r2, [sp, #28]
 8015f94:	2a01      	cmp	r2, #1
 8015f96:	f300 80cd 	bgt.w	8016134 <_dtoa_r+0x8a4>
 8015f9a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8015f9c:	2a00      	cmp	r2, #0
 8015f9e:	f000 80c1 	beq.w	8016124 <_dtoa_r+0x894>
 8015fa2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8015fa6:	9c08      	ldr	r4, [sp, #32]
 8015fa8:	9e00      	ldr	r6, [sp, #0]
 8015faa:	9a00      	ldr	r2, [sp, #0]
 8015fac:	441a      	add	r2, r3
 8015fae:	9200      	str	r2, [sp, #0]
 8015fb0:	9a06      	ldr	r2, [sp, #24]
 8015fb2:	2101      	movs	r1, #1
 8015fb4:	441a      	add	r2, r3
 8015fb6:	4648      	mov	r0, r9
 8015fb8:	9206      	str	r2, [sp, #24]
 8015fba:	f000 fbc1 	bl	8016740 <__i2b>
 8015fbe:	4605      	mov	r5, r0
 8015fc0:	b166      	cbz	r6, 8015fdc <_dtoa_r+0x74c>
 8015fc2:	9b06      	ldr	r3, [sp, #24]
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	dd09      	ble.n	8015fdc <_dtoa_r+0x74c>
 8015fc8:	42b3      	cmp	r3, r6
 8015fca:	9a00      	ldr	r2, [sp, #0]
 8015fcc:	bfa8      	it	ge
 8015fce:	4633      	movge	r3, r6
 8015fd0:	1ad2      	subs	r2, r2, r3
 8015fd2:	9200      	str	r2, [sp, #0]
 8015fd4:	9a06      	ldr	r2, [sp, #24]
 8015fd6:	1af6      	subs	r6, r6, r3
 8015fd8:	1ad3      	subs	r3, r2, r3
 8015fda:	9306      	str	r3, [sp, #24]
 8015fdc:	9b08      	ldr	r3, [sp, #32]
 8015fde:	b30b      	cbz	r3, 8016024 <_dtoa_r+0x794>
 8015fe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	f000 80c6 	beq.w	8016174 <_dtoa_r+0x8e4>
 8015fe8:	2c00      	cmp	r4, #0
 8015fea:	f000 80c0 	beq.w	801616e <_dtoa_r+0x8de>
 8015fee:	4629      	mov	r1, r5
 8015ff0:	4622      	mov	r2, r4
 8015ff2:	4648      	mov	r0, r9
 8015ff4:	f000 fc5c 	bl	80168b0 <__pow5mult>
 8015ff8:	9a02      	ldr	r2, [sp, #8]
 8015ffa:	4601      	mov	r1, r0
 8015ffc:	4605      	mov	r5, r0
 8015ffe:	4648      	mov	r0, r9
 8016000:	f000 fbb4 	bl	801676c <__multiply>
 8016004:	9902      	ldr	r1, [sp, #8]
 8016006:	4680      	mov	r8, r0
 8016008:	4648      	mov	r0, r9
 801600a:	f000 fa9b 	bl	8016544 <_Bfree>
 801600e:	9b08      	ldr	r3, [sp, #32]
 8016010:	1b1b      	subs	r3, r3, r4
 8016012:	9308      	str	r3, [sp, #32]
 8016014:	f000 80b1 	beq.w	801617a <_dtoa_r+0x8ea>
 8016018:	9a08      	ldr	r2, [sp, #32]
 801601a:	4641      	mov	r1, r8
 801601c:	4648      	mov	r0, r9
 801601e:	f000 fc47 	bl	80168b0 <__pow5mult>
 8016022:	9002      	str	r0, [sp, #8]
 8016024:	2101      	movs	r1, #1
 8016026:	4648      	mov	r0, r9
 8016028:	f000 fb8a 	bl	8016740 <__i2b>
 801602c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801602e:	4604      	mov	r4, r0
 8016030:	2b00      	cmp	r3, #0
 8016032:	f000 81d8 	beq.w	80163e6 <_dtoa_r+0xb56>
 8016036:	461a      	mov	r2, r3
 8016038:	4601      	mov	r1, r0
 801603a:	4648      	mov	r0, r9
 801603c:	f000 fc38 	bl	80168b0 <__pow5mult>
 8016040:	9b07      	ldr	r3, [sp, #28]
 8016042:	2b01      	cmp	r3, #1
 8016044:	4604      	mov	r4, r0
 8016046:	f300 809f 	bgt.w	8016188 <_dtoa_r+0x8f8>
 801604a:	9b04      	ldr	r3, [sp, #16]
 801604c:	2b00      	cmp	r3, #0
 801604e:	f040 8097 	bne.w	8016180 <_dtoa_r+0x8f0>
 8016052:	9b05      	ldr	r3, [sp, #20]
 8016054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016058:	2b00      	cmp	r3, #0
 801605a:	f040 8093 	bne.w	8016184 <_dtoa_r+0x8f4>
 801605e:	9b05      	ldr	r3, [sp, #20]
 8016060:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8016064:	0d1b      	lsrs	r3, r3, #20
 8016066:	051b      	lsls	r3, r3, #20
 8016068:	b133      	cbz	r3, 8016078 <_dtoa_r+0x7e8>
 801606a:	9b00      	ldr	r3, [sp, #0]
 801606c:	3301      	adds	r3, #1
 801606e:	9300      	str	r3, [sp, #0]
 8016070:	9b06      	ldr	r3, [sp, #24]
 8016072:	3301      	adds	r3, #1
 8016074:	9306      	str	r3, [sp, #24]
 8016076:	2301      	movs	r3, #1
 8016078:	9308      	str	r3, [sp, #32]
 801607a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801607c:	2b00      	cmp	r3, #0
 801607e:	f000 81b8 	beq.w	80163f2 <_dtoa_r+0xb62>
 8016082:	6923      	ldr	r3, [r4, #16]
 8016084:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016088:	6918      	ldr	r0, [r3, #16]
 801608a:	f000 fb0d 	bl	80166a8 <__hi0bits>
 801608e:	f1c0 0020 	rsb	r0, r0, #32
 8016092:	9b06      	ldr	r3, [sp, #24]
 8016094:	4418      	add	r0, r3
 8016096:	f010 001f 	ands.w	r0, r0, #31
 801609a:	f000 8082 	beq.w	80161a2 <_dtoa_r+0x912>
 801609e:	f1c0 0320 	rsb	r3, r0, #32
 80160a2:	2b04      	cmp	r3, #4
 80160a4:	dd73      	ble.n	801618e <_dtoa_r+0x8fe>
 80160a6:	9b00      	ldr	r3, [sp, #0]
 80160a8:	f1c0 001c 	rsb	r0, r0, #28
 80160ac:	4403      	add	r3, r0
 80160ae:	9300      	str	r3, [sp, #0]
 80160b0:	9b06      	ldr	r3, [sp, #24]
 80160b2:	4403      	add	r3, r0
 80160b4:	4406      	add	r6, r0
 80160b6:	9306      	str	r3, [sp, #24]
 80160b8:	9b00      	ldr	r3, [sp, #0]
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	dd05      	ble.n	80160ca <_dtoa_r+0x83a>
 80160be:	9902      	ldr	r1, [sp, #8]
 80160c0:	461a      	mov	r2, r3
 80160c2:	4648      	mov	r0, r9
 80160c4:	f000 fc4e 	bl	8016964 <__lshift>
 80160c8:	9002      	str	r0, [sp, #8]
 80160ca:	9b06      	ldr	r3, [sp, #24]
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	dd05      	ble.n	80160dc <_dtoa_r+0x84c>
 80160d0:	4621      	mov	r1, r4
 80160d2:	461a      	mov	r2, r3
 80160d4:	4648      	mov	r0, r9
 80160d6:	f000 fc45 	bl	8016964 <__lshift>
 80160da:	4604      	mov	r4, r0
 80160dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80160de:	2b00      	cmp	r3, #0
 80160e0:	d061      	beq.n	80161a6 <_dtoa_r+0x916>
 80160e2:	9802      	ldr	r0, [sp, #8]
 80160e4:	4621      	mov	r1, r4
 80160e6:	f000 fca9 	bl	8016a3c <__mcmp>
 80160ea:	2800      	cmp	r0, #0
 80160ec:	da5b      	bge.n	80161a6 <_dtoa_r+0x916>
 80160ee:	2300      	movs	r3, #0
 80160f0:	9902      	ldr	r1, [sp, #8]
 80160f2:	220a      	movs	r2, #10
 80160f4:	4648      	mov	r0, r9
 80160f6:	f000 fa47 	bl	8016588 <__multadd>
 80160fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80160fc:	9002      	str	r0, [sp, #8]
 80160fe:	f107 38ff 	add.w	r8, r7, #4294967295
 8016102:	2b00      	cmp	r3, #0
 8016104:	f000 8177 	beq.w	80163f6 <_dtoa_r+0xb66>
 8016108:	4629      	mov	r1, r5
 801610a:	2300      	movs	r3, #0
 801610c:	220a      	movs	r2, #10
 801610e:	4648      	mov	r0, r9
 8016110:	f000 fa3a 	bl	8016588 <__multadd>
 8016114:	f1bb 0f00 	cmp.w	fp, #0
 8016118:	4605      	mov	r5, r0
 801611a:	dc6f      	bgt.n	80161fc <_dtoa_r+0x96c>
 801611c:	9b07      	ldr	r3, [sp, #28]
 801611e:	2b02      	cmp	r3, #2
 8016120:	dc49      	bgt.n	80161b6 <_dtoa_r+0x926>
 8016122:	e06b      	b.n	80161fc <_dtoa_r+0x96c>
 8016124:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8016126:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801612a:	e73c      	b.n	8015fa6 <_dtoa_r+0x716>
 801612c:	3fe00000 	.word	0x3fe00000
 8016130:	40240000 	.word	0x40240000
 8016134:	9b03      	ldr	r3, [sp, #12]
 8016136:	1e5c      	subs	r4, r3, #1
 8016138:	9b08      	ldr	r3, [sp, #32]
 801613a:	42a3      	cmp	r3, r4
 801613c:	db09      	blt.n	8016152 <_dtoa_r+0x8c2>
 801613e:	1b1c      	subs	r4, r3, r4
 8016140:	9b03      	ldr	r3, [sp, #12]
 8016142:	2b00      	cmp	r3, #0
 8016144:	f6bf af30 	bge.w	8015fa8 <_dtoa_r+0x718>
 8016148:	9b00      	ldr	r3, [sp, #0]
 801614a:	9a03      	ldr	r2, [sp, #12]
 801614c:	1a9e      	subs	r6, r3, r2
 801614e:	2300      	movs	r3, #0
 8016150:	e72b      	b.n	8015faa <_dtoa_r+0x71a>
 8016152:	9b08      	ldr	r3, [sp, #32]
 8016154:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016156:	9408      	str	r4, [sp, #32]
 8016158:	1ae3      	subs	r3, r4, r3
 801615a:	441a      	add	r2, r3
 801615c:	9e00      	ldr	r6, [sp, #0]
 801615e:	9b03      	ldr	r3, [sp, #12]
 8016160:	920d      	str	r2, [sp, #52]	@ 0x34
 8016162:	2400      	movs	r4, #0
 8016164:	e721      	b.n	8015faa <_dtoa_r+0x71a>
 8016166:	9c08      	ldr	r4, [sp, #32]
 8016168:	9e00      	ldr	r6, [sp, #0]
 801616a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801616c:	e728      	b.n	8015fc0 <_dtoa_r+0x730>
 801616e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8016172:	e751      	b.n	8016018 <_dtoa_r+0x788>
 8016174:	9a08      	ldr	r2, [sp, #32]
 8016176:	9902      	ldr	r1, [sp, #8]
 8016178:	e750      	b.n	801601c <_dtoa_r+0x78c>
 801617a:	f8cd 8008 	str.w	r8, [sp, #8]
 801617e:	e751      	b.n	8016024 <_dtoa_r+0x794>
 8016180:	2300      	movs	r3, #0
 8016182:	e779      	b.n	8016078 <_dtoa_r+0x7e8>
 8016184:	9b04      	ldr	r3, [sp, #16]
 8016186:	e777      	b.n	8016078 <_dtoa_r+0x7e8>
 8016188:	2300      	movs	r3, #0
 801618a:	9308      	str	r3, [sp, #32]
 801618c:	e779      	b.n	8016082 <_dtoa_r+0x7f2>
 801618e:	d093      	beq.n	80160b8 <_dtoa_r+0x828>
 8016190:	9a00      	ldr	r2, [sp, #0]
 8016192:	331c      	adds	r3, #28
 8016194:	441a      	add	r2, r3
 8016196:	9200      	str	r2, [sp, #0]
 8016198:	9a06      	ldr	r2, [sp, #24]
 801619a:	441a      	add	r2, r3
 801619c:	441e      	add	r6, r3
 801619e:	9206      	str	r2, [sp, #24]
 80161a0:	e78a      	b.n	80160b8 <_dtoa_r+0x828>
 80161a2:	4603      	mov	r3, r0
 80161a4:	e7f4      	b.n	8016190 <_dtoa_r+0x900>
 80161a6:	9b03      	ldr	r3, [sp, #12]
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	46b8      	mov	r8, r7
 80161ac:	dc20      	bgt.n	80161f0 <_dtoa_r+0x960>
 80161ae:	469b      	mov	fp, r3
 80161b0:	9b07      	ldr	r3, [sp, #28]
 80161b2:	2b02      	cmp	r3, #2
 80161b4:	dd1e      	ble.n	80161f4 <_dtoa_r+0x964>
 80161b6:	f1bb 0f00 	cmp.w	fp, #0
 80161ba:	f47f adb1 	bne.w	8015d20 <_dtoa_r+0x490>
 80161be:	4621      	mov	r1, r4
 80161c0:	465b      	mov	r3, fp
 80161c2:	2205      	movs	r2, #5
 80161c4:	4648      	mov	r0, r9
 80161c6:	f000 f9df 	bl	8016588 <__multadd>
 80161ca:	4601      	mov	r1, r0
 80161cc:	4604      	mov	r4, r0
 80161ce:	9802      	ldr	r0, [sp, #8]
 80161d0:	f000 fc34 	bl	8016a3c <__mcmp>
 80161d4:	2800      	cmp	r0, #0
 80161d6:	f77f ada3 	ble.w	8015d20 <_dtoa_r+0x490>
 80161da:	4656      	mov	r6, sl
 80161dc:	2331      	movs	r3, #49	@ 0x31
 80161de:	f806 3b01 	strb.w	r3, [r6], #1
 80161e2:	f108 0801 	add.w	r8, r8, #1
 80161e6:	e59f      	b.n	8015d28 <_dtoa_r+0x498>
 80161e8:	9c03      	ldr	r4, [sp, #12]
 80161ea:	46b8      	mov	r8, r7
 80161ec:	4625      	mov	r5, r4
 80161ee:	e7f4      	b.n	80161da <_dtoa_r+0x94a>
 80161f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80161f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80161f6:	2b00      	cmp	r3, #0
 80161f8:	f000 8101 	beq.w	80163fe <_dtoa_r+0xb6e>
 80161fc:	2e00      	cmp	r6, #0
 80161fe:	dd05      	ble.n	801620c <_dtoa_r+0x97c>
 8016200:	4629      	mov	r1, r5
 8016202:	4632      	mov	r2, r6
 8016204:	4648      	mov	r0, r9
 8016206:	f000 fbad 	bl	8016964 <__lshift>
 801620a:	4605      	mov	r5, r0
 801620c:	9b08      	ldr	r3, [sp, #32]
 801620e:	2b00      	cmp	r3, #0
 8016210:	d05c      	beq.n	80162cc <_dtoa_r+0xa3c>
 8016212:	6869      	ldr	r1, [r5, #4]
 8016214:	4648      	mov	r0, r9
 8016216:	f000 f955 	bl	80164c4 <_Balloc>
 801621a:	4606      	mov	r6, r0
 801621c:	b928      	cbnz	r0, 801622a <_dtoa_r+0x99a>
 801621e:	4b82      	ldr	r3, [pc, #520]	@ (8016428 <_dtoa_r+0xb98>)
 8016220:	4602      	mov	r2, r0
 8016222:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8016226:	f7ff bb4a 	b.w	80158be <_dtoa_r+0x2e>
 801622a:	692a      	ldr	r2, [r5, #16]
 801622c:	3202      	adds	r2, #2
 801622e:	0092      	lsls	r2, r2, #2
 8016230:	f105 010c 	add.w	r1, r5, #12
 8016234:	300c      	adds	r0, #12
 8016236:	f7ff fa8f 	bl	8015758 <memcpy>
 801623a:	2201      	movs	r2, #1
 801623c:	4631      	mov	r1, r6
 801623e:	4648      	mov	r0, r9
 8016240:	f000 fb90 	bl	8016964 <__lshift>
 8016244:	f10a 0301 	add.w	r3, sl, #1
 8016248:	9300      	str	r3, [sp, #0]
 801624a:	eb0a 030b 	add.w	r3, sl, fp
 801624e:	9308      	str	r3, [sp, #32]
 8016250:	9b04      	ldr	r3, [sp, #16]
 8016252:	f003 0301 	and.w	r3, r3, #1
 8016256:	462f      	mov	r7, r5
 8016258:	9306      	str	r3, [sp, #24]
 801625a:	4605      	mov	r5, r0
 801625c:	9b00      	ldr	r3, [sp, #0]
 801625e:	9802      	ldr	r0, [sp, #8]
 8016260:	4621      	mov	r1, r4
 8016262:	f103 3bff 	add.w	fp, r3, #4294967295
 8016266:	f7ff fa8b 	bl	8015780 <quorem>
 801626a:	4603      	mov	r3, r0
 801626c:	3330      	adds	r3, #48	@ 0x30
 801626e:	9003      	str	r0, [sp, #12]
 8016270:	4639      	mov	r1, r7
 8016272:	9802      	ldr	r0, [sp, #8]
 8016274:	9309      	str	r3, [sp, #36]	@ 0x24
 8016276:	f000 fbe1 	bl	8016a3c <__mcmp>
 801627a:	462a      	mov	r2, r5
 801627c:	9004      	str	r0, [sp, #16]
 801627e:	4621      	mov	r1, r4
 8016280:	4648      	mov	r0, r9
 8016282:	f000 fbf7 	bl	8016a74 <__mdiff>
 8016286:	68c2      	ldr	r2, [r0, #12]
 8016288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801628a:	4606      	mov	r6, r0
 801628c:	bb02      	cbnz	r2, 80162d0 <_dtoa_r+0xa40>
 801628e:	4601      	mov	r1, r0
 8016290:	9802      	ldr	r0, [sp, #8]
 8016292:	f000 fbd3 	bl	8016a3c <__mcmp>
 8016296:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016298:	4602      	mov	r2, r0
 801629a:	4631      	mov	r1, r6
 801629c:	4648      	mov	r0, r9
 801629e:	920c      	str	r2, [sp, #48]	@ 0x30
 80162a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80162a2:	f000 f94f 	bl	8016544 <_Bfree>
 80162a6:	9b07      	ldr	r3, [sp, #28]
 80162a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80162aa:	9e00      	ldr	r6, [sp, #0]
 80162ac:	ea42 0103 	orr.w	r1, r2, r3
 80162b0:	9b06      	ldr	r3, [sp, #24]
 80162b2:	4319      	orrs	r1, r3
 80162b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80162b6:	d10d      	bne.n	80162d4 <_dtoa_r+0xa44>
 80162b8:	2b39      	cmp	r3, #57	@ 0x39
 80162ba:	d027      	beq.n	801630c <_dtoa_r+0xa7c>
 80162bc:	9a04      	ldr	r2, [sp, #16]
 80162be:	2a00      	cmp	r2, #0
 80162c0:	dd01      	ble.n	80162c6 <_dtoa_r+0xa36>
 80162c2:	9b03      	ldr	r3, [sp, #12]
 80162c4:	3331      	adds	r3, #49	@ 0x31
 80162c6:	f88b 3000 	strb.w	r3, [fp]
 80162ca:	e52e      	b.n	8015d2a <_dtoa_r+0x49a>
 80162cc:	4628      	mov	r0, r5
 80162ce:	e7b9      	b.n	8016244 <_dtoa_r+0x9b4>
 80162d0:	2201      	movs	r2, #1
 80162d2:	e7e2      	b.n	801629a <_dtoa_r+0xa0a>
 80162d4:	9904      	ldr	r1, [sp, #16]
 80162d6:	2900      	cmp	r1, #0
 80162d8:	db04      	blt.n	80162e4 <_dtoa_r+0xa54>
 80162da:	9807      	ldr	r0, [sp, #28]
 80162dc:	4301      	orrs	r1, r0
 80162de:	9806      	ldr	r0, [sp, #24]
 80162e0:	4301      	orrs	r1, r0
 80162e2:	d120      	bne.n	8016326 <_dtoa_r+0xa96>
 80162e4:	2a00      	cmp	r2, #0
 80162e6:	ddee      	ble.n	80162c6 <_dtoa_r+0xa36>
 80162e8:	9902      	ldr	r1, [sp, #8]
 80162ea:	9300      	str	r3, [sp, #0]
 80162ec:	2201      	movs	r2, #1
 80162ee:	4648      	mov	r0, r9
 80162f0:	f000 fb38 	bl	8016964 <__lshift>
 80162f4:	4621      	mov	r1, r4
 80162f6:	9002      	str	r0, [sp, #8]
 80162f8:	f000 fba0 	bl	8016a3c <__mcmp>
 80162fc:	2800      	cmp	r0, #0
 80162fe:	9b00      	ldr	r3, [sp, #0]
 8016300:	dc02      	bgt.n	8016308 <_dtoa_r+0xa78>
 8016302:	d1e0      	bne.n	80162c6 <_dtoa_r+0xa36>
 8016304:	07da      	lsls	r2, r3, #31
 8016306:	d5de      	bpl.n	80162c6 <_dtoa_r+0xa36>
 8016308:	2b39      	cmp	r3, #57	@ 0x39
 801630a:	d1da      	bne.n	80162c2 <_dtoa_r+0xa32>
 801630c:	2339      	movs	r3, #57	@ 0x39
 801630e:	f88b 3000 	strb.w	r3, [fp]
 8016312:	4633      	mov	r3, r6
 8016314:	461e      	mov	r6, r3
 8016316:	3b01      	subs	r3, #1
 8016318:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801631c:	2a39      	cmp	r2, #57	@ 0x39
 801631e:	d04e      	beq.n	80163be <_dtoa_r+0xb2e>
 8016320:	3201      	adds	r2, #1
 8016322:	701a      	strb	r2, [r3, #0]
 8016324:	e501      	b.n	8015d2a <_dtoa_r+0x49a>
 8016326:	2a00      	cmp	r2, #0
 8016328:	dd03      	ble.n	8016332 <_dtoa_r+0xaa2>
 801632a:	2b39      	cmp	r3, #57	@ 0x39
 801632c:	d0ee      	beq.n	801630c <_dtoa_r+0xa7c>
 801632e:	3301      	adds	r3, #1
 8016330:	e7c9      	b.n	80162c6 <_dtoa_r+0xa36>
 8016332:	9a00      	ldr	r2, [sp, #0]
 8016334:	9908      	ldr	r1, [sp, #32]
 8016336:	f802 3c01 	strb.w	r3, [r2, #-1]
 801633a:	428a      	cmp	r2, r1
 801633c:	d028      	beq.n	8016390 <_dtoa_r+0xb00>
 801633e:	9902      	ldr	r1, [sp, #8]
 8016340:	2300      	movs	r3, #0
 8016342:	220a      	movs	r2, #10
 8016344:	4648      	mov	r0, r9
 8016346:	f000 f91f 	bl	8016588 <__multadd>
 801634a:	42af      	cmp	r7, r5
 801634c:	9002      	str	r0, [sp, #8]
 801634e:	f04f 0300 	mov.w	r3, #0
 8016352:	f04f 020a 	mov.w	r2, #10
 8016356:	4639      	mov	r1, r7
 8016358:	4648      	mov	r0, r9
 801635a:	d107      	bne.n	801636c <_dtoa_r+0xadc>
 801635c:	f000 f914 	bl	8016588 <__multadd>
 8016360:	4607      	mov	r7, r0
 8016362:	4605      	mov	r5, r0
 8016364:	9b00      	ldr	r3, [sp, #0]
 8016366:	3301      	adds	r3, #1
 8016368:	9300      	str	r3, [sp, #0]
 801636a:	e777      	b.n	801625c <_dtoa_r+0x9cc>
 801636c:	f000 f90c 	bl	8016588 <__multadd>
 8016370:	4629      	mov	r1, r5
 8016372:	4607      	mov	r7, r0
 8016374:	2300      	movs	r3, #0
 8016376:	220a      	movs	r2, #10
 8016378:	4648      	mov	r0, r9
 801637a:	f000 f905 	bl	8016588 <__multadd>
 801637e:	4605      	mov	r5, r0
 8016380:	e7f0      	b.n	8016364 <_dtoa_r+0xad4>
 8016382:	f1bb 0f00 	cmp.w	fp, #0
 8016386:	bfcc      	ite	gt
 8016388:	465e      	movgt	r6, fp
 801638a:	2601      	movle	r6, #1
 801638c:	4456      	add	r6, sl
 801638e:	2700      	movs	r7, #0
 8016390:	9902      	ldr	r1, [sp, #8]
 8016392:	9300      	str	r3, [sp, #0]
 8016394:	2201      	movs	r2, #1
 8016396:	4648      	mov	r0, r9
 8016398:	f000 fae4 	bl	8016964 <__lshift>
 801639c:	4621      	mov	r1, r4
 801639e:	9002      	str	r0, [sp, #8]
 80163a0:	f000 fb4c 	bl	8016a3c <__mcmp>
 80163a4:	2800      	cmp	r0, #0
 80163a6:	dcb4      	bgt.n	8016312 <_dtoa_r+0xa82>
 80163a8:	d102      	bne.n	80163b0 <_dtoa_r+0xb20>
 80163aa:	9b00      	ldr	r3, [sp, #0]
 80163ac:	07db      	lsls	r3, r3, #31
 80163ae:	d4b0      	bmi.n	8016312 <_dtoa_r+0xa82>
 80163b0:	4633      	mov	r3, r6
 80163b2:	461e      	mov	r6, r3
 80163b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80163b8:	2a30      	cmp	r2, #48	@ 0x30
 80163ba:	d0fa      	beq.n	80163b2 <_dtoa_r+0xb22>
 80163bc:	e4b5      	b.n	8015d2a <_dtoa_r+0x49a>
 80163be:	459a      	cmp	sl, r3
 80163c0:	d1a8      	bne.n	8016314 <_dtoa_r+0xa84>
 80163c2:	2331      	movs	r3, #49	@ 0x31
 80163c4:	f108 0801 	add.w	r8, r8, #1
 80163c8:	f88a 3000 	strb.w	r3, [sl]
 80163cc:	e4ad      	b.n	8015d2a <_dtoa_r+0x49a>
 80163ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80163d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801642c <_dtoa_r+0xb9c>
 80163d4:	b11b      	cbz	r3, 80163de <_dtoa_r+0xb4e>
 80163d6:	f10a 0308 	add.w	r3, sl, #8
 80163da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80163dc:	6013      	str	r3, [r2, #0]
 80163de:	4650      	mov	r0, sl
 80163e0:	b017      	add	sp, #92	@ 0x5c
 80163e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163e6:	9b07      	ldr	r3, [sp, #28]
 80163e8:	2b01      	cmp	r3, #1
 80163ea:	f77f ae2e 	ble.w	801604a <_dtoa_r+0x7ba>
 80163ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80163f0:	9308      	str	r3, [sp, #32]
 80163f2:	2001      	movs	r0, #1
 80163f4:	e64d      	b.n	8016092 <_dtoa_r+0x802>
 80163f6:	f1bb 0f00 	cmp.w	fp, #0
 80163fa:	f77f aed9 	ble.w	80161b0 <_dtoa_r+0x920>
 80163fe:	4656      	mov	r6, sl
 8016400:	9802      	ldr	r0, [sp, #8]
 8016402:	4621      	mov	r1, r4
 8016404:	f7ff f9bc 	bl	8015780 <quorem>
 8016408:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801640c:	f806 3b01 	strb.w	r3, [r6], #1
 8016410:	eba6 020a 	sub.w	r2, r6, sl
 8016414:	4593      	cmp	fp, r2
 8016416:	ddb4      	ble.n	8016382 <_dtoa_r+0xaf2>
 8016418:	9902      	ldr	r1, [sp, #8]
 801641a:	2300      	movs	r3, #0
 801641c:	220a      	movs	r2, #10
 801641e:	4648      	mov	r0, r9
 8016420:	f000 f8b2 	bl	8016588 <__multadd>
 8016424:	9002      	str	r0, [sp, #8]
 8016426:	e7eb      	b.n	8016400 <_dtoa_r+0xb70>
 8016428:	08018ff1 	.word	0x08018ff1
 801642c:	08018f75 	.word	0x08018f75

08016430 <_free_r>:
 8016430:	b538      	push	{r3, r4, r5, lr}
 8016432:	4605      	mov	r5, r0
 8016434:	2900      	cmp	r1, #0
 8016436:	d041      	beq.n	80164bc <_free_r+0x8c>
 8016438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801643c:	1f0c      	subs	r4, r1, #4
 801643e:	2b00      	cmp	r3, #0
 8016440:	bfb8      	it	lt
 8016442:	18e4      	addlt	r4, r4, r3
 8016444:	f7fd ff34 	bl	80142b0 <__malloc_lock>
 8016448:	4a1d      	ldr	r2, [pc, #116]	@ (80164c0 <_free_r+0x90>)
 801644a:	6813      	ldr	r3, [r2, #0]
 801644c:	b933      	cbnz	r3, 801645c <_free_r+0x2c>
 801644e:	6063      	str	r3, [r4, #4]
 8016450:	6014      	str	r4, [r2, #0]
 8016452:	4628      	mov	r0, r5
 8016454:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016458:	f7fd bf30 	b.w	80142bc <__malloc_unlock>
 801645c:	42a3      	cmp	r3, r4
 801645e:	d908      	bls.n	8016472 <_free_r+0x42>
 8016460:	6820      	ldr	r0, [r4, #0]
 8016462:	1821      	adds	r1, r4, r0
 8016464:	428b      	cmp	r3, r1
 8016466:	bf01      	itttt	eq
 8016468:	6819      	ldreq	r1, [r3, #0]
 801646a:	685b      	ldreq	r3, [r3, #4]
 801646c:	1809      	addeq	r1, r1, r0
 801646e:	6021      	streq	r1, [r4, #0]
 8016470:	e7ed      	b.n	801644e <_free_r+0x1e>
 8016472:	461a      	mov	r2, r3
 8016474:	685b      	ldr	r3, [r3, #4]
 8016476:	b10b      	cbz	r3, 801647c <_free_r+0x4c>
 8016478:	42a3      	cmp	r3, r4
 801647a:	d9fa      	bls.n	8016472 <_free_r+0x42>
 801647c:	6811      	ldr	r1, [r2, #0]
 801647e:	1850      	adds	r0, r2, r1
 8016480:	42a0      	cmp	r0, r4
 8016482:	d10b      	bne.n	801649c <_free_r+0x6c>
 8016484:	6820      	ldr	r0, [r4, #0]
 8016486:	4401      	add	r1, r0
 8016488:	1850      	adds	r0, r2, r1
 801648a:	4283      	cmp	r3, r0
 801648c:	6011      	str	r1, [r2, #0]
 801648e:	d1e0      	bne.n	8016452 <_free_r+0x22>
 8016490:	6818      	ldr	r0, [r3, #0]
 8016492:	685b      	ldr	r3, [r3, #4]
 8016494:	6053      	str	r3, [r2, #4]
 8016496:	4408      	add	r0, r1
 8016498:	6010      	str	r0, [r2, #0]
 801649a:	e7da      	b.n	8016452 <_free_r+0x22>
 801649c:	d902      	bls.n	80164a4 <_free_r+0x74>
 801649e:	230c      	movs	r3, #12
 80164a0:	602b      	str	r3, [r5, #0]
 80164a2:	e7d6      	b.n	8016452 <_free_r+0x22>
 80164a4:	6820      	ldr	r0, [r4, #0]
 80164a6:	1821      	adds	r1, r4, r0
 80164a8:	428b      	cmp	r3, r1
 80164aa:	bf04      	itt	eq
 80164ac:	6819      	ldreq	r1, [r3, #0]
 80164ae:	685b      	ldreq	r3, [r3, #4]
 80164b0:	6063      	str	r3, [r4, #4]
 80164b2:	bf04      	itt	eq
 80164b4:	1809      	addeq	r1, r1, r0
 80164b6:	6021      	streq	r1, [r4, #0]
 80164b8:	6054      	str	r4, [r2, #4]
 80164ba:	e7ca      	b.n	8016452 <_free_r+0x22>
 80164bc:	bd38      	pop	{r3, r4, r5, pc}
 80164be:	bf00      	nop
 80164c0:	20011654 	.word	0x20011654

080164c4 <_Balloc>:
 80164c4:	b570      	push	{r4, r5, r6, lr}
 80164c6:	69c6      	ldr	r6, [r0, #28]
 80164c8:	4604      	mov	r4, r0
 80164ca:	460d      	mov	r5, r1
 80164cc:	b976      	cbnz	r6, 80164ec <_Balloc+0x28>
 80164ce:	2010      	movs	r0, #16
 80164d0:	f7fd fe3c 	bl	801414c <malloc>
 80164d4:	4602      	mov	r2, r0
 80164d6:	61e0      	str	r0, [r4, #28]
 80164d8:	b920      	cbnz	r0, 80164e4 <_Balloc+0x20>
 80164da:	4b18      	ldr	r3, [pc, #96]	@ (801653c <_Balloc+0x78>)
 80164dc:	4818      	ldr	r0, [pc, #96]	@ (8016540 <_Balloc+0x7c>)
 80164de:	216b      	movs	r1, #107	@ 0x6b
 80164e0:	f001 ff52 	bl	8018388 <__assert_func>
 80164e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80164e8:	6006      	str	r6, [r0, #0]
 80164ea:	60c6      	str	r6, [r0, #12]
 80164ec:	69e6      	ldr	r6, [r4, #28]
 80164ee:	68f3      	ldr	r3, [r6, #12]
 80164f0:	b183      	cbz	r3, 8016514 <_Balloc+0x50>
 80164f2:	69e3      	ldr	r3, [r4, #28]
 80164f4:	68db      	ldr	r3, [r3, #12]
 80164f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80164fa:	b9b8      	cbnz	r0, 801652c <_Balloc+0x68>
 80164fc:	2101      	movs	r1, #1
 80164fe:	fa01 f605 	lsl.w	r6, r1, r5
 8016502:	1d72      	adds	r2, r6, #5
 8016504:	0092      	lsls	r2, r2, #2
 8016506:	4620      	mov	r0, r4
 8016508:	f001 ff5c 	bl	80183c4 <_calloc_r>
 801650c:	b160      	cbz	r0, 8016528 <_Balloc+0x64>
 801650e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016512:	e00e      	b.n	8016532 <_Balloc+0x6e>
 8016514:	2221      	movs	r2, #33	@ 0x21
 8016516:	2104      	movs	r1, #4
 8016518:	4620      	mov	r0, r4
 801651a:	f001 ff53 	bl	80183c4 <_calloc_r>
 801651e:	69e3      	ldr	r3, [r4, #28]
 8016520:	60f0      	str	r0, [r6, #12]
 8016522:	68db      	ldr	r3, [r3, #12]
 8016524:	2b00      	cmp	r3, #0
 8016526:	d1e4      	bne.n	80164f2 <_Balloc+0x2e>
 8016528:	2000      	movs	r0, #0
 801652a:	bd70      	pop	{r4, r5, r6, pc}
 801652c:	6802      	ldr	r2, [r0, #0]
 801652e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016532:	2300      	movs	r3, #0
 8016534:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016538:	e7f7      	b.n	801652a <_Balloc+0x66>
 801653a:	bf00      	nop
 801653c:	08018f82 	.word	0x08018f82
 8016540:	08019002 	.word	0x08019002

08016544 <_Bfree>:
 8016544:	b570      	push	{r4, r5, r6, lr}
 8016546:	69c6      	ldr	r6, [r0, #28]
 8016548:	4605      	mov	r5, r0
 801654a:	460c      	mov	r4, r1
 801654c:	b976      	cbnz	r6, 801656c <_Bfree+0x28>
 801654e:	2010      	movs	r0, #16
 8016550:	f7fd fdfc 	bl	801414c <malloc>
 8016554:	4602      	mov	r2, r0
 8016556:	61e8      	str	r0, [r5, #28]
 8016558:	b920      	cbnz	r0, 8016564 <_Bfree+0x20>
 801655a:	4b09      	ldr	r3, [pc, #36]	@ (8016580 <_Bfree+0x3c>)
 801655c:	4809      	ldr	r0, [pc, #36]	@ (8016584 <_Bfree+0x40>)
 801655e:	218f      	movs	r1, #143	@ 0x8f
 8016560:	f001 ff12 	bl	8018388 <__assert_func>
 8016564:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016568:	6006      	str	r6, [r0, #0]
 801656a:	60c6      	str	r6, [r0, #12]
 801656c:	b13c      	cbz	r4, 801657e <_Bfree+0x3a>
 801656e:	69eb      	ldr	r3, [r5, #28]
 8016570:	6862      	ldr	r2, [r4, #4]
 8016572:	68db      	ldr	r3, [r3, #12]
 8016574:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016578:	6021      	str	r1, [r4, #0]
 801657a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801657e:	bd70      	pop	{r4, r5, r6, pc}
 8016580:	08018f82 	.word	0x08018f82
 8016584:	08019002 	.word	0x08019002

08016588 <__multadd>:
 8016588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801658c:	690d      	ldr	r5, [r1, #16]
 801658e:	4607      	mov	r7, r0
 8016590:	460c      	mov	r4, r1
 8016592:	461e      	mov	r6, r3
 8016594:	f101 0c14 	add.w	ip, r1, #20
 8016598:	2000      	movs	r0, #0
 801659a:	f8dc 3000 	ldr.w	r3, [ip]
 801659e:	b299      	uxth	r1, r3
 80165a0:	fb02 6101 	mla	r1, r2, r1, r6
 80165a4:	0c1e      	lsrs	r6, r3, #16
 80165a6:	0c0b      	lsrs	r3, r1, #16
 80165a8:	fb02 3306 	mla	r3, r2, r6, r3
 80165ac:	b289      	uxth	r1, r1
 80165ae:	3001      	adds	r0, #1
 80165b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80165b4:	4285      	cmp	r5, r0
 80165b6:	f84c 1b04 	str.w	r1, [ip], #4
 80165ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80165be:	dcec      	bgt.n	801659a <__multadd+0x12>
 80165c0:	b30e      	cbz	r6, 8016606 <__multadd+0x7e>
 80165c2:	68a3      	ldr	r3, [r4, #8]
 80165c4:	42ab      	cmp	r3, r5
 80165c6:	dc19      	bgt.n	80165fc <__multadd+0x74>
 80165c8:	6861      	ldr	r1, [r4, #4]
 80165ca:	4638      	mov	r0, r7
 80165cc:	3101      	adds	r1, #1
 80165ce:	f7ff ff79 	bl	80164c4 <_Balloc>
 80165d2:	4680      	mov	r8, r0
 80165d4:	b928      	cbnz	r0, 80165e2 <__multadd+0x5a>
 80165d6:	4602      	mov	r2, r0
 80165d8:	4b0c      	ldr	r3, [pc, #48]	@ (801660c <__multadd+0x84>)
 80165da:	480d      	ldr	r0, [pc, #52]	@ (8016610 <__multadd+0x88>)
 80165dc:	21ba      	movs	r1, #186	@ 0xba
 80165de:	f001 fed3 	bl	8018388 <__assert_func>
 80165e2:	6922      	ldr	r2, [r4, #16]
 80165e4:	3202      	adds	r2, #2
 80165e6:	f104 010c 	add.w	r1, r4, #12
 80165ea:	0092      	lsls	r2, r2, #2
 80165ec:	300c      	adds	r0, #12
 80165ee:	f7ff f8b3 	bl	8015758 <memcpy>
 80165f2:	4621      	mov	r1, r4
 80165f4:	4638      	mov	r0, r7
 80165f6:	f7ff ffa5 	bl	8016544 <_Bfree>
 80165fa:	4644      	mov	r4, r8
 80165fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016600:	3501      	adds	r5, #1
 8016602:	615e      	str	r6, [r3, #20]
 8016604:	6125      	str	r5, [r4, #16]
 8016606:	4620      	mov	r0, r4
 8016608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801660c:	08018ff1 	.word	0x08018ff1
 8016610:	08019002 	.word	0x08019002

08016614 <__s2b>:
 8016614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016618:	460c      	mov	r4, r1
 801661a:	4615      	mov	r5, r2
 801661c:	461f      	mov	r7, r3
 801661e:	2209      	movs	r2, #9
 8016620:	3308      	adds	r3, #8
 8016622:	4606      	mov	r6, r0
 8016624:	fb93 f3f2 	sdiv	r3, r3, r2
 8016628:	2100      	movs	r1, #0
 801662a:	2201      	movs	r2, #1
 801662c:	429a      	cmp	r2, r3
 801662e:	db09      	blt.n	8016644 <__s2b+0x30>
 8016630:	4630      	mov	r0, r6
 8016632:	f7ff ff47 	bl	80164c4 <_Balloc>
 8016636:	b940      	cbnz	r0, 801664a <__s2b+0x36>
 8016638:	4602      	mov	r2, r0
 801663a:	4b19      	ldr	r3, [pc, #100]	@ (80166a0 <__s2b+0x8c>)
 801663c:	4819      	ldr	r0, [pc, #100]	@ (80166a4 <__s2b+0x90>)
 801663e:	21d3      	movs	r1, #211	@ 0xd3
 8016640:	f001 fea2 	bl	8018388 <__assert_func>
 8016644:	0052      	lsls	r2, r2, #1
 8016646:	3101      	adds	r1, #1
 8016648:	e7f0      	b.n	801662c <__s2b+0x18>
 801664a:	9b08      	ldr	r3, [sp, #32]
 801664c:	6143      	str	r3, [r0, #20]
 801664e:	2d09      	cmp	r5, #9
 8016650:	f04f 0301 	mov.w	r3, #1
 8016654:	6103      	str	r3, [r0, #16]
 8016656:	dd16      	ble.n	8016686 <__s2b+0x72>
 8016658:	f104 0909 	add.w	r9, r4, #9
 801665c:	46c8      	mov	r8, r9
 801665e:	442c      	add	r4, r5
 8016660:	f818 3b01 	ldrb.w	r3, [r8], #1
 8016664:	4601      	mov	r1, r0
 8016666:	3b30      	subs	r3, #48	@ 0x30
 8016668:	220a      	movs	r2, #10
 801666a:	4630      	mov	r0, r6
 801666c:	f7ff ff8c 	bl	8016588 <__multadd>
 8016670:	45a0      	cmp	r8, r4
 8016672:	d1f5      	bne.n	8016660 <__s2b+0x4c>
 8016674:	f1a5 0408 	sub.w	r4, r5, #8
 8016678:	444c      	add	r4, r9
 801667a:	1b2d      	subs	r5, r5, r4
 801667c:	1963      	adds	r3, r4, r5
 801667e:	42bb      	cmp	r3, r7
 8016680:	db04      	blt.n	801668c <__s2b+0x78>
 8016682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016686:	340a      	adds	r4, #10
 8016688:	2509      	movs	r5, #9
 801668a:	e7f6      	b.n	801667a <__s2b+0x66>
 801668c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016690:	4601      	mov	r1, r0
 8016692:	3b30      	subs	r3, #48	@ 0x30
 8016694:	220a      	movs	r2, #10
 8016696:	4630      	mov	r0, r6
 8016698:	f7ff ff76 	bl	8016588 <__multadd>
 801669c:	e7ee      	b.n	801667c <__s2b+0x68>
 801669e:	bf00      	nop
 80166a0:	08018ff1 	.word	0x08018ff1
 80166a4:	08019002 	.word	0x08019002

080166a8 <__hi0bits>:
 80166a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80166ac:	4603      	mov	r3, r0
 80166ae:	bf36      	itet	cc
 80166b0:	0403      	lslcc	r3, r0, #16
 80166b2:	2000      	movcs	r0, #0
 80166b4:	2010      	movcc	r0, #16
 80166b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80166ba:	bf3c      	itt	cc
 80166bc:	021b      	lslcc	r3, r3, #8
 80166be:	3008      	addcc	r0, #8
 80166c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80166c4:	bf3c      	itt	cc
 80166c6:	011b      	lslcc	r3, r3, #4
 80166c8:	3004      	addcc	r0, #4
 80166ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80166ce:	bf3c      	itt	cc
 80166d0:	009b      	lslcc	r3, r3, #2
 80166d2:	3002      	addcc	r0, #2
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	db05      	blt.n	80166e4 <__hi0bits+0x3c>
 80166d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80166dc:	f100 0001 	add.w	r0, r0, #1
 80166e0:	bf08      	it	eq
 80166e2:	2020      	moveq	r0, #32
 80166e4:	4770      	bx	lr

080166e6 <__lo0bits>:
 80166e6:	6803      	ldr	r3, [r0, #0]
 80166e8:	4602      	mov	r2, r0
 80166ea:	f013 0007 	ands.w	r0, r3, #7
 80166ee:	d00b      	beq.n	8016708 <__lo0bits+0x22>
 80166f0:	07d9      	lsls	r1, r3, #31
 80166f2:	d421      	bmi.n	8016738 <__lo0bits+0x52>
 80166f4:	0798      	lsls	r0, r3, #30
 80166f6:	bf49      	itett	mi
 80166f8:	085b      	lsrmi	r3, r3, #1
 80166fa:	089b      	lsrpl	r3, r3, #2
 80166fc:	2001      	movmi	r0, #1
 80166fe:	6013      	strmi	r3, [r2, #0]
 8016700:	bf5c      	itt	pl
 8016702:	6013      	strpl	r3, [r2, #0]
 8016704:	2002      	movpl	r0, #2
 8016706:	4770      	bx	lr
 8016708:	b299      	uxth	r1, r3
 801670a:	b909      	cbnz	r1, 8016710 <__lo0bits+0x2a>
 801670c:	0c1b      	lsrs	r3, r3, #16
 801670e:	2010      	movs	r0, #16
 8016710:	b2d9      	uxtb	r1, r3
 8016712:	b909      	cbnz	r1, 8016718 <__lo0bits+0x32>
 8016714:	3008      	adds	r0, #8
 8016716:	0a1b      	lsrs	r3, r3, #8
 8016718:	0719      	lsls	r1, r3, #28
 801671a:	bf04      	itt	eq
 801671c:	091b      	lsreq	r3, r3, #4
 801671e:	3004      	addeq	r0, #4
 8016720:	0799      	lsls	r1, r3, #30
 8016722:	bf04      	itt	eq
 8016724:	089b      	lsreq	r3, r3, #2
 8016726:	3002      	addeq	r0, #2
 8016728:	07d9      	lsls	r1, r3, #31
 801672a:	d403      	bmi.n	8016734 <__lo0bits+0x4e>
 801672c:	085b      	lsrs	r3, r3, #1
 801672e:	f100 0001 	add.w	r0, r0, #1
 8016732:	d003      	beq.n	801673c <__lo0bits+0x56>
 8016734:	6013      	str	r3, [r2, #0]
 8016736:	4770      	bx	lr
 8016738:	2000      	movs	r0, #0
 801673a:	4770      	bx	lr
 801673c:	2020      	movs	r0, #32
 801673e:	4770      	bx	lr

08016740 <__i2b>:
 8016740:	b510      	push	{r4, lr}
 8016742:	460c      	mov	r4, r1
 8016744:	2101      	movs	r1, #1
 8016746:	f7ff febd 	bl	80164c4 <_Balloc>
 801674a:	4602      	mov	r2, r0
 801674c:	b928      	cbnz	r0, 801675a <__i2b+0x1a>
 801674e:	4b05      	ldr	r3, [pc, #20]	@ (8016764 <__i2b+0x24>)
 8016750:	4805      	ldr	r0, [pc, #20]	@ (8016768 <__i2b+0x28>)
 8016752:	f240 1145 	movw	r1, #325	@ 0x145
 8016756:	f001 fe17 	bl	8018388 <__assert_func>
 801675a:	2301      	movs	r3, #1
 801675c:	6144      	str	r4, [r0, #20]
 801675e:	6103      	str	r3, [r0, #16]
 8016760:	bd10      	pop	{r4, pc}
 8016762:	bf00      	nop
 8016764:	08018ff1 	.word	0x08018ff1
 8016768:	08019002 	.word	0x08019002

0801676c <__multiply>:
 801676c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016770:	4617      	mov	r7, r2
 8016772:	690a      	ldr	r2, [r1, #16]
 8016774:	693b      	ldr	r3, [r7, #16]
 8016776:	429a      	cmp	r2, r3
 8016778:	bfa8      	it	ge
 801677a:	463b      	movge	r3, r7
 801677c:	4689      	mov	r9, r1
 801677e:	bfa4      	itt	ge
 8016780:	460f      	movge	r7, r1
 8016782:	4699      	movge	r9, r3
 8016784:	693d      	ldr	r5, [r7, #16]
 8016786:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801678a:	68bb      	ldr	r3, [r7, #8]
 801678c:	6879      	ldr	r1, [r7, #4]
 801678e:	eb05 060a 	add.w	r6, r5, sl
 8016792:	42b3      	cmp	r3, r6
 8016794:	b085      	sub	sp, #20
 8016796:	bfb8      	it	lt
 8016798:	3101      	addlt	r1, #1
 801679a:	f7ff fe93 	bl	80164c4 <_Balloc>
 801679e:	b930      	cbnz	r0, 80167ae <__multiply+0x42>
 80167a0:	4602      	mov	r2, r0
 80167a2:	4b41      	ldr	r3, [pc, #260]	@ (80168a8 <__multiply+0x13c>)
 80167a4:	4841      	ldr	r0, [pc, #260]	@ (80168ac <__multiply+0x140>)
 80167a6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80167aa:	f001 fded 	bl	8018388 <__assert_func>
 80167ae:	f100 0414 	add.w	r4, r0, #20
 80167b2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80167b6:	4623      	mov	r3, r4
 80167b8:	2200      	movs	r2, #0
 80167ba:	4573      	cmp	r3, lr
 80167bc:	d320      	bcc.n	8016800 <__multiply+0x94>
 80167be:	f107 0814 	add.w	r8, r7, #20
 80167c2:	f109 0114 	add.w	r1, r9, #20
 80167c6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80167ca:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80167ce:	9302      	str	r3, [sp, #8]
 80167d0:	1beb      	subs	r3, r5, r7
 80167d2:	3b15      	subs	r3, #21
 80167d4:	f023 0303 	bic.w	r3, r3, #3
 80167d8:	3304      	adds	r3, #4
 80167da:	3715      	adds	r7, #21
 80167dc:	42bd      	cmp	r5, r7
 80167de:	bf38      	it	cc
 80167e0:	2304      	movcc	r3, #4
 80167e2:	9301      	str	r3, [sp, #4]
 80167e4:	9b02      	ldr	r3, [sp, #8]
 80167e6:	9103      	str	r1, [sp, #12]
 80167e8:	428b      	cmp	r3, r1
 80167ea:	d80c      	bhi.n	8016806 <__multiply+0x9a>
 80167ec:	2e00      	cmp	r6, #0
 80167ee:	dd03      	ble.n	80167f8 <__multiply+0x8c>
 80167f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80167f4:	2b00      	cmp	r3, #0
 80167f6:	d055      	beq.n	80168a4 <__multiply+0x138>
 80167f8:	6106      	str	r6, [r0, #16]
 80167fa:	b005      	add	sp, #20
 80167fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016800:	f843 2b04 	str.w	r2, [r3], #4
 8016804:	e7d9      	b.n	80167ba <__multiply+0x4e>
 8016806:	f8b1 a000 	ldrh.w	sl, [r1]
 801680a:	f1ba 0f00 	cmp.w	sl, #0
 801680e:	d01f      	beq.n	8016850 <__multiply+0xe4>
 8016810:	46c4      	mov	ip, r8
 8016812:	46a1      	mov	r9, r4
 8016814:	2700      	movs	r7, #0
 8016816:	f85c 2b04 	ldr.w	r2, [ip], #4
 801681a:	f8d9 3000 	ldr.w	r3, [r9]
 801681e:	fa1f fb82 	uxth.w	fp, r2
 8016822:	b29b      	uxth	r3, r3
 8016824:	fb0a 330b 	mla	r3, sl, fp, r3
 8016828:	443b      	add	r3, r7
 801682a:	f8d9 7000 	ldr.w	r7, [r9]
 801682e:	0c12      	lsrs	r2, r2, #16
 8016830:	0c3f      	lsrs	r7, r7, #16
 8016832:	fb0a 7202 	mla	r2, sl, r2, r7
 8016836:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801683a:	b29b      	uxth	r3, r3
 801683c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016840:	4565      	cmp	r5, ip
 8016842:	f849 3b04 	str.w	r3, [r9], #4
 8016846:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801684a:	d8e4      	bhi.n	8016816 <__multiply+0xaa>
 801684c:	9b01      	ldr	r3, [sp, #4]
 801684e:	50e7      	str	r7, [r4, r3]
 8016850:	9b03      	ldr	r3, [sp, #12]
 8016852:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016856:	3104      	adds	r1, #4
 8016858:	f1b9 0f00 	cmp.w	r9, #0
 801685c:	d020      	beq.n	80168a0 <__multiply+0x134>
 801685e:	6823      	ldr	r3, [r4, #0]
 8016860:	4647      	mov	r7, r8
 8016862:	46a4      	mov	ip, r4
 8016864:	f04f 0a00 	mov.w	sl, #0
 8016868:	f8b7 b000 	ldrh.w	fp, [r7]
 801686c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8016870:	fb09 220b 	mla	r2, r9, fp, r2
 8016874:	4452      	add	r2, sl
 8016876:	b29b      	uxth	r3, r3
 8016878:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801687c:	f84c 3b04 	str.w	r3, [ip], #4
 8016880:	f857 3b04 	ldr.w	r3, [r7], #4
 8016884:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016888:	f8bc 3000 	ldrh.w	r3, [ip]
 801688c:	fb09 330a 	mla	r3, r9, sl, r3
 8016890:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8016894:	42bd      	cmp	r5, r7
 8016896:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801689a:	d8e5      	bhi.n	8016868 <__multiply+0xfc>
 801689c:	9a01      	ldr	r2, [sp, #4]
 801689e:	50a3      	str	r3, [r4, r2]
 80168a0:	3404      	adds	r4, #4
 80168a2:	e79f      	b.n	80167e4 <__multiply+0x78>
 80168a4:	3e01      	subs	r6, #1
 80168a6:	e7a1      	b.n	80167ec <__multiply+0x80>
 80168a8:	08018ff1 	.word	0x08018ff1
 80168ac:	08019002 	.word	0x08019002

080168b0 <__pow5mult>:
 80168b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80168b4:	4615      	mov	r5, r2
 80168b6:	f012 0203 	ands.w	r2, r2, #3
 80168ba:	4607      	mov	r7, r0
 80168bc:	460e      	mov	r6, r1
 80168be:	d007      	beq.n	80168d0 <__pow5mult+0x20>
 80168c0:	4c25      	ldr	r4, [pc, #148]	@ (8016958 <__pow5mult+0xa8>)
 80168c2:	3a01      	subs	r2, #1
 80168c4:	2300      	movs	r3, #0
 80168c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80168ca:	f7ff fe5d 	bl	8016588 <__multadd>
 80168ce:	4606      	mov	r6, r0
 80168d0:	10ad      	asrs	r5, r5, #2
 80168d2:	d03d      	beq.n	8016950 <__pow5mult+0xa0>
 80168d4:	69fc      	ldr	r4, [r7, #28]
 80168d6:	b97c      	cbnz	r4, 80168f8 <__pow5mult+0x48>
 80168d8:	2010      	movs	r0, #16
 80168da:	f7fd fc37 	bl	801414c <malloc>
 80168de:	4602      	mov	r2, r0
 80168e0:	61f8      	str	r0, [r7, #28]
 80168e2:	b928      	cbnz	r0, 80168f0 <__pow5mult+0x40>
 80168e4:	4b1d      	ldr	r3, [pc, #116]	@ (801695c <__pow5mult+0xac>)
 80168e6:	481e      	ldr	r0, [pc, #120]	@ (8016960 <__pow5mult+0xb0>)
 80168e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80168ec:	f001 fd4c 	bl	8018388 <__assert_func>
 80168f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80168f4:	6004      	str	r4, [r0, #0]
 80168f6:	60c4      	str	r4, [r0, #12]
 80168f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80168fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016900:	b94c      	cbnz	r4, 8016916 <__pow5mult+0x66>
 8016902:	f240 2171 	movw	r1, #625	@ 0x271
 8016906:	4638      	mov	r0, r7
 8016908:	f7ff ff1a 	bl	8016740 <__i2b>
 801690c:	2300      	movs	r3, #0
 801690e:	f8c8 0008 	str.w	r0, [r8, #8]
 8016912:	4604      	mov	r4, r0
 8016914:	6003      	str	r3, [r0, #0]
 8016916:	f04f 0900 	mov.w	r9, #0
 801691a:	07eb      	lsls	r3, r5, #31
 801691c:	d50a      	bpl.n	8016934 <__pow5mult+0x84>
 801691e:	4631      	mov	r1, r6
 8016920:	4622      	mov	r2, r4
 8016922:	4638      	mov	r0, r7
 8016924:	f7ff ff22 	bl	801676c <__multiply>
 8016928:	4631      	mov	r1, r6
 801692a:	4680      	mov	r8, r0
 801692c:	4638      	mov	r0, r7
 801692e:	f7ff fe09 	bl	8016544 <_Bfree>
 8016932:	4646      	mov	r6, r8
 8016934:	106d      	asrs	r5, r5, #1
 8016936:	d00b      	beq.n	8016950 <__pow5mult+0xa0>
 8016938:	6820      	ldr	r0, [r4, #0]
 801693a:	b938      	cbnz	r0, 801694c <__pow5mult+0x9c>
 801693c:	4622      	mov	r2, r4
 801693e:	4621      	mov	r1, r4
 8016940:	4638      	mov	r0, r7
 8016942:	f7ff ff13 	bl	801676c <__multiply>
 8016946:	6020      	str	r0, [r4, #0]
 8016948:	f8c0 9000 	str.w	r9, [r0]
 801694c:	4604      	mov	r4, r0
 801694e:	e7e4      	b.n	801691a <__pow5mult+0x6a>
 8016950:	4630      	mov	r0, r6
 8016952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016956:	bf00      	nop
 8016958:	08019114 	.word	0x08019114
 801695c:	08018f82 	.word	0x08018f82
 8016960:	08019002 	.word	0x08019002

08016964 <__lshift>:
 8016964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016968:	460c      	mov	r4, r1
 801696a:	6849      	ldr	r1, [r1, #4]
 801696c:	6923      	ldr	r3, [r4, #16]
 801696e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016972:	68a3      	ldr	r3, [r4, #8]
 8016974:	4607      	mov	r7, r0
 8016976:	4691      	mov	r9, r2
 8016978:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801697c:	f108 0601 	add.w	r6, r8, #1
 8016980:	42b3      	cmp	r3, r6
 8016982:	db0b      	blt.n	801699c <__lshift+0x38>
 8016984:	4638      	mov	r0, r7
 8016986:	f7ff fd9d 	bl	80164c4 <_Balloc>
 801698a:	4605      	mov	r5, r0
 801698c:	b948      	cbnz	r0, 80169a2 <__lshift+0x3e>
 801698e:	4602      	mov	r2, r0
 8016990:	4b28      	ldr	r3, [pc, #160]	@ (8016a34 <__lshift+0xd0>)
 8016992:	4829      	ldr	r0, [pc, #164]	@ (8016a38 <__lshift+0xd4>)
 8016994:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8016998:	f001 fcf6 	bl	8018388 <__assert_func>
 801699c:	3101      	adds	r1, #1
 801699e:	005b      	lsls	r3, r3, #1
 80169a0:	e7ee      	b.n	8016980 <__lshift+0x1c>
 80169a2:	2300      	movs	r3, #0
 80169a4:	f100 0114 	add.w	r1, r0, #20
 80169a8:	f100 0210 	add.w	r2, r0, #16
 80169ac:	4618      	mov	r0, r3
 80169ae:	4553      	cmp	r3, sl
 80169b0:	db33      	blt.n	8016a1a <__lshift+0xb6>
 80169b2:	6920      	ldr	r0, [r4, #16]
 80169b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80169b8:	f104 0314 	add.w	r3, r4, #20
 80169bc:	f019 091f 	ands.w	r9, r9, #31
 80169c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80169c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80169c8:	d02b      	beq.n	8016a22 <__lshift+0xbe>
 80169ca:	f1c9 0e20 	rsb	lr, r9, #32
 80169ce:	468a      	mov	sl, r1
 80169d0:	2200      	movs	r2, #0
 80169d2:	6818      	ldr	r0, [r3, #0]
 80169d4:	fa00 f009 	lsl.w	r0, r0, r9
 80169d8:	4310      	orrs	r0, r2
 80169da:	f84a 0b04 	str.w	r0, [sl], #4
 80169de:	f853 2b04 	ldr.w	r2, [r3], #4
 80169e2:	459c      	cmp	ip, r3
 80169e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80169e8:	d8f3      	bhi.n	80169d2 <__lshift+0x6e>
 80169ea:	ebac 0304 	sub.w	r3, ip, r4
 80169ee:	3b15      	subs	r3, #21
 80169f0:	f023 0303 	bic.w	r3, r3, #3
 80169f4:	3304      	adds	r3, #4
 80169f6:	f104 0015 	add.w	r0, r4, #21
 80169fa:	4560      	cmp	r0, ip
 80169fc:	bf88      	it	hi
 80169fe:	2304      	movhi	r3, #4
 8016a00:	50ca      	str	r2, [r1, r3]
 8016a02:	b10a      	cbz	r2, 8016a08 <__lshift+0xa4>
 8016a04:	f108 0602 	add.w	r6, r8, #2
 8016a08:	3e01      	subs	r6, #1
 8016a0a:	4638      	mov	r0, r7
 8016a0c:	612e      	str	r6, [r5, #16]
 8016a0e:	4621      	mov	r1, r4
 8016a10:	f7ff fd98 	bl	8016544 <_Bfree>
 8016a14:	4628      	mov	r0, r5
 8016a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016a1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8016a1e:	3301      	adds	r3, #1
 8016a20:	e7c5      	b.n	80169ae <__lshift+0x4a>
 8016a22:	3904      	subs	r1, #4
 8016a24:	f853 2b04 	ldr.w	r2, [r3], #4
 8016a28:	f841 2f04 	str.w	r2, [r1, #4]!
 8016a2c:	459c      	cmp	ip, r3
 8016a2e:	d8f9      	bhi.n	8016a24 <__lshift+0xc0>
 8016a30:	e7ea      	b.n	8016a08 <__lshift+0xa4>
 8016a32:	bf00      	nop
 8016a34:	08018ff1 	.word	0x08018ff1
 8016a38:	08019002 	.word	0x08019002

08016a3c <__mcmp>:
 8016a3c:	690a      	ldr	r2, [r1, #16]
 8016a3e:	4603      	mov	r3, r0
 8016a40:	6900      	ldr	r0, [r0, #16]
 8016a42:	1a80      	subs	r0, r0, r2
 8016a44:	b530      	push	{r4, r5, lr}
 8016a46:	d10e      	bne.n	8016a66 <__mcmp+0x2a>
 8016a48:	3314      	adds	r3, #20
 8016a4a:	3114      	adds	r1, #20
 8016a4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016a50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016a54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016a58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016a5c:	4295      	cmp	r5, r2
 8016a5e:	d003      	beq.n	8016a68 <__mcmp+0x2c>
 8016a60:	d205      	bcs.n	8016a6e <__mcmp+0x32>
 8016a62:	f04f 30ff 	mov.w	r0, #4294967295
 8016a66:	bd30      	pop	{r4, r5, pc}
 8016a68:	42a3      	cmp	r3, r4
 8016a6a:	d3f3      	bcc.n	8016a54 <__mcmp+0x18>
 8016a6c:	e7fb      	b.n	8016a66 <__mcmp+0x2a>
 8016a6e:	2001      	movs	r0, #1
 8016a70:	e7f9      	b.n	8016a66 <__mcmp+0x2a>
	...

08016a74 <__mdiff>:
 8016a74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a78:	4689      	mov	r9, r1
 8016a7a:	4606      	mov	r6, r0
 8016a7c:	4611      	mov	r1, r2
 8016a7e:	4648      	mov	r0, r9
 8016a80:	4614      	mov	r4, r2
 8016a82:	f7ff ffdb 	bl	8016a3c <__mcmp>
 8016a86:	1e05      	subs	r5, r0, #0
 8016a88:	d112      	bne.n	8016ab0 <__mdiff+0x3c>
 8016a8a:	4629      	mov	r1, r5
 8016a8c:	4630      	mov	r0, r6
 8016a8e:	f7ff fd19 	bl	80164c4 <_Balloc>
 8016a92:	4602      	mov	r2, r0
 8016a94:	b928      	cbnz	r0, 8016aa2 <__mdiff+0x2e>
 8016a96:	4b3f      	ldr	r3, [pc, #252]	@ (8016b94 <__mdiff+0x120>)
 8016a98:	f240 2137 	movw	r1, #567	@ 0x237
 8016a9c:	483e      	ldr	r0, [pc, #248]	@ (8016b98 <__mdiff+0x124>)
 8016a9e:	f001 fc73 	bl	8018388 <__assert_func>
 8016aa2:	2301      	movs	r3, #1
 8016aa4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016aa8:	4610      	mov	r0, r2
 8016aaa:	b003      	add	sp, #12
 8016aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ab0:	bfbc      	itt	lt
 8016ab2:	464b      	movlt	r3, r9
 8016ab4:	46a1      	movlt	r9, r4
 8016ab6:	4630      	mov	r0, r6
 8016ab8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8016abc:	bfba      	itte	lt
 8016abe:	461c      	movlt	r4, r3
 8016ac0:	2501      	movlt	r5, #1
 8016ac2:	2500      	movge	r5, #0
 8016ac4:	f7ff fcfe 	bl	80164c4 <_Balloc>
 8016ac8:	4602      	mov	r2, r0
 8016aca:	b918      	cbnz	r0, 8016ad4 <__mdiff+0x60>
 8016acc:	4b31      	ldr	r3, [pc, #196]	@ (8016b94 <__mdiff+0x120>)
 8016ace:	f240 2145 	movw	r1, #581	@ 0x245
 8016ad2:	e7e3      	b.n	8016a9c <__mdiff+0x28>
 8016ad4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016ad8:	6926      	ldr	r6, [r4, #16]
 8016ada:	60c5      	str	r5, [r0, #12]
 8016adc:	f109 0310 	add.w	r3, r9, #16
 8016ae0:	f109 0514 	add.w	r5, r9, #20
 8016ae4:	f104 0e14 	add.w	lr, r4, #20
 8016ae8:	f100 0b14 	add.w	fp, r0, #20
 8016aec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016af0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016af4:	9301      	str	r3, [sp, #4]
 8016af6:	46d9      	mov	r9, fp
 8016af8:	f04f 0c00 	mov.w	ip, #0
 8016afc:	9b01      	ldr	r3, [sp, #4]
 8016afe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8016b02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8016b06:	9301      	str	r3, [sp, #4]
 8016b08:	fa1f f38a 	uxth.w	r3, sl
 8016b0c:	4619      	mov	r1, r3
 8016b0e:	b283      	uxth	r3, r0
 8016b10:	1acb      	subs	r3, r1, r3
 8016b12:	0c00      	lsrs	r0, r0, #16
 8016b14:	4463      	add	r3, ip
 8016b16:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016b1a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016b1e:	b29b      	uxth	r3, r3
 8016b20:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016b24:	4576      	cmp	r6, lr
 8016b26:	f849 3b04 	str.w	r3, [r9], #4
 8016b2a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016b2e:	d8e5      	bhi.n	8016afc <__mdiff+0x88>
 8016b30:	1b33      	subs	r3, r6, r4
 8016b32:	3b15      	subs	r3, #21
 8016b34:	f023 0303 	bic.w	r3, r3, #3
 8016b38:	3415      	adds	r4, #21
 8016b3a:	3304      	adds	r3, #4
 8016b3c:	42a6      	cmp	r6, r4
 8016b3e:	bf38      	it	cc
 8016b40:	2304      	movcc	r3, #4
 8016b42:	441d      	add	r5, r3
 8016b44:	445b      	add	r3, fp
 8016b46:	461e      	mov	r6, r3
 8016b48:	462c      	mov	r4, r5
 8016b4a:	4544      	cmp	r4, r8
 8016b4c:	d30e      	bcc.n	8016b6c <__mdiff+0xf8>
 8016b4e:	f108 0103 	add.w	r1, r8, #3
 8016b52:	1b49      	subs	r1, r1, r5
 8016b54:	f021 0103 	bic.w	r1, r1, #3
 8016b58:	3d03      	subs	r5, #3
 8016b5a:	45a8      	cmp	r8, r5
 8016b5c:	bf38      	it	cc
 8016b5e:	2100      	movcc	r1, #0
 8016b60:	440b      	add	r3, r1
 8016b62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016b66:	b191      	cbz	r1, 8016b8e <__mdiff+0x11a>
 8016b68:	6117      	str	r7, [r2, #16]
 8016b6a:	e79d      	b.n	8016aa8 <__mdiff+0x34>
 8016b6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8016b70:	46e6      	mov	lr, ip
 8016b72:	0c08      	lsrs	r0, r1, #16
 8016b74:	fa1c fc81 	uxtah	ip, ip, r1
 8016b78:	4471      	add	r1, lr
 8016b7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8016b7e:	b289      	uxth	r1, r1
 8016b80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016b84:	f846 1b04 	str.w	r1, [r6], #4
 8016b88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016b8c:	e7dd      	b.n	8016b4a <__mdiff+0xd6>
 8016b8e:	3f01      	subs	r7, #1
 8016b90:	e7e7      	b.n	8016b62 <__mdiff+0xee>
 8016b92:	bf00      	nop
 8016b94:	08018ff1 	.word	0x08018ff1
 8016b98:	08019002 	.word	0x08019002

08016b9c <__ulp>:
 8016b9c:	b082      	sub	sp, #8
 8016b9e:	ed8d 0b00 	vstr	d0, [sp]
 8016ba2:	9a01      	ldr	r2, [sp, #4]
 8016ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8016be4 <__ulp+0x48>)
 8016ba6:	4013      	ands	r3, r2
 8016ba8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8016bac:	2b00      	cmp	r3, #0
 8016bae:	dc08      	bgt.n	8016bc2 <__ulp+0x26>
 8016bb0:	425b      	negs	r3, r3
 8016bb2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8016bb6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8016bba:	da04      	bge.n	8016bc6 <__ulp+0x2a>
 8016bbc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8016bc0:	4113      	asrs	r3, r2
 8016bc2:	2200      	movs	r2, #0
 8016bc4:	e008      	b.n	8016bd8 <__ulp+0x3c>
 8016bc6:	f1a2 0314 	sub.w	r3, r2, #20
 8016bca:	2b1e      	cmp	r3, #30
 8016bcc:	bfda      	itte	le
 8016bce:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8016bd2:	40da      	lsrle	r2, r3
 8016bd4:	2201      	movgt	r2, #1
 8016bd6:	2300      	movs	r3, #0
 8016bd8:	4619      	mov	r1, r3
 8016bda:	4610      	mov	r0, r2
 8016bdc:	ec41 0b10 	vmov	d0, r0, r1
 8016be0:	b002      	add	sp, #8
 8016be2:	4770      	bx	lr
 8016be4:	7ff00000 	.word	0x7ff00000

08016be8 <__b2d>:
 8016be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016bec:	6906      	ldr	r6, [r0, #16]
 8016bee:	f100 0814 	add.w	r8, r0, #20
 8016bf2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8016bf6:	1f37      	subs	r7, r6, #4
 8016bf8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8016bfc:	4610      	mov	r0, r2
 8016bfe:	f7ff fd53 	bl	80166a8 <__hi0bits>
 8016c02:	f1c0 0320 	rsb	r3, r0, #32
 8016c06:	280a      	cmp	r0, #10
 8016c08:	600b      	str	r3, [r1, #0]
 8016c0a:	491b      	ldr	r1, [pc, #108]	@ (8016c78 <__b2d+0x90>)
 8016c0c:	dc15      	bgt.n	8016c3a <__b2d+0x52>
 8016c0e:	f1c0 0c0b 	rsb	ip, r0, #11
 8016c12:	fa22 f30c 	lsr.w	r3, r2, ip
 8016c16:	45b8      	cmp	r8, r7
 8016c18:	ea43 0501 	orr.w	r5, r3, r1
 8016c1c:	bf34      	ite	cc
 8016c1e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8016c22:	2300      	movcs	r3, #0
 8016c24:	3015      	adds	r0, #21
 8016c26:	fa02 f000 	lsl.w	r0, r2, r0
 8016c2a:	fa23 f30c 	lsr.w	r3, r3, ip
 8016c2e:	4303      	orrs	r3, r0
 8016c30:	461c      	mov	r4, r3
 8016c32:	ec45 4b10 	vmov	d0, r4, r5
 8016c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c3a:	45b8      	cmp	r8, r7
 8016c3c:	bf3a      	itte	cc
 8016c3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8016c42:	f1a6 0708 	subcc.w	r7, r6, #8
 8016c46:	2300      	movcs	r3, #0
 8016c48:	380b      	subs	r0, #11
 8016c4a:	d012      	beq.n	8016c72 <__b2d+0x8a>
 8016c4c:	f1c0 0120 	rsb	r1, r0, #32
 8016c50:	fa23 f401 	lsr.w	r4, r3, r1
 8016c54:	4082      	lsls	r2, r0
 8016c56:	4322      	orrs	r2, r4
 8016c58:	4547      	cmp	r7, r8
 8016c5a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8016c5e:	bf8c      	ite	hi
 8016c60:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8016c64:	2200      	movls	r2, #0
 8016c66:	4083      	lsls	r3, r0
 8016c68:	40ca      	lsrs	r2, r1
 8016c6a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8016c6e:	4313      	orrs	r3, r2
 8016c70:	e7de      	b.n	8016c30 <__b2d+0x48>
 8016c72:	ea42 0501 	orr.w	r5, r2, r1
 8016c76:	e7db      	b.n	8016c30 <__b2d+0x48>
 8016c78:	3ff00000 	.word	0x3ff00000

08016c7c <__d2b>:
 8016c7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016c80:	460f      	mov	r7, r1
 8016c82:	2101      	movs	r1, #1
 8016c84:	ec59 8b10 	vmov	r8, r9, d0
 8016c88:	4616      	mov	r6, r2
 8016c8a:	f7ff fc1b 	bl	80164c4 <_Balloc>
 8016c8e:	4604      	mov	r4, r0
 8016c90:	b930      	cbnz	r0, 8016ca0 <__d2b+0x24>
 8016c92:	4602      	mov	r2, r0
 8016c94:	4b23      	ldr	r3, [pc, #140]	@ (8016d24 <__d2b+0xa8>)
 8016c96:	4824      	ldr	r0, [pc, #144]	@ (8016d28 <__d2b+0xac>)
 8016c98:	f240 310f 	movw	r1, #783	@ 0x30f
 8016c9c:	f001 fb74 	bl	8018388 <__assert_func>
 8016ca0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016ca4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016ca8:	b10d      	cbz	r5, 8016cae <__d2b+0x32>
 8016caa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016cae:	9301      	str	r3, [sp, #4]
 8016cb0:	f1b8 0300 	subs.w	r3, r8, #0
 8016cb4:	d023      	beq.n	8016cfe <__d2b+0x82>
 8016cb6:	4668      	mov	r0, sp
 8016cb8:	9300      	str	r3, [sp, #0]
 8016cba:	f7ff fd14 	bl	80166e6 <__lo0bits>
 8016cbe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016cc2:	b1d0      	cbz	r0, 8016cfa <__d2b+0x7e>
 8016cc4:	f1c0 0320 	rsb	r3, r0, #32
 8016cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8016ccc:	430b      	orrs	r3, r1
 8016cce:	40c2      	lsrs	r2, r0
 8016cd0:	6163      	str	r3, [r4, #20]
 8016cd2:	9201      	str	r2, [sp, #4]
 8016cd4:	9b01      	ldr	r3, [sp, #4]
 8016cd6:	61a3      	str	r3, [r4, #24]
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	bf0c      	ite	eq
 8016cdc:	2201      	moveq	r2, #1
 8016cde:	2202      	movne	r2, #2
 8016ce0:	6122      	str	r2, [r4, #16]
 8016ce2:	b1a5      	cbz	r5, 8016d0e <__d2b+0x92>
 8016ce4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016ce8:	4405      	add	r5, r0
 8016cea:	603d      	str	r5, [r7, #0]
 8016cec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016cf0:	6030      	str	r0, [r6, #0]
 8016cf2:	4620      	mov	r0, r4
 8016cf4:	b003      	add	sp, #12
 8016cf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016cfa:	6161      	str	r1, [r4, #20]
 8016cfc:	e7ea      	b.n	8016cd4 <__d2b+0x58>
 8016cfe:	a801      	add	r0, sp, #4
 8016d00:	f7ff fcf1 	bl	80166e6 <__lo0bits>
 8016d04:	9b01      	ldr	r3, [sp, #4]
 8016d06:	6163      	str	r3, [r4, #20]
 8016d08:	3020      	adds	r0, #32
 8016d0a:	2201      	movs	r2, #1
 8016d0c:	e7e8      	b.n	8016ce0 <__d2b+0x64>
 8016d0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016d12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8016d16:	6038      	str	r0, [r7, #0]
 8016d18:	6918      	ldr	r0, [r3, #16]
 8016d1a:	f7ff fcc5 	bl	80166a8 <__hi0bits>
 8016d1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016d22:	e7e5      	b.n	8016cf0 <__d2b+0x74>
 8016d24:	08018ff1 	.word	0x08018ff1
 8016d28:	08019002 	.word	0x08019002

08016d2c <__ratio>:
 8016d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d30:	b085      	sub	sp, #20
 8016d32:	e9cd 1000 	strd	r1, r0, [sp]
 8016d36:	a902      	add	r1, sp, #8
 8016d38:	f7ff ff56 	bl	8016be8 <__b2d>
 8016d3c:	9800      	ldr	r0, [sp, #0]
 8016d3e:	a903      	add	r1, sp, #12
 8016d40:	ec55 4b10 	vmov	r4, r5, d0
 8016d44:	f7ff ff50 	bl	8016be8 <__b2d>
 8016d48:	9b01      	ldr	r3, [sp, #4]
 8016d4a:	6919      	ldr	r1, [r3, #16]
 8016d4c:	9b00      	ldr	r3, [sp, #0]
 8016d4e:	691b      	ldr	r3, [r3, #16]
 8016d50:	1ac9      	subs	r1, r1, r3
 8016d52:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8016d56:	1a9b      	subs	r3, r3, r2
 8016d58:	ec5b ab10 	vmov	sl, fp, d0
 8016d5c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	bfce      	itee	gt
 8016d64:	462a      	movgt	r2, r5
 8016d66:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016d6a:	465a      	movle	r2, fp
 8016d6c:	462f      	mov	r7, r5
 8016d6e:	46d9      	mov	r9, fp
 8016d70:	bfcc      	ite	gt
 8016d72:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8016d76:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8016d7a:	464b      	mov	r3, r9
 8016d7c:	4652      	mov	r2, sl
 8016d7e:	4620      	mov	r0, r4
 8016d80:	4639      	mov	r1, r7
 8016d82:	f7e9 fd63 	bl	800084c <__aeabi_ddiv>
 8016d86:	ec41 0b10 	vmov	d0, r0, r1
 8016d8a:	b005      	add	sp, #20
 8016d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016d90 <__copybits>:
 8016d90:	3901      	subs	r1, #1
 8016d92:	b570      	push	{r4, r5, r6, lr}
 8016d94:	1149      	asrs	r1, r1, #5
 8016d96:	6914      	ldr	r4, [r2, #16]
 8016d98:	3101      	adds	r1, #1
 8016d9a:	f102 0314 	add.w	r3, r2, #20
 8016d9e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016da2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016da6:	1f05      	subs	r5, r0, #4
 8016da8:	42a3      	cmp	r3, r4
 8016daa:	d30c      	bcc.n	8016dc6 <__copybits+0x36>
 8016dac:	1aa3      	subs	r3, r4, r2
 8016dae:	3b11      	subs	r3, #17
 8016db0:	f023 0303 	bic.w	r3, r3, #3
 8016db4:	3211      	adds	r2, #17
 8016db6:	42a2      	cmp	r2, r4
 8016db8:	bf88      	it	hi
 8016dba:	2300      	movhi	r3, #0
 8016dbc:	4418      	add	r0, r3
 8016dbe:	2300      	movs	r3, #0
 8016dc0:	4288      	cmp	r0, r1
 8016dc2:	d305      	bcc.n	8016dd0 <__copybits+0x40>
 8016dc4:	bd70      	pop	{r4, r5, r6, pc}
 8016dc6:	f853 6b04 	ldr.w	r6, [r3], #4
 8016dca:	f845 6f04 	str.w	r6, [r5, #4]!
 8016dce:	e7eb      	b.n	8016da8 <__copybits+0x18>
 8016dd0:	f840 3b04 	str.w	r3, [r0], #4
 8016dd4:	e7f4      	b.n	8016dc0 <__copybits+0x30>

08016dd6 <__any_on>:
 8016dd6:	f100 0214 	add.w	r2, r0, #20
 8016dda:	6900      	ldr	r0, [r0, #16]
 8016ddc:	114b      	asrs	r3, r1, #5
 8016dde:	4298      	cmp	r0, r3
 8016de0:	b510      	push	{r4, lr}
 8016de2:	db11      	blt.n	8016e08 <__any_on+0x32>
 8016de4:	dd0a      	ble.n	8016dfc <__any_on+0x26>
 8016de6:	f011 011f 	ands.w	r1, r1, #31
 8016dea:	d007      	beq.n	8016dfc <__any_on+0x26>
 8016dec:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016df0:	fa24 f001 	lsr.w	r0, r4, r1
 8016df4:	fa00 f101 	lsl.w	r1, r0, r1
 8016df8:	428c      	cmp	r4, r1
 8016dfa:	d10b      	bne.n	8016e14 <__any_on+0x3e>
 8016dfc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016e00:	4293      	cmp	r3, r2
 8016e02:	d803      	bhi.n	8016e0c <__any_on+0x36>
 8016e04:	2000      	movs	r0, #0
 8016e06:	bd10      	pop	{r4, pc}
 8016e08:	4603      	mov	r3, r0
 8016e0a:	e7f7      	b.n	8016dfc <__any_on+0x26>
 8016e0c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016e10:	2900      	cmp	r1, #0
 8016e12:	d0f5      	beq.n	8016e00 <__any_on+0x2a>
 8016e14:	2001      	movs	r0, #1
 8016e16:	e7f6      	b.n	8016e06 <__any_on+0x30>

08016e18 <sulp>:
 8016e18:	b570      	push	{r4, r5, r6, lr}
 8016e1a:	4604      	mov	r4, r0
 8016e1c:	460d      	mov	r5, r1
 8016e1e:	ec45 4b10 	vmov	d0, r4, r5
 8016e22:	4616      	mov	r6, r2
 8016e24:	f7ff feba 	bl	8016b9c <__ulp>
 8016e28:	ec51 0b10 	vmov	r0, r1, d0
 8016e2c:	b17e      	cbz	r6, 8016e4e <sulp+0x36>
 8016e2e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016e32:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016e36:	2b00      	cmp	r3, #0
 8016e38:	dd09      	ble.n	8016e4e <sulp+0x36>
 8016e3a:	051b      	lsls	r3, r3, #20
 8016e3c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8016e40:	2400      	movs	r4, #0
 8016e42:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8016e46:	4622      	mov	r2, r4
 8016e48:	462b      	mov	r3, r5
 8016e4a:	f7e9 fbd5 	bl	80005f8 <__aeabi_dmul>
 8016e4e:	ec41 0b10 	vmov	d0, r0, r1
 8016e52:	bd70      	pop	{r4, r5, r6, pc}
 8016e54:	0000      	movs	r0, r0
	...

08016e58 <_strtod_l>:
 8016e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e5c:	b09f      	sub	sp, #124	@ 0x7c
 8016e5e:	460c      	mov	r4, r1
 8016e60:	9217      	str	r2, [sp, #92]	@ 0x5c
 8016e62:	2200      	movs	r2, #0
 8016e64:	921a      	str	r2, [sp, #104]	@ 0x68
 8016e66:	9005      	str	r0, [sp, #20]
 8016e68:	f04f 0a00 	mov.w	sl, #0
 8016e6c:	f04f 0b00 	mov.w	fp, #0
 8016e70:	460a      	mov	r2, r1
 8016e72:	9219      	str	r2, [sp, #100]	@ 0x64
 8016e74:	7811      	ldrb	r1, [r2, #0]
 8016e76:	292b      	cmp	r1, #43	@ 0x2b
 8016e78:	d04a      	beq.n	8016f10 <_strtod_l+0xb8>
 8016e7a:	d838      	bhi.n	8016eee <_strtod_l+0x96>
 8016e7c:	290d      	cmp	r1, #13
 8016e7e:	d832      	bhi.n	8016ee6 <_strtod_l+0x8e>
 8016e80:	2908      	cmp	r1, #8
 8016e82:	d832      	bhi.n	8016eea <_strtod_l+0x92>
 8016e84:	2900      	cmp	r1, #0
 8016e86:	d03b      	beq.n	8016f00 <_strtod_l+0xa8>
 8016e88:	2200      	movs	r2, #0
 8016e8a:	920e      	str	r2, [sp, #56]	@ 0x38
 8016e8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8016e8e:	782a      	ldrb	r2, [r5, #0]
 8016e90:	2a30      	cmp	r2, #48	@ 0x30
 8016e92:	f040 80b2 	bne.w	8016ffa <_strtod_l+0x1a2>
 8016e96:	786a      	ldrb	r2, [r5, #1]
 8016e98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016e9c:	2a58      	cmp	r2, #88	@ 0x58
 8016e9e:	d16e      	bne.n	8016f7e <_strtod_l+0x126>
 8016ea0:	9302      	str	r3, [sp, #8]
 8016ea2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016ea4:	9301      	str	r3, [sp, #4]
 8016ea6:	ab1a      	add	r3, sp, #104	@ 0x68
 8016ea8:	9300      	str	r3, [sp, #0]
 8016eaa:	4a8f      	ldr	r2, [pc, #572]	@ (80170e8 <_strtod_l+0x290>)
 8016eac:	9805      	ldr	r0, [sp, #20]
 8016eae:	ab1b      	add	r3, sp, #108	@ 0x6c
 8016eb0:	a919      	add	r1, sp, #100	@ 0x64
 8016eb2:	f001 fb03 	bl	80184bc <__gethex>
 8016eb6:	f010 060f 	ands.w	r6, r0, #15
 8016eba:	4604      	mov	r4, r0
 8016ebc:	d005      	beq.n	8016eca <_strtod_l+0x72>
 8016ebe:	2e06      	cmp	r6, #6
 8016ec0:	d128      	bne.n	8016f14 <_strtod_l+0xbc>
 8016ec2:	3501      	adds	r5, #1
 8016ec4:	2300      	movs	r3, #0
 8016ec6:	9519      	str	r5, [sp, #100]	@ 0x64
 8016ec8:	930e      	str	r3, [sp, #56]	@ 0x38
 8016eca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016ecc:	2b00      	cmp	r3, #0
 8016ece:	f040 858e 	bne.w	80179ee <_strtod_l+0xb96>
 8016ed2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016ed4:	b1cb      	cbz	r3, 8016f0a <_strtod_l+0xb2>
 8016ed6:	4652      	mov	r2, sl
 8016ed8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8016edc:	ec43 2b10 	vmov	d0, r2, r3
 8016ee0:	b01f      	add	sp, #124	@ 0x7c
 8016ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ee6:	2920      	cmp	r1, #32
 8016ee8:	d1ce      	bne.n	8016e88 <_strtod_l+0x30>
 8016eea:	3201      	adds	r2, #1
 8016eec:	e7c1      	b.n	8016e72 <_strtod_l+0x1a>
 8016eee:	292d      	cmp	r1, #45	@ 0x2d
 8016ef0:	d1ca      	bne.n	8016e88 <_strtod_l+0x30>
 8016ef2:	2101      	movs	r1, #1
 8016ef4:	910e      	str	r1, [sp, #56]	@ 0x38
 8016ef6:	1c51      	adds	r1, r2, #1
 8016ef8:	9119      	str	r1, [sp, #100]	@ 0x64
 8016efa:	7852      	ldrb	r2, [r2, #1]
 8016efc:	2a00      	cmp	r2, #0
 8016efe:	d1c5      	bne.n	8016e8c <_strtod_l+0x34>
 8016f00:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016f02:	9419      	str	r4, [sp, #100]	@ 0x64
 8016f04:	2b00      	cmp	r3, #0
 8016f06:	f040 8570 	bne.w	80179ea <_strtod_l+0xb92>
 8016f0a:	4652      	mov	r2, sl
 8016f0c:	465b      	mov	r3, fp
 8016f0e:	e7e5      	b.n	8016edc <_strtod_l+0x84>
 8016f10:	2100      	movs	r1, #0
 8016f12:	e7ef      	b.n	8016ef4 <_strtod_l+0x9c>
 8016f14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8016f16:	b13a      	cbz	r2, 8016f28 <_strtod_l+0xd0>
 8016f18:	2135      	movs	r1, #53	@ 0x35
 8016f1a:	a81c      	add	r0, sp, #112	@ 0x70
 8016f1c:	f7ff ff38 	bl	8016d90 <__copybits>
 8016f20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016f22:	9805      	ldr	r0, [sp, #20]
 8016f24:	f7ff fb0e 	bl	8016544 <_Bfree>
 8016f28:	3e01      	subs	r6, #1
 8016f2a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8016f2c:	2e04      	cmp	r6, #4
 8016f2e:	d806      	bhi.n	8016f3e <_strtod_l+0xe6>
 8016f30:	e8df f006 	tbb	[pc, r6]
 8016f34:	201d0314 	.word	0x201d0314
 8016f38:	14          	.byte	0x14
 8016f39:	00          	.byte	0x00
 8016f3a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8016f3e:	05e1      	lsls	r1, r4, #23
 8016f40:	bf48      	it	mi
 8016f42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8016f46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016f4a:	0d1b      	lsrs	r3, r3, #20
 8016f4c:	051b      	lsls	r3, r3, #20
 8016f4e:	2b00      	cmp	r3, #0
 8016f50:	d1bb      	bne.n	8016eca <_strtod_l+0x72>
 8016f52:	f7fe fbd7 	bl	8015704 <__errno>
 8016f56:	2322      	movs	r3, #34	@ 0x22
 8016f58:	6003      	str	r3, [r0, #0]
 8016f5a:	e7b6      	b.n	8016eca <_strtod_l+0x72>
 8016f5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8016f60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8016f64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8016f68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016f6c:	e7e7      	b.n	8016f3e <_strtod_l+0xe6>
 8016f6e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80170f0 <_strtod_l+0x298>
 8016f72:	e7e4      	b.n	8016f3e <_strtod_l+0xe6>
 8016f74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8016f78:	f04f 3aff 	mov.w	sl, #4294967295
 8016f7c:	e7df      	b.n	8016f3e <_strtod_l+0xe6>
 8016f7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016f80:	1c5a      	adds	r2, r3, #1
 8016f82:	9219      	str	r2, [sp, #100]	@ 0x64
 8016f84:	785b      	ldrb	r3, [r3, #1]
 8016f86:	2b30      	cmp	r3, #48	@ 0x30
 8016f88:	d0f9      	beq.n	8016f7e <_strtod_l+0x126>
 8016f8a:	2b00      	cmp	r3, #0
 8016f8c:	d09d      	beq.n	8016eca <_strtod_l+0x72>
 8016f8e:	2301      	movs	r3, #1
 8016f90:	2700      	movs	r7, #0
 8016f92:	9308      	str	r3, [sp, #32]
 8016f94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016f96:	930c      	str	r3, [sp, #48]	@ 0x30
 8016f98:	970b      	str	r7, [sp, #44]	@ 0x2c
 8016f9a:	46b9      	mov	r9, r7
 8016f9c:	220a      	movs	r2, #10
 8016f9e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8016fa0:	7805      	ldrb	r5, [r0, #0]
 8016fa2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8016fa6:	b2d9      	uxtb	r1, r3
 8016fa8:	2909      	cmp	r1, #9
 8016faa:	d928      	bls.n	8016ffe <_strtod_l+0x1a6>
 8016fac:	494f      	ldr	r1, [pc, #316]	@ (80170ec <_strtod_l+0x294>)
 8016fae:	2201      	movs	r2, #1
 8016fb0:	f001 f9ae 	bl	8018310 <strncmp>
 8016fb4:	2800      	cmp	r0, #0
 8016fb6:	d032      	beq.n	801701e <_strtod_l+0x1c6>
 8016fb8:	2000      	movs	r0, #0
 8016fba:	462a      	mov	r2, r5
 8016fbc:	900a      	str	r0, [sp, #40]	@ 0x28
 8016fbe:	464d      	mov	r5, r9
 8016fc0:	4603      	mov	r3, r0
 8016fc2:	2a65      	cmp	r2, #101	@ 0x65
 8016fc4:	d001      	beq.n	8016fca <_strtod_l+0x172>
 8016fc6:	2a45      	cmp	r2, #69	@ 0x45
 8016fc8:	d114      	bne.n	8016ff4 <_strtod_l+0x19c>
 8016fca:	b91d      	cbnz	r5, 8016fd4 <_strtod_l+0x17c>
 8016fcc:	9a08      	ldr	r2, [sp, #32]
 8016fce:	4302      	orrs	r2, r0
 8016fd0:	d096      	beq.n	8016f00 <_strtod_l+0xa8>
 8016fd2:	2500      	movs	r5, #0
 8016fd4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8016fd6:	1c62      	adds	r2, r4, #1
 8016fd8:	9219      	str	r2, [sp, #100]	@ 0x64
 8016fda:	7862      	ldrb	r2, [r4, #1]
 8016fdc:	2a2b      	cmp	r2, #43	@ 0x2b
 8016fde:	d07a      	beq.n	80170d6 <_strtod_l+0x27e>
 8016fe0:	2a2d      	cmp	r2, #45	@ 0x2d
 8016fe2:	d07e      	beq.n	80170e2 <_strtod_l+0x28a>
 8016fe4:	f04f 0c00 	mov.w	ip, #0
 8016fe8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8016fec:	2909      	cmp	r1, #9
 8016fee:	f240 8085 	bls.w	80170fc <_strtod_l+0x2a4>
 8016ff2:	9419      	str	r4, [sp, #100]	@ 0x64
 8016ff4:	f04f 0800 	mov.w	r8, #0
 8016ff8:	e0a5      	b.n	8017146 <_strtod_l+0x2ee>
 8016ffa:	2300      	movs	r3, #0
 8016ffc:	e7c8      	b.n	8016f90 <_strtod_l+0x138>
 8016ffe:	f1b9 0f08 	cmp.w	r9, #8
 8017002:	bfd8      	it	le
 8017004:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8017006:	f100 0001 	add.w	r0, r0, #1
 801700a:	bfda      	itte	le
 801700c:	fb02 3301 	mlale	r3, r2, r1, r3
 8017010:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8017012:	fb02 3707 	mlagt	r7, r2, r7, r3
 8017016:	f109 0901 	add.w	r9, r9, #1
 801701a:	9019      	str	r0, [sp, #100]	@ 0x64
 801701c:	e7bf      	b.n	8016f9e <_strtod_l+0x146>
 801701e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017020:	1c5a      	adds	r2, r3, #1
 8017022:	9219      	str	r2, [sp, #100]	@ 0x64
 8017024:	785a      	ldrb	r2, [r3, #1]
 8017026:	f1b9 0f00 	cmp.w	r9, #0
 801702a:	d03b      	beq.n	80170a4 <_strtod_l+0x24c>
 801702c:	900a      	str	r0, [sp, #40]	@ 0x28
 801702e:	464d      	mov	r5, r9
 8017030:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8017034:	2b09      	cmp	r3, #9
 8017036:	d912      	bls.n	801705e <_strtod_l+0x206>
 8017038:	2301      	movs	r3, #1
 801703a:	e7c2      	b.n	8016fc2 <_strtod_l+0x16a>
 801703c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801703e:	1c5a      	adds	r2, r3, #1
 8017040:	9219      	str	r2, [sp, #100]	@ 0x64
 8017042:	785a      	ldrb	r2, [r3, #1]
 8017044:	3001      	adds	r0, #1
 8017046:	2a30      	cmp	r2, #48	@ 0x30
 8017048:	d0f8      	beq.n	801703c <_strtod_l+0x1e4>
 801704a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801704e:	2b08      	cmp	r3, #8
 8017050:	f200 84d2 	bhi.w	80179f8 <_strtod_l+0xba0>
 8017054:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017056:	900a      	str	r0, [sp, #40]	@ 0x28
 8017058:	2000      	movs	r0, #0
 801705a:	930c      	str	r3, [sp, #48]	@ 0x30
 801705c:	4605      	mov	r5, r0
 801705e:	3a30      	subs	r2, #48	@ 0x30
 8017060:	f100 0301 	add.w	r3, r0, #1
 8017064:	d018      	beq.n	8017098 <_strtod_l+0x240>
 8017066:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8017068:	4419      	add	r1, r3
 801706a:	910a      	str	r1, [sp, #40]	@ 0x28
 801706c:	462e      	mov	r6, r5
 801706e:	f04f 0e0a 	mov.w	lr, #10
 8017072:	1c71      	adds	r1, r6, #1
 8017074:	eba1 0c05 	sub.w	ip, r1, r5
 8017078:	4563      	cmp	r3, ip
 801707a:	dc15      	bgt.n	80170a8 <_strtod_l+0x250>
 801707c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8017080:	182b      	adds	r3, r5, r0
 8017082:	2b08      	cmp	r3, #8
 8017084:	f105 0501 	add.w	r5, r5, #1
 8017088:	4405      	add	r5, r0
 801708a:	dc1a      	bgt.n	80170c2 <_strtod_l+0x26a>
 801708c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801708e:	230a      	movs	r3, #10
 8017090:	fb03 2301 	mla	r3, r3, r1, r2
 8017094:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017096:	2300      	movs	r3, #0
 8017098:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801709a:	1c51      	adds	r1, r2, #1
 801709c:	9119      	str	r1, [sp, #100]	@ 0x64
 801709e:	7852      	ldrb	r2, [r2, #1]
 80170a0:	4618      	mov	r0, r3
 80170a2:	e7c5      	b.n	8017030 <_strtod_l+0x1d8>
 80170a4:	4648      	mov	r0, r9
 80170a6:	e7ce      	b.n	8017046 <_strtod_l+0x1ee>
 80170a8:	2e08      	cmp	r6, #8
 80170aa:	dc05      	bgt.n	80170b8 <_strtod_l+0x260>
 80170ac:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80170ae:	fb0e f606 	mul.w	r6, lr, r6
 80170b2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80170b4:	460e      	mov	r6, r1
 80170b6:	e7dc      	b.n	8017072 <_strtod_l+0x21a>
 80170b8:	2910      	cmp	r1, #16
 80170ba:	bfd8      	it	le
 80170bc:	fb0e f707 	mulle.w	r7, lr, r7
 80170c0:	e7f8      	b.n	80170b4 <_strtod_l+0x25c>
 80170c2:	2b0f      	cmp	r3, #15
 80170c4:	bfdc      	itt	le
 80170c6:	230a      	movle	r3, #10
 80170c8:	fb03 2707 	mlale	r7, r3, r7, r2
 80170cc:	e7e3      	b.n	8017096 <_strtod_l+0x23e>
 80170ce:	2300      	movs	r3, #0
 80170d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80170d2:	2301      	movs	r3, #1
 80170d4:	e77a      	b.n	8016fcc <_strtod_l+0x174>
 80170d6:	f04f 0c00 	mov.w	ip, #0
 80170da:	1ca2      	adds	r2, r4, #2
 80170dc:	9219      	str	r2, [sp, #100]	@ 0x64
 80170de:	78a2      	ldrb	r2, [r4, #2]
 80170e0:	e782      	b.n	8016fe8 <_strtod_l+0x190>
 80170e2:	f04f 0c01 	mov.w	ip, #1
 80170e6:	e7f8      	b.n	80170da <_strtod_l+0x282>
 80170e8:	08019224 	.word	0x08019224
 80170ec:	0801905b 	.word	0x0801905b
 80170f0:	7ff00000 	.word	0x7ff00000
 80170f4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80170f6:	1c51      	adds	r1, r2, #1
 80170f8:	9119      	str	r1, [sp, #100]	@ 0x64
 80170fa:	7852      	ldrb	r2, [r2, #1]
 80170fc:	2a30      	cmp	r2, #48	@ 0x30
 80170fe:	d0f9      	beq.n	80170f4 <_strtod_l+0x29c>
 8017100:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8017104:	2908      	cmp	r1, #8
 8017106:	f63f af75 	bhi.w	8016ff4 <_strtod_l+0x19c>
 801710a:	3a30      	subs	r2, #48	@ 0x30
 801710c:	9209      	str	r2, [sp, #36]	@ 0x24
 801710e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017110:	920f      	str	r2, [sp, #60]	@ 0x3c
 8017112:	f04f 080a 	mov.w	r8, #10
 8017116:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017118:	1c56      	adds	r6, r2, #1
 801711a:	9619      	str	r6, [sp, #100]	@ 0x64
 801711c:	7852      	ldrb	r2, [r2, #1]
 801711e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8017122:	f1be 0f09 	cmp.w	lr, #9
 8017126:	d939      	bls.n	801719c <_strtod_l+0x344>
 8017128:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801712a:	1a76      	subs	r6, r6, r1
 801712c:	2e08      	cmp	r6, #8
 801712e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8017132:	dc03      	bgt.n	801713c <_strtod_l+0x2e4>
 8017134:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017136:	4588      	cmp	r8, r1
 8017138:	bfa8      	it	ge
 801713a:	4688      	movge	r8, r1
 801713c:	f1bc 0f00 	cmp.w	ip, #0
 8017140:	d001      	beq.n	8017146 <_strtod_l+0x2ee>
 8017142:	f1c8 0800 	rsb	r8, r8, #0
 8017146:	2d00      	cmp	r5, #0
 8017148:	d14e      	bne.n	80171e8 <_strtod_l+0x390>
 801714a:	9908      	ldr	r1, [sp, #32]
 801714c:	4308      	orrs	r0, r1
 801714e:	f47f aebc 	bne.w	8016eca <_strtod_l+0x72>
 8017152:	2b00      	cmp	r3, #0
 8017154:	f47f aed4 	bne.w	8016f00 <_strtod_l+0xa8>
 8017158:	2a69      	cmp	r2, #105	@ 0x69
 801715a:	d028      	beq.n	80171ae <_strtod_l+0x356>
 801715c:	dc25      	bgt.n	80171aa <_strtod_l+0x352>
 801715e:	2a49      	cmp	r2, #73	@ 0x49
 8017160:	d025      	beq.n	80171ae <_strtod_l+0x356>
 8017162:	2a4e      	cmp	r2, #78	@ 0x4e
 8017164:	f47f aecc 	bne.w	8016f00 <_strtod_l+0xa8>
 8017168:	499a      	ldr	r1, [pc, #616]	@ (80173d4 <_strtod_l+0x57c>)
 801716a:	a819      	add	r0, sp, #100	@ 0x64
 801716c:	f001 fbc8 	bl	8018900 <__match>
 8017170:	2800      	cmp	r0, #0
 8017172:	f43f aec5 	beq.w	8016f00 <_strtod_l+0xa8>
 8017176:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017178:	781b      	ldrb	r3, [r3, #0]
 801717a:	2b28      	cmp	r3, #40	@ 0x28
 801717c:	d12e      	bne.n	80171dc <_strtod_l+0x384>
 801717e:	4996      	ldr	r1, [pc, #600]	@ (80173d8 <_strtod_l+0x580>)
 8017180:	aa1c      	add	r2, sp, #112	@ 0x70
 8017182:	a819      	add	r0, sp, #100	@ 0x64
 8017184:	f001 fbd0 	bl	8018928 <__hexnan>
 8017188:	2805      	cmp	r0, #5
 801718a:	d127      	bne.n	80171dc <_strtod_l+0x384>
 801718c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801718e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8017192:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8017196:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801719a:	e696      	b.n	8016eca <_strtod_l+0x72>
 801719c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801719e:	fb08 2101 	mla	r1, r8, r1, r2
 80171a2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80171a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80171a8:	e7b5      	b.n	8017116 <_strtod_l+0x2be>
 80171aa:	2a6e      	cmp	r2, #110	@ 0x6e
 80171ac:	e7da      	b.n	8017164 <_strtod_l+0x30c>
 80171ae:	498b      	ldr	r1, [pc, #556]	@ (80173dc <_strtod_l+0x584>)
 80171b0:	a819      	add	r0, sp, #100	@ 0x64
 80171b2:	f001 fba5 	bl	8018900 <__match>
 80171b6:	2800      	cmp	r0, #0
 80171b8:	f43f aea2 	beq.w	8016f00 <_strtod_l+0xa8>
 80171bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80171be:	4988      	ldr	r1, [pc, #544]	@ (80173e0 <_strtod_l+0x588>)
 80171c0:	3b01      	subs	r3, #1
 80171c2:	a819      	add	r0, sp, #100	@ 0x64
 80171c4:	9319      	str	r3, [sp, #100]	@ 0x64
 80171c6:	f001 fb9b 	bl	8018900 <__match>
 80171ca:	b910      	cbnz	r0, 80171d2 <_strtod_l+0x37a>
 80171cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80171ce:	3301      	adds	r3, #1
 80171d0:	9319      	str	r3, [sp, #100]	@ 0x64
 80171d2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80173f0 <_strtod_l+0x598>
 80171d6:	f04f 0a00 	mov.w	sl, #0
 80171da:	e676      	b.n	8016eca <_strtod_l+0x72>
 80171dc:	4881      	ldr	r0, [pc, #516]	@ (80173e4 <_strtod_l+0x58c>)
 80171de:	f001 f8cb 	bl	8018378 <nan>
 80171e2:	ec5b ab10 	vmov	sl, fp, d0
 80171e6:	e670      	b.n	8016eca <_strtod_l+0x72>
 80171e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80171ea:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80171ec:	eba8 0303 	sub.w	r3, r8, r3
 80171f0:	f1b9 0f00 	cmp.w	r9, #0
 80171f4:	bf08      	it	eq
 80171f6:	46a9      	moveq	r9, r5
 80171f8:	2d10      	cmp	r5, #16
 80171fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80171fc:	462c      	mov	r4, r5
 80171fe:	bfa8      	it	ge
 8017200:	2410      	movge	r4, #16
 8017202:	f7e9 f97f 	bl	8000504 <__aeabi_ui2d>
 8017206:	2d09      	cmp	r5, #9
 8017208:	4682      	mov	sl, r0
 801720a:	468b      	mov	fp, r1
 801720c:	dc13      	bgt.n	8017236 <_strtod_l+0x3de>
 801720e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017210:	2b00      	cmp	r3, #0
 8017212:	f43f ae5a 	beq.w	8016eca <_strtod_l+0x72>
 8017216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017218:	dd78      	ble.n	801730c <_strtod_l+0x4b4>
 801721a:	2b16      	cmp	r3, #22
 801721c:	dc5f      	bgt.n	80172de <_strtod_l+0x486>
 801721e:	4972      	ldr	r1, [pc, #456]	@ (80173e8 <_strtod_l+0x590>)
 8017220:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8017224:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017228:	4652      	mov	r2, sl
 801722a:	465b      	mov	r3, fp
 801722c:	f7e9 f9e4 	bl	80005f8 <__aeabi_dmul>
 8017230:	4682      	mov	sl, r0
 8017232:	468b      	mov	fp, r1
 8017234:	e649      	b.n	8016eca <_strtod_l+0x72>
 8017236:	4b6c      	ldr	r3, [pc, #432]	@ (80173e8 <_strtod_l+0x590>)
 8017238:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801723c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8017240:	f7e9 f9da 	bl	80005f8 <__aeabi_dmul>
 8017244:	4682      	mov	sl, r0
 8017246:	4638      	mov	r0, r7
 8017248:	468b      	mov	fp, r1
 801724a:	f7e9 f95b 	bl	8000504 <__aeabi_ui2d>
 801724e:	4602      	mov	r2, r0
 8017250:	460b      	mov	r3, r1
 8017252:	4650      	mov	r0, sl
 8017254:	4659      	mov	r1, fp
 8017256:	f7e9 f819 	bl	800028c <__adddf3>
 801725a:	2d0f      	cmp	r5, #15
 801725c:	4682      	mov	sl, r0
 801725e:	468b      	mov	fp, r1
 8017260:	ddd5      	ble.n	801720e <_strtod_l+0x3b6>
 8017262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017264:	1b2c      	subs	r4, r5, r4
 8017266:	441c      	add	r4, r3
 8017268:	2c00      	cmp	r4, #0
 801726a:	f340 8093 	ble.w	8017394 <_strtod_l+0x53c>
 801726e:	f014 030f 	ands.w	r3, r4, #15
 8017272:	d00a      	beq.n	801728a <_strtod_l+0x432>
 8017274:	495c      	ldr	r1, [pc, #368]	@ (80173e8 <_strtod_l+0x590>)
 8017276:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801727a:	4652      	mov	r2, sl
 801727c:	465b      	mov	r3, fp
 801727e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017282:	f7e9 f9b9 	bl	80005f8 <__aeabi_dmul>
 8017286:	4682      	mov	sl, r0
 8017288:	468b      	mov	fp, r1
 801728a:	f034 040f 	bics.w	r4, r4, #15
 801728e:	d073      	beq.n	8017378 <_strtod_l+0x520>
 8017290:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8017294:	dd49      	ble.n	801732a <_strtod_l+0x4d2>
 8017296:	2400      	movs	r4, #0
 8017298:	46a0      	mov	r8, r4
 801729a:	940b      	str	r4, [sp, #44]	@ 0x2c
 801729c:	46a1      	mov	r9, r4
 801729e:	9a05      	ldr	r2, [sp, #20]
 80172a0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80173f0 <_strtod_l+0x598>
 80172a4:	2322      	movs	r3, #34	@ 0x22
 80172a6:	6013      	str	r3, [r2, #0]
 80172a8:	f04f 0a00 	mov.w	sl, #0
 80172ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80172ae:	2b00      	cmp	r3, #0
 80172b0:	f43f ae0b 	beq.w	8016eca <_strtod_l+0x72>
 80172b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80172b6:	9805      	ldr	r0, [sp, #20]
 80172b8:	f7ff f944 	bl	8016544 <_Bfree>
 80172bc:	9805      	ldr	r0, [sp, #20]
 80172be:	4649      	mov	r1, r9
 80172c0:	f7ff f940 	bl	8016544 <_Bfree>
 80172c4:	9805      	ldr	r0, [sp, #20]
 80172c6:	4641      	mov	r1, r8
 80172c8:	f7ff f93c 	bl	8016544 <_Bfree>
 80172cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80172ce:	9805      	ldr	r0, [sp, #20]
 80172d0:	f7ff f938 	bl	8016544 <_Bfree>
 80172d4:	9805      	ldr	r0, [sp, #20]
 80172d6:	4621      	mov	r1, r4
 80172d8:	f7ff f934 	bl	8016544 <_Bfree>
 80172dc:	e5f5      	b.n	8016eca <_strtod_l+0x72>
 80172de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80172e0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80172e4:	4293      	cmp	r3, r2
 80172e6:	dbbc      	blt.n	8017262 <_strtod_l+0x40a>
 80172e8:	4c3f      	ldr	r4, [pc, #252]	@ (80173e8 <_strtod_l+0x590>)
 80172ea:	f1c5 050f 	rsb	r5, r5, #15
 80172ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80172f2:	4652      	mov	r2, sl
 80172f4:	465b      	mov	r3, fp
 80172f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80172fa:	f7e9 f97d 	bl	80005f8 <__aeabi_dmul>
 80172fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017300:	1b5d      	subs	r5, r3, r5
 8017302:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8017306:	e9d4 2300 	ldrd	r2, r3, [r4]
 801730a:	e78f      	b.n	801722c <_strtod_l+0x3d4>
 801730c:	3316      	adds	r3, #22
 801730e:	dba8      	blt.n	8017262 <_strtod_l+0x40a>
 8017310:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017312:	eba3 0808 	sub.w	r8, r3, r8
 8017316:	4b34      	ldr	r3, [pc, #208]	@ (80173e8 <_strtod_l+0x590>)
 8017318:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801731c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8017320:	4650      	mov	r0, sl
 8017322:	4659      	mov	r1, fp
 8017324:	f7e9 fa92 	bl	800084c <__aeabi_ddiv>
 8017328:	e782      	b.n	8017230 <_strtod_l+0x3d8>
 801732a:	2300      	movs	r3, #0
 801732c:	4f2f      	ldr	r7, [pc, #188]	@ (80173ec <_strtod_l+0x594>)
 801732e:	1124      	asrs	r4, r4, #4
 8017330:	4650      	mov	r0, sl
 8017332:	4659      	mov	r1, fp
 8017334:	461e      	mov	r6, r3
 8017336:	2c01      	cmp	r4, #1
 8017338:	dc21      	bgt.n	801737e <_strtod_l+0x526>
 801733a:	b10b      	cbz	r3, 8017340 <_strtod_l+0x4e8>
 801733c:	4682      	mov	sl, r0
 801733e:	468b      	mov	fp, r1
 8017340:	492a      	ldr	r1, [pc, #168]	@ (80173ec <_strtod_l+0x594>)
 8017342:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8017346:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801734a:	4652      	mov	r2, sl
 801734c:	465b      	mov	r3, fp
 801734e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017352:	f7e9 f951 	bl	80005f8 <__aeabi_dmul>
 8017356:	4b26      	ldr	r3, [pc, #152]	@ (80173f0 <_strtod_l+0x598>)
 8017358:	460a      	mov	r2, r1
 801735a:	400b      	ands	r3, r1
 801735c:	4925      	ldr	r1, [pc, #148]	@ (80173f4 <_strtod_l+0x59c>)
 801735e:	428b      	cmp	r3, r1
 8017360:	4682      	mov	sl, r0
 8017362:	d898      	bhi.n	8017296 <_strtod_l+0x43e>
 8017364:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8017368:	428b      	cmp	r3, r1
 801736a:	bf86      	itte	hi
 801736c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80173f8 <_strtod_l+0x5a0>
 8017370:	f04f 3aff 	movhi.w	sl, #4294967295
 8017374:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8017378:	2300      	movs	r3, #0
 801737a:	9308      	str	r3, [sp, #32]
 801737c:	e076      	b.n	801746c <_strtod_l+0x614>
 801737e:	07e2      	lsls	r2, r4, #31
 8017380:	d504      	bpl.n	801738c <_strtod_l+0x534>
 8017382:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017386:	f7e9 f937 	bl	80005f8 <__aeabi_dmul>
 801738a:	2301      	movs	r3, #1
 801738c:	3601      	adds	r6, #1
 801738e:	1064      	asrs	r4, r4, #1
 8017390:	3708      	adds	r7, #8
 8017392:	e7d0      	b.n	8017336 <_strtod_l+0x4de>
 8017394:	d0f0      	beq.n	8017378 <_strtod_l+0x520>
 8017396:	4264      	negs	r4, r4
 8017398:	f014 020f 	ands.w	r2, r4, #15
 801739c:	d00a      	beq.n	80173b4 <_strtod_l+0x55c>
 801739e:	4b12      	ldr	r3, [pc, #72]	@ (80173e8 <_strtod_l+0x590>)
 80173a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80173a4:	4650      	mov	r0, sl
 80173a6:	4659      	mov	r1, fp
 80173a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173ac:	f7e9 fa4e 	bl	800084c <__aeabi_ddiv>
 80173b0:	4682      	mov	sl, r0
 80173b2:	468b      	mov	fp, r1
 80173b4:	1124      	asrs	r4, r4, #4
 80173b6:	d0df      	beq.n	8017378 <_strtod_l+0x520>
 80173b8:	2c1f      	cmp	r4, #31
 80173ba:	dd1f      	ble.n	80173fc <_strtod_l+0x5a4>
 80173bc:	2400      	movs	r4, #0
 80173be:	46a0      	mov	r8, r4
 80173c0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80173c2:	46a1      	mov	r9, r4
 80173c4:	9a05      	ldr	r2, [sp, #20]
 80173c6:	2322      	movs	r3, #34	@ 0x22
 80173c8:	f04f 0a00 	mov.w	sl, #0
 80173cc:	f04f 0b00 	mov.w	fp, #0
 80173d0:	6013      	str	r3, [r2, #0]
 80173d2:	e76b      	b.n	80172ac <_strtod_l+0x454>
 80173d4:	08018f49 	.word	0x08018f49
 80173d8:	08019210 	.word	0x08019210
 80173dc:	08018f41 	.word	0x08018f41
 80173e0:	08018f78 	.word	0x08018f78
 80173e4:	080190b1 	.word	0x080190b1
 80173e8:	08019148 	.word	0x08019148
 80173ec:	08019120 	.word	0x08019120
 80173f0:	7ff00000 	.word	0x7ff00000
 80173f4:	7ca00000 	.word	0x7ca00000
 80173f8:	7fefffff 	.word	0x7fefffff
 80173fc:	f014 0310 	ands.w	r3, r4, #16
 8017400:	bf18      	it	ne
 8017402:	236a      	movne	r3, #106	@ 0x6a
 8017404:	4ea9      	ldr	r6, [pc, #676]	@ (80176ac <_strtod_l+0x854>)
 8017406:	9308      	str	r3, [sp, #32]
 8017408:	4650      	mov	r0, sl
 801740a:	4659      	mov	r1, fp
 801740c:	2300      	movs	r3, #0
 801740e:	07e7      	lsls	r7, r4, #31
 8017410:	d504      	bpl.n	801741c <_strtod_l+0x5c4>
 8017412:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017416:	f7e9 f8ef 	bl	80005f8 <__aeabi_dmul>
 801741a:	2301      	movs	r3, #1
 801741c:	1064      	asrs	r4, r4, #1
 801741e:	f106 0608 	add.w	r6, r6, #8
 8017422:	d1f4      	bne.n	801740e <_strtod_l+0x5b6>
 8017424:	b10b      	cbz	r3, 801742a <_strtod_l+0x5d2>
 8017426:	4682      	mov	sl, r0
 8017428:	468b      	mov	fp, r1
 801742a:	9b08      	ldr	r3, [sp, #32]
 801742c:	b1b3      	cbz	r3, 801745c <_strtod_l+0x604>
 801742e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8017432:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8017436:	2b00      	cmp	r3, #0
 8017438:	4659      	mov	r1, fp
 801743a:	dd0f      	ble.n	801745c <_strtod_l+0x604>
 801743c:	2b1f      	cmp	r3, #31
 801743e:	dd56      	ble.n	80174ee <_strtod_l+0x696>
 8017440:	2b34      	cmp	r3, #52	@ 0x34
 8017442:	bfde      	ittt	le
 8017444:	f04f 33ff 	movle.w	r3, #4294967295
 8017448:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801744c:	4093      	lslle	r3, r2
 801744e:	f04f 0a00 	mov.w	sl, #0
 8017452:	bfcc      	ite	gt
 8017454:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8017458:	ea03 0b01 	andle.w	fp, r3, r1
 801745c:	2200      	movs	r2, #0
 801745e:	2300      	movs	r3, #0
 8017460:	4650      	mov	r0, sl
 8017462:	4659      	mov	r1, fp
 8017464:	f7e9 fb30 	bl	8000ac8 <__aeabi_dcmpeq>
 8017468:	2800      	cmp	r0, #0
 801746a:	d1a7      	bne.n	80173bc <_strtod_l+0x564>
 801746c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801746e:	9300      	str	r3, [sp, #0]
 8017470:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8017472:	9805      	ldr	r0, [sp, #20]
 8017474:	462b      	mov	r3, r5
 8017476:	464a      	mov	r2, r9
 8017478:	f7ff f8cc 	bl	8016614 <__s2b>
 801747c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801747e:	2800      	cmp	r0, #0
 8017480:	f43f af09 	beq.w	8017296 <_strtod_l+0x43e>
 8017484:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017486:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017488:	2a00      	cmp	r2, #0
 801748a:	eba3 0308 	sub.w	r3, r3, r8
 801748e:	bfa8      	it	ge
 8017490:	2300      	movge	r3, #0
 8017492:	9312      	str	r3, [sp, #72]	@ 0x48
 8017494:	2400      	movs	r4, #0
 8017496:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801749a:	9316      	str	r3, [sp, #88]	@ 0x58
 801749c:	46a0      	mov	r8, r4
 801749e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80174a0:	9805      	ldr	r0, [sp, #20]
 80174a2:	6859      	ldr	r1, [r3, #4]
 80174a4:	f7ff f80e 	bl	80164c4 <_Balloc>
 80174a8:	4681      	mov	r9, r0
 80174aa:	2800      	cmp	r0, #0
 80174ac:	f43f aef7 	beq.w	801729e <_strtod_l+0x446>
 80174b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80174b2:	691a      	ldr	r2, [r3, #16]
 80174b4:	3202      	adds	r2, #2
 80174b6:	f103 010c 	add.w	r1, r3, #12
 80174ba:	0092      	lsls	r2, r2, #2
 80174bc:	300c      	adds	r0, #12
 80174be:	f7fe f94b 	bl	8015758 <memcpy>
 80174c2:	ec4b ab10 	vmov	d0, sl, fp
 80174c6:	9805      	ldr	r0, [sp, #20]
 80174c8:	aa1c      	add	r2, sp, #112	@ 0x70
 80174ca:	a91b      	add	r1, sp, #108	@ 0x6c
 80174cc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80174d0:	f7ff fbd4 	bl	8016c7c <__d2b>
 80174d4:	901a      	str	r0, [sp, #104]	@ 0x68
 80174d6:	2800      	cmp	r0, #0
 80174d8:	f43f aee1 	beq.w	801729e <_strtod_l+0x446>
 80174dc:	9805      	ldr	r0, [sp, #20]
 80174de:	2101      	movs	r1, #1
 80174e0:	f7ff f92e 	bl	8016740 <__i2b>
 80174e4:	4680      	mov	r8, r0
 80174e6:	b948      	cbnz	r0, 80174fc <_strtod_l+0x6a4>
 80174e8:	f04f 0800 	mov.w	r8, #0
 80174ec:	e6d7      	b.n	801729e <_strtod_l+0x446>
 80174ee:	f04f 32ff 	mov.w	r2, #4294967295
 80174f2:	fa02 f303 	lsl.w	r3, r2, r3
 80174f6:	ea03 0a0a 	and.w	sl, r3, sl
 80174fa:	e7af      	b.n	801745c <_strtod_l+0x604>
 80174fc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80174fe:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8017500:	2d00      	cmp	r5, #0
 8017502:	bfab      	itete	ge
 8017504:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8017506:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8017508:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801750a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801750c:	bfac      	ite	ge
 801750e:	18ef      	addge	r7, r5, r3
 8017510:	1b5e      	sublt	r6, r3, r5
 8017512:	9b08      	ldr	r3, [sp, #32]
 8017514:	1aed      	subs	r5, r5, r3
 8017516:	4415      	add	r5, r2
 8017518:	4b65      	ldr	r3, [pc, #404]	@ (80176b0 <_strtod_l+0x858>)
 801751a:	3d01      	subs	r5, #1
 801751c:	429d      	cmp	r5, r3
 801751e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8017522:	da50      	bge.n	80175c6 <_strtod_l+0x76e>
 8017524:	1b5b      	subs	r3, r3, r5
 8017526:	2b1f      	cmp	r3, #31
 8017528:	eba2 0203 	sub.w	r2, r2, r3
 801752c:	f04f 0101 	mov.w	r1, #1
 8017530:	dc3d      	bgt.n	80175ae <_strtod_l+0x756>
 8017532:	fa01 f303 	lsl.w	r3, r1, r3
 8017536:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017538:	2300      	movs	r3, #0
 801753a:	9310      	str	r3, [sp, #64]	@ 0x40
 801753c:	18bd      	adds	r5, r7, r2
 801753e:	9b08      	ldr	r3, [sp, #32]
 8017540:	42af      	cmp	r7, r5
 8017542:	4416      	add	r6, r2
 8017544:	441e      	add	r6, r3
 8017546:	463b      	mov	r3, r7
 8017548:	bfa8      	it	ge
 801754a:	462b      	movge	r3, r5
 801754c:	42b3      	cmp	r3, r6
 801754e:	bfa8      	it	ge
 8017550:	4633      	movge	r3, r6
 8017552:	2b00      	cmp	r3, #0
 8017554:	bfc2      	ittt	gt
 8017556:	1aed      	subgt	r5, r5, r3
 8017558:	1af6      	subgt	r6, r6, r3
 801755a:	1aff      	subgt	r7, r7, r3
 801755c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801755e:	2b00      	cmp	r3, #0
 8017560:	dd16      	ble.n	8017590 <_strtod_l+0x738>
 8017562:	4641      	mov	r1, r8
 8017564:	9805      	ldr	r0, [sp, #20]
 8017566:	461a      	mov	r2, r3
 8017568:	f7ff f9a2 	bl	80168b0 <__pow5mult>
 801756c:	4680      	mov	r8, r0
 801756e:	2800      	cmp	r0, #0
 8017570:	d0ba      	beq.n	80174e8 <_strtod_l+0x690>
 8017572:	4601      	mov	r1, r0
 8017574:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8017576:	9805      	ldr	r0, [sp, #20]
 8017578:	f7ff f8f8 	bl	801676c <__multiply>
 801757c:	900a      	str	r0, [sp, #40]	@ 0x28
 801757e:	2800      	cmp	r0, #0
 8017580:	f43f ae8d 	beq.w	801729e <_strtod_l+0x446>
 8017584:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017586:	9805      	ldr	r0, [sp, #20]
 8017588:	f7fe ffdc 	bl	8016544 <_Bfree>
 801758c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801758e:	931a      	str	r3, [sp, #104]	@ 0x68
 8017590:	2d00      	cmp	r5, #0
 8017592:	dc1d      	bgt.n	80175d0 <_strtod_l+0x778>
 8017594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017596:	2b00      	cmp	r3, #0
 8017598:	dd23      	ble.n	80175e2 <_strtod_l+0x78a>
 801759a:	4649      	mov	r1, r9
 801759c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801759e:	9805      	ldr	r0, [sp, #20]
 80175a0:	f7ff f986 	bl	80168b0 <__pow5mult>
 80175a4:	4681      	mov	r9, r0
 80175a6:	b9e0      	cbnz	r0, 80175e2 <_strtod_l+0x78a>
 80175a8:	f04f 0900 	mov.w	r9, #0
 80175ac:	e677      	b.n	801729e <_strtod_l+0x446>
 80175ae:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80175b2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80175b6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80175ba:	35e2      	adds	r5, #226	@ 0xe2
 80175bc:	fa01 f305 	lsl.w	r3, r1, r5
 80175c0:	9310      	str	r3, [sp, #64]	@ 0x40
 80175c2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80175c4:	e7ba      	b.n	801753c <_strtod_l+0x6e4>
 80175c6:	2300      	movs	r3, #0
 80175c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80175ca:	2301      	movs	r3, #1
 80175cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80175ce:	e7b5      	b.n	801753c <_strtod_l+0x6e4>
 80175d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80175d2:	9805      	ldr	r0, [sp, #20]
 80175d4:	462a      	mov	r2, r5
 80175d6:	f7ff f9c5 	bl	8016964 <__lshift>
 80175da:	901a      	str	r0, [sp, #104]	@ 0x68
 80175dc:	2800      	cmp	r0, #0
 80175de:	d1d9      	bne.n	8017594 <_strtod_l+0x73c>
 80175e0:	e65d      	b.n	801729e <_strtod_l+0x446>
 80175e2:	2e00      	cmp	r6, #0
 80175e4:	dd07      	ble.n	80175f6 <_strtod_l+0x79e>
 80175e6:	4649      	mov	r1, r9
 80175e8:	9805      	ldr	r0, [sp, #20]
 80175ea:	4632      	mov	r2, r6
 80175ec:	f7ff f9ba 	bl	8016964 <__lshift>
 80175f0:	4681      	mov	r9, r0
 80175f2:	2800      	cmp	r0, #0
 80175f4:	d0d8      	beq.n	80175a8 <_strtod_l+0x750>
 80175f6:	2f00      	cmp	r7, #0
 80175f8:	dd08      	ble.n	801760c <_strtod_l+0x7b4>
 80175fa:	4641      	mov	r1, r8
 80175fc:	9805      	ldr	r0, [sp, #20]
 80175fe:	463a      	mov	r2, r7
 8017600:	f7ff f9b0 	bl	8016964 <__lshift>
 8017604:	4680      	mov	r8, r0
 8017606:	2800      	cmp	r0, #0
 8017608:	f43f ae49 	beq.w	801729e <_strtod_l+0x446>
 801760c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801760e:	9805      	ldr	r0, [sp, #20]
 8017610:	464a      	mov	r2, r9
 8017612:	f7ff fa2f 	bl	8016a74 <__mdiff>
 8017616:	4604      	mov	r4, r0
 8017618:	2800      	cmp	r0, #0
 801761a:	f43f ae40 	beq.w	801729e <_strtod_l+0x446>
 801761e:	68c3      	ldr	r3, [r0, #12]
 8017620:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017622:	2300      	movs	r3, #0
 8017624:	60c3      	str	r3, [r0, #12]
 8017626:	4641      	mov	r1, r8
 8017628:	f7ff fa08 	bl	8016a3c <__mcmp>
 801762c:	2800      	cmp	r0, #0
 801762e:	da45      	bge.n	80176bc <_strtod_l+0x864>
 8017630:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017632:	ea53 030a 	orrs.w	r3, r3, sl
 8017636:	d16b      	bne.n	8017710 <_strtod_l+0x8b8>
 8017638:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801763c:	2b00      	cmp	r3, #0
 801763e:	d167      	bne.n	8017710 <_strtod_l+0x8b8>
 8017640:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017644:	0d1b      	lsrs	r3, r3, #20
 8017646:	051b      	lsls	r3, r3, #20
 8017648:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801764c:	d960      	bls.n	8017710 <_strtod_l+0x8b8>
 801764e:	6963      	ldr	r3, [r4, #20]
 8017650:	b913      	cbnz	r3, 8017658 <_strtod_l+0x800>
 8017652:	6923      	ldr	r3, [r4, #16]
 8017654:	2b01      	cmp	r3, #1
 8017656:	dd5b      	ble.n	8017710 <_strtod_l+0x8b8>
 8017658:	4621      	mov	r1, r4
 801765a:	2201      	movs	r2, #1
 801765c:	9805      	ldr	r0, [sp, #20]
 801765e:	f7ff f981 	bl	8016964 <__lshift>
 8017662:	4641      	mov	r1, r8
 8017664:	4604      	mov	r4, r0
 8017666:	f7ff f9e9 	bl	8016a3c <__mcmp>
 801766a:	2800      	cmp	r0, #0
 801766c:	dd50      	ble.n	8017710 <_strtod_l+0x8b8>
 801766e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017672:	9a08      	ldr	r2, [sp, #32]
 8017674:	0d1b      	lsrs	r3, r3, #20
 8017676:	051b      	lsls	r3, r3, #20
 8017678:	2a00      	cmp	r2, #0
 801767a:	d06a      	beq.n	8017752 <_strtod_l+0x8fa>
 801767c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8017680:	d867      	bhi.n	8017752 <_strtod_l+0x8fa>
 8017682:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8017686:	f67f ae9d 	bls.w	80173c4 <_strtod_l+0x56c>
 801768a:	4b0a      	ldr	r3, [pc, #40]	@ (80176b4 <_strtod_l+0x85c>)
 801768c:	4650      	mov	r0, sl
 801768e:	4659      	mov	r1, fp
 8017690:	2200      	movs	r2, #0
 8017692:	f7e8 ffb1 	bl	80005f8 <__aeabi_dmul>
 8017696:	4b08      	ldr	r3, [pc, #32]	@ (80176b8 <_strtod_l+0x860>)
 8017698:	400b      	ands	r3, r1
 801769a:	4682      	mov	sl, r0
 801769c:	468b      	mov	fp, r1
 801769e:	2b00      	cmp	r3, #0
 80176a0:	f47f ae08 	bne.w	80172b4 <_strtod_l+0x45c>
 80176a4:	9a05      	ldr	r2, [sp, #20]
 80176a6:	2322      	movs	r3, #34	@ 0x22
 80176a8:	6013      	str	r3, [r2, #0]
 80176aa:	e603      	b.n	80172b4 <_strtod_l+0x45c>
 80176ac:	08019238 	.word	0x08019238
 80176b0:	fffffc02 	.word	0xfffffc02
 80176b4:	39500000 	.word	0x39500000
 80176b8:	7ff00000 	.word	0x7ff00000
 80176bc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80176c0:	d165      	bne.n	801778e <_strtod_l+0x936>
 80176c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80176c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80176c8:	b35a      	cbz	r2, 8017722 <_strtod_l+0x8ca>
 80176ca:	4a9f      	ldr	r2, [pc, #636]	@ (8017948 <_strtod_l+0xaf0>)
 80176cc:	4293      	cmp	r3, r2
 80176ce:	d12b      	bne.n	8017728 <_strtod_l+0x8d0>
 80176d0:	9b08      	ldr	r3, [sp, #32]
 80176d2:	4651      	mov	r1, sl
 80176d4:	b303      	cbz	r3, 8017718 <_strtod_l+0x8c0>
 80176d6:	4b9d      	ldr	r3, [pc, #628]	@ (801794c <_strtod_l+0xaf4>)
 80176d8:	465a      	mov	r2, fp
 80176da:	4013      	ands	r3, r2
 80176dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80176e0:	f04f 32ff 	mov.w	r2, #4294967295
 80176e4:	d81b      	bhi.n	801771e <_strtod_l+0x8c6>
 80176e6:	0d1b      	lsrs	r3, r3, #20
 80176e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80176ec:	fa02 f303 	lsl.w	r3, r2, r3
 80176f0:	4299      	cmp	r1, r3
 80176f2:	d119      	bne.n	8017728 <_strtod_l+0x8d0>
 80176f4:	4b96      	ldr	r3, [pc, #600]	@ (8017950 <_strtod_l+0xaf8>)
 80176f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80176f8:	429a      	cmp	r2, r3
 80176fa:	d102      	bne.n	8017702 <_strtod_l+0x8aa>
 80176fc:	3101      	adds	r1, #1
 80176fe:	f43f adce 	beq.w	801729e <_strtod_l+0x446>
 8017702:	4b92      	ldr	r3, [pc, #584]	@ (801794c <_strtod_l+0xaf4>)
 8017704:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017706:	401a      	ands	r2, r3
 8017708:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801770c:	f04f 0a00 	mov.w	sl, #0
 8017710:	9b08      	ldr	r3, [sp, #32]
 8017712:	2b00      	cmp	r3, #0
 8017714:	d1b9      	bne.n	801768a <_strtod_l+0x832>
 8017716:	e5cd      	b.n	80172b4 <_strtod_l+0x45c>
 8017718:	f04f 33ff 	mov.w	r3, #4294967295
 801771c:	e7e8      	b.n	80176f0 <_strtod_l+0x898>
 801771e:	4613      	mov	r3, r2
 8017720:	e7e6      	b.n	80176f0 <_strtod_l+0x898>
 8017722:	ea53 030a 	orrs.w	r3, r3, sl
 8017726:	d0a2      	beq.n	801766e <_strtod_l+0x816>
 8017728:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801772a:	b1db      	cbz	r3, 8017764 <_strtod_l+0x90c>
 801772c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801772e:	4213      	tst	r3, r2
 8017730:	d0ee      	beq.n	8017710 <_strtod_l+0x8b8>
 8017732:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017734:	9a08      	ldr	r2, [sp, #32]
 8017736:	4650      	mov	r0, sl
 8017738:	4659      	mov	r1, fp
 801773a:	b1bb      	cbz	r3, 801776c <_strtod_l+0x914>
 801773c:	f7ff fb6c 	bl	8016e18 <sulp>
 8017740:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017744:	ec53 2b10 	vmov	r2, r3, d0
 8017748:	f7e8 fda0 	bl	800028c <__adddf3>
 801774c:	4682      	mov	sl, r0
 801774e:	468b      	mov	fp, r1
 8017750:	e7de      	b.n	8017710 <_strtod_l+0x8b8>
 8017752:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8017756:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801775a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801775e:	f04f 3aff 	mov.w	sl, #4294967295
 8017762:	e7d5      	b.n	8017710 <_strtod_l+0x8b8>
 8017764:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8017766:	ea13 0f0a 	tst.w	r3, sl
 801776a:	e7e1      	b.n	8017730 <_strtod_l+0x8d8>
 801776c:	f7ff fb54 	bl	8016e18 <sulp>
 8017770:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017774:	ec53 2b10 	vmov	r2, r3, d0
 8017778:	f7e8 fd86 	bl	8000288 <__aeabi_dsub>
 801777c:	2200      	movs	r2, #0
 801777e:	2300      	movs	r3, #0
 8017780:	4682      	mov	sl, r0
 8017782:	468b      	mov	fp, r1
 8017784:	f7e9 f9a0 	bl	8000ac8 <__aeabi_dcmpeq>
 8017788:	2800      	cmp	r0, #0
 801778a:	d0c1      	beq.n	8017710 <_strtod_l+0x8b8>
 801778c:	e61a      	b.n	80173c4 <_strtod_l+0x56c>
 801778e:	4641      	mov	r1, r8
 8017790:	4620      	mov	r0, r4
 8017792:	f7ff facb 	bl	8016d2c <__ratio>
 8017796:	ec57 6b10 	vmov	r6, r7, d0
 801779a:	2200      	movs	r2, #0
 801779c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80177a0:	4630      	mov	r0, r6
 80177a2:	4639      	mov	r1, r7
 80177a4:	f7e9 f9a4 	bl	8000af0 <__aeabi_dcmple>
 80177a8:	2800      	cmp	r0, #0
 80177aa:	d06f      	beq.n	801788c <_strtod_l+0xa34>
 80177ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80177ae:	2b00      	cmp	r3, #0
 80177b0:	d17a      	bne.n	80178a8 <_strtod_l+0xa50>
 80177b2:	f1ba 0f00 	cmp.w	sl, #0
 80177b6:	d158      	bne.n	801786a <_strtod_l+0xa12>
 80177b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80177ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d15a      	bne.n	8017878 <_strtod_l+0xa20>
 80177c2:	4b64      	ldr	r3, [pc, #400]	@ (8017954 <_strtod_l+0xafc>)
 80177c4:	2200      	movs	r2, #0
 80177c6:	4630      	mov	r0, r6
 80177c8:	4639      	mov	r1, r7
 80177ca:	f7e9 f987 	bl	8000adc <__aeabi_dcmplt>
 80177ce:	2800      	cmp	r0, #0
 80177d0:	d159      	bne.n	8017886 <_strtod_l+0xa2e>
 80177d2:	4630      	mov	r0, r6
 80177d4:	4639      	mov	r1, r7
 80177d6:	4b60      	ldr	r3, [pc, #384]	@ (8017958 <_strtod_l+0xb00>)
 80177d8:	2200      	movs	r2, #0
 80177da:	f7e8 ff0d 	bl	80005f8 <__aeabi_dmul>
 80177de:	4606      	mov	r6, r0
 80177e0:	460f      	mov	r7, r1
 80177e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80177e6:	9606      	str	r6, [sp, #24]
 80177e8:	9307      	str	r3, [sp, #28]
 80177ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80177ee:	4d57      	ldr	r5, [pc, #348]	@ (801794c <_strtod_l+0xaf4>)
 80177f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80177f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80177f6:	401d      	ands	r5, r3
 80177f8:	4b58      	ldr	r3, [pc, #352]	@ (801795c <_strtod_l+0xb04>)
 80177fa:	429d      	cmp	r5, r3
 80177fc:	f040 80b2 	bne.w	8017964 <_strtod_l+0xb0c>
 8017800:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017802:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8017806:	ec4b ab10 	vmov	d0, sl, fp
 801780a:	f7ff f9c7 	bl	8016b9c <__ulp>
 801780e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017812:	ec51 0b10 	vmov	r0, r1, d0
 8017816:	f7e8 feef 	bl	80005f8 <__aeabi_dmul>
 801781a:	4652      	mov	r2, sl
 801781c:	465b      	mov	r3, fp
 801781e:	f7e8 fd35 	bl	800028c <__adddf3>
 8017822:	460b      	mov	r3, r1
 8017824:	4949      	ldr	r1, [pc, #292]	@ (801794c <_strtod_l+0xaf4>)
 8017826:	4a4e      	ldr	r2, [pc, #312]	@ (8017960 <_strtod_l+0xb08>)
 8017828:	4019      	ands	r1, r3
 801782a:	4291      	cmp	r1, r2
 801782c:	4682      	mov	sl, r0
 801782e:	d942      	bls.n	80178b6 <_strtod_l+0xa5e>
 8017830:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8017832:	4b47      	ldr	r3, [pc, #284]	@ (8017950 <_strtod_l+0xaf8>)
 8017834:	429a      	cmp	r2, r3
 8017836:	d103      	bne.n	8017840 <_strtod_l+0x9e8>
 8017838:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801783a:	3301      	adds	r3, #1
 801783c:	f43f ad2f 	beq.w	801729e <_strtod_l+0x446>
 8017840:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8017950 <_strtod_l+0xaf8>
 8017844:	f04f 3aff 	mov.w	sl, #4294967295
 8017848:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801784a:	9805      	ldr	r0, [sp, #20]
 801784c:	f7fe fe7a 	bl	8016544 <_Bfree>
 8017850:	9805      	ldr	r0, [sp, #20]
 8017852:	4649      	mov	r1, r9
 8017854:	f7fe fe76 	bl	8016544 <_Bfree>
 8017858:	9805      	ldr	r0, [sp, #20]
 801785a:	4641      	mov	r1, r8
 801785c:	f7fe fe72 	bl	8016544 <_Bfree>
 8017860:	9805      	ldr	r0, [sp, #20]
 8017862:	4621      	mov	r1, r4
 8017864:	f7fe fe6e 	bl	8016544 <_Bfree>
 8017868:	e619      	b.n	801749e <_strtod_l+0x646>
 801786a:	f1ba 0f01 	cmp.w	sl, #1
 801786e:	d103      	bne.n	8017878 <_strtod_l+0xa20>
 8017870:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017872:	2b00      	cmp	r3, #0
 8017874:	f43f ada6 	beq.w	80173c4 <_strtod_l+0x56c>
 8017878:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8017928 <_strtod_l+0xad0>
 801787c:	4f35      	ldr	r7, [pc, #212]	@ (8017954 <_strtod_l+0xafc>)
 801787e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8017882:	2600      	movs	r6, #0
 8017884:	e7b1      	b.n	80177ea <_strtod_l+0x992>
 8017886:	4f34      	ldr	r7, [pc, #208]	@ (8017958 <_strtod_l+0xb00>)
 8017888:	2600      	movs	r6, #0
 801788a:	e7aa      	b.n	80177e2 <_strtod_l+0x98a>
 801788c:	4b32      	ldr	r3, [pc, #200]	@ (8017958 <_strtod_l+0xb00>)
 801788e:	4630      	mov	r0, r6
 8017890:	4639      	mov	r1, r7
 8017892:	2200      	movs	r2, #0
 8017894:	f7e8 feb0 	bl	80005f8 <__aeabi_dmul>
 8017898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801789a:	4606      	mov	r6, r0
 801789c:	460f      	mov	r7, r1
 801789e:	2b00      	cmp	r3, #0
 80178a0:	d09f      	beq.n	80177e2 <_strtod_l+0x98a>
 80178a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80178a6:	e7a0      	b.n	80177ea <_strtod_l+0x992>
 80178a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8017930 <_strtod_l+0xad8>
 80178ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80178b0:	ec57 6b17 	vmov	r6, r7, d7
 80178b4:	e799      	b.n	80177ea <_strtod_l+0x992>
 80178b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80178ba:	9b08      	ldr	r3, [sp, #32]
 80178bc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80178c0:	2b00      	cmp	r3, #0
 80178c2:	d1c1      	bne.n	8017848 <_strtod_l+0x9f0>
 80178c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80178c8:	0d1b      	lsrs	r3, r3, #20
 80178ca:	051b      	lsls	r3, r3, #20
 80178cc:	429d      	cmp	r5, r3
 80178ce:	d1bb      	bne.n	8017848 <_strtod_l+0x9f0>
 80178d0:	4630      	mov	r0, r6
 80178d2:	4639      	mov	r1, r7
 80178d4:	f7e9 f9f0 	bl	8000cb8 <__aeabi_d2lz>
 80178d8:	f7e8 fe60 	bl	800059c <__aeabi_l2d>
 80178dc:	4602      	mov	r2, r0
 80178de:	460b      	mov	r3, r1
 80178e0:	4630      	mov	r0, r6
 80178e2:	4639      	mov	r1, r7
 80178e4:	f7e8 fcd0 	bl	8000288 <__aeabi_dsub>
 80178e8:	460b      	mov	r3, r1
 80178ea:	4602      	mov	r2, r0
 80178ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80178f0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80178f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80178f6:	ea46 060a 	orr.w	r6, r6, sl
 80178fa:	431e      	orrs	r6, r3
 80178fc:	d06f      	beq.n	80179de <_strtod_l+0xb86>
 80178fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8017938 <_strtod_l+0xae0>)
 8017900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017904:	f7e9 f8ea 	bl	8000adc <__aeabi_dcmplt>
 8017908:	2800      	cmp	r0, #0
 801790a:	f47f acd3 	bne.w	80172b4 <_strtod_l+0x45c>
 801790e:	a30c      	add	r3, pc, #48	@ (adr r3, 8017940 <_strtod_l+0xae8>)
 8017910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017914:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017918:	f7e9 f8fe 	bl	8000b18 <__aeabi_dcmpgt>
 801791c:	2800      	cmp	r0, #0
 801791e:	d093      	beq.n	8017848 <_strtod_l+0x9f0>
 8017920:	e4c8      	b.n	80172b4 <_strtod_l+0x45c>
 8017922:	bf00      	nop
 8017924:	f3af 8000 	nop.w
 8017928:	00000000 	.word	0x00000000
 801792c:	bff00000 	.word	0xbff00000
 8017930:	00000000 	.word	0x00000000
 8017934:	3ff00000 	.word	0x3ff00000
 8017938:	94a03595 	.word	0x94a03595
 801793c:	3fdfffff 	.word	0x3fdfffff
 8017940:	35afe535 	.word	0x35afe535
 8017944:	3fe00000 	.word	0x3fe00000
 8017948:	000fffff 	.word	0x000fffff
 801794c:	7ff00000 	.word	0x7ff00000
 8017950:	7fefffff 	.word	0x7fefffff
 8017954:	3ff00000 	.word	0x3ff00000
 8017958:	3fe00000 	.word	0x3fe00000
 801795c:	7fe00000 	.word	0x7fe00000
 8017960:	7c9fffff 	.word	0x7c9fffff
 8017964:	9b08      	ldr	r3, [sp, #32]
 8017966:	b323      	cbz	r3, 80179b2 <_strtod_l+0xb5a>
 8017968:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801796c:	d821      	bhi.n	80179b2 <_strtod_l+0xb5a>
 801796e:	a328      	add	r3, pc, #160	@ (adr r3, 8017a10 <_strtod_l+0xbb8>)
 8017970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017974:	4630      	mov	r0, r6
 8017976:	4639      	mov	r1, r7
 8017978:	f7e9 f8ba 	bl	8000af0 <__aeabi_dcmple>
 801797c:	b1a0      	cbz	r0, 80179a8 <_strtod_l+0xb50>
 801797e:	4639      	mov	r1, r7
 8017980:	4630      	mov	r0, r6
 8017982:	f7e9 f911 	bl	8000ba8 <__aeabi_d2uiz>
 8017986:	2801      	cmp	r0, #1
 8017988:	bf38      	it	cc
 801798a:	2001      	movcc	r0, #1
 801798c:	f7e8 fdba 	bl	8000504 <__aeabi_ui2d>
 8017990:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017992:	4606      	mov	r6, r0
 8017994:	460f      	mov	r7, r1
 8017996:	b9fb      	cbnz	r3, 80179d8 <_strtod_l+0xb80>
 8017998:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801799c:	9014      	str	r0, [sp, #80]	@ 0x50
 801799e:	9315      	str	r3, [sp, #84]	@ 0x54
 80179a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80179a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80179a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80179aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80179ae:	1b5b      	subs	r3, r3, r5
 80179b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80179b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80179b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80179ba:	f7ff f8ef 	bl	8016b9c <__ulp>
 80179be:	4650      	mov	r0, sl
 80179c0:	ec53 2b10 	vmov	r2, r3, d0
 80179c4:	4659      	mov	r1, fp
 80179c6:	f7e8 fe17 	bl	80005f8 <__aeabi_dmul>
 80179ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80179ce:	f7e8 fc5d 	bl	800028c <__adddf3>
 80179d2:	4682      	mov	sl, r0
 80179d4:	468b      	mov	fp, r1
 80179d6:	e770      	b.n	80178ba <_strtod_l+0xa62>
 80179d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80179dc:	e7e0      	b.n	80179a0 <_strtod_l+0xb48>
 80179de:	a30e      	add	r3, pc, #56	@ (adr r3, 8017a18 <_strtod_l+0xbc0>)
 80179e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179e4:	f7e9 f87a 	bl	8000adc <__aeabi_dcmplt>
 80179e8:	e798      	b.n	801791c <_strtod_l+0xac4>
 80179ea:	2300      	movs	r3, #0
 80179ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80179ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80179f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80179f2:	6013      	str	r3, [r2, #0]
 80179f4:	f7ff ba6d 	b.w	8016ed2 <_strtod_l+0x7a>
 80179f8:	2a65      	cmp	r2, #101	@ 0x65
 80179fa:	f43f ab68 	beq.w	80170ce <_strtod_l+0x276>
 80179fe:	2a45      	cmp	r2, #69	@ 0x45
 8017a00:	f43f ab65 	beq.w	80170ce <_strtod_l+0x276>
 8017a04:	2301      	movs	r3, #1
 8017a06:	f7ff bba0 	b.w	801714a <_strtod_l+0x2f2>
 8017a0a:	bf00      	nop
 8017a0c:	f3af 8000 	nop.w
 8017a10:	ffc00000 	.word	0xffc00000
 8017a14:	41dfffff 	.word	0x41dfffff
 8017a18:	94a03595 	.word	0x94a03595
 8017a1c:	3fcfffff 	.word	0x3fcfffff

08017a20 <_strtod_r>:
 8017a20:	4b01      	ldr	r3, [pc, #4]	@ (8017a28 <_strtod_r+0x8>)
 8017a22:	f7ff ba19 	b.w	8016e58 <_strtod_l>
 8017a26:	bf00      	nop
 8017a28:	2000008c 	.word	0x2000008c

08017a2c <_strtol_l.isra.0>:
 8017a2c:	2b24      	cmp	r3, #36	@ 0x24
 8017a2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017a32:	4686      	mov	lr, r0
 8017a34:	4690      	mov	r8, r2
 8017a36:	d801      	bhi.n	8017a3c <_strtol_l.isra.0+0x10>
 8017a38:	2b01      	cmp	r3, #1
 8017a3a:	d106      	bne.n	8017a4a <_strtol_l.isra.0+0x1e>
 8017a3c:	f7fd fe62 	bl	8015704 <__errno>
 8017a40:	2316      	movs	r3, #22
 8017a42:	6003      	str	r3, [r0, #0]
 8017a44:	2000      	movs	r0, #0
 8017a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017a4a:	4834      	ldr	r0, [pc, #208]	@ (8017b1c <_strtol_l.isra.0+0xf0>)
 8017a4c:	460d      	mov	r5, r1
 8017a4e:	462a      	mov	r2, r5
 8017a50:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017a54:	5d06      	ldrb	r6, [r0, r4]
 8017a56:	f016 0608 	ands.w	r6, r6, #8
 8017a5a:	d1f8      	bne.n	8017a4e <_strtol_l.isra.0+0x22>
 8017a5c:	2c2d      	cmp	r4, #45	@ 0x2d
 8017a5e:	d110      	bne.n	8017a82 <_strtol_l.isra.0+0x56>
 8017a60:	782c      	ldrb	r4, [r5, #0]
 8017a62:	2601      	movs	r6, #1
 8017a64:	1c95      	adds	r5, r2, #2
 8017a66:	f033 0210 	bics.w	r2, r3, #16
 8017a6a:	d115      	bne.n	8017a98 <_strtol_l.isra.0+0x6c>
 8017a6c:	2c30      	cmp	r4, #48	@ 0x30
 8017a6e:	d10d      	bne.n	8017a8c <_strtol_l.isra.0+0x60>
 8017a70:	782a      	ldrb	r2, [r5, #0]
 8017a72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8017a76:	2a58      	cmp	r2, #88	@ 0x58
 8017a78:	d108      	bne.n	8017a8c <_strtol_l.isra.0+0x60>
 8017a7a:	786c      	ldrb	r4, [r5, #1]
 8017a7c:	3502      	adds	r5, #2
 8017a7e:	2310      	movs	r3, #16
 8017a80:	e00a      	b.n	8017a98 <_strtol_l.isra.0+0x6c>
 8017a82:	2c2b      	cmp	r4, #43	@ 0x2b
 8017a84:	bf04      	itt	eq
 8017a86:	782c      	ldrbeq	r4, [r5, #0]
 8017a88:	1c95      	addeq	r5, r2, #2
 8017a8a:	e7ec      	b.n	8017a66 <_strtol_l.isra.0+0x3a>
 8017a8c:	2b00      	cmp	r3, #0
 8017a8e:	d1f6      	bne.n	8017a7e <_strtol_l.isra.0+0x52>
 8017a90:	2c30      	cmp	r4, #48	@ 0x30
 8017a92:	bf14      	ite	ne
 8017a94:	230a      	movne	r3, #10
 8017a96:	2308      	moveq	r3, #8
 8017a98:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8017a9c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8017aa0:	2200      	movs	r2, #0
 8017aa2:	fbbc f9f3 	udiv	r9, ip, r3
 8017aa6:	4610      	mov	r0, r2
 8017aa8:	fb03 ca19 	mls	sl, r3, r9, ip
 8017aac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8017ab0:	2f09      	cmp	r7, #9
 8017ab2:	d80f      	bhi.n	8017ad4 <_strtol_l.isra.0+0xa8>
 8017ab4:	463c      	mov	r4, r7
 8017ab6:	42a3      	cmp	r3, r4
 8017ab8:	dd1b      	ble.n	8017af2 <_strtol_l.isra.0+0xc6>
 8017aba:	1c57      	adds	r7, r2, #1
 8017abc:	d007      	beq.n	8017ace <_strtol_l.isra.0+0xa2>
 8017abe:	4581      	cmp	r9, r0
 8017ac0:	d314      	bcc.n	8017aec <_strtol_l.isra.0+0xc0>
 8017ac2:	d101      	bne.n	8017ac8 <_strtol_l.isra.0+0x9c>
 8017ac4:	45a2      	cmp	sl, r4
 8017ac6:	db11      	blt.n	8017aec <_strtol_l.isra.0+0xc0>
 8017ac8:	fb00 4003 	mla	r0, r0, r3, r4
 8017acc:	2201      	movs	r2, #1
 8017ace:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017ad2:	e7eb      	b.n	8017aac <_strtol_l.isra.0+0x80>
 8017ad4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8017ad8:	2f19      	cmp	r7, #25
 8017ada:	d801      	bhi.n	8017ae0 <_strtol_l.isra.0+0xb4>
 8017adc:	3c37      	subs	r4, #55	@ 0x37
 8017ade:	e7ea      	b.n	8017ab6 <_strtol_l.isra.0+0x8a>
 8017ae0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8017ae4:	2f19      	cmp	r7, #25
 8017ae6:	d804      	bhi.n	8017af2 <_strtol_l.isra.0+0xc6>
 8017ae8:	3c57      	subs	r4, #87	@ 0x57
 8017aea:	e7e4      	b.n	8017ab6 <_strtol_l.isra.0+0x8a>
 8017aec:	f04f 32ff 	mov.w	r2, #4294967295
 8017af0:	e7ed      	b.n	8017ace <_strtol_l.isra.0+0xa2>
 8017af2:	1c53      	adds	r3, r2, #1
 8017af4:	d108      	bne.n	8017b08 <_strtol_l.isra.0+0xdc>
 8017af6:	2322      	movs	r3, #34	@ 0x22
 8017af8:	f8ce 3000 	str.w	r3, [lr]
 8017afc:	4660      	mov	r0, ip
 8017afe:	f1b8 0f00 	cmp.w	r8, #0
 8017b02:	d0a0      	beq.n	8017a46 <_strtol_l.isra.0+0x1a>
 8017b04:	1e69      	subs	r1, r5, #1
 8017b06:	e006      	b.n	8017b16 <_strtol_l.isra.0+0xea>
 8017b08:	b106      	cbz	r6, 8017b0c <_strtol_l.isra.0+0xe0>
 8017b0a:	4240      	negs	r0, r0
 8017b0c:	f1b8 0f00 	cmp.w	r8, #0
 8017b10:	d099      	beq.n	8017a46 <_strtol_l.isra.0+0x1a>
 8017b12:	2a00      	cmp	r2, #0
 8017b14:	d1f6      	bne.n	8017b04 <_strtol_l.isra.0+0xd8>
 8017b16:	f8c8 1000 	str.w	r1, [r8]
 8017b1a:	e794      	b.n	8017a46 <_strtol_l.isra.0+0x1a>
 8017b1c:	08019261 	.word	0x08019261

08017b20 <_strtol_r>:
 8017b20:	f7ff bf84 	b.w	8017a2c <_strtol_l.isra.0>

08017b24 <__ssputs_r>:
 8017b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017b28:	688e      	ldr	r6, [r1, #8]
 8017b2a:	461f      	mov	r7, r3
 8017b2c:	42be      	cmp	r6, r7
 8017b2e:	680b      	ldr	r3, [r1, #0]
 8017b30:	4682      	mov	sl, r0
 8017b32:	460c      	mov	r4, r1
 8017b34:	4690      	mov	r8, r2
 8017b36:	d82d      	bhi.n	8017b94 <__ssputs_r+0x70>
 8017b38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017b3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017b40:	d026      	beq.n	8017b90 <__ssputs_r+0x6c>
 8017b42:	6965      	ldr	r5, [r4, #20]
 8017b44:	6909      	ldr	r1, [r1, #16]
 8017b46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017b4a:	eba3 0901 	sub.w	r9, r3, r1
 8017b4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017b52:	1c7b      	adds	r3, r7, #1
 8017b54:	444b      	add	r3, r9
 8017b56:	106d      	asrs	r5, r5, #1
 8017b58:	429d      	cmp	r5, r3
 8017b5a:	bf38      	it	cc
 8017b5c:	461d      	movcc	r5, r3
 8017b5e:	0553      	lsls	r3, r2, #21
 8017b60:	d527      	bpl.n	8017bb2 <__ssputs_r+0x8e>
 8017b62:	4629      	mov	r1, r5
 8017b64:	f7fc fb24 	bl	80141b0 <_malloc_r>
 8017b68:	4606      	mov	r6, r0
 8017b6a:	b360      	cbz	r0, 8017bc6 <__ssputs_r+0xa2>
 8017b6c:	6921      	ldr	r1, [r4, #16]
 8017b6e:	464a      	mov	r2, r9
 8017b70:	f7fd fdf2 	bl	8015758 <memcpy>
 8017b74:	89a3      	ldrh	r3, [r4, #12]
 8017b76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8017b7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017b7e:	81a3      	strh	r3, [r4, #12]
 8017b80:	6126      	str	r6, [r4, #16]
 8017b82:	6165      	str	r5, [r4, #20]
 8017b84:	444e      	add	r6, r9
 8017b86:	eba5 0509 	sub.w	r5, r5, r9
 8017b8a:	6026      	str	r6, [r4, #0]
 8017b8c:	60a5      	str	r5, [r4, #8]
 8017b8e:	463e      	mov	r6, r7
 8017b90:	42be      	cmp	r6, r7
 8017b92:	d900      	bls.n	8017b96 <__ssputs_r+0x72>
 8017b94:	463e      	mov	r6, r7
 8017b96:	6820      	ldr	r0, [r4, #0]
 8017b98:	4632      	mov	r2, r6
 8017b9a:	4641      	mov	r1, r8
 8017b9c:	f000 fb9e 	bl	80182dc <memmove>
 8017ba0:	68a3      	ldr	r3, [r4, #8]
 8017ba2:	1b9b      	subs	r3, r3, r6
 8017ba4:	60a3      	str	r3, [r4, #8]
 8017ba6:	6823      	ldr	r3, [r4, #0]
 8017ba8:	4433      	add	r3, r6
 8017baa:	6023      	str	r3, [r4, #0]
 8017bac:	2000      	movs	r0, #0
 8017bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017bb2:	462a      	mov	r2, r5
 8017bb4:	f000 ff65 	bl	8018a82 <_realloc_r>
 8017bb8:	4606      	mov	r6, r0
 8017bba:	2800      	cmp	r0, #0
 8017bbc:	d1e0      	bne.n	8017b80 <__ssputs_r+0x5c>
 8017bbe:	6921      	ldr	r1, [r4, #16]
 8017bc0:	4650      	mov	r0, sl
 8017bc2:	f7fe fc35 	bl	8016430 <_free_r>
 8017bc6:	230c      	movs	r3, #12
 8017bc8:	f8ca 3000 	str.w	r3, [sl]
 8017bcc:	89a3      	ldrh	r3, [r4, #12]
 8017bce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017bd2:	81a3      	strh	r3, [r4, #12]
 8017bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8017bd8:	e7e9      	b.n	8017bae <__ssputs_r+0x8a>
	...

08017bdc <_svfiprintf_r>:
 8017bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017be0:	4698      	mov	r8, r3
 8017be2:	898b      	ldrh	r3, [r1, #12]
 8017be4:	061b      	lsls	r3, r3, #24
 8017be6:	b09d      	sub	sp, #116	@ 0x74
 8017be8:	4607      	mov	r7, r0
 8017bea:	460d      	mov	r5, r1
 8017bec:	4614      	mov	r4, r2
 8017bee:	d510      	bpl.n	8017c12 <_svfiprintf_r+0x36>
 8017bf0:	690b      	ldr	r3, [r1, #16]
 8017bf2:	b973      	cbnz	r3, 8017c12 <_svfiprintf_r+0x36>
 8017bf4:	2140      	movs	r1, #64	@ 0x40
 8017bf6:	f7fc fadb 	bl	80141b0 <_malloc_r>
 8017bfa:	6028      	str	r0, [r5, #0]
 8017bfc:	6128      	str	r0, [r5, #16]
 8017bfe:	b930      	cbnz	r0, 8017c0e <_svfiprintf_r+0x32>
 8017c00:	230c      	movs	r3, #12
 8017c02:	603b      	str	r3, [r7, #0]
 8017c04:	f04f 30ff 	mov.w	r0, #4294967295
 8017c08:	b01d      	add	sp, #116	@ 0x74
 8017c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c0e:	2340      	movs	r3, #64	@ 0x40
 8017c10:	616b      	str	r3, [r5, #20]
 8017c12:	2300      	movs	r3, #0
 8017c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8017c16:	2320      	movs	r3, #32
 8017c18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017c1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8017c20:	2330      	movs	r3, #48	@ 0x30
 8017c22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017dc0 <_svfiprintf_r+0x1e4>
 8017c26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017c2a:	f04f 0901 	mov.w	r9, #1
 8017c2e:	4623      	mov	r3, r4
 8017c30:	469a      	mov	sl, r3
 8017c32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017c36:	b10a      	cbz	r2, 8017c3c <_svfiprintf_r+0x60>
 8017c38:	2a25      	cmp	r2, #37	@ 0x25
 8017c3a:	d1f9      	bne.n	8017c30 <_svfiprintf_r+0x54>
 8017c3c:	ebba 0b04 	subs.w	fp, sl, r4
 8017c40:	d00b      	beq.n	8017c5a <_svfiprintf_r+0x7e>
 8017c42:	465b      	mov	r3, fp
 8017c44:	4622      	mov	r2, r4
 8017c46:	4629      	mov	r1, r5
 8017c48:	4638      	mov	r0, r7
 8017c4a:	f7ff ff6b 	bl	8017b24 <__ssputs_r>
 8017c4e:	3001      	adds	r0, #1
 8017c50:	f000 80a7 	beq.w	8017da2 <_svfiprintf_r+0x1c6>
 8017c54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017c56:	445a      	add	r2, fp
 8017c58:	9209      	str	r2, [sp, #36]	@ 0x24
 8017c5a:	f89a 3000 	ldrb.w	r3, [sl]
 8017c5e:	2b00      	cmp	r3, #0
 8017c60:	f000 809f 	beq.w	8017da2 <_svfiprintf_r+0x1c6>
 8017c64:	2300      	movs	r3, #0
 8017c66:	f04f 32ff 	mov.w	r2, #4294967295
 8017c6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017c6e:	f10a 0a01 	add.w	sl, sl, #1
 8017c72:	9304      	str	r3, [sp, #16]
 8017c74:	9307      	str	r3, [sp, #28]
 8017c76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017c7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8017c7c:	4654      	mov	r4, sl
 8017c7e:	2205      	movs	r2, #5
 8017c80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017c84:	484e      	ldr	r0, [pc, #312]	@ (8017dc0 <_svfiprintf_r+0x1e4>)
 8017c86:	f7e8 faa3 	bl	80001d0 <memchr>
 8017c8a:	9a04      	ldr	r2, [sp, #16]
 8017c8c:	b9d8      	cbnz	r0, 8017cc6 <_svfiprintf_r+0xea>
 8017c8e:	06d0      	lsls	r0, r2, #27
 8017c90:	bf44      	itt	mi
 8017c92:	2320      	movmi	r3, #32
 8017c94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017c98:	0711      	lsls	r1, r2, #28
 8017c9a:	bf44      	itt	mi
 8017c9c:	232b      	movmi	r3, #43	@ 0x2b
 8017c9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017ca2:	f89a 3000 	ldrb.w	r3, [sl]
 8017ca6:	2b2a      	cmp	r3, #42	@ 0x2a
 8017ca8:	d015      	beq.n	8017cd6 <_svfiprintf_r+0xfa>
 8017caa:	9a07      	ldr	r2, [sp, #28]
 8017cac:	4654      	mov	r4, sl
 8017cae:	2000      	movs	r0, #0
 8017cb0:	f04f 0c0a 	mov.w	ip, #10
 8017cb4:	4621      	mov	r1, r4
 8017cb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017cba:	3b30      	subs	r3, #48	@ 0x30
 8017cbc:	2b09      	cmp	r3, #9
 8017cbe:	d94b      	bls.n	8017d58 <_svfiprintf_r+0x17c>
 8017cc0:	b1b0      	cbz	r0, 8017cf0 <_svfiprintf_r+0x114>
 8017cc2:	9207      	str	r2, [sp, #28]
 8017cc4:	e014      	b.n	8017cf0 <_svfiprintf_r+0x114>
 8017cc6:	eba0 0308 	sub.w	r3, r0, r8
 8017cca:	fa09 f303 	lsl.w	r3, r9, r3
 8017cce:	4313      	orrs	r3, r2
 8017cd0:	9304      	str	r3, [sp, #16]
 8017cd2:	46a2      	mov	sl, r4
 8017cd4:	e7d2      	b.n	8017c7c <_svfiprintf_r+0xa0>
 8017cd6:	9b03      	ldr	r3, [sp, #12]
 8017cd8:	1d19      	adds	r1, r3, #4
 8017cda:	681b      	ldr	r3, [r3, #0]
 8017cdc:	9103      	str	r1, [sp, #12]
 8017cde:	2b00      	cmp	r3, #0
 8017ce0:	bfbb      	ittet	lt
 8017ce2:	425b      	neglt	r3, r3
 8017ce4:	f042 0202 	orrlt.w	r2, r2, #2
 8017ce8:	9307      	strge	r3, [sp, #28]
 8017cea:	9307      	strlt	r3, [sp, #28]
 8017cec:	bfb8      	it	lt
 8017cee:	9204      	strlt	r2, [sp, #16]
 8017cf0:	7823      	ldrb	r3, [r4, #0]
 8017cf2:	2b2e      	cmp	r3, #46	@ 0x2e
 8017cf4:	d10a      	bne.n	8017d0c <_svfiprintf_r+0x130>
 8017cf6:	7863      	ldrb	r3, [r4, #1]
 8017cf8:	2b2a      	cmp	r3, #42	@ 0x2a
 8017cfa:	d132      	bne.n	8017d62 <_svfiprintf_r+0x186>
 8017cfc:	9b03      	ldr	r3, [sp, #12]
 8017cfe:	1d1a      	adds	r2, r3, #4
 8017d00:	681b      	ldr	r3, [r3, #0]
 8017d02:	9203      	str	r2, [sp, #12]
 8017d04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017d08:	3402      	adds	r4, #2
 8017d0a:	9305      	str	r3, [sp, #20]
 8017d0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017dd0 <_svfiprintf_r+0x1f4>
 8017d10:	7821      	ldrb	r1, [r4, #0]
 8017d12:	2203      	movs	r2, #3
 8017d14:	4650      	mov	r0, sl
 8017d16:	f7e8 fa5b 	bl	80001d0 <memchr>
 8017d1a:	b138      	cbz	r0, 8017d2c <_svfiprintf_r+0x150>
 8017d1c:	9b04      	ldr	r3, [sp, #16]
 8017d1e:	eba0 000a 	sub.w	r0, r0, sl
 8017d22:	2240      	movs	r2, #64	@ 0x40
 8017d24:	4082      	lsls	r2, r0
 8017d26:	4313      	orrs	r3, r2
 8017d28:	3401      	adds	r4, #1
 8017d2a:	9304      	str	r3, [sp, #16]
 8017d2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017d30:	4824      	ldr	r0, [pc, #144]	@ (8017dc4 <_svfiprintf_r+0x1e8>)
 8017d32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017d36:	2206      	movs	r2, #6
 8017d38:	f7e8 fa4a 	bl	80001d0 <memchr>
 8017d3c:	2800      	cmp	r0, #0
 8017d3e:	d036      	beq.n	8017dae <_svfiprintf_r+0x1d2>
 8017d40:	4b21      	ldr	r3, [pc, #132]	@ (8017dc8 <_svfiprintf_r+0x1ec>)
 8017d42:	bb1b      	cbnz	r3, 8017d8c <_svfiprintf_r+0x1b0>
 8017d44:	9b03      	ldr	r3, [sp, #12]
 8017d46:	3307      	adds	r3, #7
 8017d48:	f023 0307 	bic.w	r3, r3, #7
 8017d4c:	3308      	adds	r3, #8
 8017d4e:	9303      	str	r3, [sp, #12]
 8017d50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d52:	4433      	add	r3, r6
 8017d54:	9309      	str	r3, [sp, #36]	@ 0x24
 8017d56:	e76a      	b.n	8017c2e <_svfiprintf_r+0x52>
 8017d58:	fb0c 3202 	mla	r2, ip, r2, r3
 8017d5c:	460c      	mov	r4, r1
 8017d5e:	2001      	movs	r0, #1
 8017d60:	e7a8      	b.n	8017cb4 <_svfiprintf_r+0xd8>
 8017d62:	2300      	movs	r3, #0
 8017d64:	3401      	adds	r4, #1
 8017d66:	9305      	str	r3, [sp, #20]
 8017d68:	4619      	mov	r1, r3
 8017d6a:	f04f 0c0a 	mov.w	ip, #10
 8017d6e:	4620      	mov	r0, r4
 8017d70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017d74:	3a30      	subs	r2, #48	@ 0x30
 8017d76:	2a09      	cmp	r2, #9
 8017d78:	d903      	bls.n	8017d82 <_svfiprintf_r+0x1a6>
 8017d7a:	2b00      	cmp	r3, #0
 8017d7c:	d0c6      	beq.n	8017d0c <_svfiprintf_r+0x130>
 8017d7e:	9105      	str	r1, [sp, #20]
 8017d80:	e7c4      	b.n	8017d0c <_svfiprintf_r+0x130>
 8017d82:	fb0c 2101 	mla	r1, ip, r1, r2
 8017d86:	4604      	mov	r4, r0
 8017d88:	2301      	movs	r3, #1
 8017d8a:	e7f0      	b.n	8017d6e <_svfiprintf_r+0x192>
 8017d8c:	ab03      	add	r3, sp, #12
 8017d8e:	9300      	str	r3, [sp, #0]
 8017d90:	462a      	mov	r2, r5
 8017d92:	4b0e      	ldr	r3, [pc, #56]	@ (8017dcc <_svfiprintf_r+0x1f0>)
 8017d94:	a904      	add	r1, sp, #16
 8017d96:	4638      	mov	r0, r7
 8017d98:	f7fc fb36 	bl	8014408 <_printf_float>
 8017d9c:	1c42      	adds	r2, r0, #1
 8017d9e:	4606      	mov	r6, r0
 8017da0:	d1d6      	bne.n	8017d50 <_svfiprintf_r+0x174>
 8017da2:	89ab      	ldrh	r3, [r5, #12]
 8017da4:	065b      	lsls	r3, r3, #25
 8017da6:	f53f af2d 	bmi.w	8017c04 <_svfiprintf_r+0x28>
 8017daa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017dac:	e72c      	b.n	8017c08 <_svfiprintf_r+0x2c>
 8017dae:	ab03      	add	r3, sp, #12
 8017db0:	9300      	str	r3, [sp, #0]
 8017db2:	462a      	mov	r2, r5
 8017db4:	4b05      	ldr	r3, [pc, #20]	@ (8017dcc <_svfiprintf_r+0x1f0>)
 8017db6:	a904      	add	r1, sp, #16
 8017db8:	4638      	mov	r0, r7
 8017dba:	f7fc fdbd 	bl	8014938 <_printf_i>
 8017dbe:	e7ed      	b.n	8017d9c <_svfiprintf_r+0x1c0>
 8017dc0:	0801905d 	.word	0x0801905d
 8017dc4:	08019067 	.word	0x08019067
 8017dc8:	08014409 	.word	0x08014409
 8017dcc:	08017b25 	.word	0x08017b25
 8017dd0:	08019063 	.word	0x08019063

08017dd4 <__sfputc_r>:
 8017dd4:	6893      	ldr	r3, [r2, #8]
 8017dd6:	3b01      	subs	r3, #1
 8017dd8:	2b00      	cmp	r3, #0
 8017dda:	b410      	push	{r4}
 8017ddc:	6093      	str	r3, [r2, #8]
 8017dde:	da08      	bge.n	8017df2 <__sfputc_r+0x1e>
 8017de0:	6994      	ldr	r4, [r2, #24]
 8017de2:	42a3      	cmp	r3, r4
 8017de4:	db01      	blt.n	8017dea <__sfputc_r+0x16>
 8017de6:	290a      	cmp	r1, #10
 8017de8:	d103      	bne.n	8017df2 <__sfputc_r+0x1e>
 8017dea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017dee:	f7fd bb35 	b.w	801545c <__swbuf_r>
 8017df2:	6813      	ldr	r3, [r2, #0]
 8017df4:	1c58      	adds	r0, r3, #1
 8017df6:	6010      	str	r0, [r2, #0]
 8017df8:	7019      	strb	r1, [r3, #0]
 8017dfa:	4608      	mov	r0, r1
 8017dfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017e00:	4770      	bx	lr

08017e02 <__sfputs_r>:
 8017e02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e04:	4606      	mov	r6, r0
 8017e06:	460f      	mov	r7, r1
 8017e08:	4614      	mov	r4, r2
 8017e0a:	18d5      	adds	r5, r2, r3
 8017e0c:	42ac      	cmp	r4, r5
 8017e0e:	d101      	bne.n	8017e14 <__sfputs_r+0x12>
 8017e10:	2000      	movs	r0, #0
 8017e12:	e007      	b.n	8017e24 <__sfputs_r+0x22>
 8017e14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017e18:	463a      	mov	r2, r7
 8017e1a:	4630      	mov	r0, r6
 8017e1c:	f7ff ffda 	bl	8017dd4 <__sfputc_r>
 8017e20:	1c43      	adds	r3, r0, #1
 8017e22:	d1f3      	bne.n	8017e0c <__sfputs_r+0xa>
 8017e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017e28 <_vfiprintf_r>:
 8017e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e2c:	460d      	mov	r5, r1
 8017e2e:	b09d      	sub	sp, #116	@ 0x74
 8017e30:	4614      	mov	r4, r2
 8017e32:	4698      	mov	r8, r3
 8017e34:	4606      	mov	r6, r0
 8017e36:	b118      	cbz	r0, 8017e40 <_vfiprintf_r+0x18>
 8017e38:	6a03      	ldr	r3, [r0, #32]
 8017e3a:	b90b      	cbnz	r3, 8017e40 <_vfiprintf_r+0x18>
 8017e3c:	f7fd f934 	bl	80150a8 <__sinit>
 8017e40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017e42:	07d9      	lsls	r1, r3, #31
 8017e44:	d405      	bmi.n	8017e52 <_vfiprintf_r+0x2a>
 8017e46:	89ab      	ldrh	r3, [r5, #12]
 8017e48:	059a      	lsls	r2, r3, #22
 8017e4a:	d402      	bmi.n	8017e52 <_vfiprintf_r+0x2a>
 8017e4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017e4e:	f7ea fc52 	bl	80026f6 <__retarget_lock_acquire_recursive>
 8017e52:	89ab      	ldrh	r3, [r5, #12]
 8017e54:	071b      	lsls	r3, r3, #28
 8017e56:	d501      	bpl.n	8017e5c <_vfiprintf_r+0x34>
 8017e58:	692b      	ldr	r3, [r5, #16]
 8017e5a:	b99b      	cbnz	r3, 8017e84 <_vfiprintf_r+0x5c>
 8017e5c:	4629      	mov	r1, r5
 8017e5e:	4630      	mov	r0, r6
 8017e60:	f7fd fb3a 	bl	80154d8 <__swsetup_r>
 8017e64:	b170      	cbz	r0, 8017e84 <_vfiprintf_r+0x5c>
 8017e66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017e68:	07dc      	lsls	r4, r3, #31
 8017e6a:	d504      	bpl.n	8017e76 <_vfiprintf_r+0x4e>
 8017e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8017e70:	b01d      	add	sp, #116	@ 0x74
 8017e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e76:	89ab      	ldrh	r3, [r5, #12]
 8017e78:	0598      	lsls	r0, r3, #22
 8017e7a:	d4f7      	bmi.n	8017e6c <_vfiprintf_r+0x44>
 8017e7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017e7e:	f7ea fc4f 	bl	8002720 <__retarget_lock_release_recursive>
 8017e82:	e7f3      	b.n	8017e6c <_vfiprintf_r+0x44>
 8017e84:	2300      	movs	r3, #0
 8017e86:	9309      	str	r3, [sp, #36]	@ 0x24
 8017e88:	2320      	movs	r3, #32
 8017e8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017e8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017e92:	2330      	movs	r3, #48	@ 0x30
 8017e94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8018044 <_vfiprintf_r+0x21c>
 8017e98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017e9c:	f04f 0901 	mov.w	r9, #1
 8017ea0:	4623      	mov	r3, r4
 8017ea2:	469a      	mov	sl, r3
 8017ea4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017ea8:	b10a      	cbz	r2, 8017eae <_vfiprintf_r+0x86>
 8017eaa:	2a25      	cmp	r2, #37	@ 0x25
 8017eac:	d1f9      	bne.n	8017ea2 <_vfiprintf_r+0x7a>
 8017eae:	ebba 0b04 	subs.w	fp, sl, r4
 8017eb2:	d00b      	beq.n	8017ecc <_vfiprintf_r+0xa4>
 8017eb4:	465b      	mov	r3, fp
 8017eb6:	4622      	mov	r2, r4
 8017eb8:	4629      	mov	r1, r5
 8017eba:	4630      	mov	r0, r6
 8017ebc:	f7ff ffa1 	bl	8017e02 <__sfputs_r>
 8017ec0:	3001      	adds	r0, #1
 8017ec2:	f000 80a7 	beq.w	8018014 <_vfiprintf_r+0x1ec>
 8017ec6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017ec8:	445a      	add	r2, fp
 8017eca:	9209      	str	r2, [sp, #36]	@ 0x24
 8017ecc:	f89a 3000 	ldrb.w	r3, [sl]
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	f000 809f 	beq.w	8018014 <_vfiprintf_r+0x1ec>
 8017ed6:	2300      	movs	r3, #0
 8017ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8017edc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017ee0:	f10a 0a01 	add.w	sl, sl, #1
 8017ee4:	9304      	str	r3, [sp, #16]
 8017ee6:	9307      	str	r3, [sp, #28]
 8017ee8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017eec:	931a      	str	r3, [sp, #104]	@ 0x68
 8017eee:	4654      	mov	r4, sl
 8017ef0:	2205      	movs	r2, #5
 8017ef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017ef6:	4853      	ldr	r0, [pc, #332]	@ (8018044 <_vfiprintf_r+0x21c>)
 8017ef8:	f7e8 f96a 	bl	80001d0 <memchr>
 8017efc:	9a04      	ldr	r2, [sp, #16]
 8017efe:	b9d8      	cbnz	r0, 8017f38 <_vfiprintf_r+0x110>
 8017f00:	06d1      	lsls	r1, r2, #27
 8017f02:	bf44      	itt	mi
 8017f04:	2320      	movmi	r3, #32
 8017f06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017f0a:	0713      	lsls	r3, r2, #28
 8017f0c:	bf44      	itt	mi
 8017f0e:	232b      	movmi	r3, #43	@ 0x2b
 8017f10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017f14:	f89a 3000 	ldrb.w	r3, [sl]
 8017f18:	2b2a      	cmp	r3, #42	@ 0x2a
 8017f1a:	d015      	beq.n	8017f48 <_vfiprintf_r+0x120>
 8017f1c:	9a07      	ldr	r2, [sp, #28]
 8017f1e:	4654      	mov	r4, sl
 8017f20:	2000      	movs	r0, #0
 8017f22:	f04f 0c0a 	mov.w	ip, #10
 8017f26:	4621      	mov	r1, r4
 8017f28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017f2c:	3b30      	subs	r3, #48	@ 0x30
 8017f2e:	2b09      	cmp	r3, #9
 8017f30:	d94b      	bls.n	8017fca <_vfiprintf_r+0x1a2>
 8017f32:	b1b0      	cbz	r0, 8017f62 <_vfiprintf_r+0x13a>
 8017f34:	9207      	str	r2, [sp, #28]
 8017f36:	e014      	b.n	8017f62 <_vfiprintf_r+0x13a>
 8017f38:	eba0 0308 	sub.w	r3, r0, r8
 8017f3c:	fa09 f303 	lsl.w	r3, r9, r3
 8017f40:	4313      	orrs	r3, r2
 8017f42:	9304      	str	r3, [sp, #16]
 8017f44:	46a2      	mov	sl, r4
 8017f46:	e7d2      	b.n	8017eee <_vfiprintf_r+0xc6>
 8017f48:	9b03      	ldr	r3, [sp, #12]
 8017f4a:	1d19      	adds	r1, r3, #4
 8017f4c:	681b      	ldr	r3, [r3, #0]
 8017f4e:	9103      	str	r1, [sp, #12]
 8017f50:	2b00      	cmp	r3, #0
 8017f52:	bfbb      	ittet	lt
 8017f54:	425b      	neglt	r3, r3
 8017f56:	f042 0202 	orrlt.w	r2, r2, #2
 8017f5a:	9307      	strge	r3, [sp, #28]
 8017f5c:	9307      	strlt	r3, [sp, #28]
 8017f5e:	bfb8      	it	lt
 8017f60:	9204      	strlt	r2, [sp, #16]
 8017f62:	7823      	ldrb	r3, [r4, #0]
 8017f64:	2b2e      	cmp	r3, #46	@ 0x2e
 8017f66:	d10a      	bne.n	8017f7e <_vfiprintf_r+0x156>
 8017f68:	7863      	ldrb	r3, [r4, #1]
 8017f6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8017f6c:	d132      	bne.n	8017fd4 <_vfiprintf_r+0x1ac>
 8017f6e:	9b03      	ldr	r3, [sp, #12]
 8017f70:	1d1a      	adds	r2, r3, #4
 8017f72:	681b      	ldr	r3, [r3, #0]
 8017f74:	9203      	str	r2, [sp, #12]
 8017f76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017f7a:	3402      	adds	r4, #2
 8017f7c:	9305      	str	r3, [sp, #20]
 8017f7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8018054 <_vfiprintf_r+0x22c>
 8017f82:	7821      	ldrb	r1, [r4, #0]
 8017f84:	2203      	movs	r2, #3
 8017f86:	4650      	mov	r0, sl
 8017f88:	f7e8 f922 	bl	80001d0 <memchr>
 8017f8c:	b138      	cbz	r0, 8017f9e <_vfiprintf_r+0x176>
 8017f8e:	9b04      	ldr	r3, [sp, #16]
 8017f90:	eba0 000a 	sub.w	r0, r0, sl
 8017f94:	2240      	movs	r2, #64	@ 0x40
 8017f96:	4082      	lsls	r2, r0
 8017f98:	4313      	orrs	r3, r2
 8017f9a:	3401      	adds	r4, #1
 8017f9c:	9304      	str	r3, [sp, #16]
 8017f9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017fa2:	4829      	ldr	r0, [pc, #164]	@ (8018048 <_vfiprintf_r+0x220>)
 8017fa4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017fa8:	2206      	movs	r2, #6
 8017faa:	f7e8 f911 	bl	80001d0 <memchr>
 8017fae:	2800      	cmp	r0, #0
 8017fb0:	d03f      	beq.n	8018032 <_vfiprintf_r+0x20a>
 8017fb2:	4b26      	ldr	r3, [pc, #152]	@ (801804c <_vfiprintf_r+0x224>)
 8017fb4:	bb1b      	cbnz	r3, 8017ffe <_vfiprintf_r+0x1d6>
 8017fb6:	9b03      	ldr	r3, [sp, #12]
 8017fb8:	3307      	adds	r3, #7
 8017fba:	f023 0307 	bic.w	r3, r3, #7
 8017fbe:	3308      	adds	r3, #8
 8017fc0:	9303      	str	r3, [sp, #12]
 8017fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017fc4:	443b      	add	r3, r7
 8017fc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8017fc8:	e76a      	b.n	8017ea0 <_vfiprintf_r+0x78>
 8017fca:	fb0c 3202 	mla	r2, ip, r2, r3
 8017fce:	460c      	mov	r4, r1
 8017fd0:	2001      	movs	r0, #1
 8017fd2:	e7a8      	b.n	8017f26 <_vfiprintf_r+0xfe>
 8017fd4:	2300      	movs	r3, #0
 8017fd6:	3401      	adds	r4, #1
 8017fd8:	9305      	str	r3, [sp, #20]
 8017fda:	4619      	mov	r1, r3
 8017fdc:	f04f 0c0a 	mov.w	ip, #10
 8017fe0:	4620      	mov	r0, r4
 8017fe2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017fe6:	3a30      	subs	r2, #48	@ 0x30
 8017fe8:	2a09      	cmp	r2, #9
 8017fea:	d903      	bls.n	8017ff4 <_vfiprintf_r+0x1cc>
 8017fec:	2b00      	cmp	r3, #0
 8017fee:	d0c6      	beq.n	8017f7e <_vfiprintf_r+0x156>
 8017ff0:	9105      	str	r1, [sp, #20]
 8017ff2:	e7c4      	b.n	8017f7e <_vfiprintf_r+0x156>
 8017ff4:	fb0c 2101 	mla	r1, ip, r1, r2
 8017ff8:	4604      	mov	r4, r0
 8017ffa:	2301      	movs	r3, #1
 8017ffc:	e7f0      	b.n	8017fe0 <_vfiprintf_r+0x1b8>
 8017ffe:	ab03      	add	r3, sp, #12
 8018000:	9300      	str	r3, [sp, #0]
 8018002:	462a      	mov	r2, r5
 8018004:	4b12      	ldr	r3, [pc, #72]	@ (8018050 <_vfiprintf_r+0x228>)
 8018006:	a904      	add	r1, sp, #16
 8018008:	4630      	mov	r0, r6
 801800a:	f7fc f9fd 	bl	8014408 <_printf_float>
 801800e:	4607      	mov	r7, r0
 8018010:	1c78      	adds	r0, r7, #1
 8018012:	d1d6      	bne.n	8017fc2 <_vfiprintf_r+0x19a>
 8018014:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018016:	07d9      	lsls	r1, r3, #31
 8018018:	d405      	bmi.n	8018026 <_vfiprintf_r+0x1fe>
 801801a:	89ab      	ldrh	r3, [r5, #12]
 801801c:	059a      	lsls	r2, r3, #22
 801801e:	d402      	bmi.n	8018026 <_vfiprintf_r+0x1fe>
 8018020:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018022:	f7ea fb7d 	bl	8002720 <__retarget_lock_release_recursive>
 8018026:	89ab      	ldrh	r3, [r5, #12]
 8018028:	065b      	lsls	r3, r3, #25
 801802a:	f53f af1f 	bmi.w	8017e6c <_vfiprintf_r+0x44>
 801802e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018030:	e71e      	b.n	8017e70 <_vfiprintf_r+0x48>
 8018032:	ab03      	add	r3, sp, #12
 8018034:	9300      	str	r3, [sp, #0]
 8018036:	462a      	mov	r2, r5
 8018038:	4b05      	ldr	r3, [pc, #20]	@ (8018050 <_vfiprintf_r+0x228>)
 801803a:	a904      	add	r1, sp, #16
 801803c:	4630      	mov	r0, r6
 801803e:	f7fc fc7b 	bl	8014938 <_printf_i>
 8018042:	e7e4      	b.n	801800e <_vfiprintf_r+0x1e6>
 8018044:	0801905d 	.word	0x0801905d
 8018048:	08019067 	.word	0x08019067
 801804c:	08014409 	.word	0x08014409
 8018050:	08017e03 	.word	0x08017e03
 8018054:	08019063 	.word	0x08019063

08018058 <__sflush_r>:
 8018058:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801805c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018060:	0716      	lsls	r6, r2, #28
 8018062:	4605      	mov	r5, r0
 8018064:	460c      	mov	r4, r1
 8018066:	d454      	bmi.n	8018112 <__sflush_r+0xba>
 8018068:	684b      	ldr	r3, [r1, #4]
 801806a:	2b00      	cmp	r3, #0
 801806c:	dc02      	bgt.n	8018074 <__sflush_r+0x1c>
 801806e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8018070:	2b00      	cmp	r3, #0
 8018072:	dd48      	ble.n	8018106 <__sflush_r+0xae>
 8018074:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018076:	2e00      	cmp	r6, #0
 8018078:	d045      	beq.n	8018106 <__sflush_r+0xae>
 801807a:	2300      	movs	r3, #0
 801807c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8018080:	682f      	ldr	r7, [r5, #0]
 8018082:	6a21      	ldr	r1, [r4, #32]
 8018084:	602b      	str	r3, [r5, #0]
 8018086:	d030      	beq.n	80180ea <__sflush_r+0x92>
 8018088:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801808a:	89a3      	ldrh	r3, [r4, #12]
 801808c:	0759      	lsls	r1, r3, #29
 801808e:	d505      	bpl.n	801809c <__sflush_r+0x44>
 8018090:	6863      	ldr	r3, [r4, #4]
 8018092:	1ad2      	subs	r2, r2, r3
 8018094:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018096:	b10b      	cbz	r3, 801809c <__sflush_r+0x44>
 8018098:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801809a:	1ad2      	subs	r2, r2, r3
 801809c:	2300      	movs	r3, #0
 801809e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80180a0:	6a21      	ldr	r1, [r4, #32]
 80180a2:	4628      	mov	r0, r5
 80180a4:	47b0      	blx	r6
 80180a6:	1c43      	adds	r3, r0, #1
 80180a8:	89a3      	ldrh	r3, [r4, #12]
 80180aa:	d106      	bne.n	80180ba <__sflush_r+0x62>
 80180ac:	6829      	ldr	r1, [r5, #0]
 80180ae:	291d      	cmp	r1, #29
 80180b0:	d82b      	bhi.n	801810a <__sflush_r+0xb2>
 80180b2:	4a2a      	ldr	r2, [pc, #168]	@ (801815c <__sflush_r+0x104>)
 80180b4:	40ca      	lsrs	r2, r1
 80180b6:	07d6      	lsls	r6, r2, #31
 80180b8:	d527      	bpl.n	801810a <__sflush_r+0xb2>
 80180ba:	2200      	movs	r2, #0
 80180bc:	6062      	str	r2, [r4, #4]
 80180be:	04d9      	lsls	r1, r3, #19
 80180c0:	6922      	ldr	r2, [r4, #16]
 80180c2:	6022      	str	r2, [r4, #0]
 80180c4:	d504      	bpl.n	80180d0 <__sflush_r+0x78>
 80180c6:	1c42      	adds	r2, r0, #1
 80180c8:	d101      	bne.n	80180ce <__sflush_r+0x76>
 80180ca:	682b      	ldr	r3, [r5, #0]
 80180cc:	b903      	cbnz	r3, 80180d0 <__sflush_r+0x78>
 80180ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80180d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80180d2:	602f      	str	r7, [r5, #0]
 80180d4:	b1b9      	cbz	r1, 8018106 <__sflush_r+0xae>
 80180d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80180da:	4299      	cmp	r1, r3
 80180dc:	d002      	beq.n	80180e4 <__sflush_r+0x8c>
 80180de:	4628      	mov	r0, r5
 80180e0:	f7fe f9a6 	bl	8016430 <_free_r>
 80180e4:	2300      	movs	r3, #0
 80180e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80180e8:	e00d      	b.n	8018106 <__sflush_r+0xae>
 80180ea:	2301      	movs	r3, #1
 80180ec:	4628      	mov	r0, r5
 80180ee:	47b0      	blx	r6
 80180f0:	4602      	mov	r2, r0
 80180f2:	1c50      	adds	r0, r2, #1
 80180f4:	d1c9      	bne.n	801808a <__sflush_r+0x32>
 80180f6:	682b      	ldr	r3, [r5, #0]
 80180f8:	2b00      	cmp	r3, #0
 80180fa:	d0c6      	beq.n	801808a <__sflush_r+0x32>
 80180fc:	2b1d      	cmp	r3, #29
 80180fe:	d001      	beq.n	8018104 <__sflush_r+0xac>
 8018100:	2b16      	cmp	r3, #22
 8018102:	d11e      	bne.n	8018142 <__sflush_r+0xea>
 8018104:	602f      	str	r7, [r5, #0]
 8018106:	2000      	movs	r0, #0
 8018108:	e022      	b.n	8018150 <__sflush_r+0xf8>
 801810a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801810e:	b21b      	sxth	r3, r3
 8018110:	e01b      	b.n	801814a <__sflush_r+0xf2>
 8018112:	690f      	ldr	r7, [r1, #16]
 8018114:	2f00      	cmp	r7, #0
 8018116:	d0f6      	beq.n	8018106 <__sflush_r+0xae>
 8018118:	0793      	lsls	r3, r2, #30
 801811a:	680e      	ldr	r6, [r1, #0]
 801811c:	bf08      	it	eq
 801811e:	694b      	ldreq	r3, [r1, #20]
 8018120:	600f      	str	r7, [r1, #0]
 8018122:	bf18      	it	ne
 8018124:	2300      	movne	r3, #0
 8018126:	eba6 0807 	sub.w	r8, r6, r7
 801812a:	608b      	str	r3, [r1, #8]
 801812c:	f1b8 0f00 	cmp.w	r8, #0
 8018130:	dde9      	ble.n	8018106 <__sflush_r+0xae>
 8018132:	6a21      	ldr	r1, [r4, #32]
 8018134:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8018136:	4643      	mov	r3, r8
 8018138:	463a      	mov	r2, r7
 801813a:	4628      	mov	r0, r5
 801813c:	47b0      	blx	r6
 801813e:	2800      	cmp	r0, #0
 8018140:	dc08      	bgt.n	8018154 <__sflush_r+0xfc>
 8018142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018146:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801814a:	81a3      	strh	r3, [r4, #12]
 801814c:	f04f 30ff 	mov.w	r0, #4294967295
 8018150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018154:	4407      	add	r7, r0
 8018156:	eba8 0800 	sub.w	r8, r8, r0
 801815a:	e7e7      	b.n	801812c <__sflush_r+0xd4>
 801815c:	20400001 	.word	0x20400001

08018160 <_fflush_r>:
 8018160:	b538      	push	{r3, r4, r5, lr}
 8018162:	690b      	ldr	r3, [r1, #16]
 8018164:	4605      	mov	r5, r0
 8018166:	460c      	mov	r4, r1
 8018168:	b913      	cbnz	r3, 8018170 <_fflush_r+0x10>
 801816a:	2500      	movs	r5, #0
 801816c:	4628      	mov	r0, r5
 801816e:	bd38      	pop	{r3, r4, r5, pc}
 8018170:	b118      	cbz	r0, 801817a <_fflush_r+0x1a>
 8018172:	6a03      	ldr	r3, [r0, #32]
 8018174:	b90b      	cbnz	r3, 801817a <_fflush_r+0x1a>
 8018176:	f7fc ff97 	bl	80150a8 <__sinit>
 801817a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801817e:	2b00      	cmp	r3, #0
 8018180:	d0f3      	beq.n	801816a <_fflush_r+0xa>
 8018182:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8018184:	07d0      	lsls	r0, r2, #31
 8018186:	d404      	bmi.n	8018192 <_fflush_r+0x32>
 8018188:	0599      	lsls	r1, r3, #22
 801818a:	d402      	bmi.n	8018192 <_fflush_r+0x32>
 801818c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801818e:	f7ea fab2 	bl	80026f6 <__retarget_lock_acquire_recursive>
 8018192:	4628      	mov	r0, r5
 8018194:	4621      	mov	r1, r4
 8018196:	f7ff ff5f 	bl	8018058 <__sflush_r>
 801819a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801819c:	07da      	lsls	r2, r3, #31
 801819e:	4605      	mov	r5, r0
 80181a0:	d4e4      	bmi.n	801816c <_fflush_r+0xc>
 80181a2:	89a3      	ldrh	r3, [r4, #12]
 80181a4:	059b      	lsls	r3, r3, #22
 80181a6:	d4e1      	bmi.n	801816c <_fflush_r+0xc>
 80181a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80181aa:	f7ea fab9 	bl	8002720 <__retarget_lock_release_recursive>
 80181ae:	e7dd      	b.n	801816c <_fflush_r+0xc>

080181b0 <__swhatbuf_r>:
 80181b0:	b570      	push	{r4, r5, r6, lr}
 80181b2:	460c      	mov	r4, r1
 80181b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80181b8:	2900      	cmp	r1, #0
 80181ba:	b096      	sub	sp, #88	@ 0x58
 80181bc:	4615      	mov	r5, r2
 80181be:	461e      	mov	r6, r3
 80181c0:	da0d      	bge.n	80181de <__swhatbuf_r+0x2e>
 80181c2:	89a3      	ldrh	r3, [r4, #12]
 80181c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80181c8:	f04f 0100 	mov.w	r1, #0
 80181cc:	bf14      	ite	ne
 80181ce:	2340      	movne	r3, #64	@ 0x40
 80181d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80181d4:	2000      	movs	r0, #0
 80181d6:	6031      	str	r1, [r6, #0]
 80181d8:	602b      	str	r3, [r5, #0]
 80181da:	b016      	add	sp, #88	@ 0x58
 80181dc:	bd70      	pop	{r4, r5, r6, pc}
 80181de:	466a      	mov	r2, sp
 80181e0:	f000 f8a8 	bl	8018334 <_fstat_r>
 80181e4:	2800      	cmp	r0, #0
 80181e6:	dbec      	blt.n	80181c2 <__swhatbuf_r+0x12>
 80181e8:	9901      	ldr	r1, [sp, #4]
 80181ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80181ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80181f2:	4259      	negs	r1, r3
 80181f4:	4159      	adcs	r1, r3
 80181f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80181fa:	e7eb      	b.n	80181d4 <__swhatbuf_r+0x24>

080181fc <__smakebuf_r>:
 80181fc:	898b      	ldrh	r3, [r1, #12]
 80181fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018200:	079d      	lsls	r5, r3, #30
 8018202:	4606      	mov	r6, r0
 8018204:	460c      	mov	r4, r1
 8018206:	d507      	bpl.n	8018218 <__smakebuf_r+0x1c>
 8018208:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801820c:	6023      	str	r3, [r4, #0]
 801820e:	6123      	str	r3, [r4, #16]
 8018210:	2301      	movs	r3, #1
 8018212:	6163      	str	r3, [r4, #20]
 8018214:	b003      	add	sp, #12
 8018216:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018218:	ab01      	add	r3, sp, #4
 801821a:	466a      	mov	r2, sp
 801821c:	f7ff ffc8 	bl	80181b0 <__swhatbuf_r>
 8018220:	9f00      	ldr	r7, [sp, #0]
 8018222:	4605      	mov	r5, r0
 8018224:	4639      	mov	r1, r7
 8018226:	4630      	mov	r0, r6
 8018228:	f7fb ffc2 	bl	80141b0 <_malloc_r>
 801822c:	b948      	cbnz	r0, 8018242 <__smakebuf_r+0x46>
 801822e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018232:	059a      	lsls	r2, r3, #22
 8018234:	d4ee      	bmi.n	8018214 <__smakebuf_r+0x18>
 8018236:	f023 0303 	bic.w	r3, r3, #3
 801823a:	f043 0302 	orr.w	r3, r3, #2
 801823e:	81a3      	strh	r3, [r4, #12]
 8018240:	e7e2      	b.n	8018208 <__smakebuf_r+0xc>
 8018242:	89a3      	ldrh	r3, [r4, #12]
 8018244:	6020      	str	r0, [r4, #0]
 8018246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801824a:	81a3      	strh	r3, [r4, #12]
 801824c:	9b01      	ldr	r3, [sp, #4]
 801824e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8018252:	b15b      	cbz	r3, 801826c <__smakebuf_r+0x70>
 8018254:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018258:	4630      	mov	r0, r6
 801825a:	f000 f87d 	bl	8018358 <_isatty_r>
 801825e:	b128      	cbz	r0, 801826c <__smakebuf_r+0x70>
 8018260:	89a3      	ldrh	r3, [r4, #12]
 8018262:	f023 0303 	bic.w	r3, r3, #3
 8018266:	f043 0301 	orr.w	r3, r3, #1
 801826a:	81a3      	strh	r3, [r4, #12]
 801826c:	89a3      	ldrh	r3, [r4, #12]
 801826e:	431d      	orrs	r5, r3
 8018270:	81a5      	strh	r5, [r4, #12]
 8018272:	e7cf      	b.n	8018214 <__smakebuf_r+0x18>

08018274 <_putc_r>:
 8018274:	b570      	push	{r4, r5, r6, lr}
 8018276:	460d      	mov	r5, r1
 8018278:	4614      	mov	r4, r2
 801827a:	4606      	mov	r6, r0
 801827c:	b118      	cbz	r0, 8018286 <_putc_r+0x12>
 801827e:	6a03      	ldr	r3, [r0, #32]
 8018280:	b90b      	cbnz	r3, 8018286 <_putc_r+0x12>
 8018282:	f7fc ff11 	bl	80150a8 <__sinit>
 8018286:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018288:	07d8      	lsls	r0, r3, #31
 801828a:	d405      	bmi.n	8018298 <_putc_r+0x24>
 801828c:	89a3      	ldrh	r3, [r4, #12]
 801828e:	0599      	lsls	r1, r3, #22
 8018290:	d402      	bmi.n	8018298 <_putc_r+0x24>
 8018292:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018294:	f7ea fa2f 	bl	80026f6 <__retarget_lock_acquire_recursive>
 8018298:	68a3      	ldr	r3, [r4, #8]
 801829a:	3b01      	subs	r3, #1
 801829c:	2b00      	cmp	r3, #0
 801829e:	60a3      	str	r3, [r4, #8]
 80182a0:	da05      	bge.n	80182ae <_putc_r+0x3a>
 80182a2:	69a2      	ldr	r2, [r4, #24]
 80182a4:	4293      	cmp	r3, r2
 80182a6:	db12      	blt.n	80182ce <_putc_r+0x5a>
 80182a8:	b2eb      	uxtb	r3, r5
 80182aa:	2b0a      	cmp	r3, #10
 80182ac:	d00f      	beq.n	80182ce <_putc_r+0x5a>
 80182ae:	6823      	ldr	r3, [r4, #0]
 80182b0:	1c5a      	adds	r2, r3, #1
 80182b2:	6022      	str	r2, [r4, #0]
 80182b4:	701d      	strb	r5, [r3, #0]
 80182b6:	b2ed      	uxtb	r5, r5
 80182b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80182ba:	07da      	lsls	r2, r3, #31
 80182bc:	d405      	bmi.n	80182ca <_putc_r+0x56>
 80182be:	89a3      	ldrh	r3, [r4, #12]
 80182c0:	059b      	lsls	r3, r3, #22
 80182c2:	d402      	bmi.n	80182ca <_putc_r+0x56>
 80182c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80182c6:	f7ea fa2b 	bl	8002720 <__retarget_lock_release_recursive>
 80182ca:	4628      	mov	r0, r5
 80182cc:	bd70      	pop	{r4, r5, r6, pc}
 80182ce:	4629      	mov	r1, r5
 80182d0:	4622      	mov	r2, r4
 80182d2:	4630      	mov	r0, r6
 80182d4:	f7fd f8c2 	bl	801545c <__swbuf_r>
 80182d8:	4605      	mov	r5, r0
 80182da:	e7ed      	b.n	80182b8 <_putc_r+0x44>

080182dc <memmove>:
 80182dc:	4288      	cmp	r0, r1
 80182de:	b510      	push	{r4, lr}
 80182e0:	eb01 0402 	add.w	r4, r1, r2
 80182e4:	d902      	bls.n	80182ec <memmove+0x10>
 80182e6:	4284      	cmp	r4, r0
 80182e8:	4623      	mov	r3, r4
 80182ea:	d807      	bhi.n	80182fc <memmove+0x20>
 80182ec:	1e43      	subs	r3, r0, #1
 80182ee:	42a1      	cmp	r1, r4
 80182f0:	d008      	beq.n	8018304 <memmove+0x28>
 80182f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80182f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80182fa:	e7f8      	b.n	80182ee <memmove+0x12>
 80182fc:	4402      	add	r2, r0
 80182fe:	4601      	mov	r1, r0
 8018300:	428a      	cmp	r2, r1
 8018302:	d100      	bne.n	8018306 <memmove+0x2a>
 8018304:	bd10      	pop	{r4, pc}
 8018306:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801830a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801830e:	e7f7      	b.n	8018300 <memmove+0x24>

08018310 <strncmp>:
 8018310:	b510      	push	{r4, lr}
 8018312:	b16a      	cbz	r2, 8018330 <strncmp+0x20>
 8018314:	3901      	subs	r1, #1
 8018316:	1884      	adds	r4, r0, r2
 8018318:	f810 2b01 	ldrb.w	r2, [r0], #1
 801831c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8018320:	429a      	cmp	r2, r3
 8018322:	d103      	bne.n	801832c <strncmp+0x1c>
 8018324:	42a0      	cmp	r0, r4
 8018326:	d001      	beq.n	801832c <strncmp+0x1c>
 8018328:	2a00      	cmp	r2, #0
 801832a:	d1f5      	bne.n	8018318 <strncmp+0x8>
 801832c:	1ad0      	subs	r0, r2, r3
 801832e:	bd10      	pop	{r4, pc}
 8018330:	4610      	mov	r0, r2
 8018332:	e7fc      	b.n	801832e <strncmp+0x1e>

08018334 <_fstat_r>:
 8018334:	b538      	push	{r3, r4, r5, lr}
 8018336:	4d07      	ldr	r5, [pc, #28]	@ (8018354 <_fstat_r+0x20>)
 8018338:	2300      	movs	r3, #0
 801833a:	4604      	mov	r4, r0
 801833c:	4608      	mov	r0, r1
 801833e:	4611      	mov	r1, r2
 8018340:	602b      	str	r3, [r5, #0]
 8018342:	f7e9 ffb9 	bl	80022b8 <_fstat>
 8018346:	1c43      	adds	r3, r0, #1
 8018348:	d102      	bne.n	8018350 <_fstat_r+0x1c>
 801834a:	682b      	ldr	r3, [r5, #0]
 801834c:	b103      	cbz	r3, 8018350 <_fstat_r+0x1c>
 801834e:	6023      	str	r3, [r4, #0]
 8018350:	bd38      	pop	{r3, r4, r5, pc}
 8018352:	bf00      	nop
 8018354:	20011794 	.word	0x20011794

08018358 <_isatty_r>:
 8018358:	b538      	push	{r3, r4, r5, lr}
 801835a:	4d06      	ldr	r5, [pc, #24]	@ (8018374 <_isatty_r+0x1c>)
 801835c:	2300      	movs	r3, #0
 801835e:	4604      	mov	r4, r0
 8018360:	4608      	mov	r0, r1
 8018362:	602b      	str	r3, [r5, #0]
 8018364:	f7e9 ffb8 	bl	80022d8 <_isatty>
 8018368:	1c43      	adds	r3, r0, #1
 801836a:	d102      	bne.n	8018372 <_isatty_r+0x1a>
 801836c:	682b      	ldr	r3, [r5, #0]
 801836e:	b103      	cbz	r3, 8018372 <_isatty_r+0x1a>
 8018370:	6023      	str	r3, [r4, #0]
 8018372:	bd38      	pop	{r3, r4, r5, pc}
 8018374:	20011794 	.word	0x20011794

08018378 <nan>:
 8018378:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8018380 <nan+0x8>
 801837c:	4770      	bx	lr
 801837e:	bf00      	nop
 8018380:	00000000 	.word	0x00000000
 8018384:	7ff80000 	.word	0x7ff80000

08018388 <__assert_func>:
 8018388:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801838a:	4614      	mov	r4, r2
 801838c:	461a      	mov	r2, r3
 801838e:	4b09      	ldr	r3, [pc, #36]	@ (80183b4 <__assert_func+0x2c>)
 8018390:	681b      	ldr	r3, [r3, #0]
 8018392:	4605      	mov	r5, r0
 8018394:	68d8      	ldr	r0, [r3, #12]
 8018396:	b14c      	cbz	r4, 80183ac <__assert_func+0x24>
 8018398:	4b07      	ldr	r3, [pc, #28]	@ (80183b8 <__assert_func+0x30>)
 801839a:	9100      	str	r1, [sp, #0]
 801839c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80183a0:	4906      	ldr	r1, [pc, #24]	@ (80183bc <__assert_func+0x34>)
 80183a2:	462b      	mov	r3, r5
 80183a4:	f000 fba8 	bl	8018af8 <fiprintf>
 80183a8:	f000 fbb8 	bl	8018b1c <abort>
 80183ac:	4b04      	ldr	r3, [pc, #16]	@ (80183c0 <__assert_func+0x38>)
 80183ae:	461c      	mov	r4, r3
 80183b0:	e7f3      	b.n	801839a <__assert_func+0x12>
 80183b2:	bf00      	nop
 80183b4:	2000003c 	.word	0x2000003c
 80183b8:	08019076 	.word	0x08019076
 80183bc:	08019083 	.word	0x08019083
 80183c0:	080190b1 	.word	0x080190b1

080183c4 <_calloc_r>:
 80183c4:	b570      	push	{r4, r5, r6, lr}
 80183c6:	fba1 5402 	umull	r5, r4, r1, r2
 80183ca:	b934      	cbnz	r4, 80183da <_calloc_r+0x16>
 80183cc:	4629      	mov	r1, r5
 80183ce:	f7fb feef 	bl	80141b0 <_malloc_r>
 80183d2:	4606      	mov	r6, r0
 80183d4:	b928      	cbnz	r0, 80183e2 <_calloc_r+0x1e>
 80183d6:	4630      	mov	r0, r6
 80183d8:	bd70      	pop	{r4, r5, r6, pc}
 80183da:	220c      	movs	r2, #12
 80183dc:	6002      	str	r2, [r0, #0]
 80183de:	2600      	movs	r6, #0
 80183e0:	e7f9      	b.n	80183d6 <_calloc_r+0x12>
 80183e2:	462a      	mov	r2, r5
 80183e4:	4621      	mov	r1, r4
 80183e6:	f7fd f8cd 	bl	8015584 <memset>
 80183ea:	e7f4      	b.n	80183d6 <_calloc_r+0x12>

080183ec <rshift>:
 80183ec:	6903      	ldr	r3, [r0, #16]
 80183ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80183f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80183f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80183fa:	f100 0414 	add.w	r4, r0, #20
 80183fe:	dd45      	ble.n	801848c <rshift+0xa0>
 8018400:	f011 011f 	ands.w	r1, r1, #31
 8018404:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018408:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801840c:	d10c      	bne.n	8018428 <rshift+0x3c>
 801840e:	f100 0710 	add.w	r7, r0, #16
 8018412:	4629      	mov	r1, r5
 8018414:	42b1      	cmp	r1, r6
 8018416:	d334      	bcc.n	8018482 <rshift+0x96>
 8018418:	1a9b      	subs	r3, r3, r2
 801841a:	009b      	lsls	r3, r3, #2
 801841c:	1eea      	subs	r2, r5, #3
 801841e:	4296      	cmp	r6, r2
 8018420:	bf38      	it	cc
 8018422:	2300      	movcc	r3, #0
 8018424:	4423      	add	r3, r4
 8018426:	e015      	b.n	8018454 <rshift+0x68>
 8018428:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801842c:	f1c1 0820 	rsb	r8, r1, #32
 8018430:	40cf      	lsrs	r7, r1
 8018432:	f105 0e04 	add.w	lr, r5, #4
 8018436:	46a1      	mov	r9, r4
 8018438:	4576      	cmp	r6, lr
 801843a:	46f4      	mov	ip, lr
 801843c:	d815      	bhi.n	801846a <rshift+0x7e>
 801843e:	1a9a      	subs	r2, r3, r2
 8018440:	0092      	lsls	r2, r2, #2
 8018442:	3a04      	subs	r2, #4
 8018444:	3501      	adds	r5, #1
 8018446:	42ae      	cmp	r6, r5
 8018448:	bf38      	it	cc
 801844a:	2200      	movcc	r2, #0
 801844c:	18a3      	adds	r3, r4, r2
 801844e:	50a7      	str	r7, [r4, r2]
 8018450:	b107      	cbz	r7, 8018454 <rshift+0x68>
 8018452:	3304      	adds	r3, #4
 8018454:	1b1a      	subs	r2, r3, r4
 8018456:	42a3      	cmp	r3, r4
 8018458:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801845c:	bf08      	it	eq
 801845e:	2300      	moveq	r3, #0
 8018460:	6102      	str	r2, [r0, #16]
 8018462:	bf08      	it	eq
 8018464:	6143      	streq	r3, [r0, #20]
 8018466:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801846a:	f8dc c000 	ldr.w	ip, [ip]
 801846e:	fa0c fc08 	lsl.w	ip, ip, r8
 8018472:	ea4c 0707 	orr.w	r7, ip, r7
 8018476:	f849 7b04 	str.w	r7, [r9], #4
 801847a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801847e:	40cf      	lsrs	r7, r1
 8018480:	e7da      	b.n	8018438 <rshift+0x4c>
 8018482:	f851 cb04 	ldr.w	ip, [r1], #4
 8018486:	f847 cf04 	str.w	ip, [r7, #4]!
 801848a:	e7c3      	b.n	8018414 <rshift+0x28>
 801848c:	4623      	mov	r3, r4
 801848e:	e7e1      	b.n	8018454 <rshift+0x68>

08018490 <__hexdig_fun>:
 8018490:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8018494:	2b09      	cmp	r3, #9
 8018496:	d802      	bhi.n	801849e <__hexdig_fun+0xe>
 8018498:	3820      	subs	r0, #32
 801849a:	b2c0      	uxtb	r0, r0
 801849c:	4770      	bx	lr
 801849e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80184a2:	2b05      	cmp	r3, #5
 80184a4:	d801      	bhi.n	80184aa <__hexdig_fun+0x1a>
 80184a6:	3847      	subs	r0, #71	@ 0x47
 80184a8:	e7f7      	b.n	801849a <__hexdig_fun+0xa>
 80184aa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80184ae:	2b05      	cmp	r3, #5
 80184b0:	d801      	bhi.n	80184b6 <__hexdig_fun+0x26>
 80184b2:	3827      	subs	r0, #39	@ 0x27
 80184b4:	e7f1      	b.n	801849a <__hexdig_fun+0xa>
 80184b6:	2000      	movs	r0, #0
 80184b8:	4770      	bx	lr
	...

080184bc <__gethex>:
 80184bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184c0:	b085      	sub	sp, #20
 80184c2:	468a      	mov	sl, r1
 80184c4:	9302      	str	r3, [sp, #8]
 80184c6:	680b      	ldr	r3, [r1, #0]
 80184c8:	9001      	str	r0, [sp, #4]
 80184ca:	4690      	mov	r8, r2
 80184cc:	1c9c      	adds	r4, r3, #2
 80184ce:	46a1      	mov	r9, r4
 80184d0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80184d4:	2830      	cmp	r0, #48	@ 0x30
 80184d6:	d0fa      	beq.n	80184ce <__gethex+0x12>
 80184d8:	eba9 0303 	sub.w	r3, r9, r3
 80184dc:	f1a3 0b02 	sub.w	fp, r3, #2
 80184e0:	f7ff ffd6 	bl	8018490 <__hexdig_fun>
 80184e4:	4605      	mov	r5, r0
 80184e6:	2800      	cmp	r0, #0
 80184e8:	d168      	bne.n	80185bc <__gethex+0x100>
 80184ea:	49a0      	ldr	r1, [pc, #640]	@ (801876c <__gethex+0x2b0>)
 80184ec:	2201      	movs	r2, #1
 80184ee:	4648      	mov	r0, r9
 80184f0:	f7ff ff0e 	bl	8018310 <strncmp>
 80184f4:	4607      	mov	r7, r0
 80184f6:	2800      	cmp	r0, #0
 80184f8:	d167      	bne.n	80185ca <__gethex+0x10e>
 80184fa:	f899 0001 	ldrb.w	r0, [r9, #1]
 80184fe:	4626      	mov	r6, r4
 8018500:	f7ff ffc6 	bl	8018490 <__hexdig_fun>
 8018504:	2800      	cmp	r0, #0
 8018506:	d062      	beq.n	80185ce <__gethex+0x112>
 8018508:	4623      	mov	r3, r4
 801850a:	7818      	ldrb	r0, [r3, #0]
 801850c:	2830      	cmp	r0, #48	@ 0x30
 801850e:	4699      	mov	r9, r3
 8018510:	f103 0301 	add.w	r3, r3, #1
 8018514:	d0f9      	beq.n	801850a <__gethex+0x4e>
 8018516:	f7ff ffbb 	bl	8018490 <__hexdig_fun>
 801851a:	fab0 f580 	clz	r5, r0
 801851e:	096d      	lsrs	r5, r5, #5
 8018520:	f04f 0b01 	mov.w	fp, #1
 8018524:	464a      	mov	r2, r9
 8018526:	4616      	mov	r6, r2
 8018528:	3201      	adds	r2, #1
 801852a:	7830      	ldrb	r0, [r6, #0]
 801852c:	f7ff ffb0 	bl	8018490 <__hexdig_fun>
 8018530:	2800      	cmp	r0, #0
 8018532:	d1f8      	bne.n	8018526 <__gethex+0x6a>
 8018534:	498d      	ldr	r1, [pc, #564]	@ (801876c <__gethex+0x2b0>)
 8018536:	2201      	movs	r2, #1
 8018538:	4630      	mov	r0, r6
 801853a:	f7ff fee9 	bl	8018310 <strncmp>
 801853e:	2800      	cmp	r0, #0
 8018540:	d13f      	bne.n	80185c2 <__gethex+0x106>
 8018542:	b944      	cbnz	r4, 8018556 <__gethex+0x9a>
 8018544:	1c74      	adds	r4, r6, #1
 8018546:	4622      	mov	r2, r4
 8018548:	4616      	mov	r6, r2
 801854a:	3201      	adds	r2, #1
 801854c:	7830      	ldrb	r0, [r6, #0]
 801854e:	f7ff ff9f 	bl	8018490 <__hexdig_fun>
 8018552:	2800      	cmp	r0, #0
 8018554:	d1f8      	bne.n	8018548 <__gethex+0x8c>
 8018556:	1ba4      	subs	r4, r4, r6
 8018558:	00a7      	lsls	r7, r4, #2
 801855a:	7833      	ldrb	r3, [r6, #0]
 801855c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8018560:	2b50      	cmp	r3, #80	@ 0x50
 8018562:	d13e      	bne.n	80185e2 <__gethex+0x126>
 8018564:	7873      	ldrb	r3, [r6, #1]
 8018566:	2b2b      	cmp	r3, #43	@ 0x2b
 8018568:	d033      	beq.n	80185d2 <__gethex+0x116>
 801856a:	2b2d      	cmp	r3, #45	@ 0x2d
 801856c:	d034      	beq.n	80185d8 <__gethex+0x11c>
 801856e:	1c71      	adds	r1, r6, #1
 8018570:	2400      	movs	r4, #0
 8018572:	7808      	ldrb	r0, [r1, #0]
 8018574:	f7ff ff8c 	bl	8018490 <__hexdig_fun>
 8018578:	1e43      	subs	r3, r0, #1
 801857a:	b2db      	uxtb	r3, r3
 801857c:	2b18      	cmp	r3, #24
 801857e:	d830      	bhi.n	80185e2 <__gethex+0x126>
 8018580:	f1a0 0210 	sub.w	r2, r0, #16
 8018584:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018588:	f7ff ff82 	bl	8018490 <__hexdig_fun>
 801858c:	f100 3cff 	add.w	ip, r0, #4294967295
 8018590:	fa5f fc8c 	uxtb.w	ip, ip
 8018594:	f1bc 0f18 	cmp.w	ip, #24
 8018598:	f04f 030a 	mov.w	r3, #10
 801859c:	d91e      	bls.n	80185dc <__gethex+0x120>
 801859e:	b104      	cbz	r4, 80185a2 <__gethex+0xe6>
 80185a0:	4252      	negs	r2, r2
 80185a2:	4417      	add	r7, r2
 80185a4:	f8ca 1000 	str.w	r1, [sl]
 80185a8:	b1ed      	cbz	r5, 80185e6 <__gethex+0x12a>
 80185aa:	f1bb 0f00 	cmp.w	fp, #0
 80185ae:	bf0c      	ite	eq
 80185b0:	2506      	moveq	r5, #6
 80185b2:	2500      	movne	r5, #0
 80185b4:	4628      	mov	r0, r5
 80185b6:	b005      	add	sp, #20
 80185b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80185bc:	2500      	movs	r5, #0
 80185be:	462c      	mov	r4, r5
 80185c0:	e7b0      	b.n	8018524 <__gethex+0x68>
 80185c2:	2c00      	cmp	r4, #0
 80185c4:	d1c7      	bne.n	8018556 <__gethex+0x9a>
 80185c6:	4627      	mov	r7, r4
 80185c8:	e7c7      	b.n	801855a <__gethex+0x9e>
 80185ca:	464e      	mov	r6, r9
 80185cc:	462f      	mov	r7, r5
 80185ce:	2501      	movs	r5, #1
 80185d0:	e7c3      	b.n	801855a <__gethex+0x9e>
 80185d2:	2400      	movs	r4, #0
 80185d4:	1cb1      	adds	r1, r6, #2
 80185d6:	e7cc      	b.n	8018572 <__gethex+0xb6>
 80185d8:	2401      	movs	r4, #1
 80185da:	e7fb      	b.n	80185d4 <__gethex+0x118>
 80185dc:	fb03 0002 	mla	r0, r3, r2, r0
 80185e0:	e7ce      	b.n	8018580 <__gethex+0xc4>
 80185e2:	4631      	mov	r1, r6
 80185e4:	e7de      	b.n	80185a4 <__gethex+0xe8>
 80185e6:	eba6 0309 	sub.w	r3, r6, r9
 80185ea:	3b01      	subs	r3, #1
 80185ec:	4629      	mov	r1, r5
 80185ee:	2b07      	cmp	r3, #7
 80185f0:	dc0a      	bgt.n	8018608 <__gethex+0x14c>
 80185f2:	9801      	ldr	r0, [sp, #4]
 80185f4:	f7fd ff66 	bl	80164c4 <_Balloc>
 80185f8:	4604      	mov	r4, r0
 80185fa:	b940      	cbnz	r0, 801860e <__gethex+0x152>
 80185fc:	4b5c      	ldr	r3, [pc, #368]	@ (8018770 <__gethex+0x2b4>)
 80185fe:	4602      	mov	r2, r0
 8018600:	21e4      	movs	r1, #228	@ 0xe4
 8018602:	485c      	ldr	r0, [pc, #368]	@ (8018774 <__gethex+0x2b8>)
 8018604:	f7ff fec0 	bl	8018388 <__assert_func>
 8018608:	3101      	adds	r1, #1
 801860a:	105b      	asrs	r3, r3, #1
 801860c:	e7ef      	b.n	80185ee <__gethex+0x132>
 801860e:	f100 0a14 	add.w	sl, r0, #20
 8018612:	2300      	movs	r3, #0
 8018614:	4655      	mov	r5, sl
 8018616:	469b      	mov	fp, r3
 8018618:	45b1      	cmp	r9, r6
 801861a:	d337      	bcc.n	801868c <__gethex+0x1d0>
 801861c:	f845 bb04 	str.w	fp, [r5], #4
 8018620:	eba5 050a 	sub.w	r5, r5, sl
 8018624:	10ad      	asrs	r5, r5, #2
 8018626:	6125      	str	r5, [r4, #16]
 8018628:	4658      	mov	r0, fp
 801862a:	f7fe f83d 	bl	80166a8 <__hi0bits>
 801862e:	016d      	lsls	r5, r5, #5
 8018630:	f8d8 6000 	ldr.w	r6, [r8]
 8018634:	1a2d      	subs	r5, r5, r0
 8018636:	42b5      	cmp	r5, r6
 8018638:	dd54      	ble.n	80186e4 <__gethex+0x228>
 801863a:	1bad      	subs	r5, r5, r6
 801863c:	4629      	mov	r1, r5
 801863e:	4620      	mov	r0, r4
 8018640:	f7fe fbc9 	bl	8016dd6 <__any_on>
 8018644:	4681      	mov	r9, r0
 8018646:	b178      	cbz	r0, 8018668 <__gethex+0x1ac>
 8018648:	1e6b      	subs	r3, r5, #1
 801864a:	1159      	asrs	r1, r3, #5
 801864c:	f003 021f 	and.w	r2, r3, #31
 8018650:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8018654:	f04f 0901 	mov.w	r9, #1
 8018658:	fa09 f202 	lsl.w	r2, r9, r2
 801865c:	420a      	tst	r2, r1
 801865e:	d003      	beq.n	8018668 <__gethex+0x1ac>
 8018660:	454b      	cmp	r3, r9
 8018662:	dc36      	bgt.n	80186d2 <__gethex+0x216>
 8018664:	f04f 0902 	mov.w	r9, #2
 8018668:	4629      	mov	r1, r5
 801866a:	4620      	mov	r0, r4
 801866c:	f7ff febe 	bl	80183ec <rshift>
 8018670:	442f      	add	r7, r5
 8018672:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018676:	42bb      	cmp	r3, r7
 8018678:	da42      	bge.n	8018700 <__gethex+0x244>
 801867a:	9801      	ldr	r0, [sp, #4]
 801867c:	4621      	mov	r1, r4
 801867e:	f7fd ff61 	bl	8016544 <_Bfree>
 8018682:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018684:	2300      	movs	r3, #0
 8018686:	6013      	str	r3, [r2, #0]
 8018688:	25a3      	movs	r5, #163	@ 0xa3
 801868a:	e793      	b.n	80185b4 <__gethex+0xf8>
 801868c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8018690:	2a2e      	cmp	r2, #46	@ 0x2e
 8018692:	d012      	beq.n	80186ba <__gethex+0x1fe>
 8018694:	2b20      	cmp	r3, #32
 8018696:	d104      	bne.n	80186a2 <__gethex+0x1e6>
 8018698:	f845 bb04 	str.w	fp, [r5], #4
 801869c:	f04f 0b00 	mov.w	fp, #0
 80186a0:	465b      	mov	r3, fp
 80186a2:	7830      	ldrb	r0, [r6, #0]
 80186a4:	9303      	str	r3, [sp, #12]
 80186a6:	f7ff fef3 	bl	8018490 <__hexdig_fun>
 80186aa:	9b03      	ldr	r3, [sp, #12]
 80186ac:	f000 000f 	and.w	r0, r0, #15
 80186b0:	4098      	lsls	r0, r3
 80186b2:	ea4b 0b00 	orr.w	fp, fp, r0
 80186b6:	3304      	adds	r3, #4
 80186b8:	e7ae      	b.n	8018618 <__gethex+0x15c>
 80186ba:	45b1      	cmp	r9, r6
 80186bc:	d8ea      	bhi.n	8018694 <__gethex+0x1d8>
 80186be:	492b      	ldr	r1, [pc, #172]	@ (801876c <__gethex+0x2b0>)
 80186c0:	9303      	str	r3, [sp, #12]
 80186c2:	2201      	movs	r2, #1
 80186c4:	4630      	mov	r0, r6
 80186c6:	f7ff fe23 	bl	8018310 <strncmp>
 80186ca:	9b03      	ldr	r3, [sp, #12]
 80186cc:	2800      	cmp	r0, #0
 80186ce:	d1e1      	bne.n	8018694 <__gethex+0x1d8>
 80186d0:	e7a2      	b.n	8018618 <__gethex+0x15c>
 80186d2:	1ea9      	subs	r1, r5, #2
 80186d4:	4620      	mov	r0, r4
 80186d6:	f7fe fb7e 	bl	8016dd6 <__any_on>
 80186da:	2800      	cmp	r0, #0
 80186dc:	d0c2      	beq.n	8018664 <__gethex+0x1a8>
 80186de:	f04f 0903 	mov.w	r9, #3
 80186e2:	e7c1      	b.n	8018668 <__gethex+0x1ac>
 80186e4:	da09      	bge.n	80186fa <__gethex+0x23e>
 80186e6:	1b75      	subs	r5, r6, r5
 80186e8:	4621      	mov	r1, r4
 80186ea:	9801      	ldr	r0, [sp, #4]
 80186ec:	462a      	mov	r2, r5
 80186ee:	f7fe f939 	bl	8016964 <__lshift>
 80186f2:	1b7f      	subs	r7, r7, r5
 80186f4:	4604      	mov	r4, r0
 80186f6:	f100 0a14 	add.w	sl, r0, #20
 80186fa:	f04f 0900 	mov.w	r9, #0
 80186fe:	e7b8      	b.n	8018672 <__gethex+0x1b6>
 8018700:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8018704:	42bd      	cmp	r5, r7
 8018706:	dd6f      	ble.n	80187e8 <__gethex+0x32c>
 8018708:	1bed      	subs	r5, r5, r7
 801870a:	42ae      	cmp	r6, r5
 801870c:	dc34      	bgt.n	8018778 <__gethex+0x2bc>
 801870e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018712:	2b02      	cmp	r3, #2
 8018714:	d022      	beq.n	801875c <__gethex+0x2a0>
 8018716:	2b03      	cmp	r3, #3
 8018718:	d024      	beq.n	8018764 <__gethex+0x2a8>
 801871a:	2b01      	cmp	r3, #1
 801871c:	d115      	bne.n	801874a <__gethex+0x28e>
 801871e:	42ae      	cmp	r6, r5
 8018720:	d113      	bne.n	801874a <__gethex+0x28e>
 8018722:	2e01      	cmp	r6, #1
 8018724:	d10b      	bne.n	801873e <__gethex+0x282>
 8018726:	9a02      	ldr	r2, [sp, #8]
 8018728:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801872c:	6013      	str	r3, [r2, #0]
 801872e:	2301      	movs	r3, #1
 8018730:	6123      	str	r3, [r4, #16]
 8018732:	f8ca 3000 	str.w	r3, [sl]
 8018736:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018738:	2562      	movs	r5, #98	@ 0x62
 801873a:	601c      	str	r4, [r3, #0]
 801873c:	e73a      	b.n	80185b4 <__gethex+0xf8>
 801873e:	1e71      	subs	r1, r6, #1
 8018740:	4620      	mov	r0, r4
 8018742:	f7fe fb48 	bl	8016dd6 <__any_on>
 8018746:	2800      	cmp	r0, #0
 8018748:	d1ed      	bne.n	8018726 <__gethex+0x26a>
 801874a:	9801      	ldr	r0, [sp, #4]
 801874c:	4621      	mov	r1, r4
 801874e:	f7fd fef9 	bl	8016544 <_Bfree>
 8018752:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018754:	2300      	movs	r3, #0
 8018756:	6013      	str	r3, [r2, #0]
 8018758:	2550      	movs	r5, #80	@ 0x50
 801875a:	e72b      	b.n	80185b4 <__gethex+0xf8>
 801875c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801875e:	2b00      	cmp	r3, #0
 8018760:	d1f3      	bne.n	801874a <__gethex+0x28e>
 8018762:	e7e0      	b.n	8018726 <__gethex+0x26a>
 8018764:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018766:	2b00      	cmp	r3, #0
 8018768:	d1dd      	bne.n	8018726 <__gethex+0x26a>
 801876a:	e7ee      	b.n	801874a <__gethex+0x28e>
 801876c:	0801905b 	.word	0x0801905b
 8018770:	08018ff1 	.word	0x08018ff1
 8018774:	080190b2 	.word	0x080190b2
 8018778:	1e6f      	subs	r7, r5, #1
 801877a:	f1b9 0f00 	cmp.w	r9, #0
 801877e:	d130      	bne.n	80187e2 <__gethex+0x326>
 8018780:	b127      	cbz	r7, 801878c <__gethex+0x2d0>
 8018782:	4639      	mov	r1, r7
 8018784:	4620      	mov	r0, r4
 8018786:	f7fe fb26 	bl	8016dd6 <__any_on>
 801878a:	4681      	mov	r9, r0
 801878c:	117a      	asrs	r2, r7, #5
 801878e:	2301      	movs	r3, #1
 8018790:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8018794:	f007 071f 	and.w	r7, r7, #31
 8018798:	40bb      	lsls	r3, r7
 801879a:	4213      	tst	r3, r2
 801879c:	4629      	mov	r1, r5
 801879e:	4620      	mov	r0, r4
 80187a0:	bf18      	it	ne
 80187a2:	f049 0902 	orrne.w	r9, r9, #2
 80187a6:	f7ff fe21 	bl	80183ec <rshift>
 80187aa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80187ae:	1b76      	subs	r6, r6, r5
 80187b0:	2502      	movs	r5, #2
 80187b2:	f1b9 0f00 	cmp.w	r9, #0
 80187b6:	d047      	beq.n	8018848 <__gethex+0x38c>
 80187b8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80187bc:	2b02      	cmp	r3, #2
 80187be:	d015      	beq.n	80187ec <__gethex+0x330>
 80187c0:	2b03      	cmp	r3, #3
 80187c2:	d017      	beq.n	80187f4 <__gethex+0x338>
 80187c4:	2b01      	cmp	r3, #1
 80187c6:	d109      	bne.n	80187dc <__gethex+0x320>
 80187c8:	f019 0f02 	tst.w	r9, #2
 80187cc:	d006      	beq.n	80187dc <__gethex+0x320>
 80187ce:	f8da 3000 	ldr.w	r3, [sl]
 80187d2:	ea49 0903 	orr.w	r9, r9, r3
 80187d6:	f019 0f01 	tst.w	r9, #1
 80187da:	d10e      	bne.n	80187fa <__gethex+0x33e>
 80187dc:	f045 0510 	orr.w	r5, r5, #16
 80187e0:	e032      	b.n	8018848 <__gethex+0x38c>
 80187e2:	f04f 0901 	mov.w	r9, #1
 80187e6:	e7d1      	b.n	801878c <__gethex+0x2d0>
 80187e8:	2501      	movs	r5, #1
 80187ea:	e7e2      	b.n	80187b2 <__gethex+0x2f6>
 80187ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80187ee:	f1c3 0301 	rsb	r3, r3, #1
 80187f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80187f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80187f6:	2b00      	cmp	r3, #0
 80187f8:	d0f0      	beq.n	80187dc <__gethex+0x320>
 80187fa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80187fe:	f104 0314 	add.w	r3, r4, #20
 8018802:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8018806:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801880a:	f04f 0c00 	mov.w	ip, #0
 801880e:	4618      	mov	r0, r3
 8018810:	f853 2b04 	ldr.w	r2, [r3], #4
 8018814:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018818:	d01b      	beq.n	8018852 <__gethex+0x396>
 801881a:	3201      	adds	r2, #1
 801881c:	6002      	str	r2, [r0, #0]
 801881e:	2d02      	cmp	r5, #2
 8018820:	f104 0314 	add.w	r3, r4, #20
 8018824:	d13c      	bne.n	80188a0 <__gethex+0x3e4>
 8018826:	f8d8 2000 	ldr.w	r2, [r8]
 801882a:	3a01      	subs	r2, #1
 801882c:	42b2      	cmp	r2, r6
 801882e:	d109      	bne.n	8018844 <__gethex+0x388>
 8018830:	1171      	asrs	r1, r6, #5
 8018832:	2201      	movs	r2, #1
 8018834:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018838:	f006 061f 	and.w	r6, r6, #31
 801883c:	fa02 f606 	lsl.w	r6, r2, r6
 8018840:	421e      	tst	r6, r3
 8018842:	d13a      	bne.n	80188ba <__gethex+0x3fe>
 8018844:	f045 0520 	orr.w	r5, r5, #32
 8018848:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801884a:	601c      	str	r4, [r3, #0]
 801884c:	9b02      	ldr	r3, [sp, #8]
 801884e:	601f      	str	r7, [r3, #0]
 8018850:	e6b0      	b.n	80185b4 <__gethex+0xf8>
 8018852:	4299      	cmp	r1, r3
 8018854:	f843 cc04 	str.w	ip, [r3, #-4]
 8018858:	d8d9      	bhi.n	801880e <__gethex+0x352>
 801885a:	68a3      	ldr	r3, [r4, #8]
 801885c:	459b      	cmp	fp, r3
 801885e:	db17      	blt.n	8018890 <__gethex+0x3d4>
 8018860:	6861      	ldr	r1, [r4, #4]
 8018862:	9801      	ldr	r0, [sp, #4]
 8018864:	3101      	adds	r1, #1
 8018866:	f7fd fe2d 	bl	80164c4 <_Balloc>
 801886a:	4681      	mov	r9, r0
 801886c:	b918      	cbnz	r0, 8018876 <__gethex+0x3ba>
 801886e:	4b1a      	ldr	r3, [pc, #104]	@ (80188d8 <__gethex+0x41c>)
 8018870:	4602      	mov	r2, r0
 8018872:	2184      	movs	r1, #132	@ 0x84
 8018874:	e6c5      	b.n	8018602 <__gethex+0x146>
 8018876:	6922      	ldr	r2, [r4, #16]
 8018878:	3202      	adds	r2, #2
 801887a:	f104 010c 	add.w	r1, r4, #12
 801887e:	0092      	lsls	r2, r2, #2
 8018880:	300c      	adds	r0, #12
 8018882:	f7fc ff69 	bl	8015758 <memcpy>
 8018886:	4621      	mov	r1, r4
 8018888:	9801      	ldr	r0, [sp, #4]
 801888a:	f7fd fe5b 	bl	8016544 <_Bfree>
 801888e:	464c      	mov	r4, r9
 8018890:	6923      	ldr	r3, [r4, #16]
 8018892:	1c5a      	adds	r2, r3, #1
 8018894:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018898:	6122      	str	r2, [r4, #16]
 801889a:	2201      	movs	r2, #1
 801889c:	615a      	str	r2, [r3, #20]
 801889e:	e7be      	b.n	801881e <__gethex+0x362>
 80188a0:	6922      	ldr	r2, [r4, #16]
 80188a2:	455a      	cmp	r2, fp
 80188a4:	dd0b      	ble.n	80188be <__gethex+0x402>
 80188a6:	2101      	movs	r1, #1
 80188a8:	4620      	mov	r0, r4
 80188aa:	f7ff fd9f 	bl	80183ec <rshift>
 80188ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80188b2:	3701      	adds	r7, #1
 80188b4:	42bb      	cmp	r3, r7
 80188b6:	f6ff aee0 	blt.w	801867a <__gethex+0x1be>
 80188ba:	2501      	movs	r5, #1
 80188bc:	e7c2      	b.n	8018844 <__gethex+0x388>
 80188be:	f016 061f 	ands.w	r6, r6, #31
 80188c2:	d0fa      	beq.n	80188ba <__gethex+0x3fe>
 80188c4:	4453      	add	r3, sl
 80188c6:	f1c6 0620 	rsb	r6, r6, #32
 80188ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80188ce:	f7fd feeb 	bl	80166a8 <__hi0bits>
 80188d2:	42b0      	cmp	r0, r6
 80188d4:	dbe7      	blt.n	80188a6 <__gethex+0x3ea>
 80188d6:	e7f0      	b.n	80188ba <__gethex+0x3fe>
 80188d8:	08018ff1 	.word	0x08018ff1

080188dc <L_shift>:
 80188dc:	f1c2 0208 	rsb	r2, r2, #8
 80188e0:	0092      	lsls	r2, r2, #2
 80188e2:	b570      	push	{r4, r5, r6, lr}
 80188e4:	f1c2 0620 	rsb	r6, r2, #32
 80188e8:	6843      	ldr	r3, [r0, #4]
 80188ea:	6804      	ldr	r4, [r0, #0]
 80188ec:	fa03 f506 	lsl.w	r5, r3, r6
 80188f0:	432c      	orrs	r4, r5
 80188f2:	40d3      	lsrs	r3, r2
 80188f4:	6004      	str	r4, [r0, #0]
 80188f6:	f840 3f04 	str.w	r3, [r0, #4]!
 80188fa:	4288      	cmp	r0, r1
 80188fc:	d3f4      	bcc.n	80188e8 <L_shift+0xc>
 80188fe:	bd70      	pop	{r4, r5, r6, pc}

08018900 <__match>:
 8018900:	b530      	push	{r4, r5, lr}
 8018902:	6803      	ldr	r3, [r0, #0]
 8018904:	3301      	adds	r3, #1
 8018906:	f811 4b01 	ldrb.w	r4, [r1], #1
 801890a:	b914      	cbnz	r4, 8018912 <__match+0x12>
 801890c:	6003      	str	r3, [r0, #0]
 801890e:	2001      	movs	r0, #1
 8018910:	bd30      	pop	{r4, r5, pc}
 8018912:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018916:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801891a:	2d19      	cmp	r5, #25
 801891c:	bf98      	it	ls
 801891e:	3220      	addls	r2, #32
 8018920:	42a2      	cmp	r2, r4
 8018922:	d0f0      	beq.n	8018906 <__match+0x6>
 8018924:	2000      	movs	r0, #0
 8018926:	e7f3      	b.n	8018910 <__match+0x10>

08018928 <__hexnan>:
 8018928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801892c:	680b      	ldr	r3, [r1, #0]
 801892e:	6801      	ldr	r1, [r0, #0]
 8018930:	115e      	asrs	r6, r3, #5
 8018932:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8018936:	f013 031f 	ands.w	r3, r3, #31
 801893a:	b087      	sub	sp, #28
 801893c:	bf18      	it	ne
 801893e:	3604      	addne	r6, #4
 8018940:	2500      	movs	r5, #0
 8018942:	1f37      	subs	r7, r6, #4
 8018944:	4682      	mov	sl, r0
 8018946:	4690      	mov	r8, r2
 8018948:	9301      	str	r3, [sp, #4]
 801894a:	f846 5c04 	str.w	r5, [r6, #-4]
 801894e:	46b9      	mov	r9, r7
 8018950:	463c      	mov	r4, r7
 8018952:	9502      	str	r5, [sp, #8]
 8018954:	46ab      	mov	fp, r5
 8018956:	784a      	ldrb	r2, [r1, #1]
 8018958:	1c4b      	adds	r3, r1, #1
 801895a:	9303      	str	r3, [sp, #12]
 801895c:	b342      	cbz	r2, 80189b0 <__hexnan+0x88>
 801895e:	4610      	mov	r0, r2
 8018960:	9105      	str	r1, [sp, #20]
 8018962:	9204      	str	r2, [sp, #16]
 8018964:	f7ff fd94 	bl	8018490 <__hexdig_fun>
 8018968:	2800      	cmp	r0, #0
 801896a:	d151      	bne.n	8018a10 <__hexnan+0xe8>
 801896c:	9a04      	ldr	r2, [sp, #16]
 801896e:	9905      	ldr	r1, [sp, #20]
 8018970:	2a20      	cmp	r2, #32
 8018972:	d818      	bhi.n	80189a6 <__hexnan+0x7e>
 8018974:	9b02      	ldr	r3, [sp, #8]
 8018976:	459b      	cmp	fp, r3
 8018978:	dd13      	ble.n	80189a2 <__hexnan+0x7a>
 801897a:	454c      	cmp	r4, r9
 801897c:	d206      	bcs.n	801898c <__hexnan+0x64>
 801897e:	2d07      	cmp	r5, #7
 8018980:	dc04      	bgt.n	801898c <__hexnan+0x64>
 8018982:	462a      	mov	r2, r5
 8018984:	4649      	mov	r1, r9
 8018986:	4620      	mov	r0, r4
 8018988:	f7ff ffa8 	bl	80188dc <L_shift>
 801898c:	4544      	cmp	r4, r8
 801898e:	d952      	bls.n	8018a36 <__hexnan+0x10e>
 8018990:	2300      	movs	r3, #0
 8018992:	f1a4 0904 	sub.w	r9, r4, #4
 8018996:	f844 3c04 	str.w	r3, [r4, #-4]
 801899a:	f8cd b008 	str.w	fp, [sp, #8]
 801899e:	464c      	mov	r4, r9
 80189a0:	461d      	mov	r5, r3
 80189a2:	9903      	ldr	r1, [sp, #12]
 80189a4:	e7d7      	b.n	8018956 <__hexnan+0x2e>
 80189a6:	2a29      	cmp	r2, #41	@ 0x29
 80189a8:	d157      	bne.n	8018a5a <__hexnan+0x132>
 80189aa:	3102      	adds	r1, #2
 80189ac:	f8ca 1000 	str.w	r1, [sl]
 80189b0:	f1bb 0f00 	cmp.w	fp, #0
 80189b4:	d051      	beq.n	8018a5a <__hexnan+0x132>
 80189b6:	454c      	cmp	r4, r9
 80189b8:	d206      	bcs.n	80189c8 <__hexnan+0xa0>
 80189ba:	2d07      	cmp	r5, #7
 80189bc:	dc04      	bgt.n	80189c8 <__hexnan+0xa0>
 80189be:	462a      	mov	r2, r5
 80189c0:	4649      	mov	r1, r9
 80189c2:	4620      	mov	r0, r4
 80189c4:	f7ff ff8a 	bl	80188dc <L_shift>
 80189c8:	4544      	cmp	r4, r8
 80189ca:	d936      	bls.n	8018a3a <__hexnan+0x112>
 80189cc:	f1a8 0204 	sub.w	r2, r8, #4
 80189d0:	4623      	mov	r3, r4
 80189d2:	f853 1b04 	ldr.w	r1, [r3], #4
 80189d6:	f842 1f04 	str.w	r1, [r2, #4]!
 80189da:	429f      	cmp	r7, r3
 80189dc:	d2f9      	bcs.n	80189d2 <__hexnan+0xaa>
 80189de:	1b3b      	subs	r3, r7, r4
 80189e0:	f023 0303 	bic.w	r3, r3, #3
 80189e4:	3304      	adds	r3, #4
 80189e6:	3401      	adds	r4, #1
 80189e8:	3e03      	subs	r6, #3
 80189ea:	42b4      	cmp	r4, r6
 80189ec:	bf88      	it	hi
 80189ee:	2304      	movhi	r3, #4
 80189f0:	4443      	add	r3, r8
 80189f2:	2200      	movs	r2, #0
 80189f4:	f843 2b04 	str.w	r2, [r3], #4
 80189f8:	429f      	cmp	r7, r3
 80189fa:	d2fb      	bcs.n	80189f4 <__hexnan+0xcc>
 80189fc:	683b      	ldr	r3, [r7, #0]
 80189fe:	b91b      	cbnz	r3, 8018a08 <__hexnan+0xe0>
 8018a00:	4547      	cmp	r7, r8
 8018a02:	d128      	bne.n	8018a56 <__hexnan+0x12e>
 8018a04:	2301      	movs	r3, #1
 8018a06:	603b      	str	r3, [r7, #0]
 8018a08:	2005      	movs	r0, #5
 8018a0a:	b007      	add	sp, #28
 8018a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a10:	3501      	adds	r5, #1
 8018a12:	2d08      	cmp	r5, #8
 8018a14:	f10b 0b01 	add.w	fp, fp, #1
 8018a18:	dd06      	ble.n	8018a28 <__hexnan+0x100>
 8018a1a:	4544      	cmp	r4, r8
 8018a1c:	d9c1      	bls.n	80189a2 <__hexnan+0x7a>
 8018a1e:	2300      	movs	r3, #0
 8018a20:	f844 3c04 	str.w	r3, [r4, #-4]
 8018a24:	2501      	movs	r5, #1
 8018a26:	3c04      	subs	r4, #4
 8018a28:	6822      	ldr	r2, [r4, #0]
 8018a2a:	f000 000f 	and.w	r0, r0, #15
 8018a2e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018a32:	6020      	str	r0, [r4, #0]
 8018a34:	e7b5      	b.n	80189a2 <__hexnan+0x7a>
 8018a36:	2508      	movs	r5, #8
 8018a38:	e7b3      	b.n	80189a2 <__hexnan+0x7a>
 8018a3a:	9b01      	ldr	r3, [sp, #4]
 8018a3c:	2b00      	cmp	r3, #0
 8018a3e:	d0dd      	beq.n	80189fc <__hexnan+0xd4>
 8018a40:	f1c3 0320 	rsb	r3, r3, #32
 8018a44:	f04f 32ff 	mov.w	r2, #4294967295
 8018a48:	40da      	lsrs	r2, r3
 8018a4a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8018a4e:	4013      	ands	r3, r2
 8018a50:	f846 3c04 	str.w	r3, [r6, #-4]
 8018a54:	e7d2      	b.n	80189fc <__hexnan+0xd4>
 8018a56:	3f04      	subs	r7, #4
 8018a58:	e7d0      	b.n	80189fc <__hexnan+0xd4>
 8018a5a:	2004      	movs	r0, #4
 8018a5c:	e7d5      	b.n	8018a0a <__hexnan+0xe2>

08018a5e <__ascii_mbtowc>:
 8018a5e:	b082      	sub	sp, #8
 8018a60:	b901      	cbnz	r1, 8018a64 <__ascii_mbtowc+0x6>
 8018a62:	a901      	add	r1, sp, #4
 8018a64:	b142      	cbz	r2, 8018a78 <__ascii_mbtowc+0x1a>
 8018a66:	b14b      	cbz	r3, 8018a7c <__ascii_mbtowc+0x1e>
 8018a68:	7813      	ldrb	r3, [r2, #0]
 8018a6a:	600b      	str	r3, [r1, #0]
 8018a6c:	7812      	ldrb	r2, [r2, #0]
 8018a6e:	1e10      	subs	r0, r2, #0
 8018a70:	bf18      	it	ne
 8018a72:	2001      	movne	r0, #1
 8018a74:	b002      	add	sp, #8
 8018a76:	4770      	bx	lr
 8018a78:	4610      	mov	r0, r2
 8018a7a:	e7fb      	b.n	8018a74 <__ascii_mbtowc+0x16>
 8018a7c:	f06f 0001 	mvn.w	r0, #1
 8018a80:	e7f8      	b.n	8018a74 <__ascii_mbtowc+0x16>

08018a82 <_realloc_r>:
 8018a82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a86:	4607      	mov	r7, r0
 8018a88:	4614      	mov	r4, r2
 8018a8a:	460d      	mov	r5, r1
 8018a8c:	b921      	cbnz	r1, 8018a98 <_realloc_r+0x16>
 8018a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018a92:	4611      	mov	r1, r2
 8018a94:	f7fb bb8c 	b.w	80141b0 <_malloc_r>
 8018a98:	b92a      	cbnz	r2, 8018aa6 <_realloc_r+0x24>
 8018a9a:	f7fd fcc9 	bl	8016430 <_free_r>
 8018a9e:	4625      	mov	r5, r4
 8018aa0:	4628      	mov	r0, r5
 8018aa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018aa6:	f000 f840 	bl	8018b2a <_malloc_usable_size_r>
 8018aaa:	4284      	cmp	r4, r0
 8018aac:	4606      	mov	r6, r0
 8018aae:	d802      	bhi.n	8018ab6 <_realloc_r+0x34>
 8018ab0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018ab4:	d8f4      	bhi.n	8018aa0 <_realloc_r+0x1e>
 8018ab6:	4621      	mov	r1, r4
 8018ab8:	4638      	mov	r0, r7
 8018aba:	f7fb fb79 	bl	80141b0 <_malloc_r>
 8018abe:	4680      	mov	r8, r0
 8018ac0:	b908      	cbnz	r0, 8018ac6 <_realloc_r+0x44>
 8018ac2:	4645      	mov	r5, r8
 8018ac4:	e7ec      	b.n	8018aa0 <_realloc_r+0x1e>
 8018ac6:	42b4      	cmp	r4, r6
 8018ac8:	4622      	mov	r2, r4
 8018aca:	4629      	mov	r1, r5
 8018acc:	bf28      	it	cs
 8018ace:	4632      	movcs	r2, r6
 8018ad0:	f7fc fe42 	bl	8015758 <memcpy>
 8018ad4:	4629      	mov	r1, r5
 8018ad6:	4638      	mov	r0, r7
 8018ad8:	f7fd fcaa 	bl	8016430 <_free_r>
 8018adc:	e7f1      	b.n	8018ac2 <_realloc_r+0x40>

08018ade <__ascii_wctomb>:
 8018ade:	4603      	mov	r3, r0
 8018ae0:	4608      	mov	r0, r1
 8018ae2:	b141      	cbz	r1, 8018af6 <__ascii_wctomb+0x18>
 8018ae4:	2aff      	cmp	r2, #255	@ 0xff
 8018ae6:	d904      	bls.n	8018af2 <__ascii_wctomb+0x14>
 8018ae8:	228a      	movs	r2, #138	@ 0x8a
 8018aea:	601a      	str	r2, [r3, #0]
 8018aec:	f04f 30ff 	mov.w	r0, #4294967295
 8018af0:	4770      	bx	lr
 8018af2:	700a      	strb	r2, [r1, #0]
 8018af4:	2001      	movs	r0, #1
 8018af6:	4770      	bx	lr

08018af8 <fiprintf>:
 8018af8:	b40e      	push	{r1, r2, r3}
 8018afa:	b503      	push	{r0, r1, lr}
 8018afc:	4601      	mov	r1, r0
 8018afe:	ab03      	add	r3, sp, #12
 8018b00:	4805      	ldr	r0, [pc, #20]	@ (8018b18 <fiprintf+0x20>)
 8018b02:	f853 2b04 	ldr.w	r2, [r3], #4
 8018b06:	6800      	ldr	r0, [r0, #0]
 8018b08:	9301      	str	r3, [sp, #4]
 8018b0a:	f7ff f98d 	bl	8017e28 <_vfiprintf_r>
 8018b0e:	b002      	add	sp, #8
 8018b10:	f85d eb04 	ldr.w	lr, [sp], #4
 8018b14:	b003      	add	sp, #12
 8018b16:	4770      	bx	lr
 8018b18:	2000003c 	.word	0x2000003c

08018b1c <abort>:
 8018b1c:	b508      	push	{r3, lr}
 8018b1e:	2006      	movs	r0, #6
 8018b20:	f000 f834 	bl	8018b8c <raise>
 8018b24:	2001      	movs	r0, #1
 8018b26:	f7e9 fb93 	bl	8002250 <_exit>

08018b2a <_malloc_usable_size_r>:
 8018b2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018b2e:	1f18      	subs	r0, r3, #4
 8018b30:	2b00      	cmp	r3, #0
 8018b32:	bfbc      	itt	lt
 8018b34:	580b      	ldrlt	r3, [r1, r0]
 8018b36:	18c0      	addlt	r0, r0, r3
 8018b38:	4770      	bx	lr

08018b3a <_raise_r>:
 8018b3a:	291f      	cmp	r1, #31
 8018b3c:	b538      	push	{r3, r4, r5, lr}
 8018b3e:	4605      	mov	r5, r0
 8018b40:	460c      	mov	r4, r1
 8018b42:	d904      	bls.n	8018b4e <_raise_r+0x14>
 8018b44:	2316      	movs	r3, #22
 8018b46:	6003      	str	r3, [r0, #0]
 8018b48:	f04f 30ff 	mov.w	r0, #4294967295
 8018b4c:	bd38      	pop	{r3, r4, r5, pc}
 8018b4e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8018b50:	b112      	cbz	r2, 8018b58 <_raise_r+0x1e>
 8018b52:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018b56:	b94b      	cbnz	r3, 8018b6c <_raise_r+0x32>
 8018b58:	4628      	mov	r0, r5
 8018b5a:	f000 f831 	bl	8018bc0 <_getpid_r>
 8018b5e:	4622      	mov	r2, r4
 8018b60:	4601      	mov	r1, r0
 8018b62:	4628      	mov	r0, r5
 8018b64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018b68:	f000 b818 	b.w	8018b9c <_kill_r>
 8018b6c:	2b01      	cmp	r3, #1
 8018b6e:	d00a      	beq.n	8018b86 <_raise_r+0x4c>
 8018b70:	1c59      	adds	r1, r3, #1
 8018b72:	d103      	bne.n	8018b7c <_raise_r+0x42>
 8018b74:	2316      	movs	r3, #22
 8018b76:	6003      	str	r3, [r0, #0]
 8018b78:	2001      	movs	r0, #1
 8018b7a:	e7e7      	b.n	8018b4c <_raise_r+0x12>
 8018b7c:	2100      	movs	r1, #0
 8018b7e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018b82:	4620      	mov	r0, r4
 8018b84:	4798      	blx	r3
 8018b86:	2000      	movs	r0, #0
 8018b88:	e7e0      	b.n	8018b4c <_raise_r+0x12>
	...

08018b8c <raise>:
 8018b8c:	4b02      	ldr	r3, [pc, #8]	@ (8018b98 <raise+0xc>)
 8018b8e:	4601      	mov	r1, r0
 8018b90:	6818      	ldr	r0, [r3, #0]
 8018b92:	f7ff bfd2 	b.w	8018b3a <_raise_r>
 8018b96:	bf00      	nop
 8018b98:	2000003c 	.word	0x2000003c

08018b9c <_kill_r>:
 8018b9c:	b538      	push	{r3, r4, r5, lr}
 8018b9e:	4d07      	ldr	r5, [pc, #28]	@ (8018bbc <_kill_r+0x20>)
 8018ba0:	2300      	movs	r3, #0
 8018ba2:	4604      	mov	r4, r0
 8018ba4:	4608      	mov	r0, r1
 8018ba6:	4611      	mov	r1, r2
 8018ba8:	602b      	str	r3, [r5, #0]
 8018baa:	f7e9 fb41 	bl	8002230 <_kill>
 8018bae:	1c43      	adds	r3, r0, #1
 8018bb0:	d102      	bne.n	8018bb8 <_kill_r+0x1c>
 8018bb2:	682b      	ldr	r3, [r5, #0]
 8018bb4:	b103      	cbz	r3, 8018bb8 <_kill_r+0x1c>
 8018bb6:	6023      	str	r3, [r4, #0]
 8018bb8:	bd38      	pop	{r3, r4, r5, pc}
 8018bba:	bf00      	nop
 8018bbc:	20011794 	.word	0x20011794

08018bc0 <_getpid_r>:
 8018bc0:	f7e9 bb2e 	b.w	8002220 <_getpid>

08018bc4 <lroundf>:
 8018bc4:	ee10 1a10 	vmov	r1, s0
 8018bc8:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 8018bcc:	2900      	cmp	r1, #0
 8018bce:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 8018bd2:	bfac      	ite	ge
 8018bd4:	2001      	movge	r0, #1
 8018bd6:	f04f 30ff 	movlt.w	r0, #4294967295
 8018bda:	2a1e      	cmp	r2, #30
 8018bdc:	dc1a      	bgt.n	8018c14 <lroundf+0x50>
 8018bde:	2a00      	cmp	r2, #0
 8018be0:	da03      	bge.n	8018bea <lroundf+0x26>
 8018be2:	3201      	adds	r2, #1
 8018be4:	bf18      	it	ne
 8018be6:	2000      	movne	r0, #0
 8018be8:	4770      	bx	lr
 8018bea:	2a16      	cmp	r2, #22
 8018bec:	bfd8      	it	le
 8018bee:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 8018bf2:	f3c1 0116 	ubfx	r1, r1, #0, #23
 8018bf6:	bfd8      	it	le
 8018bf8:	4113      	asrle	r3, r2
 8018bfa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8018bfe:	bfcd      	iteet	gt
 8018c00:	3b96      	subgt	r3, #150	@ 0x96
 8018c02:	185b      	addle	r3, r3, r1
 8018c04:	f1c2 0217 	rsble	r2, r2, #23
 8018c08:	fa01 f303 	lslgt.w	r3, r1, r3
 8018c0c:	bfd8      	it	le
 8018c0e:	40d3      	lsrle	r3, r2
 8018c10:	4358      	muls	r0, r3
 8018c12:	4770      	bx	lr
 8018c14:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8018c18:	ee17 0a90 	vmov	r0, s15
 8018c1c:	4770      	bx	lr
	...

08018c20 <_init>:
 8018c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c22:	bf00      	nop
 8018c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018c26:	bc08      	pop	{r3}
 8018c28:	469e      	mov	lr, r3
 8018c2a:	4770      	bx	lr

08018c2c <_fini>:
 8018c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c2e:	bf00      	nop
 8018c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018c32:	bc08      	pop	{r3}
 8018c34:	469e      	mov	lr, r3
 8018c36:	4770      	bx	lr
