$date
	Wed May 15 20:25:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module D_FF_test $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # CLK $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # CLK $end
$var wire 1 ! Z $end
$var reg 1 $ D $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
0#
1"
#30
1!
1$
1#
#40
0#
0"
#50
0!
0$
1#
#60
0#
1"
#70
1!
1$
1#
#80
