
*** Running vivado
    with args -log MMU_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MMU_test.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MMU_test.tcl -notrace
Command: synth_design -top MMU_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 873.578 ; gain = 178.313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MMU_test' [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/src/MMU_test.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/vivado_project/vivado_project.runs/synth_1/.Xil/Vivado-23388-DESKTOP-R2IVILV/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/vivado_project/vivado_project.runs/synth_1/.Xil/Vivado-23388-DESKTOP-R2IVILV/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ram2ddrxadc' [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:62]
INFO: [Synth 8-3491] module 'ddr' declared at 'C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/vivado_project/vivado_project.runs/synth_1/.Xil/Vivado-23388-DESKTOP-R2IVILV/realtime/ddr_stub.v:5' bound to instance 'Inst_DDR' of component 'ddr' [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:219]
INFO: [Synth 8-6157] synthesizing module 'ddr' [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/vivado_project/vivado_project.runs/synth_1/.Xil/Vivado-23388-DESKTOP-R2IVILV/realtime/ddr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ddr' (2#1) [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/vivado_project/vivado_project.runs/synth_1/.Xil/Vivado-23388-DESKTOP-R2IVILV/realtime/ddr_stub.v:5]
INFO: [Synth 8-226] default block is never used [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:350]
INFO: [Synth 8-226] default block is never used [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'ram2ddrxadc' (3#1) [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:62]
INFO: [Synth 8-6155] done synthesizing module 'MMU_test' (4#1) [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/src/MMU_test.v:1]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[11]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[10]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[9]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[8]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[7]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[6]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[5]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[4]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[3]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[2]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[1]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 938.207 ; gain = 242.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 938.207 ; gain = 242.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 938.207 ; gain = 242.941
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc] for cell 'ram/Inst_DDR'
Finished Parsing XDC File [c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc] for cell 'ram/Inst_DDR'
Parsing XDC File [c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/clock_wizard/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk1'
Finished Parsing XDC File [c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/clock_wizard/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk1'
Parsing XDC File [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/src/MMU_test.xdc]
Finished Parsing XDC File [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/src/MMU_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/src/MMU_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MMU_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MMU_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1078.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1078.363 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ipcore_dir/ddr/ddr_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/clock_wizard/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1. (constraint file  c:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/clock_wizard/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for ram/Inst_DDR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mem_wdf_end_reg' into 'mem_wdf_wren_reg' [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:243]
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'ram2ddrxadc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
                stsetcmd |                              001 |                              001
              stcheckrdy |                              010 |                              010
               stwaitrdy |                              011 |                              011
               stwaitcen |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'ram2ddrxadc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 1     
	   6 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   6 Input     15 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MMU_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 1     
	   6 Input     23 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   6 Input     15 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  14 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module ram2ddrxadc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ram/ram_lb_int_reg' into 'ram/ram_ub_int_reg' [C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/ip/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:212]
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'ram_a_reg[1]' (FDE) to 'ram_dq_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[0]' (FDE) to 'ram_dq_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[2]' (FDE) to 'ram_dq_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg[0]' (FDE) to 'ram_dq_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg[1]' (FDE) to 'ram_dq_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg[3]' (FDE) to 'ram_dq_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg[4]' (FDE) to 'ram_dq_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg[5]' (FDE) to 'ram_dq_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg[6]' (FDE) to 'ram_dq_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg[7]' (FDE) to 'ram_dq_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg[8]' (FDE) to 'ram_dq_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg[10]' (FDE) to 'ram_dq_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'ram_dq_i_reg[11]' (FDE) to 'ram_a_reg[4]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[4]' (FDE) to 'ram_a_reg[5]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[5]' (FDE) to 'ram_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[6]' (FDE) to 'ram_a_reg[10]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[8]' (FDE) to 'ram_a_reg[22]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[10]' (FDE) to 'ram_a_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[11]' (FDE) to 'ram_a_reg[12]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[12]' (FDE) to 'ram_a_reg[13]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[13]' (FDE) to 'ram_a_reg[14]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[14]' (FDE) to 'ram_a_reg[15]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[15]' (FDE) to 'ram_a_reg[16]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[16]' (FDE) to 'ram_a_reg[17]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[17]' (FDE) to 'ram_a_reg[18]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[18]' (FDE) to 'ram_a_reg[19]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[19]' (FDE) to 'ram_a_reg[20]'
INFO: [Synth 8-3886] merging instance 'ram_a_reg[20]' (FDE) to 'ram_a_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_a_reg[21] )
INFO: [Synth 8-3886] merging instance 'ram/ram_ub_int_reg' (FD) to 'ram/ram_dq_i_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[0]' (FD) to 'ram/ram_dq_i_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[1]' (FD) to 'ram/ram_dq_i_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[2]' (FD) to 'ram/ram_dq_i_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram/ram_dq_i_int_reg[0]' (FD) to 'ram/ram_dq_i_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram/ram_dq_i_int_reg[1]' (FD) to 'ram/ram_dq_i_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'ram/ram_dq_i_int_reg[3]' (FD) to 'ram/ram_dq_i_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram/ram_dq_i_int_reg[4]' (FD) to 'ram/ram_dq_i_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'ram/ram_dq_i_int_reg[5]' (FD) to 'ram/ram_dq_i_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'ram/ram_dq_i_int_reg[6]' (FD) to 'ram/ram_dq_i_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'ram/ram_dq_i_int_reg[7]' (FD) to 'ram/ram_dq_i_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram/ram_dq_i_int_reg[8]' (FD) to 'ram/ram_dq_i_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram/ram_dq_i_int_reg[10]' (FD) to 'ram/ram_dq_i_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'ram/ram_dq_i_int_reg[11]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[4]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[5]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[6]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[8]' (FD) to 'ram/ram_a_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[10]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[11]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[12]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[13]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[14]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[15]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[16]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[17]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[18]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[19]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/ram_a_int_reg[20]' (FD) to 'ram/ram_a_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_mask_reg[0]' (FDE) to 'ram/mem_wdf_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_mask_reg[2]' (FDE) to 'ram/mem_wdf_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_mask_reg[4]' (FDE) to 'ram/mem_wdf_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_mask_reg[6]' (FDE) to 'ram/mem_wdf_mask_reg[7]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[0]' (FDE) to 'ram/mem_wdf_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[1]' (FDE) to 'ram/mem_wdf_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[2]' (FDE) to 'ram/mem_wdf_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[3]' (FDE) to 'ram/mem_wdf_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[4]' (FDE) to 'ram/mem_wdf_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[5]' (FDE) to 'ram/mem_wdf_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[6]' (FDE) to 'ram/mem_wdf_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[7]' (FDE) to 'ram/mem_wdf_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[8]' (FDE) to 'ram/mem_wdf_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[9]' (FDE) to 'ram/mem_wdf_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[10]' (FDE) to 'ram/mem_wdf_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[11]' (FDE) to 'ram/mem_wdf_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[12]' (FDE) to 'ram/mem_wdf_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[13]' (FDE) to 'ram/mem_wdf_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[14]' (FDE) to 'ram/mem_wdf_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[15]' (FDE) to 'ram/mem_wdf_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[16]' (FDE) to 'ram/mem_wdf_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[17]' (FDE) to 'ram/mem_wdf_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[18]' (FDE) to 'ram/mem_wdf_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[19]' (FDE) to 'ram/mem_wdf_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[20]' (FDE) to 'ram/mem_wdf_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[21]' (FDE) to 'ram/mem_wdf_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[22]' (FDE) to 'ram/mem_wdf_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[23]' (FDE) to 'ram/mem_wdf_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[24]' (FDE) to 'ram/mem_wdf_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[25]' (FDE) to 'ram/mem_wdf_data_reg[33]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[26]' (FDE) to 'ram/mem_wdf_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[27]' (FDE) to 'ram/mem_wdf_data_reg[32]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[28]' (FDE) to 'ram/mem_wdf_data_reg[36]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[29]' (FDE) to 'ram/mem_wdf_data_reg[45]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[30]' (FDE) to 'ram/mem_wdf_data_reg[38]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[31]' (FDE) to 'ram/mem_wdf_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[32]' (FDE) to 'ram/mem_wdf_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[33]' (FDE) to 'ram/mem_wdf_data_reg[37]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[34]' (FDE) to 'ram/mem_wdf_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[35]' (FDE) to 'ram/mem_wdf_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[36]' (FDE) to 'ram/mem_wdf_data_reg[44]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[37]' (FDE) to 'ram/mem_wdf_data_reg[41]'
INFO: [Synth 8-3886] merging instance 'ram/mem_wdf_data_reg[38]' (FDE) to 'ram/mem_wdf_data_reg[42]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/mem_cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/mem_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/mem_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_a_int_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/mem_wdf_mask_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/mem_wdf_mask_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/mem_addr_reg[21] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ram/Inst_DDR/ui_clk' to pin 'ram/Inst_DDR/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk1/clk_out_200MHz' to pin 'clk1/bbstub_clk_out_200MHz/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ddr           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ddr       |     1|
|3     |CARRY4    |     8|
|4     |LUT1      |     1|
|5     |LUT2      |    25|
|6     |LUT3      |    26|
|7     |LUT4      |    16|
|8     |LUT5      |    17|
|9     |LUT6      |   119|
|10    |FDRE      |   163|
|11    |FDSE      |    12|
|12    |IBUF      |     3|
|13    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   508|
|2     |  ram    |ram2ddrxadc |   184|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.363 ; gain = 383.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1078.363 ; gain = 242.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.363 ; gain = 383.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1093.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1093.613 ; gain = 650.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1093.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/80939/Desktop/ELEC222-Project/riscv-soc/riscv-core/vivado_project/vivado_project.runs/synth_1/MMU_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MMU_test_utilization_synth.rpt -pb MMU_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 09:05:32 2020...
