vhdl work "ipcore_dir/fifo_8x2048_async_tk_synth.vhd"
vhdl work "ipcore_dir/fifo_8x2048_async_tk.vhd"
vhdl work "ipcore_dir/CLK_GEN_CORE.vhd"
vhdl work "ipcore_dir/CLK_GEN_CORE/example_design/CLK_GEN_CORE_exdes.vhd"
vhdl work "ipcore_dir/FIFO_32x512_ASYNC.vhd"
vhdl work "ipcore_dir/FIFO_32x512_ASYNC_synth.vhd"
vhdl work "src/UART/uart_lib.vhd"
vhdl work "src/UART/TxUnit.vhd"
vhdl work "src/UART/RxUnit.vhd"
vhdl work "src/UART/clkUnit.vhd"
vhdl work "src/UART/miniUART.vhd"
verilog work "src/xillybus_core.v"
vhdl work "src/UART_SYSTEM.vhd"
verilog work "src/system.v"
verilog work "src/fifo_8x2048.v"
verilog work "src/fifo_32x512.v"
vhdl work "src/CLK_RST_CTRL.vhd"
verilog work "src/xillybus.v"
verilog work "src/smbus.v"
vhdl work "src/RF_TX_TOP.vhd"
verilog work "src/i2s_audio.v"
vhdl work "src/xillydemo.vhd"
