// Seed: 3668944311
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    input tri id_10,
    input tri1 id_11,
    input tri id_12,
    output supply1 id_13,
    output tri id_14,
    input uwire id_15,
    output uwire id_16
);
  wire id_18;
  genvar id_19;
  wire id_20;
  wire id_21;
  assign id_16 = id_4;
endmodule
module module_1 (
    input uwire id_0
    , id_9,
    input wand  id_1,
    input wand  id_2,
    input wand  id_3,
    input wire  id_4,
    input tri   id_5,
    input uwire id_6,
    input tri0  id_7
);
  assign id_9 = id_1 ? id_5 : id_4;
  module_0(
      id_3,
      id_1,
      id_9,
      id_9,
      id_5,
      id_3,
      id_9,
      id_9,
      id_3,
      id_2,
      id_9,
      id_0,
      id_5,
      id_9,
      id_9,
      id_0,
      id_9
  );
endmodule
