# 💻 Digital Design Using Verilog and FPGA Flow (Vivado-Based)

Welcome to the official repository for the **6-week diploma** on **Digital Design Using Verilog and FPGA Flow**. This course offers a hands-on journey from classical digital logic principles to modern FPGA-based prototyping using Verilog, Xilinx Vivado, and QuestaLint.

---

## 🗂️ Course Structure (6 Weeks)

### 📘 Week 1: Foundations of Digital Logic
- Classical digital design flow: truth tables, K-maps, Boolean algebra, logic equivalence.
- Transition to modern design with an overview of HDLs and Verilog fundamentals.
- Verilog essentials for modeling combinational logic.

### ⚙️ Week 2: Combinational Logic Design
- Implementation and verification of key combinational circuits with testbenches.
- Introduction to Sequential design basics using Verilog 

### 🔁 Week 3: Sequential Logic & Static Checks
- Implementation of Sequential design basics using Verilog (flip-flops, counters, shift-registers, etc.).
- Simulation automation using Tcl (QuestaSim), linting, CDC techniques, and formal verification.

### 🧪 Week 4: Simulation, Synthesis & FPGA Flow with Vivado
- Verilog synthesis constructs, Static Timing Analysis, pipelining.
- Vivado design flow using the Basys 3 board.
- IP core integration, constraints, low-power design strategies, and prototyping challenges.
  
### 💾 Week 5: Memory & Communication Concepts
- FSM design (Moore/Mealy) and modeling in Verilog.
- Memory types, modeling in Verilog, and implementation.

### 🔧 Week 6:  Project Work
- Final course projects demonstrating full digital design flow.
- Overview of communication protocols and their foundational concepts.

---

## 🛠️ Tools & Software Used

- **VS Code** (for Verilog Design Implementation)
- **Xilinx Vivado** (for synthesis, implementation, bitstream generation)
- **Digilent Basys 3 FPGA Board** (Artix-7 based)
- **Siemens QuestaSim** (for simulation)
- **Siemens QuestaFormal** (for formal checks)
- **Tcl Scripting** (for simulation automation)

---

## 📁 Repository Contents

- `Week1/` to `Week6/` folders with weekly labs, Verilog code, and testbenches.
- `Projects/` folder with two complete course projects.
- Supporting documentation and constraint files.

---

