
02_RTOS_SEMAPHORE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d2c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08004e3c  08004e3c  00014e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f28  08004f28  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  08004f28  08004f28  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004f28  08004f28  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f28  08004f28  00014f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f2c  08004f2c  00014f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004f30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011d8  20000060  08004f90  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001238  08004f90  00021238  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011a8c  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cb2  00000000  00000000  00031b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001150  00000000  00000000  00034810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d72  00000000  00000000  00035960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000196c3  00000000  00000000  000366d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001366b  00000000  00000000  0004fd95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00093265  00000000  00000000  00063400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004cdc  00000000  00000000  000f6668  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000fb344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08004e24 	.word	0x08004e24

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08004e24 	.word	0x08004e24

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	; (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	; (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	; 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000007c 	.word	0x2000007c
 800017c:	200000d0 	.word	0x200000d0

08000180 <mPrintf>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char buff[40];//in ra man hinh nhe
void mPrintf(const char*format ,...){
 8000180:	b40f      	push	{r0, r1, r2, r3}
 8000182:	b580      	push	{r7, lr}
 8000184:	b082      	sub	sp, #8
 8000186:	af00      	add	r7, sp, #0
	for(uint8_t i= 0; i<40; i++){
 8000188:	2300      	movs	r3, #0
 800018a:	71fb      	strb	r3, [r7, #7]
 800018c:	e006      	b.n	800019c <mPrintf+0x1c>
	buff[i]=0;
 800018e:	79fb      	ldrb	r3, [r7, #7]
 8000190:	4a0f      	ldr	r2, [pc, #60]	; (80001d0 <mPrintf+0x50>)
 8000192:	2100      	movs	r1, #0
 8000194:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i= 0; i<40; i++){
 8000196:	79fb      	ldrb	r3, [r7, #7]
 8000198:	3301      	adds	r3, #1
 800019a:	71fb      	strb	r3, [r7, #7]
 800019c:	79fb      	ldrb	r3, [r7, #7]
 800019e:	2b27      	cmp	r3, #39	; 0x27
 80001a0:	d9f5      	bls.n	800018e <mPrintf+0xe>
	}
 va_list args;
 va_start (args, format);
 80001a2:	f107 0314 	add.w	r3, r7, #20
 80001a6:	603b      	str	r3, [r7, #0]
 vsnprintf(buff, sizeof(buff), format, args);
 80001a8:	683b      	ldr	r3, [r7, #0]
 80001aa:	693a      	ldr	r2, [r7, #16]
 80001ac:	2128      	movs	r1, #40	; 0x28
 80001ae:	4808      	ldr	r0, [pc, #32]	; (80001d0 <mPrintf+0x50>)
 80001b0:	f004 f998 	bl	80044e4 <vsniprintf>
 va_end(args);
 HAL_UART_Transmit(&huart1, (uint8_t*)buff, 40, 1000);
 80001b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001b8:	2228      	movs	r2, #40	; 0x28
 80001ba:	4905      	ldr	r1, [pc, #20]	; (80001d0 <mPrintf+0x50>)
 80001bc:	4805      	ldr	r0, [pc, #20]	; (80001d4 <mPrintf+0x54>)
 80001be:	f001 fc37 	bl	8001a30 <HAL_UART_Transmit>

}
 80001c2:	bf00      	nop
 80001c4:	3708      	adds	r7, #8
 80001c6:	46bd      	mov	sp, r7
 80001c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80001cc:	b004      	add	sp, #16
 80001ce:	4770      	bx	lr
 80001d0:	20000324 	.word	0x20000324
 80001d4:	200002d0 	.word	0x200002d0

080001d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d8:	b5b0      	push	{r4, r5, r7, lr}
 80001da:	b090      	sub	sp, #64	; 0x40
 80001dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001de:	f000 fac3 	bl	8000768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e2:	f000 f843 	bl	800026c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e6:	f000 f8b1 	bl	800034c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001ea:	f000 f885 	bl	80002f8 <MX_USART1_UART_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myBinarySem01 */
  osSemaphoreDef(myBinarySem01);
 80001ee:	2300      	movs	r3, #0
 80001f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80001f2:	2300      	movs	r3, #0
 80001f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  myBinarySem01Handle = osSemaphoreCreate(osSemaphore(myBinarySem01), 1);
 80001f6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80001fa:	2101      	movs	r1, #1
 80001fc:	4618      	mov	r0, r3
 80001fe:	f001 fe7a 	bl	8001ef6 <osSemaphoreCreate>
 8000202:	4603      	mov	r3, r0
 8000204:	4a14      	ldr	r2, [pc, #80]	; (8000258 <main+0x80>)
 8000206:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(Task01, StartTask01,3, 0, 128);
 8000208:	4b14      	ldr	r3, [pc, #80]	; (800025c <main+0x84>)
 800020a:	f107 041c 	add.w	r4, r7, #28
 800020e:	461d      	mov	r5, r3
 8000210:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000212:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000214:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000218:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   Task01Handle = osThreadCreate(osThread(Task01), NULL);
 800021c:	f107 031c 	add.w	r3, r7, #28
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f001 fe07 	bl	8001e36 <osThreadCreate>
 8000228:	4603      	mov	r3, r0
 800022a:	4a0d      	ldr	r2, [pc, #52]	; (8000260 <main+0x88>)
 800022c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */
   osThreadDef(Task02, StartTask02, 2, 0, 128);
 800022e:	4b0d      	ldr	r3, [pc, #52]	; (8000264 <main+0x8c>)
 8000230:	463c      	mov	r4, r7
 8000232:	461d      	mov	r5, r3
 8000234:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000236:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000238:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800023c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
     Task02Handle = osThreadCreate(osThread(Task02), NULL);
 8000240:	463b      	mov	r3, r7
 8000242:	2100      	movs	r1, #0
 8000244:	4618      	mov	r0, r3
 8000246:	f001 fdf6 	bl	8001e36 <osThreadCreate>
 800024a:	4603      	mov	r3, r0
 800024c:	4a06      	ldr	r2, [pc, #24]	; (8000268 <main+0x90>)
 800024e:	6013      	str	r3, [r2, #0]

  /* Start scheduler */
  osKernelStart();
 8000250:	f001 fdea 	bl	8001e28 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000254:	e7fe      	b.n	8000254 <main+0x7c>
 8000256:	bf00      	nop
 8000258:	20000320 	.word	0x20000320
 800025c:	08004e44 	.word	0x08004e44
 8000260:	20000318 	.word	0x20000318
 8000264:	08004e68 	.word	0x08004e68
 8000268:	2000031c 	.word	0x2000031c

0800026c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b090      	sub	sp, #64	; 0x40
 8000270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000272:	f107 0318 	add.w	r3, r7, #24
 8000276:	2228      	movs	r2, #40	; 0x28
 8000278:	2100      	movs	r1, #0
 800027a:	4618      	mov	r0, r3
 800027c:	f004 f940 	bl	8004500 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000280:	1d3b      	adds	r3, r7, #4
 8000282:	2200      	movs	r2, #0
 8000284:	601a      	str	r2, [r3, #0]
 8000286:	605a      	str	r2, [r3, #4]
 8000288:	609a      	str	r2, [r3, #8]
 800028a:	60da      	str	r2, [r3, #12]
 800028c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800028e:	2301      	movs	r3, #1
 8000290:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000292:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000296:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000298:	2300      	movs	r3, #0
 800029a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029c:	2301      	movs	r3, #1
 800029e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a0:	2302      	movs	r3, #2
 80002a2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002aa:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b0:	f107 0318 	add.w	r3, r7, #24
 80002b4:	4618      	mov	r0, r3
 80002b6:	f000 fced 	bl	8000c94 <HAL_RCC_OscConfig>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002c0:	f000 f8c8 	bl	8000454 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c4:	230f      	movs	r3, #15
 80002c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c8:	2302      	movs	r3, #2
 80002ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002cc:	2300      	movs	r3, #0
 80002ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	2102      	movs	r1, #2
 80002de:	4618      	mov	r0, r3
 80002e0:	f000 ff5a 	bl	8001198 <HAL_RCC_ClockConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002ea:	f000 f8b3 	bl	8000454 <Error_Handler>
  }
}
 80002ee:	bf00      	nop
 80002f0:	3740      	adds	r7, #64	; 0x40
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002fc:	4b11      	ldr	r3, [pc, #68]	; (8000344 <MX_USART1_UART_Init+0x4c>)
 80002fe:	4a12      	ldr	r2, [pc, #72]	; (8000348 <MX_USART1_UART_Init+0x50>)
 8000300:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000302:	4b10      	ldr	r3, [pc, #64]	; (8000344 <MX_USART1_UART_Init+0x4c>)
 8000304:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000308:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800030a:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <MX_USART1_UART_Init+0x4c>)
 800030c:	2200      	movs	r2, #0
 800030e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000310:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <MX_USART1_UART_Init+0x4c>)
 8000312:	2200      	movs	r2, #0
 8000314:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000316:	4b0b      	ldr	r3, [pc, #44]	; (8000344 <MX_USART1_UART_Init+0x4c>)
 8000318:	2200      	movs	r2, #0
 800031a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800031c:	4b09      	ldr	r3, [pc, #36]	; (8000344 <MX_USART1_UART_Init+0x4c>)
 800031e:	220c      	movs	r2, #12
 8000320:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000322:	4b08      	ldr	r3, [pc, #32]	; (8000344 <MX_USART1_UART_Init+0x4c>)
 8000324:	2200      	movs	r2, #0
 8000326:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000328:	4b06      	ldr	r3, [pc, #24]	; (8000344 <MX_USART1_UART_Init+0x4c>)
 800032a:	2200      	movs	r2, #0
 800032c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800032e:	4805      	ldr	r0, [pc, #20]	; (8000344 <MX_USART1_UART_Init+0x4c>)
 8000330:	f001 fb2e 	bl	8001990 <HAL_UART_Init>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800033a:	f000 f88b 	bl	8000454 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800033e:	bf00      	nop
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	200002d0 	.word	0x200002d0
 8000348:	40013800 	.word	0x40013800

0800034c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000352:	4b0e      	ldr	r3, [pc, #56]	; (800038c <MX_GPIO_Init+0x40>)
 8000354:	699b      	ldr	r3, [r3, #24]
 8000356:	4a0d      	ldr	r2, [pc, #52]	; (800038c <MX_GPIO_Init+0x40>)
 8000358:	f043 0320 	orr.w	r3, r3, #32
 800035c:	6193      	str	r3, [r2, #24]
 800035e:	4b0b      	ldr	r3, [pc, #44]	; (800038c <MX_GPIO_Init+0x40>)
 8000360:	699b      	ldr	r3, [r3, #24]
 8000362:	f003 0320 	and.w	r3, r3, #32
 8000366:	607b      	str	r3, [r7, #4]
 8000368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800036a:	4b08      	ldr	r3, [pc, #32]	; (800038c <MX_GPIO_Init+0x40>)
 800036c:	699b      	ldr	r3, [r3, #24]
 800036e:	4a07      	ldr	r2, [pc, #28]	; (800038c <MX_GPIO_Init+0x40>)
 8000370:	f043 0304 	orr.w	r3, r3, #4
 8000374:	6193      	str	r3, [r2, #24]
 8000376:	4b05      	ldr	r3, [pc, #20]	; (800038c <MX_GPIO_Init+0x40>)
 8000378:	699b      	ldr	r3, [r3, #24]
 800037a:	f003 0304 	and.w	r3, r3, #4
 800037e:	603b      	str	r3, [r7, #0]
 8000380:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000382:	bf00      	nop
 8000384:	370c      	adds	r7, #12
 8000386:	46bd      	mov	sp, r7
 8000388:	bc80      	pop	{r7}
 800038a:	4770      	bx	lr
 800038c:	40021000 	.word	0x40021000

08000390 <StartTask02>:

/* USER CODE BEGIN 4 */
void StartTask02(void const * argument)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	mPrintf("cnt semaphore: %d\n",osSemaphoreGetCount(myBinarySem01Handle));
 8000398:	4b0e      	ldr	r3, [pc, #56]	; (80003d4 <StartTask02+0x44>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4618      	mov	r0, r3
 800039e:	f001 fe61 	bl	8002064 <osSemaphoreGetCount>
 80003a2:	4603      	mov	r3, r0
 80003a4:	4619      	mov	r1, r3
 80003a6:	480c      	ldr	r0, [pc, #48]	; (80003d8 <StartTask02+0x48>)
 80003a8:	f7ff feea 	bl	8000180 <mPrintf>
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreWait(myBinarySem01Handle, osWaitForever);
 80003ac:	4b09      	ldr	r3, [pc, #36]	; (80003d4 <StartTask02+0x44>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	f04f 31ff 	mov.w	r1, #4294967295
 80003b4:	4618      	mov	r0, r3
 80003b6:	f001 fdd1 	bl	8001f5c <osSemaphoreWait>
	  	  mPrintf("Task02 is runnng\n");
 80003ba:	4808      	ldr	r0, [pc, #32]	; (80003dc <StartTask02+0x4c>)
 80003bc:	f7ff fee0 	bl	8000180 <mPrintf>
	  	 osSemaphoreRelease(myBinarySem01Handle);
 80003c0:	4b04      	ldr	r3, [pc, #16]	; (80003d4 <StartTask02+0x44>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4618      	mov	r0, r3
 80003c6:	f001 fe17 	bl	8001ff8 <osSemaphoreRelease>
	  	  osDelay(1000);
 80003ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003ce:	f001 fd7e 	bl	8001ece <osDelay>
	  osSemaphoreWait(myBinarySem01Handle, osWaitForever);
 80003d2:	e7eb      	b.n	80003ac <StartTask02+0x1c>
 80003d4:	20000320 	.word	0x20000320
 80003d8:	08004e84 	.word	0x08004e84
 80003dc:	08004e98 	.word	0x08004e98

080003e0 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartTask01(void const * argument)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	mPrintf("cnt semaphore: %d\n",osSemaphoreGetCount(myBinarySem01Handle));
 80003e8:	4b0e      	ldr	r3, [pc, #56]	; (8000424 <StartTask01+0x44>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4618      	mov	r0, r3
 80003ee:	f001 fe39 	bl	8002064 <osSemaphoreGetCount>
 80003f2:	4603      	mov	r3, r0
 80003f4:	4619      	mov	r1, r3
 80003f6:	480c      	ldr	r0, [pc, #48]	; (8000428 <StartTask01+0x48>)
 80003f8:	f7ff fec2 	bl	8000180 <mPrintf>
  for(;;)
  {
   osSemaphoreWait(myBinarySem01Handle, osWaitForever);
 80003fc:	4b09      	ldr	r3, [pc, #36]	; (8000424 <StartTask01+0x44>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	f04f 31ff 	mov.w	r1, #4294967295
 8000404:	4618      	mov	r0, r3
 8000406:	f001 fda9 	bl	8001f5c <osSemaphoreWait>
   //sau khi danh semaphore xong ben duoi la code cua task01
	  mPrintf("Task01 is runnng\n");
 800040a:	4808      	ldr	r0, [pc, #32]	; (800042c <StartTask01+0x4c>)
 800040c:	f7ff feb8 	bl	8000180 <mPrintf>
	  osSemaphoreRelease(myBinarySem01Handle);
 8000410:	4b04      	ldr	r3, [pc, #16]	; (8000424 <StartTask01+0x44>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4618      	mov	r0, r3
 8000416:	f001 fdef 	bl	8001ff8 <osSemaphoreRelease>
	  osDelay(1000);
 800041a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800041e:	f001 fd56 	bl	8001ece <osDelay>
   osSemaphoreWait(myBinarySem01Handle, osWaitForever);
 8000422:	e7eb      	b.n	80003fc <StartTask01+0x1c>
 8000424:	20000320 	.word	0x20000320
 8000428:	08004e84 	.word	0x08004e84
 800042c:	08004eac 	.word	0x08004eac

08000430 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a04      	ldr	r2, [pc, #16]	; (8000450 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d101      	bne.n	8000446 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000442:	f000 f9a7 	bl	8000794 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000446:	bf00      	nop
 8000448:	3708      	adds	r7, #8
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	40000800 	.word	0x40000800

08000454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000458:	b672      	cpsid	i
}
 800045a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800045c:	e7fe      	b.n	800045c <Error_Handler+0x8>
	...

08000460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b084      	sub	sp, #16
 8000464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000466:	4b18      	ldr	r3, [pc, #96]	; (80004c8 <HAL_MspInit+0x68>)
 8000468:	699b      	ldr	r3, [r3, #24]
 800046a:	4a17      	ldr	r2, [pc, #92]	; (80004c8 <HAL_MspInit+0x68>)
 800046c:	f043 0301 	orr.w	r3, r3, #1
 8000470:	6193      	str	r3, [r2, #24]
 8000472:	4b15      	ldr	r3, [pc, #84]	; (80004c8 <HAL_MspInit+0x68>)
 8000474:	699b      	ldr	r3, [r3, #24]
 8000476:	f003 0301 	and.w	r3, r3, #1
 800047a:	60bb      	str	r3, [r7, #8]
 800047c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800047e:	4b12      	ldr	r3, [pc, #72]	; (80004c8 <HAL_MspInit+0x68>)
 8000480:	69db      	ldr	r3, [r3, #28]
 8000482:	4a11      	ldr	r2, [pc, #68]	; (80004c8 <HAL_MspInit+0x68>)
 8000484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000488:	61d3      	str	r3, [r2, #28]
 800048a:	4b0f      	ldr	r3, [pc, #60]	; (80004c8 <HAL_MspInit+0x68>)
 800048c:	69db      	ldr	r3, [r3, #28]
 800048e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000492:	607b      	str	r3, [r7, #4]
 8000494:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000496:	2200      	movs	r2, #0
 8000498:	210f      	movs	r1, #15
 800049a:	f06f 0001 	mvn.w	r0, #1
 800049e:	f000 fa4a 	bl	8000936 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004a2:	4b0a      	ldr	r3, [pc, #40]	; (80004cc <HAL_MspInit+0x6c>)
 80004a4:	685b      	ldr	r3, [r3, #4]
 80004a6:	60fb      	str	r3, [r7, #12]
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004ae:	60fb      	str	r3, [r7, #12]
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004b6:	60fb      	str	r3, [r7, #12]
 80004b8:	4a04      	ldr	r2, [pc, #16]	; (80004cc <HAL_MspInit+0x6c>)
 80004ba:	68fb      	ldr	r3, [r7, #12]
 80004bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004be:	bf00      	nop
 80004c0:	3710      	adds	r7, #16
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	bf00      	nop
 80004c8:	40021000 	.word	0x40021000
 80004cc:	40010000 	.word	0x40010000

080004d0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b088      	sub	sp, #32
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d8:	f107 0310 	add.w	r3, r7, #16
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	605a      	str	r2, [r3, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	4a1c      	ldr	r2, [pc, #112]	; (800055c <HAL_UART_MspInit+0x8c>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d131      	bne.n	8000554 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004f0:	4b1b      	ldr	r3, [pc, #108]	; (8000560 <HAL_UART_MspInit+0x90>)
 80004f2:	699b      	ldr	r3, [r3, #24]
 80004f4:	4a1a      	ldr	r2, [pc, #104]	; (8000560 <HAL_UART_MspInit+0x90>)
 80004f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004fa:	6193      	str	r3, [r2, #24]
 80004fc:	4b18      	ldr	r3, [pc, #96]	; (8000560 <HAL_UART_MspInit+0x90>)
 80004fe:	699b      	ldr	r3, [r3, #24]
 8000500:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000504:	60fb      	str	r3, [r7, #12]
 8000506:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000508:	4b15      	ldr	r3, [pc, #84]	; (8000560 <HAL_UART_MspInit+0x90>)
 800050a:	699b      	ldr	r3, [r3, #24]
 800050c:	4a14      	ldr	r2, [pc, #80]	; (8000560 <HAL_UART_MspInit+0x90>)
 800050e:	f043 0304 	orr.w	r3, r3, #4
 8000512:	6193      	str	r3, [r2, #24]
 8000514:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_UART_MspInit+0x90>)
 8000516:	699b      	ldr	r3, [r3, #24]
 8000518:	f003 0304 	and.w	r3, r3, #4
 800051c:	60bb      	str	r3, [r7, #8]
 800051e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000520:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000524:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000526:	2302      	movs	r3, #2
 8000528:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800052a:	2303      	movs	r3, #3
 800052c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800052e:	f107 0310 	add.w	r3, r7, #16
 8000532:	4619      	mov	r1, r3
 8000534:	480b      	ldr	r0, [pc, #44]	; (8000564 <HAL_UART_MspInit+0x94>)
 8000536:	f000 fa29 	bl	800098c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800053a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800053e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000540:	2300      	movs	r3, #0
 8000542:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000544:	2300      	movs	r3, #0
 8000546:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000548:	f107 0310 	add.w	r3, r7, #16
 800054c:	4619      	mov	r1, r3
 800054e:	4805      	ldr	r0, [pc, #20]	; (8000564 <HAL_UART_MspInit+0x94>)
 8000550:	f000 fa1c 	bl	800098c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000554:	bf00      	nop
 8000556:	3720      	adds	r7, #32
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	40013800 	.word	0x40013800
 8000560:	40021000 	.word	0x40021000
 8000564:	40010800 	.word	0x40010800

08000568 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08e      	sub	sp, #56	; 0x38
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000570:	2300      	movs	r3, #0
 8000572:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000574:	2300      	movs	r3, #0
 8000576:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000578:	2300      	movs	r3, #0
 800057a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800057e:	4b34      	ldr	r3, [pc, #208]	; (8000650 <HAL_InitTick+0xe8>)
 8000580:	69db      	ldr	r3, [r3, #28]
 8000582:	4a33      	ldr	r2, [pc, #204]	; (8000650 <HAL_InitTick+0xe8>)
 8000584:	f043 0304 	orr.w	r3, r3, #4
 8000588:	61d3      	str	r3, [r2, #28]
 800058a:	4b31      	ldr	r3, [pc, #196]	; (8000650 <HAL_InitTick+0xe8>)
 800058c:	69db      	ldr	r3, [r3, #28]
 800058e:	f003 0304 	and.w	r3, r3, #4
 8000592:	60fb      	str	r3, [r7, #12]
 8000594:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000596:	f107 0210 	add.w	r2, r7, #16
 800059a:	f107 0314 	add.w	r3, r7, #20
 800059e:	4611      	mov	r1, r2
 80005a0:	4618      	mov	r0, r3
 80005a2:	f000 ff69 	bl	8001478 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80005a6:	6a3b      	ldr	r3, [r7, #32]
 80005a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80005aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d103      	bne.n	80005b8 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80005b0:	f000 ff3a 	bl	8001428 <HAL_RCC_GetPCLK1Freq>
 80005b4:	6378      	str	r0, [r7, #52]	; 0x34
 80005b6:	e004      	b.n	80005c2 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80005b8:	f000 ff36 	bl	8001428 <HAL_RCC_GetPCLK1Freq>
 80005bc:	4603      	mov	r3, r0
 80005be:	005b      	lsls	r3, r3, #1
 80005c0:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80005c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80005c4:	4a23      	ldr	r2, [pc, #140]	; (8000654 <HAL_InitTick+0xec>)
 80005c6:	fba2 2303 	umull	r2, r3, r2, r3
 80005ca:	0c9b      	lsrs	r3, r3, #18
 80005cc:	3b01      	subs	r3, #1
 80005ce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80005d0:	4b21      	ldr	r3, [pc, #132]	; (8000658 <HAL_InitTick+0xf0>)
 80005d2:	4a22      	ldr	r2, [pc, #136]	; (800065c <HAL_InitTick+0xf4>)
 80005d4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80005d6:	4b20      	ldr	r3, [pc, #128]	; (8000658 <HAL_InitTick+0xf0>)
 80005d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80005dc:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80005de:	4a1e      	ldr	r2, [pc, #120]	; (8000658 <HAL_InitTick+0xf0>)
 80005e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005e2:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80005e4:	4b1c      	ldr	r3, [pc, #112]	; (8000658 <HAL_InitTick+0xf0>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ea:	4b1b      	ldr	r3, [pc, #108]	; (8000658 <HAL_InitTick+0xf0>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005f0:	4b19      	ldr	r3, [pc, #100]	; (8000658 <HAL_InitTick+0xf0>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80005f6:	4818      	ldr	r0, [pc, #96]	; (8000658 <HAL_InitTick+0xf0>)
 80005f8:	f000 ff8c 	bl	8001514 <HAL_TIM_Base_Init>
 80005fc:	4603      	mov	r3, r0
 80005fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000602:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000606:	2b00      	cmp	r3, #0
 8000608:	d11b      	bne.n	8000642 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 800060a:	4813      	ldr	r0, [pc, #76]	; (8000658 <HAL_InitTick+0xf0>)
 800060c:	f000 ffda 	bl	80015c4 <HAL_TIM_Base_Start_IT>
 8000610:	4603      	mov	r3, r0
 8000612:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000616:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800061a:	2b00      	cmp	r3, #0
 800061c:	d111      	bne.n	8000642 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800061e:	201e      	movs	r0, #30
 8000620:	f000 f9a5 	bl	800096e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2b0f      	cmp	r3, #15
 8000628:	d808      	bhi.n	800063c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800062a:	2200      	movs	r2, #0
 800062c:	6879      	ldr	r1, [r7, #4]
 800062e:	201e      	movs	r0, #30
 8000630:	f000 f981 	bl	8000936 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000634:	4a0a      	ldr	r2, [pc, #40]	; (8000660 <HAL_InitTick+0xf8>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6013      	str	r3, [r2, #0]
 800063a:	e002      	b.n	8000642 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 800063c:	2301      	movs	r3, #1
 800063e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000642:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000646:	4618      	mov	r0, r3
 8000648:	3738      	adds	r7, #56	; 0x38
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	40021000 	.word	0x40021000
 8000654:	431bde83 	.word	0x431bde83
 8000658:	2000034c 	.word	0x2000034c
 800065c:	40000800 	.word	0x40000800
 8000660:	20000004 	.word	0x20000004

08000664 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000668:	e7fe      	b.n	8000668 <NMI_Handler+0x4>

0800066a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800066e:	e7fe      	b.n	800066e <HardFault_Handler+0x4>

08000670 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000674:	e7fe      	b.n	8000674 <MemManage_Handler+0x4>

08000676 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000676:	b480      	push	{r7}
 8000678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800067a:	e7fe      	b.n	800067a <BusFault_Handler+0x4>

0800067c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000680:	e7fe      	b.n	8000680 <UsageFault_Handler+0x4>

08000682 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000682:	b480      	push	{r7}
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000686:	bf00      	nop
 8000688:	46bd      	mov	sp, r7
 800068a:	bc80      	pop	{r7}
 800068c:	4770      	bx	lr
	...

08000690 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000694:	4802      	ldr	r0, [pc, #8]	; (80006a0 <TIM4_IRQHandler+0x10>)
 8000696:	f000 ffe7 	bl	8001668 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	2000034c 	.word	0x2000034c

080006a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b086      	sub	sp, #24
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006ac:	4a14      	ldr	r2, [pc, #80]	; (8000700 <_sbrk+0x5c>)
 80006ae:	4b15      	ldr	r3, [pc, #84]	; (8000704 <_sbrk+0x60>)
 80006b0:	1ad3      	subs	r3, r2, r3
 80006b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006b8:	4b13      	ldr	r3, [pc, #76]	; (8000708 <_sbrk+0x64>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d102      	bne.n	80006c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006c0:	4b11      	ldr	r3, [pc, #68]	; (8000708 <_sbrk+0x64>)
 80006c2:	4a12      	ldr	r2, [pc, #72]	; (800070c <_sbrk+0x68>)
 80006c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006c6:	4b10      	ldr	r3, [pc, #64]	; (8000708 <_sbrk+0x64>)
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	4413      	add	r3, r2
 80006ce:	693a      	ldr	r2, [r7, #16]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	d207      	bcs.n	80006e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006d4:	f003 ff1c 	bl	8004510 <__errno>
 80006d8:	4603      	mov	r3, r0
 80006da:	220c      	movs	r2, #12
 80006dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006de:	f04f 33ff 	mov.w	r3, #4294967295
 80006e2:	e009      	b.n	80006f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006e4:	4b08      	ldr	r3, [pc, #32]	; (8000708 <_sbrk+0x64>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ea:	4b07      	ldr	r3, [pc, #28]	; (8000708 <_sbrk+0x64>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4413      	add	r3, r2
 80006f2:	4a05      	ldr	r2, [pc, #20]	; (8000708 <_sbrk+0x64>)
 80006f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006f6:	68fb      	ldr	r3, [r7, #12]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	3718      	adds	r7, #24
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	20005000 	.word	0x20005000
 8000704:	00000400 	.word	0x00000400
 8000708:	20000394 	.word	0x20000394
 800070c:	20001238 	.word	0x20001238

08000710 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr

0800071c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800071c:	f7ff fff8 	bl	8000710 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000720:	480b      	ldr	r0, [pc, #44]	; (8000750 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000722:	490c      	ldr	r1, [pc, #48]	; (8000754 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000724:	4a0c      	ldr	r2, [pc, #48]	; (8000758 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000728:	e002      	b.n	8000730 <LoopCopyDataInit>

0800072a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800072a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800072c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800072e:	3304      	adds	r3, #4

08000730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000734:	d3f9      	bcc.n	800072a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000736:	4a09      	ldr	r2, [pc, #36]	; (800075c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000738:	4c09      	ldr	r4, [pc, #36]	; (8000760 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800073a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800073c:	e001      	b.n	8000742 <LoopFillZerobss>

0800073e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800073e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000740:	3204      	adds	r2, #4

08000742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000744:	d3fb      	bcc.n	800073e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000746:	f003 fee9 	bl	800451c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800074a:	f7ff fd45 	bl	80001d8 <main>
  bx lr
 800074e:	4770      	bx	lr
  ldr r0, =_sdata
 8000750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000754:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000758:	08004f30 	.word	0x08004f30
  ldr r2, =_sbss
 800075c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000760:	20001238 	.word	0x20001238

08000764 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000764:	e7fe      	b.n	8000764 <ADC1_2_IRQHandler>
	...

08000768 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800076c:	4b08      	ldr	r3, [pc, #32]	; (8000790 <HAL_Init+0x28>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a07      	ldr	r2, [pc, #28]	; (8000790 <HAL_Init+0x28>)
 8000772:	f043 0310 	orr.w	r3, r3, #16
 8000776:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000778:	2003      	movs	r0, #3
 800077a:	f000 f8d1 	bl	8000920 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800077e:	200f      	movs	r0, #15
 8000780:	f7ff fef2 	bl	8000568 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000784:	f7ff fe6c 	bl	8000460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000788:	2300      	movs	r3, #0
}
 800078a:	4618      	mov	r0, r3
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40022000 	.word	0x40022000

08000794 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000798:	4b05      	ldr	r3, [pc, #20]	; (80007b0 <HAL_IncTick+0x1c>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	461a      	mov	r2, r3
 800079e:	4b05      	ldr	r3, [pc, #20]	; (80007b4 <HAL_IncTick+0x20>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4413      	add	r3, r2
 80007a4:	4a03      	ldr	r2, [pc, #12]	; (80007b4 <HAL_IncTick+0x20>)
 80007a6:	6013      	str	r3, [r2, #0]
}
 80007a8:	bf00      	nop
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bc80      	pop	{r7}
 80007ae:	4770      	bx	lr
 80007b0:	20000008 	.word	0x20000008
 80007b4:	20000398 	.word	0x20000398

080007b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  return uwTick;
 80007bc:	4b02      	ldr	r3, [pc, #8]	; (80007c8 <HAL_GetTick+0x10>)
 80007be:	681b      	ldr	r3, [r3, #0]
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bc80      	pop	{r7}
 80007c6:	4770      	bx	lr
 80007c8:	20000398 	.word	0x20000398

080007cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	f003 0307 	and.w	r3, r3, #7
 80007da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007dc:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <__NVIC_SetPriorityGrouping+0x44>)
 80007de:	68db      	ldr	r3, [r3, #12]
 80007e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007e2:	68ba      	ldr	r2, [r7, #8]
 80007e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007e8:	4013      	ands	r3, r2
 80007ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007fe:	4a04      	ldr	r2, [pc, #16]	; (8000810 <__NVIC_SetPriorityGrouping+0x44>)
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	60d3      	str	r3, [r2, #12]
}
 8000804:	bf00      	nop
 8000806:	3714      	adds	r7, #20
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	e000ed00 	.word	0xe000ed00

08000814 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000818:	4b04      	ldr	r3, [pc, #16]	; (800082c <__NVIC_GetPriorityGrouping+0x18>)
 800081a:	68db      	ldr	r3, [r3, #12]
 800081c:	0a1b      	lsrs	r3, r3, #8
 800081e:	f003 0307 	and.w	r3, r3, #7
}
 8000822:	4618      	mov	r0, r3
 8000824:	46bd      	mov	sp, r7
 8000826:	bc80      	pop	{r7}
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	e000ed00 	.word	0xe000ed00

08000830 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800083a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083e:	2b00      	cmp	r3, #0
 8000840:	db0b      	blt.n	800085a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	f003 021f 	and.w	r2, r3, #31
 8000848:	4906      	ldr	r1, [pc, #24]	; (8000864 <__NVIC_EnableIRQ+0x34>)
 800084a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084e:	095b      	lsrs	r3, r3, #5
 8000850:	2001      	movs	r0, #1
 8000852:	fa00 f202 	lsl.w	r2, r0, r2
 8000856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800085a:	bf00      	nop
 800085c:	370c      	adds	r7, #12
 800085e:	46bd      	mov	sp, r7
 8000860:	bc80      	pop	{r7}
 8000862:	4770      	bx	lr
 8000864:	e000e100 	.word	0xe000e100

08000868 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	6039      	str	r1, [r7, #0]
 8000872:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000878:	2b00      	cmp	r3, #0
 800087a:	db0a      	blt.n	8000892 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	b2da      	uxtb	r2, r3
 8000880:	490c      	ldr	r1, [pc, #48]	; (80008b4 <__NVIC_SetPriority+0x4c>)
 8000882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000886:	0112      	lsls	r2, r2, #4
 8000888:	b2d2      	uxtb	r2, r2
 800088a:	440b      	add	r3, r1
 800088c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000890:	e00a      	b.n	80008a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	b2da      	uxtb	r2, r3
 8000896:	4908      	ldr	r1, [pc, #32]	; (80008b8 <__NVIC_SetPriority+0x50>)
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	f003 030f 	and.w	r3, r3, #15
 800089e:	3b04      	subs	r3, #4
 80008a0:	0112      	lsls	r2, r2, #4
 80008a2:	b2d2      	uxtb	r2, r2
 80008a4:	440b      	add	r3, r1
 80008a6:	761a      	strb	r2, [r3, #24]
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bc80      	pop	{r7}
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	e000e100 	.word	0xe000e100
 80008b8:	e000ed00 	.word	0xe000ed00

080008bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008bc:	b480      	push	{r7}
 80008be:	b089      	sub	sp, #36	; 0x24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	f003 0307 	and.w	r3, r3, #7
 80008ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008d0:	69fb      	ldr	r3, [r7, #28]
 80008d2:	f1c3 0307 	rsb	r3, r3, #7
 80008d6:	2b04      	cmp	r3, #4
 80008d8:	bf28      	it	cs
 80008da:	2304      	movcs	r3, #4
 80008dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008de:	69fb      	ldr	r3, [r7, #28]
 80008e0:	3304      	adds	r3, #4
 80008e2:	2b06      	cmp	r3, #6
 80008e4:	d902      	bls.n	80008ec <NVIC_EncodePriority+0x30>
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	3b03      	subs	r3, #3
 80008ea:	e000      	b.n	80008ee <NVIC_EncodePriority+0x32>
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f0:	f04f 32ff 	mov.w	r2, #4294967295
 80008f4:	69bb      	ldr	r3, [r7, #24]
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	43da      	mvns	r2, r3
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	401a      	ands	r2, r3
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000904:	f04f 31ff 	mov.w	r1, #4294967295
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	fa01 f303 	lsl.w	r3, r1, r3
 800090e:	43d9      	mvns	r1, r3
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000914:	4313      	orrs	r3, r2
         );
}
 8000916:	4618      	mov	r0, r3
 8000918:	3724      	adds	r7, #36	; 0x24
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr

08000920 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f7ff ff4f 	bl	80007cc <__NVIC_SetPriorityGrouping>
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}

08000936 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000936:	b580      	push	{r7, lr}
 8000938:	b086      	sub	sp, #24
 800093a:	af00      	add	r7, sp, #0
 800093c:	4603      	mov	r3, r0
 800093e:	60b9      	str	r1, [r7, #8]
 8000940:	607a      	str	r2, [r7, #4]
 8000942:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000948:	f7ff ff64 	bl	8000814 <__NVIC_GetPriorityGrouping>
 800094c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	68b9      	ldr	r1, [r7, #8]
 8000952:	6978      	ldr	r0, [r7, #20]
 8000954:	f7ff ffb2 	bl	80008bc <NVIC_EncodePriority>
 8000958:	4602      	mov	r2, r0
 800095a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800095e:	4611      	mov	r1, r2
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff ff81 	bl	8000868 <__NVIC_SetPriority>
}
 8000966:	bf00      	nop
 8000968:	3718      	adds	r7, #24
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b082      	sub	sp, #8
 8000972:	af00      	add	r7, sp, #0
 8000974:	4603      	mov	r3, r0
 8000976:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff ff57 	bl	8000830 <__NVIC_EnableIRQ>
}
 8000982:	bf00      	nop
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
	...

0800098c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800098c:	b480      	push	{r7}
 800098e:	b08b      	sub	sp, #44	; 0x2c
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800099a:	2300      	movs	r3, #0
 800099c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800099e:	e169      	b.n	8000c74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009a0:	2201      	movs	r2, #1
 80009a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a4:	fa02 f303 	lsl.w	r3, r2, r3
 80009a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	69fa      	ldr	r2, [r7, #28]
 80009b0:	4013      	ands	r3, r2
 80009b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009b4:	69ba      	ldr	r2, [r7, #24]
 80009b6:	69fb      	ldr	r3, [r7, #28]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	f040 8158 	bne.w	8000c6e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	4a9a      	ldr	r2, [pc, #616]	; (8000c2c <HAL_GPIO_Init+0x2a0>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d05e      	beq.n	8000a86 <HAL_GPIO_Init+0xfa>
 80009c8:	4a98      	ldr	r2, [pc, #608]	; (8000c2c <HAL_GPIO_Init+0x2a0>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d875      	bhi.n	8000aba <HAL_GPIO_Init+0x12e>
 80009ce:	4a98      	ldr	r2, [pc, #608]	; (8000c30 <HAL_GPIO_Init+0x2a4>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d058      	beq.n	8000a86 <HAL_GPIO_Init+0xfa>
 80009d4:	4a96      	ldr	r2, [pc, #600]	; (8000c30 <HAL_GPIO_Init+0x2a4>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d86f      	bhi.n	8000aba <HAL_GPIO_Init+0x12e>
 80009da:	4a96      	ldr	r2, [pc, #600]	; (8000c34 <HAL_GPIO_Init+0x2a8>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d052      	beq.n	8000a86 <HAL_GPIO_Init+0xfa>
 80009e0:	4a94      	ldr	r2, [pc, #592]	; (8000c34 <HAL_GPIO_Init+0x2a8>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d869      	bhi.n	8000aba <HAL_GPIO_Init+0x12e>
 80009e6:	4a94      	ldr	r2, [pc, #592]	; (8000c38 <HAL_GPIO_Init+0x2ac>)
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d04c      	beq.n	8000a86 <HAL_GPIO_Init+0xfa>
 80009ec:	4a92      	ldr	r2, [pc, #584]	; (8000c38 <HAL_GPIO_Init+0x2ac>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d863      	bhi.n	8000aba <HAL_GPIO_Init+0x12e>
 80009f2:	4a92      	ldr	r2, [pc, #584]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d046      	beq.n	8000a86 <HAL_GPIO_Init+0xfa>
 80009f8:	4a90      	ldr	r2, [pc, #576]	; (8000c3c <HAL_GPIO_Init+0x2b0>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d85d      	bhi.n	8000aba <HAL_GPIO_Init+0x12e>
 80009fe:	2b12      	cmp	r3, #18
 8000a00:	d82a      	bhi.n	8000a58 <HAL_GPIO_Init+0xcc>
 8000a02:	2b12      	cmp	r3, #18
 8000a04:	d859      	bhi.n	8000aba <HAL_GPIO_Init+0x12e>
 8000a06:	a201      	add	r2, pc, #4	; (adr r2, 8000a0c <HAL_GPIO_Init+0x80>)
 8000a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a0c:	08000a87 	.word	0x08000a87
 8000a10:	08000a61 	.word	0x08000a61
 8000a14:	08000a73 	.word	0x08000a73
 8000a18:	08000ab5 	.word	0x08000ab5
 8000a1c:	08000abb 	.word	0x08000abb
 8000a20:	08000abb 	.word	0x08000abb
 8000a24:	08000abb 	.word	0x08000abb
 8000a28:	08000abb 	.word	0x08000abb
 8000a2c:	08000abb 	.word	0x08000abb
 8000a30:	08000abb 	.word	0x08000abb
 8000a34:	08000abb 	.word	0x08000abb
 8000a38:	08000abb 	.word	0x08000abb
 8000a3c:	08000abb 	.word	0x08000abb
 8000a40:	08000abb 	.word	0x08000abb
 8000a44:	08000abb 	.word	0x08000abb
 8000a48:	08000abb 	.word	0x08000abb
 8000a4c:	08000abb 	.word	0x08000abb
 8000a50:	08000a69 	.word	0x08000a69
 8000a54:	08000a7d 	.word	0x08000a7d
 8000a58:	4a79      	ldr	r2, [pc, #484]	; (8000c40 <HAL_GPIO_Init+0x2b4>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d013      	beq.n	8000a86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a5e:	e02c      	b.n	8000aba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	68db      	ldr	r3, [r3, #12]
 8000a64:	623b      	str	r3, [r7, #32]
          break;
 8000a66:	e029      	b.n	8000abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	3304      	adds	r3, #4
 8000a6e:	623b      	str	r3, [r7, #32]
          break;
 8000a70:	e024      	b.n	8000abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	68db      	ldr	r3, [r3, #12]
 8000a76:	3308      	adds	r3, #8
 8000a78:	623b      	str	r3, [r7, #32]
          break;
 8000a7a:	e01f      	b.n	8000abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	68db      	ldr	r3, [r3, #12]
 8000a80:	330c      	adds	r3, #12
 8000a82:	623b      	str	r3, [r7, #32]
          break;
 8000a84:	e01a      	b.n	8000abc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	689b      	ldr	r3, [r3, #8]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d102      	bne.n	8000a94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a8e:	2304      	movs	r3, #4
 8000a90:	623b      	str	r3, [r7, #32]
          break;
 8000a92:	e013      	b.n	8000abc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	689b      	ldr	r3, [r3, #8]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d105      	bne.n	8000aa8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a9c:	2308      	movs	r3, #8
 8000a9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	69fa      	ldr	r2, [r7, #28]
 8000aa4:	611a      	str	r2, [r3, #16]
          break;
 8000aa6:	e009      	b.n	8000abc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000aa8:	2308      	movs	r3, #8
 8000aaa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	69fa      	ldr	r2, [r7, #28]
 8000ab0:	615a      	str	r2, [r3, #20]
          break;
 8000ab2:	e003      	b.n	8000abc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	623b      	str	r3, [r7, #32]
          break;
 8000ab8:	e000      	b.n	8000abc <HAL_GPIO_Init+0x130>
          break;
 8000aba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000abc:	69bb      	ldr	r3, [r7, #24]
 8000abe:	2bff      	cmp	r3, #255	; 0xff
 8000ac0:	d801      	bhi.n	8000ac6 <HAL_GPIO_Init+0x13a>
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	e001      	b.n	8000aca <HAL_GPIO_Init+0x13e>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	3304      	adds	r3, #4
 8000aca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000acc:	69bb      	ldr	r3, [r7, #24]
 8000ace:	2bff      	cmp	r3, #255	; 0xff
 8000ad0:	d802      	bhi.n	8000ad8 <HAL_GPIO_Init+0x14c>
 8000ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	e002      	b.n	8000ade <HAL_GPIO_Init+0x152>
 8000ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ada:	3b08      	subs	r3, #8
 8000adc:	009b      	lsls	r3, r3, #2
 8000ade:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	210f      	movs	r1, #15
 8000ae6:	693b      	ldr	r3, [r7, #16]
 8000ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8000aec:	43db      	mvns	r3, r3
 8000aee:	401a      	ands	r2, r3
 8000af0:	6a39      	ldr	r1, [r7, #32]
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	fa01 f303 	lsl.w	r3, r1, r3
 8000af8:	431a      	orrs	r2, r3
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	f000 80b1 	beq.w	8000c6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b0c:	4b4d      	ldr	r3, [pc, #308]	; (8000c44 <HAL_GPIO_Init+0x2b8>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	4a4c      	ldr	r2, [pc, #304]	; (8000c44 <HAL_GPIO_Init+0x2b8>)
 8000b12:	f043 0301 	orr.w	r3, r3, #1
 8000b16:	6193      	str	r3, [r2, #24]
 8000b18:	4b4a      	ldr	r3, [pc, #296]	; (8000c44 <HAL_GPIO_Init+0x2b8>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	f003 0301 	and.w	r3, r3, #1
 8000b20:	60bb      	str	r3, [r7, #8]
 8000b22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b24:	4a48      	ldr	r2, [pc, #288]	; (8000c48 <HAL_GPIO_Init+0x2bc>)
 8000b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b28:	089b      	lsrs	r3, r3, #2
 8000b2a:	3302      	adds	r3, #2
 8000b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b34:	f003 0303 	and.w	r3, r3, #3
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	220f      	movs	r2, #15
 8000b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b40:	43db      	mvns	r3, r3
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	4013      	ands	r3, r2
 8000b46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4a40      	ldr	r2, [pc, #256]	; (8000c4c <HAL_GPIO_Init+0x2c0>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d013      	beq.n	8000b78 <HAL_GPIO_Init+0x1ec>
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a3f      	ldr	r2, [pc, #252]	; (8000c50 <HAL_GPIO_Init+0x2c4>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d00d      	beq.n	8000b74 <HAL_GPIO_Init+0x1e8>
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	4a3e      	ldr	r2, [pc, #248]	; (8000c54 <HAL_GPIO_Init+0x2c8>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d007      	beq.n	8000b70 <HAL_GPIO_Init+0x1e4>
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	4a3d      	ldr	r2, [pc, #244]	; (8000c58 <HAL_GPIO_Init+0x2cc>)
 8000b64:	4293      	cmp	r3, r2
 8000b66:	d101      	bne.n	8000b6c <HAL_GPIO_Init+0x1e0>
 8000b68:	2303      	movs	r3, #3
 8000b6a:	e006      	b.n	8000b7a <HAL_GPIO_Init+0x1ee>
 8000b6c:	2304      	movs	r3, #4
 8000b6e:	e004      	b.n	8000b7a <HAL_GPIO_Init+0x1ee>
 8000b70:	2302      	movs	r3, #2
 8000b72:	e002      	b.n	8000b7a <HAL_GPIO_Init+0x1ee>
 8000b74:	2301      	movs	r3, #1
 8000b76:	e000      	b.n	8000b7a <HAL_GPIO_Init+0x1ee>
 8000b78:	2300      	movs	r3, #0
 8000b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b7c:	f002 0203 	and.w	r2, r2, #3
 8000b80:	0092      	lsls	r2, r2, #2
 8000b82:	4093      	lsls	r3, r2
 8000b84:	68fa      	ldr	r2, [r7, #12]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b8a:	492f      	ldr	r1, [pc, #188]	; (8000c48 <HAL_GPIO_Init+0x2bc>)
 8000b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b8e:	089b      	lsrs	r3, r3, #2
 8000b90:	3302      	adds	r3, #2
 8000b92:	68fa      	ldr	r2, [r7, #12]
 8000b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d006      	beq.n	8000bb2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ba4:	4b2d      	ldr	r3, [pc, #180]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000ba6:	689a      	ldr	r2, [r3, #8]
 8000ba8:	492c      	ldr	r1, [pc, #176]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000baa:	69bb      	ldr	r3, [r7, #24]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	608b      	str	r3, [r1, #8]
 8000bb0:	e006      	b.n	8000bc0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000bb2:	4b2a      	ldr	r3, [pc, #168]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000bb4:	689a      	ldr	r2, [r3, #8]
 8000bb6:	69bb      	ldr	r3, [r7, #24]
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	4928      	ldr	r1, [pc, #160]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d006      	beq.n	8000bda <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bcc:	4b23      	ldr	r3, [pc, #140]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000bce:	68da      	ldr	r2, [r3, #12]
 8000bd0:	4922      	ldr	r1, [pc, #136]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000bd2:	69bb      	ldr	r3, [r7, #24]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	60cb      	str	r3, [r1, #12]
 8000bd8:	e006      	b.n	8000be8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bda:	4b20      	ldr	r3, [pc, #128]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000bdc:	68da      	ldr	r2, [r3, #12]
 8000bde:	69bb      	ldr	r3, [r7, #24]
 8000be0:	43db      	mvns	r3, r3
 8000be2:	491e      	ldr	r1, [pc, #120]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000be4:	4013      	ands	r3, r2
 8000be6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d006      	beq.n	8000c02 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bf4:	4b19      	ldr	r3, [pc, #100]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000bf6:	685a      	ldr	r2, [r3, #4]
 8000bf8:	4918      	ldr	r1, [pc, #96]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000bfa:	69bb      	ldr	r3, [r7, #24]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	604b      	str	r3, [r1, #4]
 8000c00:	e006      	b.n	8000c10 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c02:	4b16      	ldr	r3, [pc, #88]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	69bb      	ldr	r3, [r7, #24]
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	4914      	ldr	r1, [pc, #80]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d021      	beq.n	8000c60 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c1c:	4b0f      	ldr	r3, [pc, #60]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	490e      	ldr	r1, [pc, #56]	; (8000c5c <HAL_GPIO_Init+0x2d0>)
 8000c22:	69bb      	ldr	r3, [r7, #24]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	600b      	str	r3, [r1, #0]
 8000c28:	e021      	b.n	8000c6e <HAL_GPIO_Init+0x2e2>
 8000c2a:	bf00      	nop
 8000c2c:	10320000 	.word	0x10320000
 8000c30:	10310000 	.word	0x10310000
 8000c34:	10220000 	.word	0x10220000
 8000c38:	10210000 	.word	0x10210000
 8000c3c:	10120000 	.word	0x10120000
 8000c40:	10110000 	.word	0x10110000
 8000c44:	40021000 	.word	0x40021000
 8000c48:	40010000 	.word	0x40010000
 8000c4c:	40010800 	.word	0x40010800
 8000c50:	40010c00 	.word	0x40010c00
 8000c54:	40011000 	.word	0x40011000
 8000c58:	40011400 	.word	0x40011400
 8000c5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c60:	4b0b      	ldr	r3, [pc, #44]	; (8000c90 <HAL_GPIO_Init+0x304>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	43db      	mvns	r3, r3
 8000c68:	4909      	ldr	r1, [pc, #36]	; (8000c90 <HAL_GPIO_Init+0x304>)
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c70:	3301      	adds	r3, #1
 8000c72:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	f47f ae8e 	bne.w	80009a0 <HAL_GPIO_Init+0x14>
  }
}
 8000c84:	bf00      	nop
 8000c86:	bf00      	nop
 8000c88:	372c      	adds	r7, #44	; 0x2c
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr
 8000c90:	40010400 	.word	0x40010400

08000c94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d101      	bne.n	8000ca6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e272      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f003 0301 	and.w	r3, r3, #1
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	f000 8087 	beq.w	8000dc2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cb4:	4b92      	ldr	r3, [pc, #584]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f003 030c 	and.w	r3, r3, #12
 8000cbc:	2b04      	cmp	r3, #4
 8000cbe:	d00c      	beq.n	8000cda <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cc0:	4b8f      	ldr	r3, [pc, #572]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	f003 030c 	and.w	r3, r3, #12
 8000cc8:	2b08      	cmp	r3, #8
 8000cca:	d112      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x5e>
 8000ccc:	4b8c      	ldr	r3, [pc, #560]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cd8:	d10b      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cda:	4b89      	ldr	r3, [pc, #548]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d06c      	beq.n	8000dc0 <HAL_RCC_OscConfig+0x12c>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d168      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e24c      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cfa:	d106      	bne.n	8000d0a <HAL_RCC_OscConfig+0x76>
 8000cfc:	4b80      	ldr	r3, [pc, #512]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a7f      	ldr	r2, [pc, #508]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d06:	6013      	str	r3, [r2, #0]
 8000d08:	e02e      	b.n	8000d68 <HAL_RCC_OscConfig+0xd4>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d10c      	bne.n	8000d2c <HAL_RCC_OscConfig+0x98>
 8000d12:	4b7b      	ldr	r3, [pc, #492]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a7a      	ldr	r2, [pc, #488]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d1c:	6013      	str	r3, [r2, #0]
 8000d1e:	4b78      	ldr	r3, [pc, #480]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a77      	ldr	r2, [pc, #476]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d28:	6013      	str	r3, [r2, #0]
 8000d2a:	e01d      	b.n	8000d68 <HAL_RCC_OscConfig+0xd4>
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d34:	d10c      	bne.n	8000d50 <HAL_RCC_OscConfig+0xbc>
 8000d36:	4b72      	ldr	r3, [pc, #456]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a71      	ldr	r2, [pc, #452]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d40:	6013      	str	r3, [r2, #0]
 8000d42:	4b6f      	ldr	r3, [pc, #444]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a6e      	ldr	r2, [pc, #440]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d4c:	6013      	str	r3, [r2, #0]
 8000d4e:	e00b      	b.n	8000d68 <HAL_RCC_OscConfig+0xd4>
 8000d50:	4b6b      	ldr	r3, [pc, #428]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a6a      	ldr	r2, [pc, #424]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d5a:	6013      	str	r3, [r2, #0]
 8000d5c:	4b68      	ldr	r3, [pc, #416]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a67      	ldr	r2, [pc, #412]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d013      	beq.n	8000d98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d70:	f7ff fd22 	bl	80007b8 <HAL_GetTick>
 8000d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d76:	e008      	b.n	8000d8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d78:	f7ff fd1e 	bl	80007b8 <HAL_GetTick>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	2b64      	cmp	r3, #100	; 0x64
 8000d84:	d901      	bls.n	8000d8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d86:	2303      	movs	r3, #3
 8000d88:	e200      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d8a:	4b5d      	ldr	r3, [pc, #372]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d0f0      	beq.n	8000d78 <HAL_RCC_OscConfig+0xe4>
 8000d96:	e014      	b.n	8000dc2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d98:	f7ff fd0e 	bl	80007b8 <HAL_GetTick>
 8000d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d9e:	e008      	b.n	8000db2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000da0:	f7ff fd0a 	bl	80007b8 <HAL_GetTick>
 8000da4:	4602      	mov	r2, r0
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	2b64      	cmp	r3, #100	; 0x64
 8000dac:	d901      	bls.n	8000db2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000dae:	2303      	movs	r3, #3
 8000db0:	e1ec      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000db2:	4b53      	ldr	r3, [pc, #332]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1f0      	bne.n	8000da0 <HAL_RCC_OscConfig+0x10c>
 8000dbe:	e000      	b.n	8000dc2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0302 	and.w	r3, r3, #2
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d063      	beq.n	8000e96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000dce:	4b4c      	ldr	r3, [pc, #304]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f003 030c 	and.w	r3, r3, #12
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d00b      	beq.n	8000df2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000dda:	4b49      	ldr	r3, [pc, #292]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	f003 030c 	and.w	r3, r3, #12
 8000de2:	2b08      	cmp	r3, #8
 8000de4:	d11c      	bne.n	8000e20 <HAL_RCC_OscConfig+0x18c>
 8000de6:	4b46      	ldr	r3, [pc, #280]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d116      	bne.n	8000e20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000df2:	4b43      	ldr	r3, [pc, #268]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f003 0302 	and.w	r3, r3, #2
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d005      	beq.n	8000e0a <HAL_RCC_OscConfig+0x176>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	691b      	ldr	r3, [r3, #16]
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d001      	beq.n	8000e0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
 8000e08:	e1c0      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e0a:	4b3d      	ldr	r3, [pc, #244]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	695b      	ldr	r3, [r3, #20]
 8000e16:	00db      	lsls	r3, r3, #3
 8000e18:	4939      	ldr	r1, [pc, #228]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e1e:	e03a      	b.n	8000e96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	691b      	ldr	r3, [r3, #16]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d020      	beq.n	8000e6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e28:	4b36      	ldr	r3, [pc, #216]	; (8000f04 <HAL_RCC_OscConfig+0x270>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e2e:	f7ff fcc3 	bl	80007b8 <HAL_GetTick>
 8000e32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e34:	e008      	b.n	8000e48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e36:	f7ff fcbf 	bl	80007b8 <HAL_GetTick>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d901      	bls.n	8000e48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e44:	2303      	movs	r3, #3
 8000e46:	e1a1      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e48:	4b2d      	ldr	r3, [pc, #180]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f003 0302 	and.w	r3, r3, #2
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d0f0      	beq.n	8000e36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e54:	4b2a      	ldr	r3, [pc, #168]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	695b      	ldr	r3, [r3, #20]
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	4927      	ldr	r1, [pc, #156]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000e64:	4313      	orrs	r3, r2
 8000e66:	600b      	str	r3, [r1, #0]
 8000e68:	e015      	b.n	8000e96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e6a:	4b26      	ldr	r3, [pc, #152]	; (8000f04 <HAL_RCC_OscConfig+0x270>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e70:	f7ff fca2 	bl	80007b8 <HAL_GetTick>
 8000e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e76:	e008      	b.n	8000e8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e78:	f7ff fc9e 	bl	80007b8 <HAL_GetTick>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d901      	bls.n	8000e8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e86:	2303      	movs	r3, #3
 8000e88:	e180      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e8a:	4b1d      	ldr	r3, [pc, #116]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d1f0      	bne.n	8000e78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f003 0308 	and.w	r3, r3, #8
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d03a      	beq.n	8000f18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	699b      	ldr	r3, [r3, #24]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d019      	beq.n	8000ede <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000eaa:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <HAL_RCC_OscConfig+0x274>)
 8000eac:	2201      	movs	r2, #1
 8000eae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb0:	f7ff fc82 	bl	80007b8 <HAL_GetTick>
 8000eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eb6:	e008      	b.n	8000eca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000eb8:	f7ff fc7e 	bl	80007b8 <HAL_GetTick>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d901      	bls.n	8000eca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	e160      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eca:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <HAL_RCC_OscConfig+0x26c>)
 8000ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ece:	f003 0302 	and.w	r3, r3, #2
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d0f0      	beq.n	8000eb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ed6:	2001      	movs	r0, #1
 8000ed8:	f000 fafe 	bl	80014d8 <RCC_Delay>
 8000edc:	e01c      	b.n	8000f18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ede:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <HAL_RCC_OscConfig+0x274>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ee4:	f7ff fc68 	bl	80007b8 <HAL_GetTick>
 8000ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000eea:	e00f      	b.n	8000f0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000eec:	f7ff fc64 	bl	80007b8 <HAL_GetTick>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	2b02      	cmp	r3, #2
 8000ef8:	d908      	bls.n	8000f0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000efa:	2303      	movs	r3, #3
 8000efc:	e146      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
 8000efe:	bf00      	nop
 8000f00:	40021000 	.word	0x40021000
 8000f04:	42420000 	.word	0x42420000
 8000f08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f0c:	4b92      	ldr	r3, [pc, #584]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f10:	f003 0302 	and.w	r3, r3, #2
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d1e9      	bne.n	8000eec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f003 0304 	and.w	r3, r3, #4
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	f000 80a6 	beq.w	8001072 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f26:	2300      	movs	r3, #0
 8000f28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f2a:	4b8b      	ldr	r3, [pc, #556]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d10d      	bne.n	8000f52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f36:	4b88      	ldr	r3, [pc, #544]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000f38:	69db      	ldr	r3, [r3, #28]
 8000f3a:	4a87      	ldr	r2, [pc, #540]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000f3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f40:	61d3      	str	r3, [r2, #28]
 8000f42:	4b85      	ldr	r3, [pc, #532]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000f44:	69db      	ldr	r3, [r3, #28]
 8000f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f52:	4b82      	ldr	r3, [pc, #520]	; (800115c <HAL_RCC_OscConfig+0x4c8>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d118      	bne.n	8000f90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f5e:	4b7f      	ldr	r3, [pc, #508]	; (800115c <HAL_RCC_OscConfig+0x4c8>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a7e      	ldr	r2, [pc, #504]	; (800115c <HAL_RCC_OscConfig+0x4c8>)
 8000f64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f6a:	f7ff fc25 	bl	80007b8 <HAL_GetTick>
 8000f6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f70:	e008      	b.n	8000f84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f72:	f7ff fc21 	bl	80007b8 <HAL_GetTick>
 8000f76:	4602      	mov	r2, r0
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	2b64      	cmp	r3, #100	; 0x64
 8000f7e:	d901      	bls.n	8000f84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f80:	2303      	movs	r3, #3
 8000f82:	e103      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f84:	4b75      	ldr	r3, [pc, #468]	; (800115c <HAL_RCC_OscConfig+0x4c8>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d0f0      	beq.n	8000f72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d106      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x312>
 8000f98:	4b6f      	ldr	r3, [pc, #444]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000f9a:	6a1b      	ldr	r3, [r3, #32]
 8000f9c:	4a6e      	ldr	r2, [pc, #440]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000f9e:	f043 0301 	orr.w	r3, r3, #1
 8000fa2:	6213      	str	r3, [r2, #32]
 8000fa4:	e02d      	b.n	8001002 <HAL_RCC_OscConfig+0x36e>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	68db      	ldr	r3, [r3, #12]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d10c      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x334>
 8000fae:	4b6a      	ldr	r3, [pc, #424]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000fb0:	6a1b      	ldr	r3, [r3, #32]
 8000fb2:	4a69      	ldr	r2, [pc, #420]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000fb4:	f023 0301 	bic.w	r3, r3, #1
 8000fb8:	6213      	str	r3, [r2, #32]
 8000fba:	4b67      	ldr	r3, [pc, #412]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000fbc:	6a1b      	ldr	r3, [r3, #32]
 8000fbe:	4a66      	ldr	r2, [pc, #408]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000fc0:	f023 0304 	bic.w	r3, r3, #4
 8000fc4:	6213      	str	r3, [r2, #32]
 8000fc6:	e01c      	b.n	8001002 <HAL_RCC_OscConfig+0x36e>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	2b05      	cmp	r3, #5
 8000fce:	d10c      	bne.n	8000fea <HAL_RCC_OscConfig+0x356>
 8000fd0:	4b61      	ldr	r3, [pc, #388]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000fd2:	6a1b      	ldr	r3, [r3, #32]
 8000fd4:	4a60      	ldr	r2, [pc, #384]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000fd6:	f043 0304 	orr.w	r3, r3, #4
 8000fda:	6213      	str	r3, [r2, #32]
 8000fdc:	4b5e      	ldr	r3, [pc, #376]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000fde:	6a1b      	ldr	r3, [r3, #32]
 8000fe0:	4a5d      	ldr	r2, [pc, #372]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	6213      	str	r3, [r2, #32]
 8000fe8:	e00b      	b.n	8001002 <HAL_RCC_OscConfig+0x36e>
 8000fea:	4b5b      	ldr	r3, [pc, #364]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	6a1b      	ldr	r3, [r3, #32]
 8000fee:	4a5a      	ldr	r2, [pc, #360]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000ff0:	f023 0301 	bic.w	r3, r3, #1
 8000ff4:	6213      	str	r3, [r2, #32]
 8000ff6:	4b58      	ldr	r3, [pc, #352]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000ff8:	6a1b      	ldr	r3, [r3, #32]
 8000ffa:	4a57      	ldr	r2, [pc, #348]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8000ffc:	f023 0304 	bic.w	r3, r3, #4
 8001000:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	68db      	ldr	r3, [r3, #12]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d015      	beq.n	8001036 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800100a:	f7ff fbd5 	bl	80007b8 <HAL_GetTick>
 800100e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001010:	e00a      	b.n	8001028 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001012:	f7ff fbd1 	bl	80007b8 <HAL_GetTick>
 8001016:	4602      	mov	r2, r0
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001020:	4293      	cmp	r3, r2
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e0b1      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001028:	4b4b      	ldr	r3, [pc, #300]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 800102a:	6a1b      	ldr	r3, [r3, #32]
 800102c:	f003 0302 	and.w	r3, r3, #2
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0ee      	beq.n	8001012 <HAL_RCC_OscConfig+0x37e>
 8001034:	e014      	b.n	8001060 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001036:	f7ff fbbf 	bl	80007b8 <HAL_GetTick>
 800103a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800103c:	e00a      	b.n	8001054 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800103e:	f7ff fbbb 	bl	80007b8 <HAL_GetTick>
 8001042:	4602      	mov	r2, r0
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	f241 3288 	movw	r2, #5000	; 0x1388
 800104c:	4293      	cmp	r3, r2
 800104e:	d901      	bls.n	8001054 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001050:	2303      	movs	r3, #3
 8001052:	e09b      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001054:	4b40      	ldr	r3, [pc, #256]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8001056:	6a1b      	ldr	r3, [r3, #32]
 8001058:	f003 0302 	and.w	r3, r3, #2
 800105c:	2b00      	cmp	r3, #0
 800105e:	d1ee      	bne.n	800103e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001060:	7dfb      	ldrb	r3, [r7, #23]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d105      	bne.n	8001072 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001066:	4b3c      	ldr	r3, [pc, #240]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	4a3b      	ldr	r2, [pc, #236]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 800106c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001070:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	2b00      	cmp	r3, #0
 8001078:	f000 8087 	beq.w	800118a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800107c:	4b36      	ldr	r3, [pc, #216]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 030c 	and.w	r3, r3, #12
 8001084:	2b08      	cmp	r3, #8
 8001086:	d061      	beq.n	800114c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	69db      	ldr	r3, [r3, #28]
 800108c:	2b02      	cmp	r3, #2
 800108e:	d146      	bne.n	800111e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001090:	4b33      	ldr	r3, [pc, #204]	; (8001160 <HAL_RCC_OscConfig+0x4cc>)
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001096:	f7ff fb8f 	bl	80007b8 <HAL_GetTick>
 800109a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800109c:	e008      	b.n	80010b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800109e:	f7ff fb8b 	bl	80007b8 <HAL_GetTick>
 80010a2:	4602      	mov	r2, r0
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	1ad3      	subs	r3, r2, r3
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d901      	bls.n	80010b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010ac:	2303      	movs	r3, #3
 80010ae:	e06d      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010b0:	4b29      	ldr	r3, [pc, #164]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d1f0      	bne.n	800109e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6a1b      	ldr	r3, [r3, #32]
 80010c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010c4:	d108      	bne.n	80010d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010c6:	4b24      	ldr	r3, [pc, #144]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	4921      	ldr	r1, [pc, #132]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 80010d4:	4313      	orrs	r3, r2
 80010d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010d8:	4b1f      	ldr	r3, [pc, #124]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6a19      	ldr	r1, [r3, #32]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e8:	430b      	orrs	r3, r1
 80010ea:	491b      	ldr	r1, [pc, #108]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 80010ec:	4313      	orrs	r3, r2
 80010ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010f0:	4b1b      	ldr	r3, [pc, #108]	; (8001160 <HAL_RCC_OscConfig+0x4cc>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f6:	f7ff fb5f 	bl	80007b8 <HAL_GetTick>
 80010fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010fc:	e008      	b.n	8001110 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010fe:	f7ff fb5b 	bl	80007b8 <HAL_GetTick>
 8001102:	4602      	mov	r2, r0
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	2b02      	cmp	r3, #2
 800110a:	d901      	bls.n	8001110 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800110c:	2303      	movs	r3, #3
 800110e:	e03d      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001110:	4b11      	ldr	r3, [pc, #68]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001118:	2b00      	cmp	r3, #0
 800111a:	d0f0      	beq.n	80010fe <HAL_RCC_OscConfig+0x46a>
 800111c:	e035      	b.n	800118a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800111e:	4b10      	ldr	r3, [pc, #64]	; (8001160 <HAL_RCC_OscConfig+0x4cc>)
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001124:	f7ff fb48 	bl	80007b8 <HAL_GetTick>
 8001128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800112a:	e008      	b.n	800113e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800112c:	f7ff fb44 	bl	80007b8 <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b02      	cmp	r3, #2
 8001138:	d901      	bls.n	800113e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e026      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800113e:	4b06      	ldr	r3, [pc, #24]	; (8001158 <HAL_RCC_OscConfig+0x4c4>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1f0      	bne.n	800112c <HAL_RCC_OscConfig+0x498>
 800114a:	e01e      	b.n	800118a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69db      	ldr	r3, [r3, #28]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d107      	bne.n	8001164 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e019      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
 8001158:	40021000 	.word	0x40021000
 800115c:	40007000 	.word	0x40007000
 8001160:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001164:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <HAL_RCC_OscConfig+0x500>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	429a      	cmp	r2, r3
 8001176:	d106      	bne.n	8001186 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001182:	429a      	cmp	r2, r3
 8001184:	d001      	beq.n	800118a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e000      	b.n	800118c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800118a:	2300      	movs	r3, #0
}
 800118c:	4618      	mov	r0, r3
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40021000 	.word	0x40021000

08001198 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d101      	bne.n	80011ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e0d0      	b.n	800134e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011ac:	4b6a      	ldr	r3, [pc, #424]	; (8001358 <HAL_RCC_ClockConfig+0x1c0>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0307 	and.w	r3, r3, #7
 80011b4:	683a      	ldr	r2, [r7, #0]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d910      	bls.n	80011dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ba:	4b67      	ldr	r3, [pc, #412]	; (8001358 <HAL_RCC_ClockConfig+0x1c0>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f023 0207 	bic.w	r2, r3, #7
 80011c2:	4965      	ldr	r1, [pc, #404]	; (8001358 <HAL_RCC_ClockConfig+0x1c0>)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ca:	4b63      	ldr	r3, [pc, #396]	; (8001358 <HAL_RCC_ClockConfig+0x1c0>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	683a      	ldr	r2, [r7, #0]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d001      	beq.n	80011dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e0b8      	b.n	800134e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f003 0302 	and.w	r3, r3, #2
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d020      	beq.n	800122a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 0304 	and.w	r3, r3, #4
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d005      	beq.n	8001200 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011f4:	4b59      	ldr	r3, [pc, #356]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	4a58      	ldr	r2, [pc, #352]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 80011fa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80011fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0308 	and.w	r3, r3, #8
 8001208:	2b00      	cmp	r3, #0
 800120a:	d005      	beq.n	8001218 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800120c:	4b53      	ldr	r3, [pc, #332]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	4a52      	ldr	r2, [pc, #328]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001212:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001216:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001218:	4b50      	ldr	r3, [pc, #320]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	494d      	ldr	r1, [pc, #308]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001226:	4313      	orrs	r3, r2
 8001228:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	2b00      	cmp	r3, #0
 8001234:	d040      	beq.n	80012b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	2b01      	cmp	r3, #1
 800123c:	d107      	bne.n	800124e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800123e:	4b47      	ldr	r3, [pc, #284]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d115      	bne.n	8001276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e07f      	b.n	800134e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	2b02      	cmp	r3, #2
 8001254:	d107      	bne.n	8001266 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001256:	4b41      	ldr	r3, [pc, #260]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d109      	bne.n	8001276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e073      	b.n	800134e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001266:	4b3d      	ldr	r3, [pc, #244]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0302 	and.w	r3, r3, #2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d101      	bne.n	8001276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e06b      	b.n	800134e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001276:	4b39      	ldr	r3, [pc, #228]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f023 0203 	bic.w	r2, r3, #3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	4936      	ldr	r1, [pc, #216]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001284:	4313      	orrs	r3, r2
 8001286:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001288:	f7ff fa96 	bl	80007b8 <HAL_GetTick>
 800128c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800128e:	e00a      	b.n	80012a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001290:	f7ff fa92 	bl	80007b8 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	f241 3288 	movw	r2, #5000	; 0x1388
 800129e:	4293      	cmp	r3, r2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e053      	b.n	800134e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012a6:	4b2d      	ldr	r3, [pc, #180]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f003 020c 	and.w	r2, r3, #12
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d1eb      	bne.n	8001290 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012b8:	4b27      	ldr	r3, [pc, #156]	; (8001358 <HAL_RCC_ClockConfig+0x1c0>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0307 	and.w	r3, r3, #7
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d210      	bcs.n	80012e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012c6:	4b24      	ldr	r3, [pc, #144]	; (8001358 <HAL_RCC_ClockConfig+0x1c0>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f023 0207 	bic.w	r2, r3, #7
 80012ce:	4922      	ldr	r1, [pc, #136]	; (8001358 <HAL_RCC_ClockConfig+0x1c0>)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012d6:	4b20      	ldr	r3, [pc, #128]	; (8001358 <HAL_RCC_ClockConfig+0x1c0>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d001      	beq.n	80012e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e032      	b.n	800134e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d008      	beq.n	8001306 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012f4:	4b19      	ldr	r3, [pc, #100]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	4916      	ldr	r1, [pc, #88]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001302:	4313      	orrs	r3, r2
 8001304:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0308 	and.w	r3, r3, #8
 800130e:	2b00      	cmp	r3, #0
 8001310:	d009      	beq.n	8001326 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001312:	4b12      	ldr	r3, [pc, #72]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	691b      	ldr	r3, [r3, #16]
 800131e:	00db      	lsls	r3, r3, #3
 8001320:	490e      	ldr	r1, [pc, #56]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001322:	4313      	orrs	r3, r2
 8001324:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001326:	f000 f821 	bl	800136c <HAL_RCC_GetSysClockFreq>
 800132a:	4602      	mov	r2, r0
 800132c:	4b0b      	ldr	r3, [pc, #44]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	091b      	lsrs	r3, r3, #4
 8001332:	f003 030f 	and.w	r3, r3, #15
 8001336:	490a      	ldr	r1, [pc, #40]	; (8001360 <HAL_RCC_ClockConfig+0x1c8>)
 8001338:	5ccb      	ldrb	r3, [r1, r3]
 800133a:	fa22 f303 	lsr.w	r3, r2, r3
 800133e:	4a09      	ldr	r2, [pc, #36]	; (8001364 <HAL_RCC_ClockConfig+0x1cc>)
 8001340:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001342:	4b09      	ldr	r3, [pc, #36]	; (8001368 <HAL_RCC_ClockConfig+0x1d0>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f90e 	bl	8000568 <HAL_InitTick>

  return HAL_OK;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40022000 	.word	0x40022000
 800135c:	40021000 	.word	0x40021000
 8001360:	08004ec8 	.word	0x08004ec8
 8001364:	20000000 	.word	0x20000000
 8001368:	20000004 	.word	0x20000004

0800136c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800136c:	b480      	push	{r7}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001372:	2300      	movs	r3, #0
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	2300      	movs	r3, #0
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001386:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <HAL_RCC_GetSysClockFreq+0x94>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f003 030c 	and.w	r3, r3, #12
 8001392:	2b04      	cmp	r3, #4
 8001394:	d002      	beq.n	800139c <HAL_RCC_GetSysClockFreq+0x30>
 8001396:	2b08      	cmp	r3, #8
 8001398:	d003      	beq.n	80013a2 <HAL_RCC_GetSysClockFreq+0x36>
 800139a:	e027      	b.n	80013ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800139c:	4b19      	ldr	r3, [pc, #100]	; (8001404 <HAL_RCC_GetSysClockFreq+0x98>)
 800139e:	613b      	str	r3, [r7, #16]
      break;
 80013a0:	e027      	b.n	80013f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	0c9b      	lsrs	r3, r3, #18
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	4a17      	ldr	r2, [pc, #92]	; (8001408 <HAL_RCC_GetSysClockFreq+0x9c>)
 80013ac:	5cd3      	ldrb	r3, [r2, r3]
 80013ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d010      	beq.n	80013dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <HAL_RCC_GetSysClockFreq+0x94>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	0c5b      	lsrs	r3, r3, #17
 80013c0:	f003 0301 	and.w	r3, r3, #1
 80013c4:	4a11      	ldr	r2, [pc, #68]	; (800140c <HAL_RCC_GetSysClockFreq+0xa0>)
 80013c6:	5cd3      	ldrb	r3, [r2, r3]
 80013c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a0d      	ldr	r2, [pc, #52]	; (8001404 <HAL_RCC_GetSysClockFreq+0x98>)
 80013ce:	fb03 f202 	mul.w	r2, r3, r2
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80013d8:	617b      	str	r3, [r7, #20]
 80013da:	e004      	b.n	80013e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4a0c      	ldr	r2, [pc, #48]	; (8001410 <HAL_RCC_GetSysClockFreq+0xa4>)
 80013e0:	fb02 f303 	mul.w	r3, r2, r3
 80013e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	613b      	str	r3, [r7, #16]
      break;
 80013ea:	e002      	b.n	80013f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80013ec:	4b05      	ldr	r3, [pc, #20]	; (8001404 <HAL_RCC_GetSysClockFreq+0x98>)
 80013ee:	613b      	str	r3, [r7, #16]
      break;
 80013f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013f2:	693b      	ldr	r3, [r7, #16]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	371c      	adds	r7, #28
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bc80      	pop	{r7}
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40021000 	.word	0x40021000
 8001404:	007a1200 	.word	0x007a1200
 8001408:	08004ee0 	.word	0x08004ee0
 800140c:	08004ef0 	.word	0x08004ef0
 8001410:	003d0900 	.word	0x003d0900

08001414 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001418:	4b02      	ldr	r3, [pc, #8]	; (8001424 <HAL_RCC_GetHCLKFreq+0x10>)
 800141a:	681b      	ldr	r3, [r3, #0]
}
 800141c:	4618      	mov	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr
 8001424:	20000000 	.word	0x20000000

08001428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800142c:	f7ff fff2 	bl	8001414 <HAL_RCC_GetHCLKFreq>
 8001430:	4602      	mov	r2, r0
 8001432:	4b05      	ldr	r3, [pc, #20]	; (8001448 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	0a1b      	lsrs	r3, r3, #8
 8001438:	f003 0307 	and.w	r3, r3, #7
 800143c:	4903      	ldr	r1, [pc, #12]	; (800144c <HAL_RCC_GetPCLK1Freq+0x24>)
 800143e:	5ccb      	ldrb	r3, [r1, r3]
 8001440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001444:	4618      	mov	r0, r3
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40021000 	.word	0x40021000
 800144c:	08004ed8 	.word	0x08004ed8

08001450 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001454:	f7ff ffde 	bl	8001414 <HAL_RCC_GetHCLKFreq>
 8001458:	4602      	mov	r2, r0
 800145a:	4b05      	ldr	r3, [pc, #20]	; (8001470 <HAL_RCC_GetPCLK2Freq+0x20>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	0adb      	lsrs	r3, r3, #11
 8001460:	f003 0307 	and.w	r3, r3, #7
 8001464:	4903      	ldr	r1, [pc, #12]	; (8001474 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001466:	5ccb      	ldrb	r3, [r1, r3]
 8001468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800146c:	4618      	mov	r0, r3
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40021000 	.word	0x40021000
 8001474:	08004ed8 	.word	0x08004ed8

08001478 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	220f      	movs	r2, #15
 8001486:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001488:	4b11      	ldr	r3, [pc, #68]	; (80014d0 <HAL_RCC_GetClockConfig+0x58>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f003 0203 	and.w	r2, r3, #3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001494:	4b0e      	ldr	r3, [pc, #56]	; (80014d0 <HAL_RCC_GetClockConfig+0x58>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80014a0:	4b0b      	ldr	r3, [pc, #44]	; (80014d0 <HAL_RCC_GetClockConfig+0x58>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80014ac:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <HAL_RCC_GetClockConfig+0x58>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	08db      	lsrs	r3, r3, #3
 80014b2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80014ba:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <HAL_RCC_GetClockConfig+0x5c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0207 	and.w	r2, r3, #7
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bc80      	pop	{r7}
 80014ce:	4770      	bx	lr
 80014d0:	40021000 	.word	0x40021000
 80014d4:	40022000 	.word	0x40022000

080014d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014e0:	4b0a      	ldr	r3, [pc, #40]	; (800150c <RCC_Delay+0x34>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a0a      	ldr	r2, [pc, #40]	; (8001510 <RCC_Delay+0x38>)
 80014e6:	fba2 2303 	umull	r2, r3, r2, r3
 80014ea:	0a5b      	lsrs	r3, r3, #9
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	fb02 f303 	mul.w	r3, r2, r3
 80014f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80014f4:	bf00      	nop
  }
  while (Delay --);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	1e5a      	subs	r2, r3, #1
 80014fa:	60fa      	str	r2, [r7, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d1f9      	bne.n	80014f4 <RCC_Delay+0x1c>
}
 8001500:	bf00      	nop
 8001502:	bf00      	nop
 8001504:	3714      	adds	r7, #20
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr
 800150c:	20000000 	.word	0x20000000
 8001510:	10624dd3 	.word	0x10624dd3

08001514 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e041      	b.n	80015aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b00      	cmp	r3, #0
 8001530:	d106      	bne.n	8001540 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f000 f839 	bl	80015b2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2202      	movs	r2, #2
 8001544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	3304      	adds	r3, #4
 8001550:	4619      	mov	r1, r3
 8001552:	4610      	mov	r0, r2
 8001554:	f000 f99c 	bl	8001890 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2201      	movs	r2, #1
 800155c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2201      	movs	r2, #1
 8001564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2201      	movs	r2, #1
 800156c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2201      	movs	r2, #1
 8001574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2201      	movs	r2, #1
 800157c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2201      	movs	r2, #1
 8001584:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2201      	movs	r2, #1
 800158c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2201      	movs	r2, #1
 8001594:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2201      	movs	r2, #1
 800159c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2201      	movs	r2, #1
 80015a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr

080015c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d001      	beq.n	80015dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e03a      	b.n	8001652 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2202      	movs	r2, #2
 80015e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	68da      	ldr	r2, [r3, #12]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f042 0201 	orr.w	r2, r2, #1
 80015f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a18      	ldr	r2, [pc, #96]	; (800165c <HAL_TIM_Base_Start_IT+0x98>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d00e      	beq.n	800161c <HAL_TIM_Base_Start_IT+0x58>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001606:	d009      	beq.n	800161c <HAL_TIM_Base_Start_IT+0x58>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a14      	ldr	r2, [pc, #80]	; (8001660 <HAL_TIM_Base_Start_IT+0x9c>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d004      	beq.n	800161c <HAL_TIM_Base_Start_IT+0x58>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a13      	ldr	r2, [pc, #76]	; (8001664 <HAL_TIM_Base_Start_IT+0xa0>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d111      	bne.n	8001640 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	f003 0307 	and.w	r3, r3, #7
 8001626:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2b06      	cmp	r3, #6
 800162c:	d010      	beq.n	8001650 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f042 0201 	orr.w	r2, r2, #1
 800163c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800163e:	e007      	b.n	8001650 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f042 0201 	orr.w	r2, r2, #1
 800164e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	3714      	adds	r7, #20
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr
 800165c:	40012c00 	.word	0x40012c00
 8001660:	40000400 	.word	0x40000400
 8001664:	40000800 	.word	0x40000800

08001668 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	68db      	ldr	r3, [r3, #12]
 8001676:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	f003 0302 	and.w	r3, r3, #2
 8001686:	2b00      	cmp	r3, #0
 8001688:	d020      	beq.n	80016cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d01b      	beq.n	80016cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f06f 0202 	mvn.w	r2, #2
 800169c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2201      	movs	r2, #1
 80016a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	f003 0303 	and.w	r3, r3, #3
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d003      	beq.n	80016ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f000 f8d1 	bl	800185a <HAL_TIM_IC_CaptureCallback>
 80016b8:	e005      	b.n	80016c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f000 f8c4 	bl	8001848 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f000 f8d3 	bl	800186c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	f003 0304 	and.w	r3, r3, #4
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d020      	beq.n	8001718 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	f003 0304 	and.w	r3, r3, #4
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d01b      	beq.n	8001718 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f06f 0204 	mvn.w	r2, #4
 80016e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2202      	movs	r2, #2
 80016ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	699b      	ldr	r3, [r3, #24]
 80016f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d003      	beq.n	8001706 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f000 f8ab 	bl	800185a <HAL_TIM_IC_CaptureCallback>
 8001704:	e005      	b.n	8001712 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f000 f89e 	bl	8001848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f000 f8ad 	bl	800186c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	f003 0308 	and.w	r3, r3, #8
 800171e:	2b00      	cmp	r3, #0
 8001720:	d020      	beq.n	8001764 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f003 0308 	and.w	r3, r3, #8
 8001728:	2b00      	cmp	r3, #0
 800172a:	d01b      	beq.n	8001764 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f06f 0208 	mvn.w	r2, #8
 8001734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2204      	movs	r2, #4
 800173a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	f003 0303 	and.w	r3, r3, #3
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f000 f885 	bl	800185a <HAL_TIM_IC_CaptureCallback>
 8001750:	e005      	b.n	800175e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f000 f878 	bl	8001848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f000 f887 	bl	800186c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	f003 0310 	and.w	r3, r3, #16
 800176a:	2b00      	cmp	r3, #0
 800176c:	d020      	beq.n	80017b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	f003 0310 	and.w	r3, r3, #16
 8001774:	2b00      	cmp	r3, #0
 8001776:	d01b      	beq.n	80017b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f06f 0210 	mvn.w	r2, #16
 8001780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2208      	movs	r2, #8
 8001786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001792:	2b00      	cmp	r3, #0
 8001794:	d003      	beq.n	800179e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 f85f 	bl	800185a <HAL_TIM_IC_CaptureCallback>
 800179c:	e005      	b.n	80017aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f000 f852 	bl	8001848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f000 f861 	bl	800186c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d00c      	beq.n	80017d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d007      	beq.n	80017d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f06f 0201 	mvn.w	r2, #1
 80017cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7fe fe2e 	bl	8000430 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d00c      	beq.n	80017f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d007      	beq.n	80017f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80017f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 f8c3 	bl	800197e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00c      	beq.n	800181c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001808:	2b00      	cmp	r3, #0
 800180a:	d007      	beq.n	800181c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f000 f831 	bl	800187e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	f003 0320 	and.w	r3, r3, #32
 8001822:	2b00      	cmp	r3, #0
 8001824:	d00c      	beq.n	8001840 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	f003 0320 	and.w	r3, r3, #32
 800182c:	2b00      	cmp	r3, #0
 800182e:	d007      	beq.n	8001840 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f06f 0220 	mvn.w	r2, #32
 8001838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f000 f896 	bl	800196c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001840:	bf00      	nop
 8001842:	3710      	adds	r7, #16
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr

0800185a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr

0800186c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr

0800187e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800187e:	b480      	push	{r7}
 8001880:	b083      	sub	sp, #12
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	bc80      	pop	{r7}
 800188e:	4770      	bx	lr

08001890 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4a2f      	ldr	r2, [pc, #188]	; (8001960 <TIM_Base_SetConfig+0xd0>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d00b      	beq.n	80018c0 <TIM_Base_SetConfig+0x30>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018ae:	d007      	beq.n	80018c0 <TIM_Base_SetConfig+0x30>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a2c      	ldr	r2, [pc, #176]	; (8001964 <TIM_Base_SetConfig+0xd4>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d003      	beq.n	80018c0 <TIM_Base_SetConfig+0x30>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a2b      	ldr	r2, [pc, #172]	; (8001968 <TIM_Base_SetConfig+0xd8>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d108      	bne.n	80018d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	68fa      	ldr	r2, [r7, #12]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a22      	ldr	r2, [pc, #136]	; (8001960 <TIM_Base_SetConfig+0xd0>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d00b      	beq.n	80018f2 <TIM_Base_SetConfig+0x62>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018e0:	d007      	beq.n	80018f2 <TIM_Base_SetConfig+0x62>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a1f      	ldr	r2, [pc, #124]	; (8001964 <TIM_Base_SetConfig+0xd4>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d003      	beq.n	80018f2 <TIM_Base_SetConfig+0x62>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a1e      	ldr	r2, [pc, #120]	; (8001968 <TIM_Base_SetConfig+0xd8>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d108      	bne.n	8001904 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	4313      	orrs	r3, r2
 8001902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	4313      	orrs	r3, r2
 8001910:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	68fa      	ldr	r2, [r7, #12]
 8001916:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	689a      	ldr	r2, [r3, #8]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a0d      	ldr	r2, [pc, #52]	; (8001960 <TIM_Base_SetConfig+0xd0>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d103      	bne.n	8001938 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	691a      	ldr	r2, [r3, #16]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2201      	movs	r2, #1
 800193c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	691b      	ldr	r3, [r3, #16]
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	2b00      	cmp	r3, #0
 8001948:	d005      	beq.n	8001956 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	f023 0201 	bic.w	r2, r3, #1
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	611a      	str	r2, [r3, #16]
  }
}
 8001956:	bf00      	nop
 8001958:	3714      	adds	r7, #20
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr
 8001960:	40012c00 	.word	0x40012c00
 8001964:	40000400 	.word	0x40000400
 8001968:	40000800 	.word	0x40000800

0800196c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr

0800197e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr

08001990 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d101      	bne.n	80019a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e042      	b.n	8001a28 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d106      	bne.n	80019bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f7fe fd8a 	bl	80004d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2224      	movs	r2, #36	; 0x24
 80019c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	68da      	ldr	r2, [r3, #12]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80019d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f000 f971 	bl	8001cbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	691a      	ldr	r2, [r3, #16]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80019e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	695a      	ldr	r2, [r3, #20]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80019f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	68da      	ldr	r2, [r3, #12]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2220      	movs	r2, #32
 8001a14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2220      	movs	r2, #32
 8001a1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001a26:	2300      	movs	r3, #0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08a      	sub	sp, #40	; 0x28
 8001a34:	af02      	add	r7, sp, #8
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	603b      	str	r3, [r7, #0]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	2b20      	cmp	r3, #32
 8001a4e:	d175      	bne.n	8001b3c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d002      	beq.n	8001a5c <HAL_UART_Transmit+0x2c>
 8001a56:	88fb      	ldrh	r3, [r7, #6]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d101      	bne.n	8001a60 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e06e      	b.n	8001b3e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2200      	movs	r2, #0
 8001a64:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2221      	movs	r2, #33	; 0x21
 8001a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001a6e:	f7fe fea3 	bl	80007b8 <HAL_GetTick>
 8001a72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	88fa      	ldrh	r2, [r7, #6]
 8001a78:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	88fa      	ldrh	r2, [r7, #6]
 8001a7e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a88:	d108      	bne.n	8001a9c <HAL_UART_Transmit+0x6c>
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d104      	bne.n	8001a9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	61bb      	str	r3, [r7, #24]
 8001a9a:	e003      	b.n	8001aa4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001aa4:	e02e      	b.n	8001b04 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	9300      	str	r3, [sp, #0]
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	2200      	movs	r2, #0
 8001aae:	2180      	movs	r1, #128	; 0x80
 8001ab0:	68f8      	ldr	r0, [r7, #12]
 8001ab2:	f000 f848 	bl	8001b46 <UART_WaitOnFlagUntilTimeout>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d005      	beq.n	8001ac8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2220      	movs	r2, #32
 8001ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e03a      	b.n	8001b3e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d10b      	bne.n	8001ae6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001adc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	3302      	adds	r3, #2
 8001ae2:	61bb      	str	r3, [r7, #24]
 8001ae4:	e007      	b.n	8001af6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	781a      	ldrb	r2, [r3, #0]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	3301      	adds	r3, #1
 8001af4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	3b01      	subs	r3, #1
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1cb      	bne.n	8001aa6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	2200      	movs	r2, #0
 8001b16:	2140      	movs	r1, #64	; 0x40
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f000 f814 	bl	8001b46 <UART_WaitOnFlagUntilTimeout>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d005      	beq.n	8001b30 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2220      	movs	r2, #32
 8001b28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e006      	b.n	8001b3e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2220      	movs	r2, #32
 8001b34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	e000      	b.n	8001b3e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001b3c:	2302      	movs	r3, #2
  }
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3720      	adds	r7, #32
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b086      	sub	sp, #24
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	60f8      	str	r0, [r7, #12]
 8001b4e:	60b9      	str	r1, [r7, #8]
 8001b50:	603b      	str	r3, [r7, #0]
 8001b52:	4613      	mov	r3, r2
 8001b54:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b56:	e03b      	b.n	8001bd0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b58:	6a3b      	ldr	r3, [r7, #32]
 8001b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b5e:	d037      	beq.n	8001bd0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b60:	f7fe fe2a 	bl	80007b8 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	6a3a      	ldr	r2, [r7, #32]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d302      	bcc.n	8001b76 <UART_WaitOnFlagUntilTimeout+0x30>
 8001b70:	6a3b      	ldr	r3, [r7, #32]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e03a      	b.n	8001bf0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	f003 0304 	and.w	r3, r3, #4
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d023      	beq.n	8001bd0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	2b80      	cmp	r3, #128	; 0x80
 8001b8c:	d020      	beq.n	8001bd0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	2b40      	cmp	r3, #64	; 0x40
 8001b92:	d01d      	beq.n	8001bd0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0308 	and.w	r3, r3, #8
 8001b9e:	2b08      	cmp	r3, #8
 8001ba0:	d116      	bne.n	8001bd0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	617b      	str	r3, [r7, #20]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	617b      	str	r3, [r7, #20]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001bb8:	68f8      	ldr	r0, [r7, #12]
 8001bba:	f000 f81d 	bl	8001bf8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2208      	movs	r2, #8
 8001bc2:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e00f      	b.n	8001bf0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	68ba      	ldr	r2, [r7, #8]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	bf0c      	ite	eq
 8001be0:	2301      	moveq	r3, #1
 8001be2:	2300      	movne	r3, #0
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	461a      	mov	r2, r3
 8001be8:	79fb      	ldrb	r3, [r7, #7]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d0b4      	beq.n	8001b58 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001bee:	2300      	movs	r3, #0
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3718      	adds	r7, #24
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b095      	sub	sp, #84	; 0x54
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	330c      	adds	r3, #12
 8001c06:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c0a:	e853 3f00 	ldrex	r3, [r3]
 8001c0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001c16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	330c      	adds	r3, #12
 8001c1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c20:	643a      	str	r2, [r7, #64]	; 0x40
 8001c22:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001c26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c28:	e841 2300 	strex	r3, r2, [r1]
 8001c2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1e5      	bne.n	8001c00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	3314      	adds	r3, #20
 8001c3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c3c:	6a3b      	ldr	r3, [r7, #32]
 8001c3e:	e853 3f00 	ldrex	r3, [r3]
 8001c42:	61fb      	str	r3, [r7, #28]
   return(result);
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	f023 0301 	bic.w	r3, r3, #1
 8001c4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	3314      	adds	r3, #20
 8001c52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001c54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c5c:	e841 2300 	strex	r3, r2, [r1]
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1e5      	bne.n	8001c34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d119      	bne.n	8001ca4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	330c      	adds	r3, #12
 8001c76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	e853 3f00 	ldrex	r3, [r3]
 8001c7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	f023 0310 	bic.w	r3, r3, #16
 8001c86:	647b      	str	r3, [r7, #68]	; 0x44
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	330c      	adds	r3, #12
 8001c8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001c90:	61ba      	str	r2, [r7, #24]
 8001c92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c94:	6979      	ldr	r1, [r7, #20]
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	e841 2300 	strex	r3, r2, [r1]
 8001c9c:	613b      	str	r3, [r7, #16]
   return(result);
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d1e5      	bne.n	8001c70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001cb2:	bf00      	nop
 8001cb4:	3754      	adds	r7, #84	; 0x54
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr

08001cbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	68da      	ldr	r2, [r3, #12]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689a      	ldr	r2, [r3, #8]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	691b      	ldr	r3, [r3, #16]
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001cf6:	f023 030c 	bic.w	r3, r3, #12
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	6812      	ldr	r2, [r2, #0]
 8001cfe:	68b9      	ldr	r1, [r7, #8]
 8001d00:	430b      	orrs	r3, r1
 8001d02:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	695b      	ldr	r3, [r3, #20]
 8001d0a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	699a      	ldr	r2, [r3, #24]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	430a      	orrs	r2, r1
 8001d18:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a2c      	ldr	r2, [pc, #176]	; (8001dd0 <UART_SetConfig+0x114>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d103      	bne.n	8001d2c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001d24:	f7ff fb94 	bl	8001450 <HAL_RCC_GetPCLK2Freq>
 8001d28:	60f8      	str	r0, [r7, #12]
 8001d2a:	e002      	b.n	8001d32 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001d2c:	f7ff fb7c 	bl	8001428 <HAL_RCC_GetPCLK1Freq>
 8001d30:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	4613      	mov	r3, r2
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	4413      	add	r3, r2
 8001d3a:	009a      	lsls	r2, r3, #2
 8001d3c:	441a      	add	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d48:	4a22      	ldr	r2, [pc, #136]	; (8001dd4 <UART_SetConfig+0x118>)
 8001d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4e:	095b      	lsrs	r3, r3, #5
 8001d50:	0119      	lsls	r1, r3, #4
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	4613      	mov	r3, r2
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	4413      	add	r3, r2
 8001d5a:	009a      	lsls	r2, r3, #2
 8001d5c:	441a      	add	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d68:	4b1a      	ldr	r3, [pc, #104]	; (8001dd4 <UART_SetConfig+0x118>)
 8001d6a:	fba3 0302 	umull	r0, r3, r3, r2
 8001d6e:	095b      	lsrs	r3, r3, #5
 8001d70:	2064      	movs	r0, #100	; 0x64
 8001d72:	fb00 f303 	mul.w	r3, r0, r3
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	011b      	lsls	r3, r3, #4
 8001d7a:	3332      	adds	r3, #50	; 0x32
 8001d7c:	4a15      	ldr	r2, [pc, #84]	; (8001dd4 <UART_SetConfig+0x118>)
 8001d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d82:	095b      	lsrs	r3, r3, #5
 8001d84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d88:	4419      	add	r1, r3
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	009a      	lsls	r2, r3, #2
 8001d94:	441a      	add	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001da0:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <UART_SetConfig+0x118>)
 8001da2:	fba3 0302 	umull	r0, r3, r3, r2
 8001da6:	095b      	lsrs	r3, r3, #5
 8001da8:	2064      	movs	r0, #100	; 0x64
 8001daa:	fb00 f303 	mul.w	r3, r0, r3
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	011b      	lsls	r3, r3, #4
 8001db2:	3332      	adds	r3, #50	; 0x32
 8001db4:	4a07      	ldr	r2, [pc, #28]	; (8001dd4 <UART_SetConfig+0x118>)
 8001db6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dba:	095b      	lsrs	r3, r3, #5
 8001dbc:	f003 020f 	and.w	r2, r3, #15
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	440a      	add	r2, r1
 8001dc6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001dc8:	bf00      	nop
 8001dca:	3710      	adds	r7, #16
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40013800 	.word	0x40013800
 8001dd4:	51eb851f 	.word	0x51eb851f

08001dd8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001de6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dea:	2b84      	cmp	r3, #132	; 0x84
 8001dec:	d005      	beq.n	8001dfa <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001dee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	4413      	add	r3, r2
 8001df6:	3303      	adds	r3, #3
 8001df8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3714      	adds	r7, #20
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr

08001e06 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e0c:	f3ef 8305 	mrs	r3, IPSR
 8001e10:	607b      	str	r3, [r7, #4]
  return(result);
 8001e12:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	bf14      	ite	ne
 8001e18:	2301      	movne	r3, #1
 8001e1a:	2300      	moveq	r3, #0
 8001e1c:	b2db      	uxtb	r3, r3
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bc80      	pop	{r7}
 8001e26:	4770      	bx	lr

08001e28 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001e2c:	f001 f934 	bl	8003098 <vTaskStartScheduler>
  
  return osOK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001e36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e38:	b089      	sub	sp, #36	; 0x24
 8001e3a:	af04      	add	r7, sp, #16
 8001e3c:	6078      	str	r0, [r7, #4]
 8001e3e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	695b      	ldr	r3, [r3, #20]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d020      	beq.n	8001e8a <osThreadCreate+0x54>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d01c      	beq.n	8001e8a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685c      	ldr	r4, [r3, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691e      	ldr	r6, [r3, #16]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7ff ffb8 	bl	8001dd8 <makeFreeRtosPriority>
 8001e68:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	695b      	ldr	r3, [r3, #20]
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e72:	9202      	str	r2, [sp, #8]
 8001e74:	9301      	str	r3, [sp, #4]
 8001e76:	9100      	str	r1, [sp, #0]
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	4632      	mov	r2, r6
 8001e7c:	4629      	mov	r1, r5
 8001e7e:	4620      	mov	r0, r4
 8001e80:	f000 ff43 	bl	8002d0a <xTaskCreateStatic>
 8001e84:	4603      	mov	r3, r0
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	e01c      	b.n	8001ec4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685c      	ldr	r4, [r3, #4]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e96:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff ff9a 	bl	8001dd8 <makeFreeRtosPriority>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	f107 030c 	add.w	r3, r7, #12
 8001eaa:	9301      	str	r3, [sp, #4]
 8001eac:	9200      	str	r2, [sp, #0]
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	4632      	mov	r2, r6
 8001eb2:	4629      	mov	r1, r5
 8001eb4:	4620      	mov	r0, r4
 8001eb6:	f000 ff85 	bl	8002dc4 <xTaskCreate>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d001      	beq.n	8001ec4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	e000      	b.n	8001ec6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ece <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b084      	sub	sp, #16
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <osDelay+0x16>
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	e000      	b.n	8001ee6 <osDelay+0x18>
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f001 f8a2 	bl	8003030 <vTaskDelay>
  
  return osOK;
 8001eec:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b086      	sub	sp, #24
 8001efa:	af02      	add	r7, sp, #8
 8001efc:	6078      	str	r0, [r7, #4]
 8001efe:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00f      	beq.n	8001f28 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d10a      	bne.n	8001f24 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2203      	movs	r2, #3
 8001f14:	9200      	str	r2, [sp, #0]
 8001f16:	2200      	movs	r2, #0
 8001f18:	2100      	movs	r1, #0
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	f000 f9c6 	bl	80022ac <xQueueGenericCreateStatic>
 8001f20:	4603      	mov	r3, r0
 8001f22:	e016      	b.n	8001f52 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	e014      	b.n	8001f52 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d110      	bne.n	8001f50 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8001f2e:	2203      	movs	r2, #3
 8001f30:	2100      	movs	r1, #0
 8001f32:	2001      	movs	r0, #1
 8001f34:	f000 fa32 	bl	800239c <xQueueGenericCreate>
 8001f38:	60f8      	str	r0, [r7, #12]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d005      	beq.n	8001f4c <osSemaphoreCreate+0x56>
 8001f40:	2300      	movs	r3, #0
 8001f42:	2200      	movs	r2, #0
 8001f44:	2100      	movs	r1, #0
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f000 fa82 	bl	8002450 <xQueueGenericSend>
      return sema;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	e000      	b.n	8001f52 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8001f50:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8001f66:	2300      	movs	r3, #0
 8001f68:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d101      	bne.n	8001f74 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8001f70:	2380      	movs	r3, #128	; 0x80
 8001f72:	e03a      	b.n	8001fea <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f7e:	d103      	bne.n	8001f88 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8001f80:	f04f 33ff 	mov.w	r3, #4294967295
 8001f84:	60fb      	str	r3, [r7, #12]
 8001f86:	e009      	b.n	8001f9c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d006      	beq.n	8001f9c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d101      	bne.n	8001f9c <osSemaphoreWait+0x40>
      ticks = 1;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8001f9c:	f7ff ff33 	bl	8001e06 <inHandlerMode>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d017      	beq.n	8001fd6 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8001fa6:	f107 0308 	add.w	r3, r7, #8
 8001faa:	461a      	mov	r2, r3
 8001fac:	2100      	movs	r1, #0
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 fce6 	bl	8002980 <xQueueReceiveFromISR>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d001      	beq.n	8001fbe <osSemaphoreWait+0x62>
      return osErrorOS;
 8001fba:	23ff      	movs	r3, #255	; 0xff
 8001fbc:	e015      	b.n	8001fea <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d011      	beq.n	8001fe8 <osSemaphoreWait+0x8c>
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <osSemaphoreWait+0x98>)
 8001fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	f3bf 8f4f 	dsb	sy
 8001fd0:	f3bf 8f6f 	isb	sy
 8001fd4:	e008      	b.n	8001fe8 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8001fd6:	68f9      	ldr	r1, [r7, #12]
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f000 fbc5 	bl	8002768 <xQueueSemaphoreTake>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d001      	beq.n	8001fe8 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8001fe4:	23ff      	movs	r3, #255	; 0xff
 8001fe6:	e000      	b.n	8001fea <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	e000ed04 	.word	0xe000ed04

08001ff8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8002000:	2300      	movs	r3, #0
 8002002:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8002004:	2300      	movs	r3, #0
 8002006:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8002008:	f7ff fefd 	bl	8001e06 <inHandlerMode>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d016      	beq.n	8002040 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8002012:	f107 0308 	add.w	r3, r7, #8
 8002016:	4619      	mov	r1, r3
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 fb17 	bl	800264c <xQueueGiveFromISR>
 800201e:	4603      	mov	r3, r0
 8002020:	2b01      	cmp	r3, #1
 8002022:	d001      	beq.n	8002028 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8002024:	23ff      	movs	r3, #255	; 0xff
 8002026:	e017      	b.n	8002058 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d013      	beq.n	8002056 <osSemaphoreRelease+0x5e>
 800202e:	4b0c      	ldr	r3, [pc, #48]	; (8002060 <osSemaphoreRelease+0x68>)
 8002030:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	f3bf 8f4f 	dsb	sy
 800203a:	f3bf 8f6f 	isb	sy
 800203e:	e00a      	b.n	8002056 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8002040:	2300      	movs	r3, #0
 8002042:	2200      	movs	r2, #0
 8002044:	2100      	movs	r1, #0
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 fa02 	bl	8002450 <xQueueGenericSend>
 800204c:	4603      	mov	r3, r0
 800204e:	2b01      	cmp	r3, #1
 8002050:	d001      	beq.n	8002056 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8002052:	23ff      	movs	r3, #255	; 0xff
 8002054:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8002056:	68fb      	ldr	r3, [r7, #12]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	e000ed04 	.word	0xe000ed04

08002064 <osSemaphoreGetCount>:
* @brief  Returns the current count value of a counting semaphore
* @param  semaphore_id  semaphore_id ID obtained by \ref osSemaphoreCreate.
* @retval  count value
*/
uint32_t osSemaphoreGetCount(osSemaphoreId semaphore_id)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  return uxSemaphoreGetCount(semaphore_id);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f000 fd07 	bl	8002a80 <uxQueueMessagesWaiting>
 8002072:	4603      	mov	r3, r0
}
 8002074:	4618      	mov	r0, r3
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f103 0208 	add.w	r2, r3, #8
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f04f 32ff 	mov.w	r2, #4294967295
 8002094:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f103 0208 	add.w	r2, r3, #8
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f103 0208 	add.w	r2, r3, #8
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr

080020ba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80020ba:	b480      	push	{r7}
 80020bc:	b083      	sub	sp, #12
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr

080020d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80020d2:	b480      	push	{r7}
 80020d4:	b085      	sub	sp, #20
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
 80020da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	68fa      	ldr	r2, [r7, #12]
 80020e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	683a      	ldr	r2, [r7, #0]
 80020fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	1c5a      	adds	r2, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	601a      	str	r2, [r3, #0]
}
 800210e:	bf00      	nop
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr

08002118 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800212e:	d103      	bne.n	8002138 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	e00c      	b.n	8002152 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3308      	adds	r3, #8
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	e002      	b.n	8002146 <vListInsert+0x2e>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68ba      	ldr	r2, [r7, #8]
 800214e:	429a      	cmp	r2, r3
 8002150:	d2f6      	bcs.n	8002140 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	1c5a      	adds	r2, r3, #1
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	601a      	str	r2, [r3, #0]
}
 800217e:	bf00      	nop
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr

08002188 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	6892      	ldr	r2, [r2, #8]
 800219e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	6852      	ldr	r2, [r2, #4]
 80021a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d103      	bne.n	80021bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	1e5a      	subs	r2, r3, #1
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3714      	adds	r7, #20
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bc80      	pop	{r7}
 80021d8:	4770      	bx	lr
	...

080021dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d10a      	bne.n	8002206 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80021f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021f4:	f383 8811 	msr	BASEPRI, r3
 80021f8:	f3bf 8f6f 	isb	sy
 80021fc:	f3bf 8f4f 	dsb	sy
 8002200:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002202:	bf00      	nop
 8002204:	e7fe      	b.n	8002204 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002206:	f001 fe59 	bl	8003ebc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002212:	68f9      	ldr	r1, [r7, #12]
 8002214:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002216:	fb01 f303 	mul.w	r3, r1, r3
 800221a:	441a      	add	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2200      	movs	r2, #0
 8002224:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002236:	3b01      	subs	r3, #1
 8002238:	68f9      	ldr	r1, [r7, #12]
 800223a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800223c:	fb01 f303 	mul.w	r3, r1, r3
 8002240:	441a      	add	r2, r3
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	22ff      	movs	r2, #255	; 0xff
 800224a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	22ff      	movs	r2, #255	; 0xff
 8002252:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d114      	bne.n	8002286 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	691b      	ldr	r3, [r3, #16]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d01a      	beq.n	800229a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	3310      	adds	r3, #16
 8002268:	4618      	mov	r0, r3
 800226a:	f001 f955 	bl	8003518 <xTaskRemoveFromEventList>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d012      	beq.n	800229a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002274:	4b0c      	ldr	r3, [pc, #48]	; (80022a8 <xQueueGenericReset+0xcc>)
 8002276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	f3bf 8f4f 	dsb	sy
 8002280:	f3bf 8f6f 	isb	sy
 8002284:	e009      	b.n	800229a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	3310      	adds	r3, #16
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff fef6 	bl	800207c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	3324      	adds	r3, #36	; 0x24
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff fef1 	bl	800207c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800229a:	f001 fe3f 	bl	8003f1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800229e:	2301      	movs	r3, #1
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	e000ed04 	.word	0xe000ed04

080022ac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08e      	sub	sp, #56	; 0x38
 80022b0:	af02      	add	r7, sp, #8
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
 80022b8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d10a      	bne.n	80022d6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80022c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022c4:	f383 8811 	msr	BASEPRI, r3
 80022c8:	f3bf 8f6f 	isb	sy
 80022cc:	f3bf 8f4f 	dsb	sy
 80022d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80022d2:	bf00      	nop
 80022d4:	e7fe      	b.n	80022d4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10a      	bne.n	80022f2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80022dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022e0:	f383 8811 	msr	BASEPRI, r3
 80022e4:	f3bf 8f6f 	isb	sy
 80022e8:	f3bf 8f4f 	dsb	sy
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
}
 80022ee:	bf00      	nop
 80022f0:	e7fe      	b.n	80022f0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d002      	beq.n	80022fe <xQueueGenericCreateStatic+0x52>
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <xQueueGenericCreateStatic+0x56>
 80022fe:	2301      	movs	r3, #1
 8002300:	e000      	b.n	8002304 <xQueueGenericCreateStatic+0x58>
 8002302:	2300      	movs	r3, #0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d10a      	bne.n	800231e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800230c:	f383 8811 	msr	BASEPRI, r3
 8002310:	f3bf 8f6f 	isb	sy
 8002314:	f3bf 8f4f 	dsb	sy
 8002318:	623b      	str	r3, [r7, #32]
}
 800231a:	bf00      	nop
 800231c:	e7fe      	b.n	800231c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d102      	bne.n	800232a <xQueueGenericCreateStatic+0x7e>
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <xQueueGenericCreateStatic+0x82>
 800232a:	2301      	movs	r3, #1
 800232c:	e000      	b.n	8002330 <xQueueGenericCreateStatic+0x84>
 800232e:	2300      	movs	r3, #0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d10a      	bne.n	800234a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002338:	f383 8811 	msr	BASEPRI, r3
 800233c:	f3bf 8f6f 	isb	sy
 8002340:	f3bf 8f4f 	dsb	sy
 8002344:	61fb      	str	r3, [r7, #28]
}
 8002346:	bf00      	nop
 8002348:	e7fe      	b.n	8002348 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800234a:	2348      	movs	r3, #72	; 0x48
 800234c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	2b48      	cmp	r3, #72	; 0x48
 8002352:	d00a      	beq.n	800236a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002358:	f383 8811 	msr	BASEPRI, r3
 800235c:	f3bf 8f6f 	isb	sy
 8002360:	f3bf 8f4f 	dsb	sy
 8002364:	61bb      	str	r3, [r7, #24]
}
 8002366:	bf00      	nop
 8002368:	e7fe      	b.n	8002368 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800236a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00d      	beq.n	8002392 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002378:	2201      	movs	r2, #1
 800237a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800237e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002384:	9300      	str	r3, [sp, #0]
 8002386:	4613      	mov	r3, r2
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	68b9      	ldr	r1, [r7, #8]
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	f000 f83f 	bl	8002410 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002394:	4618      	mov	r0, r3
 8002396:	3730      	adds	r7, #48	; 0x30
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800239c:	b580      	push	{r7, lr}
 800239e:	b08a      	sub	sp, #40	; 0x28
 80023a0:	af02      	add	r7, sp, #8
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	4613      	mov	r3, r2
 80023a8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d10a      	bne.n	80023c6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80023b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023b4:	f383 8811 	msr	BASEPRI, r3
 80023b8:	f3bf 8f6f 	isb	sy
 80023bc:	f3bf 8f4f 	dsb	sy
 80023c0:	613b      	str	r3, [r7, #16]
}
 80023c2:	bf00      	nop
 80023c4:	e7fe      	b.n	80023c4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	68ba      	ldr	r2, [r7, #8]
 80023ca:	fb02 f303 	mul.w	r3, r2, r3
 80023ce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	3348      	adds	r3, #72	; 0x48
 80023d4:	4618      	mov	r0, r3
 80023d6:	f001 fe71 	bl	80040bc <pvPortMalloc>
 80023da:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d011      	beq.n	8002406 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	3348      	adds	r3, #72	; 0x48
 80023ea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80023f4:	79fa      	ldrb	r2, [r7, #7]
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	4613      	mov	r3, r2
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	68b9      	ldr	r1, [r7, #8]
 8002400:	68f8      	ldr	r0, [r7, #12]
 8002402:	f000 f805 	bl	8002410 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002406:	69bb      	ldr	r3, [r7, #24]
	}
 8002408:	4618      	mov	r0, r3
 800240a:	3720      	adds	r7, #32
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
 800241c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d103      	bne.n	800242c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	e002      	b.n	8002432 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800243e:	2101      	movs	r1, #1
 8002440:	69b8      	ldr	r0, [r7, #24]
 8002442:	f7ff fecb 	bl	80021dc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002446:	bf00      	nop
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
	...

08002450 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08e      	sub	sp, #56	; 0x38
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
 800245c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800245e:	2300      	movs	r3, #0
 8002460:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002468:	2b00      	cmp	r3, #0
 800246a:	d10a      	bne.n	8002482 <xQueueGenericSend+0x32>
	__asm volatile
 800246c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002470:	f383 8811 	msr	BASEPRI, r3
 8002474:	f3bf 8f6f 	isb	sy
 8002478:	f3bf 8f4f 	dsb	sy
 800247c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800247e:	bf00      	nop
 8002480:	e7fe      	b.n	8002480 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d103      	bne.n	8002490 <xQueueGenericSend+0x40>
 8002488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800248a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <xQueueGenericSend+0x44>
 8002490:	2301      	movs	r3, #1
 8002492:	e000      	b.n	8002496 <xQueueGenericSend+0x46>
 8002494:	2300      	movs	r3, #0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d10a      	bne.n	80024b0 <xQueueGenericSend+0x60>
	__asm volatile
 800249a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800249e:	f383 8811 	msr	BASEPRI, r3
 80024a2:	f3bf 8f6f 	isb	sy
 80024a6:	f3bf 8f4f 	dsb	sy
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80024ac:	bf00      	nop
 80024ae:	e7fe      	b.n	80024ae <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d103      	bne.n	80024be <xQueueGenericSend+0x6e>
 80024b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d101      	bne.n	80024c2 <xQueueGenericSend+0x72>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <xQueueGenericSend+0x74>
 80024c2:	2300      	movs	r3, #0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10a      	bne.n	80024de <xQueueGenericSend+0x8e>
	__asm volatile
 80024c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024cc:	f383 8811 	msr	BASEPRI, r3
 80024d0:	f3bf 8f6f 	isb	sy
 80024d4:	f3bf 8f4f 	dsb	sy
 80024d8:	623b      	str	r3, [r7, #32]
}
 80024da:	bf00      	nop
 80024dc:	e7fe      	b.n	80024dc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80024de:	f001 f9d7 	bl	8003890 <xTaskGetSchedulerState>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d102      	bne.n	80024ee <xQueueGenericSend+0x9e>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <xQueueGenericSend+0xa2>
 80024ee:	2301      	movs	r3, #1
 80024f0:	e000      	b.n	80024f4 <xQueueGenericSend+0xa4>
 80024f2:	2300      	movs	r3, #0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10a      	bne.n	800250e <xQueueGenericSend+0xbe>
	__asm volatile
 80024f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024fc:	f383 8811 	msr	BASEPRI, r3
 8002500:	f3bf 8f6f 	isb	sy
 8002504:	f3bf 8f4f 	dsb	sy
 8002508:	61fb      	str	r3, [r7, #28]
}
 800250a:	bf00      	nop
 800250c:	e7fe      	b.n	800250c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800250e:	f001 fcd5 	bl	8003ebc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002514:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800251a:	429a      	cmp	r2, r3
 800251c:	d302      	bcc.n	8002524 <xQueueGenericSend+0xd4>
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	2b02      	cmp	r3, #2
 8002522:	d129      	bne.n	8002578 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	68b9      	ldr	r1, [r7, #8]
 8002528:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800252a:	f000 fade 	bl	8002aea <prvCopyDataToQueue>
 800252e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002534:	2b00      	cmp	r3, #0
 8002536:	d010      	beq.n	800255a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800253a:	3324      	adds	r3, #36	; 0x24
 800253c:	4618      	mov	r0, r3
 800253e:	f000 ffeb 	bl	8003518 <xTaskRemoveFromEventList>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d013      	beq.n	8002570 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002548:	4b3f      	ldr	r3, [pc, #252]	; (8002648 <xQueueGenericSend+0x1f8>)
 800254a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	f3bf 8f4f 	dsb	sy
 8002554:	f3bf 8f6f 	isb	sy
 8002558:	e00a      	b.n	8002570 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800255a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800255c:	2b00      	cmp	r3, #0
 800255e:	d007      	beq.n	8002570 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002560:	4b39      	ldr	r3, [pc, #228]	; (8002648 <xQueueGenericSend+0x1f8>)
 8002562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	f3bf 8f4f 	dsb	sy
 800256c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002570:	f001 fcd4 	bl	8003f1c <vPortExitCritical>
				return pdPASS;
 8002574:	2301      	movs	r3, #1
 8002576:	e063      	b.n	8002640 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d103      	bne.n	8002586 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800257e:	f001 fccd 	bl	8003f1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002582:	2300      	movs	r3, #0
 8002584:	e05c      	b.n	8002640 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002586:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002588:	2b00      	cmp	r3, #0
 800258a:	d106      	bne.n	800259a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800258c:	f107 0314 	add.w	r3, r7, #20
 8002590:	4618      	mov	r0, r3
 8002592:	f001 f823 	bl	80035dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002596:	2301      	movs	r3, #1
 8002598:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800259a:	f001 fcbf 	bl	8003f1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800259e:	f000 fddb 	bl	8003158 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80025a2:	f001 fc8b 	bl	8003ebc <vPortEnterCritical>
 80025a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025ac:	b25b      	sxtb	r3, r3
 80025ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025b2:	d103      	bne.n	80025bc <xQueueGenericSend+0x16c>
 80025b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025c2:	b25b      	sxtb	r3, r3
 80025c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c8:	d103      	bne.n	80025d2 <xQueueGenericSend+0x182>
 80025ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80025d2:	f001 fca3 	bl	8003f1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80025d6:	1d3a      	adds	r2, r7, #4
 80025d8:	f107 0314 	add.w	r3, r7, #20
 80025dc:	4611      	mov	r1, r2
 80025de:	4618      	mov	r0, r3
 80025e0:	f001 f812 	bl	8003608 <xTaskCheckForTimeOut>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d124      	bne.n	8002634 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80025ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025ec:	f000 fb75 	bl	8002cda <prvIsQueueFull>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d018      	beq.n	8002628 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80025f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025f8:	3310      	adds	r3, #16
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	4611      	mov	r1, r2
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 ff66 	bl	80034d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002604:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002606:	f000 fb00 	bl	8002c0a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800260a:	f000 fdb3 	bl	8003174 <xTaskResumeAll>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	f47f af7c 	bne.w	800250e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002616:	4b0c      	ldr	r3, [pc, #48]	; (8002648 <xQueueGenericSend+0x1f8>)
 8002618:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	f3bf 8f4f 	dsb	sy
 8002622:	f3bf 8f6f 	isb	sy
 8002626:	e772      	b.n	800250e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002628:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800262a:	f000 faee 	bl	8002c0a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800262e:	f000 fda1 	bl	8003174 <xTaskResumeAll>
 8002632:	e76c      	b.n	800250e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002634:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002636:	f000 fae8 	bl	8002c0a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800263a:	f000 fd9b 	bl	8003174 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800263e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002640:	4618      	mov	r0, r3
 8002642:	3738      	adds	r7, #56	; 0x38
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	e000ed04 	.word	0xe000ed04

0800264c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b08e      	sub	sp, #56	; 0x38
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800265a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800265c:	2b00      	cmp	r3, #0
 800265e:	d10a      	bne.n	8002676 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8002660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002664:	f383 8811 	msr	BASEPRI, r3
 8002668:	f3bf 8f6f 	isb	sy
 800266c:	f3bf 8f4f 	dsb	sy
 8002670:	623b      	str	r3, [r7, #32]
}
 8002672:	bf00      	nop
 8002674:	e7fe      	b.n	8002674 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	2b00      	cmp	r3, #0
 800267c:	d00a      	beq.n	8002694 <xQueueGiveFromISR+0x48>
	__asm volatile
 800267e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002682:	f383 8811 	msr	BASEPRI, r3
 8002686:	f3bf 8f6f 	isb	sy
 800268a:	f3bf 8f4f 	dsb	sy
 800268e:	61fb      	str	r3, [r7, #28]
}
 8002690:	bf00      	nop
 8002692:	e7fe      	b.n	8002692 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d103      	bne.n	80026a4 <xQueueGiveFromISR+0x58>
 800269c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <xQueueGiveFromISR+0x5c>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <xQueueGiveFromISR+0x5e>
 80026a8:	2300      	movs	r3, #0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10a      	bne.n	80026c4 <xQueueGiveFromISR+0x78>
	__asm volatile
 80026ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026b2:	f383 8811 	msr	BASEPRI, r3
 80026b6:	f3bf 8f6f 	isb	sy
 80026ba:	f3bf 8f4f 	dsb	sy
 80026be:	61bb      	str	r3, [r7, #24]
}
 80026c0:	bf00      	nop
 80026c2:	e7fe      	b.n	80026c2 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80026c4:	f001 fcbc 	bl	8004040 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80026c8:	f3ef 8211 	mrs	r2, BASEPRI
 80026cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026d0:	f383 8811 	msr	BASEPRI, r3
 80026d4:	f3bf 8f6f 	isb	sy
 80026d8:	f3bf 8f4f 	dsb	sy
 80026dc:	617a      	str	r2, [r7, #20]
 80026de:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80026e0:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80026e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80026e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026e8:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80026ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d22b      	bcs.n	800274c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80026f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80026fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80026fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002700:	1c5a      	adds	r2, r3, #1
 8002702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002704:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002706:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800270a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800270e:	d112      	bne.n	8002736 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002714:	2b00      	cmp	r3, #0
 8002716:	d016      	beq.n	8002746 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800271a:	3324      	adds	r3, #36	; 0x24
 800271c:	4618      	mov	r0, r3
 800271e:	f000 fefb 	bl	8003518 <xTaskRemoveFromEventList>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d00e      	beq.n	8002746 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00b      	beq.n	8002746 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	2201      	movs	r2, #1
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	e007      	b.n	8002746 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002736:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800273a:	3301      	adds	r3, #1
 800273c:	b2db      	uxtb	r3, r3
 800273e:	b25a      	sxtb	r2, r3
 8002740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002742:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002746:	2301      	movs	r3, #1
 8002748:	637b      	str	r3, [r7, #52]	; 0x34
 800274a:	e001      	b.n	8002750 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800274c:	2300      	movs	r3, #0
 800274e:	637b      	str	r3, [r7, #52]	; 0x34
 8002750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002752:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800275a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800275c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800275e:	4618      	mov	r0, r3
 8002760:	3738      	adds	r7, #56	; 0x38
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b08e      	sub	sp, #56	; 0x38
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8002772:	2300      	movs	r3, #0
 8002774:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800277a:	2300      	movs	r3, #0
 800277c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800277e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10a      	bne.n	800279a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8002784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002788:	f383 8811 	msr	BASEPRI, r3
 800278c:	f3bf 8f6f 	isb	sy
 8002790:	f3bf 8f4f 	dsb	sy
 8002794:	623b      	str	r3, [r7, #32]
}
 8002796:	bf00      	nop
 8002798:	e7fe      	b.n	8002798 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800279a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00a      	beq.n	80027b8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80027a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a6:	f383 8811 	msr	BASEPRI, r3
 80027aa:	f3bf 8f6f 	isb	sy
 80027ae:	f3bf 8f4f 	dsb	sy
 80027b2:	61fb      	str	r3, [r7, #28]
}
 80027b4:	bf00      	nop
 80027b6:	e7fe      	b.n	80027b6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80027b8:	f001 f86a 	bl	8003890 <xTaskGetSchedulerState>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d102      	bne.n	80027c8 <xQueueSemaphoreTake+0x60>
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <xQueueSemaphoreTake+0x64>
 80027c8:	2301      	movs	r3, #1
 80027ca:	e000      	b.n	80027ce <xQueueSemaphoreTake+0x66>
 80027cc:	2300      	movs	r3, #0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d10a      	bne.n	80027e8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80027d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027d6:	f383 8811 	msr	BASEPRI, r3
 80027da:	f3bf 8f6f 	isb	sy
 80027de:	f3bf 8f4f 	dsb	sy
 80027e2:	61bb      	str	r3, [r7, #24]
}
 80027e4:	bf00      	nop
 80027e6:	e7fe      	b.n	80027e6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80027e8:	f001 fb68 	bl	8003ebc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80027ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80027f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d024      	beq.n	8002842 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80027f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027fa:	1e5a      	subs	r2, r3, #1
 80027fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027fe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d104      	bne.n	8002812 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002808:	f001 f9ea 	bl	8003be0 <pvTaskIncrementMutexHeldCount>
 800280c:	4602      	mov	r2, r0
 800280e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002810:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d00f      	beq.n	800283a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800281a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800281c:	3310      	adds	r3, #16
 800281e:	4618      	mov	r0, r3
 8002820:	f000 fe7a 	bl	8003518 <xTaskRemoveFromEventList>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d007      	beq.n	800283a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800282a:	4b54      	ldr	r3, [pc, #336]	; (800297c <xQueueSemaphoreTake+0x214>)
 800282c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	f3bf 8f4f 	dsb	sy
 8002836:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800283a:	f001 fb6f 	bl	8003f1c <vPortExitCritical>
				return pdPASS;
 800283e:	2301      	movs	r3, #1
 8002840:	e097      	b.n	8002972 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d111      	bne.n	800286c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8002848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800284a:	2b00      	cmp	r3, #0
 800284c:	d00a      	beq.n	8002864 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800284e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002852:	f383 8811 	msr	BASEPRI, r3
 8002856:	f3bf 8f6f 	isb	sy
 800285a:	f3bf 8f4f 	dsb	sy
 800285e:	617b      	str	r3, [r7, #20]
}
 8002860:	bf00      	nop
 8002862:	e7fe      	b.n	8002862 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8002864:	f001 fb5a 	bl	8003f1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002868:	2300      	movs	r3, #0
 800286a:	e082      	b.n	8002972 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800286c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800286e:	2b00      	cmp	r3, #0
 8002870:	d106      	bne.n	8002880 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002872:	f107 030c 	add.w	r3, r7, #12
 8002876:	4618      	mov	r0, r3
 8002878:	f000 feb0 	bl	80035dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800287c:	2301      	movs	r3, #1
 800287e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002880:	f001 fb4c 	bl	8003f1c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002884:	f000 fc68 	bl	8003158 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002888:	f001 fb18 	bl	8003ebc <vPortEnterCritical>
 800288c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800288e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002892:	b25b      	sxtb	r3, r3
 8002894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002898:	d103      	bne.n	80028a2 <xQueueSemaphoreTake+0x13a>
 800289a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028a8:	b25b      	sxtb	r3, r3
 80028aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ae:	d103      	bne.n	80028b8 <xQueueSemaphoreTake+0x150>
 80028b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80028b8:	f001 fb30 	bl	8003f1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80028bc:	463a      	mov	r2, r7
 80028be:	f107 030c 	add.w	r3, r7, #12
 80028c2:	4611      	mov	r1, r2
 80028c4:	4618      	mov	r0, r3
 80028c6:	f000 fe9f 	bl	8003608 <xTaskCheckForTimeOut>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d132      	bne.n	8002936 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80028d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80028d2:	f000 f9ec 	bl	8002cae <prvIsQueueEmpty>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d026      	beq.n	800292a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80028dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d109      	bne.n	80028f8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80028e4:	f001 faea 	bl	8003ebc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80028e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f000 ffed 	bl	80038cc <xTaskPriorityInherit>
 80028f2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80028f4:	f001 fb12 	bl	8003f1c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80028f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028fa:	3324      	adds	r3, #36	; 0x24
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	4611      	mov	r1, r2
 8002900:	4618      	mov	r0, r3
 8002902:	f000 fde5 	bl	80034d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002906:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002908:	f000 f97f 	bl	8002c0a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800290c:	f000 fc32 	bl	8003174 <xTaskResumeAll>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	f47f af68 	bne.w	80027e8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8002918:	4b18      	ldr	r3, [pc, #96]	; (800297c <xQueueSemaphoreTake+0x214>)
 800291a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	f3bf 8f4f 	dsb	sy
 8002924:	f3bf 8f6f 	isb	sy
 8002928:	e75e      	b.n	80027e8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800292a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800292c:	f000 f96d 	bl	8002c0a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002930:	f000 fc20 	bl	8003174 <xTaskResumeAll>
 8002934:	e758      	b.n	80027e8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8002936:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002938:	f000 f967 	bl	8002c0a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800293c:	f000 fc1a 	bl	8003174 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002940:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002942:	f000 f9b4 	bl	8002cae <prvIsQueueEmpty>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	f43f af4d 	beq.w	80027e8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800294e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00d      	beq.n	8002970 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8002954:	f001 fab2 	bl	8003ebc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002958:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800295a:	f000 f8af 	bl	8002abc <prvGetDisinheritPriorityAfterTimeout>
 800295e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002966:	4618      	mov	r0, r3
 8002968:	f001 f8ac 	bl	8003ac4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800296c:	f001 fad6 	bl	8003f1c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002970:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002972:	4618      	mov	r0, r3
 8002974:	3738      	adds	r7, #56	; 0x38
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	e000ed04 	.word	0xe000ed04

08002980 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b08e      	sub	sp, #56	; 0x38
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002992:	2b00      	cmp	r3, #0
 8002994:	d10a      	bne.n	80029ac <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8002996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299a:	f383 8811 	msr	BASEPRI, r3
 800299e:	f3bf 8f6f 	isb	sy
 80029a2:	f3bf 8f4f 	dsb	sy
 80029a6:	623b      	str	r3, [r7, #32]
}
 80029a8:	bf00      	nop
 80029aa:	e7fe      	b.n	80029aa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d103      	bne.n	80029ba <xQueueReceiveFromISR+0x3a>
 80029b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <xQueueReceiveFromISR+0x3e>
 80029ba:	2301      	movs	r3, #1
 80029bc:	e000      	b.n	80029c0 <xQueueReceiveFromISR+0x40>
 80029be:	2300      	movs	r3, #0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d10a      	bne.n	80029da <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80029c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029c8:	f383 8811 	msr	BASEPRI, r3
 80029cc:	f3bf 8f6f 	isb	sy
 80029d0:	f3bf 8f4f 	dsb	sy
 80029d4:	61fb      	str	r3, [r7, #28]
}
 80029d6:	bf00      	nop
 80029d8:	e7fe      	b.n	80029d8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80029da:	f001 fb31 	bl	8004040 <vPortValidateInterruptPriority>
	__asm volatile
 80029de:	f3ef 8211 	mrs	r2, BASEPRI
 80029e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e6:	f383 8811 	msr	BASEPRI, r3
 80029ea:	f3bf 8f6f 	isb	sy
 80029ee:	f3bf 8f4f 	dsb	sy
 80029f2:	61ba      	str	r2, [r7, #24]
 80029f4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80029f6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80029f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029fe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d02f      	beq.n	8002a66 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8002a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002a10:	68b9      	ldr	r1, [r7, #8]
 8002a12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a14:	f000 f8d3 	bl	8002bbe <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a1a:	1e5a      	subs	r2, r3, #1
 8002a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a1e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8002a20:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a28:	d112      	bne.n	8002a50 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d016      	beq.n	8002a60 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a34:	3310      	adds	r3, #16
 8002a36:	4618      	mov	r0, r3
 8002a38:	f000 fd6e 	bl	8003518 <xTaskRemoveFromEventList>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00e      	beq.n	8002a60 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d00b      	beq.n	8002a60 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	e007      	b.n	8002a60 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8002a50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a54:	3301      	adds	r3, #1
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	b25a      	sxtb	r2, r3
 8002a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8002a60:	2301      	movs	r3, #1
 8002a62:	637b      	str	r3, [r7, #52]	; 0x34
 8002a64:	e001      	b.n	8002a6a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8002a66:	2300      	movs	r3, #0
 8002a68:	637b      	str	r3, [r7, #52]	; 0x34
 8002a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a6c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	f383 8811 	msr	BASEPRI, r3
}
 8002a74:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3738      	adds	r7, #56	; 0x38
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10a      	bne.n	8002aa4 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8002a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a92:	f383 8811 	msr	BASEPRI, r3
 8002a96:	f3bf 8f6f 	isb	sy
 8002a9a:	f3bf 8f4f 	dsb	sy
 8002a9e:	60bb      	str	r3, [r7, #8]
}
 8002aa0:	bf00      	nop
 8002aa2:	e7fe      	b.n	8002aa2 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8002aa4:	f001 fa0a 	bl	8003ebc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aac:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8002aae:	f001 fa35 	bl	8003f1c <vPortExitCritical>

	return uxReturn;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d006      	beq.n	8002ada <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f1c3 0307 	rsb	r3, r3, #7
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	e001      	b.n	8002ade <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8002ade:	68fb      	ldr	r3, [r7, #12]
	}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bc80      	pop	{r7}
 8002ae8:	4770      	bx	lr

08002aea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b086      	sub	sp, #24
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	60f8      	str	r0, [r7, #12]
 8002af2:	60b9      	str	r1, [r7, #8]
 8002af4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002afe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d10d      	bne.n	8002b24 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d14d      	bne.n	8002bac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f000 ff4f 	bl	80039b8 <xTaskPriorityDisinherit>
 8002b1a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	609a      	str	r2, [r3, #8]
 8002b22:	e043      	b.n	8002bac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d119      	bne.n	8002b5e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6858      	ldr	r0, [r3, #4]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	461a      	mov	r2, r3
 8002b34:	68b9      	ldr	r1, [r7, #8]
 8002b36:	f001 fd17 	bl	8004568 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	441a      	add	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d32b      	bcc.n	8002bac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	605a      	str	r2, [r3, #4]
 8002b5c:	e026      	b.n	8002bac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	68d8      	ldr	r0, [r3, #12]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	461a      	mov	r2, r3
 8002b68:	68b9      	ldr	r1, [r7, #8]
 8002b6a:	f001 fcfd 	bl	8004568 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	68da      	ldr	r2, [r3, #12]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	425b      	negs	r3, r3
 8002b78:	441a      	add	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	68da      	ldr	r2, [r3, #12]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d207      	bcs.n	8002b9a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	425b      	negs	r3, r3
 8002b94:	441a      	add	r2, r3
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d105      	bne.n	8002bac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	1c5a      	adds	r2, r3, #1
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002bb4:	697b      	ldr	r3, [r7, #20]
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3718      	adds	r7, #24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b082      	sub	sp, #8
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
 8002bc6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d018      	beq.n	8002c02 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68da      	ldr	r2, [r3, #12]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd8:	441a      	add	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68da      	ldr	r2, [r3, #12]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d303      	bcc.n	8002bf2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68d9      	ldr	r1, [r3, #12]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	6838      	ldr	r0, [r7, #0]
 8002bfe:	f001 fcb3 	bl	8004568 <memcpy>
	}
}
 8002c02:	bf00      	nop
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b084      	sub	sp, #16
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002c12:	f001 f953 	bl	8003ebc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c1c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002c1e:	e011      	b.n	8002c44 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d012      	beq.n	8002c4e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	3324      	adds	r3, #36	; 0x24
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f000 fc73 	bl	8003518 <xTaskRemoveFromEventList>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002c38:	f000 fd48 	bl	80036cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002c3c:	7bfb      	ldrb	r3, [r7, #15]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002c44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	dce9      	bgt.n	8002c20 <prvUnlockQueue+0x16>
 8002c4c:	e000      	b.n	8002c50 <prvUnlockQueue+0x46>
					break;
 8002c4e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	22ff      	movs	r2, #255	; 0xff
 8002c54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002c58:	f001 f960 	bl	8003f1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002c5c:	f001 f92e 	bl	8003ebc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c66:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c68:	e011      	b.n	8002c8e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d012      	beq.n	8002c98 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	3310      	adds	r3, #16
 8002c76:	4618      	mov	r0, r3
 8002c78:	f000 fc4e 	bl	8003518 <xTaskRemoveFromEventList>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002c82:	f000 fd23 	bl	80036cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002c86:	7bbb      	ldrb	r3, [r7, #14]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	dce9      	bgt.n	8002c6a <prvUnlockQueue+0x60>
 8002c96:	e000      	b.n	8002c9a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002c98:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	22ff      	movs	r2, #255	; 0xff
 8002c9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002ca2:	f001 f93b 	bl	8003f1c <vPortExitCritical>
}
 8002ca6:	bf00      	nop
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}

08002cae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	b084      	sub	sp, #16
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002cb6:	f001 f901 	bl	8003ebc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d102      	bne.n	8002cc8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	e001      	b.n	8002ccc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002ccc:	f001 f926 	bl	8003f1c <vPortExitCritical>

	return xReturn;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b084      	sub	sp, #16
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002ce2:	f001 f8eb 	bl	8003ebc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d102      	bne.n	8002cf8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	60fb      	str	r3, [r7, #12]
 8002cf6:	e001      	b.n	8002cfc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002cfc:	f001 f90e 	bl	8003f1c <vPortExitCritical>

	return xReturn;
 8002d00:	68fb      	ldr	r3, [r7, #12]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b08e      	sub	sp, #56	; 0x38
 8002d0e:	af04      	add	r7, sp, #16
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	607a      	str	r2, [r7, #4]
 8002d16:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002d18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10a      	bne.n	8002d34 <xTaskCreateStatic+0x2a>
	__asm volatile
 8002d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d22:	f383 8811 	msr	BASEPRI, r3
 8002d26:	f3bf 8f6f 	isb	sy
 8002d2a:	f3bf 8f4f 	dsb	sy
 8002d2e:	623b      	str	r3, [r7, #32]
}
 8002d30:	bf00      	nop
 8002d32:	e7fe      	b.n	8002d32 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10a      	bne.n	8002d50 <xTaskCreateStatic+0x46>
	__asm volatile
 8002d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d3e:	f383 8811 	msr	BASEPRI, r3
 8002d42:	f3bf 8f6f 	isb	sy
 8002d46:	f3bf 8f4f 	dsb	sy
 8002d4a:	61fb      	str	r3, [r7, #28]
}
 8002d4c:	bf00      	nop
 8002d4e:	e7fe      	b.n	8002d4e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002d50:	2354      	movs	r3, #84	; 0x54
 8002d52:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	2b54      	cmp	r3, #84	; 0x54
 8002d58:	d00a      	beq.n	8002d70 <xTaskCreateStatic+0x66>
	__asm volatile
 8002d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d5e:	f383 8811 	msr	BASEPRI, r3
 8002d62:	f3bf 8f6f 	isb	sy
 8002d66:	f3bf 8f4f 	dsb	sy
 8002d6a:	61bb      	str	r3, [r7, #24]
}
 8002d6c:	bf00      	nop
 8002d6e:	e7fe      	b.n	8002d6e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002d70:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d01e      	beq.n	8002db6 <xTaskCreateStatic+0xac>
 8002d78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d01b      	beq.n	8002db6 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d80:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d86:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002d90:	2300      	movs	r3, #0
 8002d92:	9303      	str	r3, [sp, #12]
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	9302      	str	r3, [sp, #8]
 8002d98:	f107 0314 	add.w	r3, r7, #20
 8002d9c:	9301      	str	r3, [sp, #4]
 8002d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da0:	9300      	str	r3, [sp, #0]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	68b9      	ldr	r1, [r7, #8]
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 f850 	bl	8002e4e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002dae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002db0:	f000 f8d4 	bl	8002f5c <prvAddNewTaskToReadyList>
 8002db4:	e001      	b.n	8002dba <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002dba:	697b      	ldr	r3, [r7, #20]
	}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3728      	adds	r7, #40	; 0x28
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b08c      	sub	sp, #48	; 0x30
 8002dc8:	af04      	add	r7, sp, #16
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	603b      	str	r3, [r7, #0]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002dd4:	88fb      	ldrh	r3, [r7, #6]
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f001 f96f 	bl	80040bc <pvPortMalloc>
 8002dde:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00e      	beq.n	8002e04 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002de6:	2054      	movs	r0, #84	; 0x54
 8002de8:	f001 f968 	bl	80040bc <pvPortMalloc>
 8002dec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d003      	beq.n	8002dfc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	631a      	str	r2, [r3, #48]	; 0x30
 8002dfa:	e005      	b.n	8002e08 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002dfc:	6978      	ldr	r0, [r7, #20]
 8002dfe:	f001 fa29 	bl	8004254 <vPortFree>
 8002e02:	e001      	b.n	8002e08 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002e04:	2300      	movs	r3, #0
 8002e06:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d017      	beq.n	8002e3e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002e16:	88fa      	ldrh	r2, [r7, #6]
 8002e18:	2300      	movs	r3, #0
 8002e1a:	9303      	str	r3, [sp, #12]
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	9302      	str	r3, [sp, #8]
 8002e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e22:	9301      	str	r3, [sp, #4]
 8002e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	68b9      	ldr	r1, [r7, #8]
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f000 f80e 	bl	8002e4e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002e32:	69f8      	ldr	r0, [r7, #28]
 8002e34:	f000 f892 	bl	8002f5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	61bb      	str	r3, [r7, #24]
 8002e3c:	e002      	b.n	8002e44 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002e44:	69bb      	ldr	r3, [r7, #24]
	}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3720      	adds	r7, #32
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}

08002e4e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b088      	sub	sp, #32
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	60f8      	str	r0, [r7, #12]
 8002e56:	60b9      	str	r1, [r7, #8]
 8002e58:	607a      	str	r2, [r7, #4]
 8002e5a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e66:	3b01      	subs	r3, #1
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	4413      	add	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	f023 0307 	bic.w	r3, r3, #7
 8002e74:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	f003 0307 	and.w	r3, r3, #7
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d00a      	beq.n	8002e96 <prvInitialiseNewTask+0x48>
	__asm volatile
 8002e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e84:	f383 8811 	msr	BASEPRI, r3
 8002e88:	f3bf 8f6f 	isb	sy
 8002e8c:	f3bf 8f4f 	dsb	sy
 8002e90:	617b      	str	r3, [r7, #20]
}
 8002e92:	bf00      	nop
 8002e94:	e7fe      	b.n	8002e94 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d01f      	beq.n	8002edc <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	61fb      	str	r3, [r7, #28]
 8002ea0:	e012      	b.n	8002ec8 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002ea2:	68ba      	ldr	r2, [r7, #8]
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	7819      	ldrb	r1, [r3, #0]
 8002eaa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	4413      	add	r3, r2
 8002eb0:	3334      	adds	r3, #52	; 0x34
 8002eb2:	460a      	mov	r2, r1
 8002eb4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002eb6:	68ba      	ldr	r2, [r7, #8]
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	4413      	add	r3, r2
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d006      	beq.n	8002ed0 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	61fb      	str	r3, [r7, #28]
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	2b0f      	cmp	r3, #15
 8002ecc:	d9e9      	bls.n	8002ea2 <prvInitialiseNewTask+0x54>
 8002ece:	e000      	b.n	8002ed2 <prvInitialiseNewTask+0x84>
			{
				break;
 8002ed0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002eda:	e003      	b.n	8002ee4 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee6:	2b06      	cmp	r3, #6
 8002ee8:	d901      	bls.n	8002eee <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002eea:	2306      	movs	r3, #6
 8002eec:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ef0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ef2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ef6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ef8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002efc:	2200      	movs	r2, #0
 8002efe:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f02:	3304      	adds	r3, #4
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff f8d8 	bl	80020ba <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f0c:	3318      	adds	r3, #24
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7ff f8d3 	bl	80020ba <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f18:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f1c:	f1c3 0207 	rsb	r2, r3, #7
 8002f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f22:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f28:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002f38:	683a      	ldr	r2, [r7, #0]
 8002f3a:	68f9      	ldr	r1, [r7, #12]
 8002f3c:	69b8      	ldr	r0, [r7, #24]
 8002f3e:	f000 fec9 	bl	8003cd4 <pxPortInitialiseStack>
 8002f42:	4602      	mov	r2, r0
 8002f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f46:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002f48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d002      	beq.n	8002f54 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f52:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002f54:	bf00      	nop
 8002f56:	3720      	adds	r7, #32
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002f64:	f000 ffaa 	bl	8003ebc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002f68:	4b2a      	ldr	r3, [pc, #168]	; (8003014 <prvAddNewTaskToReadyList+0xb8>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	4a29      	ldr	r2, [pc, #164]	; (8003014 <prvAddNewTaskToReadyList+0xb8>)
 8002f70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002f72:	4b29      	ldr	r3, [pc, #164]	; (8003018 <prvAddNewTaskToReadyList+0xbc>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002f7a:	4a27      	ldr	r2, [pc, #156]	; (8003018 <prvAddNewTaskToReadyList+0xbc>)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002f80:	4b24      	ldr	r3, [pc, #144]	; (8003014 <prvAddNewTaskToReadyList+0xb8>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d110      	bne.n	8002faa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002f88:	f000 fbc4 	bl	8003714 <prvInitialiseTaskLists>
 8002f8c:	e00d      	b.n	8002faa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002f8e:	4b23      	ldr	r3, [pc, #140]	; (800301c <prvAddNewTaskToReadyList+0xc0>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d109      	bne.n	8002faa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002f96:	4b20      	ldr	r3, [pc, #128]	; (8003018 <prvAddNewTaskToReadyList+0xbc>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d802      	bhi.n	8002faa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002fa4:	4a1c      	ldr	r2, [pc, #112]	; (8003018 <prvAddNewTaskToReadyList+0xbc>)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002faa:	4b1d      	ldr	r3, [pc, #116]	; (8003020 <prvAddNewTaskToReadyList+0xc4>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	4a1b      	ldr	r2, [pc, #108]	; (8003020 <prvAddNewTaskToReadyList+0xc4>)
 8002fb2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb8:	2201      	movs	r2, #1
 8002fba:	409a      	lsls	r2, r3
 8002fbc:	4b19      	ldr	r3, [pc, #100]	; (8003024 <prvAddNewTaskToReadyList+0xc8>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	4a18      	ldr	r2, [pc, #96]	; (8003024 <prvAddNewTaskToReadyList+0xc8>)
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fca:	4613      	mov	r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	4413      	add	r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	4a15      	ldr	r2, [pc, #84]	; (8003028 <prvAddNewTaskToReadyList+0xcc>)
 8002fd4:	441a      	add	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	3304      	adds	r3, #4
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4610      	mov	r0, r2
 8002fde:	f7ff f878 	bl	80020d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002fe2:	f000 ff9b 	bl	8003f1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002fe6:	4b0d      	ldr	r3, [pc, #52]	; (800301c <prvAddNewTaskToReadyList+0xc0>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00e      	beq.n	800300c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002fee:	4b0a      	ldr	r3, [pc, #40]	; (8003018 <prvAddNewTaskToReadyList+0xbc>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d207      	bcs.n	800300c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002ffc:	4b0b      	ldr	r3, [pc, #44]	; (800302c <prvAddNewTaskToReadyList+0xd0>)
 8002ffe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	f3bf 8f4f 	dsb	sy
 8003008:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800300c:	bf00      	nop
 800300e:	3708      	adds	r7, #8
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	2000049c 	.word	0x2000049c
 8003018:	2000039c 	.word	0x2000039c
 800301c:	200004a8 	.word	0x200004a8
 8003020:	200004b8 	.word	0x200004b8
 8003024:	200004a4 	.word	0x200004a4
 8003028:	200003a0 	.word	0x200003a0
 800302c:	e000ed04 	.word	0xe000ed04

08003030 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003038:	2300      	movs	r3, #0
 800303a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d017      	beq.n	8003072 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003042:	4b13      	ldr	r3, [pc, #76]	; (8003090 <vTaskDelay+0x60>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00a      	beq.n	8003060 <vTaskDelay+0x30>
	__asm volatile
 800304a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800304e:	f383 8811 	msr	BASEPRI, r3
 8003052:	f3bf 8f6f 	isb	sy
 8003056:	f3bf 8f4f 	dsb	sy
 800305a:	60bb      	str	r3, [r7, #8]
}
 800305c:	bf00      	nop
 800305e:	e7fe      	b.n	800305e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003060:	f000 f87a 	bl	8003158 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003064:	2100      	movs	r1, #0
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 fdce 	bl	8003c08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800306c:	f000 f882 	bl	8003174 <xTaskResumeAll>
 8003070:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d107      	bne.n	8003088 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003078:	4b06      	ldr	r3, [pc, #24]	; (8003094 <vTaskDelay+0x64>)
 800307a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800307e:	601a      	str	r2, [r3, #0]
 8003080:	f3bf 8f4f 	dsb	sy
 8003084:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003088:	bf00      	nop
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	200004c4 	.word	0x200004c4
 8003094:	e000ed04 	.word	0xe000ed04

08003098 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b08a      	sub	sp, #40	; 0x28
 800309c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800309e:	2300      	movs	r3, #0
 80030a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80030a2:	2300      	movs	r3, #0
 80030a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80030a6:	463a      	mov	r2, r7
 80030a8:	1d39      	adds	r1, r7, #4
 80030aa:	f107 0308 	add.w	r3, r7, #8
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7fd f84e 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80030b4:	6839      	ldr	r1, [r7, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68ba      	ldr	r2, [r7, #8]
 80030ba:	9202      	str	r2, [sp, #8]
 80030bc:	9301      	str	r3, [sp, #4]
 80030be:	2300      	movs	r3, #0
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	2300      	movs	r3, #0
 80030c4:	460a      	mov	r2, r1
 80030c6:	491e      	ldr	r1, [pc, #120]	; (8003140 <vTaskStartScheduler+0xa8>)
 80030c8:	481e      	ldr	r0, [pc, #120]	; (8003144 <vTaskStartScheduler+0xac>)
 80030ca:	f7ff fe1e 	bl	8002d0a <xTaskCreateStatic>
 80030ce:	4603      	mov	r3, r0
 80030d0:	4a1d      	ldr	r2, [pc, #116]	; (8003148 <vTaskStartScheduler+0xb0>)
 80030d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80030d4:	4b1c      	ldr	r3, [pc, #112]	; (8003148 <vTaskStartScheduler+0xb0>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d002      	beq.n	80030e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80030dc:	2301      	movs	r3, #1
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	e001      	b.n	80030e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80030e2:	2300      	movs	r3, #0
 80030e4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d116      	bne.n	800311a <vTaskStartScheduler+0x82>
	__asm volatile
 80030ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f0:	f383 8811 	msr	BASEPRI, r3
 80030f4:	f3bf 8f6f 	isb	sy
 80030f8:	f3bf 8f4f 	dsb	sy
 80030fc:	613b      	str	r3, [r7, #16]
}
 80030fe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003100:	4b12      	ldr	r3, [pc, #72]	; (800314c <vTaskStartScheduler+0xb4>)
 8003102:	f04f 32ff 	mov.w	r2, #4294967295
 8003106:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003108:	4b11      	ldr	r3, [pc, #68]	; (8003150 <vTaskStartScheduler+0xb8>)
 800310a:	2201      	movs	r2, #1
 800310c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800310e:	4b11      	ldr	r3, [pc, #68]	; (8003154 <vTaskStartScheduler+0xbc>)
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003114:	f000 fe60 	bl	8003dd8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003118:	e00e      	b.n	8003138 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003120:	d10a      	bne.n	8003138 <vTaskStartScheduler+0xa0>
	__asm volatile
 8003122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003126:	f383 8811 	msr	BASEPRI, r3
 800312a:	f3bf 8f6f 	isb	sy
 800312e:	f3bf 8f4f 	dsb	sy
 8003132:	60fb      	str	r3, [r7, #12]
}
 8003134:	bf00      	nop
 8003136:	e7fe      	b.n	8003136 <vTaskStartScheduler+0x9e>
}
 8003138:	bf00      	nop
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	08004ec0 	.word	0x08004ec0
 8003144:	080036e5 	.word	0x080036e5
 8003148:	200004c0 	.word	0x200004c0
 800314c:	200004bc 	.word	0x200004bc
 8003150:	200004a8 	.word	0x200004a8
 8003154:	200004a0 	.word	0x200004a0

08003158 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800315c:	4b04      	ldr	r3, [pc, #16]	; (8003170 <vTaskSuspendAll+0x18>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	3301      	adds	r3, #1
 8003162:	4a03      	ldr	r2, [pc, #12]	; (8003170 <vTaskSuspendAll+0x18>)
 8003164:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003166:	bf00      	nop
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	200004c4 	.word	0x200004c4

08003174 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800317a:	2300      	movs	r3, #0
 800317c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800317e:	2300      	movs	r3, #0
 8003180:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003182:	4b41      	ldr	r3, [pc, #260]	; (8003288 <xTaskResumeAll+0x114>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10a      	bne.n	80031a0 <xTaskResumeAll+0x2c>
	__asm volatile
 800318a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800318e:	f383 8811 	msr	BASEPRI, r3
 8003192:	f3bf 8f6f 	isb	sy
 8003196:	f3bf 8f4f 	dsb	sy
 800319a:	603b      	str	r3, [r7, #0]
}
 800319c:	bf00      	nop
 800319e:	e7fe      	b.n	800319e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80031a0:	f000 fe8c 	bl	8003ebc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80031a4:	4b38      	ldr	r3, [pc, #224]	; (8003288 <xTaskResumeAll+0x114>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	3b01      	subs	r3, #1
 80031aa:	4a37      	ldr	r2, [pc, #220]	; (8003288 <xTaskResumeAll+0x114>)
 80031ac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80031ae:	4b36      	ldr	r3, [pc, #216]	; (8003288 <xTaskResumeAll+0x114>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d161      	bne.n	800327a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80031b6:	4b35      	ldr	r3, [pc, #212]	; (800328c <xTaskResumeAll+0x118>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d05d      	beq.n	800327a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80031be:	e02e      	b.n	800321e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031c0:	4b33      	ldr	r3, [pc, #204]	; (8003290 <xTaskResumeAll+0x11c>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	3318      	adds	r3, #24
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7fe ffdb 	bl	8002188 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	3304      	adds	r3, #4
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7fe ffd6 	bl	8002188 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e0:	2201      	movs	r2, #1
 80031e2:	409a      	lsls	r2, r3
 80031e4:	4b2b      	ldr	r3, [pc, #172]	; (8003294 <xTaskResumeAll+0x120>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	4a2a      	ldr	r2, [pc, #168]	; (8003294 <xTaskResumeAll+0x120>)
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f2:	4613      	mov	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	4413      	add	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	4a27      	ldr	r2, [pc, #156]	; (8003298 <xTaskResumeAll+0x124>)
 80031fc:	441a      	add	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	3304      	adds	r3, #4
 8003202:	4619      	mov	r1, r3
 8003204:	4610      	mov	r0, r2
 8003206:	f7fe ff64 	bl	80020d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800320e:	4b23      	ldr	r3, [pc, #140]	; (800329c <xTaskResumeAll+0x128>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003214:	429a      	cmp	r2, r3
 8003216:	d302      	bcc.n	800321e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003218:	4b21      	ldr	r3, [pc, #132]	; (80032a0 <xTaskResumeAll+0x12c>)
 800321a:	2201      	movs	r2, #1
 800321c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800321e:	4b1c      	ldr	r3, [pc, #112]	; (8003290 <xTaskResumeAll+0x11c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1cc      	bne.n	80031c0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800322c:	f000 fb10 	bl	8003850 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003230:	4b1c      	ldr	r3, [pc, #112]	; (80032a4 <xTaskResumeAll+0x130>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d010      	beq.n	800325e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800323c:	f000 f836 	bl	80032ac <xTaskIncrementTick>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d002      	beq.n	800324c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003246:	4b16      	ldr	r3, [pc, #88]	; (80032a0 <xTaskResumeAll+0x12c>)
 8003248:	2201      	movs	r2, #1
 800324a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	3b01      	subs	r3, #1
 8003250:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d1f1      	bne.n	800323c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003258:	4b12      	ldr	r3, [pc, #72]	; (80032a4 <xTaskResumeAll+0x130>)
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800325e:	4b10      	ldr	r3, [pc, #64]	; (80032a0 <xTaskResumeAll+0x12c>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d009      	beq.n	800327a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003266:	2301      	movs	r3, #1
 8003268:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800326a:	4b0f      	ldr	r3, [pc, #60]	; (80032a8 <xTaskResumeAll+0x134>)
 800326c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003270:	601a      	str	r2, [r3, #0]
 8003272:	f3bf 8f4f 	dsb	sy
 8003276:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800327a:	f000 fe4f 	bl	8003f1c <vPortExitCritical>

	return xAlreadyYielded;
 800327e:	68bb      	ldr	r3, [r7, #8]
}
 8003280:	4618      	mov	r0, r3
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	200004c4 	.word	0x200004c4
 800328c:	2000049c 	.word	0x2000049c
 8003290:	2000045c 	.word	0x2000045c
 8003294:	200004a4 	.word	0x200004a4
 8003298:	200003a0 	.word	0x200003a0
 800329c:	2000039c 	.word	0x2000039c
 80032a0:	200004b0 	.word	0x200004b0
 80032a4:	200004ac 	.word	0x200004ac
 80032a8:	e000ed04 	.word	0xe000ed04

080032ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80032b2:	2300      	movs	r3, #0
 80032b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032b6:	4b4e      	ldr	r3, [pc, #312]	; (80033f0 <xTaskIncrementTick+0x144>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f040 808e 	bne.w	80033dc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80032c0:	4b4c      	ldr	r3, [pc, #304]	; (80033f4 <xTaskIncrementTick+0x148>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	3301      	adds	r3, #1
 80032c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80032c8:	4a4a      	ldr	r2, [pc, #296]	; (80033f4 <xTaskIncrementTick+0x148>)
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d120      	bne.n	8003316 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80032d4:	4b48      	ldr	r3, [pc, #288]	; (80033f8 <xTaskIncrementTick+0x14c>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00a      	beq.n	80032f4 <xTaskIncrementTick+0x48>
	__asm volatile
 80032de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e2:	f383 8811 	msr	BASEPRI, r3
 80032e6:	f3bf 8f6f 	isb	sy
 80032ea:	f3bf 8f4f 	dsb	sy
 80032ee:	603b      	str	r3, [r7, #0]
}
 80032f0:	bf00      	nop
 80032f2:	e7fe      	b.n	80032f2 <xTaskIncrementTick+0x46>
 80032f4:	4b40      	ldr	r3, [pc, #256]	; (80033f8 <xTaskIncrementTick+0x14c>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	60fb      	str	r3, [r7, #12]
 80032fa:	4b40      	ldr	r3, [pc, #256]	; (80033fc <xTaskIncrementTick+0x150>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a3e      	ldr	r2, [pc, #248]	; (80033f8 <xTaskIncrementTick+0x14c>)
 8003300:	6013      	str	r3, [r2, #0]
 8003302:	4a3e      	ldr	r2, [pc, #248]	; (80033fc <xTaskIncrementTick+0x150>)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6013      	str	r3, [r2, #0]
 8003308:	4b3d      	ldr	r3, [pc, #244]	; (8003400 <xTaskIncrementTick+0x154>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	3301      	adds	r3, #1
 800330e:	4a3c      	ldr	r2, [pc, #240]	; (8003400 <xTaskIncrementTick+0x154>)
 8003310:	6013      	str	r3, [r2, #0]
 8003312:	f000 fa9d 	bl	8003850 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003316:	4b3b      	ldr	r3, [pc, #236]	; (8003404 <xTaskIncrementTick+0x158>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	429a      	cmp	r2, r3
 800331e:	d348      	bcc.n	80033b2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003320:	4b35      	ldr	r3, [pc, #212]	; (80033f8 <xTaskIncrementTick+0x14c>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d104      	bne.n	8003334 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800332a:	4b36      	ldr	r3, [pc, #216]	; (8003404 <xTaskIncrementTick+0x158>)
 800332c:	f04f 32ff 	mov.w	r2, #4294967295
 8003330:	601a      	str	r2, [r3, #0]
					break;
 8003332:	e03e      	b.n	80033b2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003334:	4b30      	ldr	r3, [pc, #192]	; (80033f8 <xTaskIncrementTick+0x14c>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	429a      	cmp	r2, r3
 800334a:	d203      	bcs.n	8003354 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800334c:	4a2d      	ldr	r2, [pc, #180]	; (8003404 <xTaskIncrementTick+0x158>)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003352:	e02e      	b.n	80033b2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	3304      	adds	r3, #4
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe ff15 	bl	8002188 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003362:	2b00      	cmp	r3, #0
 8003364:	d004      	beq.n	8003370 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	3318      	adds	r3, #24
 800336a:	4618      	mov	r0, r3
 800336c:	f7fe ff0c 	bl	8002188 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003374:	2201      	movs	r2, #1
 8003376:	409a      	lsls	r2, r3
 8003378:	4b23      	ldr	r3, [pc, #140]	; (8003408 <xTaskIncrementTick+0x15c>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4313      	orrs	r3, r2
 800337e:	4a22      	ldr	r2, [pc, #136]	; (8003408 <xTaskIncrementTick+0x15c>)
 8003380:	6013      	str	r3, [r2, #0]
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003386:	4613      	mov	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4413      	add	r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	4a1f      	ldr	r2, [pc, #124]	; (800340c <xTaskIncrementTick+0x160>)
 8003390:	441a      	add	r2, r3
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	3304      	adds	r3, #4
 8003396:	4619      	mov	r1, r3
 8003398:	4610      	mov	r0, r2
 800339a:	f7fe fe9a 	bl	80020d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033a2:	4b1b      	ldr	r3, [pc, #108]	; (8003410 <xTaskIncrementTick+0x164>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d3b9      	bcc.n	8003320 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80033ac:	2301      	movs	r3, #1
 80033ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033b0:	e7b6      	b.n	8003320 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80033b2:	4b17      	ldr	r3, [pc, #92]	; (8003410 <xTaskIncrementTick+0x164>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033b8:	4914      	ldr	r1, [pc, #80]	; (800340c <xTaskIncrementTick+0x160>)
 80033ba:	4613      	mov	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4413      	add	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	440b      	add	r3, r1
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d901      	bls.n	80033ce <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80033ca:	2301      	movs	r3, #1
 80033cc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80033ce:	4b11      	ldr	r3, [pc, #68]	; (8003414 <xTaskIncrementTick+0x168>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d007      	beq.n	80033e6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80033d6:	2301      	movs	r3, #1
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	e004      	b.n	80033e6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80033dc:	4b0e      	ldr	r3, [pc, #56]	; (8003418 <xTaskIncrementTick+0x16c>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	3301      	adds	r3, #1
 80033e2:	4a0d      	ldr	r2, [pc, #52]	; (8003418 <xTaskIncrementTick+0x16c>)
 80033e4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80033e6:	697b      	ldr	r3, [r7, #20]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3718      	adds	r7, #24
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	200004c4 	.word	0x200004c4
 80033f4:	200004a0 	.word	0x200004a0
 80033f8:	20000454 	.word	0x20000454
 80033fc:	20000458 	.word	0x20000458
 8003400:	200004b4 	.word	0x200004b4
 8003404:	200004bc 	.word	0x200004bc
 8003408:	200004a4 	.word	0x200004a4
 800340c:	200003a0 	.word	0x200003a0
 8003410:	2000039c 	.word	0x2000039c
 8003414:	200004b0 	.word	0x200004b0
 8003418:	200004ac 	.word	0x200004ac

0800341c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800341c:	b480      	push	{r7}
 800341e:	b087      	sub	sp, #28
 8003420:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003422:	4b26      	ldr	r3, [pc, #152]	; (80034bc <vTaskSwitchContext+0xa0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800342a:	4b25      	ldr	r3, [pc, #148]	; (80034c0 <vTaskSwitchContext+0xa4>)
 800342c:	2201      	movs	r2, #1
 800342e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003430:	e03f      	b.n	80034b2 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8003432:	4b23      	ldr	r3, [pc, #140]	; (80034c0 <vTaskSwitchContext+0xa4>)
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003438:	4b22      	ldr	r3, [pc, #136]	; (80034c4 <vTaskSwitchContext+0xa8>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	fab3 f383 	clz	r3, r3
 8003444:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003446:	7afb      	ldrb	r3, [r7, #11]
 8003448:	f1c3 031f 	rsb	r3, r3, #31
 800344c:	617b      	str	r3, [r7, #20]
 800344e:	491e      	ldr	r1, [pc, #120]	; (80034c8 <vTaskSwitchContext+0xac>)
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	4613      	mov	r3, r2
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	4413      	add	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	440b      	add	r3, r1
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10a      	bne.n	8003478 <vTaskSwitchContext+0x5c>
	__asm volatile
 8003462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003466:	f383 8811 	msr	BASEPRI, r3
 800346a:	f3bf 8f6f 	isb	sy
 800346e:	f3bf 8f4f 	dsb	sy
 8003472:	607b      	str	r3, [r7, #4]
}
 8003474:	bf00      	nop
 8003476:	e7fe      	b.n	8003476 <vTaskSwitchContext+0x5a>
 8003478:	697a      	ldr	r2, [r7, #20]
 800347a:	4613      	mov	r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	4413      	add	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4a11      	ldr	r2, [pc, #68]	; (80034c8 <vTaskSwitchContext+0xac>)
 8003484:	4413      	add	r3, r2
 8003486:	613b      	str	r3, [r7, #16]
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	605a      	str	r2, [r3, #4]
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	3308      	adds	r3, #8
 800349a:	429a      	cmp	r2, r3
 800349c:	d104      	bne.n	80034a8 <vTaskSwitchContext+0x8c>
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	605a      	str	r2, [r3, #4]
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	4a07      	ldr	r2, [pc, #28]	; (80034cc <vTaskSwitchContext+0xb0>)
 80034b0:	6013      	str	r3, [r2, #0]
}
 80034b2:	bf00      	nop
 80034b4:	371c      	adds	r7, #28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr
 80034bc:	200004c4 	.word	0x200004c4
 80034c0:	200004b0 	.word	0x200004b0
 80034c4:	200004a4 	.word	0x200004a4
 80034c8:	200003a0 	.word	0x200003a0
 80034cc:	2000039c 	.word	0x2000039c

080034d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d10a      	bne.n	80034f6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80034e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e4:	f383 8811 	msr	BASEPRI, r3
 80034e8:	f3bf 8f6f 	isb	sy
 80034ec:	f3bf 8f4f 	dsb	sy
 80034f0:	60fb      	str	r3, [r7, #12]
}
 80034f2:	bf00      	nop
 80034f4:	e7fe      	b.n	80034f4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80034f6:	4b07      	ldr	r3, [pc, #28]	; (8003514 <vTaskPlaceOnEventList+0x44>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	3318      	adds	r3, #24
 80034fc:	4619      	mov	r1, r3
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f7fe fe0a 	bl	8002118 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003504:	2101      	movs	r1, #1
 8003506:	6838      	ldr	r0, [r7, #0]
 8003508:	f000 fb7e 	bl	8003c08 <prvAddCurrentTaskToDelayedList>
}
 800350c:	bf00      	nop
 800350e:	3710      	adds	r7, #16
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	2000039c 	.word	0x2000039c

08003518 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d10a      	bne.n	8003544 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800352e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003532:	f383 8811 	msr	BASEPRI, r3
 8003536:	f3bf 8f6f 	isb	sy
 800353a:	f3bf 8f4f 	dsb	sy
 800353e:	60fb      	str	r3, [r7, #12]
}
 8003540:	bf00      	nop
 8003542:	e7fe      	b.n	8003542 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	3318      	adds	r3, #24
 8003548:	4618      	mov	r0, r3
 800354a:	f7fe fe1d 	bl	8002188 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800354e:	4b1d      	ldr	r3, [pc, #116]	; (80035c4 <xTaskRemoveFromEventList+0xac>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d11c      	bne.n	8003590 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	3304      	adds	r3, #4
 800355a:	4618      	mov	r0, r3
 800355c:	f7fe fe14 	bl	8002188 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003564:	2201      	movs	r2, #1
 8003566:	409a      	lsls	r2, r3
 8003568:	4b17      	ldr	r3, [pc, #92]	; (80035c8 <xTaskRemoveFromEventList+0xb0>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4313      	orrs	r3, r2
 800356e:	4a16      	ldr	r2, [pc, #88]	; (80035c8 <xTaskRemoveFromEventList+0xb0>)
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003576:	4613      	mov	r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	4413      	add	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	4a13      	ldr	r2, [pc, #76]	; (80035cc <xTaskRemoveFromEventList+0xb4>)
 8003580:	441a      	add	r2, r3
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	3304      	adds	r3, #4
 8003586:	4619      	mov	r1, r3
 8003588:	4610      	mov	r0, r2
 800358a:	f7fe fda2 	bl	80020d2 <vListInsertEnd>
 800358e:	e005      	b.n	800359c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	3318      	adds	r3, #24
 8003594:	4619      	mov	r1, r3
 8003596:	480e      	ldr	r0, [pc, #56]	; (80035d0 <xTaskRemoveFromEventList+0xb8>)
 8003598:	f7fe fd9b 	bl	80020d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035a0:	4b0c      	ldr	r3, [pc, #48]	; (80035d4 <xTaskRemoveFromEventList+0xbc>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d905      	bls.n	80035b6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80035aa:	2301      	movs	r3, #1
 80035ac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80035ae:	4b0a      	ldr	r3, [pc, #40]	; (80035d8 <xTaskRemoveFromEventList+0xc0>)
 80035b0:	2201      	movs	r2, #1
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	e001      	b.n	80035ba <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80035ba:	697b      	ldr	r3, [r7, #20]
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3718      	adds	r7, #24
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	200004c4 	.word	0x200004c4
 80035c8:	200004a4 	.word	0x200004a4
 80035cc:	200003a0 	.word	0x200003a0
 80035d0:	2000045c 	.word	0x2000045c
 80035d4:	2000039c 	.word	0x2000039c
 80035d8:	200004b0 	.word	0x200004b0

080035dc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80035e4:	4b06      	ldr	r3, [pc, #24]	; (8003600 <vTaskInternalSetTimeOutState+0x24>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80035ec:	4b05      	ldr	r3, [pc, #20]	; (8003604 <vTaskInternalSetTimeOutState+0x28>)
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	605a      	str	r2, [r3, #4]
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bc80      	pop	{r7}
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	200004b4 	.word	0x200004b4
 8003604:	200004a0 	.word	0x200004a0

08003608 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b088      	sub	sp, #32
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d10a      	bne.n	800362e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800361c:	f383 8811 	msr	BASEPRI, r3
 8003620:	f3bf 8f6f 	isb	sy
 8003624:	f3bf 8f4f 	dsb	sy
 8003628:	613b      	str	r3, [r7, #16]
}
 800362a:	bf00      	nop
 800362c:	e7fe      	b.n	800362c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d10a      	bne.n	800364a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003638:	f383 8811 	msr	BASEPRI, r3
 800363c:	f3bf 8f6f 	isb	sy
 8003640:	f3bf 8f4f 	dsb	sy
 8003644:	60fb      	str	r3, [r7, #12]
}
 8003646:	bf00      	nop
 8003648:	e7fe      	b.n	8003648 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800364a:	f000 fc37 	bl	8003ebc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800364e:	4b1d      	ldr	r3, [pc, #116]	; (80036c4 <xTaskCheckForTimeOut+0xbc>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003666:	d102      	bne.n	800366e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003668:	2300      	movs	r3, #0
 800366a:	61fb      	str	r3, [r7, #28]
 800366c:	e023      	b.n	80036b6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	4b15      	ldr	r3, [pc, #84]	; (80036c8 <xTaskCheckForTimeOut+0xc0>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	429a      	cmp	r2, r3
 8003678:	d007      	beq.n	800368a <xTaskCheckForTimeOut+0x82>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	429a      	cmp	r2, r3
 8003682:	d302      	bcc.n	800368a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003684:	2301      	movs	r3, #1
 8003686:	61fb      	str	r3, [r7, #28]
 8003688:	e015      	b.n	80036b6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	429a      	cmp	r2, r3
 8003692:	d20b      	bcs.n	80036ac <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	1ad2      	subs	r2, r2, r3
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f7ff ff9b 	bl	80035dc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80036a6:	2300      	movs	r3, #0
 80036a8:	61fb      	str	r3, [r7, #28]
 80036aa:	e004      	b.n	80036b6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80036b2:	2301      	movs	r3, #1
 80036b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80036b6:	f000 fc31 	bl	8003f1c <vPortExitCritical>

	return xReturn;
 80036ba:	69fb      	ldr	r3, [r7, #28]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3720      	adds	r7, #32
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	200004a0 	.word	0x200004a0
 80036c8:	200004b4 	.word	0x200004b4

080036cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80036d0:	4b03      	ldr	r3, [pc, #12]	; (80036e0 <vTaskMissedYield+0x14>)
 80036d2:	2201      	movs	r2, #1
 80036d4:	601a      	str	r2, [r3, #0]
}
 80036d6:	bf00      	nop
 80036d8:	46bd      	mov	sp, r7
 80036da:	bc80      	pop	{r7}
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	200004b0 	.word	0x200004b0

080036e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80036ec:	f000 f852 	bl	8003794 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80036f0:	4b06      	ldr	r3, [pc, #24]	; (800370c <prvIdleTask+0x28>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d9f9      	bls.n	80036ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80036f8:	4b05      	ldr	r3, [pc, #20]	; (8003710 <prvIdleTask+0x2c>)
 80036fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	f3bf 8f4f 	dsb	sy
 8003704:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003708:	e7f0      	b.n	80036ec <prvIdleTask+0x8>
 800370a:	bf00      	nop
 800370c:	200003a0 	.word	0x200003a0
 8003710:	e000ed04 	.word	0xe000ed04

08003714 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800371a:	2300      	movs	r3, #0
 800371c:	607b      	str	r3, [r7, #4]
 800371e:	e00c      	b.n	800373a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4413      	add	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	4a12      	ldr	r2, [pc, #72]	; (8003774 <prvInitialiseTaskLists+0x60>)
 800372c:	4413      	add	r3, r2
 800372e:	4618      	mov	r0, r3
 8003730:	f7fe fca4 	bl	800207c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3301      	adds	r3, #1
 8003738:	607b      	str	r3, [r7, #4]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b06      	cmp	r3, #6
 800373e:	d9ef      	bls.n	8003720 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003740:	480d      	ldr	r0, [pc, #52]	; (8003778 <prvInitialiseTaskLists+0x64>)
 8003742:	f7fe fc9b 	bl	800207c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003746:	480d      	ldr	r0, [pc, #52]	; (800377c <prvInitialiseTaskLists+0x68>)
 8003748:	f7fe fc98 	bl	800207c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800374c:	480c      	ldr	r0, [pc, #48]	; (8003780 <prvInitialiseTaskLists+0x6c>)
 800374e:	f7fe fc95 	bl	800207c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003752:	480c      	ldr	r0, [pc, #48]	; (8003784 <prvInitialiseTaskLists+0x70>)
 8003754:	f7fe fc92 	bl	800207c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003758:	480b      	ldr	r0, [pc, #44]	; (8003788 <prvInitialiseTaskLists+0x74>)
 800375a:	f7fe fc8f 	bl	800207c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800375e:	4b0b      	ldr	r3, [pc, #44]	; (800378c <prvInitialiseTaskLists+0x78>)
 8003760:	4a05      	ldr	r2, [pc, #20]	; (8003778 <prvInitialiseTaskLists+0x64>)
 8003762:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003764:	4b0a      	ldr	r3, [pc, #40]	; (8003790 <prvInitialiseTaskLists+0x7c>)
 8003766:	4a05      	ldr	r2, [pc, #20]	; (800377c <prvInitialiseTaskLists+0x68>)
 8003768:	601a      	str	r2, [r3, #0]
}
 800376a:	bf00      	nop
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	200003a0 	.word	0x200003a0
 8003778:	2000042c 	.word	0x2000042c
 800377c:	20000440 	.word	0x20000440
 8003780:	2000045c 	.word	0x2000045c
 8003784:	20000470 	.word	0x20000470
 8003788:	20000488 	.word	0x20000488
 800378c:	20000454 	.word	0x20000454
 8003790:	20000458 	.word	0x20000458

08003794 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800379a:	e019      	b.n	80037d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800379c:	f000 fb8e 	bl	8003ebc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037a0:	4b10      	ldr	r3, [pc, #64]	; (80037e4 <prvCheckTasksWaitingTermination+0x50>)
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	3304      	adds	r3, #4
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fe fceb 	bl	8002188 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80037b2:	4b0d      	ldr	r3, [pc, #52]	; (80037e8 <prvCheckTasksWaitingTermination+0x54>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	3b01      	subs	r3, #1
 80037b8:	4a0b      	ldr	r2, [pc, #44]	; (80037e8 <prvCheckTasksWaitingTermination+0x54>)
 80037ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80037bc:	4b0b      	ldr	r3, [pc, #44]	; (80037ec <prvCheckTasksWaitingTermination+0x58>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	3b01      	subs	r3, #1
 80037c2:	4a0a      	ldr	r2, [pc, #40]	; (80037ec <prvCheckTasksWaitingTermination+0x58>)
 80037c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80037c6:	f000 fba9 	bl	8003f1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f810 	bl	80037f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80037d0:	4b06      	ldr	r3, [pc, #24]	; (80037ec <prvCheckTasksWaitingTermination+0x58>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1e1      	bne.n	800379c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80037d8:	bf00      	nop
 80037da:	bf00      	nop
 80037dc:	3708      	adds	r7, #8
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20000470 	.word	0x20000470
 80037e8:	2000049c 	.word	0x2000049c
 80037ec:	20000484 	.word	0x20000484

080037f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d108      	bne.n	8003814 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003806:	4618      	mov	r0, r3
 8003808:	f000 fd24 	bl	8004254 <vPortFree>
				vPortFree( pxTCB );
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 fd21 	bl	8004254 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003812:	e018      	b.n	8003846 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800381a:	2b01      	cmp	r3, #1
 800381c:	d103      	bne.n	8003826 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 fd18 	bl	8004254 <vPortFree>
	}
 8003824:	e00f      	b.n	8003846 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800382c:	2b02      	cmp	r3, #2
 800382e:	d00a      	beq.n	8003846 <prvDeleteTCB+0x56>
	__asm volatile
 8003830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003834:	f383 8811 	msr	BASEPRI, r3
 8003838:	f3bf 8f6f 	isb	sy
 800383c:	f3bf 8f4f 	dsb	sy
 8003840:	60fb      	str	r3, [r7, #12]
}
 8003842:	bf00      	nop
 8003844:	e7fe      	b.n	8003844 <prvDeleteTCB+0x54>
	}
 8003846:	bf00      	nop
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
	...

08003850 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003856:	4b0c      	ldr	r3, [pc, #48]	; (8003888 <prvResetNextTaskUnblockTime+0x38>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d104      	bne.n	800386a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003860:	4b0a      	ldr	r3, [pc, #40]	; (800388c <prvResetNextTaskUnblockTime+0x3c>)
 8003862:	f04f 32ff 	mov.w	r2, #4294967295
 8003866:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003868:	e008      	b.n	800387c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800386a:	4b07      	ldr	r3, [pc, #28]	; (8003888 <prvResetNextTaskUnblockTime+0x38>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	4a04      	ldr	r2, [pc, #16]	; (800388c <prvResetNextTaskUnblockTime+0x3c>)
 800387a:	6013      	str	r3, [r2, #0]
}
 800387c:	bf00      	nop
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	bc80      	pop	{r7}
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	20000454 	.word	0x20000454
 800388c:	200004bc 	.word	0x200004bc

08003890 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003896:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <xTaskGetSchedulerState+0x34>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d102      	bne.n	80038a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800389e:	2301      	movs	r3, #1
 80038a0:	607b      	str	r3, [r7, #4]
 80038a2:	e008      	b.n	80038b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038a4:	4b08      	ldr	r3, [pc, #32]	; (80038c8 <xTaskGetSchedulerState+0x38>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d102      	bne.n	80038b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80038ac:	2302      	movs	r3, #2
 80038ae:	607b      	str	r3, [r7, #4]
 80038b0:	e001      	b.n	80038b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80038b2:	2300      	movs	r3, #0
 80038b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80038b6:	687b      	ldr	r3, [r7, #4]
	}
 80038b8:	4618      	mov	r0, r3
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	bc80      	pop	{r7}
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	200004a8 	.word	0x200004a8
 80038c8:	200004c4 	.word	0x200004c4

080038cc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80038d8:	2300      	movs	r3, #0
 80038da:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d05e      	beq.n	80039a0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038e6:	4b31      	ldr	r3, [pc, #196]	; (80039ac <xTaskPriorityInherit+0xe0>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d24e      	bcs.n	800398e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	db06      	blt.n	8003906 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038f8:	4b2c      	ldr	r3, [pc, #176]	; (80039ac <xTaskPriorityInherit+0xe0>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fe:	f1c3 0207 	rsb	r2, r3, #7
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	6959      	ldr	r1, [r3, #20]
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800390e:	4613      	mov	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	4413      	add	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	4a26      	ldr	r2, [pc, #152]	; (80039b0 <xTaskPriorityInherit+0xe4>)
 8003918:	4413      	add	r3, r2
 800391a:	4299      	cmp	r1, r3
 800391c:	d12f      	bne.n	800397e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	3304      	adds	r3, #4
 8003922:	4618      	mov	r0, r3
 8003924:	f7fe fc30 	bl	8002188 <uxListRemove>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10a      	bne.n	8003944 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003932:	2201      	movs	r2, #1
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	43da      	mvns	r2, r3
 800393a:	4b1e      	ldr	r3, [pc, #120]	; (80039b4 <xTaskPriorityInherit+0xe8>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4013      	ands	r3, r2
 8003940:	4a1c      	ldr	r2, [pc, #112]	; (80039b4 <xTaskPriorityInherit+0xe8>)
 8003942:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003944:	4b19      	ldr	r3, [pc, #100]	; (80039ac <xTaskPriorityInherit+0xe0>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003952:	2201      	movs	r2, #1
 8003954:	409a      	lsls	r2, r3
 8003956:	4b17      	ldr	r3, [pc, #92]	; (80039b4 <xTaskPriorityInherit+0xe8>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4313      	orrs	r3, r2
 800395c:	4a15      	ldr	r2, [pc, #84]	; (80039b4 <xTaskPriorityInherit+0xe8>)
 800395e:	6013      	str	r3, [r2, #0]
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003964:	4613      	mov	r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	4413      	add	r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	4a10      	ldr	r2, [pc, #64]	; (80039b0 <xTaskPriorityInherit+0xe4>)
 800396e:	441a      	add	r2, r3
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	3304      	adds	r3, #4
 8003974:	4619      	mov	r1, r3
 8003976:	4610      	mov	r0, r2
 8003978:	f7fe fbab 	bl	80020d2 <vListInsertEnd>
 800397c:	e004      	b.n	8003988 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800397e:	4b0b      	ldr	r3, [pc, #44]	; (80039ac <xTaskPriorityInherit+0xe0>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8003988:	2301      	movs	r3, #1
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	e008      	b.n	80039a0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003992:	4b06      	ldr	r3, [pc, #24]	; (80039ac <xTaskPriorityInherit+0xe0>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003998:	429a      	cmp	r2, r3
 800399a:	d201      	bcs.n	80039a0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800399c:	2301      	movs	r3, #1
 800399e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80039a0:	68fb      	ldr	r3, [r7, #12]
	}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3710      	adds	r7, #16
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	2000039c 	.word	0x2000039c
 80039b0:	200003a0 	.word	0x200003a0
 80039b4:	200004a4 	.word	0x200004a4

080039b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80039c4:	2300      	movs	r3, #0
 80039c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d06e      	beq.n	8003aac <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80039ce:	4b3a      	ldr	r3, [pc, #232]	; (8003ab8 <xTaskPriorityDisinherit+0x100>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d00a      	beq.n	80039ee <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80039d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039dc:	f383 8811 	msr	BASEPRI, r3
 80039e0:	f3bf 8f6f 	isb	sy
 80039e4:	f3bf 8f4f 	dsb	sy
 80039e8:	60fb      	str	r3, [r7, #12]
}
 80039ea:	bf00      	nop
 80039ec:	e7fe      	b.n	80039ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10a      	bne.n	8003a0c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80039f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039fa:	f383 8811 	msr	BASEPRI, r3
 80039fe:	f3bf 8f6f 	isb	sy
 8003a02:	f3bf 8f4f 	dsb	sy
 8003a06:	60bb      	str	r3, [r7, #8]
}
 8003a08:	bf00      	nop
 8003a0a:	e7fe      	b.n	8003a0a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a10:	1e5a      	subs	r2, r3, #1
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d044      	beq.n	8003aac <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d140      	bne.n	8003aac <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	3304      	adds	r3, #4
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7fe fbaa 	bl	8002188 <uxListRemove>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d115      	bne.n	8003a66 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a3e:	491f      	ldr	r1, [pc, #124]	; (8003abc <xTaskPriorityDisinherit+0x104>)
 8003a40:	4613      	mov	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	4413      	add	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10a      	bne.n	8003a66 <xTaskPriorityDisinherit+0xae>
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a54:	2201      	movs	r2, #1
 8003a56:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5a:	43da      	mvns	r2, r3
 8003a5c:	4b18      	ldr	r3, [pc, #96]	; (8003ac0 <xTaskPriorityDisinherit+0x108>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4013      	ands	r3, r2
 8003a62:	4a17      	ldr	r2, [pc, #92]	; (8003ac0 <xTaskPriorityDisinherit+0x108>)
 8003a64:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a72:	f1c3 0207 	rsb	r2, r3, #7
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7e:	2201      	movs	r2, #1
 8003a80:	409a      	lsls	r2, r3
 8003a82:	4b0f      	ldr	r3, [pc, #60]	; (8003ac0 <xTaskPriorityDisinherit+0x108>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	4a0d      	ldr	r2, [pc, #52]	; (8003ac0 <xTaskPriorityDisinherit+0x108>)
 8003a8a:	6013      	str	r3, [r2, #0]
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a90:	4613      	mov	r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	4413      	add	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4a08      	ldr	r2, [pc, #32]	; (8003abc <xTaskPriorityDisinherit+0x104>)
 8003a9a:	441a      	add	r2, r3
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	3304      	adds	r3, #4
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	4610      	mov	r0, r2
 8003aa4:	f7fe fb15 	bl	80020d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003aac:	697b      	ldr	r3, [r7, #20]
	}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	2000039c 	.word	0x2000039c
 8003abc:	200003a0 	.word	0x200003a0
 8003ac0:	200004a4 	.word	0x200004a4

08003ac4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b088      	sub	sp, #32
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d077      	beq.n	8003bcc <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10a      	bne.n	8003afa <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8003ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae8:	f383 8811 	msr	BASEPRI, r3
 8003aec:	f3bf 8f6f 	isb	sy
 8003af0:	f3bf 8f4f 	dsb	sy
 8003af4:	60fb      	str	r3, [r7, #12]
}
 8003af6:	bf00      	nop
 8003af8:	e7fe      	b.n	8003af8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d902      	bls.n	8003b0a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	61fb      	str	r3, [r7, #28]
 8003b08:	e002      	b.n	8003b10 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b14:	69fa      	ldr	r2, [r7, #28]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d058      	beq.n	8003bcc <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d153      	bne.n	8003bcc <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8003b24:	4b2b      	ldr	r3, [pc, #172]	; (8003bd4 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d10a      	bne.n	8003b44 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8003b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b32:	f383 8811 	msr	BASEPRI, r3
 8003b36:	f3bf 8f6f 	isb	sy
 8003b3a:	f3bf 8f4f 	dsb	sy
 8003b3e:	60bb      	str	r3, [r7, #8]
}
 8003b40:	bf00      	nop
 8003b42:	e7fe      	b.n	8003b42 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b48:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	69fa      	ldr	r2, [r7, #28]
 8003b4e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	db04      	blt.n	8003b62 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f1c3 0207 	rsb	r2, r3, #7
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	6959      	ldr	r1, [r3, #20]
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4413      	add	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4a19      	ldr	r2, [pc, #100]	; (8003bd8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8003b72:	4413      	add	r3, r2
 8003b74:	4299      	cmp	r1, r3
 8003b76:	d129      	bne.n	8003bcc <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7fe fb03 	bl	8002188 <uxListRemove>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10a      	bne.n	8003b9e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b92:	43da      	mvns	r2, r3
 8003b94:	4b11      	ldr	r3, [pc, #68]	; (8003bdc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	4a10      	ldr	r2, [pc, #64]	; (8003bdc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003b9c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	409a      	lsls	r2, r3
 8003ba6:	4b0d      	ldr	r3, [pc, #52]	; (8003bdc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	4a0b      	ldr	r2, [pc, #44]	; (8003bdc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003bae:	6013      	str	r3, [r2, #0]
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	4413      	add	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4a06      	ldr	r2, [pc, #24]	; (8003bd8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8003bbe:	441a      	add	r2, r3
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	3304      	adds	r3, #4
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4610      	mov	r0, r2
 8003bc8:	f7fe fa83 	bl	80020d2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003bcc:	bf00      	nop
 8003bce:	3720      	adds	r7, #32
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	2000039c 	.word	0x2000039c
 8003bd8:	200003a0 	.word	0x200003a0
 8003bdc:	200004a4 	.word	0x200004a4

08003be0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8003be0:	b480      	push	{r7}
 8003be2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8003be4:	4b07      	ldr	r3, [pc, #28]	; (8003c04 <pvTaskIncrementMutexHeldCount+0x24>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d004      	beq.n	8003bf6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8003bec:	4b05      	ldr	r3, [pc, #20]	; (8003c04 <pvTaskIncrementMutexHeldCount+0x24>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003bf2:	3201      	adds	r2, #1
 8003bf4:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8003bf6:	4b03      	ldr	r3, [pc, #12]	; (8003c04 <pvTaskIncrementMutexHeldCount+0x24>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
	}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bc80      	pop	{r7}
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	2000039c 	.word	0x2000039c

08003c08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003c12:	4b29      	ldr	r3, [pc, #164]	; (8003cb8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c18:	4b28      	ldr	r3, [pc, #160]	; (8003cbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	3304      	adds	r3, #4
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fe fab2 	bl	8002188 <uxListRemove>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d10b      	bne.n	8003c42 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003c2a:	4b24      	ldr	r3, [pc, #144]	; (8003cbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c30:	2201      	movs	r2, #1
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	43da      	mvns	r2, r3
 8003c38:	4b21      	ldr	r3, [pc, #132]	; (8003cc0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	4a20      	ldr	r2, [pc, #128]	; (8003cc0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003c40:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c48:	d10a      	bne.n	8003c60 <prvAddCurrentTaskToDelayedList+0x58>
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d007      	beq.n	8003c60 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c50:	4b1a      	ldr	r3, [pc, #104]	; (8003cbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	3304      	adds	r3, #4
 8003c56:	4619      	mov	r1, r3
 8003c58:	481a      	ldr	r0, [pc, #104]	; (8003cc4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003c5a:	f7fe fa3a 	bl	80020d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003c5e:	e026      	b.n	8003cae <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4413      	add	r3, r2
 8003c66:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003c68:	4b14      	ldr	r3, [pc, #80]	; (8003cbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68ba      	ldr	r2, [r7, #8]
 8003c6e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003c70:	68ba      	ldr	r2, [r7, #8]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d209      	bcs.n	8003c8c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c78:	4b13      	ldr	r3, [pc, #76]	; (8003cc8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	4b0f      	ldr	r3, [pc, #60]	; (8003cbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	3304      	adds	r3, #4
 8003c82:	4619      	mov	r1, r3
 8003c84:	4610      	mov	r0, r2
 8003c86:	f7fe fa47 	bl	8002118 <vListInsert>
}
 8003c8a:	e010      	b.n	8003cae <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c8c:	4b0f      	ldr	r3, [pc, #60]	; (8003ccc <prvAddCurrentTaskToDelayedList+0xc4>)
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	4b0a      	ldr	r3, [pc, #40]	; (8003cbc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	3304      	adds	r3, #4
 8003c96:	4619      	mov	r1, r3
 8003c98:	4610      	mov	r0, r2
 8003c9a:	f7fe fa3d 	bl	8002118 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003c9e:	4b0c      	ldr	r3, [pc, #48]	; (8003cd0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68ba      	ldr	r2, [r7, #8]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d202      	bcs.n	8003cae <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003ca8:	4a09      	ldr	r2, [pc, #36]	; (8003cd0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	6013      	str	r3, [r2, #0]
}
 8003cae:	bf00      	nop
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	200004a0 	.word	0x200004a0
 8003cbc:	2000039c 	.word	0x2000039c
 8003cc0:	200004a4 	.word	0x200004a4
 8003cc4:	20000488 	.word	0x20000488
 8003cc8:	20000458 	.word	0x20000458
 8003ccc:	20000454 	.word	0x20000454
 8003cd0:	200004bc 	.word	0x200004bc

08003cd4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	3b04      	subs	r3, #4
 8003ce4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003cec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	3b04      	subs	r3, #4
 8003cf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	f023 0201 	bic.w	r2, r3, #1
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	3b04      	subs	r3, #4
 8003d02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003d04:	4a08      	ldr	r2, [pc, #32]	; (8003d28 <pxPortInitialiseStack+0x54>)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	3b14      	subs	r3, #20
 8003d0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	3b20      	subs	r3, #32
 8003d1a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3714      	adds	r7, #20
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr
 8003d28:	08003d2d 	.word	0x08003d2d

08003d2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003d36:	4b12      	ldr	r3, [pc, #72]	; (8003d80 <prvTaskExitError+0x54>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d3e:	d00a      	beq.n	8003d56 <prvTaskExitError+0x2a>
	__asm volatile
 8003d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d44:	f383 8811 	msr	BASEPRI, r3
 8003d48:	f3bf 8f6f 	isb	sy
 8003d4c:	f3bf 8f4f 	dsb	sy
 8003d50:	60fb      	str	r3, [r7, #12]
}
 8003d52:	bf00      	nop
 8003d54:	e7fe      	b.n	8003d54 <prvTaskExitError+0x28>
	__asm volatile
 8003d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d5a:	f383 8811 	msr	BASEPRI, r3
 8003d5e:	f3bf 8f6f 	isb	sy
 8003d62:	f3bf 8f4f 	dsb	sy
 8003d66:	60bb      	str	r3, [r7, #8]
}
 8003d68:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003d6a:	bf00      	nop
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d0fc      	beq.n	8003d6c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003d72:	bf00      	nop
 8003d74:	bf00      	nop
 8003d76:	3714      	adds	r7, #20
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bc80      	pop	{r7}
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	2000000c 	.word	0x2000000c
	...

08003d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003d90:	4b07      	ldr	r3, [pc, #28]	; (8003db0 <pxCurrentTCBConst2>)
 8003d92:	6819      	ldr	r1, [r3, #0]
 8003d94:	6808      	ldr	r0, [r1, #0]
 8003d96:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003d9a:	f380 8809 	msr	PSP, r0
 8003d9e:	f3bf 8f6f 	isb	sy
 8003da2:	f04f 0000 	mov.w	r0, #0
 8003da6:	f380 8811 	msr	BASEPRI, r0
 8003daa:	f04e 0e0d 	orr.w	lr, lr, #13
 8003dae:	4770      	bx	lr

08003db0 <pxCurrentTCBConst2>:
 8003db0:	2000039c 	.word	0x2000039c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003db4:	bf00      	nop
 8003db6:	bf00      	nop

08003db8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003db8:	4806      	ldr	r0, [pc, #24]	; (8003dd4 <prvPortStartFirstTask+0x1c>)
 8003dba:	6800      	ldr	r0, [r0, #0]
 8003dbc:	6800      	ldr	r0, [r0, #0]
 8003dbe:	f380 8808 	msr	MSP, r0
 8003dc2:	b662      	cpsie	i
 8003dc4:	b661      	cpsie	f
 8003dc6:	f3bf 8f4f 	dsb	sy
 8003dca:	f3bf 8f6f 	isb	sy
 8003dce:	df00      	svc	0
 8003dd0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003dd2:	bf00      	nop
 8003dd4:	e000ed08 	.word	0xe000ed08

08003dd8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003dde:	4b32      	ldr	r3, [pc, #200]	; (8003ea8 <xPortStartScheduler+0xd0>)
 8003de0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	22ff      	movs	r2, #255	; 0xff
 8003dee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003df8:	78fb      	ldrb	r3, [r7, #3]
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	4b2a      	ldr	r3, [pc, #168]	; (8003eac <xPortStartScheduler+0xd4>)
 8003e04:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003e06:	4b2a      	ldr	r3, [pc, #168]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e08:	2207      	movs	r2, #7
 8003e0a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003e0c:	e009      	b.n	8003e22 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003e0e:	4b28      	ldr	r3, [pc, #160]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	3b01      	subs	r3, #1
 8003e14:	4a26      	ldr	r2, [pc, #152]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e16:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003e18:	78fb      	ldrb	r3, [r7, #3]
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003e22:	78fb      	ldrb	r3, [r7, #3]
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e2a:	2b80      	cmp	r3, #128	; 0x80
 8003e2c:	d0ef      	beq.n	8003e0e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003e2e:	4b20      	ldr	r3, [pc, #128]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f1c3 0307 	rsb	r3, r3, #7
 8003e36:	2b04      	cmp	r3, #4
 8003e38:	d00a      	beq.n	8003e50 <xPortStartScheduler+0x78>
	__asm volatile
 8003e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e3e:	f383 8811 	msr	BASEPRI, r3
 8003e42:	f3bf 8f6f 	isb	sy
 8003e46:	f3bf 8f4f 	dsb	sy
 8003e4a:	60bb      	str	r3, [r7, #8]
}
 8003e4c:	bf00      	nop
 8003e4e:	e7fe      	b.n	8003e4e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003e50:	4b17      	ldr	r3, [pc, #92]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	021b      	lsls	r3, r3, #8
 8003e56:	4a16      	ldr	r2, [pc, #88]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e58:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003e5a:	4b15      	ldr	r3, [pc, #84]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003e62:	4a13      	ldr	r2, [pc, #76]	; (8003eb0 <xPortStartScheduler+0xd8>)
 8003e64:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	b2da      	uxtb	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003e6e:	4b11      	ldr	r3, [pc, #68]	; (8003eb4 <xPortStartScheduler+0xdc>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a10      	ldr	r2, [pc, #64]	; (8003eb4 <xPortStartScheduler+0xdc>)
 8003e74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e78:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003e7a:	4b0e      	ldr	r3, [pc, #56]	; (8003eb4 <xPortStartScheduler+0xdc>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a0d      	ldr	r2, [pc, #52]	; (8003eb4 <xPortStartScheduler+0xdc>)
 8003e80:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003e84:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003e86:	f000 f8b9 	bl	8003ffc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003e8a:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <xPortStartScheduler+0xe0>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003e90:	f7ff ff92 	bl	8003db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003e94:	f7ff fac2 	bl	800341c <vTaskSwitchContext>
	prvTaskExitError();
 8003e98:	f7ff ff48 	bl	8003d2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3710      	adds	r7, #16
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	e000e400 	.word	0xe000e400
 8003eac:	200004c8 	.word	0x200004c8
 8003eb0:	200004cc 	.word	0x200004cc
 8003eb4:	e000ed20 	.word	0xe000ed20
 8003eb8:	2000000c 	.word	0x2000000c

08003ebc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
	__asm volatile
 8003ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec6:	f383 8811 	msr	BASEPRI, r3
 8003eca:	f3bf 8f6f 	isb	sy
 8003ece:	f3bf 8f4f 	dsb	sy
 8003ed2:	607b      	str	r3, [r7, #4]
}
 8003ed4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003ed6:	4b0f      	ldr	r3, [pc, #60]	; (8003f14 <vPortEnterCritical+0x58>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	3301      	adds	r3, #1
 8003edc:	4a0d      	ldr	r2, [pc, #52]	; (8003f14 <vPortEnterCritical+0x58>)
 8003ede:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003ee0:	4b0c      	ldr	r3, [pc, #48]	; (8003f14 <vPortEnterCritical+0x58>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d10f      	bne.n	8003f08 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003ee8:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <vPortEnterCritical+0x5c>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00a      	beq.n	8003f08 <vPortEnterCritical+0x4c>
	__asm volatile
 8003ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef6:	f383 8811 	msr	BASEPRI, r3
 8003efa:	f3bf 8f6f 	isb	sy
 8003efe:	f3bf 8f4f 	dsb	sy
 8003f02:	603b      	str	r3, [r7, #0]
}
 8003f04:	bf00      	nop
 8003f06:	e7fe      	b.n	8003f06 <vPortEnterCritical+0x4a>
	}
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bc80      	pop	{r7}
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	2000000c 	.word	0x2000000c
 8003f18:	e000ed04 	.word	0xe000ed04

08003f1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003f22:	4b11      	ldr	r3, [pc, #68]	; (8003f68 <vPortExitCritical+0x4c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10a      	bne.n	8003f40 <vPortExitCritical+0x24>
	__asm volatile
 8003f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f2e:	f383 8811 	msr	BASEPRI, r3
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	f3bf 8f4f 	dsb	sy
 8003f3a:	607b      	str	r3, [r7, #4]
}
 8003f3c:	bf00      	nop
 8003f3e:	e7fe      	b.n	8003f3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003f40:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <vPortExitCritical+0x4c>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	3b01      	subs	r3, #1
 8003f46:	4a08      	ldr	r2, [pc, #32]	; (8003f68 <vPortExitCritical+0x4c>)
 8003f48:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003f4a:	4b07      	ldr	r3, [pc, #28]	; (8003f68 <vPortExitCritical+0x4c>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d105      	bne.n	8003f5e <vPortExitCritical+0x42>
 8003f52:	2300      	movs	r3, #0
 8003f54:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	f383 8811 	msr	BASEPRI, r3
}
 8003f5c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bc80      	pop	{r7}
 8003f66:	4770      	bx	lr
 8003f68:	2000000c 	.word	0x2000000c
 8003f6c:	00000000 	.word	0x00000000

08003f70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003f70:	f3ef 8009 	mrs	r0, PSP
 8003f74:	f3bf 8f6f 	isb	sy
 8003f78:	4b0d      	ldr	r3, [pc, #52]	; (8003fb0 <pxCurrentTCBConst>)
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003f80:	6010      	str	r0, [r2, #0]
 8003f82:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003f86:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003f8a:	f380 8811 	msr	BASEPRI, r0
 8003f8e:	f7ff fa45 	bl	800341c <vTaskSwitchContext>
 8003f92:	f04f 0000 	mov.w	r0, #0
 8003f96:	f380 8811 	msr	BASEPRI, r0
 8003f9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003f9e:	6819      	ldr	r1, [r3, #0]
 8003fa0:	6808      	ldr	r0, [r1, #0]
 8003fa2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003fa6:	f380 8809 	msr	PSP, r0
 8003faa:	f3bf 8f6f 	isb	sy
 8003fae:	4770      	bx	lr

08003fb0 <pxCurrentTCBConst>:
 8003fb0:	2000039c 	.word	0x2000039c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003fb4:	bf00      	nop
 8003fb6:	bf00      	nop

08003fb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
	__asm volatile
 8003fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc2:	f383 8811 	msr	BASEPRI, r3
 8003fc6:	f3bf 8f6f 	isb	sy
 8003fca:	f3bf 8f4f 	dsb	sy
 8003fce:	607b      	str	r3, [r7, #4]
}
 8003fd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003fd2:	f7ff f96b 	bl	80032ac <xTaskIncrementTick>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003fdc:	4b06      	ldr	r3, [pc, #24]	; (8003ff8 <SysTick_Handler+0x40>)
 8003fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fe2:	601a      	str	r2, [r3, #0]
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	f383 8811 	msr	BASEPRI, r3
}
 8003fee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003ff0:	bf00      	nop
 8003ff2:	3708      	adds	r7, #8
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	e000ed04 	.word	0xe000ed04

08003ffc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004000:	4b0a      	ldr	r3, [pc, #40]	; (800402c <vPortSetupTimerInterrupt+0x30>)
 8004002:	2200      	movs	r2, #0
 8004004:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004006:	4b0a      	ldr	r3, [pc, #40]	; (8004030 <vPortSetupTimerInterrupt+0x34>)
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800400c:	4b09      	ldr	r3, [pc, #36]	; (8004034 <vPortSetupTimerInterrupt+0x38>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a09      	ldr	r2, [pc, #36]	; (8004038 <vPortSetupTimerInterrupt+0x3c>)
 8004012:	fba2 2303 	umull	r2, r3, r2, r3
 8004016:	099b      	lsrs	r3, r3, #6
 8004018:	4a08      	ldr	r2, [pc, #32]	; (800403c <vPortSetupTimerInterrupt+0x40>)
 800401a:	3b01      	subs	r3, #1
 800401c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800401e:	4b03      	ldr	r3, [pc, #12]	; (800402c <vPortSetupTimerInterrupt+0x30>)
 8004020:	2207      	movs	r2, #7
 8004022:	601a      	str	r2, [r3, #0]
}
 8004024:	bf00      	nop
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr
 800402c:	e000e010 	.word	0xe000e010
 8004030:	e000e018 	.word	0xe000e018
 8004034:	20000000 	.word	0x20000000
 8004038:	10624dd3 	.word	0x10624dd3
 800403c:	e000e014 	.word	0xe000e014

08004040 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004040:	b480      	push	{r7}
 8004042:	b085      	sub	sp, #20
 8004044:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004046:	f3ef 8305 	mrs	r3, IPSR
 800404a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2b0f      	cmp	r3, #15
 8004050:	d914      	bls.n	800407c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004052:	4a16      	ldr	r2, [pc, #88]	; (80040ac <vPortValidateInterruptPriority+0x6c>)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4413      	add	r3, r2
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800405c:	4b14      	ldr	r3, [pc, #80]	; (80040b0 <vPortValidateInterruptPriority+0x70>)
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	7afa      	ldrb	r2, [r7, #11]
 8004062:	429a      	cmp	r2, r3
 8004064:	d20a      	bcs.n	800407c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800406a:	f383 8811 	msr	BASEPRI, r3
 800406e:	f3bf 8f6f 	isb	sy
 8004072:	f3bf 8f4f 	dsb	sy
 8004076:	607b      	str	r3, [r7, #4]
}
 8004078:	bf00      	nop
 800407a:	e7fe      	b.n	800407a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800407c:	4b0d      	ldr	r3, [pc, #52]	; (80040b4 <vPortValidateInterruptPriority+0x74>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004084:	4b0c      	ldr	r3, [pc, #48]	; (80040b8 <vPortValidateInterruptPriority+0x78>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	429a      	cmp	r2, r3
 800408a:	d90a      	bls.n	80040a2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800408c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004090:	f383 8811 	msr	BASEPRI, r3
 8004094:	f3bf 8f6f 	isb	sy
 8004098:	f3bf 8f4f 	dsb	sy
 800409c:	603b      	str	r3, [r7, #0]
}
 800409e:	bf00      	nop
 80040a0:	e7fe      	b.n	80040a0 <vPortValidateInterruptPriority+0x60>
	}
 80040a2:	bf00      	nop
 80040a4:	3714      	adds	r7, #20
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bc80      	pop	{r7}
 80040aa:	4770      	bx	lr
 80040ac:	e000e3f0 	.word	0xe000e3f0
 80040b0:	200004c8 	.word	0x200004c8
 80040b4:	e000ed0c 	.word	0xe000ed0c
 80040b8:	200004cc 	.word	0x200004cc

080040bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08a      	sub	sp, #40	; 0x28
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80040c4:	2300      	movs	r3, #0
 80040c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80040c8:	f7ff f846 	bl	8003158 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80040cc:	4b5b      	ldr	r3, [pc, #364]	; (800423c <pvPortMalloc+0x180>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d101      	bne.n	80040d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80040d4:	f000 f920 	bl	8004318 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80040d8:	4b59      	ldr	r3, [pc, #356]	; (8004240 <pvPortMalloc+0x184>)
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4013      	ands	r3, r2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	f040 8093 	bne.w	800420c <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d01d      	beq.n	8004128 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80040ec:	2208      	movs	r2, #8
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4413      	add	r3, r2
 80040f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f003 0307 	and.w	r3, r3, #7
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d014      	beq.n	8004128 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f023 0307 	bic.w	r3, r3, #7
 8004104:	3308      	adds	r3, #8
 8004106:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f003 0307 	and.w	r3, r3, #7
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00a      	beq.n	8004128 <pvPortMalloc+0x6c>
	__asm volatile
 8004112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004116:	f383 8811 	msr	BASEPRI, r3
 800411a:	f3bf 8f6f 	isb	sy
 800411e:	f3bf 8f4f 	dsb	sy
 8004122:	617b      	str	r3, [r7, #20]
}
 8004124:	bf00      	nop
 8004126:	e7fe      	b.n	8004126 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d06e      	beq.n	800420c <pvPortMalloc+0x150>
 800412e:	4b45      	ldr	r3, [pc, #276]	; (8004244 <pvPortMalloc+0x188>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	429a      	cmp	r2, r3
 8004136:	d869      	bhi.n	800420c <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004138:	4b43      	ldr	r3, [pc, #268]	; (8004248 <pvPortMalloc+0x18c>)
 800413a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800413c:	4b42      	ldr	r3, [pc, #264]	; (8004248 <pvPortMalloc+0x18c>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004142:	e004      	b.n	800414e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004146:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800414e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	429a      	cmp	r2, r3
 8004156:	d903      	bls.n	8004160 <pvPortMalloc+0xa4>
 8004158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1f1      	bne.n	8004144 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004160:	4b36      	ldr	r3, [pc, #216]	; (800423c <pvPortMalloc+0x180>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004166:	429a      	cmp	r2, r3
 8004168:	d050      	beq.n	800420c <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800416a:	6a3b      	ldr	r3, [r7, #32]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2208      	movs	r2, #8
 8004170:	4413      	add	r3, r2
 8004172:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	6a3b      	ldr	r3, [r7, #32]
 800417a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800417c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417e:	685a      	ldr	r2, [r3, #4]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	1ad2      	subs	r2, r2, r3
 8004184:	2308      	movs	r3, #8
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	429a      	cmp	r2, r3
 800418a:	d91f      	bls.n	80041cc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800418c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4413      	add	r3, r2
 8004192:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	f003 0307 	and.w	r3, r3, #7
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00a      	beq.n	80041b4 <pvPortMalloc+0xf8>
	__asm volatile
 800419e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a2:	f383 8811 	msr	BASEPRI, r3
 80041a6:	f3bf 8f6f 	isb	sy
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	613b      	str	r3, [r7, #16]
}
 80041b0:	bf00      	nop
 80041b2:	e7fe      	b.n	80041b2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80041b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b6:	685a      	ldr	r2, [r3, #4]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	1ad2      	subs	r2, r2, r3
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80041c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80041c6:	69b8      	ldr	r0, [r7, #24]
 80041c8:	f000 f908 	bl	80043dc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80041cc:	4b1d      	ldr	r3, [pc, #116]	; (8004244 <pvPortMalloc+0x188>)
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	4a1b      	ldr	r2, [pc, #108]	; (8004244 <pvPortMalloc+0x188>)
 80041d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80041da:	4b1a      	ldr	r3, [pc, #104]	; (8004244 <pvPortMalloc+0x188>)
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	4b1b      	ldr	r3, [pc, #108]	; (800424c <pvPortMalloc+0x190>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d203      	bcs.n	80041ee <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80041e6:	4b17      	ldr	r3, [pc, #92]	; (8004244 <pvPortMalloc+0x188>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a18      	ldr	r2, [pc, #96]	; (800424c <pvPortMalloc+0x190>)
 80041ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80041ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	4b13      	ldr	r3, [pc, #76]	; (8004240 <pvPortMalloc+0x184>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	431a      	orrs	r2, r3
 80041f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	2200      	movs	r2, #0
 8004200:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004202:	4b13      	ldr	r3, [pc, #76]	; (8004250 <pvPortMalloc+0x194>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	3301      	adds	r3, #1
 8004208:	4a11      	ldr	r2, [pc, #68]	; (8004250 <pvPortMalloc+0x194>)
 800420a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800420c:	f7fe ffb2 	bl	8003174 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	f003 0307 	and.w	r3, r3, #7
 8004216:	2b00      	cmp	r3, #0
 8004218:	d00a      	beq.n	8004230 <pvPortMalloc+0x174>
	__asm volatile
 800421a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800421e:	f383 8811 	msr	BASEPRI, r3
 8004222:	f3bf 8f6f 	isb	sy
 8004226:	f3bf 8f4f 	dsb	sy
 800422a:	60fb      	str	r3, [r7, #12]
}
 800422c:	bf00      	nop
 800422e:	e7fe      	b.n	800422e <pvPortMalloc+0x172>
	return pvReturn;
 8004230:	69fb      	ldr	r3, [r7, #28]
}
 8004232:	4618      	mov	r0, r3
 8004234:	3728      	adds	r7, #40	; 0x28
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	200010d8 	.word	0x200010d8
 8004240:	200010ec 	.word	0x200010ec
 8004244:	200010dc 	.word	0x200010dc
 8004248:	200010d0 	.word	0x200010d0
 800424c:	200010e0 	.word	0x200010e0
 8004250:	200010e4 	.word	0x200010e4

08004254 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d04d      	beq.n	8004302 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004266:	2308      	movs	r3, #8
 8004268:	425b      	negs	r3, r3
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	4413      	add	r3, r2
 800426e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	4b24      	ldr	r3, [pc, #144]	; (800430c <vPortFree+0xb8>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4013      	ands	r3, r2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10a      	bne.n	8004298 <vPortFree+0x44>
	__asm volatile
 8004282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004286:	f383 8811 	msr	BASEPRI, r3
 800428a:	f3bf 8f6f 	isb	sy
 800428e:	f3bf 8f4f 	dsb	sy
 8004292:	60fb      	str	r3, [r7, #12]
}
 8004294:	bf00      	nop
 8004296:	e7fe      	b.n	8004296 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00a      	beq.n	80042b6 <vPortFree+0x62>
	__asm volatile
 80042a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042a4:	f383 8811 	msr	BASEPRI, r3
 80042a8:	f3bf 8f6f 	isb	sy
 80042ac:	f3bf 8f4f 	dsb	sy
 80042b0:	60bb      	str	r3, [r7, #8]
}
 80042b2:	bf00      	nop
 80042b4:	e7fe      	b.n	80042b4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	4b14      	ldr	r3, [pc, #80]	; (800430c <vPortFree+0xb8>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4013      	ands	r3, r2
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d01e      	beq.n	8004302 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d11a      	bne.n	8004302 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	685a      	ldr	r2, [r3, #4]
 80042d0:	4b0e      	ldr	r3, [pc, #56]	; (800430c <vPortFree+0xb8>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	43db      	mvns	r3, r3
 80042d6:	401a      	ands	r2, r3
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80042dc:	f7fe ff3c 	bl	8003158 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	4b0a      	ldr	r3, [pc, #40]	; (8004310 <vPortFree+0xbc>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4413      	add	r3, r2
 80042ea:	4a09      	ldr	r2, [pc, #36]	; (8004310 <vPortFree+0xbc>)
 80042ec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80042ee:	6938      	ldr	r0, [r7, #16]
 80042f0:	f000 f874 	bl	80043dc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80042f4:	4b07      	ldr	r3, [pc, #28]	; (8004314 <vPortFree+0xc0>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	3301      	adds	r3, #1
 80042fa:	4a06      	ldr	r2, [pc, #24]	; (8004314 <vPortFree+0xc0>)
 80042fc:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80042fe:	f7fe ff39 	bl	8003174 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004302:	bf00      	nop
 8004304:	3718      	adds	r7, #24
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	200010ec 	.word	0x200010ec
 8004310:	200010dc 	.word	0x200010dc
 8004314:	200010e8 	.word	0x200010e8

08004318 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800431e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004322:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004324:	4b27      	ldr	r3, [pc, #156]	; (80043c4 <prvHeapInit+0xac>)
 8004326:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00c      	beq.n	800434c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	3307      	adds	r3, #7
 8004336:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f023 0307 	bic.w	r3, r3, #7
 800433e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	4a1f      	ldr	r2, [pc, #124]	; (80043c4 <prvHeapInit+0xac>)
 8004348:	4413      	add	r3, r2
 800434a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004350:	4a1d      	ldr	r2, [pc, #116]	; (80043c8 <prvHeapInit+0xb0>)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004356:	4b1c      	ldr	r3, [pc, #112]	; (80043c8 <prvHeapInit+0xb0>)
 8004358:	2200      	movs	r2, #0
 800435a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	4413      	add	r3, r2
 8004362:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004364:	2208      	movs	r2, #8
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	1a9b      	subs	r3, r3, r2
 800436a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 0307 	bic.w	r3, r3, #7
 8004372:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	4a15      	ldr	r2, [pc, #84]	; (80043cc <prvHeapInit+0xb4>)
 8004378:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800437a:	4b14      	ldr	r3, [pc, #80]	; (80043cc <prvHeapInit+0xb4>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2200      	movs	r2, #0
 8004380:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004382:	4b12      	ldr	r3, [pc, #72]	; (80043cc <prvHeapInit+0xb4>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2200      	movs	r2, #0
 8004388:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	1ad2      	subs	r2, r2, r3
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004398:	4b0c      	ldr	r3, [pc, #48]	; (80043cc <prvHeapInit+0xb4>)
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	4a0a      	ldr	r2, [pc, #40]	; (80043d0 <prvHeapInit+0xb8>)
 80043a6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	4a09      	ldr	r2, [pc, #36]	; (80043d4 <prvHeapInit+0xbc>)
 80043ae:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80043b0:	4b09      	ldr	r3, [pc, #36]	; (80043d8 <prvHeapInit+0xc0>)
 80043b2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80043b6:	601a      	str	r2, [r3, #0]
}
 80043b8:	bf00      	nop
 80043ba:	3714      	adds	r7, #20
 80043bc:	46bd      	mov	sp, r7
 80043be:	bc80      	pop	{r7}
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	200004d0 	.word	0x200004d0
 80043c8:	200010d0 	.word	0x200010d0
 80043cc:	200010d8 	.word	0x200010d8
 80043d0:	200010e0 	.word	0x200010e0
 80043d4:	200010dc 	.word	0x200010dc
 80043d8:	200010ec 	.word	0x200010ec

080043dc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80043e4:	4b27      	ldr	r3, [pc, #156]	; (8004484 <prvInsertBlockIntoFreeList+0xa8>)
 80043e6:	60fb      	str	r3, [r7, #12]
 80043e8:	e002      	b.n	80043f0 <prvInsertBlockIntoFreeList+0x14>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d8f7      	bhi.n	80043ea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	68ba      	ldr	r2, [r7, #8]
 8004404:	4413      	add	r3, r2
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	429a      	cmp	r2, r3
 800440a:	d108      	bne.n	800441e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	441a      	add	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	441a      	add	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d118      	bne.n	8004464 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	4b14      	ldr	r3, [pc, #80]	; (8004488 <prvInsertBlockIntoFreeList+0xac>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	429a      	cmp	r2, r3
 800443c:	d00d      	beq.n	800445a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	441a      	add	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	601a      	str	r2, [r3, #0]
 8004458:	e008      	b.n	800446c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800445a:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <prvInsertBlockIntoFreeList+0xac>)
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	601a      	str	r2, [r3, #0]
 8004462:	e003      	b.n	800446c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800446c:	68fa      	ldr	r2, [r7, #12]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	429a      	cmp	r2, r3
 8004472:	d002      	beq.n	800447a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800447a:	bf00      	nop
 800447c:	3714      	adds	r7, #20
 800447e:	46bd      	mov	sp, r7
 8004480:	bc80      	pop	{r7}
 8004482:	4770      	bx	lr
 8004484:	200010d0 	.word	0x200010d0
 8004488:	200010d8 	.word	0x200010d8

0800448c <_vsniprintf_r>:
 800448c:	b530      	push	{r4, r5, lr}
 800448e:	4614      	mov	r4, r2
 8004490:	2c00      	cmp	r4, #0
 8004492:	4605      	mov	r5, r0
 8004494:	461a      	mov	r2, r3
 8004496:	b09b      	sub	sp, #108	; 0x6c
 8004498:	da05      	bge.n	80044a6 <_vsniprintf_r+0x1a>
 800449a:	238b      	movs	r3, #139	; 0x8b
 800449c:	6003      	str	r3, [r0, #0]
 800449e:	f04f 30ff 	mov.w	r0, #4294967295
 80044a2:	b01b      	add	sp, #108	; 0x6c
 80044a4:	bd30      	pop	{r4, r5, pc}
 80044a6:	f44f 7302 	mov.w	r3, #520	; 0x208
 80044aa:	f8ad 300c 	strh.w	r3, [sp, #12]
 80044ae:	bf0c      	ite	eq
 80044b0:	4623      	moveq	r3, r4
 80044b2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80044b6:	9302      	str	r3, [sp, #8]
 80044b8:	9305      	str	r3, [sp, #20]
 80044ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80044be:	9100      	str	r1, [sp, #0]
 80044c0:	9104      	str	r1, [sp, #16]
 80044c2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80044c6:	4669      	mov	r1, sp
 80044c8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80044ca:	f000 f9a9 	bl	8004820 <_svfiprintf_r>
 80044ce:	1c43      	adds	r3, r0, #1
 80044d0:	bfbc      	itt	lt
 80044d2:	238b      	movlt	r3, #139	; 0x8b
 80044d4:	602b      	strlt	r3, [r5, #0]
 80044d6:	2c00      	cmp	r4, #0
 80044d8:	d0e3      	beq.n	80044a2 <_vsniprintf_r+0x16>
 80044da:	2200      	movs	r2, #0
 80044dc:	9b00      	ldr	r3, [sp, #0]
 80044de:	701a      	strb	r2, [r3, #0]
 80044e0:	e7df      	b.n	80044a2 <_vsniprintf_r+0x16>
	...

080044e4 <vsniprintf>:
 80044e4:	b507      	push	{r0, r1, r2, lr}
 80044e6:	9300      	str	r3, [sp, #0]
 80044e8:	4613      	mov	r3, r2
 80044ea:	460a      	mov	r2, r1
 80044ec:	4601      	mov	r1, r0
 80044ee:	4803      	ldr	r0, [pc, #12]	; (80044fc <vsniprintf+0x18>)
 80044f0:	6800      	ldr	r0, [r0, #0]
 80044f2:	f7ff ffcb 	bl	800448c <_vsniprintf_r>
 80044f6:	b003      	add	sp, #12
 80044f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80044fc:	2000005c 	.word	0x2000005c

08004500 <memset>:
 8004500:	4603      	mov	r3, r0
 8004502:	4402      	add	r2, r0
 8004504:	4293      	cmp	r3, r2
 8004506:	d100      	bne.n	800450a <memset+0xa>
 8004508:	4770      	bx	lr
 800450a:	f803 1b01 	strb.w	r1, [r3], #1
 800450e:	e7f9      	b.n	8004504 <memset+0x4>

08004510 <__errno>:
 8004510:	4b01      	ldr	r3, [pc, #4]	; (8004518 <__errno+0x8>)
 8004512:	6818      	ldr	r0, [r3, #0]
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	2000005c 	.word	0x2000005c

0800451c <__libc_init_array>:
 800451c:	b570      	push	{r4, r5, r6, lr}
 800451e:	2600      	movs	r6, #0
 8004520:	4d0c      	ldr	r5, [pc, #48]	; (8004554 <__libc_init_array+0x38>)
 8004522:	4c0d      	ldr	r4, [pc, #52]	; (8004558 <__libc_init_array+0x3c>)
 8004524:	1b64      	subs	r4, r4, r5
 8004526:	10a4      	asrs	r4, r4, #2
 8004528:	42a6      	cmp	r6, r4
 800452a:	d109      	bne.n	8004540 <__libc_init_array+0x24>
 800452c:	f000 fc7a 	bl	8004e24 <_init>
 8004530:	2600      	movs	r6, #0
 8004532:	4d0a      	ldr	r5, [pc, #40]	; (800455c <__libc_init_array+0x40>)
 8004534:	4c0a      	ldr	r4, [pc, #40]	; (8004560 <__libc_init_array+0x44>)
 8004536:	1b64      	subs	r4, r4, r5
 8004538:	10a4      	asrs	r4, r4, #2
 800453a:	42a6      	cmp	r6, r4
 800453c:	d105      	bne.n	800454a <__libc_init_array+0x2e>
 800453e:	bd70      	pop	{r4, r5, r6, pc}
 8004540:	f855 3b04 	ldr.w	r3, [r5], #4
 8004544:	4798      	blx	r3
 8004546:	3601      	adds	r6, #1
 8004548:	e7ee      	b.n	8004528 <__libc_init_array+0xc>
 800454a:	f855 3b04 	ldr.w	r3, [r5], #4
 800454e:	4798      	blx	r3
 8004550:	3601      	adds	r6, #1
 8004552:	e7f2      	b.n	800453a <__libc_init_array+0x1e>
 8004554:	08004f28 	.word	0x08004f28
 8004558:	08004f28 	.word	0x08004f28
 800455c:	08004f28 	.word	0x08004f28
 8004560:	08004f2c 	.word	0x08004f2c

08004564 <__retarget_lock_acquire_recursive>:
 8004564:	4770      	bx	lr

08004566 <__retarget_lock_release_recursive>:
 8004566:	4770      	bx	lr

08004568 <memcpy>:
 8004568:	440a      	add	r2, r1
 800456a:	4291      	cmp	r1, r2
 800456c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004570:	d100      	bne.n	8004574 <memcpy+0xc>
 8004572:	4770      	bx	lr
 8004574:	b510      	push	{r4, lr}
 8004576:	f811 4b01 	ldrb.w	r4, [r1], #1
 800457a:	4291      	cmp	r1, r2
 800457c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004580:	d1f9      	bne.n	8004576 <memcpy+0xe>
 8004582:	bd10      	pop	{r4, pc}

08004584 <_free_r>:
 8004584:	b538      	push	{r3, r4, r5, lr}
 8004586:	4605      	mov	r5, r0
 8004588:	2900      	cmp	r1, #0
 800458a:	d040      	beq.n	800460e <_free_r+0x8a>
 800458c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004590:	1f0c      	subs	r4, r1, #4
 8004592:	2b00      	cmp	r3, #0
 8004594:	bfb8      	it	lt
 8004596:	18e4      	addlt	r4, r4, r3
 8004598:	f000 f8dc 	bl	8004754 <__malloc_lock>
 800459c:	4a1c      	ldr	r2, [pc, #112]	; (8004610 <_free_r+0x8c>)
 800459e:	6813      	ldr	r3, [r2, #0]
 80045a0:	b933      	cbnz	r3, 80045b0 <_free_r+0x2c>
 80045a2:	6063      	str	r3, [r4, #4]
 80045a4:	6014      	str	r4, [r2, #0]
 80045a6:	4628      	mov	r0, r5
 80045a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045ac:	f000 b8d8 	b.w	8004760 <__malloc_unlock>
 80045b0:	42a3      	cmp	r3, r4
 80045b2:	d908      	bls.n	80045c6 <_free_r+0x42>
 80045b4:	6820      	ldr	r0, [r4, #0]
 80045b6:	1821      	adds	r1, r4, r0
 80045b8:	428b      	cmp	r3, r1
 80045ba:	bf01      	itttt	eq
 80045bc:	6819      	ldreq	r1, [r3, #0]
 80045be:	685b      	ldreq	r3, [r3, #4]
 80045c0:	1809      	addeq	r1, r1, r0
 80045c2:	6021      	streq	r1, [r4, #0]
 80045c4:	e7ed      	b.n	80045a2 <_free_r+0x1e>
 80045c6:	461a      	mov	r2, r3
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	b10b      	cbz	r3, 80045d0 <_free_r+0x4c>
 80045cc:	42a3      	cmp	r3, r4
 80045ce:	d9fa      	bls.n	80045c6 <_free_r+0x42>
 80045d0:	6811      	ldr	r1, [r2, #0]
 80045d2:	1850      	adds	r0, r2, r1
 80045d4:	42a0      	cmp	r0, r4
 80045d6:	d10b      	bne.n	80045f0 <_free_r+0x6c>
 80045d8:	6820      	ldr	r0, [r4, #0]
 80045da:	4401      	add	r1, r0
 80045dc:	1850      	adds	r0, r2, r1
 80045de:	4283      	cmp	r3, r0
 80045e0:	6011      	str	r1, [r2, #0]
 80045e2:	d1e0      	bne.n	80045a6 <_free_r+0x22>
 80045e4:	6818      	ldr	r0, [r3, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	4408      	add	r0, r1
 80045ea:	6010      	str	r0, [r2, #0]
 80045ec:	6053      	str	r3, [r2, #4]
 80045ee:	e7da      	b.n	80045a6 <_free_r+0x22>
 80045f0:	d902      	bls.n	80045f8 <_free_r+0x74>
 80045f2:	230c      	movs	r3, #12
 80045f4:	602b      	str	r3, [r5, #0]
 80045f6:	e7d6      	b.n	80045a6 <_free_r+0x22>
 80045f8:	6820      	ldr	r0, [r4, #0]
 80045fa:	1821      	adds	r1, r4, r0
 80045fc:	428b      	cmp	r3, r1
 80045fe:	bf01      	itttt	eq
 8004600:	6819      	ldreq	r1, [r3, #0]
 8004602:	685b      	ldreq	r3, [r3, #4]
 8004604:	1809      	addeq	r1, r1, r0
 8004606:	6021      	streq	r1, [r4, #0]
 8004608:	6063      	str	r3, [r4, #4]
 800460a:	6054      	str	r4, [r2, #4]
 800460c:	e7cb      	b.n	80045a6 <_free_r+0x22>
 800460e:	bd38      	pop	{r3, r4, r5, pc}
 8004610:	20001230 	.word	0x20001230

08004614 <sbrk_aligned>:
 8004614:	b570      	push	{r4, r5, r6, lr}
 8004616:	4e0e      	ldr	r6, [pc, #56]	; (8004650 <sbrk_aligned+0x3c>)
 8004618:	460c      	mov	r4, r1
 800461a:	6831      	ldr	r1, [r6, #0]
 800461c:	4605      	mov	r5, r0
 800461e:	b911      	cbnz	r1, 8004626 <sbrk_aligned+0x12>
 8004620:	f000 fbaa 	bl	8004d78 <_sbrk_r>
 8004624:	6030      	str	r0, [r6, #0]
 8004626:	4621      	mov	r1, r4
 8004628:	4628      	mov	r0, r5
 800462a:	f000 fba5 	bl	8004d78 <_sbrk_r>
 800462e:	1c43      	adds	r3, r0, #1
 8004630:	d00a      	beq.n	8004648 <sbrk_aligned+0x34>
 8004632:	1cc4      	adds	r4, r0, #3
 8004634:	f024 0403 	bic.w	r4, r4, #3
 8004638:	42a0      	cmp	r0, r4
 800463a:	d007      	beq.n	800464c <sbrk_aligned+0x38>
 800463c:	1a21      	subs	r1, r4, r0
 800463e:	4628      	mov	r0, r5
 8004640:	f000 fb9a 	bl	8004d78 <_sbrk_r>
 8004644:	3001      	adds	r0, #1
 8004646:	d101      	bne.n	800464c <sbrk_aligned+0x38>
 8004648:	f04f 34ff 	mov.w	r4, #4294967295
 800464c:	4620      	mov	r0, r4
 800464e:	bd70      	pop	{r4, r5, r6, pc}
 8004650:	20001234 	.word	0x20001234

08004654 <_malloc_r>:
 8004654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004658:	1ccd      	adds	r5, r1, #3
 800465a:	f025 0503 	bic.w	r5, r5, #3
 800465e:	3508      	adds	r5, #8
 8004660:	2d0c      	cmp	r5, #12
 8004662:	bf38      	it	cc
 8004664:	250c      	movcc	r5, #12
 8004666:	2d00      	cmp	r5, #0
 8004668:	4607      	mov	r7, r0
 800466a:	db01      	blt.n	8004670 <_malloc_r+0x1c>
 800466c:	42a9      	cmp	r1, r5
 800466e:	d905      	bls.n	800467c <_malloc_r+0x28>
 8004670:	230c      	movs	r3, #12
 8004672:	2600      	movs	r6, #0
 8004674:	603b      	str	r3, [r7, #0]
 8004676:	4630      	mov	r0, r6
 8004678:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800467c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004750 <_malloc_r+0xfc>
 8004680:	f000 f868 	bl	8004754 <__malloc_lock>
 8004684:	f8d8 3000 	ldr.w	r3, [r8]
 8004688:	461c      	mov	r4, r3
 800468a:	bb5c      	cbnz	r4, 80046e4 <_malloc_r+0x90>
 800468c:	4629      	mov	r1, r5
 800468e:	4638      	mov	r0, r7
 8004690:	f7ff ffc0 	bl	8004614 <sbrk_aligned>
 8004694:	1c43      	adds	r3, r0, #1
 8004696:	4604      	mov	r4, r0
 8004698:	d155      	bne.n	8004746 <_malloc_r+0xf2>
 800469a:	f8d8 4000 	ldr.w	r4, [r8]
 800469e:	4626      	mov	r6, r4
 80046a0:	2e00      	cmp	r6, #0
 80046a2:	d145      	bne.n	8004730 <_malloc_r+0xdc>
 80046a4:	2c00      	cmp	r4, #0
 80046a6:	d048      	beq.n	800473a <_malloc_r+0xe6>
 80046a8:	6823      	ldr	r3, [r4, #0]
 80046aa:	4631      	mov	r1, r6
 80046ac:	4638      	mov	r0, r7
 80046ae:	eb04 0903 	add.w	r9, r4, r3
 80046b2:	f000 fb61 	bl	8004d78 <_sbrk_r>
 80046b6:	4581      	cmp	r9, r0
 80046b8:	d13f      	bne.n	800473a <_malloc_r+0xe6>
 80046ba:	6821      	ldr	r1, [r4, #0]
 80046bc:	4638      	mov	r0, r7
 80046be:	1a6d      	subs	r5, r5, r1
 80046c0:	4629      	mov	r1, r5
 80046c2:	f7ff ffa7 	bl	8004614 <sbrk_aligned>
 80046c6:	3001      	adds	r0, #1
 80046c8:	d037      	beq.n	800473a <_malloc_r+0xe6>
 80046ca:	6823      	ldr	r3, [r4, #0]
 80046cc:	442b      	add	r3, r5
 80046ce:	6023      	str	r3, [r4, #0]
 80046d0:	f8d8 3000 	ldr.w	r3, [r8]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d038      	beq.n	800474a <_malloc_r+0xf6>
 80046d8:	685a      	ldr	r2, [r3, #4]
 80046da:	42a2      	cmp	r2, r4
 80046dc:	d12b      	bne.n	8004736 <_malloc_r+0xe2>
 80046de:	2200      	movs	r2, #0
 80046e0:	605a      	str	r2, [r3, #4]
 80046e2:	e00f      	b.n	8004704 <_malloc_r+0xb0>
 80046e4:	6822      	ldr	r2, [r4, #0]
 80046e6:	1b52      	subs	r2, r2, r5
 80046e8:	d41f      	bmi.n	800472a <_malloc_r+0xd6>
 80046ea:	2a0b      	cmp	r2, #11
 80046ec:	d917      	bls.n	800471e <_malloc_r+0xca>
 80046ee:	1961      	adds	r1, r4, r5
 80046f0:	42a3      	cmp	r3, r4
 80046f2:	6025      	str	r5, [r4, #0]
 80046f4:	bf18      	it	ne
 80046f6:	6059      	strne	r1, [r3, #4]
 80046f8:	6863      	ldr	r3, [r4, #4]
 80046fa:	bf08      	it	eq
 80046fc:	f8c8 1000 	streq.w	r1, [r8]
 8004700:	5162      	str	r2, [r4, r5]
 8004702:	604b      	str	r3, [r1, #4]
 8004704:	4638      	mov	r0, r7
 8004706:	f104 060b 	add.w	r6, r4, #11
 800470a:	f000 f829 	bl	8004760 <__malloc_unlock>
 800470e:	f026 0607 	bic.w	r6, r6, #7
 8004712:	1d23      	adds	r3, r4, #4
 8004714:	1af2      	subs	r2, r6, r3
 8004716:	d0ae      	beq.n	8004676 <_malloc_r+0x22>
 8004718:	1b9b      	subs	r3, r3, r6
 800471a:	50a3      	str	r3, [r4, r2]
 800471c:	e7ab      	b.n	8004676 <_malloc_r+0x22>
 800471e:	42a3      	cmp	r3, r4
 8004720:	6862      	ldr	r2, [r4, #4]
 8004722:	d1dd      	bne.n	80046e0 <_malloc_r+0x8c>
 8004724:	f8c8 2000 	str.w	r2, [r8]
 8004728:	e7ec      	b.n	8004704 <_malloc_r+0xb0>
 800472a:	4623      	mov	r3, r4
 800472c:	6864      	ldr	r4, [r4, #4]
 800472e:	e7ac      	b.n	800468a <_malloc_r+0x36>
 8004730:	4634      	mov	r4, r6
 8004732:	6876      	ldr	r6, [r6, #4]
 8004734:	e7b4      	b.n	80046a0 <_malloc_r+0x4c>
 8004736:	4613      	mov	r3, r2
 8004738:	e7cc      	b.n	80046d4 <_malloc_r+0x80>
 800473a:	230c      	movs	r3, #12
 800473c:	4638      	mov	r0, r7
 800473e:	603b      	str	r3, [r7, #0]
 8004740:	f000 f80e 	bl	8004760 <__malloc_unlock>
 8004744:	e797      	b.n	8004676 <_malloc_r+0x22>
 8004746:	6025      	str	r5, [r4, #0]
 8004748:	e7dc      	b.n	8004704 <_malloc_r+0xb0>
 800474a:	605b      	str	r3, [r3, #4]
 800474c:	deff      	udf	#255	; 0xff
 800474e:	bf00      	nop
 8004750:	20001230 	.word	0x20001230

08004754 <__malloc_lock>:
 8004754:	4801      	ldr	r0, [pc, #4]	; (800475c <__malloc_lock+0x8>)
 8004756:	f7ff bf05 	b.w	8004564 <__retarget_lock_acquire_recursive>
 800475a:	bf00      	nop
 800475c:	2000122c 	.word	0x2000122c

08004760 <__malloc_unlock>:
 8004760:	4801      	ldr	r0, [pc, #4]	; (8004768 <__malloc_unlock+0x8>)
 8004762:	f7ff bf00 	b.w	8004566 <__retarget_lock_release_recursive>
 8004766:	bf00      	nop
 8004768:	2000122c 	.word	0x2000122c

0800476c <__ssputs_r>:
 800476c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004770:	461f      	mov	r7, r3
 8004772:	688e      	ldr	r6, [r1, #8]
 8004774:	4682      	mov	sl, r0
 8004776:	42be      	cmp	r6, r7
 8004778:	460c      	mov	r4, r1
 800477a:	4690      	mov	r8, r2
 800477c:	680b      	ldr	r3, [r1, #0]
 800477e:	d82c      	bhi.n	80047da <__ssputs_r+0x6e>
 8004780:	898a      	ldrh	r2, [r1, #12]
 8004782:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004786:	d026      	beq.n	80047d6 <__ssputs_r+0x6a>
 8004788:	6965      	ldr	r5, [r4, #20]
 800478a:	6909      	ldr	r1, [r1, #16]
 800478c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004790:	eba3 0901 	sub.w	r9, r3, r1
 8004794:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004798:	1c7b      	adds	r3, r7, #1
 800479a:	444b      	add	r3, r9
 800479c:	106d      	asrs	r5, r5, #1
 800479e:	429d      	cmp	r5, r3
 80047a0:	bf38      	it	cc
 80047a2:	461d      	movcc	r5, r3
 80047a4:	0553      	lsls	r3, r2, #21
 80047a6:	d527      	bpl.n	80047f8 <__ssputs_r+0x8c>
 80047a8:	4629      	mov	r1, r5
 80047aa:	f7ff ff53 	bl	8004654 <_malloc_r>
 80047ae:	4606      	mov	r6, r0
 80047b0:	b360      	cbz	r0, 800480c <__ssputs_r+0xa0>
 80047b2:	464a      	mov	r2, r9
 80047b4:	6921      	ldr	r1, [r4, #16]
 80047b6:	f7ff fed7 	bl	8004568 <memcpy>
 80047ba:	89a3      	ldrh	r3, [r4, #12]
 80047bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80047c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047c4:	81a3      	strh	r3, [r4, #12]
 80047c6:	6126      	str	r6, [r4, #16]
 80047c8:	444e      	add	r6, r9
 80047ca:	6026      	str	r6, [r4, #0]
 80047cc:	463e      	mov	r6, r7
 80047ce:	6165      	str	r5, [r4, #20]
 80047d0:	eba5 0509 	sub.w	r5, r5, r9
 80047d4:	60a5      	str	r5, [r4, #8]
 80047d6:	42be      	cmp	r6, r7
 80047d8:	d900      	bls.n	80047dc <__ssputs_r+0x70>
 80047da:	463e      	mov	r6, r7
 80047dc:	4632      	mov	r2, r6
 80047de:	4641      	mov	r1, r8
 80047e0:	6820      	ldr	r0, [r4, #0]
 80047e2:	f000 faaf 	bl	8004d44 <memmove>
 80047e6:	2000      	movs	r0, #0
 80047e8:	68a3      	ldr	r3, [r4, #8]
 80047ea:	1b9b      	subs	r3, r3, r6
 80047ec:	60a3      	str	r3, [r4, #8]
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	4433      	add	r3, r6
 80047f2:	6023      	str	r3, [r4, #0]
 80047f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047f8:	462a      	mov	r2, r5
 80047fa:	f000 fadb 	bl	8004db4 <_realloc_r>
 80047fe:	4606      	mov	r6, r0
 8004800:	2800      	cmp	r0, #0
 8004802:	d1e0      	bne.n	80047c6 <__ssputs_r+0x5a>
 8004804:	4650      	mov	r0, sl
 8004806:	6921      	ldr	r1, [r4, #16]
 8004808:	f7ff febc 	bl	8004584 <_free_r>
 800480c:	230c      	movs	r3, #12
 800480e:	f8ca 3000 	str.w	r3, [sl]
 8004812:	89a3      	ldrh	r3, [r4, #12]
 8004814:	f04f 30ff 	mov.w	r0, #4294967295
 8004818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800481c:	81a3      	strh	r3, [r4, #12]
 800481e:	e7e9      	b.n	80047f4 <__ssputs_r+0x88>

08004820 <_svfiprintf_r>:
 8004820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004824:	4698      	mov	r8, r3
 8004826:	898b      	ldrh	r3, [r1, #12]
 8004828:	4607      	mov	r7, r0
 800482a:	061b      	lsls	r3, r3, #24
 800482c:	460d      	mov	r5, r1
 800482e:	4614      	mov	r4, r2
 8004830:	b09d      	sub	sp, #116	; 0x74
 8004832:	d50e      	bpl.n	8004852 <_svfiprintf_r+0x32>
 8004834:	690b      	ldr	r3, [r1, #16]
 8004836:	b963      	cbnz	r3, 8004852 <_svfiprintf_r+0x32>
 8004838:	2140      	movs	r1, #64	; 0x40
 800483a:	f7ff ff0b 	bl	8004654 <_malloc_r>
 800483e:	6028      	str	r0, [r5, #0]
 8004840:	6128      	str	r0, [r5, #16]
 8004842:	b920      	cbnz	r0, 800484e <_svfiprintf_r+0x2e>
 8004844:	230c      	movs	r3, #12
 8004846:	603b      	str	r3, [r7, #0]
 8004848:	f04f 30ff 	mov.w	r0, #4294967295
 800484c:	e0d0      	b.n	80049f0 <_svfiprintf_r+0x1d0>
 800484e:	2340      	movs	r3, #64	; 0x40
 8004850:	616b      	str	r3, [r5, #20]
 8004852:	2300      	movs	r3, #0
 8004854:	9309      	str	r3, [sp, #36]	; 0x24
 8004856:	2320      	movs	r3, #32
 8004858:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800485c:	2330      	movs	r3, #48	; 0x30
 800485e:	f04f 0901 	mov.w	r9, #1
 8004862:	f8cd 800c 	str.w	r8, [sp, #12]
 8004866:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8004a08 <_svfiprintf_r+0x1e8>
 800486a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800486e:	4623      	mov	r3, r4
 8004870:	469a      	mov	sl, r3
 8004872:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004876:	b10a      	cbz	r2, 800487c <_svfiprintf_r+0x5c>
 8004878:	2a25      	cmp	r2, #37	; 0x25
 800487a:	d1f9      	bne.n	8004870 <_svfiprintf_r+0x50>
 800487c:	ebba 0b04 	subs.w	fp, sl, r4
 8004880:	d00b      	beq.n	800489a <_svfiprintf_r+0x7a>
 8004882:	465b      	mov	r3, fp
 8004884:	4622      	mov	r2, r4
 8004886:	4629      	mov	r1, r5
 8004888:	4638      	mov	r0, r7
 800488a:	f7ff ff6f 	bl	800476c <__ssputs_r>
 800488e:	3001      	adds	r0, #1
 8004890:	f000 80a9 	beq.w	80049e6 <_svfiprintf_r+0x1c6>
 8004894:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004896:	445a      	add	r2, fp
 8004898:	9209      	str	r2, [sp, #36]	; 0x24
 800489a:	f89a 3000 	ldrb.w	r3, [sl]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 80a1 	beq.w	80049e6 <_svfiprintf_r+0x1c6>
 80048a4:	2300      	movs	r3, #0
 80048a6:	f04f 32ff 	mov.w	r2, #4294967295
 80048aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048ae:	f10a 0a01 	add.w	sl, sl, #1
 80048b2:	9304      	str	r3, [sp, #16]
 80048b4:	9307      	str	r3, [sp, #28]
 80048b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80048ba:	931a      	str	r3, [sp, #104]	; 0x68
 80048bc:	4654      	mov	r4, sl
 80048be:	2205      	movs	r2, #5
 80048c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048c4:	4850      	ldr	r0, [pc, #320]	; (8004a08 <_svfiprintf_r+0x1e8>)
 80048c6:	f000 fa67 	bl	8004d98 <memchr>
 80048ca:	9a04      	ldr	r2, [sp, #16]
 80048cc:	b9d8      	cbnz	r0, 8004906 <_svfiprintf_r+0xe6>
 80048ce:	06d0      	lsls	r0, r2, #27
 80048d0:	bf44      	itt	mi
 80048d2:	2320      	movmi	r3, #32
 80048d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80048d8:	0711      	lsls	r1, r2, #28
 80048da:	bf44      	itt	mi
 80048dc:	232b      	movmi	r3, #43	; 0x2b
 80048de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80048e2:	f89a 3000 	ldrb.w	r3, [sl]
 80048e6:	2b2a      	cmp	r3, #42	; 0x2a
 80048e8:	d015      	beq.n	8004916 <_svfiprintf_r+0xf6>
 80048ea:	4654      	mov	r4, sl
 80048ec:	2000      	movs	r0, #0
 80048ee:	f04f 0c0a 	mov.w	ip, #10
 80048f2:	9a07      	ldr	r2, [sp, #28]
 80048f4:	4621      	mov	r1, r4
 80048f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048fa:	3b30      	subs	r3, #48	; 0x30
 80048fc:	2b09      	cmp	r3, #9
 80048fe:	d94d      	bls.n	800499c <_svfiprintf_r+0x17c>
 8004900:	b1b0      	cbz	r0, 8004930 <_svfiprintf_r+0x110>
 8004902:	9207      	str	r2, [sp, #28]
 8004904:	e014      	b.n	8004930 <_svfiprintf_r+0x110>
 8004906:	eba0 0308 	sub.w	r3, r0, r8
 800490a:	fa09 f303 	lsl.w	r3, r9, r3
 800490e:	4313      	orrs	r3, r2
 8004910:	46a2      	mov	sl, r4
 8004912:	9304      	str	r3, [sp, #16]
 8004914:	e7d2      	b.n	80048bc <_svfiprintf_r+0x9c>
 8004916:	9b03      	ldr	r3, [sp, #12]
 8004918:	1d19      	adds	r1, r3, #4
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	9103      	str	r1, [sp, #12]
 800491e:	2b00      	cmp	r3, #0
 8004920:	bfbb      	ittet	lt
 8004922:	425b      	neglt	r3, r3
 8004924:	f042 0202 	orrlt.w	r2, r2, #2
 8004928:	9307      	strge	r3, [sp, #28]
 800492a:	9307      	strlt	r3, [sp, #28]
 800492c:	bfb8      	it	lt
 800492e:	9204      	strlt	r2, [sp, #16]
 8004930:	7823      	ldrb	r3, [r4, #0]
 8004932:	2b2e      	cmp	r3, #46	; 0x2e
 8004934:	d10c      	bne.n	8004950 <_svfiprintf_r+0x130>
 8004936:	7863      	ldrb	r3, [r4, #1]
 8004938:	2b2a      	cmp	r3, #42	; 0x2a
 800493a:	d134      	bne.n	80049a6 <_svfiprintf_r+0x186>
 800493c:	9b03      	ldr	r3, [sp, #12]
 800493e:	3402      	adds	r4, #2
 8004940:	1d1a      	adds	r2, r3, #4
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	9203      	str	r2, [sp, #12]
 8004946:	2b00      	cmp	r3, #0
 8004948:	bfb8      	it	lt
 800494a:	f04f 33ff 	movlt.w	r3, #4294967295
 800494e:	9305      	str	r3, [sp, #20]
 8004950:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8004a0c <_svfiprintf_r+0x1ec>
 8004954:	2203      	movs	r2, #3
 8004956:	4650      	mov	r0, sl
 8004958:	7821      	ldrb	r1, [r4, #0]
 800495a:	f000 fa1d 	bl	8004d98 <memchr>
 800495e:	b138      	cbz	r0, 8004970 <_svfiprintf_r+0x150>
 8004960:	2240      	movs	r2, #64	; 0x40
 8004962:	9b04      	ldr	r3, [sp, #16]
 8004964:	eba0 000a 	sub.w	r0, r0, sl
 8004968:	4082      	lsls	r2, r0
 800496a:	4313      	orrs	r3, r2
 800496c:	3401      	adds	r4, #1
 800496e:	9304      	str	r3, [sp, #16]
 8004970:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004974:	2206      	movs	r2, #6
 8004976:	4826      	ldr	r0, [pc, #152]	; (8004a10 <_svfiprintf_r+0x1f0>)
 8004978:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800497c:	f000 fa0c 	bl	8004d98 <memchr>
 8004980:	2800      	cmp	r0, #0
 8004982:	d038      	beq.n	80049f6 <_svfiprintf_r+0x1d6>
 8004984:	4b23      	ldr	r3, [pc, #140]	; (8004a14 <_svfiprintf_r+0x1f4>)
 8004986:	bb1b      	cbnz	r3, 80049d0 <_svfiprintf_r+0x1b0>
 8004988:	9b03      	ldr	r3, [sp, #12]
 800498a:	3307      	adds	r3, #7
 800498c:	f023 0307 	bic.w	r3, r3, #7
 8004990:	3308      	adds	r3, #8
 8004992:	9303      	str	r3, [sp, #12]
 8004994:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004996:	4433      	add	r3, r6
 8004998:	9309      	str	r3, [sp, #36]	; 0x24
 800499a:	e768      	b.n	800486e <_svfiprintf_r+0x4e>
 800499c:	460c      	mov	r4, r1
 800499e:	2001      	movs	r0, #1
 80049a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80049a4:	e7a6      	b.n	80048f4 <_svfiprintf_r+0xd4>
 80049a6:	2300      	movs	r3, #0
 80049a8:	f04f 0c0a 	mov.w	ip, #10
 80049ac:	4619      	mov	r1, r3
 80049ae:	3401      	adds	r4, #1
 80049b0:	9305      	str	r3, [sp, #20]
 80049b2:	4620      	mov	r0, r4
 80049b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049b8:	3a30      	subs	r2, #48	; 0x30
 80049ba:	2a09      	cmp	r2, #9
 80049bc:	d903      	bls.n	80049c6 <_svfiprintf_r+0x1a6>
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d0c6      	beq.n	8004950 <_svfiprintf_r+0x130>
 80049c2:	9105      	str	r1, [sp, #20]
 80049c4:	e7c4      	b.n	8004950 <_svfiprintf_r+0x130>
 80049c6:	4604      	mov	r4, r0
 80049c8:	2301      	movs	r3, #1
 80049ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80049ce:	e7f0      	b.n	80049b2 <_svfiprintf_r+0x192>
 80049d0:	ab03      	add	r3, sp, #12
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	462a      	mov	r2, r5
 80049d6:	4638      	mov	r0, r7
 80049d8:	4b0f      	ldr	r3, [pc, #60]	; (8004a18 <_svfiprintf_r+0x1f8>)
 80049da:	a904      	add	r1, sp, #16
 80049dc:	f3af 8000 	nop.w
 80049e0:	1c42      	adds	r2, r0, #1
 80049e2:	4606      	mov	r6, r0
 80049e4:	d1d6      	bne.n	8004994 <_svfiprintf_r+0x174>
 80049e6:	89ab      	ldrh	r3, [r5, #12]
 80049e8:	065b      	lsls	r3, r3, #25
 80049ea:	f53f af2d 	bmi.w	8004848 <_svfiprintf_r+0x28>
 80049ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80049f0:	b01d      	add	sp, #116	; 0x74
 80049f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049f6:	ab03      	add	r3, sp, #12
 80049f8:	9300      	str	r3, [sp, #0]
 80049fa:	462a      	mov	r2, r5
 80049fc:	4638      	mov	r0, r7
 80049fe:	4b06      	ldr	r3, [pc, #24]	; (8004a18 <_svfiprintf_r+0x1f8>)
 8004a00:	a904      	add	r1, sp, #16
 8004a02:	f000 f87d 	bl	8004b00 <_printf_i>
 8004a06:	e7eb      	b.n	80049e0 <_svfiprintf_r+0x1c0>
 8004a08:	08004ef2 	.word	0x08004ef2
 8004a0c:	08004ef8 	.word	0x08004ef8
 8004a10:	08004efc 	.word	0x08004efc
 8004a14:	00000000 	.word	0x00000000
 8004a18:	0800476d 	.word	0x0800476d

08004a1c <_printf_common>:
 8004a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a20:	4616      	mov	r6, r2
 8004a22:	4699      	mov	r9, r3
 8004a24:	688a      	ldr	r2, [r1, #8]
 8004a26:	690b      	ldr	r3, [r1, #16]
 8004a28:	4607      	mov	r7, r0
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	bfb8      	it	lt
 8004a2e:	4613      	movlt	r3, r2
 8004a30:	6033      	str	r3, [r6, #0]
 8004a32:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a36:	460c      	mov	r4, r1
 8004a38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a3c:	b10a      	cbz	r2, 8004a42 <_printf_common+0x26>
 8004a3e:	3301      	adds	r3, #1
 8004a40:	6033      	str	r3, [r6, #0]
 8004a42:	6823      	ldr	r3, [r4, #0]
 8004a44:	0699      	lsls	r1, r3, #26
 8004a46:	bf42      	ittt	mi
 8004a48:	6833      	ldrmi	r3, [r6, #0]
 8004a4a:	3302      	addmi	r3, #2
 8004a4c:	6033      	strmi	r3, [r6, #0]
 8004a4e:	6825      	ldr	r5, [r4, #0]
 8004a50:	f015 0506 	ands.w	r5, r5, #6
 8004a54:	d106      	bne.n	8004a64 <_printf_common+0x48>
 8004a56:	f104 0a19 	add.w	sl, r4, #25
 8004a5a:	68e3      	ldr	r3, [r4, #12]
 8004a5c:	6832      	ldr	r2, [r6, #0]
 8004a5e:	1a9b      	subs	r3, r3, r2
 8004a60:	42ab      	cmp	r3, r5
 8004a62:	dc2b      	bgt.n	8004abc <_printf_common+0xa0>
 8004a64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a68:	1e13      	subs	r3, r2, #0
 8004a6a:	6822      	ldr	r2, [r4, #0]
 8004a6c:	bf18      	it	ne
 8004a6e:	2301      	movne	r3, #1
 8004a70:	0692      	lsls	r2, r2, #26
 8004a72:	d430      	bmi.n	8004ad6 <_printf_common+0xba>
 8004a74:	4649      	mov	r1, r9
 8004a76:	4638      	mov	r0, r7
 8004a78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a7c:	47c0      	blx	r8
 8004a7e:	3001      	adds	r0, #1
 8004a80:	d023      	beq.n	8004aca <_printf_common+0xae>
 8004a82:	6823      	ldr	r3, [r4, #0]
 8004a84:	6922      	ldr	r2, [r4, #16]
 8004a86:	f003 0306 	and.w	r3, r3, #6
 8004a8a:	2b04      	cmp	r3, #4
 8004a8c:	bf14      	ite	ne
 8004a8e:	2500      	movne	r5, #0
 8004a90:	6833      	ldreq	r3, [r6, #0]
 8004a92:	f04f 0600 	mov.w	r6, #0
 8004a96:	bf08      	it	eq
 8004a98:	68e5      	ldreq	r5, [r4, #12]
 8004a9a:	f104 041a 	add.w	r4, r4, #26
 8004a9e:	bf08      	it	eq
 8004aa0:	1aed      	subeq	r5, r5, r3
 8004aa2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004aa6:	bf08      	it	eq
 8004aa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004aac:	4293      	cmp	r3, r2
 8004aae:	bfc4      	itt	gt
 8004ab0:	1a9b      	subgt	r3, r3, r2
 8004ab2:	18ed      	addgt	r5, r5, r3
 8004ab4:	42b5      	cmp	r5, r6
 8004ab6:	d11a      	bne.n	8004aee <_printf_common+0xd2>
 8004ab8:	2000      	movs	r0, #0
 8004aba:	e008      	b.n	8004ace <_printf_common+0xb2>
 8004abc:	2301      	movs	r3, #1
 8004abe:	4652      	mov	r2, sl
 8004ac0:	4649      	mov	r1, r9
 8004ac2:	4638      	mov	r0, r7
 8004ac4:	47c0      	blx	r8
 8004ac6:	3001      	adds	r0, #1
 8004ac8:	d103      	bne.n	8004ad2 <_printf_common+0xb6>
 8004aca:	f04f 30ff 	mov.w	r0, #4294967295
 8004ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ad2:	3501      	adds	r5, #1
 8004ad4:	e7c1      	b.n	8004a5a <_printf_common+0x3e>
 8004ad6:	2030      	movs	r0, #48	; 0x30
 8004ad8:	18e1      	adds	r1, r4, r3
 8004ada:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ade:	1c5a      	adds	r2, r3, #1
 8004ae0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ae4:	4422      	add	r2, r4
 8004ae6:	3302      	adds	r3, #2
 8004ae8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004aec:	e7c2      	b.n	8004a74 <_printf_common+0x58>
 8004aee:	2301      	movs	r3, #1
 8004af0:	4622      	mov	r2, r4
 8004af2:	4649      	mov	r1, r9
 8004af4:	4638      	mov	r0, r7
 8004af6:	47c0      	blx	r8
 8004af8:	3001      	adds	r0, #1
 8004afa:	d0e6      	beq.n	8004aca <_printf_common+0xae>
 8004afc:	3601      	adds	r6, #1
 8004afe:	e7d9      	b.n	8004ab4 <_printf_common+0x98>

08004b00 <_printf_i>:
 8004b00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b04:	7e0f      	ldrb	r7, [r1, #24]
 8004b06:	4691      	mov	r9, r2
 8004b08:	2f78      	cmp	r7, #120	; 0x78
 8004b0a:	4680      	mov	r8, r0
 8004b0c:	460c      	mov	r4, r1
 8004b0e:	469a      	mov	sl, r3
 8004b10:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004b12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004b16:	d807      	bhi.n	8004b28 <_printf_i+0x28>
 8004b18:	2f62      	cmp	r7, #98	; 0x62
 8004b1a:	d80a      	bhi.n	8004b32 <_printf_i+0x32>
 8004b1c:	2f00      	cmp	r7, #0
 8004b1e:	f000 80d5 	beq.w	8004ccc <_printf_i+0x1cc>
 8004b22:	2f58      	cmp	r7, #88	; 0x58
 8004b24:	f000 80c1 	beq.w	8004caa <_printf_i+0x1aa>
 8004b28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004b30:	e03a      	b.n	8004ba8 <_printf_i+0xa8>
 8004b32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004b36:	2b15      	cmp	r3, #21
 8004b38:	d8f6      	bhi.n	8004b28 <_printf_i+0x28>
 8004b3a:	a101      	add	r1, pc, #4	; (adr r1, 8004b40 <_printf_i+0x40>)
 8004b3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b40:	08004b99 	.word	0x08004b99
 8004b44:	08004bad 	.word	0x08004bad
 8004b48:	08004b29 	.word	0x08004b29
 8004b4c:	08004b29 	.word	0x08004b29
 8004b50:	08004b29 	.word	0x08004b29
 8004b54:	08004b29 	.word	0x08004b29
 8004b58:	08004bad 	.word	0x08004bad
 8004b5c:	08004b29 	.word	0x08004b29
 8004b60:	08004b29 	.word	0x08004b29
 8004b64:	08004b29 	.word	0x08004b29
 8004b68:	08004b29 	.word	0x08004b29
 8004b6c:	08004cb3 	.word	0x08004cb3
 8004b70:	08004bd9 	.word	0x08004bd9
 8004b74:	08004c6d 	.word	0x08004c6d
 8004b78:	08004b29 	.word	0x08004b29
 8004b7c:	08004b29 	.word	0x08004b29
 8004b80:	08004cd5 	.word	0x08004cd5
 8004b84:	08004b29 	.word	0x08004b29
 8004b88:	08004bd9 	.word	0x08004bd9
 8004b8c:	08004b29 	.word	0x08004b29
 8004b90:	08004b29 	.word	0x08004b29
 8004b94:	08004c75 	.word	0x08004c75
 8004b98:	682b      	ldr	r3, [r5, #0]
 8004b9a:	1d1a      	adds	r2, r3, #4
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	602a      	str	r2, [r5, #0]
 8004ba0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ba4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e0a0      	b.n	8004cee <_printf_i+0x1ee>
 8004bac:	6820      	ldr	r0, [r4, #0]
 8004bae:	682b      	ldr	r3, [r5, #0]
 8004bb0:	0607      	lsls	r7, r0, #24
 8004bb2:	f103 0104 	add.w	r1, r3, #4
 8004bb6:	6029      	str	r1, [r5, #0]
 8004bb8:	d501      	bpl.n	8004bbe <_printf_i+0xbe>
 8004bba:	681e      	ldr	r6, [r3, #0]
 8004bbc:	e003      	b.n	8004bc6 <_printf_i+0xc6>
 8004bbe:	0646      	lsls	r6, r0, #25
 8004bc0:	d5fb      	bpl.n	8004bba <_printf_i+0xba>
 8004bc2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004bc6:	2e00      	cmp	r6, #0
 8004bc8:	da03      	bge.n	8004bd2 <_printf_i+0xd2>
 8004bca:	232d      	movs	r3, #45	; 0x2d
 8004bcc:	4276      	negs	r6, r6
 8004bce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bd2:	230a      	movs	r3, #10
 8004bd4:	4859      	ldr	r0, [pc, #356]	; (8004d3c <_printf_i+0x23c>)
 8004bd6:	e012      	b.n	8004bfe <_printf_i+0xfe>
 8004bd8:	682b      	ldr	r3, [r5, #0]
 8004bda:	6820      	ldr	r0, [r4, #0]
 8004bdc:	1d19      	adds	r1, r3, #4
 8004bde:	6029      	str	r1, [r5, #0]
 8004be0:	0605      	lsls	r5, r0, #24
 8004be2:	d501      	bpl.n	8004be8 <_printf_i+0xe8>
 8004be4:	681e      	ldr	r6, [r3, #0]
 8004be6:	e002      	b.n	8004bee <_printf_i+0xee>
 8004be8:	0641      	lsls	r1, r0, #25
 8004bea:	d5fb      	bpl.n	8004be4 <_printf_i+0xe4>
 8004bec:	881e      	ldrh	r6, [r3, #0]
 8004bee:	2f6f      	cmp	r7, #111	; 0x6f
 8004bf0:	bf0c      	ite	eq
 8004bf2:	2308      	moveq	r3, #8
 8004bf4:	230a      	movne	r3, #10
 8004bf6:	4851      	ldr	r0, [pc, #324]	; (8004d3c <_printf_i+0x23c>)
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004bfe:	6865      	ldr	r5, [r4, #4]
 8004c00:	2d00      	cmp	r5, #0
 8004c02:	bfa8      	it	ge
 8004c04:	6821      	ldrge	r1, [r4, #0]
 8004c06:	60a5      	str	r5, [r4, #8]
 8004c08:	bfa4      	itt	ge
 8004c0a:	f021 0104 	bicge.w	r1, r1, #4
 8004c0e:	6021      	strge	r1, [r4, #0]
 8004c10:	b90e      	cbnz	r6, 8004c16 <_printf_i+0x116>
 8004c12:	2d00      	cmp	r5, #0
 8004c14:	d04b      	beq.n	8004cae <_printf_i+0x1ae>
 8004c16:	4615      	mov	r5, r2
 8004c18:	fbb6 f1f3 	udiv	r1, r6, r3
 8004c1c:	fb03 6711 	mls	r7, r3, r1, r6
 8004c20:	5dc7      	ldrb	r7, [r0, r7]
 8004c22:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004c26:	4637      	mov	r7, r6
 8004c28:	42bb      	cmp	r3, r7
 8004c2a:	460e      	mov	r6, r1
 8004c2c:	d9f4      	bls.n	8004c18 <_printf_i+0x118>
 8004c2e:	2b08      	cmp	r3, #8
 8004c30:	d10b      	bne.n	8004c4a <_printf_i+0x14a>
 8004c32:	6823      	ldr	r3, [r4, #0]
 8004c34:	07de      	lsls	r6, r3, #31
 8004c36:	d508      	bpl.n	8004c4a <_printf_i+0x14a>
 8004c38:	6923      	ldr	r3, [r4, #16]
 8004c3a:	6861      	ldr	r1, [r4, #4]
 8004c3c:	4299      	cmp	r1, r3
 8004c3e:	bfde      	ittt	le
 8004c40:	2330      	movle	r3, #48	; 0x30
 8004c42:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c46:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004c4a:	1b52      	subs	r2, r2, r5
 8004c4c:	6122      	str	r2, [r4, #16]
 8004c4e:	464b      	mov	r3, r9
 8004c50:	4621      	mov	r1, r4
 8004c52:	4640      	mov	r0, r8
 8004c54:	f8cd a000 	str.w	sl, [sp]
 8004c58:	aa03      	add	r2, sp, #12
 8004c5a:	f7ff fedf 	bl	8004a1c <_printf_common>
 8004c5e:	3001      	adds	r0, #1
 8004c60:	d14a      	bne.n	8004cf8 <_printf_i+0x1f8>
 8004c62:	f04f 30ff 	mov.w	r0, #4294967295
 8004c66:	b004      	add	sp, #16
 8004c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c6c:	6823      	ldr	r3, [r4, #0]
 8004c6e:	f043 0320 	orr.w	r3, r3, #32
 8004c72:	6023      	str	r3, [r4, #0]
 8004c74:	2778      	movs	r7, #120	; 0x78
 8004c76:	4832      	ldr	r0, [pc, #200]	; (8004d40 <_printf_i+0x240>)
 8004c78:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004c7c:	6823      	ldr	r3, [r4, #0]
 8004c7e:	6829      	ldr	r1, [r5, #0]
 8004c80:	061f      	lsls	r7, r3, #24
 8004c82:	f851 6b04 	ldr.w	r6, [r1], #4
 8004c86:	d402      	bmi.n	8004c8e <_printf_i+0x18e>
 8004c88:	065f      	lsls	r7, r3, #25
 8004c8a:	bf48      	it	mi
 8004c8c:	b2b6      	uxthmi	r6, r6
 8004c8e:	07df      	lsls	r7, r3, #31
 8004c90:	bf48      	it	mi
 8004c92:	f043 0320 	orrmi.w	r3, r3, #32
 8004c96:	6029      	str	r1, [r5, #0]
 8004c98:	bf48      	it	mi
 8004c9a:	6023      	strmi	r3, [r4, #0]
 8004c9c:	b91e      	cbnz	r6, 8004ca6 <_printf_i+0x1a6>
 8004c9e:	6823      	ldr	r3, [r4, #0]
 8004ca0:	f023 0320 	bic.w	r3, r3, #32
 8004ca4:	6023      	str	r3, [r4, #0]
 8004ca6:	2310      	movs	r3, #16
 8004ca8:	e7a6      	b.n	8004bf8 <_printf_i+0xf8>
 8004caa:	4824      	ldr	r0, [pc, #144]	; (8004d3c <_printf_i+0x23c>)
 8004cac:	e7e4      	b.n	8004c78 <_printf_i+0x178>
 8004cae:	4615      	mov	r5, r2
 8004cb0:	e7bd      	b.n	8004c2e <_printf_i+0x12e>
 8004cb2:	682b      	ldr	r3, [r5, #0]
 8004cb4:	6826      	ldr	r6, [r4, #0]
 8004cb6:	1d18      	adds	r0, r3, #4
 8004cb8:	6961      	ldr	r1, [r4, #20]
 8004cba:	6028      	str	r0, [r5, #0]
 8004cbc:	0635      	lsls	r5, r6, #24
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	d501      	bpl.n	8004cc6 <_printf_i+0x1c6>
 8004cc2:	6019      	str	r1, [r3, #0]
 8004cc4:	e002      	b.n	8004ccc <_printf_i+0x1cc>
 8004cc6:	0670      	lsls	r0, r6, #25
 8004cc8:	d5fb      	bpl.n	8004cc2 <_printf_i+0x1c2>
 8004cca:	8019      	strh	r1, [r3, #0]
 8004ccc:	2300      	movs	r3, #0
 8004cce:	4615      	mov	r5, r2
 8004cd0:	6123      	str	r3, [r4, #16]
 8004cd2:	e7bc      	b.n	8004c4e <_printf_i+0x14e>
 8004cd4:	682b      	ldr	r3, [r5, #0]
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	1d1a      	adds	r2, r3, #4
 8004cda:	602a      	str	r2, [r5, #0]
 8004cdc:	681d      	ldr	r5, [r3, #0]
 8004cde:	6862      	ldr	r2, [r4, #4]
 8004ce0:	4628      	mov	r0, r5
 8004ce2:	f000 f859 	bl	8004d98 <memchr>
 8004ce6:	b108      	cbz	r0, 8004cec <_printf_i+0x1ec>
 8004ce8:	1b40      	subs	r0, r0, r5
 8004cea:	6060      	str	r0, [r4, #4]
 8004cec:	6863      	ldr	r3, [r4, #4]
 8004cee:	6123      	str	r3, [r4, #16]
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cf6:	e7aa      	b.n	8004c4e <_printf_i+0x14e>
 8004cf8:	462a      	mov	r2, r5
 8004cfa:	4649      	mov	r1, r9
 8004cfc:	4640      	mov	r0, r8
 8004cfe:	6923      	ldr	r3, [r4, #16]
 8004d00:	47d0      	blx	sl
 8004d02:	3001      	adds	r0, #1
 8004d04:	d0ad      	beq.n	8004c62 <_printf_i+0x162>
 8004d06:	6823      	ldr	r3, [r4, #0]
 8004d08:	079b      	lsls	r3, r3, #30
 8004d0a:	d413      	bmi.n	8004d34 <_printf_i+0x234>
 8004d0c:	68e0      	ldr	r0, [r4, #12]
 8004d0e:	9b03      	ldr	r3, [sp, #12]
 8004d10:	4298      	cmp	r0, r3
 8004d12:	bfb8      	it	lt
 8004d14:	4618      	movlt	r0, r3
 8004d16:	e7a6      	b.n	8004c66 <_printf_i+0x166>
 8004d18:	2301      	movs	r3, #1
 8004d1a:	4632      	mov	r2, r6
 8004d1c:	4649      	mov	r1, r9
 8004d1e:	4640      	mov	r0, r8
 8004d20:	47d0      	blx	sl
 8004d22:	3001      	adds	r0, #1
 8004d24:	d09d      	beq.n	8004c62 <_printf_i+0x162>
 8004d26:	3501      	adds	r5, #1
 8004d28:	68e3      	ldr	r3, [r4, #12]
 8004d2a:	9903      	ldr	r1, [sp, #12]
 8004d2c:	1a5b      	subs	r3, r3, r1
 8004d2e:	42ab      	cmp	r3, r5
 8004d30:	dcf2      	bgt.n	8004d18 <_printf_i+0x218>
 8004d32:	e7eb      	b.n	8004d0c <_printf_i+0x20c>
 8004d34:	2500      	movs	r5, #0
 8004d36:	f104 0619 	add.w	r6, r4, #25
 8004d3a:	e7f5      	b.n	8004d28 <_printf_i+0x228>
 8004d3c:	08004f03 	.word	0x08004f03
 8004d40:	08004f14 	.word	0x08004f14

08004d44 <memmove>:
 8004d44:	4288      	cmp	r0, r1
 8004d46:	b510      	push	{r4, lr}
 8004d48:	eb01 0402 	add.w	r4, r1, r2
 8004d4c:	d902      	bls.n	8004d54 <memmove+0x10>
 8004d4e:	4284      	cmp	r4, r0
 8004d50:	4623      	mov	r3, r4
 8004d52:	d807      	bhi.n	8004d64 <memmove+0x20>
 8004d54:	1e43      	subs	r3, r0, #1
 8004d56:	42a1      	cmp	r1, r4
 8004d58:	d008      	beq.n	8004d6c <memmove+0x28>
 8004d5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d62:	e7f8      	b.n	8004d56 <memmove+0x12>
 8004d64:	4601      	mov	r1, r0
 8004d66:	4402      	add	r2, r0
 8004d68:	428a      	cmp	r2, r1
 8004d6a:	d100      	bne.n	8004d6e <memmove+0x2a>
 8004d6c:	bd10      	pop	{r4, pc}
 8004d6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d76:	e7f7      	b.n	8004d68 <memmove+0x24>

08004d78 <_sbrk_r>:
 8004d78:	b538      	push	{r3, r4, r5, lr}
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	4d05      	ldr	r5, [pc, #20]	; (8004d94 <_sbrk_r+0x1c>)
 8004d7e:	4604      	mov	r4, r0
 8004d80:	4608      	mov	r0, r1
 8004d82:	602b      	str	r3, [r5, #0]
 8004d84:	f7fb fc8e 	bl	80006a4 <_sbrk>
 8004d88:	1c43      	adds	r3, r0, #1
 8004d8a:	d102      	bne.n	8004d92 <_sbrk_r+0x1a>
 8004d8c:	682b      	ldr	r3, [r5, #0]
 8004d8e:	b103      	cbz	r3, 8004d92 <_sbrk_r+0x1a>
 8004d90:	6023      	str	r3, [r4, #0]
 8004d92:	bd38      	pop	{r3, r4, r5, pc}
 8004d94:	20001228 	.word	0x20001228

08004d98 <memchr>:
 8004d98:	4603      	mov	r3, r0
 8004d9a:	b510      	push	{r4, lr}
 8004d9c:	b2c9      	uxtb	r1, r1
 8004d9e:	4402      	add	r2, r0
 8004da0:	4293      	cmp	r3, r2
 8004da2:	4618      	mov	r0, r3
 8004da4:	d101      	bne.n	8004daa <memchr+0x12>
 8004da6:	2000      	movs	r0, #0
 8004da8:	e003      	b.n	8004db2 <memchr+0x1a>
 8004daa:	7804      	ldrb	r4, [r0, #0]
 8004dac:	3301      	adds	r3, #1
 8004dae:	428c      	cmp	r4, r1
 8004db0:	d1f6      	bne.n	8004da0 <memchr+0x8>
 8004db2:	bd10      	pop	{r4, pc}

08004db4 <_realloc_r>:
 8004db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004db8:	4680      	mov	r8, r0
 8004dba:	4614      	mov	r4, r2
 8004dbc:	460e      	mov	r6, r1
 8004dbe:	b921      	cbnz	r1, 8004dca <_realloc_r+0x16>
 8004dc0:	4611      	mov	r1, r2
 8004dc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004dc6:	f7ff bc45 	b.w	8004654 <_malloc_r>
 8004dca:	b92a      	cbnz	r2, 8004dd8 <_realloc_r+0x24>
 8004dcc:	f7ff fbda 	bl	8004584 <_free_r>
 8004dd0:	4625      	mov	r5, r4
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dd8:	f000 f81b 	bl	8004e12 <_malloc_usable_size_r>
 8004ddc:	4284      	cmp	r4, r0
 8004dde:	4607      	mov	r7, r0
 8004de0:	d802      	bhi.n	8004de8 <_realloc_r+0x34>
 8004de2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004de6:	d812      	bhi.n	8004e0e <_realloc_r+0x5a>
 8004de8:	4621      	mov	r1, r4
 8004dea:	4640      	mov	r0, r8
 8004dec:	f7ff fc32 	bl	8004654 <_malloc_r>
 8004df0:	4605      	mov	r5, r0
 8004df2:	2800      	cmp	r0, #0
 8004df4:	d0ed      	beq.n	8004dd2 <_realloc_r+0x1e>
 8004df6:	42bc      	cmp	r4, r7
 8004df8:	4622      	mov	r2, r4
 8004dfa:	4631      	mov	r1, r6
 8004dfc:	bf28      	it	cs
 8004dfe:	463a      	movcs	r2, r7
 8004e00:	f7ff fbb2 	bl	8004568 <memcpy>
 8004e04:	4631      	mov	r1, r6
 8004e06:	4640      	mov	r0, r8
 8004e08:	f7ff fbbc 	bl	8004584 <_free_r>
 8004e0c:	e7e1      	b.n	8004dd2 <_realloc_r+0x1e>
 8004e0e:	4635      	mov	r5, r6
 8004e10:	e7df      	b.n	8004dd2 <_realloc_r+0x1e>

08004e12 <_malloc_usable_size_r>:
 8004e12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e16:	1f18      	subs	r0, r3, #4
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	bfbc      	itt	lt
 8004e1c:	580b      	ldrlt	r3, [r1, r0]
 8004e1e:	18c0      	addlt	r0, r0, r3
 8004e20:	4770      	bx	lr
	...

08004e24 <_init>:
 8004e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e26:	bf00      	nop
 8004e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e2a:	bc08      	pop	{r3}
 8004e2c:	469e      	mov	lr, r3
 8004e2e:	4770      	bx	lr

08004e30 <_fini>:
 8004e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e32:	bf00      	nop
 8004e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e36:	bc08      	pop	{r3}
 8004e38:	469e      	mov	lr, r3
 8004e3a:	4770      	bx	lr
