INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:06:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 buffer10/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 2.149ns (21.924%)  route 7.653ns (78.076%))
  Logic Levels:           21  (CARRY4=4 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2874, unset)         0.508     0.508    buffer10/clk
                         FDRE                                         r  buffer10/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer10/dataReg_reg[1]/Q
                         net (fo=5, unplaced)         0.416     1.150    buffer10/control/outs_reg[5]_0[1]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.269 r  buffer10/control/dataReg[1]_i_1__6/O
                         net (fo=7, unplaced)         0.412     1.681    buffer10/control/dataReg_reg[1]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.724 r  buffer10/control/result0_i_6/O
                         net (fo=4, unplaced)         0.268     1.992    buffer10/control/result0_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.035 r  buffer10/control/result0_i_1/O
                         net (fo=1, unplaced)         0.459     2.494    cmpi0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.272     2.766 r  cmpi0/result0/CO[2]
                         net (fo=19, unplaced)        0.303     3.069    control_merge2/tehb/control/CO[0]
                         LUT5 (Prop_lut5_I2_O)        0.122     3.191 r  control_merge2/tehb/control/minusOp_carry_i_7__2/O
                         net (fo=11, unplaced)        0.290     3.481    buffer88/fifo/transmitValue_reg_5
                         LUT6 (Prop_lut6_I4_O)        0.043     3.524 r  buffer88/fifo/fullReg_i_2__29/O
                         net (fo=2, unplaced)         0.255     3.779    control_merge0/tehb/control/fullReg_reg_7
                         LUT6 (Prop_lut6_I1_O)        0.043     3.822 r  control_merge0/tehb/control/transmitValue_i_3__15/O
                         net (fo=7, unplaced)         0.279     4.101    control_merge0/tehb/control/fullReg_reg_2
                         LUT2 (Prop_lut2_I0_O)        0.047     4.148 r  control_merge0/tehb/control/transmitValue_i_3__14/O
                         net (fo=5, unplaced)         0.272     4.420    control_merge1/tehb/control/dataReg_reg[0]_1
                         LUT4 (Prop_lut4_I1_O)        0.043     4.463 r  control_merge1/tehb/control/dataReg[28]_i_3/O
                         net (fo=12, unplaced)        0.292     4.755    control_merge1/tehb/control/control_merge1_index
                         LUT6 (Prop_lut6_I0_O)        0.043     4.798 r  control_merge1/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=66, unplaced)        0.333     5.131    control_merge1/tehb/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.174 r  control_merge1/tehb/control/level4_c1[24]_i_3/O
                         net (fo=7, unplaced)         0.740     5.914    control_merge1/tehb/control/buffer11_outs[21]
                         LUT5 (Prop_lut5_I0_O)        0.043     5.957 f  control_merge1/tehb/control/ltOp_carry__2_i_25/O
                         net (fo=1, unplaced)         0.705     6.662    control_merge1/tehb/control/ltOp_carry__2_i_25_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.705 r  control_merge1/tehb/control/ltOp_carry__2_i_11/O
                         net (fo=9, unplaced)         0.263     6.968    control_merge1/tehb/control/X[10]
                         LUT2 (Prop_lut2_I0_O)        0.043     7.011 r  control_merge1/tehb/control/ltOp_carry__2_i_23/O
                         net (fo=1, unplaced)         0.244     7.255    mulf0/operator/RoundingAdder/ltOp_carry__2
                         LUT6 (Prop_lut6_I5_O)        0.043     7.298 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, unplaced)         0.000     7.298    addf0/operator/ltOp_carry__3_1[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     7.471 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.471    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     7.606 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=96, unplaced)        0.271     7.877    addf0/operator/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.127     8.004 r  addf0/operator/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     8.463    addf0/operator/p_1_in_1[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     8.755 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, unplaced)         0.515     9.270    addf0/operator/RightShifterComponent/O[3]
                         LUT6 (Prop_lut6_I0_O)        0.120     9.390 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, unplaced)         0.279     9.669    addf0/operator/RightShifterComponent/level4_c1[25]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     9.712 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=15, unplaced)        0.598    10.310    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=2874, unset)         0.483    10.683    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
                         FDRE (Setup_fdre_C_R)       -0.294    10.353    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  0.043    




