

================================================================
== Vitis HLS Report for 'matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4'
================================================================
* Date:           Wed Nov 20 15:30:08 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.001 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  13.646 us|  13.646 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_3_VITIS_LOOP_38_4  |     4096|     4096|         1|          1|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 4 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 5 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %ii"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %jj"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [./src/matrix_mul.cpp:37]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.64ns)   --->   "%icmp_ln37 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [./src/matrix_mul.cpp:37]   --->   Operation 12 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "%add_ln37 = add i13 %indvar_flatten_load, i13 1" [./src/matrix_mul.cpp:37]   --->   Operation 13 'add' 'add_ln37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc15, void %VITIS_LOOP_44_5.exitStub" [./src/matrix_mul.cpp:37]   --->   Operation 14 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%jj_load = load i7 %jj" [./src/matrix_mul.cpp:38]   --->   Operation 15 'load' 'jj_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ii_load = load i7 %ii" [./src/matrix_mul.cpp:37]   --->   Operation 16 'load' 'ii_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_3_VITIS_LOOP_38_4_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.59ns)   --->   "%icmp_ln38 = icmp_eq  i7 %jj_load, i7 64" [./src/matrix_mul.cpp:38]   --->   Operation 19 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.30ns)   --->   "%select_ln37 = select i1 %icmp_ln38, i7 0, i7 %jj_load" [./src/matrix_mul.cpp:37]   --->   Operation 20 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln37_1 = add i7 %ii_load, i7 1" [./src/matrix_mul.cpp:37]   --->   Operation 21 'add' 'add_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln37_1 = select i1 %icmp_ln38, i7 %add_ln37_1, i7 %ii_load" [./src/matrix_mul.cpp:37]   --->   Operation 22 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i7 %select_ln37_1" [./src/matrix_mul.cpp:37]   --->   Operation 23 'zext' 'zext_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [./src/matrix_mul.cpp:39]   --->   Operation 24 'specpipeline' 'specpipeline_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [./src/matrix_mul.cpp:38]   --->   Operation 25 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i7 %select_ln37" [./src/matrix_mul.cpp:40]   --->   Operation 26 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.34ns)   --->   "%switch_ln40 = switch i6 %trunc_ln40, void %arrayidx148.case.63, i6 0, void %arrayidx148.case.0, i6 1, void %arrayidx148.case.1, i6 2, void %arrayidx148.case.2, i6 3, void %arrayidx148.case.3, i6 4, void %arrayidx148.case.4, i6 5, void %arrayidx148.case.5, i6 6, void %arrayidx148.case.6, i6 7, void %arrayidx148.case.7, i6 8, void %arrayidx148.case.8, i6 9, void %arrayidx148.case.9, i6 10, void %arrayidx148.case.10, i6 11, void %arrayidx148.case.11, i6 12, void %arrayidx148.case.12, i6 13, void %arrayidx148.case.13, i6 14, void %arrayidx148.case.14, i6 15, void %arrayidx148.case.15, i6 16, void %arrayidx148.case.16, i6 17, void %arrayidx148.case.17, i6 18, void %arrayidx148.case.18, i6 19, void %arrayidx148.case.19, i6 20, void %arrayidx148.case.20, i6 21, void %arrayidx148.case.21, i6 22, void %arrayidx148.case.22, i6 23, void %arrayidx148.case.23, i6 24, void %arrayidx148.case.24, i6 25, void %arrayidx148.case.25, i6 26, void %arrayidx148.case.26, i6 27, void %arrayidx148.case.27, i6 28, void %arrayidx148.case.28, i6 29, void %arrayidx148.case.29, i6 30, void %arrayidx148.case.30, i6 31, void %arrayidx148.case.31, i6 32, void %arrayidx148.case.32, i6 33, void %arrayidx148.case.33, i6 34, void %arrayidx148.case.34, i6 35, void %arrayidx148.case.35, i6 36, void %arrayidx148.case.36, i6 37, void %arrayidx148.case.37, i6 38, void %arrayidx148.case.38, i6 39, void %arrayidx148.case.39, i6 40, void %arrayidx148.case.40, i6 41, void %arrayidx148.case.41, i6 42, void %arrayidx148.case.42, i6 43, void %arrayidx148.case.43, i6 44, void %arrayidx148.case.44, i6 45, void %arrayidx148.case.45, i6 46, void %arrayidx148.case.46, i6 47, void %arrayidx148.case.47, i6 48, void %arrayidx148.case.48, i6 49, void %arrayidx148.case.49, i6 50, void %arrayidx148.case.50, i6 51, void %arrayidx148.case.51, i6 52, void %arrayidx148.case.52, i6 53, void %arrayidx148.case.53, i6 54, void %arrayidx148.case.54, i6 55, void %arrayidx148.case.55, i6 56, void %arrayidx148.case.56, i6 57, void %arrayidx148.case.57, i6 58, void %arrayidx148.case.58, i6 59, void %arrayidx148.case.59, i6 60, void %arrayidx148.case.60, i6 61, void %arrayidx148.case.61, i6 62, void %arrayidx148.case.62" [./src/matrix_mul.cpp:40]   --->   Operation 27 'switch' 'switch_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.34>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_C_62_addr = getelementptr i32 %local_C_62, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 28 'getelementptr' 'local_C_62_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 62)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_62_addr" [./src/matrix_mul.cpp:40]   --->   Operation 29 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 62)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 30 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 62)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_C_61_addr = getelementptr i32 %local_C_61, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 31 'getelementptr' 'local_C_61_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 61)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_61_addr" [./src/matrix_mul.cpp:40]   --->   Operation 32 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 33 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 61)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_C_60_addr = getelementptr i32 %local_C_60, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 34 'getelementptr' 'local_C_60_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 60)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_60_addr" [./src/matrix_mul.cpp:40]   --->   Operation 35 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 60)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 36 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 60)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_C_59_addr = getelementptr i32 %local_C_59, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 37 'getelementptr' 'local_C_59_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 59)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_59_addr" [./src/matrix_mul.cpp:40]   --->   Operation 38 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 59)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 39 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 59)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%local_C_58_addr = getelementptr i32 %local_C_58, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 40 'getelementptr' 'local_C_58_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 58)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_58_addr" [./src/matrix_mul.cpp:40]   --->   Operation 41 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 58)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 42 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 58)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_C_57_addr = getelementptr i32 %local_C_57, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 43 'getelementptr' 'local_C_57_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 57)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_57_addr" [./src/matrix_mul.cpp:40]   --->   Operation 44 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 45 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 57)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_C_56_addr = getelementptr i32 %local_C_56, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 46 'getelementptr' 'local_C_56_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 56)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_56_addr" [./src/matrix_mul.cpp:40]   --->   Operation 47 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 56)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 48 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 56)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_C_55_addr = getelementptr i32 %local_C_55, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 49 'getelementptr' 'local_C_55_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 55)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_55_addr" [./src/matrix_mul.cpp:40]   --->   Operation 50 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 55)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 51 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 55)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_C_54_addr = getelementptr i32 %local_C_54, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 52 'getelementptr' 'local_C_54_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 54)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_54_addr" [./src/matrix_mul.cpp:40]   --->   Operation 53 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 54)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 54 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 54)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_C_53_addr = getelementptr i32 %local_C_53, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 55 'getelementptr' 'local_C_53_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 53)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_53_addr" [./src/matrix_mul.cpp:40]   --->   Operation 56 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 53)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 57 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 53)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_C_52_addr = getelementptr i32 %local_C_52, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 58 'getelementptr' 'local_C_52_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 52)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_52_addr" [./src/matrix_mul.cpp:40]   --->   Operation 59 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 52)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 60 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 52)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_C_51_addr = getelementptr i32 %local_C_51, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 61 'getelementptr' 'local_C_51_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 51)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_51_addr" [./src/matrix_mul.cpp:40]   --->   Operation 62 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 51)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 63 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 51)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_C_50_addr = getelementptr i32 %local_C_50, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 64 'getelementptr' 'local_C_50_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 50)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_50_addr" [./src/matrix_mul.cpp:40]   --->   Operation 65 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 50)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 66 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 50)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_C_49_addr = getelementptr i32 %local_C_49, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 67 'getelementptr' 'local_C_49_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 49)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_49_addr" [./src/matrix_mul.cpp:40]   --->   Operation 68 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 49)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 69 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 49)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%local_C_48_addr = getelementptr i32 %local_C_48, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 70 'getelementptr' 'local_C_48_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 48)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_48_addr" [./src/matrix_mul.cpp:40]   --->   Operation 71 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 48)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 72 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 48)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%local_C_47_addr = getelementptr i32 %local_C_47, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 73 'getelementptr' 'local_C_47_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 47)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_47_addr" [./src/matrix_mul.cpp:40]   --->   Operation 74 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 47)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 75 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 47)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%local_C_46_addr = getelementptr i32 %local_C_46, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 76 'getelementptr' 'local_C_46_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 46)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_46_addr" [./src/matrix_mul.cpp:40]   --->   Operation 77 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 46)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 78 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 46)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%local_C_45_addr = getelementptr i32 %local_C_45, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 79 'getelementptr' 'local_C_45_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 45)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_45_addr" [./src/matrix_mul.cpp:40]   --->   Operation 80 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 45)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 81 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 45)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%local_C_44_addr = getelementptr i32 %local_C_44, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 82 'getelementptr' 'local_C_44_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 44)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_44_addr" [./src/matrix_mul.cpp:40]   --->   Operation 83 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 44)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 84 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 44)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%local_C_43_addr = getelementptr i32 %local_C_43, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 85 'getelementptr' 'local_C_43_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 43)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_43_addr" [./src/matrix_mul.cpp:40]   --->   Operation 86 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 87 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 43)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%local_C_42_addr = getelementptr i32 %local_C_42, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 88 'getelementptr' 'local_C_42_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 42)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_42_addr" [./src/matrix_mul.cpp:40]   --->   Operation 89 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 42)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 90 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 42)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%local_C_41_addr = getelementptr i32 %local_C_41, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 91 'getelementptr' 'local_C_41_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 41)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_41_addr" [./src/matrix_mul.cpp:40]   --->   Operation 92 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 41)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 93 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 41)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%local_C_40_addr = getelementptr i32 %local_C_40, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 94 'getelementptr' 'local_C_40_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 40)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_40_addr" [./src/matrix_mul.cpp:40]   --->   Operation 95 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 96 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 40)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%local_C_39_addr = getelementptr i32 %local_C_39, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 97 'getelementptr' 'local_C_39_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 39)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_39_addr" [./src/matrix_mul.cpp:40]   --->   Operation 98 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 39)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 99 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 39)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%local_C_38_addr = getelementptr i32 %local_C_38, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 100 'getelementptr' 'local_C_38_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 38)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_38_addr" [./src/matrix_mul.cpp:40]   --->   Operation 101 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 38)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 102 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 38)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%local_C_37_addr = getelementptr i32 %local_C_37, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 103 'getelementptr' 'local_C_37_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 37)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_37_addr" [./src/matrix_mul.cpp:40]   --->   Operation 104 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 37)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 105 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 37)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%local_C_36_addr = getelementptr i32 %local_C_36, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 106 'getelementptr' 'local_C_36_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 36)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_36_addr" [./src/matrix_mul.cpp:40]   --->   Operation 107 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 36)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 108 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 36)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%local_C_35_addr = getelementptr i32 %local_C_35, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 109 'getelementptr' 'local_C_35_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 35)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_35_addr" [./src/matrix_mul.cpp:40]   --->   Operation 110 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 111 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 35)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%local_C_34_addr = getelementptr i32 %local_C_34, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 112 'getelementptr' 'local_C_34_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 34)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_34_addr" [./src/matrix_mul.cpp:40]   --->   Operation 113 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 34)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 114 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 34)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%local_C_33_addr = getelementptr i32 %local_C_33, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 115 'getelementptr' 'local_C_33_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 33)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_33_addr" [./src/matrix_mul.cpp:40]   --->   Operation 116 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 117 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 33)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%local_C_32_addr = getelementptr i32 %local_C_32, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 118 'getelementptr' 'local_C_32_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 32)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_32_addr" [./src/matrix_mul.cpp:40]   --->   Operation 119 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 32)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 120 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 32)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%local_C_31_addr = getelementptr i32 %local_C_31, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 121 'getelementptr' 'local_C_31_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 31)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_31_addr" [./src/matrix_mul.cpp:40]   --->   Operation 122 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 123 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 31)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%local_C_30_addr = getelementptr i32 %local_C_30, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 124 'getelementptr' 'local_C_30_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 30)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_30_addr" [./src/matrix_mul.cpp:40]   --->   Operation 125 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 30)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 126 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 30)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%local_C_29_addr = getelementptr i32 %local_C_29, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 127 'getelementptr' 'local_C_29_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 29)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_29_addr" [./src/matrix_mul.cpp:40]   --->   Operation 128 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 29)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 129 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 29)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%local_C_28_addr = getelementptr i32 %local_C_28, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 130 'getelementptr' 'local_C_28_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 28)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_28_addr" [./src/matrix_mul.cpp:40]   --->   Operation 131 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 132 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 28)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%local_C_27_addr = getelementptr i32 %local_C_27, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 133 'getelementptr' 'local_C_27_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 27)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_27_addr" [./src/matrix_mul.cpp:40]   --->   Operation 134 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 27)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 135 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 27)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%local_C_26_addr = getelementptr i32 %local_C_26, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 136 'getelementptr' 'local_C_26_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 26)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_26_addr" [./src/matrix_mul.cpp:40]   --->   Operation 137 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 138 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 26)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%local_C_25_addr = getelementptr i32 %local_C_25, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 139 'getelementptr' 'local_C_25_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 25)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_25_addr" [./src/matrix_mul.cpp:40]   --->   Operation 140 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 25)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 141 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 25)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%local_C_24_addr = getelementptr i32 %local_C_24, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 142 'getelementptr' 'local_C_24_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 24)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_24_addr" [./src/matrix_mul.cpp:40]   --->   Operation 143 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 24)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 144 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 24)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%local_C_23_addr = getelementptr i32 %local_C_23, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 145 'getelementptr' 'local_C_23_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 23)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_23_addr" [./src/matrix_mul.cpp:40]   --->   Operation 146 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 23)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 147 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 23)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%local_C_22_addr = getelementptr i32 %local_C_22, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 148 'getelementptr' 'local_C_22_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 22)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_22_addr" [./src/matrix_mul.cpp:40]   --->   Operation 149 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 150 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 22)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%local_C_21_addr = getelementptr i32 %local_C_21, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 151 'getelementptr' 'local_C_21_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 21)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_21_addr" [./src/matrix_mul.cpp:40]   --->   Operation 152 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 153 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 21)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%local_C_20_addr = getelementptr i32 %local_C_20, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 154 'getelementptr' 'local_C_20_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 20)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_20_addr" [./src/matrix_mul.cpp:40]   --->   Operation 155 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 20)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 156 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 20)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%local_C_19_addr = getelementptr i32 %local_C_19, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 157 'getelementptr' 'local_C_19_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 19)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_19_addr" [./src/matrix_mul.cpp:40]   --->   Operation 158 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 159 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 19)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%local_C_18_addr = getelementptr i32 %local_C_18, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 160 'getelementptr' 'local_C_18_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 18)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_18_addr" [./src/matrix_mul.cpp:40]   --->   Operation 161 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 18)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 162 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 18)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%local_C_17_addr = getelementptr i32 %local_C_17, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 163 'getelementptr' 'local_C_17_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 17)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_17_addr" [./src/matrix_mul.cpp:40]   --->   Operation 164 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 17)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 165 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 17)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%local_C_16_addr = getelementptr i32 %local_C_16, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 166 'getelementptr' 'local_C_16_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 16)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_16_addr" [./src/matrix_mul.cpp:40]   --->   Operation 167 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 16)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 168 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 16)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%local_C_15_addr = getelementptr i32 %local_C_15, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 169 'getelementptr' 'local_C_15_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 15)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_15_addr" [./src/matrix_mul.cpp:40]   --->   Operation 170 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 171 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 15)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%local_C_14_addr = getelementptr i32 %local_C_14, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 172 'getelementptr' 'local_C_14_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 14)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_14_addr" [./src/matrix_mul.cpp:40]   --->   Operation 173 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 174 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 14)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%local_C_13_addr = getelementptr i32 %local_C_13, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 175 'getelementptr' 'local_C_13_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 13)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_13_addr" [./src/matrix_mul.cpp:40]   --->   Operation 176 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 177 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 13)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%local_C_12_addr = getelementptr i32 %local_C_12, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 178 'getelementptr' 'local_C_12_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 12)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_12_addr" [./src/matrix_mul.cpp:40]   --->   Operation 179 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 180 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 12)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%local_C_11_addr = getelementptr i32 %local_C_11, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 181 'getelementptr' 'local_C_11_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 11)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_11_addr" [./src/matrix_mul.cpp:40]   --->   Operation 182 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 183 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 11)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%local_C_10_addr = getelementptr i32 %local_C_10, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 184 'getelementptr' 'local_C_10_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 10)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_10_addr" [./src/matrix_mul.cpp:40]   --->   Operation 185 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 186 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 10)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%local_C_9_addr = getelementptr i32 %local_C_9, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 187 'getelementptr' 'local_C_9_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 9)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_9_addr" [./src/matrix_mul.cpp:40]   --->   Operation 188 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 189 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 9)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%local_C_8_addr = getelementptr i32 %local_C_8, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 190 'getelementptr' 'local_C_8_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 8)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_8_addr" [./src/matrix_mul.cpp:40]   --->   Operation 191 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 192 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 8)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%local_C_7_addr = getelementptr i32 %local_C_7, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 193 'getelementptr' 'local_C_7_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 7)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_7_addr" [./src/matrix_mul.cpp:40]   --->   Operation 194 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 195 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 7)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%local_C_6_addr = getelementptr i32 %local_C_6, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 196 'getelementptr' 'local_C_6_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 6)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_6_addr" [./src/matrix_mul.cpp:40]   --->   Operation 197 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 198 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 6)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%local_C_5_addr = getelementptr i32 %local_C_5, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 199 'getelementptr' 'local_C_5_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 5)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_5_addr" [./src/matrix_mul.cpp:40]   --->   Operation 200 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 201 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 5)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%local_C_4_addr = getelementptr i32 %local_C_4, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 202 'getelementptr' 'local_C_4_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 4)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_4_addr" [./src/matrix_mul.cpp:40]   --->   Operation 203 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 204 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 4)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%local_C_3_addr = getelementptr i32 %local_C_3, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 205 'getelementptr' 'local_C_3_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_3_addr" [./src/matrix_mul.cpp:40]   --->   Operation 206 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 207 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%local_C_2_addr = getelementptr i32 %local_C_2, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 208 'getelementptr' 'local_C_2_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_2_addr" [./src/matrix_mul.cpp:40]   --->   Operation 209 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 210 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%local_C_1_addr = getelementptr i32 %local_C_1, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 211 'getelementptr' 'local_C_1_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_1_addr" [./src/matrix_mul.cpp:40]   --->   Operation 212 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 213 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 214 'getelementptr' 'local_C_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_addr" [./src/matrix_mul.cpp:40]   --->   Operation 215 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 216 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%local_C_63_addr = getelementptr i32 %local_C_63, i64 0, i64 %zext_ln37" [./src/matrix_mul.cpp:37]   --->   Operation 217 'getelementptr' 'local_C_63_addr' <Predicate = (!icmp_ln37 & trunc_ln40 == 63)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 0, i6 %local_C_63_addr" [./src/matrix_mul.cpp:40]   --->   Operation 218 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 63)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx148.exit" [./src/matrix_mul.cpp:40]   --->   Operation 219 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln40 == 63)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.70ns)   --->   "%add_ln38 = add i7 %select_ln37, i7 1" [./src/matrix_mul.cpp:38]   --->   Operation 220 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.38ns)   --->   "%store_ln38 = store i13 %add_ln37, i13 %indvar_flatten" [./src/matrix_mul.cpp:38]   --->   Operation 221 'store' 'store_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_1 : Operation 222 [1/1] (0.38ns)   --->   "%store_ln38 = store i7 %select_ln37_1, i7 %ii" [./src/matrix_mul.cpp:38]   --->   Operation 222 'store' 'store_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_1 : Operation 223 [1/1] (0.38ns)   --->   "%store_ln38 = store i7 %add_ln38, i7 %jj" [./src/matrix_mul.cpp:38]   --->   Operation 223 'store' 'store_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc" [./src/matrix_mul.cpp:38]   --->   Operation 224 'br' 'br_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 225 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('jj') [65]  (0 ns)
	'load' operation ('jj_load', ./src/matrix_mul.cpp:38) on local variable 'jj' [78]  (0 ns)
	'icmp' operation ('icmp_ln38', ./src/matrix_mul.cpp:38) [82]  (0.6 ns)
	'select' operation ('select_ln37', ./src/matrix_mul.cpp:37) [83]  (0.308 ns)
	'add' operation ('add_ln38', ./src/matrix_mul.cpp:38) [348]  (0.706 ns)
	'store' operation ('store_ln38', ./src/matrix_mul.cpp:38) of variable 'add_ln38', ./src/matrix_mul.cpp:38 on local variable 'jj' [351]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
