Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "register.v" in library work
Compiling verilog file "FSM.v" in library work
Module <register> compiled
Compiling verilog file "controller.v" in library work
Module <FSM> compiled
Module <controller> compiled
No errors in compilation
Analysis of file <"controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <controller> in library <work>.

Analyzing hierarchy for module <FSM> in library <work> with parameters.
	active_state = "001"
	request_state = "101"
	save_state = "111"
	trap_state = "110"
	wait_state = "000"

Analyzing hierarchy for module <register> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <controller>.
Module <controller> is correct for synthesis.
 
Analyzing module <FSM> in library <work>.
	active_state = 3'b001
	request_state = 3'b101
	save_state = 3'b111
	trap_state = 3'b110
	wait_state = 3'b000
WARNING:Xst:905 - "FSM.v" line 49: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <system_token>, <user_token>
Module <FSM> is correct for synthesis.
 
Analyzing module <register> in library <work>.
Module <register> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FSM>.
    Related source file is "FSM.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TimeData<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <R1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <present> of Case statement line 49 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <present> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <present>.
WARNING:Xst:737 - Found 5-bit latch for signal <next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit comparator equal for signal <next$cmp_eq0000> created at line 56.
    Found 5-bit register for signal <present>.
    Summary:
	inferred   1 Comparator(s).
Unit <FSM> synthesized.


Synthesizing Unit <register>.
    Related source file is "register.v".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register> synthesized.


Synthesizing Unit <controller>.
    Related source file is "controller.v".
Unit <controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 5-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 2
 5-bit latch                                           : 1
# Comparators                                          : 1
 3-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21
# Latches                                              : 3
 1-bit latch                                           : 2
 5-bit latch                                           : 1
# Comparators                                          : 1
 3-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <controller> ...

Optimizing unit <FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controller.ngr
Top Level Output File Name         : controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 15
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 4
#      LUT4                        : 8
# FlipFlops/Latches                : 28
#      FDC                         : 4
#      FDCE                        : 16
#      FDP                         : 1
#      LD_1                        : 5
#      LDE                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                        7  out of   3584     0%  
 Number of Slice Flip Flops:             12  out of   7168     0%  
 Number of 4 input LUTs:                 15  out of   7168     0%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    141    24%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 21    |
f/next_and0000(f/next_and00001:O)  | NONE(*)(f/next_4)      | 5     |
request                            | IBUF+BUFG              | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
r1/RST_inv(r1/RST_inv1_INV_0:O)                | NONE(r1/Q_0)           | 16    |
f/present_Acst_inv(f/present_Acst_inv1_INV_0:O)| NONE(f/present_0)      | 5     |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.220ns (Maximum Frequency: 450.369MHz)
   Minimum input arrival time before clock: 4.812ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'request'
  Clock period: 2.220ns (frequency: 450.369MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.220ns (Levels of Logic = 1)
  Source:            f/R1 (LATCH)
  Destination:       f/R1 (LATCH)
  Source Clock:      request falling
  Destination Clock: request falling

  Data Path: f/R1 to f/R1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              9   0.551   1.014  f/R1 (f/R1)
     LUT3:I2->O            1   0.479   0.000  f/R1_mux00001 (f/R1_mux0000)
     LDE:D                     0.176          f/R1
    ----------------------------------------
    Total                      2.220ns (1.206ns logic, 1.014ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.662ns (Levels of Logic = 1)
  Source:            TimeData<7> (PAD)
  Destination:       r2/Q_7 (FF)
  Destination Clock: clock rising

  Data Path: TimeData<7> to r2/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.771  TimeData_7_IBUF (TimeData_7_IBUF)
     FDCE:D                    0.176          r2/Q_7
    ----------------------------------------
    Total                      1.662ns (0.891ns logic, 0.771ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'f/next_and0000'
  Total number of paths / destination ports: 21 / 5
-------------------------------------------------------------------------
Offset:              4.812ns (Levels of Logic = 4)
  Source:            system_token<0> (PAD)
  Destination:       f/next_3 (LATCH)
  Destination Clock: f/next_and0000 rising

  Data Path: system_token<0> to f/next_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.976  system_token_0_IBUF (system_token_0_IBUF)
     LUT4:I0->O            2   0.479   0.768  f/next_cmp_eq00003_SW0 (N7)
     LUT4:I3->O            1   0.479   0.740  f/next_mux0000<2>_SW2 (N9)
     LUT4:I2->O            1   0.479   0.000  f/next_mux0000<2> (f/next_mux0000<2>)
     LD_1:D                    0.176          f/next_2
    ----------------------------------------
    Total                      4.812ns (2.328ns logic, 2.484ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'request'
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Offset:              3.830ns (Levels of Logic = 3)
  Source:            TimeData<6> (PAD)
  Destination:       f/R1 (LATCH)
  Destination Clock: request falling

  Data Path: TimeData<6> to f/R1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   1.066  TimeData_6_IBUF (TimeData_6_IBUF)
     LUT4:I0->O            2   0.479   0.915  f/R1_or00001 (f/R1_or0000)
     LUT3:I1->O            1   0.479   0.000  f/R2_mux00001 (f/R2_mux0000)
     LDE:D                     0.176          f/R2
    ----------------------------------------
    Total                      3.830ns (1.849ns logic, 1.981ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            r1/Q_7 (FF)
  Destination:       data_P<7> (PAD)
  Source Clock:      clock rising

  Data Path: r1/Q_7 to data_P<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.626   0.681  r1/Q_7 (r1/Q_7)
     OBUF:I->O                 4.909          data_P_7_OBUF (data_P<7>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.00 secs
 
--> 

Total memory usage is 4497392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    3 (   0 filtered)

