Analysis & Synthesis Status : Successful - Sun Dec  8 14:33:20 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Revision Name : capi-precis
Top-level Entity Name : psl_fpga
Family : Stratix V
Logic utilization (in ALMs) : N/A until Partition Merge
Total registers : N/A until Partition Merge
Total pins : N/A until Partition Merge
Total virtual pins : N/A until Partition Merge
Total block memory bits : N/A until Partition Merge
Total DSP Blocks : N/A until Partition Merge
Total HSSI STD RX PCSs : N/A until Partition Merge
Total HSSI 10G RX PCSs : N/A until Partition Merge
Total HSSI GEN3 RX PCSs : N/A until Partition Merge
Total HSSI PMA RX Deserializers : N/A until Partition Merge
Total HSSI STD TX PCSs : N/A until Partition Merge
Total HSSI 10G TX PCSs : N/A until Partition Merge
Total HSSI GEN3 TX PCSs : N/A until Partition Merge
Total HSSI PMA TX Serializers : N/A until Partition Merge
Total HSSI PIPE GEN1_2s : N/A until Partition Merge
Total HSSI GEN3s : N/A until Partition Merge
Total PLLs : N/A until Partition Merge
Total DLLs : N/A until Partition Merge
