soc:
	../../soc/python/soc.py --design ./design_temp_sens.json --mode verilog --database add
soc_macro:
	../../soc/python/soc.py --design ./design_temp_sens.json --mode macro --database add
soc_full:
	../../soc/python/soc.py --design ./design_temp_sens.json --mode full --database add
clean:
	../../soc/python/clean.py --design ./design_temp_sens.json --connection remove --database remove