{
  "module_name": "nv40.c",
  "hash_id": "4a250cc3b82736270d3264f02f9a0fca84fbeeade3bff543fb17f2f4f7b02865",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/subdev/instmem/nv40.c",
  "human_readable_source": " \n#define nv40_instmem(p) container_of((p), struct nv40_instmem, base)\n#include \"priv.h\"\n\n#include <core/ramht.h>\n#include <engine/gr/nv40.h>\n\nstruct nv40_instmem {\n\tstruct nvkm_instmem base;\n\tstruct nvkm_mm heap;\n\tvoid __iomem *iomem;\n};\n\n \n#define nv40_instobj(p) container_of((p), struct nv40_instobj, base.memory)\n\nstruct nv40_instobj {\n\tstruct nvkm_instobj base;\n\tstruct nv40_instmem *imem;\n\tstruct nvkm_mm_node *node;\n};\n\nstatic void\nnv40_instobj_wr32(struct nvkm_memory *memory, u64 offset, u32 data)\n{\n\tstruct nv40_instobj *iobj = nv40_instobj(memory);\n\tiowrite32_native(data, iobj->imem->iomem + iobj->node->offset + offset);\n}\n\nstatic u32\nnv40_instobj_rd32(struct nvkm_memory *memory, u64 offset)\n{\n\tstruct nv40_instobj *iobj = nv40_instobj(memory);\n\treturn ioread32_native(iobj->imem->iomem + iobj->node->offset + offset);\n}\n\nstatic const struct nvkm_memory_ptrs\nnv40_instobj_ptrs = {\n\t.rd32 = nv40_instobj_rd32,\n\t.wr32 = nv40_instobj_wr32,\n};\n\nstatic void\nnv40_instobj_release(struct nvkm_memory *memory)\n{\n\twmb();\n}\n\nstatic void __iomem *\nnv40_instobj_acquire(struct nvkm_memory *memory)\n{\n\tstruct nv40_instobj *iobj = nv40_instobj(memory);\n\treturn iobj->imem->iomem + iobj->node->offset;\n}\n\nstatic u64\nnv40_instobj_size(struct nvkm_memory *memory)\n{\n\treturn nv40_instobj(memory)->node->length;\n}\n\nstatic u64\nnv40_instobj_addr(struct nvkm_memory *memory)\n{\n\treturn nv40_instobj(memory)->node->offset;\n}\n\nstatic enum nvkm_memory_target\nnv40_instobj_target(struct nvkm_memory *memory)\n{\n\treturn NVKM_MEM_TARGET_INST;\n}\n\nstatic void *\nnv40_instobj_dtor(struct nvkm_memory *memory)\n{\n\tstruct nv40_instobj *iobj = nv40_instobj(memory);\n\tmutex_lock(&iobj->imem->base.mutex);\n\tnvkm_mm_free(&iobj->imem->heap, &iobj->node);\n\tmutex_unlock(&iobj->imem->base.mutex);\n\tnvkm_instobj_dtor(&iobj->imem->base, &iobj->base);\n\treturn iobj;\n}\n\nstatic const struct nvkm_memory_func\nnv40_instobj_func = {\n\t.dtor = nv40_instobj_dtor,\n\t.target = nv40_instobj_target,\n\t.size = nv40_instobj_size,\n\t.addr = nv40_instobj_addr,\n\t.acquire = nv40_instobj_acquire,\n\t.release = nv40_instobj_release,\n};\n\nstatic int\nnv40_instobj_new(struct nvkm_instmem *base, u32 size, u32 align, bool zero,\n\t\t struct nvkm_memory **pmemory)\n{\n\tstruct nv40_instmem *imem = nv40_instmem(base);\n\tstruct nv40_instobj *iobj;\n\tint ret;\n\n\tif (!(iobj = kzalloc(sizeof(*iobj), GFP_KERNEL)))\n\t\treturn -ENOMEM;\n\t*pmemory = &iobj->base.memory;\n\n\tnvkm_instobj_ctor(&nv40_instobj_func, &imem->base, &iobj->base);\n\tiobj->base.memory.ptrs = &nv40_instobj_ptrs;\n\tiobj->imem = imem;\n\n\tmutex_lock(&imem->base.mutex);\n\tret = nvkm_mm_head(&imem->heap, 0, 1, size, size, align ? align : 1, &iobj->node);\n\tmutex_unlock(&imem->base.mutex);\n\treturn ret;\n}\n\n \n\nstatic u32\nnv40_instmem_rd32(struct nvkm_instmem *base, u32 addr)\n{\n\treturn ioread32_native(nv40_instmem(base)->iomem + addr);\n}\n\nstatic void\nnv40_instmem_wr32(struct nvkm_instmem *base, u32 addr, u32 data)\n{\n\tiowrite32_native(data, nv40_instmem(base)->iomem + addr);\n}\n\nstatic int\nnv40_instmem_oneinit(struct nvkm_instmem *base)\n{\n\tstruct nv40_instmem *imem = nv40_instmem(base);\n\tstruct nvkm_device *device = imem->base.subdev.device;\n\tint ret, vs;\n\n\t \n\tvs = hweight8((nvkm_rd32(device, 0x001540) & 0x0000ff00) >> 8);\n\tif      (device->chipset == 0x40) imem->base.reserved = 0x6aa0 * vs;\n\telse if (device->chipset  < 0x43) imem->base.reserved = 0x4f00 * vs;\n\telse if (nv44_gr_class(device))   imem->base.reserved = 0x4980 * vs;\n\telse\t\t\t\t  imem->base.reserved = 0x4a40 * vs;\n\timem->base.reserved += 16 * 1024;\n\timem->base.reserved *= 32;\t\t \n\timem->base.reserved += 512 * 1024;\t \n\timem->base.reserved += 512 * 1024;\t \n\timem->base.reserved = round_up(imem->base.reserved, 4096);\n\n\tret = nvkm_mm_init(&imem->heap, 0, 0, imem->base.reserved, 1);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tret = nvkm_memory_new(device, NVKM_MEM_TARGET_INST, 0x10000, 0, false,\n\t\t\t      &imem->base.vbios);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tret = nvkm_ramht_new(device, 0x08000, 0, NULL, &imem->base.ramht);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tret = nvkm_memory_new(device, NVKM_MEM_TARGET_INST, 0x08000, 0, false,\n\t\t\t      &imem->base.ramro);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tret = nvkm_memory_new(device, NVKM_MEM_TARGET_INST, 0x20000, 0, true,\n\t\t\t      &imem->base.ramfc);\n\tif (ret)\n\t\treturn ret;\n\n\treturn 0;\n}\n\nstatic void *\nnv40_instmem_dtor(struct nvkm_instmem *base)\n{\n\tstruct nv40_instmem *imem = nv40_instmem(base);\n\tnvkm_memory_unref(&imem->base.ramfc);\n\tnvkm_memory_unref(&imem->base.ramro);\n\tnvkm_ramht_del(&imem->base.ramht);\n\tnvkm_memory_unref(&imem->base.vbios);\n\tnvkm_mm_fini(&imem->heap);\n\tif (imem->iomem)\n\t\tiounmap(imem->iomem);\n\treturn imem;\n}\n\nstatic const struct nvkm_instmem_func\nnv40_instmem = {\n\t.dtor = nv40_instmem_dtor,\n\t.oneinit = nv40_instmem_oneinit,\n\t.rd32 = nv40_instmem_rd32,\n\t.wr32 = nv40_instmem_wr32,\n\t.memory_new = nv40_instobj_new,\n\t.zero = false,\n};\n\nint\nnv40_instmem_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t\t struct nvkm_instmem **pimem)\n{\n\tstruct nv40_instmem *imem;\n\tint bar;\n\n\tif (!(imem = kzalloc(sizeof(*imem), GFP_KERNEL)))\n\t\treturn -ENOMEM;\n\tnvkm_instmem_ctor(&nv40_instmem, device, type, inst, &imem->base);\n\t*pimem = &imem->base;\n\n\t \n\tif (device->func->resource_size(device, 2))\n\t\tbar = 2;\n\telse\n\t\tbar = 3;\n\n\timem->iomem = ioremap_wc(device->func->resource_addr(device, bar),\n\t\t\t\t device->func->resource_size(device, bar));\n\tif (!imem->iomem) {\n\t\tnvkm_error(&imem->base.subdev, \"unable to map PRAMIN BAR\\n\");\n\t\treturn -EFAULT;\n\t}\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}