<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1120" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1120{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1120{left:491px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_1120{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1120{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1120{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t6_1120{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t7_1120{left:96px;bottom:982px;letter-spacing:0.13px;word-spacing:-0.59px;}
#t8_1120{left:96px;bottom:960px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t9_1120{left:96px;bottom:921px;letter-spacing:0.13px;}
#ta_1120{left:173px;bottom:921px;letter-spacing:0.22px;}
#tb_1120{left:339px;bottom:717px;letter-spacing:0.16px;word-spacing:0.49px;}
#tc_1120{left:420px;bottom:717px;}
#td_1120{left:426px;bottom:717px;letter-spacing:0.12px;}
#te_1120{left:460px;bottom:717px;letter-spacing:0.22px;}
#tf_1120{left:96px;bottom:670px;letter-spacing:0.12px;word-spacing:-0.64px;}
#tg_1120{left:96px;bottom:640px;}
#th_1120{left:124px;bottom:640px;letter-spacing:0.16px;word-spacing:-0.45px;}
#ti_1120{left:319px;bottom:640px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_1120{left:124px;bottom:618px;letter-spacing:0.13px;word-spacing:-0.67px;}
#tk_1120{left:124px;bottom:597px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tl_1120{left:96px;bottom:551px;letter-spacing:0.14px;}
#tm_1120{left:168px;bottom:551px;letter-spacing:0.15px;word-spacing:-0.43px;}
#tn_1120{left:96px;bottom:519px;letter-spacing:0.11px;word-spacing:-0.93px;}
#to_1120{left:96px;bottom:497px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tp_1120{left:96px;bottom:476px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tq_1120{left:96px;bottom:441px;letter-spacing:0.08px;word-spacing:-0.4px;}
#tr_1120{left:96px;bottom:420px;letter-spacing:0.13px;word-spacing:-0.7px;}
#ts_1120{left:96px;bottom:398px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_1120{left:96px;bottom:363px;letter-spacing:0.12px;word-spacing:-0.65px;}
#tu_1120{left:96px;bottom:342px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_1120{left:96px;bottom:306px;letter-spacing:0.1px;word-spacing:-0.73px;}
#tw_1120{left:96px;bottom:285px;letter-spacing:0.11px;word-spacing:-0.6px;}
#tx_1120{left:96px;bottom:245px;letter-spacing:0.13px;}
#ty_1120{left:173px;bottom:245px;letter-spacing:0.12px;}
#tz_1120{left:96px;bottom:213px;letter-spacing:0.1px;word-spacing:-0.89px;}
#t10_1120{left:102px;bottom:891px;letter-spacing:-0.13px;}
#t11_1120{left:806px;bottom:891px;}
#t12_1120{left:823px;bottom:891px;}
#t13_1120{left:430px;bottom:856px;letter-spacing:-0.13px;}
#t14_1120{left:834.9px;bottom:836.1px;letter-spacing:-0.16px;}
#t15_1120{left:96px;bottom:794px;letter-spacing:-0.12px;}
#t16_1120{left:152px;bottom:794px;letter-spacing:-0.15px;}
#t17_1120{left:272px;bottom:794px;letter-spacing:-0.12px;}
#t18_1120{left:582px;bottom:794px;letter-spacing:-0.24px;word-spacing:-0.1px;}
#t19_1120{left:96px;bottom:775px;letter-spacing:-0.13px;}
#t1a_1120{left:152px;bottom:775px;letter-spacing:-0.12px;}
#t1b_1120{left:582px;bottom:775px;letter-spacing:-0.2px;}
#t1c_1120{left:96px;bottom:755px;}
#t1d_1120{left:152px;bottom:755px;letter-spacing:-0.15px;}
#t1e_1120{left:272px;bottom:755px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1f_1120{left:582px;bottom:755px;letter-spacing:-0.16px;}
#t1g_1120{left:101px;bottom:171px;letter-spacing:-0.13px;}
#t1h_1120{left:820px;bottom:171px;letter-spacing:-0.13px;}
#t1i_1120{left:442px;bottom:137px;letter-spacing:-0.12px;}
#t1j_1120{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1120{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1120{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1120{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1120{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1120{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s6_1120{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_1120{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_1120{font-size:21px;font-family:Arial-Bold_61q;color:#000;}
.s9_1120{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_1120{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sb_1120{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.m0_1120{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1120" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1120Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1120" style="-webkit-user-select: none;"><object width="935" height="1210" data="1120/1120.svg" type="image/svg+xml" id="pdf1120" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1120" class="t s1_1120">665 </span><span id="t2_1120" class="t s2_1120">Hardware Performance Monitoring and Control </span>
<span id="t3_1120" class="t s1_1120">AMD64 Technology </span><span id="t4_1120" class="t s1_1120">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1120" class="t s3_1120">When CPPC is enabled, the hardware calculates the processor’s performance capabilities and </span>
<span id="t6_1120" class="t s3_1120">initializes the performance level fields in the CPPC capability registers. </span>
<span id="t7_1120" class="t s3_1120">The processor ignores the P-state control interface (described in “P-State Control” on page 657) when </span>
<span id="t8_1120" class="t s3_1120">CPPC is enabled. </span>
<span id="t9_1120" class="t s4_1120">17.6.3.1 </span><span id="ta_1120" class="t s4_1120">CPPC_ENABLE </span>
<span id="tb_1120" class="t s4_1120">Figure 17</span><span id="tc_1120" class="t s5_1120">-</span><span id="td_1120" class="t s4_1120">9. </span><span id="te_1120" class="t s4_1120">CPPC_ENABLE </span>
<span id="tf_1120" class="t s3_1120">The CPPC_ENABLE register fields are further described below: </span>
<span id="tg_1120" class="t s6_1120">• </span><span id="th_1120" class="t s7_1120">CPPC_En (CPPC Enable)</span><span id="ti_1120" class="t s3_1120">—Bit 0, read/write once. Software sets this bit to enable Collaborative </span>
<span id="tj_1120" class="t s3_1120">Processor Performance Control. Once CPPC is enabled the processor ignores further writes to this </span>
<span id="tk_1120" class="t s3_1120">register. CPPC_En can only be cleared by reset. </span>
<span id="tl_1120" class="t s8_1120">17.6.4 </span><span id="tm_1120" class="t s8_1120">CPPC Performance Levels and Capabilities </span>
<span id="tn_1120" class="t s3_1120">The OSPM can read the CPPC_CAPABILITY_1 and CPPC_CAPABILITY_2 MSRs to determine the </span>
<span id="to_1120" class="t s3_1120">performance levels and thresholds supported by the processor. These values are reported on a </span>
<span id="tp_1120" class="t s3_1120">continuous scale of abstract values ranging from 00h (minimum) to FFh (maximum). </span>
<span id="tq_1120" class="t s3_1120">Prior to enabling CPPC, the CPPC_CAPABILTY_1 and CPPC_CAPABILITY_2 registers are </span>
<span id="tr_1120" class="t s3_1120">initialized to zero. When CPPC is enabled, the hardware calculates the processors’ performance </span>
<span id="ts_1120" class="t s3_1120">capabilities and stores the appropriate values in both CPPC capability registers. </span>
<span id="tt_1120" class="t s3_1120">The reported performance levels directly map to processor frequency; however, this mapping is </span>
<span id="tu_1120" class="t s3_1120">specific to a processor family and implementation. </span>
<span id="tv_1120" class="t s3_1120">The CPPC_CAPABILITY_1 and CPPC_CAPABILITY_2 registers are implemented on a per-logical </span>
<span id="tw_1120" class="t s3_1120">processor basis. Each logical processor contains an independent set of CPPC capability registers. </span>
<span id="tx_1120" class="t s4_1120">17.6.4.1 </span><span id="ty_1120" class="t s4_1120">CPPC_CAPABILITY_1 </span>
<span id="tz_1120" class="t s3_1120">The CPPC_CAPABILITY_1 register reports the processor performance levels and thresholds. </span>
<span id="t10_1120" class="t s9_1120">63 </span><span id="t11_1120" class="t s9_1120">1 </span><span id="t12_1120" class="t s9_1120">0 </span>
<span id="t13_1120" class="t s9_1120">Reserved </span>
<span id="t14_1120" class="t m0_1120 s9_1120">CPPC_En </span>
<span id="t15_1120" class="t sa_1120">Bits </span><span id="t16_1120" class="t sa_1120">Mnemonic </span><span id="t17_1120" class="t sa_1120">Description </span><span id="t18_1120" class="t sa_1120">Access Type </span>
<span id="t19_1120" class="t s9_1120">63:1 </span><span id="t1a_1120" class="t s9_1120">Reserved </span><span id="t1b_1120" class="t s9_1120">MBZ </span>
<span id="t1c_1120" class="t s9_1120">0 </span><span id="t1d_1120" class="t s9_1120">CPPC_En </span><span id="t1e_1120" class="t s9_1120">CPPC enable </span><span id="t1f_1120" class="t s9_1120">R/W1 </span>
<span id="t1g_1120" class="t s9_1120">63 </span><span id="t1h_1120" class="t s9_1120">32 </span>
<span id="t1i_1120" class="t s9_1120">Reserved </span>
<span id="t1j_1120" class="t sb_1120">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
