
WSNDemo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ac  00800200  00002468  000024fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002468  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000165a  008002ac  008002ac  000025a8  2**0
                  ALLOC
  3 .stab         00000ae0  00000000  00000000  000025a8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000213  00000000  00000000  00003088  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000620  00000000  00000000  000032a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005d6a  00000000  00000000  000038c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001edc  00000000  00000000  0000962a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000049db  00000000  00000000  0000b506  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c5c  00000000  00000000  0000fee4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001d01  00000000  00000000  00010b40  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000229e  00000000  00000000  00012841  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 00139748  00000000  00000000  00014adf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000520  00000000  00000000  0014e227  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 90 00 	jmp	0x120	; 0x120 <__ctors_end>
       4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
       8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
       c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      10:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      14:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      18:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      1c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      20:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      24:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      28:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      2c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      30:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      34:	0c 94 e3 02 	jmp	0x5c6	; 0x5c6 <__vector_13>
      38:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      3c:	0c 94 9b 01 	jmp	0x336	; 0x336 <__vector_15>
      40:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      44:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      48:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      4c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      50:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      54:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      58:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      5c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      60:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      64:	0c 94 5a 04 	jmp	0x8b4	; 0x8b4 <__vector_25>
      68:	0c 94 3e 04 	jmp	0x87c	; 0x87c <__vector_26>
      6c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      70:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      74:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      78:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      7c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      80:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      84:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      88:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      8c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      90:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      94:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      98:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      9c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a8:	0c 94 3b 03 	jmp	0x676	; 0x676 <__vector_42>
      ac:	0c 94 4c 03 	jmp	0x698	; 0x698 <__vector_43>
      b0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      b4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      b8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      bc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      cc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      dc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      ec:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      f0:	0c 94 e5 0c 	jmp	0x19ca	; 0x19ca <__vector_60>
      f4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      f8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      fc:	0c 94 ad 0c 	jmp	0x195a	; 0x195a <__vector_63>
     100:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     104:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     108:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     10c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     110:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     114:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     118:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     11c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>

00000120 <__ctors_end>:
     120:	11 24       	eor	r1, r1
     122:	1f be       	out	0x3f, r1	; 63
     124:	cf ef       	ldi	r28, 0xFF	; 255
     126:	d1 e4       	ldi	r29, 0x41	; 65
     128:	de bf       	out	0x3e, r29	; 62
     12a:	cd bf       	out	0x3d, r28	; 61

0000012c <__do_copy_data>:
     12c:	12 e0       	ldi	r17, 0x02	; 2
     12e:	a0 e0       	ldi	r26, 0x00	; 0
     130:	b2 e0       	ldi	r27, 0x02	; 2
     132:	e8 e6       	ldi	r30, 0x68	; 104
     134:	f4 e2       	ldi	r31, 0x24	; 36
     136:	00 e0       	ldi	r16, 0x00	; 0
     138:	0b bf       	out	0x3b, r16	; 59
     13a:	02 c0       	rjmp	.+4      	; 0x140 <__do_copy_data+0x14>
     13c:	07 90       	elpm	r0, Z+
     13e:	0d 92       	st	X+, r0
     140:	ac 3a       	cpi	r26, 0xAC	; 172
     142:	b1 07       	cpc	r27, r17
     144:	d9 f7       	brne	.-10     	; 0x13c <__do_copy_data+0x10>

00000146 <__do_clear_bss>:
     146:	19 e1       	ldi	r17, 0x19	; 25
     148:	ac ea       	ldi	r26, 0xAC	; 172
     14a:	b2 e0       	ldi	r27, 0x02	; 2
     14c:	01 c0       	rjmp	.+2      	; 0x150 <.do_clear_bss_start>

0000014e <.do_clear_bss_loop>:
     14e:	1d 92       	st	X+, r1

00000150 <.do_clear_bss_start>:
     150:	a6 30       	cpi	r26, 0x06	; 6
     152:	b1 07       	cpc	r27, r17
     154:	e1 f7       	brne	.-8      	; 0x14e <.do_clear_bss_loop>
     156:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <main>
     15a:	0c 94 32 12 	jmp	0x2464	; 0x2464 <_exit>

0000015e <__bad_interrupt>:
     15e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000162 <getCommandArgsLenght>:
*/
#include "command.h"

uint8_t getCommandArgsLenght(uint8_t* opcode)
{
	switch (*opcode)
     162:	dc 01       	movw	r26, r24
     164:	ec 91       	ld	r30, X
     166:	e1 50       	subi	r30, 0x01	; 1
     168:	e3 30       	cpi	r30, 0x03	; 3
     16a:	28 f4       	brcc	.+10     	; 0x176 <getCommandArgsLenght+0x14>
     16c:	f0 e0       	ldi	r31, 0x00	; 0
     16e:	e8 55       	subi	r30, 0x58	; 88
     170:	fd 4f       	sbci	r31, 0xFD	; 253
     172:	80 81       	ld	r24, Z
     174:	08 95       	ret
     176:	8f ef       	ldi	r24, 0xFF	; 255
		
		default:
			return 0xFF;
			break;
	}
     178:	08 95       	ret

0000017a <RF_Send_Event>:
 */ 

#include "radio.h"

void RF_Send_Event(EVENT_HEADER_t* eventHeader)
{
     17a:	cf 93       	push	r28
     17c:	df 93       	push	r29
     17e:	ec 01       	movw	r28, r24
	//For testing purposes just send throw UART port
	HAL_UartPrint("RF Send Event Request: ");
     180:	80 e0       	ldi	r24, 0x00	; 0
     182:	92 e0       	ldi	r25, 0x02	; 2
     184:	0e 94 e1 03 	call	0x7c2	; 0x7c2 <HAL_UartPrint>
	HAL_UartWriteByte(eventHeader->destinationAddress>>8);
     188:	89 81       	ldd	r24, Y+1	; 0x01
     18a:	90 e0       	ldi	r25, 0x00	; 0
     18c:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	HAL_UartWriteByte(eventHeader->destinationAddress);
     190:	88 81       	ld	r24, Y
     192:	99 81       	ldd	r25, Y+1	; 0x01
     194:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	HAL_UartWriteByte(eventHeader->operation);
     198:	8a 81       	ldd	r24, Y+2	; 0x02
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	HAL_UartPrint("\n");
     1a0:	88 e1       	ldi	r24, 0x18	; 24
     1a2:	92 e0       	ldi	r25, 0x02	; 2
     1a4:	0e 94 e1 03 	call	0x7c2	; 0x7c2 <HAL_UartPrint>
     1a8:	df 91       	pop	r29
     1aa:	cf 91       	pop	r28
     1ac:	08 95       	ret

000001ae <ADC_Reference>:
void ADC_Reference(uint8_t mode)
{
	// can't actually set the register here because the default setting
	// will connect AVCC and the AREF pin, which would cause a short if
	// there's something connected to AREF.
	analog_reference = mode;
     1ae:	80 93 a7 02 	sts	0x02A7, r24
}
     1b2:	08 95       	ret

000001b4 <ADC_Read>:

unsigned int ADC_Read(uint8_t pin)
{
     1b4:	90 91 a7 02 	lds	r25, 0x02A7
	uint8_t low, high;
	
	// set the analog reference (high two bits of ADMUX) and select the
	// channel (low 4 bits).  this also sets ADLAR (left-adjust result)
	// to 0 (the default).
	if(pin <8)
     1b8:	88 30       	cpi	r24, 0x08	; 8
     1ba:	40 f4       	brcc	.+16     	; 0x1cc <ADC_Read+0x18>
	{
		ADMUX = (analog_reference << 6) | (pin & 0x07);
     1bc:	92 95       	swap	r25
     1be:	99 0f       	add	r25, r25
     1c0:	99 0f       	add	r25, r25
     1c2:	90 7c       	andi	r25, 0xC0	; 192
     1c4:	98 2b       	or	r25, r24
     1c6:	90 93 7c 00 	sts	0x007C, r25
     1ca:	08 c0       	rjmp	.+16     	; 0x1dc <ADC_Read+0x28>
	}else
	{
		ADMUX = (analog_reference << 6) | INTERNAL_TEMP;		
     1cc:	89 2f       	mov	r24, r25
     1ce:	82 95       	swap	r24
     1d0:	88 0f       	add	r24, r24
     1d2:	88 0f       	add	r24, r24
     1d4:	80 7c       	andi	r24, 0xC0	; 192
     1d6:	89 62       	ori	r24, 0x29	; 41
     1d8:	80 93 7c 00 	sts	0x007C, r24
	}
	
	ADCSRA |= _BV(ADEN);
     1dc:	80 91 7a 00 	lds	r24, 0x007A
     1e0:	80 68       	ori	r24, 0x80	; 128
     1e2:	80 93 7a 00 	sts	0x007A, r24

	// without a delay, we seem to read from the wrong channel
	HAL_Delay(20);
     1e6:	84 e1       	ldi	r24, 0x14	; 20
     1e8:	90 e0       	ldi	r25, 0x00	; 0
     1ea:	0e 94 60 02 	call	0x4c0	; 0x4c0 <HAL_Delay>

	// start the conversion
	ADCSRA |= _BV(ADSC) | _BV(ADPS2) | _BV(ADPS1) | _BV(ADPS0); // prescaler = 128;
     1ee:	80 91 7a 00 	lds	r24, 0x007A
     1f2:	87 64       	ori	r24, 0x47	; 71
     1f4:	80 93 7a 00 	sts	0x007A, r24

	// ADSC is cleared when the conversion finishes
	while (bit_is_set(ADCSRA, ADSC));
     1f8:	80 91 7a 00 	lds	r24, 0x007A
     1fc:	86 fd       	sbrc	r24, 6
     1fe:	fc cf       	rjmp	.-8      	; 0x1f8 <ADC_Read+0x44>

	// we have to read ADCL first; doing so locks both ADCL
	// and ADCH until ADCH is read.  reading ADCL second would
	// cause the results of each conversion to be discarded,
	// as ADCL and ADCH would be locked when it completed.
	low = ADCL;
     200:	80 91 78 00 	lds	r24, 0x0078
	high = ADCH;
     204:	90 91 79 00 	lds	r25, 0x0079

	// combine the two bytes
	return (high << 8) | low;
     208:	39 2f       	mov	r19, r25
     20a:	20 e0       	ldi	r18, 0x00	; 0
     20c:	90 e0       	ldi	r25, 0x00	; 0
     20e:	82 2b       	or	r24, r18
     210:	93 2b       	or	r25, r19
	//return ADC;
     212:	08 95       	ret

00000214 <EEPROM_Init>:
	return eeprom_read_byte((unsigned char *) address);
}

void inline EEPROM_Read_Block(void * buffer, const void * address, size_t length)
{
	eeprom_read_block(buffer, address, length);
     214:	83 e0       	ldi	r24, 0x03	; 3
     216:	99 e0       	ldi	r25, 0x09	; 9
     218:	60 e0       	ldi	r22, 0x00	; 0
     21a:	70 e0       	ldi	r23, 0x00	; 0
     21c:	42 e3       	ldi	r20, 0x32	; 50
     21e:	50 e0       	ldi	r21, 0x00	; 0
     220:	0e 94 f7 11 	call	0x23ee	; 0x23ee <__eerd_block_m128rfa1>
	
	
	//Copy Startup-configuration to Running-configuration
	//EEPROM_Read_Block(runningConfiguration.raw, 0x00, EEPROM_SIZE);
	EEPROM_Read_Block(runningConfiguration.raw, 0x00, 50);
}
     224:	08 95       	ret

00000226 <RTC_Init>:
TIME_EVENT_HEADER_t* time_event_header;
uint8_t enable_flag_prt = 0;

void RTC_Init()
{
	TIMSK2 &=~((1<<TOIE2)|(1<<OCIE2B));     //Disable TC2 interrupt
     226:	80 91 70 00 	lds	r24, 0x0070
     22a:	8a 7f       	andi	r24, 0xFA	; 250
     22c:	80 93 70 00 	sts	0x0070, r24
	ASSR  &=~((1<<EXCLKAMR)|(1<<EXCLK));    // set clock source to external crystal AS2=1, EXCLK=0, EXCKLAMR=0
     230:	80 91 b6 00 	lds	r24, 0x00B6
     234:	8f 73       	andi	r24, 0x3F	; 63
     236:	80 93 b6 00 	sts	0x00B6, r24
	ASSR |= (1<<AS2);              // alternate clock source
     23a:	80 91 b6 00 	lds	r24, 0x00B6
     23e:	80 62       	ori	r24, 0x20	; 32
     240:	80 93 b6 00 	sts	0x00B6, r24
	
	TCNT2 = 0x00;
     244:	10 92 b2 00 	sts	0x00B2, r1
	TCCR2B = 0x05;
     248:	85 e0       	ldi	r24, 0x05	; 5
     24a:	80 93 b1 00 	sts	0x00B1, r24
	
	while(ASSR&0x07);           //Wait until TC2 is updated
     24e:	80 91 b6 00 	lds	r24, 0x00B6
     252:	90 e0       	ldi	r25, 0x00	; 0
     254:	87 70       	andi	r24, 0x07	; 7
     256:	90 70       	andi	r25, 0x00	; 0
     258:	00 97       	sbiw	r24, 0x00	; 0
     25a:	c9 f7       	brne	.-14     	; 0x24e <RTC_Init+0x28>
	TIMSK2 |= (1<<TOIE2);        //set 8-bit Timer/Counter2 Overflow Interrupt Enable
     25c:	80 91 70 00 	lds	r24, 0x0070
     260:	81 60       	ori	r24, 0x01	; 1
     262:	80 93 70 00 	sts	0x0070, r24
	sei();                     //set the Global Interrupt Enable Bit
     266:	78 94       	sei
	
	validTime = 0;
     268:	10 92 fb 08 	sts	0x08FB, r1
}
     26c:	08 95       	ret

0000026e <numWrite>:
		time_event_header = (TIME_EVENT_HEADER_t*)&runningConfiguration.raw[TIME_EVENT_LIST_START_ADDRESS + EVENT_TABLE_END_ADDR];
	}
}

void numWrite(unsigned int num)
{
     26e:	cf 93       	push	r28
     270:	df 93       	push	r29
     272:	ec 01       	movw	r28, r24
	int aux;
	if(num > 9999)
     274:	87 e2       	ldi	r24, 0x27	; 39
     276:	c0 31       	cpi	r28, 0x10	; 16
     278:	d8 07       	cpc	r29, r24
     27a:	50 f0       	brcs	.+20     	; 0x290 <numWrite+0x22>
	{
		aux = num/10000;
     27c:	ce 01       	movw	r24, r28
     27e:	60 e1       	ldi	r22, 0x10	; 16
     280:	77 e2       	ldi	r23, 0x27	; 39
     282:	0e 94 32 11 	call	0x2264	; 0x2264 <__udivmodhi4>
     286:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     288:	c0 96       	adiw	r24, 0x30	; 48
     28a:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
     28e:	04 c0       	rjmp	.+8      	; 0x298 <numWrite+0x2a>
	}
	if(num > 999)
     290:	83 e0       	ldi	r24, 0x03	; 3
     292:	c8 3e       	cpi	r28, 0xE8	; 232
     294:	d8 07       	cpc	r29, r24
     296:	50 f0       	brcs	.+20     	; 0x2ac <numWrite+0x3e>
	{
		aux = num/1000;
     298:	ce 01       	movw	r24, r28
     29a:	68 ee       	ldi	r22, 0xE8	; 232
     29c:	73 e0       	ldi	r23, 0x03	; 3
     29e:	0e 94 32 11 	call	0x2264	; 0x2264 <__udivmodhi4>
     2a2:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     2a4:	c0 96       	adiw	r24, 0x30	; 48
     2a6:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
     2aa:	03 c0       	rjmp	.+6      	; 0x2b2 <numWrite+0x44>
	}
	if(num > 99)
     2ac:	c4 36       	cpi	r28, 0x64	; 100
     2ae:	d1 05       	cpc	r29, r1
     2b0:	50 f0       	brcs	.+20     	; 0x2c6 <numWrite+0x58>
	{
		aux = num/100;
     2b2:	ce 01       	movw	r24, r28
     2b4:	64 e6       	ldi	r22, 0x64	; 100
     2b6:	70 e0       	ldi	r23, 0x00	; 0
     2b8:	0e 94 32 11 	call	0x2264	; 0x2264 <__udivmodhi4>
     2bc:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     2be:	c0 96       	adiw	r24, 0x30	; 48
     2c0:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
     2c4:	03 c0       	rjmp	.+6      	; 0x2cc <numWrite+0x5e>
	}
	if(num > 9)
     2c6:	ca 30       	cpi	r28, 0x0A	; 10
     2c8:	d1 05       	cpc	r29, r1
     2ca:	48 f0       	brcs	.+18     	; 0x2de <numWrite+0x70>
	{
		aux = num/10;
     2cc:	ce 01       	movw	r24, r28
     2ce:	6a e0       	ldi	r22, 0x0A	; 10
     2d0:	70 e0       	ldi	r23, 0x00	; 0
     2d2:	0e 94 32 11 	call	0x2264	; 0x2264 <__udivmodhi4>
     2d6:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     2d8:	c0 96       	adiw	r24, 0x30	; 48
     2da:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	}	 
	HAL_UartWriteByte((num%10)+'0');
     2de:	ce 01       	movw	r24, r28
     2e0:	6a e0       	ldi	r22, 0x0A	; 10
     2e2:	70 e0       	ldi	r23, 0x00	; 0
     2e4:	0e 94 32 11 	call	0x2264	; 0x2264 <__udivmodhi4>
     2e8:	c0 96       	adiw	r24, 0x30	; 48
     2ea:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
}
     2ee:	df 91       	pop	r29
     2f0:	cf 91       	pop	r28
     2f2:	08 95       	ret

000002f4 <compareTimes>:

int8_t compareTimes(TIME_t time1, TIME_t time2)
{
     2f4:	cf 93       	push	r28
     2f6:	df 93       	push	r29
     2f8:	00 d0       	rcall	.+0      	; 0x2fa <compareTimes+0x6>
     2fa:	00 d0       	rcall	.+0      	; 0x2fc <compareTimes+0x8>
     2fc:	00 d0       	rcall	.+0      	; 0x2fe <compareTimes+0xa>
     2fe:	cd b7       	in	r28, 0x3d	; 61
     300:	de b7       	in	r29, 0x3e	; 62
		if (time1.hour > time2.hour) return 1;
     302:	48 17       	cp	r20, r24
     304:	60 f0       	brcs	.+24     	; 0x31e <compareTimes+0x2a>
		if (time1.hour < time2.hour) return -1;
     306:	84 17       	cp	r24, r20
     308:	40 f0       	brcs	.+16     	; 0x31a <compareTimes+0x26>
		if (time1.minute > time2.minute) return 1;
     30a:	37 17       	cp	r19, r23
     30c:	40 f0       	brcs	.+16     	; 0x31e <compareTimes+0x2a>
		if (time1.minute < time2.minute) return -1;
     30e:	73 17       	cp	r23, r19
     310:	20 f0       	brcs	.+8      	; 0x31a <compareTimes+0x26>
		if (time1.second > time2.second) return 1;
     312:	26 17       	cp	r18, r22
     314:	20 f0       	brcs	.+8      	; 0x31e <compareTimes+0x2a>
		if (time1.second < time2.second) return -1;
     316:	62 17       	cp	r22, r18
     318:	20 f4       	brcc	.+8      	; 0x322 <compareTimes+0x2e>
int8_t compareTimes(TIME_t time1, TIME_t time2)
{
		if (time1.hour > time2.hour) return 1;
		if (time1.hour < time2.hour) return -1;
		if (time1.minute > time2.minute) return 1;
		if (time1.minute < time2.minute) return -1;
     31a:	8f ef       	ldi	r24, 0xFF	; 255
     31c:	03 c0       	rjmp	.+6      	; 0x324 <compareTimes+0x30>
		if (time1.second > time2.second) return 1;
     31e:	81 e0       	ldi	r24, 0x01	; 1
     320:	01 c0       	rjmp	.+2      	; 0x324 <compareTimes+0x30>
		if (time1.second < time2.second) return -1;
		return 0;	
     322:	80 e0       	ldi	r24, 0x00	; 0
}
     324:	26 96       	adiw	r28, 0x06	; 6
     326:	0f b6       	in	r0, 0x3f	; 63
     328:	f8 94       	cli
     32a:	de bf       	out	0x3e, r29	; 62
     32c:	0f be       	out	0x3f, r0	; 63
     32e:	cd bf       	out	0x3d, r28	; 61
     330:	df 91       	pop	r29
     332:	cf 91       	pop	r28
     334:	08 95       	ret

00000336 <__vector_15>:

ISR(TIMER2_OVF_vect)  //overflow interrupt vector
{
     336:	1f 92       	push	r1
     338:	0f 92       	push	r0
     33a:	0f b6       	in	r0, 0x3f	; 63
     33c:	0f 92       	push	r0
     33e:	0b b6       	in	r0, 0x3b	; 59
     340:	0f 92       	push	r0
     342:	11 24       	eor	r1, r1
     344:	0f 93       	push	r16
     346:	1f 93       	push	r17
     348:	2f 93       	push	r18
     34a:	3f 93       	push	r19
     34c:	4f 93       	push	r20
     34e:	5f 93       	push	r21
     350:	6f 93       	push	r22
     352:	7f 93       	push	r23
     354:	8f 93       	push	r24
     356:	9f 93       	push	r25
     358:	af 93       	push	r26
     35a:	bf 93       	push	r27
     35c:	cf 93       	push	r28
     35e:	df 93       	push	r29
     360:	ef 93       	push	r30
     362:	ff 93       	push	r31
	if (++currentTime.second==60)        //keep track of time
     364:	80 91 03 19 	lds	r24, 0x1903
     368:	8f 5f       	subi	r24, 0xFF	; 255
     36a:	80 93 03 19 	sts	0x1903, r24
     36e:	8c 33       	cpi	r24, 0x3C	; 60
     370:	a1 f4       	brne	.+40     	; 0x39a <__vector_15+0x64>
	{
		currentTime.second=0;
     372:	10 92 03 19 	sts	0x1903, r1
		if (++currentTime.minute==60)
     376:	80 91 04 19 	lds	r24, 0x1904
     37a:	8f 5f       	subi	r24, 0xFF	; 255
     37c:	80 93 04 19 	sts	0x1904, r24
     380:	8c 33       	cpi	r24, 0x3C	; 60
     382:	59 f4       	brne	.+22     	; 0x39a <__vector_15+0x64>
		{
			currentTime.minute=0;
     384:	10 92 04 19 	sts	0x1904, r1
			if (++currentTime.hour==24)
     388:	80 91 05 19 	lds	r24, 0x1905
     38c:	8f 5f       	subi	r24, 0xFF	; 255
     38e:	80 93 05 19 	sts	0x1905, r24
     392:	88 31       	cpi	r24, 0x18	; 24
     394:	11 f4       	brne	.+4      	; 0x39a <__vector_15+0x64>
			{
				currentTime.hour=0;
     396:	10 92 05 19 	sts	0x1905, r1
			}
		}
	}
	
	//Check Time Events
	if(validTime)
     39a:	80 91 fb 08 	lds	r24, 0x08FB
     39e:	88 23       	and	r24, r24
     3a0:	09 f0       	breq	.+2      	; 0x3a4 <__vector_15+0x6e>
     3a2:	56 c0       	rjmp	.+172    	; 0x450 <__vector_15+0x11a>
     3a4:	69 c0       	rjmp	.+210    	; 0x478 <__vector_15+0x142>
	{
		while(compareTimes(time_event_header->activationTime, currentTime) == 0)
		{
			uint8_t enable_flag_number = runningConfiguration.raw[EVENT_TABLE_END_ADDR + ENABLE_EVENT_TABLE_START_ADDRESS + NUM_PINS + 1] + enable_flag_prt;
     3a6:	80 91 79 09 	lds	r24, 0x0979
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	30 91 ac 02 	lds	r19, 0x02AC
     3b0:	8d 5f       	subi	r24, 0xFD	; 253
     3b2:	96 4f       	sbci	r25, 0xF6	; 246
     3b4:	fc 01       	movw	r30, r24
     3b6:	e1 56       	subi	r30, 0x61	; 97
     3b8:	ff 4f       	sbci	r31, 0xFF	; 255
     3ba:	20 81       	ld	r18, Z
     3bc:	23 0f       	add	r18, r19
			
			uint8_t enable_flag_addr_relative = (enable_flag_number / 8); //Relative to the end of the enable event table
     3be:	26 95       	lsr	r18
     3c0:	26 95       	lsr	r18
     3c2:	26 95       	lsr	r18
			uint8_t bit_ptr = (enable_flag_number - enable_flag_addr_relative);
			
			uint16_t enable_pin_addr_absolute = (EVENT_TABLE_END_ADDR + ENABLE_EVENT_TABLE_START_ADDRESS + NUM_PINS + 2) + enable_flag_addr_relative;
			
			//launch
			if( ((runningConfiguration.raw[enable_pin_addr_absolute] >> (8 - enable_flag_prt)) & 0x01) ) //Is enabled
     3c4:	82 0f       	add	r24, r18
     3c6:	91 1d       	adc	r25, r1
     3c8:	80 56       	subi	r24, 0x60	; 96
     3ca:	9f 4f       	sbci	r25, 0xFF	; 255
     3cc:	fc 01       	movw	r30, r24
     3ce:	80 81       	ld	r24, Z
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	a8 01       	movw	r20, r16
     3d4:	43 1b       	sub	r20, r19
     3d6:	51 09       	sbc	r21, r1
     3d8:	04 2e       	mov	r0, r20
     3da:	02 c0       	rjmp	.+4      	; 0x3e0 <__vector_15+0xaa>
     3dc:	95 95       	asr	r25
     3de:	87 95       	ror	r24
     3e0:	0a 94       	dec	r0
     3e2:	e2 f7       	brpl	.-8      	; 0x3dc <__vector_15+0xa6>
     3e4:	80 ff       	sbrs	r24, 0
     3e6:	03 c0       	rjmp	.+6      	; 0x3ee <__vector_15+0xb8>
			{
				//RF_Send_Event(time_event_header - EVENT_TABLE_END_ADDR);//Relative address
				RF_Send_Event(time_event_header);
     3e8:	ce 01       	movw	r24, r28
     3ea:	0e 94 bd 00 	call	0x17a	; 0x17a <RF_Send_Event>
			}
			
			time_event_header += getCommandArgsLenght(&time_event_header->eventHeader.operation) + sizeof(TIME_EVENT_HEADER_t);
     3ee:	c0 91 ec 08 	lds	r28, 0x08EC
     3f2:	d0 91 ed 08 	lds	r29, 0x08ED
     3f6:	ce 01       	movw	r24, r28
     3f8:	05 96       	adiw	r24, 0x05	; 5
     3fa:	0e 94 b1 00 	call	0x162	; 0x162 <getCommandArgsLenght>
     3fe:	90 e0       	ldi	r25, 0x00	; 0
     400:	9c 01       	movw	r18, r24
     402:	22 0f       	add	r18, r18
     404:	33 1f       	adc	r19, r19
     406:	28 0f       	add	r18, r24
     408:	39 1f       	adc	r19, r25
     40a:	22 0f       	add	r18, r18
     40c:	33 1f       	adc	r19, r19
     40e:	2c 5d       	subi	r18, 0xDC	; 220
     410:	3f 4f       	sbci	r19, 0xFF	; 255
     412:	2c 0f       	add	r18, r28
     414:	3d 1f       	adc	r19, r29
     416:	30 93 ed 08 	sts	0x08ED, r19
     41a:	20 93 ec 08 	sts	0x08EC, r18
			enable_flag_prt++;
     41e:	80 91 ac 02 	lds	r24, 0x02AC
     422:	8f 5f       	subi	r24, 0xFF	; 255
     424:	80 93 ac 02 	sts	0x02AC, r24
			
			if( (time_event_header - EVENT_TABLE_END_ADDR) >= TIME_EVENT_LIST_END_ADDRESS)
     428:	20 5c       	subi	r18, 0xC0	; 192
     42a:	30 40       	sbci	r19, 0x00	; 0
     42c:	80 91 78 09 	lds	r24, 0x0978
     430:	90 e0       	ldi	r25, 0x00	; 0
     432:	28 17       	cp	r18, r24
     434:	39 07       	cpc	r19, r25
     436:	70 f0       	brcs	.+28     	; 0x454 <__vector_15+0x11e>
			{
				time_event_header = (TIME_EVENT_HEADER_t*)&runningConfiguration.raw[TIME_EVENT_LIST_START_ADDRESS + EVENT_TABLE_END_ADDR];
     438:	80 91 77 09 	lds	r24, 0x0977
     43c:	90 e0       	ldi	r25, 0x00	; 0
     43e:	87 58       	subi	r24, 0x87	; 135
     440:	96 4f       	sbci	r25, 0xF6	; 246
     442:	90 93 ed 08 	sts	0x08ED, r25
     446:	80 93 ec 08 	sts	0x08EC, r24
				enable_flag_prt = 0;
     44a:	10 92 ac 02 	sts	0x02AC, r1
     44e:	02 c0       	rjmp	.+4      	; 0x454 <__vector_15+0x11e>
			uint8_t bit_ptr = (enable_flag_number - enable_flag_addr_relative);
			
			uint16_t enable_pin_addr_absolute = (EVENT_TABLE_END_ADDR + ENABLE_EVENT_TABLE_START_ADDRESS + NUM_PINS + 2) + enable_flag_addr_relative;
			
			//launch
			if( ((runningConfiguration.raw[enable_pin_addr_absolute] >> (8 - enable_flag_prt)) & 0x01) ) //Is enabled
     450:	08 e0       	ldi	r16, 0x08	; 8
     452:	10 e0       	ldi	r17, 0x00	; 0
	}
	
	//Check Time Events
	if(validTime)
	{
		while(compareTimes(time_event_header->activationTime, currentTime) == 0)
     454:	c0 91 ec 08 	lds	r28, 0x08EC
     458:	d0 91 ed 08 	lds	r29, 0x08ED
     45c:	68 81       	ld	r22, Y
     45e:	79 81       	ldd	r23, Y+1	; 0x01
     460:	8a 81       	ldd	r24, Y+2	; 0x02
     462:	20 91 03 19 	lds	r18, 0x1903
     466:	30 91 04 19 	lds	r19, 0x1904
     46a:	40 91 05 19 	lds	r20, 0x1905
     46e:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <compareTimes>
     472:	88 23       	and	r24, r24
     474:	09 f4       	brne	.+2      	; 0x478 <__vector_15+0x142>
     476:	97 cf       	rjmp	.-210    	; 0x3a6 <__vector_15+0x70>
				time_event_header = (TIME_EVENT_HEADER_t*)&runningConfiguration.raw[TIME_EVENT_LIST_START_ADDRESS + EVENT_TABLE_END_ADDR];
				enable_flag_prt = 0;
			}				
		}
	}
     478:	ff 91       	pop	r31
     47a:	ef 91       	pop	r30
     47c:	df 91       	pop	r29
     47e:	cf 91       	pop	r28
     480:	bf 91       	pop	r27
     482:	af 91       	pop	r26
     484:	9f 91       	pop	r25
     486:	8f 91       	pop	r24
     488:	7f 91       	pop	r23
     48a:	6f 91       	pop	r22
     48c:	5f 91       	pop	r21
     48e:	4f 91       	pop	r20
     490:	3f 91       	pop	r19
     492:	2f 91       	pop	r18
     494:	1f 91       	pop	r17
     496:	0f 91       	pop	r16
     498:	0f 90       	pop	r0
     49a:	0b be       	out	0x3b, r0	; 59
     49c:	0f 90       	pop	r0
     49e:	0f be       	out	0x3f, r0	; 63
     4a0:	0f 90       	pop	r0
     4a2:	1f 90       	pop	r1
     4a4:	18 95       	reti

000004a6 <HAL_Init>:

/*****************************************************************************
*****************************************************************************/
void HAL_Init(void)
{
  MCUSR = 0;
     4a6:	14 be       	out	0x34, r1	; 52
  wdt_disable();
     4a8:	88 e1       	ldi	r24, 0x18	; 24
     4aa:	0f b6       	in	r0, 0x3f	; 63
     4ac:	f8 94       	cli
     4ae:	80 93 60 00 	sts	0x0060, r24
     4b2:	10 92 60 00 	sts	0x0060, r1
     4b6:	0f be       	out	0x3f, r0	; 63
  SYS_EnableInterrupts();
     4b8:	78 94       	sei

  HAL_TimerInit();
     4ba:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <HAL_TimerInit>
}
     4be:	08 95       	ret

000004c0 <HAL_Delay>:

/*****************************************************************************
*****************************************************************************/
void HAL_Delay(uint8_t us)
{
  HAL_TimerDelay(us);
     4c0:	90 e0       	ldi	r25, 0x00	; 0
     4c2:	0e 94 07 03 	call	0x60e	; 0x60e <HAL_TimerDelay>
}
     4c6:	08 95       	ret

000004c8 <HAL_Sleep>:
}

/*****************************************************************************
*****************************************************************************/
void HAL_Sleep(uint32_t interval)
{
     4c8:	0f 93       	push	r16
     4ca:	1f 93       	push	r17
  uint32_t ticks;
  uint16_t integer;
  uint8_t fractional;

  ticks = (HAL_SLEEP_TIMER_CLOCK * interval) / (HAL_SLEEP_TIMER_PRESCALER * 1000ul);
     4cc:	2f e0       	ldi	r18, 0x0F	; 15
     4ce:	66 0f       	add	r22, r22
     4d0:	77 1f       	adc	r23, r23
     4d2:	88 1f       	adc	r24, r24
     4d4:	99 1f       	adc	r25, r25
     4d6:	2a 95       	dec	r18
     4d8:	d1 f7       	brne	.-12     	; 0x4ce <HAL_Sleep+0x6>
     4da:	20 e0       	ldi	r18, 0x00	; 0
     4dc:	30 ea       	ldi	r19, 0xA0	; 160
     4de:	4f e0       	ldi	r20, 0x0F	; 15
     4e0:	50 e0       	ldi	r21, 0x00	; 0
     4e2:	0e 94 46 11 	call	0x228c	; 0x228c <__udivmodsi4>
     4e6:	89 01       	movw	r16, r18
     4e8:	9a 01       	movw	r18, r20
  if (0 == ticks)
     4ea:	01 15       	cp	r16, r1
     4ec:	11 05       	cpc	r17, r1
     4ee:	21 05       	cpc	r18, r1
     4f0:	31 05       	cpc	r19, r1
     4f2:	09 f4       	brne	.+2      	; 0x4f6 <HAL_Sleep+0x2e>
     4f4:	65 c0       	rjmp	.+202    	; 0x5c0 <HAL_Sleep+0xf8>
    return;

  integer = ticks >> 8;
     4f6:	bb 27       	eor	r27, r27
     4f8:	a3 2f       	mov	r26, r19
     4fa:	92 2f       	mov	r25, r18
     4fc:	81 2f       	mov	r24, r17
  fractional = ticks & 0xff;

  TIMSK2 = 0;
     4fe:	10 92 70 00 	sts	0x0070, r1
  ASSR |= (1 << AS2);
     502:	20 91 b6 00 	lds	r18, 0x00B6
     506:	20 62       	ori	r18, 0x20	; 32
     508:	20 93 b6 00 	sts	0x00B6, r18
  TCCR2A = 0;
     50c:	10 92 b0 00 	sts	0x00B0, r1
  TCCR2B = 0;
     510:	10 92 b1 00 	sts	0x00B1, r1
  TCNT2 = 0;
     514:	10 92 b2 00 	sts	0x00B2, r1

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     518:	20 91 b6 00 	lds	r18, 0x00B6
     51c:	30 e0       	ldi	r19, 0x00	; 0
     51e:	2f 71       	andi	r18, 0x1F	; 31
     520:	30 70       	andi	r19, 0x00	; 0
     522:	21 15       	cp	r18, r1
     524:	31 05       	cpc	r19, r1
     526:	c1 f7       	brne	.-16     	; 0x518 <HAL_Sleep+0x50>
  TCCR2A = 0;
  TCCR2B = 0;
  TCNT2 = 0;
  halSleepSynchronize();

  TIFR2 = (1 << OCF2B) | (1 << OCF2A) | (1 << TOV2);
     528:	27 e0       	ldi	r18, 0x07	; 7
     52a:	27 bb       	out	0x17, r18	; 23
  TCCR2B = ((1 << CS20) | (1 << CS21) | (1 << CS22));   // clk/1024
     52c:	20 93 b1 00 	sts	0x00B1, r18
  while (1)
  {
    halSleepTimerEvent = false;
    
    if (integer > 0)
      OCR2A = 0xff;
     530:	5f ef       	ldi	r21, 0xFF	; 255

    TIMSK2 |= (1 << OCIE2A);

    halSleepSynchronize();

    SMCR = (1 << SM1) | (1 << SM0) | (1 << SE); // power-save
     532:	47 e0       	ldi	r20, 0x07	; 7
     534:	01 c0       	rjmp	.+2      	; 0x538 <HAL_Sleep+0x70>
    if (event)
    {
      if (integer > 0)
        integer--;
      else
        fractional = 0;
     536:	00 e0       	ldi	r16, 0x00	; 0
  TIFR2 = (1 << OCF2B) | (1 << OCF2A) | (1 << TOV2);
  TCCR2B = ((1 << CS20) | (1 << CS21) | (1 << CS22));   // clk/1024

  while (1)
  {
    halSleepTimerEvent = false;
     538:	10 92 ad 02 	sts	0x02AD, r1
    
    if (integer > 0)
     53c:	00 97       	sbiw	r24, 0x00	; 0
     53e:	19 f0       	breq	.+6      	; 0x546 <HAL_Sleep+0x7e>
      OCR2A = 0xff;
     540:	50 93 b3 00 	sts	0x00B3, r21
     544:	20 c0       	rjmp	.+64     	; 0x586 <HAL_Sleep+0xbe>
    else if (fractional > 0)
     546:	00 23       	and	r16, r16
     548:	19 f0       	breq	.+6      	; 0x550 <HAL_Sleep+0x88>
      OCR2A = fractional;
     54a:	00 93 b3 00 	sts	0x00B3, r16
     54e:	1b c0       	rjmp	.+54     	; 0x586 <HAL_Sleep+0xbe>

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     550:	80 91 b6 00 	lds	r24, 0x00B6
     554:	90 e0       	ldi	r25, 0x00	; 0
     556:	8f 71       	andi	r24, 0x1F	; 31
     558:	90 70       	andi	r25, 0x00	; 0
     55a:	00 97       	sbiw	r24, 0x00	; 0
     55c:	c9 f7       	brne	.-14     	; 0x550 <HAL_Sleep+0x88>
    else if (fractional > 0)
      OCR2A = fractional;
    else
    {
      halSleepSynchronize();
      TIMSK2 = 0;
     55e:	10 92 70 00 	sts	0x0070, r1
      TCCR2B = 0;
     562:	10 92 b1 00 	sts	0x00B1, r1
      GTCCR |= (1 << PSRASY);
     566:	83 b5       	in	r24, 0x23	; 35
     568:	82 60       	ori	r24, 0x02	; 2
     56a:	83 bd       	out	0x23, r24	; 35

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     56c:	80 91 b6 00 	lds	r24, 0x00B6
     570:	90 e0       	ldi	r25, 0x00	; 0
     572:	8f 71       	andi	r24, 0x1F	; 31
     574:	90 70       	andi	r25, 0x00	; 0
     576:	00 97       	sbiw	r24, 0x00	; 0
     578:	c9 f7       	brne	.-14     	; 0x56c <HAL_Sleep+0xa4>
      halSleepSynchronize();
      TIMSK2 = 0;
      TCCR2B = 0;
      GTCCR |= (1 << PSRASY);
      halSleepSynchronize();
      ASSR &= ~(1 << AS2);
     57a:	80 91 b6 00 	lds	r24, 0x00B6
     57e:	8f 7d       	andi	r24, 0xDF	; 223
     580:	80 93 b6 00 	sts	0x00B6, r24
      return;
     584:	1d c0       	rjmp	.+58     	; 0x5c0 <HAL_Sleep+0xf8>
    }

    TIMSK2 |= (1 << OCIE2A);
     586:	20 91 70 00 	lds	r18, 0x0070
     58a:	22 60       	ori	r18, 0x02	; 2
     58c:	20 93 70 00 	sts	0x0070, r18

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     590:	20 91 b6 00 	lds	r18, 0x00B6
     594:	30 e0       	ldi	r19, 0x00	; 0
     596:	2f 71       	andi	r18, 0x1F	; 31
     598:	30 70       	andi	r19, 0x00	; 0
     59a:	21 15       	cp	r18, r1
     59c:	31 05       	cpc	r19, r1
     59e:	c1 f7       	brne	.-16     	; 0x590 <HAL_Sleep+0xc8>

    TIMSK2 |= (1 << OCIE2A);

    halSleepSynchronize();

    SMCR = (1 << SM1) | (1 << SM0) | (1 << SE); // power-save
     5a0:	43 bf       	out	0x33, r20	; 51
    asm("sleep");
     5a2:	88 95       	sleep
    SMCR = 0;
     5a4:	13 be       	out	0x33, r1	; 51

    bool event;

    ATOMIC_SECTION_ENTER
     5a6:	3f b7       	in	r19, 0x3f	; 63
     5a8:	f8 94       	cli
      event = halSleepTimerEvent;
     5aa:	20 91 ad 02 	lds	r18, 0x02AD
    ATOMIC_SECTION_LEAVE
     5ae:	3f bf       	out	0x3f, r19	; 63

    if (event)
     5b0:	22 23       	and	r18, r18
     5b2:	09 f4       	brne	.+2      	; 0x5b6 <HAL_Sleep+0xee>
     5b4:	c1 cf       	rjmp	.-126    	; 0x538 <HAL_Sleep+0x70>
    {
      if (integer > 0)
     5b6:	00 97       	sbiw	r24, 0x00	; 0
     5b8:	09 f4       	brne	.+2      	; 0x5bc <HAL_Sleep+0xf4>
     5ba:	bd cf       	rjmp	.-134    	; 0x536 <HAL_Sleep+0x6e>
        integer--;
     5bc:	01 97       	sbiw	r24, 0x01	; 1
     5be:	bc cf       	rjmp	.-136    	; 0x538 <HAL_Sleep+0x70>
    else
    {
      // TODO: wakeup from some other source
    }
  }
}
     5c0:	1f 91       	pop	r17
     5c2:	0f 91       	pop	r16
     5c4:	08 95       	ret

000005c6 <__vector_13>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER2_COMPA_vect)
{
     5c6:	1f 92       	push	r1
     5c8:	0f 92       	push	r0
     5ca:	0f b6       	in	r0, 0x3f	; 63
     5cc:	0f 92       	push	r0
     5ce:	11 24       	eor	r1, r1
     5d0:	8f 93       	push	r24
  halSleepTimerEvent = true;
     5d2:	81 e0       	ldi	r24, 0x01	; 1
     5d4:	80 93 ad 02 	sts	0x02AD, r24
}
     5d8:	8f 91       	pop	r24
     5da:	0f 90       	pop	r0
     5dc:	0f be       	out	0x3f, r0	; 63
     5de:	0f 90       	pop	r0
     5e0:	1f 90       	pop	r1
     5e2:	18 95       	reti

000005e4 <HAL_TimerInit>:

/*****************************************************************************
*****************************************************************************/
void HAL_TimerInit(void)
{
  halTimerIrqCount = 0;
     5e4:	10 92 ee 08 	sts	0x08EE, r1

  OCR4A = ((F_CPU / 1000ul) / TIMER_PRESCALER) * HAL_TIMER_INTERVAL;
     5e8:	80 e1       	ldi	r24, 0x10	; 16
     5ea:	97 e2       	ldi	r25, 0x27	; 39
     5ec:	90 93 a9 00 	sts	0x00A9, r25
     5f0:	80 93 a8 00 	sts	0x00A8, r24
  TCCR4B = (1 << WGM12);              // CTC mode
     5f4:	e1 ea       	ldi	r30, 0xA1	; 161
     5f6:	f0 e0       	ldi	r31, 0x00	; 0
     5f8:	88 e0       	ldi	r24, 0x08	; 8
     5fa:	80 83       	st	Z, r24
  TCCR4B |= (1 << CS11);              // Prescaler 8
     5fc:	80 81       	ld	r24, Z
     5fe:	82 60       	ori	r24, 0x02	; 2
     600:	80 83       	st	Z, r24
  TIMSK4 |= (1 << OCIE4A);            // Enable TC4 interrupt
     602:	e2 e7       	ldi	r30, 0x72	; 114
     604:	f0 e0       	ldi	r31, 0x00	; 0
     606:	80 81       	ld	r24, Z
     608:	82 60       	ori	r24, 0x02	; 2
     60a:	80 83       	st	Z, r24
}
     60c:	08 95       	ret

0000060e <HAL_TimerDelay>:
*****************************************************************************/
void HAL_TimerDelay(uint16_t us)
{
  PRAGMA(diag_suppress=Pa082);

  OCR4B = TCNT4 + us;
     60e:	20 91 a4 00 	lds	r18, 0x00A4
     612:	30 91 a5 00 	lds	r19, 0x00A5
     616:	28 0f       	add	r18, r24
     618:	39 1f       	adc	r19, r25
     61a:	30 93 ab 00 	sts	0x00AB, r19
     61e:	20 93 aa 00 	sts	0x00AA, r18
  if (OCR4B > OCR4A)
     622:	20 91 aa 00 	lds	r18, 0x00AA
     626:	30 91 ab 00 	lds	r19, 0x00AB
     62a:	80 91 a8 00 	lds	r24, 0x00A8
     62e:	90 91 a9 00 	lds	r25, 0x00A9
     632:	82 17       	cp	r24, r18
     634:	93 07       	cpc	r25, r19
     636:	70 f4       	brcc	.+28     	; 0x654 <HAL_TimerDelay+0x46>
    OCR4B -= OCR4A;
     638:	80 91 aa 00 	lds	r24, 0x00AA
     63c:	90 91 ab 00 	lds	r25, 0x00AB
     640:	20 91 a8 00 	lds	r18, 0x00A8
     644:	30 91 a9 00 	lds	r19, 0x00A9
     648:	82 1b       	sub	r24, r18
     64a:	93 0b       	sbc	r25, r19
     64c:	90 93 ab 00 	sts	0x00AB, r25
     650:	80 93 aa 00 	sts	0x00AA, r24

  halTimerDelayInt = 0;
     654:	10 92 ae 02 	sts	0x02AE, r1
  TIMSK4 |= (1 << OCIE4B);
     658:	80 91 72 00 	lds	r24, 0x0072
     65c:	84 60       	ori	r24, 0x04	; 4
     65e:	80 93 72 00 	sts	0x0072, r24
  while (0 == halTimerDelayInt);
     662:	80 91 ae 02 	lds	r24, 0x02AE
     666:	88 23       	and	r24, r24
     668:	e1 f3       	breq	.-8      	; 0x662 <HAL_TimerDelay+0x54>
  TIMSK4 &= ~(1 << OCIE4B);
     66a:	80 91 72 00 	lds	r24, 0x0072
     66e:	8b 7f       	andi	r24, 0xFB	; 251
     670:	80 93 72 00 	sts	0x0072, r24

  PRAGMA(diag_default=Pa082);
}
     674:	08 95       	ret

00000676 <__vector_42>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER4_COMPA_vect)
{
     676:	1f 92       	push	r1
     678:	0f 92       	push	r0
     67a:	0f b6       	in	r0, 0x3f	; 63
     67c:	0f 92       	push	r0
     67e:	11 24       	eor	r1, r1
     680:	8f 93       	push	r24
  halTimerIrqCount++;
     682:	80 91 ee 08 	lds	r24, 0x08EE
     686:	8f 5f       	subi	r24, 0xFF	; 255
     688:	80 93 ee 08 	sts	0x08EE, r24
}
     68c:	8f 91       	pop	r24
     68e:	0f 90       	pop	r0
     690:	0f be       	out	0x3f, r0	; 63
     692:	0f 90       	pop	r0
     694:	1f 90       	pop	r1
     696:	18 95       	reti

00000698 <__vector_43>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER4_COMPB_vect)
{
     698:	1f 92       	push	r1
     69a:	0f 92       	push	r0
     69c:	0f b6       	in	r0, 0x3f	; 63
     69e:	0f 92       	push	r0
     6a0:	11 24       	eor	r1, r1
     6a2:	8f 93       	push	r24
  halTimerDelayInt = 1;
     6a4:	81 e0       	ldi	r24, 0x01	; 1
     6a6:	80 93 ae 02 	sts	0x02AE, r24
}
     6aa:	8f 91       	pop	r24
     6ac:	0f 90       	pop	r0
     6ae:	0f be       	out	0x3f, r0	; 63
     6b0:	0f 90       	pop	r0
     6b2:	1f 90       	pop	r1
     6b4:	18 95       	reti

000006b6 <HAL_UartInit>:
static volatile bool newData;

/*****************************************************************************
*****************************************************************************/
void HAL_UartInit(uint32_t baudrate)
{
     6b6:	0f 93       	push	r16
     6b8:	1f 93       	push	r17
     6ba:	9b 01       	movw	r18, r22
     6bc:	ac 01       	movw	r20, r24
  uint32_t brr = ((uint32_t)F_CPU * 2) / (16 * baudrate) - 1;
     6be:	e4 e0       	ldi	r30, 0x04	; 4
     6c0:	22 0f       	add	r18, r18
     6c2:	33 1f       	adc	r19, r19
     6c4:	44 1f       	adc	r20, r20
     6c6:	55 1f       	adc	r21, r21
     6c8:	ea 95       	dec	r30
     6ca:	d1 f7       	brne	.-12     	; 0x6c0 <HAL_UartInit+0xa>
     6cc:	60 e0       	ldi	r22, 0x00	; 0
     6ce:	74 e2       	ldi	r23, 0x24	; 36
     6d0:	84 ef       	ldi	r24, 0xF4	; 244
     6d2:	90 e0       	ldi	r25, 0x00	; 0
     6d4:	0e 94 46 11 	call	0x228c	; 0x228c <__udivmodsi4>
     6d8:	89 01       	movw	r16, r18
     6da:	9a 01       	movw	r18, r20
     6dc:	01 50       	subi	r16, 0x01	; 1
     6de:	10 40       	sbci	r17, 0x00	; 0
     6e0:	20 40       	sbci	r18, 0x00	; 0
     6e2:	30 40       	sbci	r19, 0x00	; 0

  UBRRxH = (brr >> 8) & 0xff;
     6e4:	bb 27       	eor	r27, r27
     6e6:	a3 2f       	mov	r26, r19
     6e8:	92 2f       	mov	r25, r18
     6ea:	81 2f       	mov	r24, r17
     6ec:	80 93 c5 00 	sts	0x00C5, r24
  UBRRxL = (brr & 0xff);
     6f0:	00 93 c4 00 	sts	0x00C4, r16
  UCSRxA = (1 << U2X1);
     6f4:	82 e0       	ldi	r24, 0x02	; 2
     6f6:	80 93 c0 00 	sts	0x00C0, r24
  UCSRxB = (1 << TXEN1) | (1 << RXEN1) | (1 << RXCIE1);
     6fa:	88 e9       	ldi	r24, 0x98	; 152
     6fc:	80 93 c1 00 	sts	0x00C1, r24
  UCSRxC = (3 << UCSZ10);
     700:	86 e0       	ldi	r24, 0x06	; 6
     702:	80 93 c2 00 	sts	0x00C2, r24

  txFifo.data = txData;
     706:	85 ec       	ldi	r24, 0xC5	; 197
     708:	92 e0       	ldi	r25, 0x02	; 2
     70a:	90 93 c4 02 	sts	0x02C4, r25
     70e:	80 93 c3 02 	sts	0x02C3, r24
  txFifo.size = HAL_UART_TX_FIFO_SIZE;
     712:	20 e8       	ldi	r18, 0x80	; 128
     714:	30 e0       	ldi	r19, 0x00	; 0
     716:	30 93 c0 02 	sts	0x02C0, r19
     71a:	20 93 bf 02 	sts	0x02BF, r18
  txFifo.bytes = 0;
     71e:	10 92 c2 02 	sts	0x02C2, r1
     722:	10 92 c1 02 	sts	0x02C1, r1
  txFifo.head = 0;
     726:	eb eb       	ldi	r30, 0xBB	; 187
     728:	f2 e0       	ldi	r31, 0x02	; 2
     72a:	11 82       	std	Z+1, r1	; 0x01
     72c:	10 82       	st	Z, r1
  txFifo.tail = 0;
     72e:	13 82       	std	Z+3, r1	; 0x03
     730:	12 82       	std	Z+2, r1	; 0x02

  rxFifo.data = rxData;
     732:	89 eb       	ldi	r24, 0xB9	; 185
     734:	92 e0       	ldi	r25, 0x02	; 2
     736:	46 e4       	ldi	r20, 0x46	; 70
     738:	53 e0       	ldi	r21, 0x03	; 3
     73a:	50 93 ba 02 	sts	0x02BA, r21
     73e:	40 93 b9 02 	sts	0x02B9, r20
  rxFifo.size = HAL_UART_RX_FIFO_SIZE;
     742:	fc 01       	movw	r30, r24
     744:	34 97       	sbiw	r30, 0x04	; 4
     746:	31 83       	std	Z+1, r19	; 0x01
     748:	20 83       	st	Z, r18
  rxFifo.bytes = 0;
     74a:	fc 01       	movw	r30, r24
     74c:	32 97       	sbiw	r30, 0x02	; 2
     74e:	11 82       	std	Z+1, r1	; 0x01
     750:	10 82       	st	Z, r1
  rxFifo.head = 0;
     752:	fc 01       	movw	r30, r24
     754:	38 97       	sbiw	r30, 0x08	; 8
     756:	11 82       	std	Z+1, r1	; 0x01
     758:	10 82       	st	Z, r1
  rxFifo.tail = 0;
     75a:	13 82       	std	Z+3, r1	; 0x03
     75c:	12 82       	std	Z+2, r1	; 0x02

  udrEmpty = true;
     75e:	81 e0       	ldi	r24, 0x01	; 1
     760:	80 93 b0 02 	sts	0x02B0, r24
  newData = false;
     764:	10 92 af 02 	sts	0x02AF, r1
}
     768:	1f 91       	pop	r17
     76a:	0f 91       	pop	r16
     76c:	08 95       	ret

0000076e <HAL_UartWriteByte>:

/*****************************************************************************
*****************************************************************************/
void HAL_UartWriteByte(uint8_t byte)
{
  if (txFifo.bytes == txFifo.size)
     76e:	60 91 c1 02 	lds	r22, 0x02C1
     772:	70 91 c2 02 	lds	r23, 0x02C2
     776:	40 91 bf 02 	lds	r20, 0x02BF
     77a:	50 91 c0 02 	lds	r21, 0x02C0
     77e:	64 17       	cp	r22, r20
     780:	75 07       	cpc	r23, r21
     782:	f1 f0       	breq	.+60     	; 0x7c0 <HAL_UartWriteByte+0x52>
    return;

  txFifo.data[txFifo.tail++] = byte;
     784:	20 91 bd 02 	lds	r18, 0x02BD
     788:	30 91 be 02 	lds	r19, 0x02BE
     78c:	e0 91 c3 02 	lds	r30, 0x02C3
     790:	f0 91 c4 02 	lds	r31, 0x02C4
     794:	e2 0f       	add	r30, r18
     796:	f3 1f       	adc	r31, r19
     798:	80 83       	st	Z, r24
     79a:	2f 5f       	subi	r18, 0xFF	; 255
     79c:	3f 4f       	sbci	r19, 0xFF	; 255
     79e:	30 93 be 02 	sts	0x02BE, r19
     7a2:	20 93 bd 02 	sts	0x02BD, r18
  if (txFifo.tail == txFifo.size)
     7a6:	24 17       	cp	r18, r20
     7a8:	35 07       	cpc	r19, r21
     7aa:	21 f4       	brne	.+8      	; 0x7b4 <HAL_UartWriteByte+0x46>
    txFifo.tail = 0;
     7ac:	10 92 be 02 	sts	0x02BE, r1
     7b0:	10 92 bd 02 	sts	0x02BD, r1
  txFifo.bytes++;
     7b4:	6f 5f       	subi	r22, 0xFF	; 255
     7b6:	7f 4f       	sbci	r23, 0xFF	; 255
     7b8:	70 93 c2 02 	sts	0x02C2, r23
     7bc:	60 93 c1 02 	sts	0x02C1, r22
     7c0:	08 95       	ret

000007c2 <HAL_UartPrint>:
}

/*****************************************************************************
*****************************************************************************/
void HAL_UartPrint(const uint8_t* buffer)
{
     7c2:	cf 92       	push	r12
     7c4:	df 92       	push	r13
     7c6:	ff 92       	push	r15
     7c8:	0f 93       	push	r16
     7ca:	1f 93       	push	r17
     7cc:	cf 93       	push	r28
     7ce:	df 93       	push	r29
     7d0:	0f 92       	push	r0
     7d2:	cd b7       	in	r28, 0x3d	; 61
     7d4:	de b7       	in	r29, 0x3e	; 62
     7d6:	f8 2e       	mov	r15, r24
	for (int i = 0; i<strlen(buffer);i++)
     7d8:	08 2f       	mov	r16, r24
     7da:	19 2f       	mov	r17, r25
     7dc:	cc 24       	eor	r12, r12
     7de:	dd 24       	eor	r13, r13
     7e0:	0a c0       	rjmp	.+20     	; 0x7f6 <HAL_UartPrint+0x34>
	{
		HAL_UartWriteByte(buffer[i]);
     7e2:	f8 01       	movw	r30, r16
     7e4:	81 91       	ld	r24, Z+
     7e6:	8f 01       	movw	r16, r30
     7e8:	99 83       	std	Y+1, r25	; 0x01
     7ea:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>

/*****************************************************************************
*****************************************************************************/
void HAL_UartPrint(const uint8_t* buffer)
{
	for (int i = 0; i<strlen(buffer);i++)
     7ee:	08 94       	sec
     7f0:	c1 1c       	adc	r12, r1
     7f2:	d1 1c       	adc	r13, r1
     7f4:	99 81       	ldd	r25, Y+1	; 0x01
     7f6:	af 2d       	mov	r26, r15
     7f8:	b9 2f       	mov	r27, r25
     7fa:	fd 01       	movw	r30, r26
     7fc:	01 90       	ld	r0, Z+
     7fe:	00 20       	and	r0, r0
     800:	e9 f7       	brne	.-6      	; 0x7fc <HAL_UartPrint+0x3a>
     802:	31 97       	sbiw	r30, 0x01	; 1
     804:	ea 1b       	sub	r30, r26
     806:	fb 0b       	sbc	r31, r27
     808:	ce 16       	cp	r12, r30
     80a:	df 06       	cpc	r13, r31
     80c:	50 f3       	brcs	.-44     	; 0x7e2 <HAL_UartPrint+0x20>
	{
		HAL_UartWriteByte(buffer[i]);
	}
}
     80e:	0f 90       	pop	r0
     810:	df 91       	pop	r29
     812:	cf 91       	pop	r28
     814:	1f 91       	pop	r17
     816:	0f 91       	pop	r16
     818:	ff 90       	pop	r15
     81a:	df 90       	pop	r13
     81c:	cf 90       	pop	r12
     81e:	08 95       	ret

00000820 <HAL_UartReadByte>:
uint8_t HAL_UartReadByte(void)
{
  uint8_t byte;

  PRAGMA(diag_suppress=Pa082);
  ATOMIC_SECTION_ENTER
     820:	9f b7       	in	r25, 0x3f	; 63
     822:	f8 94       	cli
    byte = rxFifo.data[rxFifo.head++];
     824:	e0 91 b9 02 	lds	r30, 0x02B9
     828:	f0 91 ba 02 	lds	r31, 0x02BA
     82c:	20 91 b1 02 	lds	r18, 0x02B1
     830:	30 91 b2 02 	lds	r19, 0x02B2
     834:	e2 0f       	add	r30, r18
     836:	f3 1f       	adc	r31, r19
     838:	80 81       	ld	r24, Z
     83a:	2f 5f       	subi	r18, 0xFF	; 255
     83c:	3f 4f       	sbci	r19, 0xFF	; 255
     83e:	30 93 b2 02 	sts	0x02B2, r19
     842:	20 93 b1 02 	sts	0x02B1, r18
    if (rxFifo.head == rxFifo.size)
     846:	40 91 b1 02 	lds	r20, 0x02B1
     84a:	50 91 b2 02 	lds	r21, 0x02B2
     84e:	20 91 b5 02 	lds	r18, 0x02B5
     852:	30 91 b6 02 	lds	r19, 0x02B6
     856:	42 17       	cp	r20, r18
     858:	53 07       	cpc	r21, r19
     85a:	21 f4       	brne	.+8      	; 0x864 <HAL_UartReadByte+0x44>
      rxFifo.head = 0;
     85c:	10 92 b2 02 	sts	0x02B2, r1
     860:	10 92 b1 02 	sts	0x02B1, r1
    rxFifo.bytes--;
     864:	20 91 b7 02 	lds	r18, 0x02B7
     868:	30 91 b8 02 	lds	r19, 0x02B8
     86c:	21 50       	subi	r18, 0x01	; 1
     86e:	30 40       	sbci	r19, 0x00	; 0
     870:	30 93 b8 02 	sts	0x02B8, r19
     874:	20 93 b7 02 	sts	0x02B7, r18
  ATOMIC_SECTION_LEAVE
     878:	9f bf       	out	0x3f, r25	; 63
  PRAGMA(diag_default=Pa082);

  return byte;
}
     87a:	08 95       	ret

0000087c <__vector_26>:

/*****************************************************************************
*****************************************************************************/
ISR(USARTx_UDRE_vect)
{
     87c:	1f 92       	push	r1
     87e:	0f 92       	push	r0
     880:	0f b6       	in	r0, 0x3f	; 63
     882:	0f 92       	push	r0
     884:	0b b6       	in	r0, 0x3b	; 59
     886:	0f 92       	push	r0
     888:	11 24       	eor	r1, r1
     88a:	8f 93       	push	r24
     88c:	ef 93       	push	r30
     88e:	ff 93       	push	r31
  udrEmpty = true;
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	80 93 b0 02 	sts	0x02B0, r24
  UCSRxB &= ~(1 << UDRIE1);
     896:	e1 ec       	ldi	r30, 0xC1	; 193
     898:	f0 e0       	ldi	r31, 0x00	; 0
     89a:	80 81       	ld	r24, Z
     89c:	8f 7d       	andi	r24, 0xDF	; 223
     89e:	80 83       	st	Z, r24
}
     8a0:	ff 91       	pop	r31
     8a2:	ef 91       	pop	r30
     8a4:	8f 91       	pop	r24
     8a6:	0f 90       	pop	r0
     8a8:	0b be       	out	0x3b, r0	; 59
     8aa:	0f 90       	pop	r0
     8ac:	0f be       	out	0x3f, r0	; 63
     8ae:	0f 90       	pop	r0
     8b0:	1f 90       	pop	r1
     8b2:	18 95       	reti

000008b4 <__vector_25>:

/*****************************************************************************
*****************************************************************************/
ISR(USARTx_RX_vect)
{
     8b4:	1f 92       	push	r1
     8b6:	0f 92       	push	r0
     8b8:	0f b6       	in	r0, 0x3f	; 63
     8ba:	0f 92       	push	r0
     8bc:	0b b6       	in	r0, 0x3b	; 59
     8be:	0f 92       	push	r0
     8c0:	11 24       	eor	r1, r1
     8c2:	2f 93       	push	r18
     8c4:	3f 93       	push	r19
     8c6:	4f 93       	push	r20
     8c8:	8f 93       	push	r24
     8ca:	9f 93       	push	r25
     8cc:	ef 93       	push	r30
     8ce:	ff 93       	push	r31
  PRAGMA(diag_suppress=Pa082);

  uint8_t status = UCSRxA;
     8d0:	80 91 c0 00 	lds	r24, 0x00C0
  uint8_t byte = UDRx;
     8d4:	40 91 c6 00 	lds	r20, 0x00C6

  if (0 == (status & ((1 << FE1) | (1 << DOR1) | (1 << UPE1))))
     8d8:	8c 71       	andi	r24, 0x1C	; 28
     8da:	b1 f5       	brne	.+108    	; 0x948 <__vector_25+0x94>
  {
    if (rxFifo.bytes == rxFifo.size)
     8dc:	20 91 b7 02 	lds	r18, 0x02B7
     8e0:	30 91 b8 02 	lds	r19, 0x02B8
     8e4:	80 91 b5 02 	lds	r24, 0x02B5
     8e8:	90 91 b6 02 	lds	r25, 0x02B6
     8ec:	28 17       	cp	r18, r24
     8ee:	39 07       	cpc	r19, r25
     8f0:	59 f1       	breq	.+86     	; 0x948 <__vector_25+0x94>
      return;

    rxFifo.data[rxFifo.tail++] = byte;
     8f2:	e0 91 b9 02 	lds	r30, 0x02B9
     8f6:	f0 91 ba 02 	lds	r31, 0x02BA
     8fa:	80 91 b3 02 	lds	r24, 0x02B3
     8fe:	90 91 b4 02 	lds	r25, 0x02B4
     902:	e8 0f       	add	r30, r24
     904:	f9 1f       	adc	r31, r25
     906:	40 83       	st	Z, r20
     908:	01 96       	adiw	r24, 0x01	; 1
     90a:	90 93 b4 02 	sts	0x02B4, r25
     90e:	80 93 b3 02 	sts	0x02B3, r24
    if (rxFifo.tail == rxFifo.size)
     912:	20 91 b3 02 	lds	r18, 0x02B3
     916:	30 91 b4 02 	lds	r19, 0x02B4
     91a:	80 91 b5 02 	lds	r24, 0x02B5
     91e:	90 91 b6 02 	lds	r25, 0x02B6
     922:	28 17       	cp	r18, r24
     924:	39 07       	cpc	r19, r25
     926:	21 f4       	brne	.+8      	; 0x930 <__vector_25+0x7c>
      rxFifo.tail = 0;
     928:	10 92 b4 02 	sts	0x02B4, r1
     92c:	10 92 b3 02 	sts	0x02B3, r1
    rxFifo.bytes++;
     930:	80 91 b7 02 	lds	r24, 0x02B7
     934:	90 91 b8 02 	lds	r25, 0x02B8
     938:	01 96       	adiw	r24, 0x01	; 1
     93a:	90 93 b8 02 	sts	0x02B8, r25
     93e:	80 93 b7 02 	sts	0x02B7, r24

    newData = true;
     942:	81 e0       	ldi	r24, 0x01	; 1
     944:	80 93 af 02 	sts	0x02AF, r24
  }

  PRAGMA(diag_default=Pa082);
}
     948:	ff 91       	pop	r31
     94a:	ef 91       	pop	r30
     94c:	9f 91       	pop	r25
     94e:	8f 91       	pop	r24
     950:	4f 91       	pop	r20
     952:	3f 91       	pop	r19
     954:	2f 91       	pop	r18
     956:	0f 90       	pop	r0
     958:	0b be       	out	0x3b, r0	; 59
     95a:	0f 90       	pop	r0
     95c:	0f be       	out	0x3f, r0	; 63
     95e:	0f 90       	pop	r0
     960:	1f 90       	pop	r1
     962:	18 95       	reti

00000964 <HAL_UartTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void HAL_UartTaskHandler(void)
{
  if (txFifo.bytes && udrEmpty)
     964:	80 91 c1 02 	lds	r24, 0x02C1
     968:	90 91 c2 02 	lds	r25, 0x02C2
     96c:	00 97       	sbiw	r24, 0x00	; 0
     96e:	89 f1       	breq	.+98     	; 0x9d2 <HAL_UartTaskHandler+0x6e>
     970:	20 91 b0 02 	lds	r18, 0x02B0
     974:	22 23       	and	r18, r18
     976:	69 f1       	breq	.+90     	; 0x9d2 <HAL_UartTaskHandler+0x6e>
  {
    uint8_t byte;

    byte = txFifo.data[txFifo.head++];
     978:	20 91 bb 02 	lds	r18, 0x02BB
     97c:	30 91 bc 02 	lds	r19, 0x02BC
     980:	e0 91 c3 02 	lds	r30, 0x02C3
     984:	f0 91 c4 02 	lds	r31, 0x02C4
     988:	e2 0f       	add	r30, r18
     98a:	f3 1f       	adc	r31, r19
     98c:	60 81       	ld	r22, Z
     98e:	2f 5f       	subi	r18, 0xFF	; 255
     990:	3f 4f       	sbci	r19, 0xFF	; 255
     992:	30 93 bc 02 	sts	0x02BC, r19
     996:	20 93 bb 02 	sts	0x02BB, r18
    if (txFifo.head == txFifo.size)
     99a:	40 91 bf 02 	lds	r20, 0x02BF
     99e:	50 91 c0 02 	lds	r21, 0x02C0
     9a2:	24 17       	cp	r18, r20
     9a4:	35 07       	cpc	r19, r21
     9a6:	21 f4       	brne	.+8      	; 0x9b0 <HAL_UartTaskHandler+0x4c>
      txFifo.head = 0;
     9a8:	10 92 bc 02 	sts	0x02BC, r1
     9ac:	10 92 bb 02 	sts	0x02BB, r1
    txFifo.bytes--;
     9b0:	01 97       	sbiw	r24, 0x01	; 1
     9b2:	90 93 c2 02 	sts	0x02C2, r25
     9b6:	80 93 c1 02 	sts	0x02C1, r24

    ATOMIC_SECTION_ENTER
     9ba:	9f b7       	in	r25, 0x3f	; 63
     9bc:	f8 94       	cli
      UDRx = byte;
     9be:	60 93 c6 00 	sts	0x00C6, r22
      UCSRxB |= (1 << UDRIE1);
     9c2:	80 91 c1 00 	lds	r24, 0x00C1
     9c6:	80 62       	ori	r24, 0x20	; 32
     9c8:	80 93 c1 00 	sts	0x00C1, r24
      udrEmpty = false;
     9cc:	10 92 b0 02 	sts	0x02B0, r1
    ATOMIC_SECTION_LEAVE
     9d0:	9f bf       	out	0x3f, r25	; 63

  {
    uint16_t bytes;
    bool new;

    ATOMIC_SECTION_ENTER
     9d2:	3f b7       	in	r19, 0x3f	; 63
     9d4:	f8 94       	cli
      new = newData;
     9d6:	20 91 af 02 	lds	r18, 0x02AF
      newData = false;
     9da:	10 92 af 02 	sts	0x02AF, r1
      bytes = rxFifo.bytes;
     9de:	80 91 b7 02 	lds	r24, 0x02B7
     9e2:	90 91 b8 02 	lds	r25, 0x02B8
    ATOMIC_SECTION_LEAVE
     9e6:	3f bf       	out	0x3f, r19	; 63

    if (new)
     9e8:	22 23       	and	r18, r18
     9ea:	11 f0       	breq	.+4      	; 0x9f0 <HAL_UartTaskHandler+0x8c>
      HAL_UartBytesReceived(bytes);
     9ec:	0e 94 5a 0f 	call	0x1eb4	; 0x1eb4 <HAL_UartBytesReceived>
     9f0:	08 95       	ret

000009f2 <NWK_Init>:

/*****************************************************************************
*****************************************************************************/
void NWK_Init(void)
{
  nwkIb.nwkSeqNum = 0;
     9f2:	10 92 f3 08 	sts	0x08F3, r1
  nwkIb.macSeqNum = 0;
     9f6:	10 92 f4 08 	sts	0x08F4, r1
  nwkIb.addr = 0;
     9fa:	ef ee       	ldi	r30, 0xEF	; 239
     9fc:	f8 e0       	ldi	r31, 0x08	; 8
     9fe:	11 82       	std	Z+1, r1	; 0x01
     a00:	10 82       	st	Z, r1

  for (uint8_t i = 0; i < NWK_MAX_ENDPOINTS_AMOUNT; i++)
    nwkIb.endpoint[i] = NULL;
     a02:	17 82       	std	Z+7, r1	; 0x07
     a04:	16 82       	std	Z+6, r1	; 0x06
     a06:	11 86       	std	Z+9, r1	; 0x09
     a08:	10 86       	std	Z+8, r1	; 0x08
     a0a:	13 86       	std	Z+11, r1	; 0x0b
     a0c:	12 86       	std	Z+10, r1	; 0x0a

  nwkTxInit();
     a0e:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <nwkTxInit>
  nwkRxInit();
     a12:	0e 94 00 08 	call	0x1000	; 0x1000 <nwkRxInit>
  nwkFrameInit();
     a16:	0e 94 1b 06 	call	0xc36	; 0xc36 <nwkFrameInit>
  nwkDataReqInit();
     a1a:	0e 94 6a 05 	call	0xad4	; 0xad4 <nwkDataReqInit>

#ifdef NWK_ENABLE_ROUTING
  nwkRouteInit();
     a1e:	0e 94 a5 06 	call	0xd4a	; 0xd4a <nwkRouteInit>
#endif

#ifdef NWK_ENABLE_SECURITY
  nwkSecurityInit();
#endif
}
     a22:	08 95       	ret

00000a24 <NWK_SetAddr>:

/*****************************************************************************
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
  nwkIb.addr = addr;
     a24:	90 93 f0 08 	sts	0x08F0, r25
     a28:	80 93 ef 08 	sts	0x08EF, r24
  PHY_SetShortAddr(addr);
     a2c:	0e 94 4d 0c 	call	0x189a	; 0x189a <PHY_SetShortAddr>
}
     a30:	08 95       	ret

00000a32 <NWK_SetPanId>:

/*****************************************************************************
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
  nwkIb.panId = panId;
     a32:	90 93 f2 08 	sts	0x08F2, r25
     a36:	80 93 f1 08 	sts	0x08F1, r24
  PHY_SetPanId(panId);
     a3a:	0e 94 43 0c 	call	0x1886	; 0x1886 <PHY_SetPanId>
}
     a3e:	08 95       	ret

00000a40 <NWK_OpenEndpoint>:

/*****************************************************************************
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
  nwkIb.endpoint[id] = handler;
     a40:	e8 2f       	mov	r30, r24
     a42:	f0 e0       	ldi	r31, 0x00	; 0
     a44:	ee 0f       	add	r30, r30
     a46:	ff 1f       	adc	r31, r31
     a48:	eb 50       	subi	r30, 0x0B	; 11
     a4a:	f7 4f       	sbci	r31, 0xF7	; 247
     a4c:	71 83       	std	Z+1, r23	; 0x01
     a4e:	60 83       	st	Z, r22
}
     a50:	08 95       	ret

00000a52 <NWK_Busy>:

/*****************************************************************************
*****************************************************************************/
bool NWK_Busy(void)
{
  return nwkRxBusy() || nwkTxBusy() || nwkDataReqBusy() || PHY_Busy();
     a52:	0e 94 55 08 	call	0x10aa	; 0x10aa <nwkRxBusy>
     a56:	88 23       	and	r24, r24
     a58:	59 f4       	brne	.+22     	; 0xa70 <NWK_Busy+0x1e>
     a5a:	0e 94 2c 0b 	call	0x1658	; 0x1658 <nwkTxBusy>
     a5e:	88 23       	and	r24, r24
     a60:	39 f4       	brne	.+14     	; 0xa70 <NWK_Busy+0x1e>
     a62:	0e 94 84 05 	call	0xb08	; 0xb08 <nwkDataReqBusy>
     a66:	88 23       	and	r24, r24
     a68:	31 f4       	brne	.+12     	; 0xa76 <NWK_Busy+0x24>
     a6a:	0e 94 57 0c 	call	0x18ae	; 0x18ae <PHY_Busy>
     a6e:	08 95       	ret
     a70:	81 e0       	ldi	r24, 0x01	; 1
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	08 95       	ret
     a76:	81 e0       	ldi	r24, 0x01	; 1
     a78:	90 e0       	ldi	r25, 0x00	; 0
}
     a7a:	08 95       	ret

00000a7c <NWK_SleepReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_SleepReq(void)
{
  PHY_Sleep();
     a7c:	0e 94 67 0c 	call	0x18ce	; 0x18ce <PHY_Sleep>
}
     a80:	08 95       	ret

00000a82 <NWK_WakeupReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_WakeupReq(void)
{
  PHY_Wakeup();
     a82:	0e 94 73 0c 	call	0x18e6	; 0x18e6 <PHY_Wakeup>
}
     a86:	08 95       	ret

00000a88 <NWK_TaskHandler>:

/*****************************************************************************
*****************************************************************************/
void NWK_TaskHandler(void)
{
  nwkRxTaskHandler();
     a88:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <nwkRxTaskHandler>
  nwkTxTaskHandler();
     a8c:	0e 94 4f 0b 	call	0x169e	; 0x169e <nwkTxTaskHandler>
  nwkDataReqTaskHandler();
     a90:	0e 94 8e 05 	call	0xb1c	; 0xb1c <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
  nwkSecurityTaskHandler();
#endif
}
     a94:	08 95       	ret

00000a96 <nwkDataReqTxConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     a96:	e0 91 c7 03 	lds	r30, 0x03C7
     a9a:	f0 91 c8 03 	lds	r31, 0x03C8
     a9e:	15 c0       	rjmp	.+42     	; 0xaca <nwkDataReqTxConf+0x34>
  {
    if (req->frame == frame)
     aa0:	22 81       	ldd	r18, Z+2	; 0x02
     aa2:	33 81       	ldd	r19, Z+3	; 0x03
     aa4:	28 17       	cp	r18, r24
     aa6:	39 07       	cpc	r19, r25
     aa8:	69 f4       	brne	.+26     	; 0xac4 <nwkDataReqTxConf+0x2e>
    {
      req->status = frame->tx.status;
     aaa:	dc 01       	movw	r26, r24
     aac:	a1 58       	subi	r26, 0x81	; 129
     aae:	bf 4f       	sbci	r27, 0xFF	; 255
     ab0:	2c 91       	ld	r18, X
     ab2:	27 87       	std	Z+15, r18	; 0x0f
      req->control = frame->tx.control;
     ab4:	dc 01       	movw	r26, r24
     ab6:	ae 57       	subi	r26, 0x7E	; 126
     ab8:	bf 4f       	sbci	r27, 0xFF	; 255
     aba:	2c 91       	ld	r18, X
     abc:	20 8b       	std	Z+16, r18	; 0x10
      req->state = NWK_DATA_REQ_STATE_CONFIRM;
     abe:	22 e0       	ldi	r18, 0x02	; 2
     ac0:	24 83       	std	Z+4, r18	; 0x04
      break;
     ac2:	05 c0       	rjmp	.+10     	; 0xace <nwkDataReqTxConf+0x38>

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     ac4:	01 90       	ld	r0, Z+
     ac6:	f0 81       	ld	r31, Z
     ac8:	e0 2d       	mov	r30, r0
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	49 f7       	brne	.-46     	; 0xaa0 <nwkDataReqTxConf+0xa>
      req->state = NWK_DATA_REQ_STATE_CONFIRM;
      break;
    }
  }

  nwkFrameFree(frame);
     ace:	0e 94 48 06 	call	0xc90	; 0xc90 <nwkFrameFree>
}
     ad2:	08 95       	ret

00000ad4 <nwkDataReqInit>:

/*****************************************************************************
*****************************************************************************/
void nwkDataReqInit(void)
{
  nwkDataReqQueue = NULL;
     ad4:	10 92 c8 03 	sts	0x03C8, r1
     ad8:	10 92 c7 03 	sts	0x03C7, r1
}
     adc:	08 95       	ret

00000ade <NWK_DataReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
     ade:	fc 01       	movw	r30, r24
  req->state = NWK_DATA_REQ_STATE_INITIAL;
     ae0:	14 82       	std	Z+4, r1	; 0x04
  req->status = NWK_SUCCESS_STATUS;
     ae2:	17 86       	std	Z+15, r1	; 0x0f
  req->frame = NULL;
     ae4:	13 82       	std	Z+3, r1	; 0x03
     ae6:	12 82       	std	Z+2, r1	; 0x02

  if (NULL == nwkDataReqQueue)
     ae8:	80 91 c7 03 	lds	r24, 0x03C7
     aec:	90 91 c8 03 	lds	r25, 0x03C8
     af0:	00 97       	sbiw	r24, 0x00	; 0
     af2:	19 f4       	brne	.+6      	; 0xafa <NWK_DataReq+0x1c>
  {
    req->next = NULL;
     af4:	11 82       	std	Z+1, r1	; 0x01
     af6:	10 82       	st	Z, r1
     af8:	02 c0       	rjmp	.+4      	; 0xafe <NWK_DataReq+0x20>
    nwkDataReqQueue = req;
  }
  else
  {
    req->next = nwkDataReqQueue;
     afa:	91 83       	std	Z+1, r25	; 0x01
     afc:	80 83       	st	Z, r24
    nwkDataReqQueue = req;
     afe:	f0 93 c8 03 	sts	0x03C8, r31
     b02:	e0 93 c7 03 	sts	0x03C7, r30
     b06:	08 95       	ret

00000b08 <nwkDataReqBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkDataReqBusy(void)
{
  return NULL != nwkDataReqQueue;
     b08:	81 e0       	ldi	r24, 0x01	; 1
     b0a:	20 91 c7 03 	lds	r18, 0x03C7
     b0e:	30 91 c8 03 	lds	r19, 0x03C8
     b12:	21 15       	cp	r18, r1
     b14:	31 05       	cpc	r19, r1
     b16:	09 f4       	brne	.+2      	; 0xb1a <nwkDataReqBusy+0x12>
     b18:	80 e0       	ldi	r24, 0x00	; 0
}
     b1a:	08 95       	ret

00000b1c <nwkDataReqTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
     b1c:	0f 93       	push	r16
     b1e:	1f 93       	push	r17
     b20:	cf 93       	push	r28
     b22:	df 93       	push	r29
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     b24:	e0 91 c7 03 	lds	r30, 0x03C7
     b28:	f0 91 c8 03 	lds	r31, 0x03C8
     b2c:	ef 01       	movw	r28, r30
     b2e:	7b c0       	rjmp	.+246    	; 0xc26 <nwkDataReqTaskHandler+0x10a>
  {
    switch (req->state)
     b30:	8c 81       	ldd	r24, Y+4	; 0x04
     b32:	88 23       	and	r24, r24
     b34:	21 f0       	breq	.+8      	; 0xb3e <nwkDataReqTaskHandler+0x22>
     b36:	82 30       	cpi	r24, 0x02	; 2
     b38:	09 f0       	breq	.+2      	; 0xb3c <nwkDataReqTaskHandler+0x20>
     b3a:	72 c0       	rjmp	.+228    	; 0xc20 <nwkDataReqTaskHandler+0x104>
     b3c:	58 c0       	rjmp	.+176    	; 0xbee <nwkDataReqTaskHandler+0xd2>
#ifdef NWK_ENABLE_SECURITY
  if (req->options & NWK_OPT_ENABLE_SECURITY)
    size += NWK_SECURITY_MIC_SIZE;
#endif

  if (NULL == (frame = nwkFrameAlloc(size)))
     b3e:	8c 85       	ldd	r24, Y+12	; 0x0c
     b40:	0e 94 22 06 	call	0xc44	; 0xc44 <nwkFrameAlloc>
     b44:	8c 01       	movw	r16, r24
     b46:	00 97       	sbiw	r24, 0x00	; 0
     b48:	21 f4       	brne	.+8      	; 0xb52 <nwkDataReqTaskHandler+0x36>
  {
    req->state = NWK_DATA_REQ_STATE_CONFIRM;
     b4a:	82 e0       	ldi	r24, 0x02	; 2
     b4c:	8c 83       	std	Y+4, r24	; 0x04
    req->status = NWK_OUT_OF_MEMORY_STATUS;
     b4e:	8f 87       	std	Y+15, r24	; 0x0f
     b50:	6d c0       	rjmp	.+218    	; 0xc2c <nwkDataReqTaskHandler+0x110>
    return;
  }

  req->frame = frame;
     b52:	9b 83       	std	Y+3, r25	; 0x03
     b54:	8a 83       	std	Y+2, r24	; 0x02
  req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
     b56:	81 e0       	ldi	r24, 0x01	; 1
     b58:	8c 83       	std	Y+4, r24	; 0x04

  frame->tx.confirm = nwkDataReqTxConf;
     b5a:	f8 01       	movw	r30, r16
     b5c:	ed 57       	subi	r30, 0x7D	; 125
     b5e:	ff 4f       	sbci	r31, 0xFF	; 255
     b60:	8b e4       	ldi	r24, 0x4B	; 75
     b62:	95 e0       	ldi	r25, 0x05	; 5
     b64:	91 83       	std	Z+1, r25	; 0x01
     b66:	80 83       	st	Z, r24
  frame->tx.control = req->options & NWK_OPT_BROADCAST_PAN_ID ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
     b68:	f8 01       	movw	r30, r16
     b6a:	ee 57       	subi	r30, 0x7E	; 126
     b6c:	ff 4f       	sbci	r31, 0xFF	; 255
     b6e:	99 85       	ldd	r25, Y+9	; 0x09
     b70:	81 e0       	ldi	r24, 0x01	; 1
     b72:	92 ff       	sbrs	r25, 2
     b74:	80 e0       	ldi	r24, 0x00	; 0
     b76:	80 83       	st	Z, r24

  frame->data.header.nwkFcf.ackRequest = req->options & NWK_OPT_ACK_REQUEST ? 1 : 0;
     b78:	99 85       	ldd	r25, Y+9	; 0x09
     b7a:	91 70       	andi	r25, 0x01	; 1
     b7c:	f8 01       	movw	r30, r16
     b7e:	83 85       	ldd	r24, Z+11	; 0x0b
     b80:	8e 7f       	andi	r24, 0xFE	; 254
     b82:	89 2b       	or	r24, r25
     b84:	83 87       	std	Z+11, r24	; 0x0b
#ifdef NWK_ENABLE_SECURITY
  frame->data.header.nwkFcf.securityEnabled = req->options & NWK_OPT_ENABLE_SECURITY ? 1 : 0;
#endif
  frame->data.header.nwkFcf.linkLocal = req->options & NWK_OPT_LINK_LOCAL ? 1 : 0;
     b86:	99 85       	ldd	r25, Y+9	; 0x09
     b88:	81 e0       	ldi	r24, 0x01	; 1
     b8a:	93 ff       	sbrs	r25, 3
     b8c:	80 e0       	ldi	r24, 0x00	; 0
     b8e:	98 2f       	mov	r25, r24
     b90:	99 0f       	add	r25, r25
     b92:	99 0f       	add	r25, r25
     b94:	f8 01       	movw	r30, r16
     b96:	83 85       	ldd	r24, Z+11	; 0x0b
     b98:	83 70       	andi	r24, 0x03	; 3
  frame->data.header.nwkFcf.reserved = 0;
     b9a:	89 2b       	or	r24, r25
     b9c:	83 87       	std	Z+11, r24	; 0x0b
  frame->data.header.nwkSeq = ++nwkIb.nwkSeqNum;
     b9e:	80 91 f3 08 	lds	r24, 0x08F3
     ba2:	8f 5f       	subi	r24, 0xFF	; 255
     ba4:	80 93 f3 08 	sts	0x08F3, r24
     ba8:	84 87       	std	Z+12, r24	; 0x0c
  frame->data.header.nwkSrcAddr = nwkIb.addr;
     baa:	80 91 ef 08 	lds	r24, 0x08EF
     bae:	90 91 f0 08 	lds	r25, 0x08F0
     bb2:	96 87       	std	Z+14, r25	; 0x0e
     bb4:	85 87       	std	Z+13, r24	; 0x0d
  frame->data.header.nwkDstAddr = req->dstAddr;
     bb6:	8d 81       	ldd	r24, Y+5	; 0x05
     bb8:	9e 81       	ldd	r25, Y+6	; 0x06
     bba:	90 8b       	std	Z+16, r25	; 0x10
     bbc:	87 87       	std	Z+15, r24	; 0x0f
  frame->data.header.nwkSrcEndpoint = req->srcEndpoint;
     bbe:	98 85       	ldd	r25, Y+8	; 0x08
     bc0:	9f 70       	andi	r25, 0x0F	; 15
     bc2:	81 89       	ldd	r24, Z+17	; 0x11
     bc4:	80 7f       	andi	r24, 0xF0	; 240
     bc6:	89 2b       	or	r24, r25
     bc8:	81 8b       	std	Z+17, r24	; 0x11
  frame->data.header.nwkDstEndpoint = req->dstEndpoint;
     bca:	9f 81       	ldd	r25, Y+7	; 0x07
     bcc:	92 95       	swap	r25
     bce:	90 7f       	andi	r25, 0xF0	; 240
     bd0:	8f 70       	andi	r24, 0x0F	; 15
     bd2:	89 2b       	or	r24, r25
     bd4:	81 8b       	std	Z+17, r24	; 0x11

  memcpy(frame->data.payload, req->data, req->size);
     bd6:	c8 01       	movw	r24, r16
     bd8:	42 96       	adiw	r24, 0x12	; 18
     bda:	4c 85       	ldd	r20, Y+12	; 0x0c
     bdc:	6a 85       	ldd	r22, Y+10	; 0x0a
     bde:	7b 85       	ldd	r23, Y+11	; 0x0b
     be0:	50 e0       	ldi	r21, 0x00	; 0
     be2:	0e 94 cd 11 	call	0x239a	; 0x239a <memcpy>

  nwkTxFrame(frame);
     be6:	c8 01       	movw	r24, r16
     be8:	0e 94 83 0a 	call	0x1506	; 0x1506 <nwkTxFrame>
     bec:	1f c0       	rjmp	.+62     	; 0xc2c <nwkDataReqTaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
  if (nwkDataReqQueue == req)
     bee:	ec 17       	cp	r30, r28
     bf0:	fd 07       	cpc	r31, r29
     bf2:	41 f4       	brne	.+16     	; 0xc04 <nwkDataReqTaskHandler+0xe8>
  {
    nwkDataReqQueue = nwkDataReqQueue->next;
     bf4:	88 81       	ld	r24, Y
     bf6:	99 81       	ldd	r25, Y+1	; 0x01
     bf8:	90 93 c8 03 	sts	0x03C8, r25
     bfc:	80 93 c7 03 	sts	0x03C7, r24
     c00:	0a c0       	rjmp	.+20     	; 0xc16 <nwkDataReqTaskHandler+0xfa>
  }
  else
  {
    NWK_DataReq_t *prev = nwkDataReqQueue;
    while (prev->next != req)
     c02:	fc 01       	movw	r30, r24
     c04:	80 81       	ld	r24, Z
     c06:	91 81       	ldd	r25, Z+1	; 0x01
     c08:	8c 17       	cp	r24, r28
     c0a:	9d 07       	cpc	r25, r29
     c0c:	d1 f7       	brne	.-12     	; 0xc02 <nwkDataReqTaskHandler+0xe6>
      prev = prev->next;
    prev->next = ((NWK_DataReq_t *)prev->next)->next;
     c0e:	88 81       	ld	r24, Y
     c10:	99 81       	ldd	r25, Y+1	; 0x01
     c12:	91 83       	std	Z+1, r25	; 0x01
     c14:	80 83       	st	Z, r24
  }

  req->confirm(req);
     c16:	ed 85       	ldd	r30, Y+13	; 0x0d
     c18:	fe 85       	ldd	r31, Y+14	; 0x0e
     c1a:	ce 01       	movw	r24, r28
     c1c:	09 95       	icall
     c1e:	06 c0       	rjmp	.+12     	; 0xc2c <nwkDataReqTaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     c20:	09 90       	ld	r0, Y+
     c22:	d8 81       	ld	r29, Y
     c24:	c0 2d       	mov	r28, r0
     c26:	20 97       	sbiw	r28, 0x00	; 0
     c28:	09 f0       	breq	.+2      	; 0xc2c <nwkDataReqTaskHandler+0x110>
     c2a:	82 cf       	rjmp	.-252    	; 0xb30 <nwkDataReqTaskHandler+0x14>

      default:
        break;
    };
  }
}
     c2c:	df 91       	pop	r29
     c2e:	cf 91       	pop	r28
     c30:	1f 91       	pop	r17
     c32:	0f 91       	pop	r16
     c34:	08 95       	ret

00000c36 <nwkFrameInit>:
/*****************************************************************************
*****************************************************************************/
void nwkFrameInit(void)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
     c36:	10 92 c9 03 	sts	0x03C9, r1
     c3a:	10 92 4e 04 	sts	0x044E, r1
     c3e:	10 92 d3 04 	sts	0x04D3, r1
}
     c42:	08 95       	ret

00000c44 <nwkFrameAlloc>:
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(uint8_t size)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state)
     c44:	90 91 c9 03 	lds	r25, 0x03C9
     c48:	99 23       	and	r25, r25
     c4a:	59 f0       	breq	.+22     	; 0xc62 <nwkFrameAlloc+0x1e>
     c4c:	90 91 4e 04 	lds	r25, 0x044E
     c50:	99 23       	and	r25, r25
     c52:	51 f0       	breq	.+20     	; 0xc68 <nwkFrameAlloc+0x24>
     c54:	90 91 d3 04 	lds	r25, 0x04D3
     c58:	99 23       	and	r25, r25
     c5a:	b9 f4       	brne	.+46     	; 0xc8a <nwkFrameAlloc+0x46>

/*****************************************************************************
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(uint8_t size)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
     c5c:	22 e0       	ldi	r18, 0x02	; 2
     c5e:	30 e0       	ldi	r19, 0x00	; 0
     c60:	05 c0       	rjmp	.+10     	; 0xc6c <nwkFrameAlloc+0x28>
     c62:	20 e0       	ldi	r18, 0x00	; 0
     c64:	30 e0       	ldi	r19, 0x00	; 0
     c66:	02 c0       	rjmp	.+4      	; 0xc6c <nwkFrameAlloc+0x28>
     c68:	21 e0       	ldi	r18, 0x01	; 1
     c6a:	30 e0       	ldi	r19, 0x00	; 0
  {
    if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state)
    {
      nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t) + size;
     c6c:	45 e8       	ldi	r20, 0x85	; 133
     c6e:	50 e0       	ldi	r21, 0x00	; 0
     c70:	24 9f       	mul	r18, r20
     c72:	f0 01       	movw	r30, r0
     c74:	25 9f       	mul	r18, r21
     c76:	f0 0d       	add	r31, r0
     c78:	34 9f       	mul	r19, r20
     c7a:	f0 0d       	add	r31, r0
     c7c:	11 24       	eor	r1, r1
     c7e:	e7 53       	subi	r30, 0x37	; 55
     c80:	fc 4f       	sbci	r31, 0xFC	; 252
     c82:	80 5f       	subi	r24, 0xF0	; 240
     c84:	81 83       	std	Z+1, r24	; 0x01
      return &nwkFrameFrames[i];
     c86:	cf 01       	movw	r24, r30
     c88:	08 95       	ret
    }
  }
  return NULL;
     c8a:	80 e0       	ldi	r24, 0x00	; 0
     c8c:	90 e0       	ldi	r25, 0x00	; 0
}
     c8e:	08 95       	ret

00000c90 <nwkFrameFree>:

/*****************************************************************************
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
  frame->state = NWK_FRAME_STATE_FREE;
     c90:	fc 01       	movw	r30, r24
     c92:	10 82       	st	Z, r1
}
     c94:	08 95       	ret

00000c96 <nwkFrameByIndex>:

/*****************************************************************************
*****************************************************************************/
NwkFrame_t *nwkFrameByIndex(uint8_t i)
{
  return &nwkFrameFrames[i];
     c96:	48 2f       	mov	r20, r24
     c98:	50 e0       	ldi	r21, 0x00	; 0
     c9a:	25 e8       	ldi	r18, 0x85	; 133
     c9c:	30 e0       	ldi	r19, 0x00	; 0
     c9e:	42 9f       	mul	r20, r18
     ca0:	c0 01       	movw	r24, r0
     ca2:	43 9f       	mul	r20, r19
     ca4:	90 0d       	add	r25, r0
     ca6:	52 9f       	mul	r21, r18
     ca8:	90 0d       	add	r25, r0
     caa:	11 24       	eor	r1, r1
     cac:	87 53       	subi	r24, 0x37	; 55
     cae:	9c 4f       	sbci	r25, 0xFC	; 252
}
     cb0:	08 95       	ret

00000cb2 <nwkFrameCommandInit>:

/*****************************************************************************
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
     cb2:	fc 01       	movw	r30, r24
  frame->tx.status = NWK_SUCCESS_STATUS;
     cb4:	dc 01       	movw	r26, r24
     cb6:	a1 58       	subi	r26, 0x81	; 129
     cb8:	bf 4f       	sbci	r27, 0xFF	; 255
     cba:	1c 92       	st	X, r1
  frame->tx.timeout = 0;
     cbc:	dc 01       	movw	r26, r24
     cbe:	a0 58       	subi	r26, 0x80	; 128
     cc0:	bf 4f       	sbci	r27, 0xFF	; 255
     cc2:	1d 92       	st	X+, r1
     cc4:	1c 92       	st	X, r1
  frame->tx.control = 0;
     cc6:	dc 01       	movw	r26, r24
     cc8:	ae 57       	subi	r26, 0x7E	; 126
     cca:	bf 4f       	sbci	r27, 0xFF	; 255
     ccc:	1c 92       	st	X, r1
  frame->tx.confirm = NULL;
     cce:	dc 01       	movw	r26, r24
     cd0:	ad 57       	subi	r26, 0x7D	; 125
     cd2:	bf 4f       	sbci	r27, 0xFF	; 255
     cd4:	11 96       	adiw	r26, 0x01	; 1
     cd6:	1c 92       	st	X, r1
     cd8:	1e 92       	st	-X, r1

  frame->data.header.nwkFcf.ackRequest = 0;
  frame->data.header.nwkFcf.securityEnabled = 0;
  frame->data.header.nwkFcf.linkLocal = 0;
  frame->data.header.nwkFcf.reserved = 0;
     cda:	13 86       	std	Z+11, r1	; 0x0b
  frame->data.header.nwkSeq = ++nwkIb.nwkSeqNum;
     cdc:	80 91 f3 08 	lds	r24, 0x08F3
     ce0:	8f 5f       	subi	r24, 0xFF	; 255
     ce2:	80 93 f3 08 	sts	0x08F3, r24
     ce6:	84 87       	std	Z+12, r24	; 0x0c
  frame->data.header.nwkSrcAddr = nwkIb.addr;
     ce8:	80 91 ef 08 	lds	r24, 0x08EF
     cec:	90 91 f0 08 	lds	r25, 0x08F0
     cf0:	96 87       	std	Z+14, r25	; 0x0e
     cf2:	85 87       	std	Z+13, r24	; 0x0d
  frame->data.header.nwkDstAddr = 0;
     cf4:	10 8a       	std	Z+16, r1	; 0x10
     cf6:	17 86       	std	Z+15, r1	; 0x0f
  frame->data.header.nwkSrcEndpoint = 0;
  frame->data.header.nwkDstEndpoint = 0;
     cf8:	11 8a       	std	Z+17, r1	; 0x11
}
     cfa:	08 95       	ret

00000cfc <nwkRouteFindRecord>:
      return &nwkRouteTable[i];

  if (NWK_ROUTE_UNKNOWN == dst)
    return &nwkRouteTable[NWK_ROUTE_TABLE_SIZE - 1];

  return NULL;
     cfc:	e8 e5       	ldi	r30, 0x58	; 88
     cfe:	f5 e0       	ldi	r31, 0x05	; 5

/*****************************************************************************
*****************************************************************************/
static NwkRouteTableRecord_t *nwkRouteFindRecord(uint16_t dst)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     d00:	20 e0       	ldi	r18, 0x00	; 0
    if (nwkRouteTable[i].dst == dst)
     d02:	40 81       	ld	r20, Z
     d04:	51 81       	ldd	r21, Z+1	; 0x01
     d06:	48 17       	cp	r20, r24
     d08:	59 07       	cpc	r21, r25
     d0a:	59 f4       	brne	.+22     	; 0xd22 <nwkRouteFindRecord+0x26>
      return &nwkRouteTable[i];
     d0c:	30 e0       	ldi	r19, 0x00	; 0
     d0e:	c9 01       	movw	r24, r18
     d10:	88 0f       	add	r24, r24
     d12:	99 1f       	adc	r25, r25
     d14:	82 0f       	add	r24, r18
     d16:	93 1f       	adc	r25, r19
     d18:	88 0f       	add	r24, r24
     d1a:	99 1f       	adc	r25, r25
     d1c:	88 5a       	subi	r24, 0xA8	; 168
     d1e:	9a 4f       	sbci	r25, 0xFA	; 250
     d20:	08 95       	ret

/*****************************************************************************
*****************************************************************************/
static NwkRouteTableRecord_t *nwkRouteFindRecord(uint16_t dst)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     d22:	2f 5f       	subi	r18, 0xFF	; 255
     d24:	36 96       	adiw	r30, 0x06	; 6
     d26:	24 36       	cpi	r18, 0x64	; 100
     d28:	61 f7       	brne	.-40     	; 0xd02 <nwkRouteFindRecord+0x6>
    if (nwkRouteTable[i].dst == dst)
      return &nwkRouteTable[i];

  if (NWK_ROUTE_UNKNOWN == dst)
     d2a:	2f ef       	ldi	r18, 0xFF	; 255
     d2c:	8f 3f       	cpi	r24, 0xFF	; 255
     d2e:	92 07       	cpc	r25, r18
     d30:	19 f4       	brne	.+6      	; 0xd38 <nwkRouteFindRecord+0x3c>
    return &nwkRouteTable[NWK_ROUTE_TABLE_SIZE - 1];
     d32:	8a ea       	ldi	r24, 0xAA	; 170
     d34:	97 e0       	ldi	r25, 0x07	; 7
     d36:	08 95       	ret

  return NULL;
     d38:	80 e0       	ldi	r24, 0x00	; 0
     d3a:	90 e0       	ldi	r25, 0x00	; 0
}
     d3c:	08 95       	ret

00000d3e <nwkRouteErrorConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRouteErrorConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
     d3e:	0e 94 48 06 	call	0xc90	; 0xc90 <nwkFrameFree>
}
     d42:	08 95       	ret

00000d44 <nwkRouteTxFrameConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRouteTxFrameConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
     d44:	0e 94 48 06 	call	0xc90	; 0xc90 <nwkFrameFree>
}
     d48:	08 95       	ret

00000d4a <nwkRouteInit>:
static NwkRouteTableRecord_t nwkRouteTable[NWK_ROUTE_TABLE_SIZE];

/*****************************************************************************
*****************************************************************************/
void nwkRouteInit(void)
{
     d4a:	e8 e5       	ldi	r30, 0x58	; 88
     d4c:	f5 e0       	ldi	r31, 0x05	; 5
     d4e:	24 e6       	ldi	r18, 0x64	; 100
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    nwkRouteTable[i].dst = NWK_ROUTE_UNKNOWN;
     d50:	8f ef       	ldi	r24, 0xFF	; 255
     d52:	9f ef       	ldi	r25, 0xFF	; 255
     d54:	91 83       	std	Z+1, r25	; 0x01
     d56:	80 83       	st	Z, r24
     d58:	21 50       	subi	r18, 0x01	; 1
     d5a:	36 96       	adiw	r30, 0x06	; 6

/*****************************************************************************
*****************************************************************************/
void nwkRouteInit(void)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     d5c:	22 23       	and	r18, r18
     d5e:	d1 f7       	brne	.-12     	; 0xd54 <nwkRouteInit+0xa>
    nwkRouteTable[i].dst = NWK_ROUTE_UNKNOWN;
}
     d60:	08 95       	ret

00000d62 <nwkRouteRemove>:
*****************************************************************************/
void nwkRouteRemove(uint16_t dst)
{
  NwkRouteTableRecord_t *rec;

  rec = nwkRouteFindRecord(dst);
     d62:	0e 94 7e 06 	call	0xcfc	; 0xcfc <nwkRouteFindRecord>
  if (rec)
     d66:	00 97       	sbiw	r24, 0x00	; 0
     d68:	29 f0       	breq	.+10     	; 0xd74 <nwkRouteRemove+0x12>
    rec->dst = NWK_ROUTE_UNKNOWN;
     d6a:	2f ef       	ldi	r18, 0xFF	; 255
     d6c:	3f ef       	ldi	r19, 0xFF	; 255
     d6e:	fc 01       	movw	r30, r24
     d70:	31 83       	std	Z+1, r19	; 0x01
     d72:	20 83       	st	Z, r18
     d74:	08 95       	ret

00000d76 <nwkRouteFrameReceived>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
     d76:	ef 92       	push	r14
     d78:	ff 92       	push	r15
     d7a:	0f 93       	push	r16
     d7c:	1f 93       	push	r17
     d7e:	cf 93       	push	r28
     d80:	df 93       	push	r29
     d82:	ec 01       	movw	r28, r24
  NwkRouteTableRecord_t *rec;
  NwkFrameHeader_t *header = &frame->data.header;

  if ((header->macSrcAddr & NWK_ROUTE_TRANSIT_MASK) &&
     d84:	09 85       	ldd	r16, Y+9	; 0x09
     d86:	1a 85       	ldd	r17, Y+10	; 0x0a
     d88:	17 ff       	sbrs	r17, 7
     d8a:	05 c0       	rjmp	.+10     	; 0xd96 <nwkRouteFrameReceived+0x20>
     d8c:	8d 85       	ldd	r24, Y+13	; 0x0d
     d8e:	9e 85       	ldd	r25, Y+14	; 0x0e
     d90:	08 17       	cp	r16, r24
     d92:	19 07       	cpc	r17, r25
     d94:	51 f5       	brne	.+84     	; 0xdea <nwkRouteFrameReceived+0x74>
      (header->macSrcAddr != header->nwkSrcAddr))
    return;

  if (0xffff == header->macDstPanId)
     d96:	8d 81       	ldd	r24, Y+5	; 0x05
     d98:	9e 81       	ldd	r25, Y+6	; 0x06
     d9a:	2f ef       	ldi	r18, 0xFF	; 255
     d9c:	8f 3f       	cpi	r24, 0xFF	; 255
     d9e:	92 07       	cpc	r25, r18
     da0:	21 f1       	breq	.+72     	; 0xdea <nwkRouteFrameReceived+0x74>
    return;

  rec = nwkRouteFindRecord(header->nwkSrcAddr);
     da2:	ed 84       	ldd	r14, Y+13	; 0x0d
     da4:	fe 84       	ldd	r15, Y+14	; 0x0e
     da6:	c7 01       	movw	r24, r14
     da8:	0e 94 7e 06 	call	0xcfc	; 0xcfc <nwkRouteFindRecord>
     dac:	fc 01       	movw	r30, r24
  if (rec)
     dae:	00 97       	sbiw	r24, 0x00	; 0
     db0:	69 f0       	breq	.+26     	; 0xdcc <nwkRouteFrameReceived+0x56>
  {
    if (rec->nextHop != header->macSrcAddr && frame->rx.lqi > rec->lqi)
     db2:	82 81       	ldd	r24, Z+2	; 0x02
     db4:	93 81       	ldd	r25, Z+3	; 0x03
     db6:	80 17       	cp	r24, r16
     db8:	91 07       	cpc	r25, r17
     dba:	99 f0       	breq	.+38     	; 0xde2 <nwkRouteFrameReceived+0x6c>
     dbc:	de 01       	movw	r26, r28
     dbe:	a1 58       	subi	r26, 0x81	; 129
     dc0:	bf 4f       	sbci	r27, 0xFF	; 255
     dc2:	9c 91       	ld	r25, X
     dc4:	85 81       	ldd	r24, Z+5	; 0x05
     dc6:	89 17       	cp	r24, r25
     dc8:	60 f4       	brcc	.+24     	; 0xde2 <nwkRouteFrameReceived+0x6c>
     dca:	07 c0       	rjmp	.+14     	; 0xdda <nwkRouteFrameReceived+0x64>
      rec->score = NWK_ROUTE_DEFAULT_SCORE;
    }
  }
  else
  {
    rec = nwkRouteFindRecord(NWK_ROUTE_UNKNOWN);
     dcc:	8f ef       	ldi	r24, 0xFF	; 255
     dce:	9f ef       	ldi	r25, 0xFF	; 255
     dd0:	0e 94 7e 06 	call	0xcfc	; 0xcfc <nwkRouteFindRecord>
     dd4:	fc 01       	movw	r30, r24

    rec->dst = header->nwkSrcAddr;
     dd6:	f1 82       	std	Z+1, r15	; 0x01
     dd8:	e0 82       	st	Z, r14
    rec->nextHop = header->macSrcAddr;
     dda:	13 83       	std	Z+3, r17	; 0x03
     ddc:	02 83       	std	Z+2, r16	; 0x02
    rec->score = NWK_ROUTE_DEFAULT_SCORE;
     dde:	83 e0       	ldi	r24, 0x03	; 3
     de0:	84 83       	std	Z+4, r24	; 0x04
  }

  rec->lqi = frame->rx.lqi;
     de2:	c1 58       	subi	r28, 0x81	; 129
     de4:	df 4f       	sbci	r29, 0xFF	; 255
     de6:	88 81       	ld	r24, Y
     de8:	85 83       	std	Z+5, r24	; 0x05
}
     dea:	df 91       	pop	r29
     dec:	cf 91       	pop	r28
     dee:	1f 91       	pop	r17
     df0:	0f 91       	pop	r16
     df2:	ff 90       	pop	r15
     df4:	ef 90       	pop	r14
     df6:	08 95       	ret

00000df8 <nwkRouteFrameSent>:

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
     df8:	0f 93       	push	r16
     dfa:	1f 93       	push	r17
     dfc:	cf 93       	push	r28
     dfe:	df 93       	push	r29
     e00:	00 d0       	rcall	.+0      	; 0xe02 <nwkRouteFrameSent+0xa>
     e02:	00 d0       	rcall	.+0      	; 0xe04 <nwkRouteFrameSent+0xc>
     e04:	00 d0       	rcall	.+0      	; 0xe06 <nwkRouteFrameSent+0xe>
     e06:	cd b7       	in	r28, 0x3d	; 61
     e08:	de b7       	in	r29, 0x3e	; 62
     e0a:	8c 01       	movw	r16, r24
  NwkRouteTableRecord_t *rec;

  rec = nwkRouteFindRecord(frame->data.header.nwkDstAddr);
     e0c:	dc 01       	movw	r26, r24
     e0e:	1f 96       	adiw	r26, 0x0f	; 15
     e10:	8d 91       	ld	r24, X+
     e12:	9c 91       	ld	r25, X
     e14:	50 97       	sbiw	r26, 0x10	; 16
     e16:	0e 94 7e 06 	call	0xcfc	; 0xcfc <nwkRouteFindRecord>
     e1a:	fc 01       	movw	r30, r24
  if (NULL == rec)
     e1c:	00 97       	sbiw	r24, 0x00	; 0
     e1e:	d1 f1       	breq	.+116    	; 0xe94 <nwkRouteFrameSent+0x9c>
    return;

  if (NWK_SUCCESS_STATUS == frame->tx.status)
     e20:	d8 01       	movw	r26, r16
     e22:	a1 58       	subi	r26, 0x81	; 129
     e24:	bf 4f       	sbci	r27, 0xFF	; 255
     e26:	8c 91       	ld	r24, X
     e28:	88 23       	and	r24, r24
     e2a:	19 f4       	brne	.+6      	; 0xe32 <nwkRouteFrameSent+0x3a>
  {
    rec->score = NWK_ROUTE_DEFAULT_SCORE;
     e2c:	83 e0       	ldi	r24, 0x03	; 3
     e2e:	84 83       	std	Z+4, r24	; 0x04
     e30:	0a c0       	rjmp	.+20     	; 0xe46 <nwkRouteFrameSent+0x4e>
  }
  else
  {
    rec->score--;
     e32:	84 81       	ldd	r24, Z+4	; 0x04
     e34:	81 50       	subi	r24, 0x01	; 1
     e36:	84 83       	std	Z+4, r24	; 0x04
    if (0 == rec->score)
     e38:	88 23       	and	r24, r24
     e3a:	29 f4       	brne	.+10     	; 0xe46 <nwkRouteFrameSent+0x4e>
    {
      rec->dst = NWK_ROUTE_UNKNOWN;
     e3c:	8f ef       	ldi	r24, 0xFF	; 255
     e3e:	9f ef       	ldi	r25, 0xFF	; 255
     e40:	91 83       	std	Z+1, r25	; 0x01
     e42:	80 83       	st	Z, r24
      return;
     e44:	27 c0       	rjmp	.+78     	; 0xe94 <nwkRouteFrameSent+0x9c>
    }
  }

  if ((rec - &nwkRouteTable[0]) > 0)
     e46:	cf 01       	movw	r24, r30
     e48:	88 55       	subi	r24, 0x58	; 88
     e4a:	95 40       	sbci	r25, 0x05	; 5
     e4c:	86 30       	cpi	r24, 0x06	; 6
     e4e:	91 05       	cpc	r25, r1
     e50:	0c f1       	brlt	.+66     	; 0xe94 <nwkRouteFrameSent+0x9c>
  {
    NwkRouteTableRecord_t *prev = rec - 1;
    NwkRouteTableRecord_t tmp;

    tmp = *prev;
     e52:	ce 01       	movw	r24, r28
     e54:	01 96       	adiw	r24, 0x01	; 1
     e56:	af 01       	movw	r20, r30
     e58:	46 50       	subi	r20, 0x06	; 6
     e5a:	50 40       	sbci	r21, 0x00	; 0
     e5c:	26 e0       	ldi	r18, 0x06	; 6
     e5e:	da 01       	movw	r26, r20
     e60:	0d 90       	ld	r0, X+
     e62:	ad 01       	movw	r20, r26
     e64:	dc 01       	movw	r26, r24
     e66:	0d 92       	st	X+, r0
     e68:	cd 01       	movw	r24, r26
     e6a:	21 50       	subi	r18, 0x01	; 1
     e6c:	c1 f7       	brne	.-16     	; 0xe5e <nwkRouteFrameSent+0x66>
    *prev = *rec;
     e6e:	cf 01       	movw	r24, r30
     e70:	06 97       	sbiw	r24, 0x06	; 6
     e72:	af 01       	movw	r20, r30
     e74:	26 e0       	ldi	r18, 0x06	; 6
     e76:	da 01       	movw	r26, r20
     e78:	0d 90       	ld	r0, X+
     e7a:	ad 01       	movw	r20, r26
     e7c:	dc 01       	movw	r26, r24
     e7e:	0d 92       	st	X+, r0
     e80:	cd 01       	movw	r24, r26
     e82:	21 50       	subi	r18, 0x01	; 1
     e84:	c1 f7       	brne	.-16     	; 0xe76 <nwkRouteFrameSent+0x7e>
    *rec = tmp;
     e86:	de 01       	movw	r26, r28
     e88:	11 96       	adiw	r26, 0x01	; 1
     e8a:	86 e0       	ldi	r24, 0x06	; 6
     e8c:	0d 90       	ld	r0, X+
     e8e:	01 92       	st	Z+, r0
     e90:	81 50       	subi	r24, 0x01	; 1
     e92:	e1 f7       	brne	.-8      	; 0xe8c <nwkRouteFrameSent+0x94>
  }
}
     e94:	26 96       	adiw	r28, 0x06	; 6
     e96:	0f b6       	in	r0, 0x3f	; 63
     e98:	f8 94       	cli
     e9a:	de bf       	out	0x3e, r29	; 62
     e9c:	0f be       	out	0x3f, r0	; 63
     e9e:	cd bf       	out	0x3d, r28	; 61
     ea0:	df 91       	pop	r29
     ea2:	cf 91       	pop	r28
     ea4:	1f 91       	pop	r17
     ea6:	0f 91       	pop	r16
     ea8:	08 95       	ret

00000eaa <nwkRouteNextHop>:

/*****************************************************************************
*****************************************************************************/
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
     eaa:	2f ef       	ldi	r18, 0xFF	; 255
     eac:	8f 3f       	cpi	r24, 0xFF	; 255
     eae:	92 07       	cpc	r25, r18
     eb0:	f1 f0       	breq	.+60     	; 0xeee <nwkRouteNextHop+0x44>
     eb2:	e8 e5       	ldi	r30, 0x58	; 88
     eb4:	f5 e0       	ldi	r31, 0x05	; 5
     eb6:	40 e0       	ldi	r20, 0x00	; 0
     eb8:	50 e0       	ldi	r21, 0x00	; 0
    return NWK_ROUTE_UNKNOWN;

  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    if (nwkRouteTable[i].dst == dst)
     eba:	20 81       	ld	r18, Z
     ebc:	31 81       	ldd	r19, Z+1	; 0x01
     ebe:	28 17       	cp	r18, r24
     ec0:	39 07       	cpc	r19, r25
     ec2:	61 f4       	brne	.+24     	; 0xedc <nwkRouteNextHop+0x32>
      return nwkRouteTable[i].nextHop;
     ec4:	fa 01       	movw	r30, r20
     ec6:	ee 0f       	add	r30, r30
     ec8:	ff 1f       	adc	r31, r31
     eca:	e4 0f       	add	r30, r20
     ecc:	f5 1f       	adc	r31, r21
     ece:	ee 0f       	add	r30, r30
     ed0:	ff 1f       	adc	r31, r31
     ed2:	e8 5a       	subi	r30, 0xA8	; 168
     ed4:	fa 4f       	sbci	r31, 0xFA	; 250
     ed6:	82 81       	ldd	r24, Z+2	; 0x02
     ed8:	93 81       	ldd	r25, Z+3	; 0x03
     eda:	08 95       	ret
     edc:	4f 5f       	subi	r20, 0xFF	; 255
     ede:	5f 4f       	sbci	r21, 0xFF	; 255
     ee0:	36 96       	adiw	r30, 0x06	; 6
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    return NWK_ROUTE_UNKNOWN;

  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     ee2:	44 36       	cpi	r20, 0x64	; 100
     ee4:	51 05       	cpc	r21, r1
     ee6:	49 f7       	brne	.-46     	; 0xeba <nwkRouteNextHop+0x10>
    if (nwkRouteTable[i].dst == dst)
      return nwkRouteTable[i].nextHop;

  return NWK_ROUTE_UNKNOWN;
     ee8:	8f ef       	ldi	r24, 0xFF	; 255
     eea:	9f ef       	ldi	r25, 0xFF	; 255
     eec:	08 95       	ret
/*****************************************************************************
*****************************************************************************/
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    return NWK_ROUTE_UNKNOWN;
     eee:	8f ef       	ldi	r24, 0xFF	; 255
     ef0:	9f ef       	ldi	r25, 0xFF	; 255
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    if (nwkRouteTable[i].dst == dst)
      return nwkRouteTable[i].nextHop;

  return NWK_ROUTE_UNKNOWN;
}
     ef2:	08 95       	ret

00000ef4 <nwkRouteFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
     ef4:	cf 92       	push	r12
     ef6:	df 92       	push	r13
     ef8:	ef 92       	push	r14
     efa:	ff 92       	push	r15
     efc:	0f 93       	push	r16
     efe:	1f 93       	push	r17
     f00:	cf 93       	push	r28
     f02:	df 93       	push	r29
     f04:	8c 01       	movw	r16, r24
  if (NWK_ROUTE_UNKNOWN != nwkRouteNextHop(frame->data.header.nwkDstAddr))
     f06:	fc 01       	movw	r30, r24
     f08:	c7 84       	ldd	r12, Z+15	; 0x0f
     f0a:	d0 88       	ldd	r13, Z+16	; 0x10
     f0c:	c6 01       	movw	r24, r12
     f0e:	0e 94 55 07 	call	0xeaa	; 0xeaa <nwkRouteNextHop>
     f12:	ff ef       	ldi	r31, 0xFF	; 255
     f14:	8f 3f       	cpi	r24, 0xFF	; 255
     f16:	9f 07       	cpc	r25, r31
     f18:	81 f0       	breq	.+32     	; 0xf3a <nwkRouteFrame+0x46>
  {
    frame->tx.confirm = nwkRouteTxFrameConf;
     f1a:	f8 01       	movw	r30, r16
     f1c:	ed 57       	subi	r30, 0x7D	; 125
     f1e:	ff 4f       	sbci	r31, 0xFF	; 255
     f20:	82 ea       	ldi	r24, 0xA2	; 162
     f22:	96 e0       	ldi	r25, 0x06	; 6
     f24:	91 83       	std	Z+1, r25	; 0x01
     f26:	80 83       	st	Z, r24
    frame->tx.control = NWK_TX_CONTROL_ROUTING;
     f28:	f8 01       	movw	r30, r16
     f2a:	ee 57       	subi	r30, 0x7E	; 126
     f2c:	ff 4f       	sbci	r31, 0xFF	; 255
     f2e:	82 e0       	ldi	r24, 0x02	; 2
     f30:	80 83       	st	Z, r24
    nwkTxFrame(frame);
     f32:	c8 01       	movw	r24, r16
     f34:	0e 94 83 0a 	call	0x1506	; 0x1506 <nwkTxFrame>
     f38:	20 c0       	rjmp	.+64     	; 0xf7a <nwkRouteFrame+0x86>
  }
  else
  {
    nwkRouteSendRouteError(frame->data.header.nwkSrcAddr, frame->data.header.nwkDstAddr);
     f3a:	f8 01       	movw	r30, r16
     f3c:	e5 84       	ldd	r14, Z+13	; 0x0d
     f3e:	f6 84       	ldd	r15, Z+14	; 0x0e
static void nwkRouteSendRouteError(uint16_t src, uint16_t dst)
{
  NwkFrame_t *frame;
  NwkRouteErrorCommand_t *command;

  if (NULL == (frame = nwkFrameAlloc(sizeof(NwkRouteErrorCommand_t))))
     f40:	85 e0       	ldi	r24, 0x05	; 5
     f42:	0e 94 22 06 	call	0xc44	; 0xc44 <nwkFrameAlloc>
     f46:	ec 01       	movw	r28, r24
     f48:	00 97       	sbiw	r24, 0x00	; 0
     f4a:	a1 f0       	breq	.+40     	; 0xf74 <nwkRouteFrame+0x80>
    return;

  nwkFrameCommandInit(frame);
     f4c:	0e 94 59 06 	call	0xcb2	; 0xcb2 <nwkFrameCommandInit>

  frame->tx.confirm = nwkRouteErrorConf;
     f50:	fe 01       	movw	r30, r28
     f52:	ed 57       	subi	r30, 0x7D	; 125
     f54:	ff 4f       	sbci	r31, 0xFF	; 255
     f56:	8f e9       	ldi	r24, 0x9F	; 159
     f58:	96 e0       	ldi	r25, 0x06	; 6
     f5a:	91 83       	std	Z+1, r25	; 0x01
     f5c:	80 83       	st	Z, r24

  frame->data.header.nwkDstAddr = src;
     f5e:	f8 8a       	std	Y+16, r15	; 0x10
     f60:	ef 86       	std	Y+15, r14	; 0x0f

  command = (NwkRouteErrorCommand_t *)frame->data.payload;

  command->id = NWK_COMMAND_ROUTE_ERROR;
     f62:	81 e0       	ldi	r24, 0x01	; 1
     f64:	8a 8b       	std	Y+18, r24	; 0x12
  command->srcAddr = src;
     f66:	fc 8a       	std	Y+20, r15	; 0x14
     f68:	eb 8a       	std	Y+19, r14	; 0x13
  command->dstAddr = dst;
     f6a:	de 8a       	std	Y+22, r13	; 0x16
     f6c:	cd 8a       	std	Y+21, r12	; 0x15

  nwkTxFrame(frame);
     f6e:	ce 01       	movw	r24, r28
     f70:	0e 94 83 0a 	call	0x1506	; 0x1506 <nwkTxFrame>
    nwkTxFrame(frame);
  }
  else
  {
    nwkRouteSendRouteError(frame->data.header.nwkSrcAddr, frame->data.header.nwkDstAddr);
    nwkFrameFree(frame);
     f74:	c8 01       	movw	r24, r16
     f76:	0e 94 48 06 	call	0xc90	; 0xc90 <nwkFrameFree>
  }
}
     f7a:	df 91       	pop	r29
     f7c:	cf 91       	pop	r28
     f7e:	1f 91       	pop	r17
     f80:	0f 91       	pop	r16
     f82:	ff 90       	pop	r15
     f84:	ef 90       	pop	r14
     f86:	df 90       	pop	r13
     f88:	cf 90       	pop	r12
     f8a:	08 95       	ret

00000f8c <nwkRouteErrorReceived>:
*****************************************************************************/
void nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
  NwkRouteErrorCommand_t *command = (NwkRouteErrorCommand_t *)ind->data;

  nwkRouteRemove(command->dstAddr);
     f8c:	dc 01       	movw	r26, r24
     f8e:	15 96       	adiw	r26, 0x05	; 5
     f90:	ed 91       	ld	r30, X+
     f92:	fc 91       	ld	r31, X
     f94:	16 97       	sbiw	r26, 0x06	; 6
     f96:	83 81       	ldd	r24, Z+3	; 0x03
     f98:	94 81       	ldd	r25, Z+4	; 0x04
     f9a:	0e 94 b1 06 	call	0xd62	; 0xd62 <nwkRouteRemove>
}
     f9e:	08 95       	ret

00000fa0 <NWK_RouteNextHop>:

/*****************************************************************************
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst)
{
  return nwkRouteNextHop(dst);
     fa0:	0e 94 55 07 	call	0xeaa	; 0xeaa <nwkRouteNextHop>
}
     fa4:	08 95       	ret

00000fa6 <nwkRxSendAckConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRxSendAckConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
     fa6:	0e 94 48 06 	call	0xc90	; 0xc90 <nwkFrameFree>
}
     faa:	08 95       	ret

00000fac <nwkRxDuplicateRejectionTimerHandler>:
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
      restart = true;
     fac:	e4 eb       	ldi	r30, 0xB4	; 180
     fae:	f7 e0       	ldi	r31, 0x07	; 7
#endif

/*****************************************************************************
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
     fb0:	4a e0       	ldi	r20, 0x0A	; 10
  bool restart = false;
     fb2:	50 e0       	ldi	r21, 0x00	; 0

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
     fb4:	20 81       	ld	r18, Z
     fb6:	31 81       	ldd	r19, Z+1	; 0x01
     fb8:	21 15       	cp	r18, r1
     fba:	31 05       	cpc	r19, r1
     fbc:	29 f0       	breq	.+10     	; 0xfc8 <nwkRxDuplicateRejectionTimerHandler+0x1c>
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
     fbe:	21 50       	subi	r18, 0x01	; 1
     fc0:	30 40       	sbci	r19, 0x00	; 0
     fc2:	31 83       	std	Z+1, r19	; 0x01
     fc4:	20 83       	st	Z, r18
      restart = true;
     fc6:	51 e0       	ldi	r21, 0x01	; 1

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
     fc8:	41 50       	subi	r20, 0x01	; 1
     fca:	35 96       	adiw	r30, 0x05	; 5
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
  bool restart = false;

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
     fcc:	44 23       	and	r20, r20
     fce:	91 f7       	brne	.-28     	; 0xfb4 <nwkRxDuplicateRejectionTimerHandler+0x8>
      nwkRxDuplicateRejectionTable[i].ttl--;
      restart = true;
    }
  }

  if (restart)
     fd0:	55 23       	and	r21, r21
     fd2:	11 f0       	breq	.+4      	; 0xfd8 <nwkRxDuplicateRejectionTimerHandler+0x2c>
    SYS_TimerStart(timer);
     fd4:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <SYS_TimerStart>
     fd8:	08 95       	ret

00000fda <nwkRxSeriveDataInd>:

/*****************************************************************************
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
  uint8_t cmd = ind->data[0];
     fda:	dc 01       	movw	r26, r24
     fdc:	15 96       	adiw	r26, 0x05	; 5
     fde:	ed 91       	ld	r30, X+
     fe0:	fc 91       	ld	r31, X
     fe2:	16 97       	sbiw	r26, 0x06	; 6
     fe4:	20 81       	ld	r18, Z

  if (NWK_COMMAND_ACK == cmd)
     fe6:	22 23       	and	r18, r18
     fe8:	19 f4       	brne	.+6      	; 0xff0 <nwkRxSeriveDataInd+0x16>
    nwkTxAckReceived(ind);
     fea:	0e 94 08 0b 	call	0x1610	; 0x1610 <nwkTxAckReceived>
     fee:	04 c0       	rjmp	.+8      	; 0xff8 <nwkRxSeriveDataInd+0x1e>
#ifdef NWK_ENABLE_ROUTING
  else if (NWK_COMMAND_ROUTE_ERROR == cmd)
     ff0:	21 30       	cpi	r18, 0x01	; 1
     ff2:	21 f4       	brne	.+8      	; 0xffc <nwkRxSeriveDataInd+0x22>
    nwkRouteErrorReceived(ind);
     ff4:	0e 94 c6 07 	call	0xf8c	; 0xf8c <nwkRouteErrorReceived>
#endif
  else
    return false;

  return true;
     ff8:	81 e0       	ldi	r24, 0x01	; 1
     ffa:	08 95       	ret
#ifdef NWK_ENABLE_ROUTING
  else if (NWK_COMMAND_ROUTE_ERROR == cmd)
    nwkRouteErrorReceived(ind);
#endif
  else
    return false;
     ffc:	80 e0       	ldi	r24, 0x00	; 0

  return true;
}
     ffe:	08 95       	ret

00001000 <nwkRxInit>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRxInit(void)
{
    1000:	e4 eb       	ldi	r30, 0xB4	; 180
    1002:	f7 e0       	ldi	r31, 0x07	; 7
    1004:	8a e0       	ldi	r24, 0x0A	; 10
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    nwkRxDuplicateRejectionTable[i].ttl = 0;
    1006:	11 82       	std	Z+1, r1	; 0x01
    1008:	10 82       	st	Z, r1
    100a:	81 50       	subi	r24, 0x01	; 1
    100c:	35 96       	adiw	r30, 0x05	; 5

/*****************************************************************************
*****************************************************************************/
void nwkRxInit(void)
{
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    100e:	88 23       	and	r24, r24
    1010:	d1 f7       	brne	.-12     	; 0x1006 <nwkRxInit+0x6>
    nwkRxDuplicateRejectionTable[i].ttl = 0;

  nwkRxActiveFrames = 0;
    1012:	10 92 e3 07 	sts	0x07E3, r1

  nwkRxDuplicateRejectionTimer.interval = NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    1016:	84 e1       	ldi	r24, 0x14	; 20
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	a0 e0       	ldi	r26, 0x00	; 0
    101c:	b0 e0       	ldi	r27, 0x00	; 0
    101e:	80 93 ea 07 	sts	0x07EA, r24
    1022:	90 93 eb 07 	sts	0x07EB, r25
    1026:	a0 93 ec 07 	sts	0x07EC, r26
    102a:	b0 93 ed 07 	sts	0x07ED, r27
  nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    102e:	10 92 ee 07 	sts	0x07EE, r1
  nwkRxDuplicateRejectionTimer.handler = nwkRxDuplicateRejectionTimerHandler;
    1032:	86 ed       	ldi	r24, 0xD6	; 214
    1034:	97 e0       	ldi	r25, 0x07	; 7
    1036:	90 93 f0 07 	sts	0x07F0, r25
    103a:	80 93 ef 07 	sts	0x07EF, r24

  NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    103e:	80 e0       	ldi	r24, 0x00	; 0
    1040:	6d ee       	ldi	r22, 0xED	; 237
    1042:	77 e0       	ldi	r23, 0x07	; 7
    1044:	0e 94 20 05 	call	0xa40	; 0xa40 <NWK_OpenEndpoint>
}
    1048:	08 95       	ret

0000104a <PHY_DataInd>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    104a:	cf 93       	push	r28
    104c:	df 93       	push	r29
    104e:	ec 01       	movw	r28, r24
  NwkFrame_t *frame;

  if (0x88 != ind->data[1] || (0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    1050:	e8 81       	ld	r30, Y
    1052:	f9 81       	ldd	r31, Y+1	; 0x01
    1054:	81 81       	ldd	r24, Z+1	; 0x01
    1056:	88 38       	cpi	r24, 0x88	; 136
    1058:	29 f5       	brne	.+74     	; 0x10a4 <PHY_DataInd+0x5a>
    105a:	80 81       	ld	r24, Z
    105c:	81 36       	cpi	r24, 0x61	; 97
    105e:	11 f0       	breq	.+4      	; 0x1064 <PHY_DataInd+0x1a>
    1060:	81 34       	cpi	r24, 0x41	; 65
    1062:	01 f5       	brne	.+64     	; 0x10a4 <PHY_DataInd+0x5a>
      ind->size < sizeof(NwkFrameHeader_t))
    1064:	8a 81       	ldd	r24, Y+2	; 0x02
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
  NwkFrame_t *frame;

  if (0x88 != ind->data[1] || (0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    1066:	80 31       	cpi	r24, 0x10	; 16
    1068:	e8 f0       	brcs	.+58     	; 0x10a4 <PHY_DataInd+0x5a>
      ind->size < sizeof(NwkFrameHeader_t))
    return;

  if (NULL == (frame = nwkFrameAlloc(ind->size - sizeof(NwkFrameHeader_t))))
    106a:	80 51       	subi	r24, 0x10	; 16
    106c:	0e 94 22 06 	call	0xc44	; 0xc44 <nwkFrameAlloc>
    1070:	00 97       	sbiw	r24, 0x00	; 0
    1072:	c1 f0       	breq	.+48     	; 0x10a4 <PHY_DataInd+0x5a>
    return;

  frame->state = NWK_RX_STATE_RECEIVED;
    1074:	20 e2       	ldi	r18, 0x20	; 32
    1076:	fc 01       	movw	r30, r24
    1078:	20 83       	st	Z, r18
  frame->rx.lqi = ind->lqi;
    107a:	2b 81       	ldd	r18, Y+3	; 0x03
    107c:	e1 58       	subi	r30, 0x81	; 129
    107e:	ff 4f       	sbci	r31, 0xFF	; 255
    1080:	20 83       	st	Z, r18
  frame->rx.rssi = ind->rssi;
    1082:	2c 81       	ldd	r18, Y+4	; 0x04
    1084:	fc 01       	movw	r30, r24
    1086:	e0 58       	subi	r30, 0x80	; 128
    1088:	ff 4f       	sbci	r31, 0xFF	; 255
    108a:	20 83       	st	Z, r18

  memcpy((uint8_t *)&frame->data, ind->data, ind->size);
    108c:	02 96       	adiw	r24, 0x02	; 2
    108e:	4a 81       	ldd	r20, Y+2	; 0x02
    1090:	68 81       	ld	r22, Y
    1092:	79 81       	ldd	r23, Y+1	; 0x01
    1094:	50 e0       	ldi	r21, 0x00	; 0
    1096:	0e 94 cd 11 	call	0x239a	; 0x239a <memcpy>

  ++nwkRxActiveFrames;
    109a:	80 91 e3 07 	lds	r24, 0x07E3
    109e:	8f 5f       	subi	r24, 0xFF	; 255
    10a0:	80 93 e3 07 	sts	0x07E3, r24
}
    10a4:	df 91       	pop	r29
    10a6:	cf 91       	pop	r28
    10a8:	08 95       	ret

000010aa <nwkRxBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkRxBusy(void)
{
  return nwkRxActiveFrames > 0;
    10aa:	81 e0       	ldi	r24, 0x01	; 1
    10ac:	90 91 e3 07 	lds	r25, 0x07E3
    10b0:	99 23       	and	r25, r25
    10b2:	09 f4       	brne	.+2      	; 0x10b6 <nwkRxBusy+0xc>
    10b4:	80 e0       	ldi	r24, 0x00	; 0
}
    10b6:	08 95       	ret

000010b8 <nwkRxTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    10b8:	8f 92       	push	r8
    10ba:	9f 92       	push	r9
    10bc:	af 92       	push	r10
    10be:	bf 92       	push	r11
    10c0:	cf 92       	push	r12
    10c2:	df 92       	push	r13
    10c4:	ef 92       	push	r14
    10c6:	ff 92       	push	r15
    10c8:	0f 93       	push	r16
    10ca:	1f 93       	push	r17
    10cc:	cf 93       	push	r28
    10ce:	df 93       	push	r29
    10d0:	cd b7       	in	r28, 0x3d	; 61
    10d2:	de b7       	in	r29, 0x3e	; 62
    10d4:	2a 97       	sbiw	r28, 0x0a	; 10
    10d6:	0f b6       	in	r0, 0x3f	; 63
    10d8:	f8 94       	cli
    10da:	de bf       	out	0x3e, r29	; 62
    10dc:	0f be       	out	0x3f, r0	; 63
    10de:	cd bf       	out	0x3d, r28	; 61
  if (0 == nwkRxActiveFrames)
    10e0:	80 91 e3 07 	lds	r24, 0x07E3
    10e4:	88 23       	and	r24, r24
    10e6:	09 f4       	brne	.+2      	; 0x10ea <nwkRxTaskHandler+0x32>
    10e8:	ad c1       	rjmp	.+858    	; 0x1444 <nwkRxTaskHandler+0x38c>
    10ea:	dd 24       	eor	r13, r13
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
          nwkRxSendAck(frame);

        frame->state = NWK_RX_STATE_FINISH;
    10ec:	44 e2       	ldi	r20, 0x24	; 36
    10ee:	c4 2e       	mov	r12, r20
  if (NULL == (ack = nwkFrameAlloc(sizeof(NwkAckCommand_t))))
    return;

  nwkFrameCommandInit(ack);

  ack->tx.confirm = nwkRxSendAckConf;
    10f0:	53 ed       	ldi	r21, 0xD3	; 211
    10f2:	85 2e       	mov	r8, r21
    10f4:	57 e0       	ldi	r21, 0x07	; 7
    10f6:	95 2e       	mov	r9, r21
#ifdef NWK_ENABLE_SECURITY
    if (header->nwkFcf.securityEnabled)
      frame->state = NWK_RX_STATE_DECRYPT;
    else
#endif
      frame->state = NWK_RX_STATE_INDICATE;
    10f8:	62 e2       	ldi	r22, 0x22	; 34
    10fa:	b6 2e       	mov	r11, r22
  }
#ifdef NWK_ENABLE_ROUTING
  else if (nwkIb.addr == header->macDstAddr && 0xffff != header->macDstPanId)
  {
    frame->state = NWK_RX_STATE_ROUTE;
    10fc:	73 e2       	ldi	r23, 0x23	; 35
    10fe:	a7 2e       	mov	r10, r23
  if (0 == nwkRxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    1100:	8d 2d       	mov	r24, r13
    1102:	0e 94 4b 06 	call	0xc96	; 0xc96 <nwkFrameByIndex>
    1106:	7c 01       	movw	r14, r24

    switch (frame->state)
    1108:	dc 01       	movw	r26, r24
    110a:	8c 91       	ld	r24, X
    110c:	82 32       	cpi	r24, 0x22	; 34
    110e:	09 f4       	brne	.+2      	; 0x1112 <nwkRxTaskHandler+0x5a>
    1110:	d9 c0       	rjmp	.+434    	; 0x12c4 <nwkRxTaskHandler+0x20c>
    1112:	83 32       	cpi	r24, 0x23	; 35
    1114:	20 f4       	brcc	.+8      	; 0x111e <nwkRxTaskHandler+0x66>
    1116:	80 32       	cpi	r24, 0x20	; 32
    1118:	09 f0       	breq	.+2      	; 0x111c <nwkRxTaskHandler+0x64>
    111a:	8f c1       	rjmp	.+798    	; 0x143a <nwkRxTaskHandler+0x382>
    111c:	07 c0       	rjmp	.+14     	; 0x112c <nwkRxTaskHandler+0x74>
    111e:	83 32       	cpi	r24, 0x23	; 35
    1120:	09 f4       	brne	.+2      	; 0x1124 <nwkRxTaskHandler+0x6c>
    1122:	7f c1       	rjmp	.+766    	; 0x1422 <nwkRxTaskHandler+0x36a>
    1124:	84 32       	cpi	r24, 0x24	; 36
    1126:	09 f0       	breq	.+2      	; 0x112a <nwkRxTaskHandler+0x72>
    1128:	88 c1       	rjmp	.+784    	; 0x143a <nwkRxTaskHandler+0x382>
    112a:	7f c1       	rjmp	.+766    	; 0x142a <nwkRxTaskHandler+0x372>
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;

  frame->state = NWK_RX_STATE_FINISH;
    112c:	f7 01       	movw	r30, r14
    112e:	c0 82       	st	Z, r12

  if ((0xffff == header->nwkDstAddr && header->nwkFcf.ackRequest) ||
    1130:	87 85       	ldd	r24, Z+15	; 0x0f
    1132:	90 89       	ldd	r25, Z+16	; 0x10
    1134:	ff ef       	ldi	r31, 0xFF	; 255
    1136:	8f 3f       	cpi	r24, 0xFF	; 255
    1138:	9f 07       	cpc	r25, r31
    113a:	31 f4       	brne	.+12     	; 0x1148 <nwkRxTaskHandler+0x90>
    113c:	d7 01       	movw	r26, r14
    113e:	1b 96       	adiw	r26, 0x0b	; 11
    1140:	8c 91       	ld	r24, X
    1142:	1b 97       	sbiw	r26, 0x0b	; 11
    1144:	80 fd       	sbrc	r24, 0
    1146:	79 c1       	rjmp	.+754    	; 0x143a <nwkRxTaskHandler+0x382>
    1148:	20 91 ef 08 	lds	r18, 0x08EF
    114c:	30 91 f0 08 	lds	r19, 0x08F0
    1150:	f7 01       	movw	r30, r14
    1152:	85 85       	ldd	r24, Z+13	; 0x0d
    1154:	96 85       	ldd	r25, Z+14	; 0x0e
    1156:	28 17       	cp	r18, r24
    1158:	39 07       	cpc	r19, r25
    115a:	09 f4       	brne	.+2      	; 0x115e <nwkRxTaskHandler+0xa6>
    115c:	6e c1       	rjmp	.+732    	; 0x143a <nwkRxTaskHandler+0x382>
      (nwkIb.addr == header->nwkSrcAddr))
    return;

#ifndef NWK_ENABLE_SECURITY
  if (header->nwkFcf.securityEnabled)
    115e:	83 85       	ldd	r24, Z+11	; 0x0b
    1160:	81 fd       	sbrc	r24, 1
    1162:	6b c1       	rjmp	.+726    	; 0x143a <nwkRxTaskHandler+0x382>
    return;
#endif

#ifdef NWK_ENABLE_ROUTING
  nwkRouteFrameReceived(frame);
    1164:	c7 01       	movw	r24, r14
    1166:	0e 94 bb 06 	call	0xd76	; 0xd76 <nwkRouteFrameReceived>
    116a:	e1 eb       	ldi	r30, 0xB1	; 177
    116c:	f7 e0       	ldi	r31, 0x07	; 7
    116e:	40 e0       	ldi	r20, 0x00	; 0
    1170:	50 e0       	ldi	r21, 0x00	; 0

/*****************************************************************************
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
  int8_t free = -1;
    1172:	6f ef       	ldi	r22, 0xFF	; 255

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    1174:	23 81       	ldd	r18, Z+3	; 0x03
    1176:	34 81       	ldd	r19, Z+4	; 0x04
    1178:	21 15       	cp	r18, r1
    117a:	31 05       	cpc	r19, r1
    117c:	81 f1       	breq	.+96     	; 0x11de <nwkRxTaskHandler+0x126>
    {
      if (header->nwkSrcAddr == nwkRxDuplicateRejectionTable[i].src)
    117e:	d7 01       	movw	r26, r14
    1180:	1d 96       	adiw	r26, 0x0d	; 13
    1182:	8d 91       	ld	r24, X+
    1184:	9c 91       	ld	r25, X
    1186:	1e 97       	sbiw	r26, 0x0e	; 14
    1188:	20 81       	ld	r18, Z
    118a:	31 81       	ldd	r19, Z+1	; 0x01
    118c:	82 17       	cp	r24, r18
    118e:	93 07       	cpc	r25, r19
    1190:	39 f5       	brne	.+78     	; 0x11e0 <nwkRxTaskHandler+0x128>
      {
        int8_t diff = (int8_t)header->nwkSeq - nwkRxDuplicateRejectionTable[i].seq;
    1192:	1c 96       	adiw	r26, 0x0c	; 12
    1194:	8c 91       	ld	r24, X
    1196:	fa 01       	movw	r30, r20
    1198:	ee 0f       	add	r30, r30
    119a:	ff 1f       	adc	r31, r31
    119c:	ee 0f       	add	r30, r30
    119e:	ff 1f       	adc	r31, r31
    11a0:	e4 0f       	add	r30, r20
    11a2:	f5 1f       	adc	r31, r21
    11a4:	ef 54       	subi	r30, 0x4F	; 79
    11a6:	f8 4f       	sbci	r31, 0xF8	; 248
    11a8:	92 81       	ldd	r25, Z+2	; 0x02
    11aa:	b8 2f       	mov	r27, r24
    11ac:	b9 1b       	sub	r27, r25

        if (diff > 0)
    11ae:	1b 16       	cp	r1, r27
    11b0:	34 f4       	brge	.+12     	; 0x11be <nwkRxTaskHandler+0x106>
        {
          nwkRxDuplicateRejectionTable[i].seq = header->nwkSeq;
    11b2:	82 83       	std	Z+2, r24	; 0x02
          nwkRxDuplicateRejectionTable[i].ttl = DUPLICATE_REJECTION_TTL;
    11b4:	87 e9       	ldi	r24, 0x97	; 151
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	94 83       	std	Z+4, r25	; 0x04
    11ba:	83 83       	std	Z+3, r24	; 0x03
    11bc:	39 c0       	rjmp	.+114    	; 0x1230 <nwkRxTaskHandler+0x178>
          return false;
        }
        else
        {
#ifdef NWK_ENABLE_ROUTING
          if (nwkIb.addr == header->macDstAddr)
    11be:	20 91 ef 08 	lds	r18, 0x08EF
    11c2:	30 91 f0 08 	lds	r19, 0x08F0
    11c6:	f7 01       	movw	r30, r14
    11c8:	87 81       	ldd	r24, Z+7	; 0x07
    11ca:	90 85       	ldd	r25, Z+8	; 0x08
    11cc:	28 17       	cp	r18, r24
    11ce:	39 07       	cpc	r19, r25
    11d0:	09 f0       	breq	.+2      	; 0x11d4 <nwkRxTaskHandler+0x11c>
    11d2:	33 c1       	rjmp	.+614    	; 0x143a <nwkRxTaskHandler+0x382>
            nwkRouteRemove(header->nwkDstAddr);
    11d4:	87 85       	ldd	r24, Z+15	; 0x0f
    11d6:	90 89       	ldd	r25, Z+16	; 0x10
    11d8:	0e 94 b1 06 	call	0xd62	; 0xd62 <nwkRouteRemove>
    11dc:	2e c1       	rjmp	.+604    	; 0x143a <nwkRxTaskHandler+0x382>
        }
      }
    }
    else // ttl == 0
    {
      free = i;
    11de:	64 2f       	mov	r22, r20
    11e0:	4f 5f       	subi	r20, 0xFF	; 255
    11e2:	5f 4f       	sbci	r21, 0xFF	; 255
    11e4:	35 96       	adiw	r30, 0x05	; 5
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
  int8_t free = -1;

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    11e6:	4a 30       	cpi	r20, 0x0A	; 10
    11e8:	51 05       	cpc	r21, r1
    11ea:	21 f6       	brne	.-120    	; 0x1174 <nwkRxTaskHandler+0xbc>
    {
      free = i;
    }
  }

  if (-1 == free)
    11ec:	6f 3f       	cpi	r22, 0xFF	; 255
    11ee:	09 f4       	brne	.+2      	; 0x11f2 <nwkRxTaskHandler+0x13a>
    11f0:	24 c1       	rjmp	.+584    	; 0x143a <nwkRxTaskHandler+0x382>
    return true;

  nwkRxDuplicateRejectionTable[free].src = header->nwkSrcAddr;
    11f2:	86 2f       	mov	r24, r22
    11f4:	99 27       	eor	r25, r25
    11f6:	87 fd       	sbrc	r24, 7
    11f8:	90 95       	com	r25
    11fa:	fc 01       	movw	r30, r24
    11fc:	ee 0f       	add	r30, r30
    11fe:	ff 1f       	adc	r31, r31
    1200:	ee 0f       	add	r30, r30
    1202:	ff 1f       	adc	r31, r31
    1204:	e8 0f       	add	r30, r24
    1206:	f9 1f       	adc	r31, r25
    1208:	ef 54       	subi	r30, 0x4F	; 79
    120a:	f8 4f       	sbci	r31, 0xF8	; 248
    120c:	d7 01       	movw	r26, r14
    120e:	1d 96       	adiw	r26, 0x0d	; 13
    1210:	8d 91       	ld	r24, X+
    1212:	9c 91       	ld	r25, X
    1214:	1e 97       	sbiw	r26, 0x0e	; 14
    1216:	91 83       	std	Z+1, r25	; 0x01
    1218:	80 83       	st	Z, r24
  nwkRxDuplicateRejectionTable[free].seq = header->nwkSeq;
    121a:	1c 96       	adiw	r26, 0x0c	; 12
    121c:	8c 91       	ld	r24, X
    121e:	82 83       	std	Z+2, r24	; 0x02
  nwkRxDuplicateRejectionTable[free].ttl = DUPLICATE_REJECTION_TTL;
    1220:	87 e9       	ldi	r24, 0x97	; 151
    1222:	90 e0       	ldi	r25, 0x00	; 0
    1224:	94 83       	std	Z+4, r25	; 0x04
    1226:	83 83       	std	Z+3, r24	; 0x03

  SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    1228:	84 ee       	ldi	r24, 0xE4	; 228
    122a:	97 e0       	ldi	r25, 0x07	; 7
    122c:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <SYS_TimerStart>
#endif

  if (nwkRxRejectDuplicate(header))
    return;

  if (0xffff == header->macDstAddr && nwkIb.addr != header->nwkDstAddr &&
    1230:	f7 01       	movw	r30, r14
    1232:	87 81       	ldd	r24, Z+7	; 0x07
    1234:	90 85       	ldd	r25, Z+8	; 0x08
    1236:	ff ef       	ldi	r31, 0xFF	; 255
    1238:	8f 3f       	cpi	r24, 0xFF	; 255
    123a:	9f 07       	cpc	r25, r31
    123c:	d9 f4       	brne	.+54     	; 0x1274 <nwkRxTaskHandler+0x1bc>
    123e:	20 91 ef 08 	lds	r18, 0x08EF
    1242:	30 91 f0 08 	lds	r19, 0x08F0
    1246:	d7 01       	movw	r26, r14
    1248:	1f 96       	adiw	r26, 0x0f	; 15
    124a:	8d 91       	ld	r24, X+
    124c:	9c 91       	ld	r25, X
    124e:	50 97       	sbiw	r26, 0x10	; 16
    1250:	28 17       	cp	r18, r24
    1252:	39 07       	cpc	r19, r25
    1254:	79 f0       	breq	.+30     	; 0x1274 <nwkRxTaskHandler+0x1bc>
    1256:	15 96       	adiw	r26, 0x05	; 5
    1258:	8d 91       	ld	r24, X+
    125a:	9c 91       	ld	r25, X
    125c:	16 97       	sbiw	r26, 0x06	; 6
    125e:	bf ef       	ldi	r27, 0xFF	; 255
    1260:	8f 3f       	cpi	r24, 0xFF	; 255
    1262:	9b 07       	cpc	r25, r27
    1264:	39 f0       	breq	.+14     	; 0x1274 <nwkRxTaskHandler+0x1bc>
      0xffff != header->macDstPanId && 0 == header->nwkFcf.linkLocal)
    1266:	f7 01       	movw	r30, r14
    1268:	83 85       	ldd	r24, Z+11	; 0x0b
    126a:	82 fd       	sbrc	r24, 2
    126c:	03 c0       	rjmp	.+6      	; 0x1274 <nwkRxTaskHandler+0x1bc>
    nwkTxBroadcastFrame(frame);
    126e:	c7 01       	movw	r24, r14
    1270:	0e 94 c0 0a 	call	0x1580	; 0x1580 <nwkTxBroadcastFrame>

  if (nwkIb.addr == header->nwkDstAddr || 0xffff == header->nwkDstAddr)
    1274:	80 91 ef 08 	lds	r24, 0x08EF
    1278:	90 91 f0 08 	lds	r25, 0x08F0
    127c:	d7 01       	movw	r26, r14
    127e:	1f 96       	adiw	r26, 0x0f	; 15
    1280:	2d 91       	ld	r18, X+
    1282:	3c 91       	ld	r19, X
    1284:	50 97       	sbiw	r26, 0x10	; 16
    1286:	82 17       	cp	r24, r18
    1288:	93 07       	cpc	r25, r19
    128a:	21 f0       	breq	.+8      	; 0x1294 <nwkRxTaskHandler+0x1dc>
    128c:	bf ef       	ldi	r27, 0xFF	; 255
    128e:	2f 3f       	cpi	r18, 0xFF	; 255
    1290:	3b 07       	cpc	r19, r27
    1292:	19 f4       	brne	.+6      	; 0x129a <nwkRxTaskHandler+0x1e2>
#ifdef NWK_ENABLE_SECURITY
    if (header->nwkFcf.securityEnabled)
      frame->state = NWK_RX_STATE_DECRYPT;
    else
#endif
      frame->state = NWK_RX_STATE_INDICATE;
    1294:	f7 01       	movw	r30, r14
    1296:	b0 82       	st	Z, r11
    1298:	d0 c0       	rjmp	.+416    	; 0x143a <nwkRxTaskHandler+0x382>
  }
#ifdef NWK_ENABLE_ROUTING
  else if (nwkIb.addr == header->macDstAddr && 0xffff != header->macDstPanId)
    129a:	d7 01       	movw	r26, r14
    129c:	17 96       	adiw	r26, 0x07	; 7
    129e:	2d 91       	ld	r18, X+
    12a0:	3c 91       	ld	r19, X
    12a2:	18 97       	sbiw	r26, 0x08	; 8
    12a4:	82 17       	cp	r24, r18
    12a6:	93 07       	cpc	r25, r19
    12a8:	09 f0       	breq	.+2      	; 0x12ac <nwkRxTaskHandler+0x1f4>
    12aa:	c7 c0       	rjmp	.+398    	; 0x143a <nwkRxTaskHandler+0x382>
    12ac:	15 96       	adiw	r26, 0x05	; 5
    12ae:	8d 91       	ld	r24, X+
    12b0:	9c 91       	ld	r25, X
    12b2:	16 97       	sbiw	r26, 0x06	; 6
    12b4:	bf ef       	ldi	r27, 0xFF	; 255
    12b6:	8f 3f       	cpi	r24, 0xFF	; 255
    12b8:	9b 07       	cpc	r25, r27
    12ba:	09 f4       	brne	.+2      	; 0x12be <nwkRxTaskHandler+0x206>
    12bc:	be c0       	rjmp	.+380    	; 0x143a <nwkRxTaskHandler+0x382>
  {
    frame->state = NWK_RX_STATE_ROUTE;
    12be:	f7 01       	movw	r30, r14
    12c0:	a0 82       	st	Z, r10
    12c2:	bb c0       	rjmp	.+374    	; 0x143a <nwkRxTaskHandler+0x382>
      case NWK_RX_STATE_INDICATE:
      {
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
    12c4:	10 92 b0 07 	sts	0x07B0, r1
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
    12c8:	d7 01       	movw	r26, r14
    12ca:	51 96       	adiw	r26, 0x11	; 17
    12cc:	8c 91       	ld	r24, X
    12ce:	51 97       	sbiw	r26, 0x11	; 17
    12d0:	82 95       	swap	r24
    12d2:	8f 70       	andi	r24, 0x0F	; 15
    12d4:	e8 2f       	mov	r30, r24
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	e4 30       	cpi	r30, 0x04	; 4
    12da:	f1 05       	cpc	r31, r1
    12dc:	0c f0       	brlt	.+2      	; 0x12e0 <nwkRxTaskHandler+0x228>
    12de:	5e c0       	rjmp	.+188    	; 0x139c <nwkRxTaskHandler+0x2e4>
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    12e0:	ee 0f       	add	r30, r30
    12e2:	ff 1f       	adc	r31, r31
    12e4:	eb 50       	subi	r30, 0x0B	; 11
    12e6:	f7 4f       	sbci	r31, 0xF7	; 247
    12e8:	40 81       	ld	r20, Z
    12ea:	51 81       	ldd	r21, Z+1	; 0x01
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
    12ec:	41 15       	cp	r20, r1
    12ee:	51 05       	cpc	r21, r1
    12f0:	09 f4       	brne	.+2      	; 0x12f4 <nwkRxTaskHandler+0x23c>
    12f2:	54 c0       	rjmp	.+168    	; 0x139c <nwkRxTaskHandler+0x2e4>
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    return false;

  ind.srcAddr = header->nwkSrcAddr;
    12f4:	1d 96       	adiw	r26, 0x0d	; 13
    12f6:	2d 91       	ld	r18, X+
    12f8:	3c 91       	ld	r19, X
    12fa:	1e 97       	sbiw	r26, 0x0e	; 14
    12fc:	3a 83       	std	Y+2, r19	; 0x02
    12fe:	29 83       	std	Y+1, r18	; 0x01
  ind.srcEndpoint = header->nwkSrcEndpoint;
    1300:	51 96       	adiw	r26, 0x11	; 17
    1302:	9c 91       	ld	r25, X
    1304:	51 97       	sbiw	r26, 0x11	; 17
    1306:	9f 70       	andi	r25, 0x0F	; 15
    1308:	9b 83       	std	Y+3, r25	; 0x03
  ind.dstEndpoint = header->nwkDstEndpoint;
    130a:	8c 83       	std	Y+4, r24	; 0x04
  ind.data = frame->data.payload;
    130c:	c7 01       	movw	r24, r14
    130e:	42 96       	adiw	r24, 0x12	; 18
    1310:	9f 83       	std	Y+7, r25	; 0x07
    1312:	8e 83       	std	Y+6, r24	; 0x06
  ind.size = frame->size - sizeof(NwkFrameHeader_t);
    1314:	11 96       	adiw	r26, 0x01	; 1
    1316:	8c 91       	ld	r24, X
    1318:	11 97       	sbiw	r26, 0x01	; 1
    131a:	80 51       	subi	r24, 0x10	; 16
    131c:	88 87       	std	Y+8, r24	; 0x08
  ind.lqi = frame->rx.lqi;
    131e:	f7 01       	movw	r30, r14
    1320:	e1 58       	subi	r30, 0x81	; 129
    1322:	ff 4f       	sbci	r31, 0xFF	; 255
    1324:	80 81       	ld	r24, Z
    1326:	89 87       	std	Y+9, r24	; 0x09
  ind.rssi = frame->rx.rssi;
    1328:	f7 01       	movw	r30, r14
    132a:	e0 58       	subi	r30, 0x80	; 128
    132c:	ff 4f       	sbci	r31, 0xFF	; 255
    132e:	80 81       	ld	r24, Z
    1330:	8a 87       	std	Y+10, r24	; 0x0a

  ind.options  = (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    1332:	f7 01       	movw	r30, r14
    1334:	73 85       	ldd	r23, Z+11	; 0x0b
  ind.options |= (header->nwkFcf.securityEnabled) ? NWK_IND_OPT_SECURED : 0;
    1336:	67 2f       	mov	r22, r23
    1338:	63 70       	andi	r22, 0x03	; 3
  ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    133a:	72 ff       	sbrs	r23, 2
    133c:	02 c0       	rjmp	.+4      	; 0x1342 <nwkRxTaskHandler+0x28a>
    133e:	80 e2       	ldi	r24, 0x20	; 32
    1340:	01 c0       	rjmp	.+2      	; 0x1344 <nwkRxTaskHandler+0x28c>
    1342:	80 e0       	ldi	r24, 0x00	; 0
    1344:	76 2f       	mov	r23, r22
    1346:	78 2b       	or	r23, r24
  ind.options |= (0xffff == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    1348:	d7 01       	movw	r26, r14
    134a:	1f 96       	adiw	r26, 0x0f	; 15
    134c:	8d 91       	ld	r24, X+
    134e:	9c 91       	ld	r25, X
    1350:	50 97       	sbiw	r26, 0x10	; 16
    1352:	bf ef       	ldi	r27, 0xFF	; 255
    1354:	8f 3f       	cpi	r24, 0xFF	; 255
    1356:	9b 07       	cpc	r25, r27
    1358:	11 f4       	brne	.+4      	; 0x135e <nwkRxTaskHandler+0x2a6>
    135a:	64 e0       	ldi	r22, 0x04	; 4
    135c:	01 c0       	rjmp	.+2      	; 0x1360 <nwkRxTaskHandler+0x2a8>
    135e:	60 e0       	ldi	r22, 0x00	; 0
    1360:	67 2b       	or	r22, r23
  ind.options |= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    1362:	f7 01       	movw	r30, r14
    1364:	81 85       	ldd	r24, Z+9	; 0x09
    1366:	92 85       	ldd	r25, Z+10	; 0x0a
    1368:	28 17       	cp	r18, r24
    136a:	39 07       	cpc	r19, r25
    136c:	11 f4       	brne	.+4      	; 0x1372 <nwkRxTaskHandler+0x2ba>
    136e:	98 e0       	ldi	r25, 0x08	; 8
    1370:	01 c0       	rjmp	.+2      	; 0x1374 <nwkRxTaskHandler+0x2bc>
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	69 2b       	or	r22, r25
  ind.options |= (0xffff == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    1376:	d7 01       	movw	r26, r14
    1378:	15 96       	adiw	r26, 0x05	; 5
    137a:	8d 91       	ld	r24, X+
    137c:	9c 91       	ld	r25, X
    137e:	16 97       	sbiw	r26, 0x06	; 6
    1380:	bf ef       	ldi	r27, 0xFF	; 255
    1382:	8f 3f       	cpi	r24, 0xFF	; 255
    1384:	9b 07       	cpc	r25, r27
    1386:	11 f4       	brne	.+4      	; 0x138c <nwkRxTaskHandler+0x2d4>
    1388:	80 e1       	ldi	r24, 0x10	; 16
    138a:	01 c0       	rjmp	.+2      	; 0x138e <nwkRxTaskHandler+0x2d6>
    138c:	80 e0       	ldi	r24, 0x00	; 0
    138e:	86 2b       	or	r24, r22
    1390:	8d 83       	std	Y+5, r24	; 0x05

  return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    1392:	ce 01       	movw	r24, r28
    1394:	01 96       	adiw	r24, 0x01	; 1
    1396:	fa 01       	movw	r30, r20
    1398:	09 95       	icall
    139a:	01 c0       	rjmp	.+2      	; 0x139e <nwkRxTaskHandler+0x2e6>
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    return false;
    139c:	80 e0       	ldi	r24, 0x00	; 0
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
        ack = nwkRxIndicateFrame(frame);
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);
    139e:	f7 01       	movw	r30, r14
    13a0:	27 81       	ldd	r18, Z+7	; 0x07
    13a2:	30 85       	ldd	r19, Z+8	; 0x08
    13a4:	ff ef       	ldi	r31, 0xFF	; 255
    13a6:	2f 3f       	cpi	r18, 0xFF	; 255
    13a8:	3f 07       	cpc	r19, r31
    13aa:	71 f4       	brne	.+28     	; 0x13c8 <nwkRxTaskHandler+0x310>
#endif
}

/*****************************************************************************
*****************************************************************************/
void nwkRxTaskHandler(void)
    13ac:	61 e0       	ldi	r22, 0x01	; 1
    13ae:	70 e0       	ldi	r23, 0x00	; 0
    13b0:	20 91 ef 08 	lds	r18, 0x08EF
    13b4:	30 91 f0 08 	lds	r19, 0x08F0
    13b8:	d7 01       	movw	r26, r14
    13ba:	1f 96       	adiw	r26, 0x0f	; 15
    13bc:	4d 91       	ld	r20, X+
    13be:	5c 91       	ld	r21, X
    13c0:	50 97       	sbiw	r26, 0x10	; 16
    13c2:	24 17       	cp	r18, r20
    13c4:	35 07       	cpc	r19, r21
    13c6:	11 f0       	breq	.+4      	; 0x13cc <nwkRxTaskHandler+0x314>
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
        ack = nwkRxIndicateFrame(frame);
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);
    13c8:	60 e0       	ldi	r22, 0x00	; 0
    13ca:	70 e0       	ldi	r23, 0x00	; 0

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
    13cc:	f7 01       	movw	r30, r14
    13ce:	93 85       	ldd	r25, Z+11	; 0x0b
    13d0:	90 ff       	sbrs	r25, 0
    13d2:	02 c0       	rjmp	.+4      	; 0x13d8 <nwkRxTaskHandler+0x320>
    13d4:	88 23       	and	r24, r24
    13d6:	19 f4       	brne	.+6      	; 0x13de <nwkRxTaskHandler+0x326>
    13d8:	61 15       	cp	r22, r1
    13da:	71 05       	cpc	r23, r1
    13dc:	f9 f0       	breq	.+62     	; 0x141c <nwkRxTaskHandler+0x364>
static void nwkRxSendAck(NwkFrame_t *frame)
{
  NwkFrame_t *ack;
  NwkAckCommand_t *command;

  if (NULL == (ack = nwkFrameAlloc(sizeof(NwkAckCommand_t))))
    13de:	83 e0       	ldi	r24, 0x03	; 3
    13e0:	0e 94 22 06 	call	0xc44	; 0xc44 <nwkFrameAlloc>
    13e4:	8c 01       	movw	r16, r24
    13e6:	00 97       	sbiw	r24, 0x00	; 0
    13e8:	c9 f0       	breq	.+50     	; 0x141c <nwkRxTaskHandler+0x364>
    return;

  nwkFrameCommandInit(ack);
    13ea:	0e 94 59 06 	call	0xcb2	; 0xcb2 <nwkFrameCommandInit>

  ack->tx.confirm = nwkRxSendAckConf;
    13ee:	f8 01       	movw	r30, r16
    13f0:	ed 57       	subi	r30, 0x7D	; 125
    13f2:	ff 4f       	sbci	r31, 0xFF	; 255
    13f4:	91 82       	std	Z+1, r9	; 0x01
    13f6:	80 82       	st	Z, r8

  ack->data.header.nwkDstAddr = frame->data.header.nwkSrcAddr;
    13f8:	d7 01       	movw	r26, r14
    13fa:	1d 96       	adiw	r26, 0x0d	; 13
    13fc:	8d 91       	ld	r24, X+
    13fe:	9c 91       	ld	r25, X
    1400:	1e 97       	sbiw	r26, 0x0e	; 14
    1402:	f8 01       	movw	r30, r16
    1404:	90 8b       	std	Z+16, r25	; 0x10
    1406:	87 87       	std	Z+15, r24	; 0x0f

  command = (NwkAckCommand_t *)ack->data.payload;

  command->id = NWK_COMMAND_ACK;
    1408:	12 8a       	std	Z+18, r1	; 0x12
  command->control = nwkRxAckControl;
    140a:	80 91 b0 07 	lds	r24, 0x07B0
    140e:	84 8b       	std	Z+20, r24	; 0x14
  command->seq = frame->data.header.nwkSeq;
    1410:	1c 96       	adiw	r26, 0x0c	; 12
    1412:	8c 91       	ld	r24, X
    1414:	83 8b       	std	Z+19, r24	; 0x13

  nwkTxFrame(ack);
    1416:	c8 01       	movw	r24, r16
    1418:	0e 94 83 0a 	call	0x1506	; 0x1506 <nwkTxFrame>
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
          nwkRxSendAck(frame);

        frame->state = NWK_RX_STATE_FINISH;
    141c:	d7 01       	movw	r26, r14
    141e:	cc 92       	st	X, r12
      } break;
    1420:	0c c0       	rjmp	.+24     	; 0x143a <nwkRxTaskHandler+0x382>

#ifdef NWK_ENABLE_ROUTING
      case NWK_RX_STATE_ROUTE:
      {
        nwkRouteFrame(frame);
    1422:	c7 01       	movw	r24, r14
    1424:	0e 94 7a 07 	call	0xef4	; 0xef4 <nwkRouteFrame>
    1428:	03 c0       	rjmp	.+6      	; 0x1430 <nwkRxTaskHandler+0x378>
      } break;
#endif

      case NWK_RX_STATE_FINISH:
      {
        nwkFrameFree(frame);
    142a:	c7 01       	movw	r24, r14
    142c:	0e 94 48 06 	call	0xc90	; 0xc90 <nwkFrameFree>
        --nwkRxActiveFrames;
    1430:	80 91 e3 07 	lds	r24, 0x07E3
    1434:	81 50       	subi	r24, 0x01	; 1
    1436:	80 93 e3 07 	sts	0x07E3, r24
      } break;
    143a:	d3 94       	inc	r13
void nwkRxTaskHandler(void)
{
  if (0 == nwkRxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    143c:	b3 e0       	ldi	r27, 0x03	; 3
    143e:	db 16       	cp	r13, r27
    1440:	09 f0       	breq	.+2      	; 0x1444 <nwkRxTaskHandler+0x38c>
    1442:	5e ce       	rjmp	.-836    	; 0x1100 <nwkRxTaskHandler+0x48>
        nwkFrameFree(frame);
        --nwkRxActiveFrames;
      } break;
    }
  }
}
    1444:	2a 96       	adiw	r28, 0x0a	; 10
    1446:	0f b6       	in	r0, 0x3f	; 63
    1448:	f8 94       	cli
    144a:	de bf       	out	0x3e, r29	; 62
    144c:	0f be       	out	0x3f, r0	; 63
    144e:	cd bf       	out	0x3d, r28	; 61
    1450:	df 91       	pop	r29
    1452:	cf 91       	pop	r28
    1454:	1f 91       	pop	r17
    1456:	0f 91       	pop	r16
    1458:	ff 90       	pop	r15
    145a:	ef 90       	pop	r14
    145c:	df 90       	pop	r13
    145e:	cf 90       	pop	r12
    1460:	bf 90       	pop	r11
    1462:	af 90       	pop	r10
    1464:	9f 90       	pop	r9
    1466:	8f 90       	pop	r8
    1468:	08 95       	ret

0000146a <nwkTxBroadcastConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkTxBroadcastConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    146a:	0e 94 48 06 	call	0xc90	; 0xc90 <nwkFrameFree>
}
    146e:	08 95       	ret

00001470 <nwkTxAckWaitTimerHandler>:
}

/*****************************************************************************
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    1470:	ef 92       	push	r14
    1472:	ff 92       	push	r15
    1474:	1f 93       	push	r17
    1476:	cf 93       	push	r28
    1478:	df 93       	push	r29
    147a:	7c 01       	movw	r14, r24
  if (0 == nwkTxActiveFrames)
    147c:	80 91 f3 07 	lds	r24, 0x07F3
    1480:	88 23       	and	r24, r24
    1482:	01 f1       	breq	.+64     	; 0x14c4 <nwkTxAckWaitTimerHandler+0x54>
    1484:	c0 e0       	ldi	r28, 0x00	; 0
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);

    if (NWK_TX_STATE_WAIT_ACK == frame->state && 0 == --frame->tx.timeout)
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    1486:	d5 e1       	ldi	r29, 0x15	; 21
      frame->tx.status = NWK_NO_ACK_STATUS;
    1488:	10 e1       	ldi	r17, 0x10	; 16
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    148a:	8c 2f       	mov	r24, r28
    148c:	0e 94 4b 06 	call	0xc96	; 0xc96 <nwkFrameByIndex>
    1490:	dc 01       	movw	r26, r24

    if (NWK_TX_STATE_WAIT_ACK == frame->state && 0 == --frame->tx.timeout)
    1492:	8c 91       	ld	r24, X
    1494:	84 31       	cpi	r24, 0x14	; 20
    1496:	81 f4       	brne	.+32     	; 0x14b8 <nwkTxAckWaitTimerHandler+0x48>
    1498:	fd 01       	movw	r30, r26
    149a:	e0 58       	subi	r30, 0x80	; 128
    149c:	ff 4f       	sbci	r31, 0xFF	; 255
    149e:	20 81       	ld	r18, Z
    14a0:	31 81       	ldd	r19, Z+1	; 0x01
    14a2:	21 50       	subi	r18, 0x01	; 1
    14a4:	30 40       	sbci	r19, 0x00	; 0
    14a6:	31 83       	std	Z+1, r19	; 0x01
    14a8:	20 83       	st	Z, r18
    14aa:	21 15       	cp	r18, r1
    14ac:	31 05       	cpc	r19, r1
    14ae:	21 f4       	brne	.+8      	; 0x14b8 <nwkTxAckWaitTimerHandler+0x48>
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    14b0:	dc 93       	st	X, r29
      frame->tx.status = NWK_NO_ACK_STATUS;
    14b2:	a1 58       	subi	r26, 0x81	; 129
    14b4:	bf 4f       	sbci	r27, 0xFF	; 255
    14b6:	1c 93       	st	X, r17
    14b8:	cf 5f       	subi	r28, 0xFF	; 255
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    14ba:	c3 30       	cpi	r28, 0x03	; 3
    14bc:	31 f7       	brne	.-52     	; 0x148a <nwkTxAckWaitTimerHandler+0x1a>
      frame->state = NWK_TX_STATE_CONFIRM;
      frame->tx.status = NWK_NO_ACK_STATUS;
    }
  }

  SYS_TimerStart(timer);
    14be:	c7 01       	movw	r24, r14
    14c0:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <SYS_TimerStart>
}
    14c4:	df 91       	pop	r29
    14c6:	cf 91       	pop	r28
    14c8:	1f 91       	pop	r17
    14ca:	ff 90       	pop	r15
    14cc:	ef 90       	pop	r14
    14ce:	08 95       	ret

000014d0 <nwkTxInit>:

/*****************************************************************************
*****************************************************************************/
void nwkTxInit(void)
{
  nwkTxPhyActiveFrame = NULL;
    14d0:	10 92 f2 07 	sts	0x07F2, r1
    14d4:	10 92 f1 07 	sts	0x07F1, r1
  nwkTxActiveFrames = 0;
    14d8:	10 92 f3 07 	sts	0x07F3, r1

  nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    14dc:	82 e3       	ldi	r24, 0x32	; 50
    14de:	90 e0       	ldi	r25, 0x00	; 0
    14e0:	a0 e0       	ldi	r26, 0x00	; 0
    14e2:	b0 e0       	ldi	r27, 0x00	; 0
    14e4:	80 93 fa 07 	sts	0x07FA, r24
    14e8:	90 93 fb 07 	sts	0x07FB, r25
    14ec:	a0 93 fc 07 	sts	0x07FC, r26
    14f0:	b0 93 fd 07 	sts	0x07FD, r27
  nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    14f4:	10 92 fe 07 	sts	0x07FE, r1
  nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    14f8:	88 e3       	ldi	r24, 0x38	; 56
    14fa:	9a e0       	ldi	r25, 0x0A	; 10
    14fc:	90 93 00 08 	sts	0x0800, r25
    1500:	80 93 ff 07 	sts	0x07FF, r24
}
    1504:	08 95       	ret

00001506 <nwkTxFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    1506:	cf 93       	push	r28
    1508:	df 93       	push	r29
    150a:	ec 01       	movw	r28, r24
  NwkFrameHeader_t *header = &frame->data.header;

  if (frame->tx.control & NWK_TX_CONTROL_ROUTING)
    150c:	fc 01       	movw	r30, r24
    150e:	ee 57       	subi	r30, 0x7E	; 126
    1510:	ff 4f       	sbci	r31, 0xFF	; 255
    1512:	80 81       	ld	r24, Z
  {
    frame->state = NWK_TX_STATE_SEND;
    1514:	91 e1       	ldi	r25, 0x11	; 17
    1516:	98 83       	st	Y, r25
    else
#endif
      frame->state = NWK_TX_STATE_SEND;
  }

  frame->tx.status = NWK_SUCCESS_STATUS;
    1518:	fe 01       	movw	r30, r28
    151a:	e1 58       	subi	r30, 0x81	; 129
    151c:	ff 4f       	sbci	r31, 0xFF	; 255
    151e:	10 82       	st	Z, r1

  if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)
    1520:	80 ff       	sbrs	r24, 0
    1522:	03 c0       	rjmp	.+6      	; 0x152a <nwkTxFrame+0x24>
    frame->data.header.macDstPanId = 0xffff;
    1524:	8f ef       	ldi	r24, 0xFF	; 255
    1526:	9f ef       	ldi	r25, 0xFF	; 255
    1528:	04 c0       	rjmp	.+8      	; 0x1532 <nwkTxFrame+0x2c>
  else
    frame->data.header.macDstPanId = nwkIb.panId;
    152a:	80 91 f1 08 	lds	r24, 0x08F1
    152e:	90 91 f2 08 	lds	r25, 0x08F2
    1532:	9e 83       	std	Y+6, r25	; 0x06
    1534:	8d 83       	std	Y+5, r24	; 0x05

#ifdef NWK_ENABLE_ROUTING
  header->macDstAddr = nwkRouteNextHop(header->nwkDstAddr);
    1536:	8f 85       	ldd	r24, Y+15	; 0x0f
    1538:	98 89       	ldd	r25, Y+16	; 0x10
    153a:	0e 94 55 07 	call	0xeaa	; 0xeaa <nwkRouteNextHop>
    153e:	98 87       	std	Y+8, r25	; 0x08
    1540:	8f 83       	std	Y+7, r24	; 0x07
#else
  header->macDstAddr = header->nwkDstAddr;
#endif
  header->macSrcAddr = nwkIb.addr;
    1542:	20 91 ef 08 	lds	r18, 0x08EF
    1546:	30 91 f0 08 	lds	r19, 0x08F0
    154a:	3a 87       	std	Y+10, r19	; 0x0a
    154c:	29 87       	std	Y+9, r18	; 0x09
  header->macSeq = ++nwkIb.macSeqNum;
    154e:	20 91 f4 08 	lds	r18, 0x08F4
    1552:	2f 5f       	subi	r18, 0xFF	; 255
    1554:	20 93 f4 08 	sts	0x08F4, r18
    1558:	2c 83       	std	Y+4, r18	; 0x04

  if (0xffff == header->macDstAddr)
    155a:	2f ef       	ldi	r18, 0xFF	; 255
    155c:	8f 3f       	cpi	r24, 0xFF	; 255
    155e:	92 07       	cpc	r25, r18
    1560:	19 f4       	brne	.+6      	; 0x1568 <nwkTxFrame+0x62>
    header->macFcf = 0x8841;
    1562:	81 e4       	ldi	r24, 0x41	; 65
    1564:	98 e8       	ldi	r25, 0x88	; 136
    1566:	02 c0       	rjmp	.+4      	; 0x156c <nwkTxFrame+0x66>
  else
    header->macFcf = 0x8861;
    1568:	81 e6       	ldi	r24, 0x61	; 97
    156a:	98 e8       	ldi	r25, 0x88	; 136
    156c:	9b 83       	std	Y+3, r25	; 0x03
    156e:	8a 83       	std	Y+2, r24	; 0x02

  ++nwkTxActiveFrames;
    1570:	80 91 f3 07 	lds	r24, 0x07F3
    1574:	8f 5f       	subi	r24, 0xFF	; 255
    1576:	80 93 f3 07 	sts	0x07F3, r24
}
    157a:	df 91       	pop	r29
    157c:	cf 91       	pop	r28
    157e:	08 95       	ret

00001580 <nwkTxBroadcastFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    1580:	0f 93       	push	r16
    1582:	1f 93       	push	r17
    1584:	cf 93       	push	r28
    1586:	df 93       	push	r29
    1588:	8c 01       	movw	r16, r24
  NwkFrame_t *newFrame;

  if (NULL == (newFrame = nwkFrameAlloc(frame->size - sizeof(NwkFrameHeader_t))))
    158a:	fc 01       	movw	r30, r24
    158c:	81 81       	ldd	r24, Z+1	; 0x01
    158e:	80 51       	subi	r24, 0x10	; 16
    1590:	0e 94 22 06 	call	0xc44	; 0xc44 <nwkFrameAlloc>
    1594:	ec 01       	movw	r28, r24
    1596:	00 97       	sbiw	r24, 0x00	; 0
    1598:	b1 f1       	breq	.+108    	; 0x1606 <nwkTxBroadcastFrame+0x86>
    return;

  newFrame->tx.confirm = nwkTxBroadcastConf;
    159a:	fc 01       	movw	r30, r24
    159c:	ed 57       	subi	r30, 0x7D	; 125
    159e:	ff 4f       	sbci	r31, 0xFF	; 255
    15a0:	85 e3       	ldi	r24, 0x35	; 53
    15a2:	9a e0       	ldi	r25, 0x0A	; 10
    15a4:	91 83       	std	Z+1, r25	; 0x01
    15a6:	80 83       	st	Z, r24
  memcpy((uint8_t *)&newFrame->data, (uint8_t *)&frame->data, frame->size);
    15a8:	ce 01       	movw	r24, r28
    15aa:	02 96       	adiw	r24, 0x02	; 2
    15ac:	f8 01       	movw	r30, r16
    15ae:	41 81       	ldd	r20, Z+1	; 0x01
    15b0:	b8 01       	movw	r22, r16
    15b2:	6e 5f       	subi	r22, 0xFE	; 254
    15b4:	7f 4f       	sbci	r23, 0xFF	; 255
    15b6:	50 e0       	ldi	r21, 0x00	; 0
    15b8:	0e 94 cd 11 	call	0x239a	; 0x239a <memcpy>

  newFrame->state = NWK_TX_STATE_SEND;
    15bc:	81 e1       	ldi	r24, 0x11	; 17
    15be:	88 83       	st	Y, r24
  newFrame->tx.status = NWK_SUCCESS_STATUS;
    15c0:	fe 01       	movw	r30, r28
    15c2:	e1 58       	subi	r30, 0x81	; 129
    15c4:	ff 4f       	sbci	r31, 0xFF	; 255
    15c6:	10 82       	st	Z, r1

  newFrame->data.header.macFcf = 0x8841;
    15c8:	81 e4       	ldi	r24, 0x41	; 65
    15ca:	98 e8       	ldi	r25, 0x88	; 136
    15cc:	9b 83       	std	Y+3, r25	; 0x03
    15ce:	8a 83       	std	Y+2, r24	; 0x02
  newFrame->data.header.macDstAddr = 0xffff;
    15d0:	8f ef       	ldi	r24, 0xFF	; 255
    15d2:	9f ef       	ldi	r25, 0xFF	; 255
    15d4:	98 87       	std	Y+8, r25	; 0x08
    15d6:	8f 83       	std	Y+7, r24	; 0x07
  newFrame->data.header.macDstPanId = nwkIb.panId;
    15d8:	80 91 f1 08 	lds	r24, 0x08F1
    15dc:	90 91 f2 08 	lds	r25, 0x08F2
    15e0:	9e 83       	std	Y+6, r25	; 0x06
    15e2:	8d 83       	std	Y+5, r24	; 0x05
  newFrame->data.header.macSrcAddr = nwkIb.addr;
    15e4:	80 91 ef 08 	lds	r24, 0x08EF
    15e8:	90 91 f0 08 	lds	r25, 0x08F0
    15ec:	9a 87       	std	Y+10, r25	; 0x0a
    15ee:	89 87       	std	Y+9, r24	; 0x09
  newFrame->data.header.macSeq = ++nwkIb.macSeqNum;
    15f0:	80 91 f4 08 	lds	r24, 0x08F4
    15f4:	8f 5f       	subi	r24, 0xFF	; 255
    15f6:	80 93 f4 08 	sts	0x08F4, r24
    15fa:	8c 83       	std	Y+4, r24	; 0x04

  ++nwkTxActiveFrames;
    15fc:	80 91 f3 07 	lds	r24, 0x07F3
    1600:	8f 5f       	subi	r24, 0xFF	; 255
    1602:	80 93 f3 07 	sts	0x07F3, r24
}
    1606:	df 91       	pop	r29
    1608:	cf 91       	pop	r28
    160a:	1f 91       	pop	r17
    160c:	0f 91       	pop	r16
    160e:	08 95       	ret

00001610 <nwkTxAckReceived>:
}

/*****************************************************************************
*****************************************************************************/
void nwkTxAckReceived(NWK_DataInd_t *ind)
{
    1610:	1f 93       	push	r17
    1612:	cf 93       	push	r28
    1614:	df 93       	push	r29
  NwkAckCommand_t *command = (NwkAckCommand_t *)ind->data;
    1616:	fc 01       	movw	r30, r24
    1618:	c5 81       	ldd	r28, Z+5	; 0x05
    161a:	d6 81       	ldd	r29, Z+6	; 0x06

  if (0 == nwkTxActiveFrames)
    161c:	80 91 f3 07 	lds	r24, 0x07F3
    1620:	88 23       	and	r24, r24
    1622:	b1 f0       	breq	.+44     	; 0x1650 <nwkTxAckReceived+0x40>
    1624:	10 e0       	ldi	r17, 0x00	; 0
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    1626:	81 2f       	mov	r24, r17
    1628:	0e 94 4b 06 	call	0xc96	; 0xc96 <nwkFrameByIndex>
    162c:	fc 01       	movw	r30, r24

    if (NWK_TX_STATE_WAIT_ACK == frame->state && frame->data.header.nwkSeq == command->seq)
    162e:	80 81       	ld	r24, Z
    1630:	84 31       	cpi	r24, 0x14	; 20
    1632:	59 f4       	brne	.+22     	; 0x164a <nwkTxAckReceived+0x3a>
    1634:	94 85       	ldd	r25, Z+12	; 0x0c
    1636:	89 81       	ldd	r24, Y+1	; 0x01
    1638:	98 17       	cp	r25, r24
    163a:	39 f4       	brne	.+14     	; 0x164a <nwkTxAckReceived+0x3a>
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    163c:	85 e1       	ldi	r24, 0x15	; 21
    163e:	80 83       	st	Z, r24
      frame->tx.control = command->control;
    1640:	8a 81       	ldd	r24, Y+2	; 0x02
    1642:	ee 57       	subi	r30, 0x7E	; 126
    1644:	ff 4f       	sbci	r31, 0xFF	; 255
    1646:	80 83       	st	Z, r24
      return;
    1648:	03 c0       	rjmp	.+6      	; 0x1650 <nwkTxAckReceived+0x40>
    164a:	1f 5f       	subi	r17, 0xFF	; 255
  NwkAckCommand_t *command = (NwkAckCommand_t *)ind->data;

  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    164c:	13 30       	cpi	r17, 0x03	; 3
    164e:	59 f7       	brne	.-42     	; 0x1626 <nwkTxAckReceived+0x16>
      frame->state = NWK_TX_STATE_CONFIRM;
      frame->tx.control = command->control;
      return;
    }
  }
}
    1650:	df 91       	pop	r29
    1652:	cf 91       	pop	r28
    1654:	1f 91       	pop	r17
    1656:	08 95       	ret

00001658 <nwkTxBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkTxBusy(void)
{
  return nwkTxActiveFrames > 0;
    1658:	81 e0       	ldi	r24, 0x01	; 1
    165a:	90 91 f3 07 	lds	r25, 0x07F3
    165e:	99 23       	and	r25, r25
    1660:	09 f4       	brne	.+2      	; 0x1664 <nwkTxBusy+0xc>
    1662:	80 e0       	ldi	r24, 0x00	; 0
}
    1664:	08 95       	ret

00001666 <PHY_DataConf>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
  nwkTxPhyActiveFrame->tx.status = convertPhyStatus(status);
    1666:	e0 91 f1 07 	lds	r30, 0x07F1
    166a:	f0 91 f2 07 	lds	r31, 0x07F2

/*****************************************************************************
*****************************************************************************/
static uint8_t convertPhyStatus(uint8_t status)
{
  if (TRAC_STATUS_SUCCESS == status ||
    166e:	83 30       	cpi	r24, 0x03	; 3
    1670:	30 f0       	brcs	.+12     	; 0x167e <PHY_DataConf+0x18>
      TRAC_STATUS_SUCCESS_DATA_PENDING == status ||
      TRAC_STATUS_SUCCESS_WAIT_FOR_ACK == status)
    return NWK_SUCCESS_STATUS;

  else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    1672:	83 30       	cpi	r24, 0x03	; 3
    1674:	31 f0       	breq	.+12     	; 0x1682 <PHY_DataConf+0x1c>
    return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

  else if (TRAC_STATUS_NO_ACK == status)
    1676:	85 30       	cpi	r24, 0x05	; 5
    1678:	31 f4       	brne	.+12     	; 0x1686 <PHY_DataConf+0x20>
    return NWK_PHY_NO_ACK_STATUS;
    167a:	81 e2       	ldi	r24, 0x21	; 33
    167c:	05 c0       	rjmp	.+10     	; 0x1688 <PHY_DataConf+0x22>
static uint8_t convertPhyStatus(uint8_t status)
{
  if (TRAC_STATUS_SUCCESS == status ||
      TRAC_STATUS_SUCCESS_DATA_PENDING == status ||
      TRAC_STATUS_SUCCESS_WAIT_FOR_ACK == status)
    return NWK_SUCCESS_STATUS;
    167e:	80 e0       	ldi	r24, 0x00	; 0
    1680:	03 c0       	rjmp	.+6      	; 0x1688 <PHY_DataConf+0x22>

  else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    1682:	80 e2       	ldi	r24, 0x20	; 32
    1684:	01 c0       	rjmp	.+2      	; 0x1688 <PHY_DataConf+0x22>

  else if (TRAC_STATUS_NO_ACK == status)
    return NWK_PHY_NO_ACK_STATUS;

  else
    return NWK_ERROR_STATUS;
    1686:	81 e0       	ldi	r24, 0x01	; 1

/*****************************************************************************
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
  nwkTxPhyActiveFrame->tx.status = convertPhyStatus(status);
    1688:	df 01       	movw	r26, r30
    168a:	a1 58       	subi	r26, 0x81	; 129
    168c:	bf 4f       	sbci	r27, 0xFF	; 255
    168e:	8c 93       	st	X, r24
  nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    1690:	83 e1       	ldi	r24, 0x13	; 19
    1692:	80 83       	st	Z, r24
  nwkTxPhyActiveFrame = NULL;
    1694:	10 92 f2 07 	sts	0x07F2, r1
    1698:	10 92 f1 07 	sts	0x07F1, r1
}
    169c:	08 95       	ret

0000169e <nwkTxTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    169e:	cf 92       	push	r12
    16a0:	df 92       	push	r13
    16a2:	ef 92       	push	r14
    16a4:	ff 92       	push	r15
    16a6:	0f 93       	push	r16
    16a8:	1f 93       	push	r17
    16aa:	cf 93       	push	r28
    16ac:	df 93       	push	r29
  if (0 == nwkTxActiveFrames)
    16ae:	80 91 f3 07 	lds	r24, 0x07F3
    16b2:	88 23       	and	r24, r24
    16b4:	09 f4       	brne	.+2      	; 0x16b8 <nwkTxTaskHandler+0x1a>
    16b6:	55 c0       	rjmp	.+170    	; 0x1762 <nwkTxTaskHandler+0xc4>
    16b8:	10 e0       	ldi	r17, 0x00	; 0
            frame->state = NWK_TX_STATE_CONFIRM;
          }
        }
        else
        {
          frame->state = NWK_TX_STATE_CONFIRM;
    16ba:	05 e1       	ldi	r16, 0x15	; 21
        if (NWK_SUCCESS_STATUS == frame->tx.status)
        {
          if (frame->data.header.nwkSrcAddr == nwkIb.addr &&
              frame->data.header.nwkFcf.ackRequest)
          {
            frame->state = NWK_TX_STATE_WAIT_ACK;
    16bc:	84 e1       	ldi	r24, 0x14	; 20
    16be:	f8 2e       	mov	r15, r24
            frame->tx.timeout = NWK_ACK_WAIT_TIME / NWK_TX_ACK_WAIT_TIMER_INTERVAL + 1;
    16c0:	95 e1       	ldi	r25, 0x15	; 21
    16c2:	c9 2e       	mov	r12, r25
    16c4:	d1 2c       	mov	r13, r1
      case NWK_TX_STATE_SEND:
      {
        if (!PHY_Busy())
        {
          nwkTxPhyActiveFrame = frame;
          frame->state = NWK_TX_STATE_WAIT_CONF;
    16c6:	22 e1       	ldi	r18, 0x12	; 18
    16c8:	e2 2e       	mov	r14, r18
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    16ca:	81 2f       	mov	r24, r17
    16cc:	0e 94 4b 06 	call	0xc96	; 0xc96 <nwkFrameByIndex>
    16d0:	ec 01       	movw	r28, r24

    switch (frame->state)
    16d2:	88 81       	ld	r24, Y
    16d4:	83 31       	cpi	r24, 0x13	; 19
    16d6:	99 f0       	breq	.+38     	; 0x16fe <nwkTxTaskHandler+0x60>
    16d8:	85 31       	cpi	r24, 0x15	; 21
    16da:	79 f1       	breq	.+94     	; 0x173a <nwkTxTaskHandler+0x9c>
    16dc:	81 31       	cpi	r24, 0x11	; 17
    16de:	e9 f5       	brne	.+122    	; 0x175a <nwkTxTaskHandler+0xbc>
      } break;
#endif

      case NWK_TX_STATE_SEND:
      {
        if (!PHY_Busy())
    16e0:	0e 94 57 0c 	call	0x18ae	; 0x18ae <PHY_Busy>
    16e4:	88 23       	and	r24, r24
    16e6:	c9 f5       	brne	.+114    	; 0x175a <nwkTxTaskHandler+0xbc>
        {
          nwkTxPhyActiveFrame = frame;
    16e8:	d0 93 f2 07 	sts	0x07F2, r29
    16ec:	c0 93 f1 07 	sts	0x07F1, r28
          frame->state = NWK_TX_STATE_WAIT_CONF;
    16f0:	e8 82       	st	Y, r14
          PHY_DataReq((uint8_t *)&frame->data, frame->size);
    16f2:	ce 01       	movw	r24, r28
    16f4:	02 96       	adiw	r24, 0x02	; 2
    16f6:	69 81       	ldd	r22, Y+1	; 0x01
    16f8:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <PHY_DataReq>
    16fc:	2e c0       	rjmp	.+92     	; 0x175a <nwkTxTaskHandler+0xbc>
      case NWK_TX_STATE_WAIT_CONF:
        break;

      case NWK_TX_STATE_SENT:
      {
        if (NWK_SUCCESS_STATUS == frame->tx.status)
    16fe:	fe 01       	movw	r30, r28
    1700:	e1 58       	subi	r30, 0x81	; 129
    1702:	ff 4f       	sbci	r31, 0xFF	; 255
    1704:	80 81       	ld	r24, Z
    1706:	88 23       	and	r24, r24
    1708:	b1 f4       	brne	.+44     	; 0x1736 <nwkTxTaskHandler+0x98>
        {
          if (frame->data.header.nwkSrcAddr == nwkIb.addr &&
    170a:	2d 85       	ldd	r18, Y+13	; 0x0d
    170c:	3e 85       	ldd	r19, Y+14	; 0x0e
    170e:	80 91 ef 08 	lds	r24, 0x08EF
    1712:	90 91 f0 08 	lds	r25, 0x08F0
    1716:	28 17       	cp	r18, r24
    1718:	39 07       	cpc	r19, r25
    171a:	69 f4       	brne	.+26     	; 0x1736 <nwkTxTaskHandler+0x98>
    171c:	8b 85       	ldd	r24, Y+11	; 0x0b
    171e:	80 ff       	sbrs	r24, 0
    1720:	0a c0       	rjmp	.+20     	; 0x1736 <nwkTxTaskHandler+0x98>
              frame->data.header.nwkFcf.ackRequest)
          {
            frame->state = NWK_TX_STATE_WAIT_ACK;
    1722:	f8 82       	st	Y, r15
            frame->tx.timeout = NWK_ACK_WAIT_TIME / NWK_TX_ACK_WAIT_TIMER_INTERVAL + 1;
    1724:	c0 58       	subi	r28, 0x80	; 128
    1726:	df 4f       	sbci	r29, 0xFF	; 255
    1728:	d9 82       	std	Y+1, r13	; 0x01
    172a:	c8 82       	st	Y, r12
            SYS_TimerStart(&nwkTxAckWaitTimer);
    172c:	84 ef       	ldi	r24, 0xF4	; 244
    172e:	97 e0       	ldi	r25, 0x07	; 7
    1730:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <SYS_TimerStart>
    1734:	12 c0       	rjmp	.+36     	; 0x175a <nwkTxTaskHandler+0xbc>
            frame->state = NWK_TX_STATE_CONFIRM;
          }
        }
        else
        {
          frame->state = NWK_TX_STATE_CONFIRM;
    1736:	08 83       	st	Y, r16
    1738:	10 c0       	rjmp	.+32     	; 0x175a <nwkTxTaskHandler+0xbc>
        break;

      case NWK_TX_STATE_CONFIRM:
      {
#ifdef NWK_ENABLE_ROUTING
        nwkRouteFrameSent(frame);
    173a:	ce 01       	movw	r24, r28
    173c:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <nwkRouteFrameSent>
#endif
        frame->tx.confirm(frame);
    1740:	fe 01       	movw	r30, r28
    1742:	ed 57       	subi	r30, 0x7D	; 125
    1744:	ff 4f       	sbci	r31, 0xFF	; 255
    1746:	01 90       	ld	r0, Z+
    1748:	f0 81       	ld	r31, Z
    174a:	e0 2d       	mov	r30, r0
    174c:	ce 01       	movw	r24, r28
    174e:	09 95       	icall
        --nwkTxActiveFrames;
    1750:	80 91 f3 07 	lds	r24, 0x07F3
    1754:	81 50       	subi	r24, 0x01	; 1
    1756:	80 93 f3 07 	sts	0x07F3, r24
      } break;
    175a:	1f 5f       	subi	r17, 0xFF	; 255
void nwkTxTaskHandler(void)
{
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    175c:	13 30       	cpi	r17, 0x03	; 3
    175e:	09 f0       	breq	.+2      	; 0x1762 <nwkTxTaskHandler+0xc4>
    1760:	b4 cf       	rjmp	.-152    	; 0x16ca <nwkTxTaskHandler+0x2c>

      default:
        break;
    };
  }
}
    1762:	df 91       	pop	r29
    1764:	cf 91       	pop	r28
    1766:	1f 91       	pop	r17
    1768:	0f 91       	pop	r16
    176a:	ff 90       	pop	r15
    176c:	ef 90       	pop	r14
    176e:	df 90       	pop	r13
    1770:	cf 90       	pop	r12
    1772:	08 95       	ret

00001774 <phyTrxSetState>:

/*****************************************************************************
*****************************************************************************/
static inline void phyTrxSetState(uint8_t state)
{
  TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    1774:	93 e0       	ldi	r25, 0x03	; 3
    1776:	90 93 42 01 	sts	0x0142, r25
  TRX_STATE_REG = state;
    177a:	80 93 42 01 	sts	0x0142, r24
  while (state != TRX_STATUS_REG_s.trxStatus);
    177e:	90 91 41 01 	lds	r25, 0x0141
    1782:	9f 71       	andi	r25, 0x1F	; 31
    1784:	89 17       	cp	r24, r25
    1786:	d9 f7       	brne	.-10     	; 0x177e <phyTrxSetState+0xa>
}
    1788:	08 95       	ret

0000178a <phySetRxState>:

/*****************************************************************************
*****************************************************************************/
static void phySetRxState(void)
{
  if (phyIb.rx)
    178a:	80 91 0b 08 	lds	r24, 0x080B
    178e:	88 23       	and	r24, r24
    1790:	11 f0       	breq	.+4      	; 0x1796 <phySetRxState+0xc>
    phyTrxSetState(TRX_CMD_RX_AACK_ON);
    1792:	86 e1       	ldi	r24, 0x16	; 22
    1794:	01 c0       	rjmp	.+2      	; 0x1798 <phySetRxState+0xe>
  else
    phyTrxSetState(TRX_CMD_TRX_OFF);
    1796:	88 e0       	ldi	r24, 0x08	; 8
    1798:	0e 94 ba 0b 	call	0x1774	; 0x1774 <phyTrxSetState>
    179c:	08 95       	ret

0000179e <phyGetRandomNumber>:

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
static uint16_t phyGetRandomNumber(void)
{
    179e:	0f 93       	push	r16
    17a0:	1f 93       	push	r17
    17a2:	cf 93       	push	r28
    17a4:	df 93       	push	r29
  uint16_t rnd = 0;

  IRQ_MASK_REG = 0x00;
    17a6:	10 92 4e 01 	sts	0x014E, r1
  phyTrxSetState(TRX_CMD_RX_ON);
    17aa:	86 e0       	ldi	r24, 0x06	; 6
    17ac:	0e 94 ba 0b 	call	0x1774	; 0x1774 <phyTrxSetState>
    17b0:	c0 e0       	ldi	r28, 0x00	; 0
    17b2:	d0 e0       	ldi	r29, 0x00	; 0
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
static uint16_t phyGetRandomNumber(void)
{
  uint16_t rnd = 0;
    17b4:	00 e0       	ldi	r16, 0x00	; 0
    17b6:	10 e0       	ldi	r17, 0x00	; 0
  IRQ_MASK_REG = 0x00;
  phyTrxSetState(TRX_CMD_RX_ON);

  for (uint8_t i = 0; i < 16; i += 2)
  {
    HAL_Delay(RANDOM_NUMBER_UPDATE_INTERVAL);
    17b8:	81 e0       	ldi	r24, 0x01	; 1
    17ba:	0e 94 60 02 	call	0x4c0	; 0x4c0 <HAL_Delay>
    rnd |= PHY_RSSI_REG_s.rndValue << i;
    17be:	80 91 46 01 	lds	r24, 0x0146
    17c2:	82 95       	swap	r24
    17c4:	86 95       	lsr	r24
    17c6:	83 70       	andi	r24, 0x03	; 3
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	0c 2e       	mov	r0, r28
    17cc:	02 c0       	rjmp	.+4      	; 0x17d2 <phyGetRandomNumber+0x34>
    17ce:	88 0f       	add	r24, r24
    17d0:	99 1f       	adc	r25, r25
    17d2:	0a 94       	dec	r0
    17d4:	e2 f7       	brpl	.-8      	; 0x17ce <phyGetRandomNumber+0x30>
    17d6:	08 2b       	or	r16, r24
    17d8:	19 2b       	or	r17, r25
    17da:	22 96       	adiw	r28, 0x02	; 2
  uint16_t rnd = 0;

  IRQ_MASK_REG = 0x00;
  phyTrxSetState(TRX_CMD_RX_ON);

  for (uint8_t i = 0; i < 16; i += 2)
    17dc:	c0 31       	cpi	r28, 0x10	; 16
    17de:	d1 05       	cpc	r29, r1
    17e0:	59 f7       	brne	.-42     	; 0x17b8 <phyGetRandomNumber+0x1a>
  {
    HAL_Delay(RANDOM_NUMBER_UPDATE_INTERVAL);
    rnd |= PHY_RSSI_REG_s.rndValue << i;
  }

  phyTrxSetState(TRX_CMD_TRX_OFF);
    17e2:	88 e0       	ldi	r24, 0x08	; 8
    17e4:	0e 94 ba 0b 	call	0x1774	; 0x1774 <phyTrxSetState>

  IRQ_STATUS_REG = IRQ_STATUS_CLEAR_VALUE;
    17e8:	8f ef       	ldi	r24, 0xFF	; 255
    17ea:	80 93 4f 01 	sts	0x014F, r24
  IRQ_MASK_REG_s.rxEndEn = 1;
    17ee:	80 91 4e 01 	lds	r24, 0x014E
    17f2:	88 60       	ori	r24, 0x08	; 8
    17f4:	80 93 4e 01 	sts	0x014E, r24
  IRQ_MASK_REG_s.txEndEn = 1;
    17f8:	80 91 4e 01 	lds	r24, 0x014E
    17fc:	80 64       	ori	r24, 0x40	; 64
    17fe:	80 93 4e 01 	sts	0x014E, r24

  return rnd;
}
    1802:	c8 01       	movw	r24, r16
    1804:	df 91       	pop	r29
    1806:	cf 91       	pop	r28
    1808:	1f 91       	pop	r17
    180a:	0f 91       	pop	r16
    180c:	08 95       	ret

0000180e <PHY_Init>:

/*****************************************************************************
*****************************************************************************/
void PHY_Init(void)
{
  TRXPR_REG_s.trxrst = 1;
    180e:	e9 e3       	ldi	r30, 0x39	; 57
    1810:	f1 e0       	ldi	r31, 0x01	; 1
    1812:	80 81       	ld	r24, Z
    1814:	81 60       	ori	r24, 0x01	; 1
    1816:	80 83       	st	Z, r24

  phyTrxSetState(TRX_CMD_TRX_OFF);
    1818:	88 e0       	ldi	r24, 0x08	; 8
    181a:	0e 94 ba 0b 	call	0x1774	; 0x1774 <phyTrxSetState>

  CSMA_SEED_1_REG_s.aackSetPd = 1;
    181e:	ee e6       	ldi	r30, 0x6E	; 110
    1820:	f1 e0       	ldi	r31, 0x01	; 1
    1822:	80 81       	ld	r24, Z
    1824:	80 62       	ori	r24, 0x20	; 32
    1826:	80 83       	st	Z, r24
  CSMA_SEED_1_REG_s.aackDisAck = 0;
    1828:	80 81       	ld	r24, Z
    182a:	8f 7e       	andi	r24, 0xEF	; 239
    182c:	80 83       	st	Z, r24

  IRQ_STATUS_REG = IRQ_STATUS_CLEAR_VALUE;
    182e:	8f ef       	ldi	r24, 0xFF	; 255
    1830:	80 93 4f 01 	sts	0x014F, r24
  IRQ_MASK_REG_s.rxEndEn = 1;
    1834:	ee e4       	ldi	r30, 0x4E	; 78
    1836:	f1 e0       	ldi	r31, 0x01	; 1
    1838:	80 81       	ld	r24, Z
    183a:	88 60       	ori	r24, 0x08	; 8
    183c:	80 83       	st	Z, r24
  IRQ_MASK_REG_s.txEndEn = 1;
    183e:	80 81       	ld	r24, Z
    1840:	80 64       	ori	r24, 0x40	; 64
    1842:	80 83       	st	Z, r24

  TRX_CTRL_2_REG_s.rxSafeMode = 1;
    1844:	ec e4       	ldi	r30, 0x4C	; 76
    1846:	f1 e0       	ldi	r31, 0x01	; 1
    1848:	80 81       	ld	r24, Z
    184a:	80 68       	ori	r24, 0x80	; 128
    184c:	80 83       	st	Z, r24

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
  CSMA_SEED_0_REG = (uint8_t)phyGetRandomNumber();
    184e:	0e 94 cf 0b 	call	0x179e	; 0x179e <phyGetRandomNumber>
    1852:	80 93 6d 01 	sts	0x016D, r24
#else
  CSMA_SEED_0_REG = 0x11;
#endif

  phyIb.request = PHY_REQ_NONE;
    1856:	10 92 05 08 	sts	0x0805, r1
  phyIb.rx = false;
    185a:	10 92 0b 08 	sts	0x080B, r1
  phyState = PHY_STATE_IDLE;
    185e:	81 e0       	ldi	r24, 0x01	; 1
    1860:	80 93 04 08 	sts	0x0804, r24
}
    1864:	08 95       	ret

00001866 <PHY_SetRxState>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
  phyIb.request |= PHY_REQ_RX;
    1866:	90 91 05 08 	lds	r25, 0x0805
    186a:	98 60       	ori	r25, 0x08	; 8
    186c:	90 93 05 08 	sts	0x0805, r25
  phyIb.rx = rx;
    1870:	80 93 0b 08 	sts	0x080B, r24
}
    1874:	08 95       	ret

00001876 <PHY_SetChannel>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
  phyIb.request |= PHY_REQ_CHANNEL;
    1876:	90 91 05 08 	lds	r25, 0x0805
    187a:	91 60       	ori	r25, 0x01	; 1
    187c:	90 93 05 08 	sts	0x0805, r25
  phyIb.channel = channel;
    1880:	80 93 06 08 	sts	0x0806, r24
}
    1884:	08 95       	ret

00001886 <PHY_SetPanId>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
  phyIb.request |= PHY_REQ_PANID;
    1886:	20 91 05 08 	lds	r18, 0x0805
    188a:	22 60       	ori	r18, 0x02	; 2
    188c:	20 93 05 08 	sts	0x0805, r18
  phyIb.panId = panId;
    1890:	90 93 08 08 	sts	0x0808, r25
    1894:	80 93 07 08 	sts	0x0807, r24
}
    1898:	08 95       	ret

0000189a <PHY_SetShortAddr>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
  phyIb.request |= PHY_REQ_ADDR;
    189a:	20 91 05 08 	lds	r18, 0x0805
    189e:	24 60       	ori	r18, 0x04	; 4
    18a0:	20 93 05 08 	sts	0x0805, r18
  phyIb.addr = addr;
    18a4:	90 93 0a 08 	sts	0x080A, r25
    18a8:	80 93 09 08 	sts	0x0809, r24
}
    18ac:	08 95       	ret

000018ae <PHY_Busy>:

/*****************************************************************************
*****************************************************************************/
bool PHY_Busy(void)
{
  return PHY_STATE_IDLE != phyState || PHY_REQ_NONE != phyIb.request;
    18ae:	80 91 04 08 	lds	r24, 0x0804
    18b2:	81 30       	cpi	r24, 0x01	; 1
    18b4:	49 f4       	brne	.+18     	; 0x18c8 <PHY_Busy+0x1a>
    18b6:	81 e0       	ldi	r24, 0x01	; 1
    18b8:	90 e0       	ldi	r25, 0x00	; 0
    18ba:	20 91 05 08 	lds	r18, 0x0805
    18be:	22 23       	and	r18, r18
    18c0:	29 f4       	brne	.+10     	; 0x18cc <PHY_Busy+0x1e>
    18c2:	80 e0       	ldi	r24, 0x00	; 0
    18c4:	90 e0       	ldi	r25, 0x00	; 0
    18c6:	08 95       	ret
    18c8:	81 e0       	ldi	r24, 0x01	; 1
    18ca:	90 e0       	ldi	r25, 0x00	; 0
}
    18cc:	08 95       	ret

000018ce <PHY_Sleep>:

/*****************************************************************************
*****************************************************************************/
void PHY_Sleep(void)
{
  phyTrxSetState(TRX_CMD_TRX_OFF);
    18ce:	88 e0       	ldi	r24, 0x08	; 8
    18d0:	0e 94 ba 0b 	call	0x1774	; 0x1774 <phyTrxSetState>
  TRXPR_REG_s.slptr = 1;
    18d4:	e9 e3       	ldi	r30, 0x39	; 57
    18d6:	f1 e0       	ldi	r31, 0x01	; 1
    18d8:	80 81       	ld	r24, Z
    18da:	82 60       	ori	r24, 0x02	; 2
    18dc:	80 83       	st	Z, r24
  phyState = PHY_STATE_SLEEP;
    18de:	82 e0       	ldi	r24, 0x02	; 2
    18e0:	80 93 04 08 	sts	0x0804, r24
}
    18e4:	08 95       	ret

000018e6 <PHY_Wakeup>:

/*****************************************************************************
*****************************************************************************/
void PHY_Wakeup(void)
{
  TRXPR_REG_s.slptr = 0;
    18e6:	e9 e3       	ldi	r30, 0x39	; 57
    18e8:	f1 e0       	ldi	r31, 0x01	; 1
    18ea:	80 81       	ld	r24, Z
    18ec:	8d 7f       	andi	r24, 0xFD	; 253
    18ee:	80 83       	st	Z, r24
  phySetRxState();
    18f0:	0e 94 c5 0b 	call	0x178a	; 0x178a <phySetRxState>
  phyState = PHY_STATE_IDLE;
    18f4:	81 e0       	ldi	r24, 0x01	; 1
    18f6:	80 93 04 08 	sts	0x0804, r24
}
    18fa:	08 95       	ret

000018fc <PHY_DataReq>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataReq(uint8_t *data, uint8_t size)
{
    18fc:	1f 93       	push	r17
    18fe:	cf 93       	push	r28
    1900:	df 93       	push	r29
    1902:	00 d0       	rcall	.+0      	; 0x1904 <PHY_DataReq+0x8>
    1904:	cd b7       	in	r28, 0x3d	; 61
    1906:	de b7       	in	r29, 0x3e	; 62
    1908:	18 2f       	mov	r17, r24
  phyTrxSetState(TRX_CMD_TX_ARET_ON);
    190a:	89 e1       	ldi	r24, 0x19	; 25
    190c:	69 83       	std	Y+1, r22	; 0x01
    190e:	9a 83       	std	Y+2, r25	; 0x02
    1910:	0e 94 ba 0b 	call	0x1774	; 0x1774 <phyTrxSetState>

  TRX_FRAME_BUFFER(0) = size + 2/*crc*/;
    1914:	69 81       	ldd	r22, Y+1	; 0x01
    1916:	86 2f       	mov	r24, r22
    1918:	8e 5f       	subi	r24, 0xFE	; 254
    191a:	80 93 80 01 	sts	0x0180, r24
  for (uint8_t i = 0; i < size; i++)
    191e:	e1 2f       	mov	r30, r17
    1920:	9a 81       	ldd	r25, Y+2	; 0x02
    1922:	f9 2f       	mov	r31, r25
    1924:	a1 e8       	ldi	r26, 0x81	; 129
    1926:	b1 e0       	ldi	r27, 0x01	; 1
    1928:	02 c0       	rjmp	.+4      	; 0x192e <PHY_DataReq+0x32>
    TRX_FRAME_BUFFER(i+1) = data[i];
    192a:	81 91       	ld	r24, Z+
    192c:	8d 93       	st	X+, r24
void PHY_DataReq(uint8_t *data, uint8_t size)
{
  phyTrxSetState(TRX_CMD_TX_ARET_ON);

  TRX_FRAME_BUFFER(0) = size + 2/*crc*/;
  for (uint8_t i = 0; i < size; i++)
    192e:	8e 2f       	mov	r24, r30
    1930:	81 1b       	sub	r24, r17
    1932:	86 17       	cp	r24, r22
    1934:	d0 f3       	brcs	.-12     	; 0x192a <PHY_DataReq+0x2e>
    TRX_FRAME_BUFFER(i+1) = data[i];

  TRX_STATE_REG = TRX_CMD_TX_START;
    1936:	82 e0       	ldi	r24, 0x02	; 2
    1938:	80 93 42 01 	sts	0x0142, r24

  phyState = PHY_STATE_TX_WAIT_END;
    193c:	83 e0       	ldi	r24, 0x03	; 3
    193e:	80 93 04 08 	sts	0x0804, r24
}
    1942:	0f 90       	pop	r0
    1944:	0f 90       	pop	r0
    1946:	df 91       	pop	r29
    1948:	cf 91       	pop	r28
    194a:	1f 91       	pop	r17
    194c:	08 95       	ret

0000194e <PHY_RandomReq>:
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
void PHY_RandomReq(void)
{
  phyIb.request |= PHY_REQ_RANDOM;
    194e:	80 91 05 08 	lds	r24, 0x0805
    1952:	80 61       	ori	r24, 0x10	; 16
    1954:	80 93 05 08 	sts	0x0805, r24
}
    1958:	08 95       	ret

0000195a <__vector_63>:
#endif

/*****************************************************************************
*****************************************************************************/
ISR(TRX24_TX_END_vect)
{
    195a:	1f 92       	push	r1
    195c:	0f 92       	push	r0
    195e:	0f b6       	in	r0, 0x3f	; 63
    1960:	0f 92       	push	r0
    1962:	0b b6       	in	r0, 0x3b	; 59
    1964:	0f 92       	push	r0
    1966:	11 24       	eor	r1, r1
    1968:	2f 93       	push	r18
    196a:	3f 93       	push	r19
    196c:	4f 93       	push	r20
    196e:	5f 93       	push	r21
    1970:	6f 93       	push	r22
    1972:	7f 93       	push	r23
    1974:	8f 93       	push	r24
    1976:	9f 93       	push	r25
    1978:	af 93       	push	r26
    197a:	bf 93       	push	r27
    197c:	ef 93       	push	r30
    197e:	ff 93       	push	r31
  if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus)
    1980:	80 91 41 01 	lds	r24, 0x0141
    1984:	8f 71       	andi	r24, 0x1F	; 31
    1986:	89 31       	cpi	r24, 0x19	; 25
    1988:	69 f4       	brne	.+26     	; 0x19a4 <__vector_63+0x4a>
  {
    //TRX_STATE_REG = TRX_CMD_PLL_ON; // Don't wait for this to complete
    phyTrxSetState(TRX_CMD_PLL_ON);
    198a:	89 e0       	ldi	r24, 0x09	; 9
    198c:	0e 94 ba 0b 	call	0x1774	; 0x1774 <phyTrxSetState>

    phyState = PHY_STATE_TX_CONFIRM;
    1990:	84 e0       	ldi	r24, 0x04	; 4
    1992:	80 93 04 08 	sts	0x0804, r24
    phyTxStatus = TRX_STATE_REG_s.tracStatus;
    1996:	80 91 42 01 	lds	r24, 0x0142
    199a:	82 95       	swap	r24
    199c:	86 95       	lsr	r24
    199e:	87 70       	andi	r24, 0x07	; 7
    19a0:	80 93 03 08 	sts	0x0803, r24
  }
  else
  {
    // Auto ACK transmission completed
  }
}
    19a4:	ff 91       	pop	r31
    19a6:	ef 91       	pop	r30
    19a8:	bf 91       	pop	r27
    19aa:	af 91       	pop	r26
    19ac:	9f 91       	pop	r25
    19ae:	8f 91       	pop	r24
    19b0:	7f 91       	pop	r23
    19b2:	6f 91       	pop	r22
    19b4:	5f 91       	pop	r21
    19b6:	4f 91       	pop	r20
    19b8:	3f 91       	pop	r19
    19ba:	2f 91       	pop	r18
    19bc:	0f 90       	pop	r0
    19be:	0b be       	out	0x3b, r0	; 59
    19c0:	0f 90       	pop	r0
    19c2:	0f be       	out	0x3f, r0	; 63
    19c4:	0f 90       	pop	r0
    19c6:	1f 90       	pop	r1
    19c8:	18 95       	reti

000019ca <__vector_60>:
#endif

/*****************************************************************************
*****************************************************************************/
ISR(TRX24_RX_END_vect)
{
    19ca:	1f 92       	push	r1
    19cc:	0f 92       	push	r0
    19ce:	0f b6       	in	r0, 0x3f	; 63
    19d0:	0f 92       	push	r0
    19d2:	11 24       	eor	r1, r1
    19d4:	8f 93       	push	r24
  TRX_STATE_REG = TRX_CMD_PLL_ON; // Don't wait for this to complete
    19d6:	89 e0       	ldi	r24, 0x09	; 9
    19d8:	80 93 42 01 	sts	0x0142, r24
  phyRxRssi = (int8_t)PHY_ED_LEVEL_REG;
    19dc:	80 91 47 01 	lds	r24, 0x0147
    19e0:	80 93 02 08 	sts	0x0802, r24
  phyRxSize = TST_RX_LENGTH_REG;
    19e4:	80 91 7b 01 	lds	r24, 0x017B
    19e8:	80 93 01 08 	sts	0x0801, r24
  phyState = PHY_STATE_RX_IND;
    19ec:	85 e0       	ldi	r24, 0x05	; 5
    19ee:	80 93 04 08 	sts	0x0804, r24
}
    19f2:	8f 91       	pop	r24
    19f4:	0f 90       	pop	r0
    19f6:	0f be       	out	0x3f, r0	; 63
    19f8:	0f 90       	pop	r0
    19fa:	1f 90       	pop	r1
    19fc:	18 95       	reti

000019fe <PHY_TaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void PHY_TaskHandler(void)
{
    19fe:	1f 93       	push	r17
    1a00:	cf 93       	push	r28
    1a02:	df 93       	push	r29
    1a04:	00 d0       	rcall	.+0      	; 0x1a06 <PHY_TaskHandler+0x8>
    1a06:	00 d0       	rcall	.+0      	; 0x1a08 <PHY_TaskHandler+0xa>
    1a08:	0f 92       	push	r0
    1a0a:	cd b7       	in	r28, 0x3d	; 61
    1a0c:	de b7       	in	r29, 0x3e	; 62
  switch (phyState)
    1a0e:	80 91 04 08 	lds	r24, 0x0804
    1a12:	84 30       	cpi	r24, 0x04	; 4
    1a14:	f1 f1       	breq	.+124    	; 0x1a92 <PHY_TaskHandler+0x94>
    1a16:	85 30       	cpi	r24, 0x05	; 5
    1a18:	09 f4       	brne	.+2      	; 0x1a1c <PHY_TaskHandler+0x1e>
    1a1a:	4f c0       	rjmp	.+158    	; 0x1aba <PHY_TaskHandler+0xbc>
    1a1c:	81 30       	cpi	r24, 0x01	; 1
    1a1e:	09 f0       	breq	.+2      	; 0x1a22 <PHY_TaskHandler+0x24>
    1a20:	76 c0       	rjmp	.+236    	; 0x1b0e <PHY_TaskHandler+0x110>
  {
    case PHY_STATE_IDLE:
    {
      if (phyIb.request)
    1a22:	10 91 05 08 	lds	r17, 0x0805
    1a26:	11 23       	and	r17, r17
    1a28:	09 f4       	brne	.+2      	; 0x1a2c <PHY_TaskHandler+0x2e>
    1a2a:	71 c0       	rjmp	.+226    	; 0x1b0e <PHY_TaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
static void phyHandleSetRequests(void)
{
  phyTrxSetState(TRX_CMD_TRX_OFF);
    1a2c:	88 e0       	ldi	r24, 0x08	; 8
    1a2e:	0e 94 ba 0b 	call	0x1774	; 0x1774 <phyTrxSetState>

  if (phyIb.request & PHY_REQ_CHANNEL)
    1a32:	10 ff       	sbrs	r17, 0
    1a34:	09 c0       	rjmp	.+18     	; 0x1a48 <PHY_TaskHandler+0x4a>
  {
    PHY_CC_CCA_REG_s.channel = phyIb.channel;
    1a36:	90 91 06 08 	lds	r25, 0x0806
    1a3a:	9f 71       	andi	r25, 0x1F	; 31
    1a3c:	80 91 48 01 	lds	r24, 0x0148
    1a40:	80 7e       	andi	r24, 0xE0	; 224
    1a42:	89 2b       	or	r24, r25
    1a44:	80 93 48 01 	sts	0x0148, r24
  }

  if (phyIb.request & PHY_REQ_PANID)
    1a48:	80 91 05 08 	lds	r24, 0x0805
    1a4c:	81 ff       	sbrs	r24, 1
    1a4e:	08 c0       	rjmp	.+16     	; 0x1a60 <PHY_TaskHandler+0x62>
  {
    uint8_t *d = (uint8_t *)&phyIb.panId;
    PAN_ID_0_REG = d[0];
    1a50:	80 91 07 08 	lds	r24, 0x0807
    1a54:	80 93 62 01 	sts	0x0162, r24
    PAN_ID_1_REG = d[1];
    1a58:	80 91 08 08 	lds	r24, 0x0808
    1a5c:	80 93 63 01 	sts	0x0163, r24
  }

  if (phyIb.request & PHY_REQ_ADDR)
    1a60:	80 91 05 08 	lds	r24, 0x0805
    1a64:	82 ff       	sbrs	r24, 2
    1a66:	08 c0       	rjmp	.+16     	; 0x1a78 <PHY_TaskHandler+0x7a>
  {
    uint8_t *d = (uint8_t *)&phyIb.addr;
    SHORT_ADDR_0_REG = d[0];
    1a68:	80 91 09 08 	lds	r24, 0x0809
    1a6c:	80 93 60 01 	sts	0x0160, r24
    SHORT_ADDR_1_REG = d[1];
    1a70:	80 91 0a 08 	lds	r24, 0x080A
    1a74:	80 93 61 01 	sts	0x0161, r24
  }

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
  if (phyIb.request & PHY_REQ_RANDOM)
    1a78:	80 91 05 08 	lds	r24, 0x0805
    1a7c:	84 ff       	sbrs	r24, 4
    1a7e:	04 c0       	rjmp	.+8      	; 0x1a88 <PHY_TaskHandler+0x8a>
  {
    uint16_t rnd = phyGetRandomNumber();
    1a80:	0e 94 cf 0b 	call	0x179e	; 0x179e <phyGetRandomNumber>
    PHY_RandomConf(rnd);
    1a84:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <PHY_RandomConf>

#ifdef PHY_ENABLE_ENERGY_DETECTION
  if (!(phyIb.request & PHY_REQ_ED))
    phySetRxState();
#else
  phySetRxState();
    1a88:	0e 94 c5 0b 	call	0x178a	; 0x178a <phySetRxState>
#endif

  phyIb.request = PHY_REQ_NONE;
    1a8c:	10 92 05 08 	sts	0x0805, r1
    1a90:	3e c0       	rjmp	.+124    	; 0x1b0e <PHY_TaskHandler+0x110>
        phyHandleSetRequests();
    } break;

    case PHY_STATE_TX_CONFIRM:
    {
      PHY_DataConf(phyTxStatus);
    1a92:	80 91 03 08 	lds	r24, 0x0803
    1a96:	0e 94 33 0b 	call	0x1666	; 0x1666 <PHY_DataConf>

      while (TRX_CMD_PLL_ON != TRX_STATUS_REG_s.trxStatus);
    1a9a:	80 91 41 01 	lds	r24, 0x0141
    1a9e:	8f 71       	andi	r24, 0x1F	; 31
    1aa0:	89 30       	cpi	r24, 0x09	; 9
    1aa2:	d9 f7       	brne	.-10     	; 0x1a9a <PHY_TaskHandler+0x9c>
    1aa4:	2f c0       	rjmp	.+94     	; 0x1b04 <PHY_TaskHandler+0x106>
    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
        phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    1aa6:	fc 01       	movw	r30, r24
    1aa8:	e0 58       	subi	r30, 0x80	; 128
    1aaa:	fe 4f       	sbci	r31, 0xFE	; 254
    1aac:	20 81       	ld	r18, Z
    1aae:	84 5f       	subi	r24, 0xF4	; 244
    1ab0:	97 4f       	sbci	r25, 0xF7	; 247
    1ab2:	fc 01       	movw	r30, r24
    1ab4:	20 83       	st	Z, r18

    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
    1ab6:	4f 5f       	subi	r20, 0xFF	; 255
    1ab8:	01 c0       	rjmp	.+2      	; 0x1abc <PHY_TaskHandler+0xbe>

/*****************************************************************************
*****************************************************************************/
void PHY_TaskHandler(void)
{
  switch (phyState)
    1aba:	40 e0       	ldi	r20, 0x00	; 0

    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
    1abc:	20 91 01 08 	lds	r18, 0x0801
    1ac0:	84 2f       	mov	r24, r20
    1ac2:	90 e0       	ldi	r25, 0x00	; 0
    1ac4:	30 e0       	ldi	r19, 0x00	; 0
    1ac6:	28 17       	cp	r18, r24
    1ac8:	39 07       	cpc	r19, r25
    1aca:	6c f7       	brge	.-38     	; 0x1aa6 <PHY_TaskHandler+0xa8>
        phyRxBuffer[i] = TRX_FRAME_BUFFER(i);

      ind.data = phyRxBuffer;
    1acc:	8c e0       	ldi	r24, 0x0C	; 12
    1ace:	98 e0       	ldi	r25, 0x08	; 8
    1ad0:	9a 83       	std	Y+2, r25	; 0x02
    1ad2:	89 83       	std	Y+1, r24	; 0x01
      ind.size = phyRxSize - 2/*crc*/;
    1ad4:	80 91 01 08 	lds	r24, 0x0801
    1ad8:	82 50       	subi	r24, 0x02	; 2
    1ada:	8b 83       	std	Y+3, r24	; 0x03
      ind.lqi  = phyRxBuffer[phyRxSize];
    1adc:	e0 91 01 08 	lds	r30, 0x0801
    1ae0:	f0 e0       	ldi	r31, 0x00	; 0
    1ae2:	e4 5f       	subi	r30, 0xF4	; 244
    1ae4:	f7 4f       	sbci	r31, 0xF7	; 247
    1ae6:	80 81       	ld	r24, Z
    1ae8:	8c 83       	std	Y+4, r24	; 0x04
      ind.rssi = phyRxRssi + PHY_RSSI_BASE_VAL;
    1aea:	80 91 02 08 	lds	r24, 0x0802
    1aee:	8a 55       	subi	r24, 0x5A	; 90
    1af0:	8d 83       	std	Y+5, r24	; 0x05
      PHY_DataInd(&ind);
    1af2:	ce 01       	movw	r24, r28
    1af4:	01 96       	adiw	r24, 0x01	; 1
    1af6:	0e 94 25 08 	call	0x104a	; 0x104a <PHY_DataInd>

      while (TRX_CMD_PLL_ON != TRX_STATUS_REG_s.trxStatus);
    1afa:	80 91 41 01 	lds	r24, 0x0141
    1afe:	8f 71       	andi	r24, 0x1F	; 31
    1b00:	89 30       	cpi	r24, 0x09	; 9
    1b02:	d9 f7       	brne	.-10     	; 0x1afa <PHY_TaskHandler+0xfc>
      phyState = PHY_STATE_IDLE;
    1b04:	81 e0       	ldi	r24, 0x01	; 1
    1b06:	80 93 04 08 	sts	0x0804, r24
      phySetRxState();
    1b0a:	0e 94 c5 0b 	call	0x178a	; 0x178a <phySetRxState>
#endif

    default:
      break;
  }
}
    1b0e:	0f 90       	pop	r0
    1b10:	0f 90       	pop	r0
    1b12:	0f 90       	pop	r0
    1b14:	0f 90       	pop	r0
    1b16:	0f 90       	pop	r0
    1b18:	df 91       	pop	r29
    1b1a:	cf 91       	pop	r28
    1b1c:	1f 91       	pop	r17
    1b1e:	08 95       	ret

00001b20 <SYS_Init>:

/*****************************************************************************
*****************************************************************************/
void SYS_Init(void)
{
  HAL_Init();
    1b20:	0e 94 53 02 	call	0x4a6	; 0x4a6 <HAL_Init>
  SYS_TimerInit();
    1b24:	0e 94 f7 0d 	call	0x1bee	; 0x1bee <SYS_TimerInit>
  PHY_Init();
    1b28:	0e 94 07 0c 	call	0x180e	; 0x180e <PHY_Init>
  NWK_Init();
    1b2c:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <NWK_Init>
}
    1b30:	08 95       	ret

00001b32 <SYS_TaskHandler>:

/*****************************************************************************
*****************************************************************************/
void SYS_TaskHandler(void)
{
  PHY_TaskHandler();
    1b32:	0e 94 ff 0c 	call	0x19fe	; 0x19fe <PHY_TaskHandler>
  NWK_TaskHandler();
    1b36:	0e 94 44 05 	call	0xa88	; 0xa88 <NWK_TaskHandler>
  SYS_TimerTaskHandler();
    1b3a:	0e 94 53 0e 	call	0x1ca6	; 0x1ca6 <SYS_TimerTaskHandler>
}
    1b3e:	08 95       	ret

00001b40 <placeTimer>:
}

/*****************************************************************************
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    1b40:	0f 93       	push	r16
    1b42:	1f 93       	push	r17
    1b44:	cf 93       	push	r28
    1b46:	df 93       	push	r29
    1b48:	fc 01       	movw	r30, r24
  if (timers)
    1b4a:	00 91 8c 08 	lds	r16, 0x088C
    1b4e:	10 91 8d 08 	lds	r17, 0x088D
    1b52:	36 81       	ldd	r19, Z+6	; 0x06
    1b54:	27 81       	ldd	r18, Z+7	; 0x07
    1b56:	90 85       	ldd	r25, Z+8	; 0x08
    1b58:	81 85       	ldd	r24, Z+9	; 0x09
    1b5a:	01 15       	cp	r16, r1
    1b5c:	11 05       	cpc	r17, r1
    1b5e:	c1 f1       	breq	.+112    	; 0x1bd0 <placeTimer+0x90>
  {
    SYS_Timer_t *prev = NULL;
    uint32_t timeout = timer->interval;
    1b60:	43 2f       	mov	r20, r19
    1b62:	52 2f       	mov	r21, r18
    1b64:	69 2f       	mov	r22, r25
    1b66:	78 2f       	mov	r23, r24
    1b68:	e8 01       	movw	r28, r16
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
  if (timers)
  {
    SYS_Timer_t *prev = NULL;
    1b6a:	20 e0       	ldi	r18, 0x00	; 0
    1b6c:	30 e0       	ldi	r19, 0x00	; 0
    1b6e:	01 c0       	rjmp	.+2      	; 0x1b72 <placeTimer+0x32>
    uint32_t timeout = timer->interval;

    for (SYS_Timer_t *t = timers; t; t = t->next)
    1b70:	ec 01       	movw	r28, r24
    {
      if (timeout < t->timeout)
    1b72:	8a 81       	ldd	r24, Y+2	; 0x02
    1b74:	9b 81       	ldd	r25, Y+3	; 0x03
    1b76:	ac 81       	ldd	r26, Y+4	; 0x04
    1b78:	bd 81       	ldd	r27, Y+5	; 0x05
    1b7a:	48 17       	cp	r20, r24
    1b7c:	59 07       	cpc	r21, r25
    1b7e:	6a 07       	cpc	r22, r26
    1b80:	7b 07       	cpc	r23, r27
    1b82:	48 f4       	brcc	.+18     	; 0x1b96 <placeTimer+0x56>
      {
         t->timeout -= timeout;
    1b84:	84 1b       	sub	r24, r20
    1b86:	95 0b       	sbc	r25, r21
    1b88:	a6 0b       	sbc	r26, r22
    1b8a:	b7 0b       	sbc	r27, r23
    1b8c:	8a 83       	std	Y+2, r24	; 0x02
    1b8e:	9b 83       	std	Y+3, r25	; 0x03
    1b90:	ac 83       	std	Y+4, r26	; 0x04
    1b92:	bd 83       	std	Y+5, r27	; 0x05
         break;
    1b94:	09 c0       	rjmp	.+18     	; 0x1ba8 <placeTimer+0x68>
      }
      else
        timeout -= t->timeout;
    1b96:	48 1b       	sub	r20, r24
    1b98:	59 0b       	sbc	r21, r25
    1b9a:	6a 0b       	sbc	r22, r26
    1b9c:	7b 0b       	sbc	r23, r27
  if (timers)
  {
    SYS_Timer_t *prev = NULL;
    uint32_t timeout = timer->interval;

    for (SYS_Timer_t *t = timers; t; t = t->next)
    1b9e:	88 81       	ld	r24, Y
    1ba0:	99 81       	ldd	r25, Y+1	; 0x01
    1ba2:	9e 01       	movw	r18, r28
    1ba4:	00 97       	sbiw	r24, 0x00	; 0
    1ba6:	21 f7       	brne	.-56     	; 0x1b70 <placeTimer+0x30>
        timeout -= t->timeout;

      prev = t;
    }

    timer->timeout = timeout;
    1ba8:	42 83       	std	Z+2, r20	; 0x02
    1baa:	53 83       	std	Z+3, r21	; 0x03
    1bac:	64 83       	std	Z+4, r22	; 0x04
    1bae:	75 83       	std	Z+5, r23	; 0x05

    if (prev)
    1bb0:	21 15       	cp	r18, r1
    1bb2:	31 05       	cpc	r19, r1
    1bb4:	51 f0       	breq	.+20     	; 0x1bca <placeTimer+0x8a>
    {
      timer->next = prev->next;
    1bb6:	d9 01       	movw	r26, r18
    1bb8:	8d 91       	ld	r24, X+
    1bba:	9c 91       	ld	r25, X
    1bbc:	11 97       	sbiw	r26, 0x01	; 1
    1bbe:	91 83       	std	Z+1, r25	; 0x01
    1bc0:	80 83       	st	Z, r24
      prev->next = timer;
    1bc2:	11 96       	adiw	r26, 0x01	; 1
    1bc4:	fc 93       	st	X, r31
    1bc6:	ee 93       	st	-X, r30
    1bc8:	0d c0       	rjmp	.+26     	; 0x1be4 <placeTimer+0xa4>
    }
    else
    {
      timer->next = timers;
    1bca:	11 83       	std	Z+1, r17	; 0x01
    1bcc:	00 83       	st	Z, r16
    1bce:	06 c0       	rjmp	.+12     	; 0x1bdc <placeTimer+0x9c>
      timers = timer;
    }
  }
  else
  {
    timer->next = NULL;
    1bd0:	11 82       	std	Z+1, r1	; 0x01
    1bd2:	10 82       	st	Z, r1
    timer->timeout = timer->interval;
    1bd4:	32 83       	std	Z+2, r19	; 0x02
    1bd6:	23 83       	std	Z+3, r18	; 0x03
    1bd8:	94 83       	std	Z+4, r25	; 0x04
    1bda:	85 83       	std	Z+5, r24	; 0x05
    timers = timer;
    1bdc:	f0 93 8d 08 	sts	0x088D, r31
    1be0:	e0 93 8c 08 	sts	0x088C, r30
  }
}
    1be4:	df 91       	pop	r29
    1be6:	cf 91       	pop	r28
    1be8:	1f 91       	pop	r17
    1bea:	0f 91       	pop	r16
    1bec:	08 95       	ret

00001bee <SYS_TimerInit>:

/*****************************************************************************
*****************************************************************************/
void SYS_TimerInit(void)
{
  timers = NULL;
    1bee:	10 92 8d 08 	sts	0x088D, r1
    1bf2:	10 92 8c 08 	sts	0x088C, r1
}
    1bf6:	08 95       	ret

00001bf8 <SYS_TimerStop>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    1bf8:	cf 93       	push	r28
    1bfa:	df 93       	push	r29
    1bfc:	ec 01       	movw	r28, r24
  SYS_Timer_t *prev = NULL;

  for (SYS_Timer_t *t = timers; t; t = t->next)
    1bfe:	e0 91 8c 08 	lds	r30, 0x088C
    1c02:	f0 91 8d 08 	lds	r31, 0x088D

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
  SYS_Timer_t *prev = NULL;
    1c06:	a0 e0       	ldi	r26, 0x00	; 0
    1c08:	b0 e0       	ldi	r27, 0x00	; 0

  for (SYS_Timer_t *t = timers; t; t = t->next)
    1c0a:	2a c0       	rjmp	.+84     	; 0x1c60 <SYS_TimerStop+0x68>
  {
    if (t == timer)
    1c0c:	ec 17       	cp	r30, r28
    1c0e:	fd 07       	cpc	r31, r29
    1c10:	11 f5       	brne	.+68     	; 0x1c56 <SYS_TimerStop+0x5e>
    1c12:	80 81       	ld	r24, Z
    1c14:	91 81       	ldd	r25, Z+1	; 0x01
    {
      if (prev)
    1c16:	10 97       	sbiw	r26, 0x00	; 0
    1c18:	21 f0       	breq	.+8      	; 0x1c22 <SYS_TimerStop+0x2a>
        prev->next = t->next;
    1c1a:	11 96       	adiw	r26, 0x01	; 1
    1c1c:	9c 93       	st	X, r25
    1c1e:	8e 93       	st	-X, r24
    1c20:	04 c0       	rjmp	.+8      	; 0x1c2a <SYS_TimerStop+0x32>
      else
        timers = t->next;
    1c22:	90 93 8d 08 	sts	0x088D, r25
    1c26:	80 93 8c 08 	sts	0x088C, r24

      if (t->next)
    1c2a:	01 90       	ld	r0, Z+
    1c2c:	f0 81       	ld	r31, Z
    1c2e:	e0 2d       	mov	r30, r0
    1c30:	30 97       	sbiw	r30, 0x00	; 0
    1c32:	c1 f0       	breq	.+48     	; 0x1c64 <SYS_TimerStop+0x6c>
        t->next->timeout += timer->timeout;
    1c34:	82 81       	ldd	r24, Z+2	; 0x02
    1c36:	93 81       	ldd	r25, Z+3	; 0x03
    1c38:	a4 81       	ldd	r26, Z+4	; 0x04
    1c3a:	b5 81       	ldd	r27, Z+5	; 0x05
    1c3c:	4a 81       	ldd	r20, Y+2	; 0x02
    1c3e:	5b 81       	ldd	r21, Y+3	; 0x03
    1c40:	6c 81       	ldd	r22, Y+4	; 0x04
    1c42:	7d 81       	ldd	r23, Y+5	; 0x05
    1c44:	84 0f       	add	r24, r20
    1c46:	95 1f       	adc	r25, r21
    1c48:	a6 1f       	adc	r26, r22
    1c4a:	b7 1f       	adc	r27, r23
    1c4c:	82 83       	std	Z+2, r24	; 0x02
    1c4e:	93 83       	std	Z+3, r25	; 0x03
    1c50:	a4 83       	std	Z+4, r26	; 0x04
    1c52:	b5 83       	std	Z+5, r27	; 0x05
    1c54:	07 c0       	rjmp	.+14     	; 0x1c64 <SYS_TimerStop+0x6c>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
  SYS_Timer_t *prev = NULL;

  for (SYS_Timer_t *t = timers; t; t = t->next)
    1c56:	90 81       	ld	r25, Z
    1c58:	81 81       	ldd	r24, Z+1	; 0x01
    1c5a:	df 01       	movw	r26, r30
    1c5c:	e9 2f       	mov	r30, r25
    1c5e:	f8 2f       	mov	r31, r24
    1c60:	30 97       	sbiw	r30, 0x00	; 0
    1c62:	a1 f6       	brne	.-88     	; 0x1c0c <SYS_TimerStop+0x14>

      break;
    }
    prev = t;
  }
}
    1c64:	df 91       	pop	r29
    1c66:	cf 91       	pop	r28
    1c68:	08 95       	ret

00001c6a <SYS_TimerStarted>:

/*****************************************************************************
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    1c6a:	e0 91 8c 08 	lds	r30, 0x088C
    1c6e:	f0 91 8d 08 	lds	r31, 0x088D
    1c72:	06 c0       	rjmp	.+12     	; 0x1c80 <SYS_TimerStarted+0x16>
    if (t == timer)
    1c74:	e8 17       	cp	r30, r24
    1c76:	f9 07       	cpc	r31, r25
    1c78:	39 f0       	breq	.+14     	; 0x1c88 <SYS_TimerStarted+0x1e>

/*****************************************************************************
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    1c7a:	01 90       	ld	r0, Z+
    1c7c:	f0 81       	ld	r31, Z
    1c7e:	e0 2d       	mov	r30, r0
    1c80:	30 97       	sbiw	r30, 0x00	; 0
    1c82:	c1 f7       	brne	.-16     	; 0x1c74 <SYS_TimerStarted+0xa>
    if (t == timer)
      return true;
  return false;
    1c84:	80 e0       	ldi	r24, 0x00	; 0
    1c86:	08 95       	ret
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    if (t == timer)
      return true;
    1c88:	81 e0       	ldi	r24, 0x01	; 1
  return false;
}
    1c8a:	08 95       	ret

00001c8c <SYS_TimerStart>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    1c8c:	cf 93       	push	r28
    1c8e:	df 93       	push	r29
    1c90:	ec 01       	movw	r28, r24
  if (!SYS_TimerStarted(timer))
    1c92:	0e 94 35 0e 	call	0x1c6a	; 0x1c6a <SYS_TimerStarted>
    1c96:	88 23       	and	r24, r24
    1c98:	19 f4       	brne	.+6      	; 0x1ca0 <SYS_TimerStart+0x14>
    placeTimer(timer);
    1c9a:	ce 01       	movw	r24, r28
    1c9c:	0e 94 a0 0d 	call	0x1b40	; 0x1b40 <placeTimer>
}
    1ca0:	df 91       	pop	r29
    1ca2:	cf 91       	pop	r28
    1ca4:	08 95       	ret

00001ca6 <SYS_TimerTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    1ca6:	cf 92       	push	r12
    1ca8:	df 92       	push	r13
    1caa:	ef 92       	push	r14
    1cac:	ff 92       	push	r15
    1cae:	cf 93       	push	r28
    1cb0:	df 93       	push	r29
  uint32_t elapsed;
  uint8_t cnt;

  if (0 == halTimerIrqCount)
    1cb2:	80 91 ee 08 	lds	r24, 0x08EE
    1cb6:	88 23       	and	r24, r24
    1cb8:	09 f4       	brne	.+2      	; 0x1cbc <SYS_TimerTaskHandler+0x16>
    1cba:	3e c0       	rjmp	.+124    	; 0x1d38 <SYS_TimerTaskHandler+0x92>
    return;

  ATOMIC_SECTION_ENTER
    1cbc:	8f b7       	in	r24, 0x3f	; 63
    1cbe:	f8 94       	cli
    cnt = halTimerIrqCount;
    1cc0:	60 91 ee 08 	lds	r22, 0x08EE
    halTimerIrqCount = 0;
    1cc4:	10 92 ee 08 	sts	0x08EE, r1
  ATOMIC_SECTION_LEAVE
    1cc8:	8f bf       	out	0x3f, r24	; 63

  elapsed = cnt * HAL_TIMER_INTERVAL;
    1cca:	70 e0       	ldi	r23, 0x00	; 0
    1ccc:	80 e0       	ldi	r24, 0x00	; 0
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	2a e0       	ldi	r18, 0x0A	; 10
    1cd2:	30 e0       	ldi	r19, 0x00	; 0
    1cd4:	40 e0       	ldi	r20, 0x00	; 0
    1cd6:	50 e0       	ldi	r21, 0x00	; 0
    1cd8:	0e 94 13 11 	call	0x2226	; 0x2226 <__mulsi3>
    1cdc:	6b 01       	movw	r12, r22
    1cde:	7c 01       	movw	r14, r24

  while (timers && (timers->timeout <= elapsed))
    1ce0:	14 c0       	rjmp	.+40     	; 0x1d0a <SYS_TimerTaskHandler+0x64>
  {
    SYS_Timer_t *timer = timers;

    elapsed -= timers->timeout;
    1ce2:	c8 1a       	sub	r12, r24
    1ce4:	d9 0a       	sbc	r13, r25
    1ce6:	ea 0a       	sbc	r14, r26
    1ce8:	fb 0a       	sbc	r15, r27
    timers = timers->next;
    1cea:	88 81       	ld	r24, Y
    1cec:	99 81       	ldd	r25, Y+1	; 0x01
    1cee:	90 93 8d 08 	sts	0x088D, r25
    1cf2:	80 93 8c 08 	sts	0x088C, r24
    if (SYS_TIMER_PERIODIC_MODE == timer->mode)
    1cf6:	8a 85       	ldd	r24, Y+10	; 0x0a
    1cf8:	81 30       	cpi	r24, 0x01	; 1
    1cfa:	19 f4       	brne	.+6      	; 0x1d02 <SYS_TimerTaskHandler+0x5c>
      placeTimer(timer);
    1cfc:	ce 01       	movw	r24, r28
    1cfe:	0e 94 a0 0d 	call	0x1b40	; 0x1b40 <placeTimer>
    timer->handler(timer);
    1d02:	eb 85       	ldd	r30, Y+11	; 0x0b
    1d04:	fc 85       	ldd	r31, Y+12	; 0x0c
    1d06:	ce 01       	movw	r24, r28
    1d08:	09 95       	icall
    halTimerIrqCount = 0;
  ATOMIC_SECTION_LEAVE

  elapsed = cnt * HAL_TIMER_INTERVAL;

  while (timers && (timers->timeout <= elapsed))
    1d0a:	c0 91 8c 08 	lds	r28, 0x088C
    1d0e:	d0 91 8d 08 	lds	r29, 0x088D
    1d12:	20 97       	sbiw	r28, 0x00	; 0
    1d14:	89 f0       	breq	.+34     	; 0x1d38 <SYS_TimerTaskHandler+0x92>
    1d16:	8a 81       	ldd	r24, Y+2	; 0x02
    1d18:	9b 81       	ldd	r25, Y+3	; 0x03
    1d1a:	ac 81       	ldd	r26, Y+4	; 0x04
    1d1c:	bd 81       	ldd	r27, Y+5	; 0x05
    1d1e:	c8 16       	cp	r12, r24
    1d20:	d9 06       	cpc	r13, r25
    1d22:	ea 06       	cpc	r14, r26
    1d24:	fb 06       	cpc	r15, r27
    1d26:	e8 f6       	brcc	.-70     	; 0x1ce2 <SYS_TimerTaskHandler+0x3c>
      placeTimer(timer);
    timer->handler(timer);
  }

  if (timers)
    timers->timeout -= elapsed;
    1d28:	8c 19       	sub	r24, r12
    1d2a:	9d 09       	sbc	r25, r13
    1d2c:	ae 09       	sbc	r26, r14
    1d2e:	bf 09       	sbc	r27, r15
    1d30:	8a 83       	std	Y+2, r24	; 0x02
    1d32:	9b 83       	std	Y+3, r25	; 0x03
    1d34:	ac 83       	std	Y+4, r26	; 0x04
    1d36:	bd 83       	std	Y+5, r27	; 0x05
}
    1d38:	df 91       	pop	r29
    1d3a:	cf 91       	pop	r28
    1d3c:	ff 90       	pop	r15
    1d3e:	ef 90       	pop	r14
    1d40:	df 90       	pop	r13
    1d42:	cf 90       	pop	r12
    1d44:	08 95       	ret

00001d46 <appNetworkStatusTimerHandler>:
#define __INVERT_ON_OFF

#include "hal.h"
#include "halGpio.h"

HAL_GPIO_PIN(LED0, B, 4);
    1d46:	85 b1       	in	r24, 0x05	; 5
    1d48:	90 e1       	ldi	r25, 0x10	; 16
    1d4a:	89 27       	eor	r24, r25
    1d4c:	85 b9       	out	0x05, r24	; 5
*****************************************************************************/
static void appNetworkStatusTimerHandler(SYS_Timer_t *timer)
{
	ledToggle(LED_NETWORK);
	(void)timer;
}
    1d4e:	08 95       	ret

00001d50 <appDataSendingTimerHandler>:

/*****************************************************************************
*****************************************************************************/
static void appDataSendingTimerHandler(SYS_Timer_t *timer)
{
	if (APP_STATE_WAIT_SEND_TIMER == appState)
    1d50:	80 91 8e 08 	lds	r24, 0x088E
    1d54:	84 30       	cpi	r24, 0x04	; 4
    1d56:	21 f4       	brne	.+8      	; 0x1d60 <appDataSendingTimerHandler+0x10>
	appState = APP_STATE_SEND;
    1d58:	81 e0       	ldi	r24, 0x01	; 1
    1d5a:	80 93 8e 08 	sts	0x088E, r24
    1d5e:	08 95       	ret
	else
	SYS_TimerStart(&appDataSendingTimer);
    1d60:	8f e8       	ldi	r24, 0x8F	; 143
    1d62:	98 e0       	ldi	r25, 0x08	; 8
    1d64:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <SYS_TimerStart>
    1d68:	08 95       	ret

00001d6a <appDataInd>:
}

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
{
    1d6a:	df 92       	push	r13
    1d6c:	ef 92       	push	r14
    1d6e:	ff 92       	push	r15
    1d70:	0f 93       	push	r16
    1d72:	1f 93       	push	r17
    1d74:	cf 93       	push	r28
    1d76:	df 93       	push	r29
    1d78:	fc 01       	movw	r30, r24
	AppMessage_t *msg = (AppMessage_t *)ind->data;
    1d7a:	a5 81       	ldd	r26, Z+5	; 0x05
    1d7c:	b6 81       	ldd	r27, Z+6	; 0x06
    1d7e:	85 b1       	in	r24, 0x05	; 5
    1d80:	90 e1       	ldi	r25, 0x10	; 16
    1d82:	89 27       	eor	r24, r25
    1d84:	85 b9       	out	0x05, r24	; 5

	ledToggle(LED_DATA);

	msg->lqi = ind->lqi;
    1d86:	80 85       	ldd	r24, Z+8	; 0x08
    1d88:	59 96       	adiw	r26, 0x19	; 25
    1d8a:	8c 93       	st	X, r24
    1d8c:	59 97       	sbiw	r26, 0x19	; 25
	msg->rssi = ind->rssi;
    1d8e:	81 85       	ldd	r24, Z+9	; 0x09
    1d90:	5a 96       	adiw	r26, 0x1a	; 26
    1d92:	8c 93       	st	X, r24

	appSendMessage(ind->data, ind->size);
    1d94:	e5 80       	ldd	r14, Z+5	; 0x05
    1d96:	c6 81       	ldd	r28, Z+6	; 0x06
    1d98:	d7 80       	ldd	r13, Z+7	; 0x07
*****************************************************************************/
static void appSendMessage(uint8_t *data, uint8_t size)
{
	uint8_t cs = 0;

	HAL_UartWriteByte(0x10);
    1d9a:	80 e1       	ldi	r24, 0x10	; 16
    1d9c:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	HAL_UartWriteByte(0x02);
    1da0:	82 e0       	ldi	r24, 0x02	; 2
    1da2:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
    1da6:	0e 2d       	mov	r16, r14
    1da8:	1c 2f       	mov	r17, r28

/*****************************************************************************
*****************************************************************************/
static void appSendMessage(uint8_t *data, uint8_t size)
{
	uint8_t cs = 0;
    1daa:	ff 24       	eor	r15, r15
    1dac:	0f c0       	rjmp	.+30     	; 0x1dcc <appDataInd+0x62>
	HAL_UartWriteByte(cs);
}

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
    1dae:	e8 01       	movw	r28, r16
	HAL_UartWriteByte(0x10);
	HAL_UartWriteByte(0x02);

	for (uint8_t i = 0; i < size; i++)
	{
		if (data[i] == 0x10)
    1db0:	88 81       	ld	r24, Y
    1db2:	80 31       	cpi	r24, 0x10	; 16
    1db4:	21 f4       	brne	.+8      	; 0x1dbe <appDataInd+0x54>
		{
			HAL_UartWriteByte(0x10);
    1db6:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
			cs += 0x10;
    1dba:	80 e1       	ldi	r24, 0x10	; 16
    1dbc:	f8 0e       	add	r15, r24
		}
		HAL_UartWriteByte(data[i]);
    1dbe:	f8 01       	movw	r30, r16
    1dc0:	81 91       	ld	r24, Z+
    1dc2:	8f 01       	movw	r16, r30
    1dc4:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
		cs += data[i];
    1dc8:	88 81       	ld	r24, Y
    1dca:	f8 0e       	add	r15, r24
	uint8_t cs = 0;

	HAL_UartWriteByte(0x10);
	HAL_UartWriteByte(0x02);

	for (uint8_t i = 0; i < size; i++)
    1dcc:	80 2f       	mov	r24, r16
    1dce:	8e 19       	sub	r24, r14
    1dd0:	8d 15       	cp	r24, r13
    1dd2:	68 f3       	brcs	.-38     	; 0x1dae <appDataInd+0x44>
		}
		HAL_UartWriteByte(data[i]);
		cs += data[i];
	}

	HAL_UartWriteByte(0x10);
    1dd4:	80 e1       	ldi	r24, 0x10	; 16
    1dd6:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	HAL_UartWriteByte(0x03);
    1dda:	83 e0       	ldi	r24, 0x03	; 3
    1ddc:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	cs += 0x10 + 0x02 + 0x10 + 0x03;

	HAL_UartWriteByte(cs);
    1de0:	8f 2d       	mov	r24, r15
    1de2:	8b 5d       	subi	r24, 0xDB	; 219
    1de4:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	msg->lqi = ind->lqi;
	msg->rssi = ind->rssi;

	appSendMessage(ind->data, ind->size);
	return true;
}
    1de8:	81 e0       	ldi	r24, 0x01	; 1
    1dea:	df 91       	pop	r29
    1dec:	cf 91       	pop	r28
    1dee:	1f 91       	pop	r17
    1df0:	0f 91       	pop	r16
    1df2:	ff 90       	pop	r15
    1df4:	ef 90       	pop	r14
    1df6:	df 90       	pop	r13
    1df8:	08 95       	ret

00001dfa <appDataConf>:

/*****************************************************************************
*****************************************************************************/
#if APP_ROUTER || APP_ENDDEVICE
static void appDataConf(NWK_DataReq_t *req)
{
    1dfa:	cf 93       	push	r28
    1dfc:	df 93       	push	r29
    1dfe:	ec 01       	movw	r28, r24
    1e00:	2c 98       	cbi	0x05, 4	; 5
	ledOff(LED_DATA);

	switch (req->status)
    1e02:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e04:	82 30       	cpi	r24, 0x02	; 2
    1e06:	a1 f0       	breq	.+40     	; 0x1e30 <appDataConf+0x36>
    1e08:	83 30       	cpi	r24, 0x03	; 3
    1e0a:	28 f4       	brcc	.+10     	; 0x1e16 <appDataConf+0x1c>
    1e0c:	88 23       	and	r24, r24
    1e0e:	51 f0       	breq	.+20     	; 0x1e24 <appDataConf+0x2a>
    1e10:	81 30       	cpi	r24, 0x01	; 1
    1e12:	d1 f4       	brne	.+52     	; 0x1e48 <appDataConf+0x4e>
    1e14:	0a c0       	rjmp	.+20     	; 0x1e2a <appDataConf+0x30>
    1e16:	80 32       	cpi	r24, 0x20	; 32
    1e18:	89 f0       	breq	.+34     	; 0x1e3c <appDataConf+0x42>
    1e1a:	81 32       	cpi	r24, 0x21	; 33
    1e1c:	91 f0       	breq	.+36     	; 0x1e42 <appDataConf+0x48>
    1e1e:	80 31       	cpi	r24, 0x10	; 16
    1e20:	99 f4       	brne	.+38     	; 0x1e48 <appDataConf+0x4e>
    1e22:	09 c0       	rjmp	.+18     	; 0x1e36 <appDataConf+0x3c>
	{
		case NWK_SUCCESS_STATUS:
		HAL_UartPrint("NWK_SUCCESS\n");
    1e24:	8a e1       	ldi	r24, 0x1A	; 26
    1e26:	92 e0       	ldi	r25, 0x02	; 2
    1e28:	11 c0       	rjmp	.+34     	; 0x1e4c <appDataConf+0x52>
		break;
		
		case NWK_ERROR_STATUS:
		HAL_UartPrint("NWK_ERROR\n");
    1e2a:	87 e2       	ldi	r24, 0x27	; 39
    1e2c:	92 e0       	ldi	r25, 0x02	; 2
    1e2e:	0e c0       	rjmp	.+28     	; 0x1e4c <appDataConf+0x52>
		break;
		
		case NWK_OUT_OF_MEMORY_STATUS:
		HAL_UartPrint("NWK_OUT_OF_MEMORY\n");
    1e30:	82 e3       	ldi	r24, 0x32	; 50
    1e32:	92 e0       	ldi	r25, 0x02	; 2
    1e34:	0b c0       	rjmp	.+22     	; 0x1e4c <appDataConf+0x52>
		break;
		
		case NWK_NO_ACK_STATUS:
		HAL_UartPrint("NWK_NO_ACK\n");
    1e36:	85 e4       	ldi	r24, 0x45	; 69
    1e38:	92 e0       	ldi	r25, 0x02	; 2
    1e3a:	08 c0       	rjmp	.+16     	; 0x1e4c <appDataConf+0x52>
		break;
		
		case NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS:
		HAL_UartPrint("PHY_CHANNEL_ACCESS_FAILURE\n");
    1e3c:	81 e5       	ldi	r24, 0x51	; 81
    1e3e:	92 e0       	ldi	r25, 0x02	; 2
    1e40:	05 c0       	rjmp	.+10     	; 0x1e4c <appDataConf+0x52>
		break;
		
		case NWK_PHY_NO_ACK_STATUS:
		HAL_UartPrint("PHY_NO_ACK_STATUS\n");
    1e42:	8d e6       	ldi	r24, 0x6D	; 109
    1e44:	92 e0       	ldi	r25, 0x02	; 2
    1e46:	02 c0       	rjmp	.+4      	; 0x1e4c <appDataConf+0x52>
		break;
		
		default:
		HAL_UartPrint("NOT SPECTED\n");
    1e48:	80 e8       	ldi	r24, 0x80	; 128
    1e4a:	92 e0       	ldi	r25, 0x02	; 2
    1e4c:	0e 94 e1 03 	call	0x7c2	; 0x7c2 <HAL_UartPrint>
		break;
	}

	if (NWK_SUCCESS_STATUS == req->status)
    1e50:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e52:	20 91 cd 08 	lds	r18, 0x08CD
    1e56:	88 23       	and	r24, r24
    1e58:	59 f4       	brne	.+22     	; 0x1e70 <appDataConf+0x76>
	{
		if (!appNetworkStatus)
    1e5a:	22 23       	and	r18, r18
    1e5c:	29 f5       	brne	.+74     	; 0x1ea8 <appDataConf+0xae>
    1e5e:	2c 9a       	sbi	0x05, 4	; 5
		{
			ledOn(LED_NETWORK);
			SYS_TimerStop(&appNetworkStatusTimer);
    1e60:	8e ec       	ldi	r24, 0xCE	; 206
    1e62:	98 e0       	ldi	r25, 0x08	; 8
    1e64:	0e 94 fc 0d 	call	0x1bf8	; 0x1bf8 <SYS_TimerStop>
			appNetworkStatus = true;
    1e68:	81 e0       	ldi	r24, 0x01	; 1
    1e6a:	80 93 cd 08 	sts	0x08CD, r24
    1e6e:	1c c0       	rjmp	.+56     	; 0x1ea8 <appDataConf+0xae>
		}
	}
	else
	{
		msg.sensors.light++;
    1e70:	80 91 c1 08 	lds	r24, 0x08C1
    1e74:	90 91 c2 08 	lds	r25, 0x08C2
    1e78:	a0 91 c3 08 	lds	r26, 0x08C3
    1e7c:	b0 91 c4 08 	lds	r27, 0x08C4
    1e80:	01 96       	adiw	r24, 0x01	; 1
    1e82:	a1 1d       	adc	r26, r1
    1e84:	b1 1d       	adc	r27, r1
    1e86:	80 93 c1 08 	sts	0x08C1, r24
    1e8a:	90 93 c2 08 	sts	0x08C2, r25
    1e8e:	a0 93 c3 08 	sts	0x08C3, r26
    1e92:	b0 93 c4 08 	sts	0x08C4, r27

		if (appNetworkStatus)
    1e96:	22 23       	and	r18, r18
    1e98:	39 f0       	breq	.+14     	; 0x1ea8 <appDataConf+0xae>
    1e9a:	2c 98       	cbi	0x05, 4	; 5
		{
			ledOff(LED_NETWORK);
			SYS_TimerStart(&appNetworkStatusTimer);
    1e9c:	8e ec       	ldi	r24, 0xCE	; 206
    1e9e:	98 e0       	ldi	r25, 0x08	; 8
    1ea0:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <SYS_TimerStart>
			appNetworkStatus = false;
    1ea4:	10 92 cd 08 	sts	0x08CD, r1
		}
	}

	appState = APP_STATE_SENDING_DONE;
    1ea8:	83 e0       	ldi	r24, 0x03	; 3
    1eaa:	80 93 8e 08 	sts	0x088E, r24
}
    1eae:	df 91       	pop	r29
    1eb0:	cf 91       	pop	r28
    1eb2:	08 95       	ret

00001eb4 <HAL_UartBytesReceived>:
static SYS_Timer_t appDataSendingTimer;

/*****************************************************************************
*****************************************************************************/
void HAL_UartBytesReceived(uint16_t bytes)
{
    1eb4:	0f 93       	push	r16
    1eb6:	1f 93       	push	r17
    1eb8:	cf 93       	push	r28
    1eba:	df 93       	push	r29
    1ebc:	8c 01       	movw	r16, r24
	for (uint16_t i = 0; i < bytes; i++)
    1ebe:	c0 e0       	ldi	r28, 0x00	; 0
    1ec0:	d0 e0       	ldi	r29, 0x00	; 0
    1ec2:	03 c0       	rjmp	.+6      	; 0x1eca <HAL_UartBytesReceived+0x16>
	HAL_UartReadByte();
    1ec4:	0e 94 10 04 	call	0x820	; 0x820 <HAL_UartReadByte>

/*****************************************************************************
*****************************************************************************/
void HAL_UartBytesReceived(uint16_t bytes)
{
	for (uint16_t i = 0; i < bytes; i++)
    1ec8:	21 96       	adiw	r28, 0x01	; 1
    1eca:	c0 17       	cp	r28, r16
    1ecc:	d1 07       	cpc	r29, r17
    1ece:	d1 f7       	brne	.-12     	; 0x1ec4 <HAL_UartBytesReceived+0x10>
    1ed0:	85 b1       	in	r24, 0x05	; 5
    1ed2:	90 e1       	ldi	r25, 0x10	; 16
    1ed4:	89 27       	eor	r24, r25
    1ed6:	85 b9       	out	0x05, r24	; 5
	HAL_UartReadByte();
	ledToggle(2);
}
    1ed8:	df 91       	pop	r29
    1eda:	cf 91       	pop	r28
    1edc:	1f 91       	pop	r17
    1ede:	0f 91       	pop	r16
    1ee0:	08 95       	ret

00001ee2 <PHY_RandomConf>:
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
void PHY_RandomConf(uint16_t rnd)
{
	srand(rnd);
    1ee2:	0e 94 c2 11 	call	0x2384	; 0x2384 <srand>
}
    1ee6:	08 95       	ret

00001ee8 <main>:

/*****************************************************************************
*****************************************************************************/
int main(void)
{
	SYS_Init();
    1ee8:	0e 94 90 0d 	call	0x1b20	; 0x1b20 <SYS_Init>
	
	HAL_UartInit(38400);
    1eec:	60 e0       	ldi	r22, 0x00	; 0
    1eee:	76 e9       	ldi	r23, 0x96	; 150
    1ef0:	80 e0       	ldi	r24, 0x00	; 0
    1ef2:	90 e0       	ldi	r25, 0x00	; 0
    1ef4:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <HAL_UartInit>
	
	RTC_Init();
    1ef8:	0e 94 13 01 	call	0x226	; 0x226 <RTC_Init>
	currentTime.hour = 0;
    1efc:	10 92 05 19 	sts	0x1905, r1
	currentTime.minute = 26;
    1f00:	8a e1       	ldi	r24, 0x1A	; 26
    1f02:	80 93 04 19 	sts	0x1904, r24
	currentTime.second = 30;
    1f06:	8e e1       	ldi	r24, 0x1E	; 30
    1f08:	80 93 03 19 	sts	0x1903, r24
	
	EEPROM_Init();
    1f0c:	0e 94 0a 01 	call	0x214	; 0x214 <EEPROM_Init>
*****************************************************************************/
static void appInit(void)
{
	msg.messageType          = 1;
	msg.nodeType             = APP_NODE_TYPE;
	msg.extAddr              = APP_ADDR;
    1f10:	0e e9       	ldi	r16, 0x9E	; 158
    1f12:	18 e0       	ldi	r17, 0x08	; 8

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    1f14:	88 ea       	ldi	r24, 0xA8	; 168
    1f16:	e8 2e       	mov	r14, r24
    1f18:	8e e0       	ldi	r24, 0x0E	; 14
    1f1a:	f8 2e       	mov	r15, r24

	#if APP_ROUTER || APP_ENDDEVICE
	appNetworkStatus = false;
	appNetworkStatusTimer.interval = 500;
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    1f1c:	23 ea       	ldi	r18, 0xA3	; 163
    1f1e:	c2 2e       	mov	r12, r18
    1f20:	2e e0       	ldi	r18, 0x0E	; 14
    1f22:	d2 2e       	mov	r13, r18
	#else
	nwkDataReq.dstAddr = 0;
	nwkDataReq.dstEndpoint = APP_ENDPOINT;
	nwkDataReq.srcEndpoint = APP_ENDPOINT;
	nwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
	nwkDataReq.data = (uint8_t *)&msg;
    1f24:	3e ef       	ldi	r19, 0xFE	; 254
    1f26:	a3 2e       	mov	r10, r19
    1f28:	3f ef       	ldi	r19, 0xFF	; 255
    1f2a:	b3 2e       	mov	r11, r19
    1f2c:	a0 0e       	add	r10, r16
    1f2e:	b1 1e       	adc	r11, r17
	nwkDataReq.size = sizeof(msg);
	nwkDataReq.confirm = appDataConf;
    1f30:	4d ef       	ldi	r20, 0xFD	; 253
    1f32:	84 2e       	mov	r8, r20
    1f34:	4e e0       	ldi	r20, 0x0E	; 14
    1f36:	94 2e       	mov	r9, r20
	OTA_ClientInit();
	#endif

	while (1)
	{
		SYS_TaskHandler();
    1f38:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <SYS_TaskHandler>
		HAL_UartTaskHandler();
    1f3c:	0e 94 b2 04 	call	0x964	; 0x964 <HAL_UartTaskHandler>

/*****************************************************************************
*****************************************************************************/
static void APP_TaskHandler(void)
{
	switch (appState)
    1f40:	c0 91 8e 08 	lds	r28, 0x088E
    1f44:	c3 30       	cpi	r28, 0x03	; 3
    1f46:	09 f4       	brne	.+2      	; 0x1f4a <main+0x62>
    1f48:	46 c1       	rjmp	.+652    	; 0x21d6 <main+0x2ee>
    1f4a:	c4 30       	cpi	r28, 0x04	; 4
    1f4c:	28 f4       	brcc	.+10     	; 0x1f58 <main+0x70>
    1f4e:	cc 23       	and	r28, r28
    1f50:	61 f0       	breq	.+24     	; 0x1f6a <main+0x82>
    1f52:	c1 30       	cpi	r28, 0x01	; 1
    1f54:	89 f7       	brne	.-30     	; 0x1f38 <main+0x50>
    1f56:	bd c0       	rjmp	.+378    	; 0x20d2 <main+0x1ea>
    1f58:	c6 30       	cpi	r28, 0x06	; 6
    1f5a:	09 f4       	brne	.+2      	; 0x1f5e <main+0x76>
    1f5c:	4b c1       	rjmp	.+662    	; 0x21f4 <main+0x30c>
    1f5e:	c7 30       	cpi	r28, 0x07	; 7
    1f60:	09 f4       	brne	.+2      	; 0x1f64 <main+0x7c>
    1f62:	55 c1       	rjmp	.+682    	; 0x220e <main+0x326>
    1f64:	c5 30       	cpi	r28, 0x05	; 5
    1f66:	41 f7       	brne	.-48     	; 0x1f38 <main+0x50>
    1f68:	3c c1       	rjmp	.+632    	; 0x21e2 <main+0x2fa>

/*****************************************************************************
*****************************************************************************/
static void appInit(void)
{
	msg.messageType          = 1;
    1f6a:	21 e0       	ldi	r18, 0x01	; 1
    1f6c:	20 93 9c 08 	sts	0x089C, r18
	msg.nodeType             = APP_NODE_TYPE;
    1f70:	20 93 9d 08 	sts	0x089D, r18
	msg.extAddr              = APP_ADDR;
    1f74:	82 e0       	ldi	r24, 0x02	; 2
    1f76:	80 93 9e 08 	sts	0x089E, r24
    1f7a:	80 e4       	ldi	r24, 0x40	; 64
    1f7c:	f8 01       	movw	r30, r16
    1f7e:	81 83       	std	Z+1, r24	; 0x01
    1f80:	12 82       	std	Z+2, r1	; 0x02
    1f82:	13 82       	std	Z+3, r1	; 0x03
    1f84:	14 82       	std	Z+4, r1	; 0x04
    1f86:	15 82       	std	Z+5, r1	; 0x05
    1f88:	16 82       	std	Z+6, r1	; 0x06
    1f8a:	17 82       	std	Z+7, r1	; 0x07
	msg.shortAddr            = APP_ADDR;
    1f8c:	82 e0       	ldi	r24, 0x02	; 2
    1f8e:	90 e4       	ldi	r25, 0x40	; 64
    1f90:	90 93 a7 08 	sts	0x08A7, r25
    1f94:	80 93 a6 08 	sts	0x08A6, r24
	msg.softVersion          = 0x01010100;
    1f98:	80 e0       	ldi	r24, 0x00	; 0
    1f9a:	91 e0       	ldi	r25, 0x01	; 1
    1f9c:	a1 e0       	ldi	r26, 0x01	; 1
    1f9e:	b1 e0       	ldi	r27, 0x01	; 1
    1fa0:	80 93 a8 08 	sts	0x08A8, r24
    1fa4:	90 93 a9 08 	sts	0x08A9, r25
    1fa8:	a0 93 aa 08 	sts	0x08AA, r26
    1fac:	b0 93 ab 08 	sts	0x08AB, r27
	msg.channelMask          = (1L << APP_CHANNEL);
    1fb0:	80 e0       	ldi	r24, 0x00	; 0
    1fb2:	90 e8       	ldi	r25, 0x80	; 128
    1fb4:	a0 e0       	ldi	r26, 0x00	; 0
    1fb6:	b0 e0       	ldi	r27, 0x00	; 0
    1fb8:	80 93 ac 08 	sts	0x08AC, r24
    1fbc:	90 93 ad 08 	sts	0x08AD, r25
    1fc0:	a0 93 ae 08 	sts	0x08AE, r26
    1fc4:	b0 93 af 08 	sts	0x08AF, r27
	msg.panId                = APP_PANID;
    1fc8:	84 e3       	ldi	r24, 0x34	; 52
    1fca:	92 e1       	ldi	r25, 0x12	; 18
    1fcc:	90 93 b1 08 	sts	0x08B1, r25
    1fd0:	80 93 b0 08 	sts	0x08B0, r24
	msg.workingChannel       = APP_CHANNEL;
    1fd4:	8f e0       	ldi	r24, 0x0F	; 15
    1fd6:	80 93 b2 08 	sts	0x08B2, r24
	msg.parentShortAddr      = 0;
    1fda:	10 92 b4 08 	sts	0x08B4, r1
    1fde:	10 92 b3 08 	sts	0x08B3, r1
	msg.lqi                  = 0;
    1fe2:	10 92 b5 08 	sts	0x08B5, r1
	msg.rssi                 = 0;
    1fe6:	10 92 b6 08 	sts	0x08B6, r1

	msg.sensors.type        = 1;
    1fea:	20 93 b7 08 	sts	0x08B7, r18
	msg.sensors.size        = sizeof(int32_t) * 3;
    1fee:	8c e0       	ldi	r24, 0x0C	; 12
    1ff0:	80 93 b8 08 	sts	0x08B8, r24
	msg.sensors.battery     = 0;
    1ff4:	10 92 b9 08 	sts	0x08B9, r1
    1ff8:	10 92 ba 08 	sts	0x08BA, r1
    1ffc:	10 92 bb 08 	sts	0x08BB, r1
    2000:	10 92 bc 08 	sts	0x08BC, r1
	msg.sensors.temperature = 0;
    2004:	10 92 bd 08 	sts	0x08BD, r1
    2008:	10 92 be 08 	sts	0x08BE, r1
    200c:	10 92 bf 08 	sts	0x08BF, r1
    2010:	10 92 c0 08 	sts	0x08C0, r1
	msg.sensors.light       = 0;
    2014:	10 92 c1 08 	sts	0x08C1, r1
    2018:	10 92 c2 08 	sts	0x08C2, r1
    201c:	10 92 c3 08 	sts	0x08C3, r1
    2020:	10 92 c4 08 	sts	0x08C4, r1

	msg.caption.type         = 32;
    2024:	80 e2       	ldi	r24, 0x20	; 32
    2026:	80 93 c5 08 	sts	0x08C5, r24
	msg.caption.size         = APP_CAPTION_SIZE;
    202a:	86 e0       	ldi	r24, 0x06	; 6
    202c:	80 93 c6 08 	sts	0x08C6, r24
	memcpy(msg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    2030:	e7 ec       	ldi	r30, 0xC7	; 199
    2032:	f8 e0       	ldi	r31, 0x08	; 8
    2034:	ad e8       	ldi	r26, 0x8D	; 141
    2036:	b2 e0       	ldi	r27, 0x02	; 2
    2038:	0d 90       	ld	r0, X+
    203a:	01 92       	st	Z+, r0
    203c:	81 50       	subi	r24, 0x01	; 1
    203e:	e1 f7       	brne	.-8      	; 0x2038 <main+0x150>
    2040:	24 9a       	sbi	0x04, 4	; 4
    2042:	2c 9a       	sbi	0x05, 4	; 5
	#endif
	#endif

	ledsInit();

	NWK_SetAddr(APP_ADDR);
    2044:	82 e0       	ldi	r24, 0x02	; 2
    2046:	90 e4       	ldi	r25, 0x40	; 64
    2048:	0e 94 12 05 	call	0xa24	; 0xa24 <NWK_SetAddr>
	NWK_SetPanId(APP_PANID);
    204c:	84 e3       	ldi	r24, 0x34	; 52
    204e:	92 e1       	ldi	r25, 0x12	; 18
    2050:	0e 94 19 05 	call	0xa32	; 0xa32 <NWK_SetPanId>
	PHY_SetChannel(APP_CHANNEL);
    2054:	8f e0       	ldi	r24, 0x0F	; 15
    2056:	0e 94 3b 0c 	call	0x1876	; 0x1876 <PHY_SetChannel>
	PHY_SetRxState(true);
    205a:	81 e0       	ldi	r24, 0x01	; 1
    205c:	0e 94 33 0c 	call	0x1866	; 0x1866 <PHY_SetRxState>

	#ifdef NWK_ENABLE_SECURITY
	NWK_SetSecurityKey((uint8_t *)APP_SECURITY_KEY);
	#endif

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);
    2060:	81 e0       	ldi	r24, 0x01	; 1
    2062:	65 eb       	ldi	r22, 0xB5	; 181
    2064:	7e e0       	ldi	r23, 0x0E	; 14
    2066:	0e 94 20 05 	call	0xa40	; 0xa40 <NWK_OpenEndpoint>

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    206a:	80 ed       	ldi	r24, 0xD0	; 208
    206c:	97 e0       	ldi	r25, 0x07	; 7
    206e:	a0 e0       	ldi	r26, 0x00	; 0
    2070:	b0 e0       	ldi	r27, 0x00	; 0
    2072:	80 93 95 08 	sts	0x0895, r24
    2076:	90 93 96 08 	sts	0x0896, r25
    207a:	a0 93 97 08 	sts	0x0897, r26
    207e:	b0 93 98 08 	sts	0x0898, r27
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2082:	10 92 99 08 	sts	0x0899, r1
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    2086:	f0 92 9b 08 	sts	0x089B, r15
    208a:	e0 92 9a 08 	sts	0x089A, r14

	#if APP_ROUTER || APP_ENDDEVICE
	appNetworkStatus = false;
    208e:	10 92 cd 08 	sts	0x08CD, r1
	appNetworkStatusTimer.interval = 500;
    2092:	84 ef       	ldi	r24, 0xF4	; 244
    2094:	91 e0       	ldi	r25, 0x01	; 1
    2096:	a0 e0       	ldi	r26, 0x00	; 0
    2098:	b0 e0       	ldi	r27, 0x00	; 0
    209a:	80 93 d4 08 	sts	0x08D4, r24
    209e:	90 93 d5 08 	sts	0x08D5, r25
    20a2:	a0 93 d6 08 	sts	0x08D6, r26
    20a6:	b0 93 d7 08 	sts	0x08D7, r27
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
    20aa:	c1 e0       	ldi	r28, 0x01	; 1
    20ac:	c0 93 d8 08 	sts	0x08D8, r28
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    20b0:	d0 92 da 08 	sts	0x08DA, r13
    20b4:	c0 92 d9 08 	sts	0x08D9, r12
	SYS_TimerStart(&appNetworkStatusTimer);
    20b8:	8e ec       	ldi	r24, 0xCE	; 206
    20ba:	98 e0       	ldi	r25, 0x08	; 8
    20bc:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <SYS_TimerStart>
	
	HAL_UartPrint("ROUTER\n");
    20c0:	84 e9       	ldi	r24, 0x94	; 148
    20c2:	92 e0       	ldi	r25, 0x02	; 2
    20c4:	0e 94 e1 03 	call	0x7c2	; 0x7c2 <HAL_UartPrint>
	#else
	ledOn(LED_NETWORK);
	#endif

	#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	PHY_RandomReq();
    20c8:	0e 94 a7 0c 	call	0x194e	; 0x194e <PHY_RandomReq>
	#endif

	appState = APP_STATE_SEND;
    20cc:	c0 93 8e 08 	sts	0x088E, r28
    20d0:	33 cf       	rjmp	.-410    	; 0x1f38 <main+0x50>
unsigned int adcVal;
char buf[5];
static void appSendData(void)
{
	#ifdef NWK_ENABLE_ROUTING
	msg.parentShortAddr = NWK_RouteNextHop(0);
    20d2:	80 e0       	ldi	r24, 0x00	; 0
    20d4:	90 e0       	ldi	r25, 0x00	; 0
    20d6:	0e 94 d0 07 	call	0xfa0	; 0xfa0 <NWK_RouteNextHop>
    20da:	90 93 b4 08 	sts	0x08B4, r25
    20de:	80 93 b3 08 	sts	0x08B3, r24
	#else
	msg.parentShortAddr = 0;
	#endif

	msg.sensors.battery     = rand();
    20e2:	0e 94 bd 11 	call	0x237a	; 0x237a <rand>
    20e6:	aa 27       	eor	r26, r26
    20e8:	97 fd       	sbrc	r25, 7
    20ea:	a0 95       	com	r26
    20ec:	ba 2f       	mov	r27, r26
    20ee:	80 93 b9 08 	sts	0x08B9, r24
    20f2:	90 93 ba 08 	sts	0x08BA, r25
    20f6:	a0 93 bb 08 	sts	0x08BB, r26
    20fa:	b0 93 bc 08 	sts	0x08BC, r27
	msg.sensors.temperature = rand() & 0x7f;
    20fe:	0e 94 bd 11 	call	0x237a	; 0x237a <rand>
    2102:	aa 27       	eor	r26, r26
    2104:	97 fd       	sbrc	r25, 7
    2106:	a0 95       	com	r26
    2108:	ba 2f       	mov	r27, r26
    210a:	8f 77       	andi	r24, 0x7F	; 127
    210c:	90 70       	andi	r25, 0x00	; 0
    210e:	a0 70       	andi	r26, 0x00	; 0
    2110:	b0 70       	andi	r27, 0x00	; 0
    2112:	80 93 bd 08 	sts	0x08BD, r24
    2116:	90 93 be 08 	sts	0x08BE, r25
    211a:	a0 93 bf 08 	sts	0x08BF, r26
    211e:	b0 93 c0 08 	sts	0x08C0, r27
	#if APP_COORDINATOR
	appSendMessage((uint8_t *)&msg, sizeof(msg));
	SYS_TimerStart(&appDataSendingTimer);
	appState = APP_STATE_WAIT_SEND_TIMER;
	#else
	nwkDataReq.dstAddr = 0;
    2122:	10 92 e1 08 	sts	0x08E1, r1
    2126:	10 92 e0 08 	sts	0x08E0, r1
	nwkDataReq.dstEndpoint = APP_ENDPOINT;
    212a:	c0 93 e2 08 	sts	0x08E2, r28
	nwkDataReq.srcEndpoint = APP_ENDPOINT;
    212e:	c0 93 e3 08 	sts	0x08E3, r28
	nwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
    2132:	83 e0       	ldi	r24, 0x03	; 3
    2134:	80 93 e4 08 	sts	0x08E4, r24
	nwkDataReq.data = (uint8_t *)&msg;
    2138:	b0 92 e6 08 	sts	0x08E6, r11
    213c:	a0 92 e5 08 	sts	0x08E5, r10
	nwkDataReq.size = sizeof(msg);
    2140:	81 e3       	ldi	r24, 0x31	; 49
    2142:	80 93 e7 08 	sts	0x08E7, r24
	nwkDataReq.confirm = appDataConf;
    2146:	90 92 e9 08 	sts	0x08E9, r9
    214a:	80 92 e8 08 	sts	0x08E8, r8
    214e:	2c 9a       	sbi	0x05, 4	; 5

	ledOn(LED_DATA);
	
	NWK_DataReq(&nwkDataReq);
    2150:	8b ed       	ldi	r24, 0xDB	; 219
    2152:	98 e0       	ldi	r25, 0x08	; 8
    2154:	0e 94 6f 05 	call	0xade	; 0xade <NWK_DataReq>
	numWrite(currentTime.hour);
    2158:	80 91 05 19 	lds	r24, 0x1905
    215c:	90 e0       	ldi	r25, 0x00	; 0
    215e:	0e 94 37 01 	call	0x26e	; 0x26e <numWrite>
	HAL_UartWriteByte(':');
    2162:	8a e3       	ldi	r24, 0x3A	; 58
    2164:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	numWrite(currentTime.minute);
    2168:	80 91 04 19 	lds	r24, 0x1904
    216c:	90 e0       	ldi	r25, 0x00	; 0
    216e:	0e 94 37 01 	call	0x26e	; 0x26e <numWrite>
	HAL_UartWriteByte(':');
    2172:	8a e3       	ldi	r24, 0x3A	; 58
    2174:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	numWrite(currentTime.second);
    2178:	80 91 03 19 	lds	r24, 0x1903
    217c:	90 e0       	ldi	r25, 0x00	; 0
    217e:	0e 94 37 01 	call	0x26e	; 0x26e <numWrite>
	HAL_UartWriteByte('\n');
    2182:	8a e0       	ldi	r24, 0x0A	; 10
    2184:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	
	ADC_Reference(REF_DEFAULT);
    2188:	81 e0       	ldi	r24, 0x01	; 1
    218a:	0e 94 d7 00 	call	0x1ae	; 0x1ae <ADC_Reference>
	adcVal = ADC_Read(ADC4);
    218e:	84 e0       	ldi	r24, 0x04	; 4
    2190:	0e 94 da 00 	call	0x1b4	; 0x1b4 <ADC_Read>
    2194:	90 93 fd 08 	sts	0x08FD, r25
    2198:	80 93 fc 08 	sts	0x08FC, r24
	//ADC_Reference(REF_INTERNAL_16);
	//adcVal = ADC_Read(INTERNAL_TEMP);
	//adcVal = 1.13 * adcVal - 272.8;
	HAL_UartPrint("TEMP: ");
    219c:	8c e9       	ldi	r24, 0x9C	; 156
    219e:	92 e0       	ldi	r25, 0x02	; 2
    21a0:	0e 94 e1 03 	call	0x7c2	; 0x7c2 <HAL_UartPrint>
	//numWrite(adcVal);
	itoa(adcVal, buf, 10);
    21a4:	80 91 fc 08 	lds	r24, 0x08FC
    21a8:	90 91 fd 08 	lds	r25, 0x08FD
    21ac:	6e ef       	ldi	r22, 0xFE	; 254
    21ae:	78 e0       	ldi	r23, 0x08	; 8
    21b0:	4a e0       	ldi	r20, 0x0A	; 10
    21b2:	50 e0       	ldi	r21, 0x00	; 0
    21b4:	0e 94 d6 11 	call	0x23ac	; 0x23ac <itoa>
	HAL_UartPrint(buf);
    21b8:	8e ef       	ldi	r24, 0xFE	; 254
    21ba:	98 e0       	ldi	r25, 0x08	; 8
    21bc:	0e 94 e1 03 	call	0x7c2	; 0x7c2 <HAL_UartPrint>
	HAL_UartWriteByte('');
    21c0:	8a eb       	ldi	r24, 0xBA	; 186
    21c2:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	HAL_UartWriteByte('C');
    21c6:	83 e4       	ldi	r24, 0x43	; 67
    21c8:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>
	HAL_UartWriteByte('\n');
    21cc:	8a e0       	ldi	r24, 0x0A	; 10
    21ce:	0e 94 b7 03 	call	0x76e	; 0x76e <HAL_UartWriteByte>

	appState = APP_STATE_WAIT_CONF;
    21d2:	82 e0       	ldi	r24, 0x02	; 2
    21d4:	25 c0       	rjmp	.+74     	; 0x2220 <main+0x338>
		case APP_STATE_SENDING_DONE:
		{
			#if APP_ENDDEVICE
			appState = APP_STATE_PREPARE_TO_SLEEP;
			#else
			SYS_TimerStart(&appDataSendingTimer);
    21d6:	8f e8       	ldi	r24, 0x8F	; 143
    21d8:	98 e0       	ldi	r25, 0x08	; 8
    21da:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <SYS_TimerStart>
			appState = APP_STATE_WAIT_SEND_TIMER;
    21de:	84 e0       	ldi	r24, 0x04	; 4
    21e0:	1f c0       	rjmp	.+62     	; 0x2220 <main+0x338>
			#endif
		} break;

		case APP_STATE_PREPARE_TO_SLEEP:
		{
			if (!NWK_Busy())
    21e2:	0e 94 29 05 	call	0xa52	; 0xa52 <NWK_Busy>
    21e6:	88 23       	and	r24, r24
    21e8:	09 f0       	breq	.+2      	; 0x21ec <main+0x304>
    21ea:	a6 ce       	rjmp	.-692    	; 0x1f38 <main+0x50>
			{
				NWK_SleepReq();
    21ec:	0e 94 3e 05 	call	0xa7c	; 0xa7c <NWK_SleepReq>
				appState = APP_STATE_SLEEP;
    21f0:	86 e0       	ldi	r24, 0x06	; 6
    21f2:	16 c0       	rjmp	.+44     	; 0x2220 <main+0x338>
    21f4:	24 98       	cbi	0x04, 4	; 4
    21f6:	2c 98       	cbi	0x05, 4	; 5

		case APP_STATE_SLEEP:
		{
			ledsClose();

			PHY_SetRxState(false);
    21f8:	80 e0       	ldi	r24, 0x00	; 0
    21fa:	0e 94 33 0c 	call	0x1866	; 0x1866 <PHY_SetRxState>

			HAL_Sleep(APP_SENDING_INTERVAL);
    21fe:	60 ed       	ldi	r22, 0xD0	; 208
    2200:	77 e0       	ldi	r23, 0x07	; 7
    2202:	80 e0       	ldi	r24, 0x00	; 0
    2204:	90 e0       	ldi	r25, 0x00	; 0
    2206:	0e 94 64 02 	call	0x4c8	; 0x4c8 <HAL_Sleep>
			appState = APP_STATE_WAKEUP;
    220a:	87 e0       	ldi	r24, 0x07	; 7
    220c:	09 c0       	rjmp	.+18     	; 0x2220 <main+0x338>
		} break;

		case APP_STATE_WAKEUP:
		{
			NWK_WakeupReq();
    220e:	0e 94 41 05 	call	0xa82	; 0xa82 <NWK_WakeupReq>
    2212:	24 9a       	sbi	0x04, 4	; 4
    2214:	2c 9a       	sbi	0x05, 4	; 5
    2216:	2c 9a       	sbi	0x05, 4	; 5

			ledsInit();
			ledOn(LED_NETWORK);

			PHY_SetRxState(true);
    2218:	81 e0       	ldi	r24, 0x01	; 1
    221a:	0e 94 33 0c 	call	0x1866	; 0x1866 <PHY_SetRxState>

			appState = APP_STATE_SEND;
    221e:	81 e0       	ldi	r24, 0x01	; 1
    2220:	80 93 8e 08 	sts	0x088E, r24
    2224:	89 ce       	rjmp	.-750    	; 0x1f38 <main+0x50>

00002226 <__mulsi3>:
    2226:	62 9f       	mul	r22, r18
    2228:	d0 01       	movw	r26, r0
    222a:	73 9f       	mul	r23, r19
    222c:	f0 01       	movw	r30, r0
    222e:	82 9f       	mul	r24, r18
    2230:	e0 0d       	add	r30, r0
    2232:	f1 1d       	adc	r31, r1
    2234:	64 9f       	mul	r22, r20
    2236:	e0 0d       	add	r30, r0
    2238:	f1 1d       	adc	r31, r1
    223a:	92 9f       	mul	r25, r18
    223c:	f0 0d       	add	r31, r0
    223e:	83 9f       	mul	r24, r19
    2240:	f0 0d       	add	r31, r0
    2242:	74 9f       	mul	r23, r20
    2244:	f0 0d       	add	r31, r0
    2246:	65 9f       	mul	r22, r21
    2248:	f0 0d       	add	r31, r0
    224a:	99 27       	eor	r25, r25
    224c:	72 9f       	mul	r23, r18
    224e:	b0 0d       	add	r27, r0
    2250:	e1 1d       	adc	r30, r1
    2252:	f9 1f       	adc	r31, r25
    2254:	63 9f       	mul	r22, r19
    2256:	b0 0d       	add	r27, r0
    2258:	e1 1d       	adc	r30, r1
    225a:	f9 1f       	adc	r31, r25
    225c:	bd 01       	movw	r22, r26
    225e:	cf 01       	movw	r24, r30
    2260:	11 24       	eor	r1, r1
    2262:	08 95       	ret

00002264 <__udivmodhi4>:
    2264:	aa 1b       	sub	r26, r26
    2266:	bb 1b       	sub	r27, r27
    2268:	51 e1       	ldi	r21, 0x11	; 17
    226a:	07 c0       	rjmp	.+14     	; 0x227a <__udivmodhi4_ep>

0000226c <__udivmodhi4_loop>:
    226c:	aa 1f       	adc	r26, r26
    226e:	bb 1f       	adc	r27, r27
    2270:	a6 17       	cp	r26, r22
    2272:	b7 07       	cpc	r27, r23
    2274:	10 f0       	brcs	.+4      	; 0x227a <__udivmodhi4_ep>
    2276:	a6 1b       	sub	r26, r22
    2278:	b7 0b       	sbc	r27, r23

0000227a <__udivmodhi4_ep>:
    227a:	88 1f       	adc	r24, r24
    227c:	99 1f       	adc	r25, r25
    227e:	5a 95       	dec	r21
    2280:	a9 f7       	brne	.-22     	; 0x226c <__udivmodhi4_loop>
    2282:	80 95       	com	r24
    2284:	90 95       	com	r25
    2286:	bc 01       	movw	r22, r24
    2288:	cd 01       	movw	r24, r26
    228a:	08 95       	ret

0000228c <__udivmodsi4>:
    228c:	a1 e2       	ldi	r26, 0x21	; 33
    228e:	1a 2e       	mov	r1, r26
    2290:	aa 1b       	sub	r26, r26
    2292:	bb 1b       	sub	r27, r27
    2294:	fd 01       	movw	r30, r26
    2296:	0d c0       	rjmp	.+26     	; 0x22b2 <__udivmodsi4_ep>

00002298 <__udivmodsi4_loop>:
    2298:	aa 1f       	adc	r26, r26
    229a:	bb 1f       	adc	r27, r27
    229c:	ee 1f       	adc	r30, r30
    229e:	ff 1f       	adc	r31, r31
    22a0:	a2 17       	cp	r26, r18
    22a2:	b3 07       	cpc	r27, r19
    22a4:	e4 07       	cpc	r30, r20
    22a6:	f5 07       	cpc	r31, r21
    22a8:	20 f0       	brcs	.+8      	; 0x22b2 <__udivmodsi4_ep>
    22aa:	a2 1b       	sub	r26, r18
    22ac:	b3 0b       	sbc	r27, r19
    22ae:	e4 0b       	sbc	r30, r20
    22b0:	f5 0b       	sbc	r31, r21

000022b2 <__udivmodsi4_ep>:
    22b2:	66 1f       	adc	r22, r22
    22b4:	77 1f       	adc	r23, r23
    22b6:	88 1f       	adc	r24, r24
    22b8:	99 1f       	adc	r25, r25
    22ba:	1a 94       	dec	r1
    22bc:	69 f7       	brne	.-38     	; 0x2298 <__udivmodsi4_loop>
    22be:	60 95       	com	r22
    22c0:	70 95       	com	r23
    22c2:	80 95       	com	r24
    22c4:	90 95       	com	r25
    22c6:	9b 01       	movw	r18, r22
    22c8:	ac 01       	movw	r20, r24
    22ca:	bd 01       	movw	r22, r26
    22cc:	cf 01       	movw	r24, r30
    22ce:	08 95       	ret

000022d0 <do_rand>:
    22d0:	8f 92       	push	r8
    22d2:	9f 92       	push	r9
    22d4:	af 92       	push	r10
    22d6:	bf 92       	push	r11
    22d8:	cf 92       	push	r12
    22da:	df 92       	push	r13
    22dc:	ef 92       	push	r14
    22de:	ff 92       	push	r15
    22e0:	cf 93       	push	r28
    22e2:	df 93       	push	r29
    22e4:	ec 01       	movw	r28, r24
    22e6:	88 81       	ld	r24, Y
    22e8:	99 81       	ldd	r25, Y+1	; 0x01
    22ea:	aa 81       	ldd	r26, Y+2	; 0x02
    22ec:	bb 81       	ldd	r27, Y+3	; 0x03
    22ee:	00 97       	sbiw	r24, 0x00	; 0
    22f0:	a1 05       	cpc	r26, r1
    22f2:	b1 05       	cpc	r27, r1
    22f4:	21 f4       	brne	.+8      	; 0x22fe <do_rand+0x2e>
    22f6:	84 e2       	ldi	r24, 0x24	; 36
    22f8:	99 ed       	ldi	r25, 0xD9	; 217
    22fa:	ab e5       	ldi	r26, 0x5B	; 91
    22fc:	b7 e0       	ldi	r27, 0x07	; 7
    22fe:	bc 01       	movw	r22, r24
    2300:	cd 01       	movw	r24, r26
    2302:	2d e1       	ldi	r18, 0x1D	; 29
    2304:	33 ef       	ldi	r19, 0xF3	; 243
    2306:	41 e0       	ldi	r20, 0x01	; 1
    2308:	50 e0       	ldi	r21, 0x00	; 0
    230a:	0e 94 17 12 	call	0x242e	; 0x242e <__divmodsi4>
    230e:	49 01       	movw	r8, r18
    2310:	5a 01       	movw	r10, r20
    2312:	27 ea       	ldi	r18, 0xA7	; 167
    2314:	31 e4       	ldi	r19, 0x41	; 65
    2316:	40 e0       	ldi	r20, 0x00	; 0
    2318:	50 e0       	ldi	r21, 0x00	; 0
    231a:	0e 94 13 11 	call	0x2226	; 0x2226 <__mulsi3>
    231e:	6b 01       	movw	r12, r22
    2320:	7c 01       	movw	r14, r24
    2322:	c5 01       	movw	r24, r10
    2324:	b4 01       	movw	r22, r8
    2326:	2c ee       	ldi	r18, 0xEC	; 236
    2328:	34 ef       	ldi	r19, 0xF4	; 244
    232a:	4f ef       	ldi	r20, 0xFF	; 255
    232c:	5f ef       	ldi	r21, 0xFF	; 255
    232e:	0e 94 13 11 	call	0x2226	; 0x2226 <__mulsi3>
    2332:	dc 01       	movw	r26, r24
    2334:	cb 01       	movw	r24, r22
    2336:	c8 0e       	add	r12, r24
    2338:	d9 1e       	adc	r13, r25
    233a:	ea 1e       	adc	r14, r26
    233c:	fb 1e       	adc	r15, r27
    233e:	f7 fe       	sbrs	r15, 7
    2340:	08 c0       	rjmp	.+16     	; 0x2352 <do_rand+0x82>
    2342:	8f ef       	ldi	r24, 0xFF	; 255
    2344:	9f ef       	ldi	r25, 0xFF	; 255
    2346:	af ef       	ldi	r26, 0xFF	; 255
    2348:	bf e7       	ldi	r27, 0x7F	; 127
    234a:	c8 0e       	add	r12, r24
    234c:	d9 1e       	adc	r13, r25
    234e:	ea 1e       	adc	r14, r26
    2350:	fb 1e       	adc	r15, r27
    2352:	c8 82       	st	Y, r12
    2354:	d9 82       	std	Y+1, r13	; 0x01
    2356:	ea 82       	std	Y+2, r14	; 0x02
    2358:	fb 82       	std	Y+3, r15	; 0x03
    235a:	c6 01       	movw	r24, r12
    235c:	9f 77       	andi	r25, 0x7F	; 127
    235e:	df 91       	pop	r29
    2360:	cf 91       	pop	r28
    2362:	ff 90       	pop	r15
    2364:	ef 90       	pop	r14
    2366:	df 90       	pop	r13
    2368:	cf 90       	pop	r12
    236a:	bf 90       	pop	r11
    236c:	af 90       	pop	r10
    236e:	9f 90       	pop	r9
    2370:	8f 90       	pop	r8
    2372:	08 95       	ret

00002374 <rand_r>:
    2374:	0e 94 68 11 	call	0x22d0	; 0x22d0 <do_rand>
    2378:	08 95       	ret

0000237a <rand>:
    237a:	83 ea       	ldi	r24, 0xA3	; 163
    237c:	92 e0       	ldi	r25, 0x02	; 2
    237e:	0e 94 68 11 	call	0x22d0	; 0x22d0 <do_rand>
    2382:	08 95       	ret

00002384 <srand>:
    2384:	a0 e0       	ldi	r26, 0x00	; 0
    2386:	b0 e0       	ldi	r27, 0x00	; 0
    2388:	80 93 a3 02 	sts	0x02A3, r24
    238c:	90 93 a4 02 	sts	0x02A4, r25
    2390:	a0 93 a5 02 	sts	0x02A5, r26
    2394:	b0 93 a6 02 	sts	0x02A6, r27
    2398:	08 95       	ret

0000239a <memcpy>:
    239a:	fb 01       	movw	r30, r22
    239c:	dc 01       	movw	r26, r24
    239e:	02 c0       	rjmp	.+4      	; 0x23a4 <memcpy+0xa>
    23a0:	01 90       	ld	r0, Z+
    23a2:	0d 92       	st	X+, r0
    23a4:	41 50       	subi	r20, 0x01	; 1
    23a6:	50 40       	sbci	r21, 0x00	; 0
    23a8:	d8 f7       	brcc	.-10     	; 0x23a0 <memcpy+0x6>
    23aa:	08 95       	ret

000023ac <itoa>:
    23ac:	fb 01       	movw	r30, r22
    23ae:	9f 01       	movw	r18, r30
    23b0:	e8 94       	clt
    23b2:	42 30       	cpi	r20, 0x02	; 2
    23b4:	c4 f0       	brlt	.+48     	; 0x23e6 <itoa+0x3a>
    23b6:	45 32       	cpi	r20, 0x25	; 37
    23b8:	b4 f4       	brge	.+44     	; 0x23e6 <itoa+0x3a>
    23ba:	4a 30       	cpi	r20, 0x0A	; 10
    23bc:	29 f4       	brne	.+10     	; 0x23c8 <itoa+0x1c>
    23be:	97 fb       	bst	r25, 7
    23c0:	1e f4       	brtc	.+6      	; 0x23c8 <itoa+0x1c>
    23c2:	90 95       	com	r25
    23c4:	81 95       	neg	r24
    23c6:	9f 4f       	sbci	r25, 0xFF	; 255
    23c8:	64 2f       	mov	r22, r20
    23ca:	77 27       	eor	r23, r23
    23cc:	0e 94 32 11 	call	0x2264	; 0x2264 <__udivmodhi4>
    23d0:	80 5d       	subi	r24, 0xD0	; 208
    23d2:	8a 33       	cpi	r24, 0x3A	; 58
    23d4:	0c f0       	brlt	.+2      	; 0x23d8 <itoa+0x2c>
    23d6:	89 5d       	subi	r24, 0xD9	; 217
    23d8:	81 93       	st	Z+, r24
    23da:	cb 01       	movw	r24, r22
    23dc:	00 97       	sbiw	r24, 0x00	; 0
    23de:	a1 f7       	brne	.-24     	; 0x23c8 <itoa+0x1c>
    23e0:	16 f4       	brtc	.+4      	; 0x23e6 <itoa+0x3a>
    23e2:	5d e2       	ldi	r21, 0x2D	; 45
    23e4:	51 93       	st	Z+, r21
    23e6:	10 82       	st	Z, r1
    23e8:	c9 01       	movw	r24, r18
    23ea:	0c 94 07 12 	jmp	0x240e	; 0x240e <strrev>

000023ee <__eerd_block_m128rfa1>:
    23ee:	dc 01       	movw	r26, r24
    23f0:	cb 01       	movw	r24, r22

000023f2 <__eerd_blraw_m128rfa1>:
    23f2:	fc 01       	movw	r30, r24
    23f4:	f9 99       	sbic	0x1f, 1	; 31
    23f6:	fe cf       	rjmp	.-4      	; 0x23f4 <__eerd_blraw_m128rfa1+0x2>
    23f8:	06 c0       	rjmp	.+12     	; 0x2406 <__eerd_blraw_m128rfa1+0x14>
    23fa:	f2 bd       	out	0x22, r31	; 34
    23fc:	e1 bd       	out	0x21, r30	; 33
    23fe:	f8 9a       	sbi	0x1f, 0	; 31
    2400:	31 96       	adiw	r30, 0x01	; 1
    2402:	00 b4       	in	r0, 0x20	; 32
    2404:	0d 92       	st	X+, r0
    2406:	41 50       	subi	r20, 0x01	; 1
    2408:	50 40       	sbci	r21, 0x00	; 0
    240a:	b8 f7       	brcc	.-18     	; 0x23fa <__eerd_blraw_m128rfa1+0x8>
    240c:	08 95       	ret

0000240e <strrev>:
    240e:	dc 01       	movw	r26, r24
    2410:	fc 01       	movw	r30, r24
    2412:	67 2f       	mov	r22, r23
    2414:	71 91       	ld	r23, Z+
    2416:	77 23       	and	r23, r23
    2418:	e1 f7       	brne	.-8      	; 0x2412 <strrev+0x4>
    241a:	32 97       	sbiw	r30, 0x02	; 2
    241c:	04 c0       	rjmp	.+8      	; 0x2426 <strrev+0x18>
    241e:	7c 91       	ld	r23, X
    2420:	6d 93       	st	X+, r22
    2422:	70 83       	st	Z, r23
    2424:	62 91       	ld	r22, -Z
    2426:	ae 17       	cp	r26, r30
    2428:	bf 07       	cpc	r27, r31
    242a:	c8 f3       	brcs	.-14     	; 0x241e <strrev+0x10>
    242c:	08 95       	ret

0000242e <__divmodsi4>:
    242e:	97 fb       	bst	r25, 7
    2430:	09 2e       	mov	r0, r25
    2432:	05 26       	eor	r0, r21
    2434:	0e d0       	rcall	.+28     	; 0x2452 <__divmodsi4_neg1>
    2436:	57 fd       	sbrc	r21, 7
    2438:	04 d0       	rcall	.+8      	; 0x2442 <__divmodsi4_neg2>
    243a:	28 df       	rcall	.-432    	; 0x228c <__udivmodsi4>
    243c:	0a d0       	rcall	.+20     	; 0x2452 <__divmodsi4_neg1>
    243e:	00 1c       	adc	r0, r0
    2440:	38 f4       	brcc	.+14     	; 0x2450 <__divmodsi4_exit>

00002442 <__divmodsi4_neg2>:
    2442:	50 95       	com	r21
    2444:	40 95       	com	r20
    2446:	30 95       	com	r19
    2448:	21 95       	neg	r18
    244a:	3f 4f       	sbci	r19, 0xFF	; 255
    244c:	4f 4f       	sbci	r20, 0xFF	; 255
    244e:	5f 4f       	sbci	r21, 0xFF	; 255

00002450 <__divmodsi4_exit>:
    2450:	08 95       	ret

00002452 <__divmodsi4_neg1>:
    2452:	f6 f7       	brtc	.-4      	; 0x2450 <__divmodsi4_exit>
    2454:	90 95       	com	r25
    2456:	80 95       	com	r24
    2458:	70 95       	com	r23
    245a:	61 95       	neg	r22
    245c:	7f 4f       	sbci	r23, 0xFF	; 255
    245e:	8f 4f       	sbci	r24, 0xFF	; 255
    2460:	9f 4f       	sbci	r25, 0xFF	; 255
    2462:	08 95       	ret

00002464 <_exit>:
    2464:	f8 94       	cli

00002466 <__stop_program>:
    2466:	ff cf       	rjmp	.-2      	; 0x2466 <__stop_program>
