Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon May 20 21:18:05 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    114         
TIMING-16  Warning           Large setup violation          1000        
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (235)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (235)
--------------------------------------------------
 There are 235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.895    -3291.681                   1411                 2955        0.039        0.000                      0                 2955        4.500        0.000                       0                  1652  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.895    -3291.681                   1411                 2955        0.039        0.000                      0                 2955        4.500        0.000                       0                  1652  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1411  Failing Endpoints,  Worst Slack       -2.895ns,  Total Violation    -3291.681ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.895ns  (required time - arrival time)
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 3.198ns (41.093%)  route 4.584ns (58.907%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 10.426 - 5.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          0.478    11.232    etapa_id/gp/out
    SLICE_X47Y65         LUT3 (Prop_lut3_I2_O)        0.124    11.356 r  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=28, routed)          0.837    12.193    etapa_id/gp_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I4_O)        0.124    12.317 r  etapa_id/o_rs_inferred_i_34/O
                         net (fo=1, routed)           0.581    12.898    etapa_id/o_rs_inferred_i_34_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  etapa_id/o_rs_inferred_i_33_comp_1/O
                         net (fo=31, routed)          0.737    13.760    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.124    13.884 r  etapa_id/gp/o_rs_inferred_i_4/O
                         net (fo=1, routed)           0.000    13.884    latch_idex/rs_tmp_reg[31]_0[28]
    SLICE_X34Y57         FDRE                                         r  latch_idex/rs_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.433    10.426    latch_idex/i_clk
    SLICE_X34Y57         FDRE                                         r  latch_idex/rs_tmp_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.515    10.941    
                         clock uncertainty           -0.035    10.906    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.082    10.988    latch_idex/rs_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         10.988    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                 -2.895    

Slack (VIOLATED) :        -2.895ns  (required time - arrival time)
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 3.198ns (41.361%)  route 4.534ns (58.639%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 10.426 - 5.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          0.478    11.232    etapa_id/gp/out
    SLICE_X47Y65         LUT3 (Prop_lut3_I2_O)        0.124    11.356 r  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=28, routed)          0.837    12.193    etapa_id/gp_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I4_O)        0.124    12.317 r  etapa_id/o_rs_inferred_i_34/O
                         net (fo=1, routed)           0.581    12.898    etapa_id/o_rs_inferred_i_34_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  etapa_id/o_rs_inferred_i_33_comp_1/O
                         net (fo=31, routed)          0.687    13.709    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X33Y59         LUT3 (Prop_lut3_I1_O)        0.124    13.833 r  etapa_id/gp/o_rs_inferred_i_2/O
                         net (fo=1, routed)           0.000    13.833    latch_idex/rs_tmp_reg[31]_0[30]
    SLICE_X33Y59         FDRE                                         r  latch_idex/rs_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.433    10.426    latch_idex/i_clk
    SLICE_X33Y59         FDRE                                         r  latch_idex/rs_tmp_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.515    10.941    
                         clock uncertainty           -0.035    10.906    
    SLICE_X33Y59         FDRE (Setup_fdre_C_D)        0.032    10.938    latch_idex/rs_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                 -2.895    

Slack (VIOLATED) :        -2.895ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_ifid/instruccion_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 2.387ns (31.714%)  route 5.140ns (68.286%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.068ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.566     6.068    ex/i_clk
    SLICE_X37Y48         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     6.524 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          1.144     7.668    ex/alu/Q[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.792 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.792    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.324    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.438    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.644     9.310    ex/alu/resultado1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.313     9.623 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.149     9.772    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.896 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=95, routed)          0.364    10.260    ex/o_ins_type[7]
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.124    10.384 f  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.492    10.876    ex/o_res_inferred__1_i_34_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.644    11.644    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.124    11.768 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.682    12.450    dtu/o_stall_inferred_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.574 r  dtu/o_stall_inferred_i_1/O
                         net (fo=88, routed)          1.021    13.595    latch_ifid/E[0]
    SLICE_X28Y57         FDRE                                         r  latch_ifid/instruccion_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.436    10.429    latch_ifid/i_clk
    SLICE_X28Y57         FDRE                                         r  latch_ifid/instruccion_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.508    10.937    
                         clock uncertainty           -0.035    10.902    
    SLICE_X28Y57         FDRE (Setup_fdre_C_CE)      -0.202    10.700    latch_ifid/instruccion_reg[22]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                 -2.895    

Slack (VIOLATED) :        -2.895ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_ifid/instruccion_reg[26]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 2.387ns (31.714%)  route 5.140ns (68.286%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.068ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.566     6.068    ex/i_clk
    SLICE_X37Y48         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     6.524 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          1.144     7.668    ex/alu/Q[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.792 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.792    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.324    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.438    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.644     9.310    ex/alu/resultado1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.313     9.623 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.149     9.772    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.896 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=95, routed)          0.364    10.260    ex/o_ins_type[7]
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.124    10.384 f  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.492    10.876    ex/o_res_inferred__1_i_34_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.644    11.644    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.124    11.768 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.682    12.450    dtu/o_stall_inferred_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.574 r  dtu/o_stall_inferred_i_1/O
                         net (fo=88, routed)          1.021    13.595    latch_ifid/E[0]
    SLICE_X28Y57         FDRE                                         r  latch_ifid/instruccion_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.436    10.429    latch_ifid/i_clk
    SLICE_X28Y57         FDRE                                         r  latch_ifid/instruccion_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.508    10.937    
                         clock uncertainty           -0.035    10.902    
    SLICE_X28Y57         FDRE (Setup_fdre_C_CE)      -0.202    10.700    latch_ifid/instruccion_reg[26]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                 -2.895    

Slack (VIOLATED) :        -2.895ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_ifid/instruccion_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 2.387ns (31.714%)  route 5.140ns (68.286%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.068ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.566     6.068    ex/i_clk
    SLICE_X37Y48         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     6.524 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          1.144     7.668    ex/alu/Q[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.792 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.792    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.324    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.438    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.644     9.310    ex/alu/resultado1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.313     9.623 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.149     9.772    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.896 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=95, routed)          0.364    10.260    ex/o_ins_type[7]
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.124    10.384 f  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.492    10.876    ex/o_res_inferred__1_i_34_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  ex/o_wb_reg_write_inferred_i_5/O
                         net (fo=3, routed)           0.644    11.644    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.124    11.768 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.682    12.450    dtu/o_stall_inferred_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.574 r  dtu/o_stall_inferred_i_1/O
                         net (fo=88, routed)          1.021    13.595    latch_ifid/E[0]
    SLICE_X28Y57         FDRE                                         r  latch_ifid/instruccion_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.436    10.429    latch_ifid/i_clk
    SLICE_X28Y57         FDRE                                         r  latch_ifid/instruccion_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.508    10.937    
                         clock uncertainty           -0.035    10.902    
    SLICE_X28Y57         FDRE (Setup_fdre_C_CE)      -0.202    10.700    latch_ifid/instruccion_reg[2]
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                 -2.895    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 2.387ns (32.698%)  route 4.913ns (67.302%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.428 - 5.000 ) 
    Source Clock Delay      (SCD):    6.068ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.566     6.068    ex/i_clk
    SLICE_X37Y48         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     6.524 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          1.144     7.668    ex/alu/Q[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.792 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.792    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.324    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.438    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.644     9.310    ex/alu/resultado1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.313     9.623 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.149     9.772    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.896 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=95, routed)          0.364    10.260    ex/o_ins_type[7]
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.124    10.384 f  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.603    10.987    ex/o_res_inferred__1_i_34_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.111 r  ex/o_wb_reg_write_inferred_i_2/O
                         net (fo=3, routed)           0.573    11.684    dtu/o_stall_inferred_i_1_0[3]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.808 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.650    12.458    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    12.582 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.787    13.368    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X32Y55         FDRE                                         r  latch_idex/rs_tmp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.435    10.428    latch_idex/i_clk
    SLICE_X32Y55         FDRE                                         r  latch_idex/rs_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.508    10.936    
                         clock uncertainty           -0.035    10.901    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.426    10.475    latch_idex/rs_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 2.387ns (32.698%)  route 4.913ns (67.302%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.428 - 5.000 ) 
    Source Clock Delay      (SCD):    6.068ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.566     6.068    ex/i_clk
    SLICE_X37Y48         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     6.524 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          1.144     7.668    ex/alu/Q[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.792 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.792    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.324    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.438    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.644     9.310    ex/alu/resultado1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.313     9.623 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.149     9.772    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.896 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=95, routed)          0.364    10.260    ex/o_ins_type[7]
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.124    10.384 f  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.603    10.987    ex/o_res_inferred__1_i_34_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.111 r  ex/o_wb_reg_write_inferred_i_2/O
                         net (fo=3, routed)           0.573    11.684    dtu/o_stall_inferred_i_1_0[3]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.808 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.650    12.458    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    12.582 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.787    13.368    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X32Y55         FDRE                                         r  latch_idex/rs_tmp_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.435    10.428    latch_idex/i_clk
    SLICE_X32Y55         FDRE                                         r  latch_idex/rs_tmp_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.508    10.936    
                         clock uncertainty           -0.035    10.901    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.426    10.475    latch_idex/rs_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 2.387ns (32.698%)  route 4.913ns (67.302%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.428 - 5.000 ) 
    Source Clock Delay      (SCD):    6.068ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.566     6.068    ex/i_clk
    SLICE_X37Y48         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     6.524 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          1.144     7.668    ex/alu/Q[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.792 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.792    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.324    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.438    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.644     9.310    ex/alu/resultado1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.313     9.623 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.149     9.772    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.896 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=95, routed)          0.364    10.260    ex/o_ins_type[7]
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.124    10.384 f  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.603    10.987    ex/o_res_inferred__1_i_34_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.111 r  ex/o_wb_reg_write_inferred_i_2/O
                         net (fo=3, routed)           0.573    11.684    dtu/o_stall_inferred_i_1_0[3]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.808 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.650    12.458    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    12.582 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.787    13.368    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X32Y55         FDRE                                         r  latch_idex/rs_tmp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.435    10.428    latch_idex/i_clk
    SLICE_X32Y55         FDRE                                         r  latch_idex/rs_tmp_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.508    10.936    
                         clock uncertainty           -0.035    10.901    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.426    10.475    latch_idex/rs_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[17]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 2.387ns (32.698%)  route 4.913ns (67.302%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.428 - 5.000 ) 
    Source Clock Delay      (SCD):    6.068ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.566     6.068    ex/i_clk
    SLICE_X37Y48         FDRE                                         r  ex/rt_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     6.524 r  ex/rt_tmp_reg[2]/Q
                         net (fo=88, routed)          1.144     7.668    ex/alu/Q[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.792 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.792    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.324    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.438    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.644     9.310    ex/alu/resultado1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.313     9.623 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.149     9.772    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.896 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=95, routed)          0.364    10.260    ex/o_ins_type[7]
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.124    10.384 f  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.603    10.987    ex/o_res_inferred__1_i_34_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.111 r  ex/o_wb_reg_write_inferred_i_2/O
                         net (fo=3, routed)           0.573    11.684    dtu/o_stall_inferred_i_1_0[3]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.808 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.650    12.458    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    12.582 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.787    13.368    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X32Y55         FDRE                                         r  latch_idex/rt_tmp_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.435    10.428    latch_idex/i_clk
    SLICE_X32Y55         FDRE                                         r  latch_idex/rt_tmp_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.508    10.936    
                         clock uncertainty           -0.035    10.901    
    SLICE_X32Y55         FDRE (Setup_fdre_C_R)       -0.426    10.475    latch_idex/rt_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 3.198ns (41.377%)  route 4.531ns (58.623%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 10.426 - 5.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          0.478    11.232    etapa_id/gp/out
    SLICE_X47Y65         LUT3 (Prop_lut3_I2_O)        0.124    11.356 r  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=28, routed)          0.837    12.193    etapa_id/gp_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I4_O)        0.124    12.317 r  etapa_id/o_rs_inferred_i_34/O
                         net (fo=1, routed)           0.581    12.898    etapa_id/o_rs_inferred_i_34_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  etapa_id/o_rs_inferred_i_33_comp_1/O
                         net (fo=31, routed)          0.684    13.706    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X33Y59         LUT3 (Prop_lut3_I1_O)        0.124    13.830 r  etapa_id/gp/o_rs_inferred_i_19/O
                         net (fo=1, routed)           0.000    13.830    latch_idex/rs_tmp_reg[31]_0[13]
    SLICE_X33Y59         FDRE                                         r  latch_idex/rs_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.433    10.426    latch_idex/i_clk
    SLICE_X33Y59         FDRE                                         r  latch_idex/rs_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.515    10.941    
                         clock uncertainty           -0.035    10.906    
    SLICE_X33Y59         FDRE (Setup_fdre_C_D)        0.034    10.940    latch_idex/rs_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                 -2.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.434ns  (logic 0.191ns (44.039%)  route 0.243ns (55.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 7.628 - 5.000 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 6.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.048     6.049 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     6.320    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     6.408 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.563     6.970    exmem/i_clk
    SLICE_X43Y45         FDRE                                         r  exmem/res_tmp_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.146     7.116 r  exmem/res_tmp_reg[15]/Q
                         net (fo=3, routed)           0.243     7.359    mem/res_tmp_reg[31][15]
    SLICE_X46Y50         LUT4 (Prop_lut4_I1_O)        0.045     7.404 r  mem/o_res_inferred_i_17__0/O
                         net (fo=1, routed)           0.000     7.404    memwb/res_tmp_reg[31]_0[15]
    SLICE_X46Y50         FDRE                                         r  memwb/res_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.060     6.384 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     6.688    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     6.795 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.833     7.628    memwb/i_clk
    SLICE_X46Y50         FDRE                                         r  memwb/res_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.240    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.125     7.365    memwb/res_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.365    
                         arrival time                           7.404    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.486ns  (logic 0.191ns (39.332%)  route 0.295ns (60.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 7.628 - 5.000 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 6.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.048     6.049 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     6.320    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     6.408 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.563     6.970    exmem/i_clk
    SLICE_X36Y45         FDRE                                         r  exmem/res_tmp_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.146     7.116 r  exmem/res_tmp_reg[22]/Q
                         net (fo=3, routed)           0.295     7.411    mem/res_tmp_reg[31][22]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.045     7.456 r  mem/o_res_inferred_i_10__0/O
                         net (fo=1, routed)           0.000     7.456    memwb/res_tmp_reg[31]_0[22]
    SLICE_X47Y50         FDRE                                         r  memwb/res_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.060     6.384 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     6.688    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     6.795 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.833     7.628    memwb/i_clk
    SLICE_X47Y50         FDRE                                         r  memwb/res_tmp_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.240    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.098     7.338    memwb/res_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.338    
                         arrival time                           7.456    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.484ns  (logic 0.191ns (39.429%)  route 0.293ns (60.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 7.626 - 5.000 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 6.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.048     6.049 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     6.320    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     6.408 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.562     6.970    exmem/i_clk
    SLICE_X33Y51         FDRE                                         r  exmem/res_tmp_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.146     7.116 r  exmem/res_tmp_reg[31]/Q
                         net (fo=3, routed)           0.293     7.409    mem/res_tmp_reg[31][31]
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.045     7.454 r  mem/o_res_inferred_i_1__0/O
                         net (fo=1, routed)           0.000     7.454    memwb/res_tmp_reg[31]_0[31]
    SLICE_X41Y54         FDRE                                         r  memwb/res_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.060     6.384 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     6.688    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     6.795 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.831     7.626    memwb/i_clk
    SLICE_X41Y54         FDRE                                         r  memwb/res_tmp_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.393     7.233    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.098     7.331    memwb/res_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -7.331    
                         arrival time                           7.454    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.526ns  (logic 0.191ns (36.308%)  route 0.335ns (63.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 7.628 - 5.000 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 6.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.048     6.049 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     6.320    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     6.408 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.563     6.970    exmem/i_clk
    SLICE_X37Y46         FDRE                                         r  exmem/res_tmp_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.146     7.116 r  exmem/res_tmp_reg[17]/Q
                         net (fo=3, routed)           0.335     7.451    mem/res_tmp_reg[31][17]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.045     7.496 r  mem/o_res_inferred_i_15__0/O
                         net (fo=1, routed)           0.000     7.496    memwb/res_tmp_reg[31]_0[17]
    SLICE_X47Y50         FDRE                                         r  memwb/res_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.060     6.384 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     6.688    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     6.795 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.833     7.628    memwb/i_clk
    SLICE_X47Y50         FDRE                                         r  memwb/res_tmp_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.240    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.099     7.339    memwb/res_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.339    
                         arrival time                           7.496    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.534ns  (logic 0.191ns (35.790%)  route 0.343ns (64.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 7.627 - 5.000 ) 
    Source Clock Delay      (SCD):    1.971ns = ( 6.971 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.048     6.049 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     6.320    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     6.408 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.564     6.971    exmem/i_clk
    SLICE_X40Y49         FDRE                                         r  exmem/res_tmp_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.146     7.117 r  exmem/res_tmp_reg[12]/Q
                         net (fo=3, routed)           0.343     7.460    mem/res_tmp_reg[31][12]
    SLICE_X43Y51         LUT4 (Prop_lut4_I1_O)        0.045     7.505 r  mem/o_res_inferred_i_20__0/O
                         net (fo=1, routed)           0.000     7.505    memwb/res_tmp_reg[31]_0[12]
    SLICE_X43Y51         FDRE                                         r  memwb/res_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.060     6.384 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     6.688    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     6.795 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.832     7.627    memwb/i_clk
    SLICE_X43Y51         FDRE                                         r  memwb/res_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.239    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.099     7.338    memwb/res_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.338    
                         arrival time                           7.505    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.554ns  (logic 0.212ns (38.236%)  route 0.342ns (61.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 7.632 - 5.000 ) 
    Source Clock Delay      (SCD):    1.971ns = ( 6.971 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.048     6.049 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     6.320    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     6.408 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.563     6.971    exmem/i_clk
    SLICE_X46Y51         FDRE                                         r  exmem/res_tmp_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.167     7.138 r  exmem/res_tmp_reg[11]/Q
                         net (fo=3, routed)           0.342     7.480    mem/res_tmp_reg[31][11]
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.045     7.525 r  mem/o_res_inferred_i_21__0/O
                         net (fo=1, routed)           0.000     7.525    memwb/res_tmp_reg[31]_0[11]
    SLICE_X48Y48         FDRE                                         r  memwb/res_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.060     6.384 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     6.688    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     6.795 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.837     7.632    memwb/i_clk
    SLICE_X48Y48         FDRE                                         r  memwb/res_tmp_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.244    
    SLICE_X48Y48         FDRE (Hold_fdre_C_D)         0.098     7.342    memwb/res_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.342    
                         arrival time                           7.525    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.577ns  (logic 0.191ns (33.102%)  route 0.386ns (66.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 7.631 - 5.000 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 6.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.048     6.049 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     6.320    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     6.408 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.562     6.970    exmem/i_clk
    SLICE_X43Y51         FDRE                                         r  exmem/res_tmp_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.146     7.116 r  exmem/res_tmp_reg[5]/Q
                         net (fo=5, routed)           0.386     7.502    mem/res_tmp_reg[31][5]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.045     7.547 r  mem/o_res_inferred_i_27__0/O
                         net (fo=1, routed)           0.000     7.547    memwb/res_tmp_reg[31]_0[5]
    SLICE_X48Y46         FDRE                                         r  memwb/res_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.060     6.384 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     6.688    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     6.795 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.836     7.631    memwb/i_clk
    SLICE_X48Y46         FDRE                                         r  memwb/res_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.243    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.099     7.342    memwb/res_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.342    
                         arrival time                           7.547    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 exmem/alu_tmp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.577ns  (logic 0.191ns (33.118%)  route 0.386ns (66.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 7.629 - 5.000 ) 
    Source Clock Delay      (SCD):    1.969ns = ( 6.969 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.048     6.049 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     6.320    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     6.408 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.561     6.969    exmem/i_clk
    SLICE_X41Y55         FDRE                                         r  exmem/alu_tmp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.146     7.115 r  exmem/alu_tmp_reg[4]/Q
                         net (fo=34, routed)          0.386     7.500    mem/out[3]
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.045     7.545 r  mem/o_res_inferred_i_18__0/O
                         net (fo=1, routed)           0.000     7.545    memwb/res_tmp_reg[31]_0[14]
    SLICE_X41Y49         FDRE                                         r  memwb/res_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.060     6.384 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     6.688    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     6.795 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.834     7.629    memwb/i_clk
    SLICE_X41Y49         FDRE                                         r  memwb/res_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.241    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.098     7.339    memwb/res_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.339    
                         arrival time                           7.545    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.583ns  (logic 0.212ns (36.372%)  route 0.371ns (63.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 7.628 - 5.000 ) 
    Source Clock Delay      (SCD):    1.971ns = ( 6.971 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.048     6.049 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     6.320    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     6.408 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.564     6.971    exmem/i_clk
    SLICE_X42Y47         FDRE                                         r  exmem/res_tmp_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.167     7.138 r  exmem/res_tmp_reg[13]/Q
                         net (fo=3, routed)           0.371     7.509    mem/res_tmp_reg[31][13]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.045     7.554 r  mem/o_res_inferred_i_19__0/O
                         net (fo=1, routed)           0.000     7.554    memwb/res_tmp_reg[31]_0[13]
    SLICE_X47Y50         FDRE                                         r  memwb/res_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.060     6.384 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     6.688    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     6.795 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.833     7.628    memwb/i_clk
    SLICE_X47Y50         FDRE                                         r  memwb/res_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.240    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.099     7.339    memwb/res_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.339    
                         arrival time                           7.554    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.610ns  (logic 0.191ns (31.307%)  route 0.419ns (68.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 7.628 - 5.000 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 6.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.048     6.049 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     6.320    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     6.408 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.562     6.970    exmem/i_clk
    SLICE_X33Y52         FDRE                                         r  exmem/res_tmp_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.146     7.116 r  exmem/res_tmp_reg[30]/Q
                         net (fo=3, routed)           0.419     7.535    mem/res_tmp_reg[31][30]
    SLICE_X46Y52         LUT4 (Prop_lut4_I1_O)        0.045     7.580 r  mem/o_res_inferred_i_2__0/O
                         net (fo=1, routed)           0.000     7.580    memwb/res_tmp_reg[31]_0[30]
    SLICE_X46Y52         FDRE                                         r  memwb/res_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.060     6.384 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     6.688    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     6.795 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        0.833     7.628    memwb/i_clk
    SLICE_X46Y52         FDRE                                         r  memwb/res_tmp_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.393     7.235    
    SLICE_X46Y52         FDRE (Hold_fdre_C_D)         0.125     7.360    memwb/res_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         -7.360    
                         arrival time                           7.580    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13   etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X31Y53   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y53   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y53   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y53   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 3.974ns (48.770%)  route 4.174ns (51.230%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           4.174     4.630    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.148 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.148    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reception_end_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.041ns  (logic 4.022ns (50.018%)  route 4.019ns (49.982%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE                         0.000     0.000 r  reception_end_reg/C
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reception_end_reg/Q
                         net (fo=5, routed)           4.019     4.537    salida_operadores_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.041 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.041    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.300ns  (logic 4.022ns (55.102%)  route 3.277ns (44.898%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/Q
                         net (fo=1, routed)           3.277     3.795    display1_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.300 r  display1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.300    display1[5]
    V5                                                                r  display1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 4.038ns (56.207%)  route 3.146ns (43.793%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.146     3.664    lopt_4
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.184 r  display1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.184    display1[4]
    U5                                                                r  display1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 3.991ns (56.529%)  route 3.069ns (43.471%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
    SLICE_X65Y60         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/Q
                         net (fo=1, routed)           3.069     3.525    display1_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.060 r  display1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.060    display1[2]
    U8                                                                r  display1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 4.093ns (58.175%)  route 2.943ns (41.825%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/C
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/Q
                         net (fo=1, routed)           2.943     3.362    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674     7.036 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.036    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 4.101ns (58.616%)  route 2.896ns (41.384%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/C
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/Q
                         net (fo=1, routed)           2.896     3.315    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682     6.997 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.997    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 4.054ns (58.525%)  route 2.873ns (41.475%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/Q
                         net (fo=1, routed)           2.873     3.391    display1_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.926 r  display1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.926    display1[3]
    V8                                                                r  display1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 3.985ns (57.779%)  route 2.912ns (42.221%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/C
    SLICE_X65Y60         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.912     3.368    lopt_2
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.897 r  display1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.897    display1[1]
    W6                                                                r  display1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.814ns  (logic 4.029ns (59.125%)  route 2.785ns (40.875%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
    SLICE_X64Y60         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.785     3.303    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.814 r  display1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.814    display1[0]
    W7                                                                r  display1[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contadorTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.078     0.219    transmisor/contador_ticks_reg_n_0_[0]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.045     0.264 r  transmisor/contadorTX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.264    transmisor/contadorTX[0]_i_1_n_0
    SLICE_X54Y74         FDRE                                         r  transmisor/contadorTX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[0]/C
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    receptor/contador_ticks_reg_n_0_[0]
    SLICE_X29Y43         LUT4 (Prop_lut4_I2_O)        0.045     0.306 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    receptor/contador_ticks[2]
    SLICE_X29Y43         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.190ns (61.292%)  route 0.120ns (38.708%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[0]/C
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    receptor/contador_ticks_reg_n_0_[0]
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.049     0.310 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     0.310    receptor/contador_ticks[3]
    SLICE_X29Y43         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.130     0.271    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.045     0.316 r  basys3_7SegmentMultiplexing/an_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    basys3_7SegmentMultiplexing/an_reg[0]
    SLICE_X63Y60         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.131     0.272    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.045     0.317 r  basys3_7SegmentMultiplexing/an_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    basys3_7SegmentMultiplexing/an_reg[2]
    SLICE_X63Y60         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.130     0.271    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.048     0.319 r  basys3_7SegmentMultiplexing/an_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    basys3_7SegmentMultiplexing/an_reg[1]
    SLICE_X63Y60         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.131     0.272    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.049     0.321 r  basys3_7SegmentMultiplexing/an_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.321    basys3_7SegmentMultiplexing/an_reg[3]
    SLICE_X63Y60         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/recibido_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/recibido_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE                         0.000     0.000 r  receptor/recibido_reg/C
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/recibido_reg/Q
                         net (fo=2, routed)           0.170     0.311    receptor/i_recibido
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  receptor/recibido_i_1/O
                         net (fo=1, routed)           0.000     0.356    receptor/recibido_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  receptor/recibido_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE                         0.000     0.000 r  receptor/dato_reg[1]/C
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[1]/Q
                         net (fo=6, routed)           0.170     0.311    receptor/rec_data[1]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  receptor/dato[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    receptor/dato[1]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  receptor/dato_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wea_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            wea_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE                         0.000     0.000 r  wea_reg/C
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  wea_reg/Q
                         net (fo=5, routed)           0.170     0.311    receptor/i_wea
    SLICE_X31Y54         LUT4 (Prop_lut4_I0_O)        0.045     0.356 r  receptor/wea_i_1/O
                         net (fo=1, routed)           0.000     0.356    receptor_n_3
    SLICE_X31Y54         FDRE                                         r  wea_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 6.220ns (56.087%)  route 4.870ns (43.913%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          2.920    13.673    o_end_pipeline
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.191 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.191    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 2.855ns (34.715%)  route 5.369ns (65.285%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          2.893    13.647    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.153    13.800 r  basys3_7SegmentMultiplexing/seg_reg[3]_i_1/O
                         net (fo=2, routed)           0.526    14.325    basys3_7SegmentMultiplexing/seg_reg[3]_i_1_n_0
    SLICE_X64Y60         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 2.826ns (34.506%)  route 5.364ns (65.494%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          2.893    13.647    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X63Y60         LUT4 (Prop_lut4_I1_O)        0.124    13.771 r  basys3_7SegmentMultiplexing/seg_reg[5]_i_2/O
                         net (fo=2, routed)           0.520    14.291    basys3_7SegmentMultiplexing/seg_reg[5]_i_2_n_0
    SLICE_X64Y60         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.035ns  (logic 2.855ns (35.533%)  route 5.180ns (64.467%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          2.893    13.647    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.153    13.800 r  basys3_7SegmentMultiplexing/seg_reg[3]_i_1/O
                         net (fo=2, routed)           0.336    14.136    basys3_7SegmentMultiplexing/seg_reg[3]_i_1_n_0
    SLICE_X64Y60         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 2.826ns (35.322%)  route 5.175ns (64.678%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          2.893    13.647    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X63Y60         LUT4 (Prop_lut4_I1_O)        0.124    13.771 r  basys3_7SegmentMultiplexing/seg_reg[5]_i_2/O
                         net (fo=2, routed)           0.331    14.102    basys3_7SegmentMultiplexing/seg_reg[5]_i_2_n_0
    SLICE_X64Y60         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 2.826ns (38.162%)  route 4.579ns (61.838%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          1.887    12.640    transmisor/out
    SLICE_X55Y74         LUT5 (Prop_lut5_I1_O)        0.124    12.764 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.742    13.507    transmisor/next_state
    SLICE_X57Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 2.826ns (38.162%)  route 4.579ns (61.838%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          1.887    12.640    transmisor/out
    SLICE_X55Y74         LUT5 (Prop_lut5_I1_O)        0.124    12.764 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.742    13.507    transmisor/next_state
    SLICE_X57Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 2.826ns (38.162%)  route 4.579ns (61.838%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          1.887    12.640    transmisor/out
    SLICE_X55Y74         LUT5 (Prop_lut5_I1_O)        0.124    12.764 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.742    13.507    transmisor/next_state
    SLICE_X57Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 2.826ns (38.162%)  route 4.579ns (61.838%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          1.887    12.640    transmisor/out
    SLICE_X55Y74         LUT5 (Prop_lut5_I1_O)        0.124    12.764 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.742    13.507    transmisor/next_state
    SLICE_X57Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 2.826ns (39.163%)  route 4.390ns (60.837%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.478 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.726     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.502 r  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.599     6.101    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.555 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[11]
                         net (fo=2, routed)           1.173     9.728    etapa_if/o_douta[29]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7/O
                         net (fo=1, routed)           0.778    10.629    etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  etapa_if/in00_inferred__0/o_end_pipeline_inferred_i_1/O
                         net (fo=34, routed)          1.887    12.640    transmisor/out
    SLICE_X55Y74         LUT5 (Prop_lut5_I1_O)        0.124    12.764 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.553    13.317    transmisor/next_state
    SLICE_X56Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.477%)  route 0.131ns (50.523%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.435    transmisor/i_clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  transmisor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=2, routed)           0.131     1.694    transmisor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X56Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (48.964%)  route 0.133ns (51.036%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.435    transmisor/i_clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=2, routed)           0.133     1.697    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X54Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.435    transmisor/i_clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  transmisor/FSM_onehot_present_state_reg[3]/Q
                         net (fo=2, routed)           0.125     1.701    transmisor/FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X57Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.553     1.436    transmisor/i_clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  transmisor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=2, routed)           0.110     1.710    transmisor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X56Y73         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.561     1.444    i_clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=11, routed)          0.131     1.716    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X31Y52         FDRE                                         r  FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.776%)  route 0.146ns (53.224%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.563     1.446    receptor/i_clk_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.146     1.720    receptor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X30Y44         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_addr_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.202%)  route 0.149ns (53.798%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.561     1.444    i_clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=25, routed)          0.149     1.721    instruccion_addr
    SLICE_X28Y53         FDRE                                         r  instruccion_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_addr_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.202%)  route 0.149ns (53.798%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.561     1.444    i_clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=25, routed)          0.149     1.721    instruccion_addr
    SLICE_X28Y53         FDRE                                         r  instruccion_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_addr_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.202%)  route 0.149ns (53.798%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.561     1.444    i_clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=25, routed)          0.149     1.721    instruccion_addr
    SLICE_X28Y53         FDRE                                         r  instruccion_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_addr_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.202%)  route 0.149ns (53.798%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.561     1.444    i_clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=25, routed)          0.149     1.721    instruccion_addr
    SLICE_X28Y53         FDRE                                         r  instruccion_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2163 Endpoints
Min Delay          2163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[11][15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 1.441ns (14.625%)  route 8.413ns (85.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 10.420 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1022, routed)        8.413     9.855    etapa_id/gp/i_reset_IBUF
    SLICE_X47Y69         FDRE                                         r  etapa_id/gp/registros_reg[11][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.427    10.420    etapa_id/gp/i_clk
    SLICE_X47Y69         FDRE                                         r  etapa_id/gp/registros_reg[11][15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[11][16]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 1.441ns (14.625%)  route 8.413ns (85.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 10.420 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1022, routed)        8.413     9.855    etapa_id/gp/i_reset_IBUF
    SLICE_X47Y69         FDRE                                         r  etapa_id/gp/registros_reg[11][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.427    10.420    etapa_id/gp/i_clk
    SLICE_X47Y69         FDRE                                         r  etapa_id/gp/registros_reg[11][16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[11][25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 1.441ns (14.625%)  route 8.413ns (85.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 10.420 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1022, routed)        8.413     9.855    etapa_id/gp/i_reset_IBUF
    SLICE_X47Y69         FDRE                                         r  etapa_id/gp/registros_reg[11][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.427    10.420    etapa_id/gp/i_clk
    SLICE_X47Y69         FDRE                                         r  etapa_id/gp/registros_reg[11][25]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[11][27]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 1.441ns (14.625%)  route 8.413ns (85.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 10.420 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1022, routed)        8.413     9.855    etapa_id/gp/i_reset_IBUF
    SLICE_X47Y69         FDRE                                         r  etapa_id/gp/registros_reg[11][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.427    10.420    etapa_id/gp/i_clk
    SLICE_X47Y69         FDRE                                         r  etapa_id/gp/registros_reg[11][27]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[19][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 1.441ns (14.625%)  route 8.413ns (85.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 10.420 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1022, routed)        8.413     9.855    etapa_id/gp/i_reset_IBUF
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.427    10.420    etapa_id/gp/i_clk
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[19][15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 1.441ns (14.625%)  route 8.413ns (85.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 10.420 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1022, routed)        8.413     9.855    etapa_id/gp/i_reset_IBUF
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.427    10.420    etapa_id/gp/i_clk
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[19][17]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 1.441ns (14.625%)  route 8.413ns (85.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 10.420 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1022, routed)        8.413     9.855    etapa_id/gp/i_reset_IBUF
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.427    10.420    etapa_id/gp/i_clk
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[19][1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 1.441ns (14.625%)  route 8.413ns (85.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 10.420 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1022, routed)        8.413     9.855    etapa_id/gp/i_reset_IBUF
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.427    10.420    etapa_id/gp/i_clk
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[19][31]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 1.441ns (14.625%)  route 8.413ns (85.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 10.420 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1022, routed)        8.413     9.855    etapa_id/gp/i_reset_IBUF
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.427    10.420    etapa_id/gp/i_clk
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[19][8]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 1.441ns (14.625%)  route 8.413ns (85.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 10.420 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1022, routed)        8.413     9.855    etapa_id/gp/i_reset_IBUF
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.095     8.096 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     8.993 f  p_2_out_BUFG_inst/O
                         net (fo=1603, routed)        1.427    10.420    etapa_id/gp/i_clk
    SLICE_X46Y69         FDRE                                         r  etapa_id/gp/registros_reg[19][8]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[0]/C
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.082     0.246    transmisor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X55Y73         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.819     1.947    transmisor/i_clk_IBUF_BUFG
    SLICE_X55Y73         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[0]/C
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.109     0.250    receptor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X29Y44         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.833     1.960    receptor/i_clk_IBUF_BUFG
    SLICE_X29Y44         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[4]/C
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    transmisor/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X56Y74         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.818     1.946    transmisor/i_clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[4]/C
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.124     0.252    receptor/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X29Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.833     1.960    receptor/i_clk_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[5]/C
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    receptor/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X30Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    receptor/i_clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[7]/C
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.112     0.276    receptor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X30Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    receptor/i_clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[9]/C
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.116     0.280    transmisor/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.819     1.947    transmisor/i_clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[9]/C
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.116     0.280    receptor/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X29Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.833     1.960    receptor/i_clk_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[7]/C
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.117     0.281    transmisor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.819     1.947    transmisor/i_clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[2]/C
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.144     0.285    transmisor/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X56Y74         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.818     1.946    transmisor/i_clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C





