#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x123eeee50 .scope module, "branch_comparision" "branch_comparision" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "branch_operation";
    .port_info 1 /INPUT 32 "data_register_a";
    .port_info 2 /INPUT 32 "data_register_b";
    .port_info 3 /OUTPUT 1 "branch";
v0x123e5d500_0 .var "branch", 0 0;
o0x118008040 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x123e4e9c0_0 .net "branch_operation", 3 0, o0x118008040;  0 drivers
o0x118008070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e4ec40_0 .net "data_register_a", 31 0, o0x118008070;  0 drivers
o0x1180080a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123f36b70_0 .net "data_register_b", 31 0, o0x1180080a0;  0 drivers
E_0x123e0c140 .event anyedge, v0x123e4e9c0_0, v0x123e4ec40_0, v0x123f36b70_0;
S_0x123ee73b0 .scope module, "vm_tb" "vm_tb" 3 27;
 .timescale -9 -12;
v0x123fbaed0_0 .var "clk", 0 0;
v0x123fbaf60_0 .var/i "cycle", 31 0;
v0x123fbaff0_0 .var/i "i", 31 0;
v0x123fbb080_0 .var "reset", 0 0;
v0x123fbb110_0 .var "saw_dtlb_miss", 0 0;
v0x123fbb1e0_0 .var "saw_iret", 0 0;
v0x123fbb270_0 .var "saw_itlb_miss", 0 0;
v0x123fbb310_0 .var "saw_store_base", 0 0;
v0x123fbb3b0_0 .var "saw_store_miss", 0 0;
v0x123fbb4c0_0 .var "saw_tlbwrite", 0 0;
v0x123fbb550_0 .var "saw_vm_enable", 0 0;
S_0x123f721a0 .scope module, "uut" "cpu" 3 40, 4 3 0, S_0x123ee73b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x123fbbf40 .functor NOT 1, L_0x123fbbe80, C4<0>, C4<0>, C4<0>;
L_0x123fbc000 .functor BUFZ 1, L_0x123fcb840, C4<0>, C4<0>, C4<0>;
L_0x123fbc140 .functor OR 1, v0x123fa20e0_0, L_0x123fcbf50, C4<0>, C4<0>;
L_0x1180400e8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x123fbd180 .functor AND 32, L_0x123fbd000, L_0x1180400e8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x123fc0750 .functor OR 1, L_0x123fbd900, v0x123fa20e0_0, C4<0>, C4<0>;
L_0x123fc07c0 .functor OR 1, L_0x123fc0750, L_0x123fbc000, C4<0>, C4<0>;
L_0x123fcbb80 .functor OR 1, L_0x123fbf060, L_0x123fc4c00, C4<0>, C4<0>;
L_0x123fcbbf0 .functor OR 1, L_0x123fcbb80, L_0x123fc2fd0, C4<0>, C4<0>;
L_0x123fcbd20 .functor OR 1, L_0x123fcbbf0, L_0x123fc3100, C4<0>, C4<0>;
L_0x123fcbe60 .functor OR 1, L_0x123fcbd20, L_0x123fbee20, C4<0>, C4<0>;
L_0x123fcbf50 .functor BUFZ 1, L_0x123fcbe60, C4<0>, C4<0>, C4<0>;
L_0x123fcc0a0 .functor OR 1, v0x123fa20e0_0, L_0x123fcb840, C4<0>, C4<0>;
L_0x123fcc190 .functor OR 1, L_0x123fcbd20, L_0x123fbee20, C4<0>, C4<0>;
L_0x123fcc2f0 .functor NOT 1, L_0x123fcc190, C4<0>, C4<0>, C4<0>;
L_0x123fcc360 .functor AND 1, L_0x123fcc0a0, L_0x123fcc2f0, C4<1>, C4<1>;
v0x123fb3d10_0 .net *"_ivl_1", 0 0, L_0x123fbbe80;  1 drivers
L_0x118040010 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x123fb3db0_0 .net/2u *"_ivl_10", 6 0, L_0x118040010;  1 drivers
v0x123fb3e50_0 .net *"_ivl_102", 31 0, L_0x123fcc450;  1 drivers
v0x123fb3ee0_0 .net *"_ivl_104", 31 0, L_0x123fcc660;  1 drivers
v0x123fb3f80_0 .net *"_ivl_108", 31 0, L_0x123fcc4f0;  1 drivers
v0x123fb4070_0 .net *"_ivl_110", 31 0, L_0x123fcc9a0;  1 drivers
L_0x118040f40 .functor BUFT 1, C4<00000000000000000010000000000000>, C4<0>, C4<0>, C4<0>;
v0x123fb4120_0 .net/2u *"_ivl_114", 31 0, L_0x118040f40;  1 drivers
L_0x118040f88 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x123fb41d0_0 .net/2u *"_ivl_120", 1 0, L_0x118040f88;  1 drivers
v0x123fb4280_0 .net *"_ivl_122", 0 0, L_0x123fccf10;  1 drivers
L_0x118040fd0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x123fb4390_0 .net/2u *"_ivl_124", 1 0, L_0x118040fd0;  1 drivers
v0x123fb4430_0 .net *"_ivl_126", 0 0, L_0x123fccbf0;  1 drivers
v0x123fb44d0_0 .net *"_ivl_128", 31 0, L_0x123fcd0e0;  1 drivers
L_0x118041018 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x123fb4580_0 .net/2u *"_ivl_132", 1 0, L_0x118041018;  1 drivers
v0x123fb4630_0 .net *"_ivl_134", 0 0, L_0x123fcd2c0;  1 drivers
L_0x118041060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x123fb46d0_0 .net/2u *"_ivl_136", 1 0, L_0x118041060;  1 drivers
v0x123fb4780_0 .net *"_ivl_138", 0 0, L_0x123fcd180;  1 drivers
v0x123fb4820_0 .net *"_ivl_140", 31 0, L_0x123fcd220;  1 drivers
v0x123fb49b0_0 .net *"_ivl_15", 6 0, L_0x123fbc430;  1 drivers
L_0x118040058 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x123fb4a40_0 .net/2u *"_ivl_16", 6 0, L_0x118040058;  1 drivers
v0x123fb4af0_0 .net *"_ivl_21", 0 0, L_0x123fbc640;  1 drivers
v0x123fb4ba0_0 .net *"_ivl_22", 10 0, L_0x123fbc6e0;  1 drivers
v0x123fb4c50_0 .net *"_ivl_25", 0 0, L_0x123fbc9a0;  1 drivers
v0x123fb4d00_0 .net *"_ivl_27", 7 0, L_0x123fbca40;  1 drivers
v0x123fb4db0_0 .net *"_ivl_29", 0 0, L_0x123fbcbe0;  1 drivers
v0x123fb4e60_0 .net *"_ivl_31", 9 0, L_0x123fbcc80;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x123fb4f10_0 .net/2u *"_ivl_32", 0 0, L_0x1180400a0;  1 drivers
v0x123fb4fc0_0 .net *"_ivl_38", 31 0, L_0x123fbd000;  1 drivers
v0x123fb5070_0 .net/2u *"_ivl_40", 31 0, L_0x1180400e8;  1 drivers
v0x123fb5120_0 .net *"_ivl_44", 31 0, L_0x123fbd1f0;  1 drivers
v0x123fb51d0_0 .net *"_ivl_48", 0 0, L_0x123fc0750;  1 drivers
v0x123fb5280_0 .net *"_ivl_53", 2 0, L_0x123fc1b10;  1 drivers
L_0x118040490 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x123fb5330_0 .net/2u *"_ivl_54", 2 0, L_0x118040490;  1 drivers
v0x123fb53e0_0 .net *"_ivl_56", 0 0, L_0x123fc1d40;  1 drivers
v0x123fb48c0_0 .net *"_ivl_59", 2 0, L_0x123fc1de0;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x123fb5670_0 .net/2u *"_ivl_60", 2 0, L_0x1180404d8;  1 drivers
v0x123fb5700_0 .net *"_ivl_62", 0 0, L_0x123fc2020;  1 drivers
v0x123fb5790_0 .net *"_ivl_65", 2 0, L_0x123fc20c0;  1 drivers
L_0x118040520 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x123fb5830_0 .net/2u *"_ivl_66", 2 0, L_0x118040520;  1 drivers
v0x123fb58e0_0 .net *"_ivl_68", 0 0, L_0x123fc1f80;  1 drivers
v0x123fb5980_0 .net *"_ivl_71", 2 0, L_0x123fc2210;  1 drivers
L_0x118040568 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x123fb5a30_0 .net/2u *"_ivl_72", 2 0, L_0x118040568;  1 drivers
v0x123fb5ae0_0 .net *"_ivl_74", 0 0, L_0x123fc2160;  1 drivers
v0x123fb5b80_0 .net *"_ivl_76", 31 0, L_0x123fc2370;  1 drivers
v0x123fb5c30_0 .net *"_ivl_78", 31 0, L_0x123fc24e0;  1 drivers
v0x123fb5ce0_0 .net *"_ivl_80", 31 0, L_0x123fc25c0;  1 drivers
v0x123fb5d90_0 .net *"_ivl_84", 0 0, L_0x123fcbb80;  1 drivers
v0x123fb5e40_0 .net *"_ivl_86", 0 0, L_0x123fcbbf0;  1 drivers
v0x123fb5ef0_0 .net *"_ivl_9", 6 0, L_0x123fbc1f0;  1 drivers
v0x123fb5fa0_0 .net *"_ivl_94", 0 0, L_0x123fcc0a0;  1 drivers
v0x123fb6050_0 .net *"_ivl_96", 0 0, L_0x123fcc190;  1 drivers
v0x123fb6100_0 .net *"_ivl_98", 0 0, L_0x123fcc2f0;  1 drivers
v0x123fb61b0_0 .net "alu_op1_real", 31 0, L_0x123fccfb0;  1 drivers
v0x123fb6290_0 .net "alu_op2_real", 31 0, L_0x123fcd5c0;  1 drivers
v0x123fb6320_0 .net "alu_operation", 0 0, v0x123ec5990_0;  1 drivers
v0x123fb63f0_0 .net "alu_output", 31 0, v0x123f3e670_0;  1 drivers
v0x123fb6480_0 .net "alu_type", 3 0, v0x123e9c350_0;  1 drivers
v0x123fb6510_0 .net "alu_use_imm", 0 0, v0x123e9c3e0_0;  1 drivers
v0x123fb65a0_0 .net "branch", 0 0, v0x123f897a0_0;  1 drivers
v0x123fb6630_0 .net "branch_type_operation", 3 0, v0x123f89830_0;  1 drivers
v0x123fb66c0_0 .net "bubble_stall", 0 0, L_0x123fbc140;  1 drivers
v0x123fb6750_0 .net "clk", 0 0, v0x123fbaed0_0;  1 drivers
v0x123fa04d0_0 .net "data_register_d", 31 0, L_0x123fcdd80;  1 drivers
v0x123fb69e0_0 .net "data_register_rs1", 31 0, L_0x123fcd8a0;  1 drivers
v0x123fb6ab0_0 .net "data_register_rs2", 31 0, L_0x123fcdb10;  1 drivers
v0x123fb6b80_0 .net "ex_alu_type", 3 0, v0x123f5fa80_0;  1 drivers
v0x123fb54b0_0 .net "ex_alu_use_imm", 0 0, v0x123f5fb10_0;  1 drivers
v0x123fb5580_0 .net "ex_branch", 0 0, v0x123f30310_0;  1 drivers
v0x123fb6c10_0 .net "ex_branch_type", 3 0, v0x123f303a0_0;  1 drivers
v0x123fb6ca0_0 .net "ex_data_rs1", 31 0, v0x123f2f880_0;  1 drivers
v0x123fb6d30_0 .net "ex_data_rs2", 31 0, v0x123f2f910_0;  1 drivers
v0x123fb6dc0_0 .net "ex_imm_i_type", 31 0, v0x123f1f860_0;  1 drivers
v0x123fb6e90_0 .net "ex_imm_s_type", 31 0, v0x123e20aa0_0;  1 drivers
v0x123fb6f60_0 .net "ex_iret", 0 0, v0x123f864b0_0;  1 drivers
v0x123fb7030_0 .net "ex_jump", 0 0, v0x123f86540_0;  1 drivers
v0x123fb70c0_0 .net "ex_load_mem", 0 0, v0x123f58b70_0;  1 drivers
v0x123fb71d0_0 .net "ex_load_unsigned", 0 0, v0x123f58ae0_0;  1 drivers
v0x123fb7260_0 .net "ex_mem_forward_val", 31 0, L_0x123fcca40;  1 drivers
v0x123fb72f0_0 .net "ex_mem_size", 1 0, v0x123f4b9d0_0;  1 drivers
v0x123fb73c0_0 .net "ex_mov_rm", 0 0, v0x123f4ba60_0;  1 drivers
v0x123fb7450_0 .net "ex_panic", 0 0, v0x123f33cd0_0;  1 drivers
v0x123fb74e0_0 .net "ex_pc", 31 0, v0x123f33d60_0;  1 drivers
v0x123fb75b0_0 .net "ex_reg_d", 4 0, v0x123f33570_0;  1 drivers
v0x123fb7640_0 .net "ex_reg_rs1", 4 0, v0x123f33600_0;  1 drivers
v0x123fb7710_0 .net "ex_reg_rs2", 4 0, v0x123f32480_0;  1 drivers
v0x123fb77e0_0 .net "ex_rm_value", 31 0, v0x123f32510_0;  1 drivers
v0x123fb78b0_0 .net "ex_store_mem", 0 0, v0x123f2e760_0;  1 drivers
v0x123fb7940_0 .net "ex_tlbwrite", 0 0, v0x123f2e7f0_0;  1 drivers
v0x123fb7a10_0 .net "ex_write_reg", 0 0, v0x123f90140_0;  1 drivers
v0x123fb7aa0_0 .net "exception_addr", 31 0, L_0x123fcc7a0;  1 drivers
v0x123fb7b30_0 .net "exception_pc", 31 0, L_0x123fcc700;  1 drivers
v0x123fb7bc0_0 .net "exception_target", 31 0, L_0x123fccb50;  1 drivers
v0x123fb7c90_0 .net "flush_pipe", 0 0, L_0x123fcbf50;  1 drivers
v0x123fb7d60_0 .net "forwardA", 1 0, v0x123fa2870_0;  1 drivers
v0x123fb7df0_0 .net "forwardB", 1 0, v0x123fa2920_0;  1 drivers
v0x123fb7e80_0 .net "hazard_stall_req", 0 0, v0x123fa20e0_0;  1 drivers
v0x123fb7f10_0 .net "hold_stall", 0 0, L_0x123fbc000;  1 drivers
v0x123fb7fa0_0 .net "if_stall_req", 0 0, L_0x123fbd900;  1 drivers
v0x123fb8030_0 .net "if_tlb_fault_addr", 31 0, L_0x123fbf110;  1 drivers
v0x123fb80c0_0 .net "if_tlb_miss", 0 0, L_0x123fbf060;  1 drivers
v0x123fb8150_0 .net "imm_i_type", 31 0, L_0x123fc1380;  1 drivers
v0x123fb81e0_0 .net "imm_j_type", 31 0, L_0x123fbcd20;  1 drivers
v0x123fb8270_0 .net "imm_s_type", 31 0, L_0x123fc1a30;  1 drivers
v0x123fb8300_0 .net "instruction", 31 0, L_0x123fbfd20;  1 drivers
v0x123fb8390_0 .net "instruction_pipeline", 31 0, v0x123f34d10_0;  1 drivers
v0x123fb8420_0 .net "iret", 0 0, v0x123f88430_0;  1 drivers
v0x123fb84b0_0 .net "is_jal", 0 0, L_0x123fbc310;  1 drivers
v0x123fb8540_0 .net "is_jalr", 0 0, L_0x123fbc4d0;  1 drivers
v0x123fb85d0_0 .net "itlb_write_en", 0 0, L_0x123fc4e60;  1 drivers
v0x123fb8660_0 .net "itlb_write_pa", 31 0, L_0x123fc5020;  1 drivers
v0x123fb86f0_0 .net "itlb_write_va", 31 0, L_0x123fc4fb0;  1 drivers
v0x123fb8790_0 .net "jal_target", 31 0, L_0x123fbcf00;  1 drivers
v0x123fb8840_0 .net "jalr_target", 31 0, L_0x123fbd180;  1 drivers
v0x123fb88f0_0 .net "jump", 0 0, v0x123f884c0_0;  1 drivers
v0x123fb8980_0 .net "jump_target", 31 0, L_0x123fbd350;  1 drivers
v0x123fb8a60_0 .net "load_unsigned", 0 0, v0x123f878c0_0;  1 drivers
v0x123fb8af0_0 .net "m_alu_output", 31 0, v0x123f9cbc0_0;  1 drivers
v0x123fb8b90_0 .net "m_iret", 0 0, v0x123f6f920_0;  1 drivers
v0x123fb8c60_0 .net "m_load_mem", 0 0, v0x123f8ae90_0;  1 drivers
v0x123fb8d30_0 .net "m_load_unsigned", 0 0, v0x123e9dc50_0;  1 drivers
v0x123fb8e00_0 .net "m_mem_size", 1 0, v0x123e86230_0;  1 drivers
v0x123fb8ed0_0 .net "m_mov_rm", 0 0, v0x123f8ad80_0;  1 drivers
v0x123fb8fe0_0 .net "m_pc", 31 0, v0x123e7aee0_0;  1 drivers
v0x123fb9070_0 .net "m_register_d", 4 0, v0x123ef1100_0;  1 drivers
v0x123fb9180_0 .net "m_rm_value", 31 0, v0x123f729c0_0;  1 drivers
v0x123fb9210_0 .net "m_store_data", 31 0, v0x123f4a0e0_0;  1 drivers
v0x123fb92a0_0 .net "m_store_mem", 0 0, v0x123f4b2e0_0;  1 drivers
v0x123fb9370_0 .net "m_tlbwrite", 0 0, v0x123f374f0_0;  1 drivers
v0x123fb9440_0 .net "m_write_reg", 0 0, v0x123f5dca0_0;  1 drivers
v0x123fb9550_0 .net "mem_iret_priv_fault", 0 0, L_0x123fc3100;  1 drivers
v0x123fb95e0_0 .net "mem_iret_taken", 0 0, L_0x123fbee20;  1 drivers
v0x123fb9670_0 .net "mem_kill_wb", 0 0, L_0x123fcba50;  1 drivers
v0x123fb9700_0 .net "mem_rd_pass_through", 4 0, L_0x123fca1b0;  1 drivers
v0x123fb97d0_0 .net "mem_read_word", 0 0, v0x123f87950_0;  1 drivers
v0x123fb9860_0 .net "mem_size", 1 0, v0x123f85390_0;  1 drivers
v0x123fb98f0_0 .net "mem_stall_req", 0 0, L_0x123fcb840;  1 drivers
v0x123fb9980_0 .net "mem_tlb_fault_addr", 31 0, L_0x123fc4cf0;  1 drivers
v0x123fb9a10_0 .net "mem_tlb_fault_pc", 31 0, L_0x123fc4df0;  1 drivers
v0x123fb9aa0_0 .net "mem_tlb_miss", 0 0, L_0x123fc4c00;  1 drivers
v0x123fb9b30_0 .net "mem_tlbwrite_priv_fault", 0 0, L_0x123fc2fd0;  1 drivers
v0x123fb9bc0_0 .net "mem_write_word", 0 0, v0x123f84080_0;  1 drivers
v0x123fb9c50_0 .net "mov_rm", 0 0, v0x123f85420_0;  1 drivers
o0x11800c0f0 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
v0x123fb9ce0_0 .net "offset", 12 0, o0x11800c0f0;  0 drivers
v0x123fb9d70_0 .net "panic", 0 0, v0x123f848f0_0;  1 drivers
v0x123fb9e00_0 .net "pc_pipeline", 31 0, v0x123f48480_0;  1 drivers
v0x123fb9ed0_0 .net "program_counter", 31 0, L_0x123fc04e0;  1 drivers
v0x123fb9fa0_0 .net "redirect_exception", 0 0, L_0x123fcbe60;  1 drivers
v0x123fba070_0 .net "reg_d", 4 0, L_0x123fc0910;  1 drivers
v0x123fba100_0 .net "reg_rs1", 4 0, L_0x123fc0ad0;  1 drivers
v0x123fba190_0 .net "reg_rs2", 4 0, L_0x123fc0b70;  1 drivers
v0x123fba220_0 .net "reset", 0 0, v0x123fbb080_0;  1 drivers
v0x123fa1480_0 .var "rm0", 31 0;
v0x123fba4b0_0 .var "rm1", 31 0;
v0x123fba540_0 .var "rm2", 31 0;
v0x123fba5d0_0 .var "rm3", 31 0;
v0x123fba660_0 .var "rm4", 31 0;
v0x123fba6f0_0 .net "rm_read_value", 31 0, L_0x123fc2740;  1 drivers
v0x123fba790_0 .net "stall_for_fetch_stage", 0 0, L_0x123fcc360;  1 drivers
v0x123fba840_0 .net "tlbwrite", 0 0, v0x123f84110_0;  1 drivers
v0x123fba8d0_0 .net "vm_enable", 0 0, L_0x123fbbf40;  1 drivers
v0x123fba9a0_0 .net "vm_exception", 0 0, L_0x123fcbd20;  1 drivers
v0x123fbaa30_0 .net "wb_data_in", 31 0, L_0x123fcb4d0;  1 drivers
v0x123fbab00_0 .net "wb_data_out", 31 0, v0x123fa3880_0;  1 drivers
v0x123fbabd0_0 .net "wb_mov_rm", 0 0, v0x123fa3460_0;  1 drivers
v0x123fbaca0_0 .net "wb_register_d", 4 0, v0x123fa3580_0;  1 drivers
v0x123fbadb0_0 .net "wb_write_reg", 0 0, v0x123fa3230_0;  1 drivers
v0x123fbae40_0 .net "write_reg", 0 0, v0x123f34830_0;  1 drivers
L_0x123fbbe80 .part v0x123fba660_0, 0, 1;
L_0x123fbc1f0 .part v0x123f34d10_0, 0, 7;
L_0x123fbc310 .cmp/eq 7, L_0x123fbc1f0, L_0x118040010;
L_0x123fbc430 .part v0x123f34d10_0, 0, 7;
L_0x123fbc4d0 .cmp/eq 7, L_0x123fbc430, L_0x118040058;
L_0x123fbc640 .part v0x123f34d10_0, 31, 1;
LS_0x123fbc6e0_0_0 .concat [ 1 1 1 1], L_0x123fbc640, L_0x123fbc640, L_0x123fbc640, L_0x123fbc640;
LS_0x123fbc6e0_0_4 .concat [ 1 1 1 1], L_0x123fbc640, L_0x123fbc640, L_0x123fbc640, L_0x123fbc640;
LS_0x123fbc6e0_0_8 .concat [ 1 1 1 0], L_0x123fbc640, L_0x123fbc640, L_0x123fbc640;
L_0x123fbc6e0 .concat [ 4 4 3 0], LS_0x123fbc6e0_0_0, LS_0x123fbc6e0_0_4, LS_0x123fbc6e0_0_8;
L_0x123fbc9a0 .part v0x123f34d10_0, 31, 1;
L_0x123fbca40 .part v0x123f34d10_0, 12, 8;
L_0x123fbcbe0 .part v0x123f34d10_0, 20, 1;
L_0x123fbcc80 .part v0x123f34d10_0, 21, 10;
LS_0x123fbcd20_0_0 .concat [ 1 10 1 8], L_0x1180400a0, L_0x123fbcc80, L_0x123fbcbe0, L_0x123fbca40;
LS_0x123fbcd20_0_4 .concat [ 1 11 0 0], L_0x123fbc9a0, L_0x123fbc6e0;
L_0x123fbcd20 .concat [ 20 12 0 0], LS_0x123fbcd20_0_0, LS_0x123fbcd20_0_4;
L_0x123fbcf00 .arith/sum 32, v0x123f48480_0, L_0x123fbcd20;
L_0x123fbd000 .arith/sum 32, L_0x123fcd8a0, L_0x123fc1380;
L_0x123fbd1f0 .functor MUXZ 32, L_0x123fcd8a0, L_0x123fbd180, L_0x123fbc4d0, C4<>;
L_0x123fbd350 .functor MUXZ 32, L_0x123fbd1f0, L_0x123fbcf00, L_0x123fbc310, C4<>;
L_0x123fc1b10 .part L_0x123fc0ad0, 0, 3;
L_0x123fc1d40 .cmp/eq 3, L_0x123fc1b10, L_0x118040490;
L_0x123fc1de0 .part L_0x123fc0ad0, 0, 3;
L_0x123fc2020 .cmp/eq 3, L_0x123fc1de0, L_0x1180404d8;
L_0x123fc20c0 .part L_0x123fc0ad0, 0, 3;
L_0x123fc1f80 .cmp/eq 3, L_0x123fc20c0, L_0x118040520;
L_0x123fc2210 .part L_0x123fc0ad0, 0, 3;
L_0x123fc2160 .cmp/eq 3, L_0x123fc2210, L_0x118040568;
L_0x123fc2370 .functor MUXZ 32, v0x123fba660_0, v0x123fba5d0_0, L_0x123fc2160, C4<>;
L_0x123fc24e0 .functor MUXZ 32, L_0x123fc2370, v0x123fba540_0, L_0x123fc1f80, C4<>;
L_0x123fc25c0 .functor MUXZ 32, L_0x123fc24e0, v0x123fba4b0_0, L_0x123fc2020, C4<>;
L_0x123fc2740 .functor MUXZ 32, L_0x123fc25c0, v0x123fa1480_0, L_0x123fc1d40, C4<>;
L_0x123fcc450 .functor MUXZ 32, L_0x123fc04e0, v0x123e7aee0_0, L_0x123fc3100, C4<>;
L_0x123fcc660 .functor MUXZ 32, L_0x123fcc450, v0x123e7aee0_0, L_0x123fc2fd0, C4<>;
L_0x123fcc700 .functor MUXZ 32, L_0x123fcc660, L_0x123fc4df0, L_0x123fc4c00, C4<>;
L_0x123fcc4f0 .functor MUXZ 32, L_0x123fbf110, v0x123f9cbc0_0, L_0x123fc3100, C4<>;
L_0x123fcc9a0 .functor MUXZ 32, L_0x123fcc4f0, v0x123f9cbc0_0, L_0x123fc2fd0, C4<>;
L_0x123fcc7a0 .functor MUXZ 32, L_0x123fcc9a0, L_0x123fc4cf0, L_0x123fc4c00, C4<>;
L_0x123fccb50 .functor MUXZ 32, v0x123fa1480_0, L_0x118040f40, L_0x123fcbd20, C4<>;
L_0x123fcca40 .functor MUXZ 32, v0x123f9cbc0_0, v0x123f729c0_0, v0x123f8ad80_0, C4<>;
L_0x123fccf10 .cmp/eq 2, v0x123fa2870_0, L_0x118040f88;
L_0x123fccbf0 .cmp/eq 2, v0x123fa2870_0, L_0x118040fd0;
L_0x123fcd0e0 .functor MUXZ 32, v0x123f2f880_0, v0x123fa3880_0, L_0x123fccbf0, C4<>;
L_0x123fccfb0 .functor MUXZ 32, L_0x123fcd0e0, L_0x123fcca40, L_0x123fccf10, C4<>;
L_0x123fcd2c0 .cmp/eq 2, v0x123fa2920_0, L_0x118041018;
L_0x123fcd180 .cmp/eq 2, v0x123fa2920_0, L_0x118041060;
L_0x123fcd220 .functor MUXZ 32, v0x123f2f910_0, v0x123fa3880_0, L_0x123fcd180, C4<>;
L_0x123fcd5c0 .functor MUXZ 32, L_0x123fcd220, L_0x123fcca40, L_0x123fcd2c0, C4<>;
S_0x123f7e5a0 .scope module, "alu_register" "alu_register" 4 280, 5 1 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_write_in";
    .port_info 3 /INPUT 1 "is_load_in";
    .port_info 4 /INPUT 1 "is_store_in";
    .port_info 5 /INPUT 2 "mem_size_in";
    .port_info 6 /INPUT 1 "load_unsigned_in";
    .port_info 7 /INPUT 32 "store_data_in";
    .port_info 8 /INPUT 32 "pc_in";
    .port_info 9 /INPUT 1 "mov_rm_in";
    .port_info 10 /INPUT 1 "tlbwrite_in";
    .port_info 11 /INPUT 1 "iret_in";
    .port_info 12 /INPUT 32 "rm_value_in";
    .port_info 13 /INPUT 32 "alu_result_in";
    .port_info 14 /INPUT 5 "register_d_in";
    .port_info 15 /INPUT 1 "flush";
    .port_info 16 /INPUT 1 "stall_hold";
    .port_info 17 /OUTPUT 1 "is_write_out";
    .port_info 18 /OUTPUT 1 "is_load_out";
    .port_info 19 /OUTPUT 1 "is_store_out";
    .port_info 20 /OUTPUT 2 "mem_size_out";
    .port_info 21 /OUTPUT 1 "load_unsigned_out";
    .port_info 22 /OUTPUT 32 "alu_result_out";
    .port_info 23 /OUTPUT 5 "register_d_out";
    .port_info 24 /OUTPUT 32 "store_data_out";
    .port_info 25 /OUTPUT 32 "pc_out";
    .port_info 26 /OUTPUT 1 "mov_rm_out";
    .port_info 27 /OUTPUT 1 "tlbwrite_out";
    .port_info 28 /OUTPUT 1 "iret_out";
    .port_info 29 /OUTPUT 32 "rm_value_out";
v0x123e1c9f0_0 .net "alu_result_in", 31 0, v0x123f3e670_0;  alias, 1 drivers
v0x123f9cbc0_0 .var "alu_result_out", 31 0;
v0x123f9d4b0_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123f9de90_0 .net "flush", 0 0, L_0x123fcbf50;  alias, 1 drivers
v0x123f93f60_0 .net "iret_in", 0 0, v0x123f864b0_0;  alias, 1 drivers
v0x123f6f920_0 .var "iret_out", 0 0;
v0x123f6fa00_0 .net "is_load_in", 0 0, v0x123f58b70_0;  alias, 1 drivers
v0x123f8ae90_0 .var "is_load_out", 0 0;
v0x123f3ce50_0 .net "is_store_in", 0 0, v0x123f2e760_0;  alias, 1 drivers
v0x123f4b2e0_0 .var "is_store_out", 0 0;
v0x123f4b3c0_0 .net "is_write_in", 0 0, v0x123f90140_0;  alias, 1 drivers
v0x123f5dca0_0 .var "is_write_out", 0 0;
v0x123f5dd80_0 .net "load_unsigned_in", 0 0, v0x123f58ae0_0;  alias, 1 drivers
v0x123e9dc50_0 .var "load_unsigned_out", 0 0;
v0x123e91980_0 .net "mem_size_in", 1 0, v0x123f4b9d0_0;  alias, 1 drivers
v0x123e86230_0 .var "mem_size_out", 1 0;
v0x123f93e60_0 .net "mov_rm_in", 0 0, v0x123f4ba60_0;  alias, 1 drivers
v0x123f8ad80_0 .var "mov_rm_out", 0 0;
v0x123f3cd70_0 .net "pc_in", 31 0, v0x123f33d60_0;  alias, 1 drivers
v0x123e7aee0_0 .var "pc_out", 31 0;
v0x123e15090_0 .net "register_d_in", 4 0, v0x123f33570_0;  alias, 1 drivers
v0x123ef1100_0 .var "register_d_out", 4 0;
v0x123ee8f00_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123f8d870_0 .net "rm_value_in", 31 0, v0x123f32510_0;  alias, 1 drivers
v0x123f729c0_0 .var "rm_value_out", 31 0;
v0x123f3d070_0 .net "stall_hold", 0 0, L_0x123fcb840;  alias, 1 drivers
v0x123f4a2e0_0 .net "store_data_in", 31 0, L_0x123fcd5c0;  alias, 1 drivers
v0x123f4a0e0_0 .var "store_data_out", 31 0;
v0x123f47570_0 .net "tlbwrite_in", 0 0, v0x123f2e7f0_0;  alias, 1 drivers
v0x123f374f0_0 .var "tlbwrite_out", 0 0;
E_0x123e0f680 .event posedge, v0x123ee8f00_0, v0x123f9d4b0_0;
S_0x123f63720 .scope module, "alu_stage" "alu_stage" 4 265, 6 1 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_op1";
    .port_info 3 /INPUT 32 "alu_op2";
    .port_info 4 /INPUT 4 "alu_operation";
    .port_info 5 /INPUT 1 "alu_use_imm";
    .port_info 6 /INPUT 1 "is_write_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_load_in";
    .port_info 9 /INPUT 1 "is_branch";
    .port_info 10 /INPUT 32 "imm_i_type";
    .port_info 11 /INPUT 32 "imm_s_type";
    .port_info 12 /OUTPUT 32 "alu_result";
P_0x123f46140 .param/l "CMD_ADD" 1 6 17, C4<0001>;
L_0x123fc2bc0 .functor OR 1, v0x123f58b70_0, v0x123f2e760_0, C4<0>, C4<0>;
v0x123f4ca70_0 .net *"_ivl_0", 31 0, L_0x123fc2860;  1 drivers
v0x123f4c6e0_0 .net *"_ivl_2", 31 0, L_0x123fc2900;  1 drivers
v0x123f4d200_0 .net *"_ivl_7", 0 0, L_0x123fc2bc0;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x123f4bf70_0 .net/2u *"_ivl_8", 3 0, L_0x1180405b0;  1 drivers
v0x123e2a060_0 .net "alu_op1", 31 0, L_0x123fccfb0;  alias, 1 drivers
v0x123e2a0f0_0 .net "alu_op2", 31 0, L_0x123fcd5c0;  alias, 1 drivers
v0x123ea9990_0 .net "alu_operation", 3 0, v0x123f5fa80_0;  alias, 1 drivers
v0x123ea9a20_0 .net "alu_result", 31 0, v0x123f3e670_0;  alias, 1 drivers
v0x123f37850_0 .net "alu_src_b", 31 0, L_0x123fc2a20;  1 drivers
v0x123f378e0_0 .net "alu_use_imm", 0 0, v0x123f5fb10_0;  alias, 1 drivers
v0x123f36d30_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123f36dc0_0 .net "effective_alu_op", 3 0, L_0x123fc2c30;  1 drivers
v0x123f4c330_0 .net "imm_i_type", 31 0, v0x123f1f860_0;  alias, 1 drivers
v0x123f4c3c0_0 .net "imm_s_type", 31 0, v0x123e20aa0_0;  alias, 1 drivers
v0x123f3ea50_0 .net "is_branch", 0 0, v0x123f30310_0;  alias, 1 drivers
v0x123f3eae0_0 .net "is_load_in", 0 0, v0x123f58b70_0;  alias, 1 drivers
v0x123f4ce50_0 .net "is_store_in", 0 0, v0x123f2e760_0;  alias, 1 drivers
v0x123f4cee0_0 .net "is_write_in", 0 0, v0x123f90140_0;  alias, 1 drivers
v0x123f95330_0 .net "rst", 0 0, v0x123fbb080_0;  alias, 1 drivers
L_0x123fc2860 .functor MUXZ 32, L_0x123fcd5c0, v0x123f1f860_0, v0x123f5fb10_0, C4<>;
L_0x123fc2900 .functor MUXZ 32, L_0x123fc2860, v0x123e20aa0_0, v0x123f2e760_0, C4<>;
L_0x123fc2a20 .functor MUXZ 32, L_0x123fc2900, v0x123f1f860_0, v0x123f58b70_0, C4<>;
L_0x123fc2c30 .functor MUXZ 4, v0x123f5fa80_0, L_0x1180405b0, L_0x123fc2bc0, C4<>;
S_0x123f63430 .scope module, "alu" "alu_module" 6 35, 7 4 0, S_0x123f63720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0x123ec8bc0_0 .net "alu_ctrl", 3 0, L_0x123fc2c30;  alias, 1 drivers
v0x123f36940_0 .net "reg_a", 31 0, L_0x123fccfb0;  alias, 1 drivers
v0x123f3ee10_0 .net "reg_b", 31 0, L_0x123fc2a20;  alias, 1 drivers
v0x123f3e670_0 .var "result_value", 31 0;
E_0x123ee8c70 .event anyedge, v0x123ec8bc0_0, v0x123f36940_0, v0x123f3ee10_0;
S_0x123f683d0 .scope module, "decoder_register" "id_register" 4 185, 8 1 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_data_register_rs1";
    .port_info 3 /INPUT 32 "in_data_register_rs2";
    .port_info 4 /INPUT 32 "in_data_register_d";
    .port_info 5 /INPUT 5 "in_reg_d";
    .port_info 6 /INPUT 4 "in_alu_operation_type";
    .port_info 7 /INPUT 1 "in_alu_use_imm";
    .port_info 8 /INPUT 1 "in_write_register";
    .port_info 9 /INPUT 1 "in_load_word_memory";
    .port_info 10 /INPUT 1 "in_store_word_memory";
    .port_info 11 /INPUT 2 "in_mem_size";
    .port_info 12 /INPUT 1 "in_load_unsigned";
    .port_info 13 /INPUT 1 "in_branch";
    .port_info 14 /INPUT 4 "in_branch_operation_type";
    .port_info 15 /INPUT 1 "in_jump";
    .port_info 16 /INPUT 1 "in_panic";
    .port_info 17 /INPUT 5 "in_reg_rs1";
    .port_info 18 /INPUT 5 "in_reg_rs2";
    .port_info 19 /INPUT 32 "in_imm_i_type";
    .port_info 20 /INPUT 32 "in_imm_s_type";
    .port_info 21 /INPUT 32 "in_pc";
    .port_info 22 /INPUT 1 "in_mov_rm";
    .port_info 23 /INPUT 1 "in_tlbwrite";
    .port_info 24 /INPUT 1 "in_iret";
    .port_info 25 /INPUT 32 "in_rm_value";
    .port_info 26 /INPUT 1 "in_stall_hold";
    .port_info 27 /INPUT 1 "in_stall_bubble";
    .port_info 28 /OUTPUT 32 "out_data_register_rs1";
    .port_info 29 /OUTPUT 32 "out_data_register_rs2";
    .port_info 30 /OUTPUT 5 "out_reg_rd";
    .port_info 31 /OUTPUT 4 "out_alu_operation_type";
    .port_info 32 /OUTPUT 1 "out_alu_use_imm";
    .port_info 33 /OUTPUT 1 "out_write_register";
    .port_info 34 /OUTPUT 1 "out_load_word_memory";
    .port_info 35 /OUTPUT 1 "out_store_word_memory";
    .port_info 36 /OUTPUT 2 "out_mem_size";
    .port_info 37 /OUTPUT 1 "out_load_unsigned";
    .port_info 38 /OUTPUT 1 "out_branch";
    .port_info 39 /OUTPUT 4 "out_branch_operation_type";
    .port_info 40 /OUTPUT 1 "out_jump";
    .port_info 41 /OUTPUT 1 "out_panic";
    .port_info 42 /OUTPUT 5 "out_reg_rs1";
    .port_info 43 /OUTPUT 5 "out_reg_rs2";
    .port_info 44 /OUTPUT 32 "out_imm_i_type";
    .port_info 45 /OUTPUT 32 "out_imm_s_type";
    .port_info 46 /OUTPUT 32 "out_pc";
    .port_info 47 /OUTPUT 1 "out_mov_rm";
    .port_info 48 /OUTPUT 1 "out_tlbwrite";
    .port_info 49 /OUTPUT 1 "out_iret";
    .port_info 50 /OUTPUT 32 "out_rm_value";
v0x123f953c0_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123f763c0_0 .net "in_alu_operation_type", 3 0, v0x123e9c350_0;  alias, 1 drivers
v0x123f76450_0 .net "in_alu_use_imm", 0 0, v0x123e9c3e0_0;  alias, 1 drivers
v0x123f362e0_0 .net "in_branch", 0 0, v0x123f897a0_0;  alias, 1 drivers
v0x123f36370_0 .net "in_branch_operation_type", 3 0, v0x123f89830_0;  alias, 1 drivers
v0x123f46210_0 .net "in_data_register_d", 31 0, L_0x123fcdd80;  alias, 1 drivers
v0x123f462a0_0 .net "in_data_register_rs1", 31 0, L_0x123fcd8a0;  alias, 1 drivers
v0x123f86880_0 .net "in_data_register_rs2", 31 0, L_0x123fcdb10;  alias, 1 drivers
v0x123f86910_0 .net "in_imm_i_type", 31 0, L_0x123fc1380;  alias, 1 drivers
v0x123f2ee40_0 .net "in_imm_s_type", 31 0, L_0x123fc1a30;  alias, 1 drivers
v0x123f2eed0_0 .net "in_iret", 0 0, v0x123f88430_0;  alias, 1 drivers
v0x123f328a0_0 .net "in_jump", 0 0, v0x123f884c0_0;  alias, 1 drivers
v0x123f32930_0 .net "in_load_unsigned", 0 0, v0x123f878c0_0;  alias, 1 drivers
v0x123f78500_0 .net "in_load_word_memory", 0 0, v0x123f87950_0;  alias, 1 drivers
v0x123f78590_0 .net "in_mem_size", 1 0, v0x123f85390_0;  alias, 1 drivers
v0x123f84c90_0 .net "in_mov_rm", 0 0, v0x123f85420_0;  alias, 1 drivers
v0x123f84d20_0 .net "in_panic", 0 0, v0x123f848f0_0;  alias, 1 drivers
v0x123f63ce0_0 .net "in_pc", 31 0, v0x123f48480_0;  alias, 1 drivers
v0x123f63d70_0 .net "in_reg_d", 4 0, L_0x123fc0910;  alias, 1 drivers
v0x123f63170_0 .net "in_reg_rs1", 4 0, L_0x123fc0ad0;  alias, 1 drivers
v0x123f63200_0 .net "in_reg_rs2", 4 0, L_0x123fc0b70;  alias, 1 drivers
v0x123f3d6e0_0 .net "in_rm_value", 31 0, L_0x123fc2740;  alias, 1 drivers
v0x123f3d770_0 .net "in_stall_bubble", 0 0, L_0x123fbc140;  alias, 1 drivers
v0x123f37b60_0 .net "in_stall_hold", 0 0, L_0x123fbc000;  alias, 1 drivers
v0x123f37bf0_0 .net "in_store_word_memory", 0 0, v0x123f84080_0;  alias, 1 drivers
v0x123f5f0b0_0 .net "in_tlbwrite", 0 0, v0x123f84110_0;  alias, 1 drivers
v0x123f5f140_0 .net "in_write_register", 0 0, v0x123f34830_0;  alias, 1 drivers
v0x123f5fa80_0 .var "out_alu_operation_type", 3 0;
v0x123f5fb10_0 .var "out_alu_use_imm", 0 0;
v0x123f30310_0 .var "out_branch", 0 0;
v0x123f303a0_0 .var "out_branch_operation_type", 3 0;
v0x123f2f880_0 .var "out_data_register_rs1", 31 0;
v0x123f2f910_0 .var "out_data_register_rs2", 31 0;
v0x123f1f860_0 .var "out_imm_i_type", 31 0;
v0x123e20aa0_0 .var "out_imm_s_type", 31 0;
v0x123f864b0_0 .var "out_iret", 0 0;
v0x123f86540_0 .var "out_jump", 0 0;
v0x123f58ae0_0 .var "out_load_unsigned", 0 0;
v0x123f58b70_0 .var "out_load_word_memory", 0 0;
v0x123f4b9d0_0 .var "out_mem_size", 1 0;
v0x123f4ba60_0 .var "out_mov_rm", 0 0;
v0x123f33cd0_0 .var "out_panic", 0 0;
v0x123f33d60_0 .var "out_pc", 31 0;
v0x123f33570_0 .var "out_reg_rd", 4 0;
v0x123f33600_0 .var "out_reg_rs1", 4 0;
v0x123f32480_0 .var "out_reg_rs2", 4 0;
v0x123f32510_0 .var "out_rm_value", 31 0;
v0x123f2e760_0 .var "out_store_word_memory", 0 0;
v0x123f2e7f0_0 .var "out_tlbwrite", 0 0;
v0x123f90140_0 .var "out_write_register", 0 0;
v0x123f901d0_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
S_0x123ed1050 .scope module, "decoder_stage" "decode_stage" 4 153, 9 1 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "reg_rs1";
    .port_info 4 /OUTPUT 5 "reg_rs2";
    .port_info 5 /OUTPUT 5 "reg_d";
    .port_info 6 /OUTPUT 32 "imm_i_type";
    .port_info 7 /OUTPUT 32 "imm_s_type";
    .port_info 8 /OUTPUT 1 "alu_operation";
    .port_info 9 /OUTPUT 4 "alu_operation_type";
    .port_info 10 /OUTPUT 1 "alu_use_imm";
    .port_info 11 /OUTPUT 1 "write_register";
    .port_info 12 /OUTPUT 1 "load_word_memory";
    .port_info 13 /OUTPUT 1 "store_word_memory";
    .port_info 14 /OUTPUT 2 "mem_size";
    .port_info 15 /OUTPUT 1 "load_unsigned";
    .port_info 16 /OUTPUT 1 "branch";
    .port_info 17 /OUTPUT 4 "branch_operation_type";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "panic";
    .port_info 20 /OUTPUT 1 "mov_rm";
    .port_info 21 /OUTPUT 1 "tlbwrite";
    .port_info 22 /OUTPUT 1 "iret";
v0x123f65350_0 .net "alu_operation", 0 0, v0x123ec5990_0;  alias, 1 drivers
v0x123f67d20_0 .net "alu_operation_type", 3 0, v0x123e9c350_0;  alias, 1 drivers
v0x123f67db0_0 .net "alu_use_imm", 0 0, v0x123e9c3e0_0;  alias, 1 drivers
v0x123f3de60_0 .net "branch", 0 0, v0x123f897a0_0;  alias, 1 drivers
v0x123f3def0_0 .net "branch_operation_type", 3 0, v0x123f89830_0;  alias, 1 drivers
v0x123f3ae40_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123f3aed0_0 .net "funct3", 2 0, L_0x123fc0a30;  1 drivers
v0x123f42be0_0 .net "funct7", 6 0, L_0x123fc0c10;  1 drivers
v0x123f42c70_0 .net "imm_i_type", 31 0, L_0x123fc1380;  alias, 1 drivers
v0x123f416e0_0 .net "imm_s_type", 31 0, L_0x123fc1a30;  alias, 1 drivers
v0x123f41770_0 .net "instruction", 31 0, v0x123f34d10_0;  alias, 1 drivers
v0x123f2eb70_0 .net "iret", 0 0, v0x123f88430_0;  alias, 1 drivers
v0x123f2ec00_0 .net "jump", 0 0, v0x123f884c0_0;  alias, 1 drivers
v0x123f90ef0_0 .net "load_unsigned", 0 0, v0x123f878c0_0;  alias, 1 drivers
v0x123f90f80_0 .net "load_word_memory", 0 0, v0x123f87950_0;  alias, 1 drivers
v0x123f92770_0 .net "mem_size", 1 0, v0x123f85390_0;  alias, 1 drivers
v0x123f92800_0 .net "mov_rm", 0 0, v0x123f85420_0;  alias, 1 drivers
v0x123f91c30_0 .net "opcode", 6 0, L_0x123fc0870;  1 drivers
v0x123f7ca60_0 .net "panic", 0 0, v0x123f848f0_0;  alias, 1 drivers
v0x123f7caf0_0 .net "reg_d", 4 0, L_0x123fc0910;  alias, 1 drivers
v0x123f857c0_0 .net "reg_rs1", 4 0, L_0x123fc0ad0;  alias, 1 drivers
v0x123f85850_0 .net "reg_rs2", 4 0, L_0x123fc0b70;  alias, 1 drivers
v0x123f81d50_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123f81de0_0 .net "store_word_memory", 0 0, v0x123f84080_0;  alias, 1 drivers
v0x123f7de70_0 .net "tlbwrite", 0 0, v0x123f84110_0;  alias, 1 drivers
v0x123f7df00_0 .net "write_register", 0 0, v0x123f34830_0;  alias, 1 drivers
S_0x123f680e0 .scope module, "control" "control_module" 9 43, 10 1 0, S_0x123ed1050;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_operation";
    .port_info 4 /OUTPUT 4 "alu_operation_type";
    .port_info 5 /OUTPUT 1 "alu_use_imm";
    .port_info 6 /OUTPUT 1 "write_register";
    .port_info 7 /OUTPUT 1 "load_word_memory";
    .port_info 8 /OUTPUT 1 "store_word_memory";
    .port_info 9 /OUTPUT 2 "mem_size";
    .port_info 10 /OUTPUT 1 "load_unsigned";
    .port_info 11 /OUTPUT 1 "branch";
    .port_info 12 /OUTPUT 4 "branch_operation_type";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "panic";
    .port_info 15 /OUTPUT 1 "mov_rm";
    .port_info 16 /OUTPUT 1 "tlbwrite";
    .port_info 17 /OUTPUT 1 "iret";
v0x123ec5990_0 .var "alu_operation", 0 0;
v0x123e9c350_0 .var "alu_operation_type", 3 0;
v0x123e9c3e0_0 .var "alu_use_imm", 0 0;
v0x123f897a0_0 .var "branch", 0 0;
v0x123f89830_0 .var "branch_operation_type", 3 0;
v0x123f88fe0_0 .net "funct3", 2 0, L_0x123fc0a30;  alias, 1 drivers
v0x123f89070_0 .net "funct7", 6 0, L_0x123fc0c10;  alias, 1 drivers
v0x123f88430_0 .var "iret", 0 0;
v0x123f884c0_0 .var "jump", 0 0;
v0x123f878c0_0 .var "load_unsigned", 0 0;
v0x123f87950_0 .var "load_word_memory", 0 0;
v0x123f85390_0 .var "mem_size", 1 0;
v0x123f85420_0 .var "mov_rm", 0 0;
v0x123f84860_0 .net "opcode", 6 0, L_0x123fc0870;  alias, 1 drivers
v0x123f848f0_0 .var "panic", 0 0;
v0x123f84080_0 .var "store_word_memory", 0 0;
v0x123f84110_0 .var "tlbwrite", 0 0;
v0x123f34830_0 .var "write_register", 0 0;
E_0x123f3d100 .event anyedge, v0x123f84860_0, v0x123f89070_0, v0x123f88fe0_0;
S_0x123f3e180 .scope module, "decoder" "decode_instruction" 9 33, 11 1 0, S_0x123ed1050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i_type";
    .port_info 8 /OUTPUT 32 "imm_s_type";
v0x123f8ecc0_0 .net *"_ivl_13", 0 0, L_0x123fbcae0;  1 drivers
v0x123f41d70_0 .net *"_ivl_14", 19 0, L_0x123fc0eb0;  1 drivers
v0x123f41e00_0 .net *"_ivl_17", 11 0, L_0x123fc1080;  1 drivers
v0x123f3f620_0 .net *"_ivl_21", 0 0, L_0x123fc1420;  1 drivers
v0x123f3f6b0_0 .net *"_ivl_22", 19 0, L_0x123fc14c0;  1 drivers
v0x123f4f7c0_0 .net *"_ivl_25", 6 0, L_0x123fc1690;  1 drivers
v0x123f4f850_0 .net *"_ivl_27", 4 0, L_0x123fc1990;  1 drivers
v0x123f4e230_0 .net "funct3", 2 0, L_0x123fc0a30;  alias, 1 drivers
v0x123f4e2c0_0 .net "funct7", 6 0, L_0x123fc0c10;  alias, 1 drivers
v0x123f37000_0 .net "imm_i_type", 31 0, L_0x123fc1380;  alias, 1 drivers
v0x123f37090_0 .net "imm_s_type", 31 0, L_0x123fc1a30;  alias, 1 drivers
v0x123eee5a0_0 .net "instruction", 31 0, v0x123f34d10_0;  alias, 1 drivers
v0x123eee630_0 .net "opcode", 6 0, L_0x123fc0870;  alias, 1 drivers
v0x123f7efe0_0 .net "rd", 4 0, L_0x123fc0910;  alias, 1 drivers
v0x123f7f070_0 .net "rs1", 4 0, L_0x123fc0ad0;  alias, 1 drivers
v0x123f652c0_0 .net "rs2", 4 0, L_0x123fc0b70;  alias, 1 drivers
L_0x123fc0870 .part v0x123f34d10_0, 0, 7;
L_0x123fc0910 .part v0x123f34d10_0, 7, 5;
L_0x123fc0a30 .part v0x123f34d10_0, 12, 3;
L_0x123fc0ad0 .part v0x123f34d10_0, 15, 5;
L_0x123fc0b70 .part v0x123f34d10_0, 20, 5;
L_0x123fc0c10 .part v0x123f34d10_0, 25, 7;
L_0x123fbcae0 .part v0x123f34d10_0, 31, 1;
LS_0x123fc0eb0_0_0 .concat [ 1 1 1 1], L_0x123fbcae0, L_0x123fbcae0, L_0x123fbcae0, L_0x123fbcae0;
LS_0x123fc0eb0_0_4 .concat [ 1 1 1 1], L_0x123fbcae0, L_0x123fbcae0, L_0x123fbcae0, L_0x123fbcae0;
LS_0x123fc0eb0_0_8 .concat [ 1 1 1 1], L_0x123fbcae0, L_0x123fbcae0, L_0x123fbcae0, L_0x123fbcae0;
LS_0x123fc0eb0_0_12 .concat [ 1 1 1 1], L_0x123fbcae0, L_0x123fbcae0, L_0x123fbcae0, L_0x123fbcae0;
LS_0x123fc0eb0_0_16 .concat [ 1 1 1 1], L_0x123fbcae0, L_0x123fbcae0, L_0x123fbcae0, L_0x123fbcae0;
LS_0x123fc0eb0_1_0 .concat [ 4 4 4 4], LS_0x123fc0eb0_0_0, LS_0x123fc0eb0_0_4, LS_0x123fc0eb0_0_8, LS_0x123fc0eb0_0_12;
LS_0x123fc0eb0_1_4 .concat [ 4 0 0 0], LS_0x123fc0eb0_0_16;
L_0x123fc0eb0 .concat [ 16 4 0 0], LS_0x123fc0eb0_1_0, LS_0x123fc0eb0_1_4;
L_0x123fc1080 .part v0x123f34d10_0, 20, 12;
L_0x123fc1380 .concat [ 12 20 0 0], L_0x123fc1080, L_0x123fc0eb0;
L_0x123fc1420 .part v0x123f34d10_0, 31, 1;
LS_0x123fc14c0_0_0 .concat [ 1 1 1 1], L_0x123fc1420, L_0x123fc1420, L_0x123fc1420, L_0x123fc1420;
LS_0x123fc14c0_0_4 .concat [ 1 1 1 1], L_0x123fc1420, L_0x123fc1420, L_0x123fc1420, L_0x123fc1420;
LS_0x123fc14c0_0_8 .concat [ 1 1 1 1], L_0x123fc1420, L_0x123fc1420, L_0x123fc1420, L_0x123fc1420;
LS_0x123fc14c0_0_12 .concat [ 1 1 1 1], L_0x123fc1420, L_0x123fc1420, L_0x123fc1420, L_0x123fc1420;
LS_0x123fc14c0_0_16 .concat [ 1 1 1 1], L_0x123fc1420, L_0x123fc1420, L_0x123fc1420, L_0x123fc1420;
LS_0x123fc14c0_1_0 .concat [ 4 4 4 4], LS_0x123fc14c0_0_0, LS_0x123fc14c0_0_4, LS_0x123fc14c0_0_8, LS_0x123fc14c0_0_12;
LS_0x123fc14c0_1_4 .concat [ 4 0 0 0], LS_0x123fc14c0_0_16;
L_0x123fc14c0 .concat [ 16 4 0 0], LS_0x123fc14c0_1_0, LS_0x123fc14c0_1_4;
L_0x123fc1690 .part v0x123f34d10_0, 25, 7;
L_0x123fc1990 .part v0x123f34d10_0, 7, 5;
L_0x123fc1a30 .concat [ 5 7 20 0], L_0x123fc1990, L_0x123fc1690, L_0x123fc14c0;
S_0x123f686e0 .scope module, "fetch_register" "if_register" 4 105, 12 1 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /INPUT 1 "in_stall";
    .port_info 5 /INPUT 1 "flush";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction_out";
v0x123f79600_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123f79690_0 .net "flush", 0 0, L_0x123fcbf50;  alias, 1 drivers
v0x123f35040_0 .net "in_stall", 0 0, L_0x123fc07c0;  1 drivers
v0x123f350d0_0 .net "instruction_in", 31 0, L_0x123fbfd20;  alias, 1 drivers
v0x123f34d10_0 .var "instruction_out", 31 0;
v0x123f34da0_0 .net "pc_in", 31 0, L_0x123fc04e0;  alias, 1 drivers
v0x123f48480_0 .var "pc_out", 31 0;
v0x123f48510_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
S_0x123f39720 .scope module, "fetch_stage" "m_fetch" 4 84, 13 1 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "exception";
    .port_info 8 /INPUT 32 "exception_target";
    .port_info 9 /INPUT 1 "vm_enable";
    .port_info 10 /INPUT 1 "itlb_write_en";
    .port_info 11 /INPUT 32 "itlb_write_va";
    .port_info 12 /INPUT 32 "itlb_write_pa";
    .port_info 13 /INPUT 1 "external_stall";
    .port_info 14 /OUTPUT 32 "pc_out";
    .port_info 15 /OUTPUT 32 "instruction_out";
    .port_info 16 /OUTPUT 1 "stall_fetch";
    .port_info 17 /OUTPUT 1 "tlb_miss";
    .port_info 18 /OUTPUT 32 "tlb_fault_addr";
L_0x123fbd4b0 .functor OR 1, L_0x123fc0030, L_0x123fcc360, C4<0>, C4<0>;
L_0x123fbd5a0 .functor NOT 1, L_0x123fcbe60, C4<0>, C4<0>, C4<0>;
L_0x123fbd610 .functor AND 1, L_0x123fbd4b0, L_0x123fbd5a0, C4<1>, C4<1>;
L_0x123fbedb0 .functor AND 1, L_0x123fbbf40, L_0x123fbe910, C4<1>, C4<1>;
L_0x123fbf060 .functor AND 1, L_0x123fbbf40, L_0x123fbef40, C4<1>, C4<1>;
L_0x123fbf110 .functor BUFZ 32, L_0x123fbd7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fc04e0 .functor BUFZ 32, L_0x123fbd7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fbd900 .functor OR 1, L_0x123fc0030, L_0x123fbf060, C4<0>, C4<0>;
v0x123f9ffe0_0 .net *"_ivl_0", 0 0, L_0x123fbd4b0;  1 drivers
v0x123fa00a0_0 .net *"_ivl_13", 0 0, L_0x123fbef40;  1 drivers
v0x123fa0140_0 .net *"_ivl_2", 0 0, L_0x123fbd5a0;  1 drivers
v0x123fa01d0_0 .net *"_ivl_9", 0 0, L_0x123fbedb0;  1 drivers
v0x123fa0260_0 .net "branch", 0 0, v0x123f897a0_0;  alias, 1 drivers
v0x123fa03b0_0 .net "branch_target", 12 0, o0x11800c0f0;  alias, 0 drivers
v0x123fa0440_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123fa05d0_0 .net "current_pc", 31 0, L_0x123fbd7b0;  1 drivers
v0x123fa0660_0 .net "exception", 0 0, L_0x123fcbe60;  alias, 1 drivers
v0x123fa06f0_0 .net "exception_target", 31 0, L_0x123fccb50;  alias, 1 drivers
v0x123fa0780_0 .net "external_stall", 0 0, L_0x123fcc360;  alias, 1 drivers
v0x123fa0810_0 .net "final_pc_stall", 0 0, L_0x123fbd610;  1 drivers
v0x123fa08a0_0 .net "icache_stall", 0 0, L_0x123fc0030;  1 drivers
v0x123fa0950_0 .net "instruction_out", 31 0, L_0x123fbfd20;  alias, 1 drivers
v0x123fa0a20_0 .net "itlb_hit", 0 0, L_0x123fbe910;  1 drivers
v0x123fa0ab0_0 .net "itlb_pa", 31 0, L_0x123fbeb90;  1 drivers
v0x123fa0b60_0 .net "itlb_write_en", 0 0, L_0x123fc4e60;  alias, 1 drivers
v0x123fa0d10_0 .net "itlb_write_pa", 31 0, L_0x123fc5020;  alias, 1 drivers
v0x123fa0da0_0 .net "itlb_write_va", 31 0, L_0x123fc4fb0;  alias, 1 drivers
v0x123fa0e30_0 .net "jump", 0 0, v0x123f884c0_0;  alias, 1 drivers
v0x123fa0f40_0 .net "jump_target", 31 0, L_0x123fbd350;  alias, 1 drivers
v0x123fa0fd0_0 .net "mem_addr", 31 0, v0x123e305b0_0;  1 drivers
v0x123fa1060_0 .net "mem_rdata", 31 0, L_0x123fc0430;  1 drivers
v0x123fa1130_0 .net "mem_read_en", 0 0, v0x123e84470_0;  1 drivers
v0x123fa11c0_0 .net "panic", 0 0, v0x123f848f0_0;  alias, 1 drivers
v0x123fa12d0_0 .net "pc_out", 31 0, L_0x123fc04e0;  alias, 1 drivers
v0x123fa1360_0 .net "pc_phys", 31 0, L_0x123fbeea0;  1 drivers
v0x123fa13f0_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123fa1580_0 .net "stall_fetch", 0 0, L_0x123fbd900;  alias, 1 drivers
v0x123fa1610_0 .net "tlb_fault_addr", 31 0, L_0x123fbf110;  alias, 1 drivers
v0x123fa16a0_0 .net "tlb_miss", 0 0, L_0x123fbf060;  alias, 1 drivers
v0x123fa1730_0 .net "vm_enable", 0 0, L_0x123fbbf40;  alias, 1 drivers
L_0x123fbeea0 .functor MUXZ 32, L_0x123fbd7b0, L_0x123fbeb90, L_0x123fbedb0, C4<>;
L_0x123fbef40 .reduce/nor L_0x123fbe910;
S_0x123f38b00 .scope module, "icache" "instruction_cache" 13 76, 14 1 0, S_0x123f39720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "mem_read_en";
    .port_info 6 /OUTPUT 32 "mem_addr";
    .port_info 7 /INPUT 32 "mem_rdata";
    .port_info 8 /INPUT 1 "mem_ready";
P_0x123f40f50 .param/l "LINE_COUNT" 1 14 18, +C4<00000000000000000000000000000100>;
P_0x123f40f90 .param/l "LINE_COUNT_BITS" 1 14 19, +C4<00000000000000000000000000000010>;
P_0x123f40fd0 .param/l "STATE_IDLE" 1 14 39, C4<0>;
P_0x123f41010 .param/l "STATE_MISS_WAIT" 1 14 40, C4<1>;
P_0x123f41050 .param/l "TAG_BITS" 1 14 21, +C4<0000000000000000000000000000011010>;
P_0x123f41090 .param/l "WORD_OFFSET_BITS" 1 14 20, +C4<00000000000000000000000000000010>;
L_0x123fbf7e0 .functor BUFZ 1, L_0x123fbf5a0, C4<0>, C4<0>, C4<0>;
L_0x123fbfa60 .functor BUFZ 26, L_0x123fbf890, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x123fbfc30 .functor AND 1, L_0x123fbf7e0, L_0x123fbfb10, C4<1>, C4<1>;
L_0x1180403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x123fbfea0 .functor XNOR 1, v0x123e71cd0_0, L_0x1180403b8, C4<0>, C4<0>;
L_0x123fc0030 .functor OR 1, L_0x123fbfea0, L_0x123fbff90, C4<0>, C4<0>;
v0x123f403f0_0 .net *"_ivl_12", 0 0, L_0x123fbf5a0;  1 drivers
v0x123e19640_0 .net *"_ivl_14", 3 0, L_0x123fbf640;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e196d0_0 .net *"_ivl_17", 1 0, L_0x1180402e0;  1 drivers
v0x123e19760_0 .net *"_ivl_20", 25 0, L_0x123fbf890;  1 drivers
v0x123e197f0_0 .net *"_ivl_22", 3 0, L_0x123fbf930;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e19880_0 .net *"_ivl_25", 1 0, L_0x118040328;  1 drivers
v0x123e88080_0 .net *"_ivl_28", 0 0, L_0x123fbfb10;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x123e88110_0 .net/2u *"_ivl_32", 31 0, L_0x118040370;  1 drivers
v0x123e881a0_0 .net/2u *"_ivl_36", 0 0, L_0x1180403b8;  1 drivers
v0x123e88230_0 .net *"_ivl_38", 0 0, L_0x123fbfea0;  1 drivers
v0x123e882c0_0 .net *"_ivl_41", 0 0, L_0x123fbff90;  1 drivers
v0x123e8fe50_0 .net *"_ivl_7", 27 0, L_0x123fbf420;  1 drivers
L_0x118040298 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x123e8fee0_0 .net/2u *"_ivl_8", 3 0, L_0x118040298;  1 drivers
v0x123e8ff70_0 .net "addr_index", 1 0, L_0x123fbf260;  1 drivers
v0x123e90000_0 .net "addr_tag", 25 0, L_0x123fbf380;  1 drivers
v0x123e90090_0 .net "addr_word_offset", 1 0, L_0x123fbf1c0;  1 drivers
v0x123e23210_0 .var "cache_word", 31 0;
v0x123e233a0_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123e23430 .array "data_array", 3 0, 127 0;
v0x123e30400_0 .net "hit", 0 0, L_0x123fbfc30;  1 drivers
v0x123e30490_0 .net "instruction", 31 0, L_0x123fbfd20;  alias, 1 drivers
v0x123e30520_0 .net "line_base_addr", 31 0, L_0x123fbf4c0;  1 drivers
v0x123e305b0_0 .var "mem_addr", 31 0;
v0x123e30640_0 .net "mem_rdata", 31 0, L_0x123fc0430;  alias, 1 drivers
v0x123e84470_0 .var "mem_read_en", 0 0;
L_0x118040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x123e84500_0 .net "mem_ready", 0 0, L_0x118040400;  1 drivers
v0x123e84590_0 .var "miss_counter", 3 0;
v0x123e84620_0 .net "pc", 31 0, L_0x123fbeea0;  alias, 1 drivers
v0x123e846b0_0 .var "refill_buf", 127 0;
v0x123e71bb0_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123e71c40_0 .net "stall", 0 0, L_0x123fc0030;  alias, 1 drivers
v0x123e71cd0_0 .var "state", 0 0;
v0x123e71d60_0 .net "tag", 25 0, L_0x123fbfa60;  1 drivers
v0x123e71df0 .array "tag_array", 3 0, 25 0;
v0x123e232a0_0 .net "valid", 0 0, L_0x123fbf7e0;  1 drivers
v0x123e26630 .array "valid_array", 3 0, 0 0;
E_0x123e41800 .event anyedge, v0x123e71cd0_0, v0x123e84590_0, v0x123e30520_0;
v0x123e23430_0 .array/port v0x123e23430, 0;
v0x123e23430_1 .array/port v0x123e23430, 1;
E_0x123e391d0/0 .event anyedge, v0x123e90090_0, v0x123e8ff70_0, v0x123e23430_0, v0x123e23430_1;
v0x123e23430_2 .array/port v0x123e23430, 2;
v0x123e23430_3 .array/port v0x123e23430, 3;
E_0x123e391d0/1 .event anyedge, v0x123e23430_2, v0x123e23430_3;
E_0x123e391d0 .event/or E_0x123e391d0/0, E_0x123e391d0/1;
L_0x123fbf1c0 .part L_0x123fbeea0, 2, 2;
L_0x123fbf260 .part L_0x123fbeea0, 4, 2;
L_0x123fbf380 .part L_0x123fbeea0, 6, 26;
L_0x123fbf420 .part L_0x123fbeea0, 4, 28;
L_0x123fbf4c0 .concat [ 4 28 0 0], L_0x118040298, L_0x123fbf420;
L_0x123fbf5a0 .array/port v0x123e26630, L_0x123fbf640;
L_0x123fbf640 .concat [ 2 2 0 0], L_0x123fbf260, L_0x1180402e0;
L_0x123fbf890 .array/port v0x123e71df0, L_0x123fbf930;
L_0x123fbf930 .concat [ 2 2 0 0], L_0x123fbf260, L_0x118040328;
L_0x123fbfb10 .cmp/eq 26, L_0x123fbfa60, L_0x123fbf380;
L_0x123fbfd20 .functor MUXZ 32, L_0x118040370, v0x123e23210_0, L_0x123fbfc30, C4<>;
L_0x123fbff90 .reduce/nor L_0x123fbfc30;
S_0x123e6de70 .scope module, "itlb" "simple_tlb" 13 59, 15 9 0, S_0x123f39720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x123e6dfe0 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x123e6e020 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x123e6e060 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x123e6e0a0 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x123fbe0c0 .functor BUFZ 1, L_0x123fbde70, C4<0>, C4<0>, C4<0>;
L_0x123fbe390 .functor BUFZ 18, L_0x123fbe170, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x123fbe6b0 .functor BUFZ 8, L_0x123fbe400, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x118040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x123fbe720 .functor AND 1, L_0x118040250, L_0x123fbe0c0, C4<1>, C4<1>;
L_0x123fbe910 .functor AND 1, L_0x123fbe720, L_0x123fbe7f0, C4<1>, C4<1>;
v0x123e8b4e0_0 .net *"_ivl_14", 0 0, L_0x123fbde70;  1 drivers
v0x123ea5410_0 .net *"_ivl_16", 3 0, L_0x123fbdf10;  1 drivers
L_0x118040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123ea54b0_0 .net *"_ivl_19", 1 0, L_0x118040130;  1 drivers
v0x123ea5540_0 .net *"_ivl_22", 17 0, L_0x123fbe170;  1 drivers
v0x123ea55d0_0 .net *"_ivl_24", 3 0, L_0x123fbe210;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e4a960_0 .net *"_ivl_27", 1 0, L_0x118040178;  1 drivers
v0x123e4a9f0_0 .net *"_ivl_30", 7 0, L_0x123fbe400;  1 drivers
v0x123e4aa80_0 .net *"_ivl_32", 3 0, L_0x123fbe4c0;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e4ab10_0 .net *"_ivl_35", 1 0, L_0x1180401c0;  1 drivers
v0x123e77c70_0 .net *"_ivl_39", 0 0, L_0x123fbe720;  1 drivers
v0x123e77d00_0 .net *"_ivl_40", 0 0, L_0x123fbe7f0;  1 drivers
L_0x118040208 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e77d90_0 .net/2u *"_ivl_44", 11 0, L_0x118040208;  1 drivers
v0x123e77e20_0 .net *"_ivl_47", 11 0, L_0x123fbea70;  1 drivers
v0x123e77eb0_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123e75f10_0 .net "entry_ppn", 7 0, L_0x123fbe6b0;  1 drivers
v0x123e75fa0_0 .net "entry_tag", 17 0, L_0x123fbe390;  1 drivers
v0x123e76030_0 .net "entry_valid", 0 0, L_0x123fbe0c0;  1 drivers
v0x123e10050_0 .var/i "i", 31 0;
v0x123e100e0_0 .net "lookup_hit", 0 0, L_0x123fbe910;  alias, 1 drivers
v0x123e10170_0 .net "lookup_idx", 1 0, L_0x123fbd980;  1 drivers
v0x123e10200_0 .net "lookup_pa", 31 0, L_0x123fbeb90;  alias, 1 drivers
v0x123e10290_0 .net "lookup_tag", 17 0, L_0x123fbda20;  1 drivers
v0x123e46710_0 .net "lookup_va", 31 0, L_0x123fbd7b0;  alias, 1 drivers
v0x123e467a0_0 .net "lookup_valid", 0 0, L_0x118040250;  1 drivers
v0x123e46830_0 .net "lookup_vpn", 19 0, L_0x123fbd860;  1 drivers
v0x123e468d0 .array "ppn_array", 3 0, 7 0;
v0x123e46970_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123e2bea0 .array "tag_array", 3 0, 17 0;
v0x123e2bf30 .array "valid_array", 3 0, 0 0;
v0x123e2bfc0_0 .net "write_en", 0 0, L_0x123fc4e60;  alias, 1 drivers
v0x123e2c050_0 .net "write_idx", 1 0, L_0x123fbdbe0;  1 drivers
v0x123e2c0f0_0 .net "write_pa", 31 0, L_0x123fc5020;  alias, 1 drivers
v0x123e6b9e0_0 .net "write_ppn", 7 0, L_0x123fbdd50;  1 drivers
v0x123e6bc70_0 .net "write_tag", 17 0, L_0x123fbdcb0;  1 drivers
v0x123e760c0_0 .net "write_va", 31 0, L_0x123fc4fb0;  alias, 1 drivers
v0x123f9ea10_0 .net "write_vpn", 19 0, L_0x123fbdac0;  1 drivers
L_0x123fbd860 .part L_0x123fbd7b0, 12, 20;
L_0x123fbd980 .part L_0x123fbd860, 0, 2;
L_0x123fbda20 .part L_0x123fbd860, 2, 18;
L_0x123fbdac0 .part L_0x123fc4fb0, 12, 20;
L_0x123fbdbe0 .part L_0x123fbdac0, 0, 2;
L_0x123fbdcb0 .part L_0x123fbdac0, 2, 18;
L_0x123fbdd50 .part L_0x123fc5020, 12, 8;
L_0x123fbde70 .array/port v0x123e2bf30, L_0x123fbdf10;
L_0x123fbdf10 .concat [ 2 2 0 0], L_0x123fbd980, L_0x118040130;
L_0x123fbe170 .array/port v0x123e2bea0, L_0x123fbe210;
L_0x123fbe210 .concat [ 2 2 0 0], L_0x123fbd980, L_0x118040178;
L_0x123fbe400 .array/port v0x123e468d0, L_0x123fbe4c0;
L_0x123fbe4c0 .concat [ 2 2 0 0], L_0x123fbd980, L_0x1180401c0;
L_0x123fbe7f0 .cmp/eq 18, L_0x123fbe390, L_0x123fbda20;
L_0x123fbea70 .part L_0x123fbd7b0, 0, 12;
L_0x123fbeb90 .concat [ 12 8 12 0], L_0x123fbea70, L_0x123fbe6b0, L_0x118040208;
S_0x123f9eaf0 .scope module, "memory_ins" "instruction_memory" 13 94, 16 1 0, S_0x123f39720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0x123fc0430 .functor BUFZ 32, L_0x123fc0150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123f9ec60_0 .net *"_ivl_0", 31 0, L_0x123fc0150;  1 drivers
v0x123f9ecf0_0 .net *"_ivl_3", 11 0, L_0x123fc01f0;  1 drivers
v0x123f9eda0_0 .net *"_ivl_4", 13 0, L_0x123fc02b0;  1 drivers
L_0x118040448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123f9ee60_0 .net *"_ivl_7", 1 0, L_0x118040448;  1 drivers
v0x123f9ef10_0 .net "address", 31 0, v0x123e305b0_0;  alias, 1 drivers
v0x123f9eff0_0 .var/i "base", 31 0;
v0x123f9f090_0 .var/i "i", 31 0;
v0x123f9f140 .array "instr_mem", 4095 0, 31 0;
v0x123f9f1e0_0 .net "instruction_out", 31 0, L_0x123fc0430;  alias, 1 drivers
L_0x123fc0150 .array/port v0x123f9f140, L_0x123fc02b0;
L_0x123fc01f0 .part v0x123e305b0_0, 2, 12;
L_0x123fc02b0 .concat [ 12 2 0 0], L_0x123fc01f0, L_0x118040448;
S_0x123f9f320 .scope module, "pc" "m_program_counter" 13 42, 17 1 0, S_0x123f39720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /INPUT 1 "stall";
    .port_info 8 /INPUT 1 "exception";
    .port_info 9 /INPUT 32 "exception_target";
    .port_info 10 /OUTPUT 32 "pc_out";
L_0x123fbd740 .functor BUFZ 32, v0x123f9f650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fbd7b0 .functor BUFZ 32, v0x123f9f650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123f9f650_0 .var "PC_reg", 31 0;
v0x123f9f6e0_0 .net "branch", 0 0, v0x123f897a0_0;  alias, 1 drivers
v0x123f9f780_0 .net "branch_target", 12 0, o0x11800c0f0;  alias, 0 drivers
v0x123f9f830_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123f9f8c0_0 .net "exception", 0 0, L_0x123fcbe60;  alias, 1 drivers
v0x123f9f9a0_0 .net "exception_target", 31 0, L_0x123fccb50;  alias, 1 drivers
v0x123f9fa50_0 .net "jump", 0 0, v0x123f884c0_0;  alias, 1 drivers
v0x123f9fae0_0 .net "jump_target", 31 0, L_0x123fbd350;  alias, 1 drivers
v0x123f9fb90_0 .net "panic", 0 0, v0x123f848f0_0;  alias, 1 drivers
v0x123f9fca0_0 .net "pc_out", 31 0, L_0x123fbd7b0;  alias, 1 drivers
v0x123f9fd50_0 .net "pc_out_2", 31 0, L_0x123fbd740;  1 drivers
v0x123f9fde0_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123f9fe70_0 .net "stall", 0 0, L_0x123fbd610;  alias, 1 drivers
S_0x123fa1970 .scope module, "hazard_unit" "hazard_unit" 4 313, 18 1 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_is_load";
    .port_info 1 /INPUT 1 "ex_is_mov_rm";
    .port_info 2 /INPUT 1 "mem_is_mov_rm";
    .port_info 3 /INPUT 5 "ex_rd";
    .port_info 4 /INPUT 5 "mem_rd";
    .port_info 5 /INPUT 1 "wb_is_mov_rm";
    .port_info 6 /INPUT 5 "wb_rd";
    .port_info 7 /INPUT 5 "id_rs1";
    .port_info 8 /INPUT 5 "id_rs2";
    .port_info 9 /OUTPUT 1 "stall";
v0x123fa1cb0_0 .net "ex_is_load", 0 0, v0x123f58b70_0;  alias, 1 drivers
v0x123fa1d40_0 .net "ex_is_mov_rm", 0 0, v0x123f4ba60_0;  alias, 1 drivers
v0x123fa1dd0_0 .net "ex_rd", 4 0, v0x123f33570_0;  alias, 1 drivers
v0x123fa1e60_0 .net "id_rs1", 4 0, L_0x123fc0ad0;  alias, 1 drivers
v0x123fa1ef0_0 .net "id_rs2", 4 0, L_0x123fc0b70;  alias, 1 drivers
v0x123fa1fc0_0 .net "mem_is_mov_rm", 0 0, v0x123f8ad80_0;  alias, 1 drivers
v0x123fa2050_0 .net "mem_rd", 4 0, v0x123ef1100_0;  alias, 1 drivers
v0x123fa20e0_0 .var "stall", 0 0;
v0x123fa2170_0 .net "wb_is_mov_rm", 0 0, v0x123fa3460_0;  alias, 1 drivers
v0x123fa2280_0 .net "wb_rd", 4 0, v0x123fa3580_0;  alias, 1 drivers
E_0x123fa1c20/0 .event anyedge, v0x123f6fa00_0, v0x123f93e60_0, v0x123e15090_0, v0x123f63170_0;
E_0x123fa1c20/1 .event anyedge, v0x123f63200_0, v0x123f8ad80_0, v0x123ef1100_0, v0x123fa2170_0;
E_0x123fa1c20/2 .event anyedge, v0x123fa2280_0;
E_0x123fa1c20 .event/or E_0x123fa1c20/0, E_0x123fa1c20/1, E_0x123fa1c20/2;
S_0x123fa2420 .scope module, "m_forwarding_unit" "forwarding_unit" 4 430, 19 1 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs1";
    .port_info 1 /INPUT 5 "id_ex_rs2";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 1 "ex_mem_regwrite";
    .port_info 4 /INPUT 5 "mem_wb_rd";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x123fa26e0_0 .net "ex_mem_rd", 4 0, v0x123ef1100_0;  alias, 1 drivers
v0x123fa27d0_0 .net "ex_mem_regwrite", 0 0, v0x123f5dca0_0;  alias, 1 drivers
v0x123fa2870_0 .var "forwardA", 1 0;
v0x123fa2920_0 .var "forwardB", 1 0;
v0x123fa29c0_0 .net "id_ex_rs1", 4 0, v0x123f33600_0;  alias, 1 drivers
v0x123fa2aa0_0 .net "id_ex_rs2", 4 0, v0x123f32480_0;  alias, 1 drivers
v0x123fa2b50_0 .net "mem_wb_rd", 4 0, v0x123fa3580_0;  alias, 1 drivers
v0x123fa2c00_0 .net "mem_wb_regwrite", 0 0, v0x123fa3230_0;  alias, 1 drivers
E_0x123fa2650/0 .event anyedge, v0x123f5dca0_0, v0x123ef1100_0, v0x123f33600_0, v0x123f32480_0;
E_0x123fa2650/1 .event anyedge, v0x123fa2c00_0, v0x123fa2280_0, v0x123fa2870_0, v0x123fa2920_0;
E_0x123fa2650 .event/or E_0x123fa2650/0, E_0x123fa2650/1;
S_0x123fa2d50 .scope module, "mem_reg" "memory_register" 4 416, 20 1 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "wb_data_in";
    .port_info 3 /INPUT 5 "rd_in";
    .port_info 4 /INPUT 1 "is_write_in";
    .port_info 5 /INPUT 1 "mov_rm_in";
    .port_info 6 /INPUT 1 "kill_wb";
    .port_info 7 /INPUT 1 "stall_hold";
    .port_info 8 /OUTPUT 32 "wb_data_out";
    .port_info 9 /OUTPUT 5 "rd_out";
    .port_info 10 /OUTPUT 1 "is_write_out";
    .port_info 11 /OUTPUT 1 "mov_rm_out";
v0x123fa3110_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123fa31a0_0 .net "is_write_in", 0 0, v0x123f5dca0_0;  alias, 1 drivers
v0x123fa3230_0 .var "is_write_out", 0 0;
v0x123fa32c0_0 .net "kill_wb", 0 0, L_0x123fcba50;  alias, 1 drivers
v0x123fa3350_0 .net "mov_rm_in", 0 0, v0x123f8ad80_0;  alias, 1 drivers
v0x123fa3460_0 .var "mov_rm_out", 0 0;
v0x123fa34f0_0 .net "rd_in", 4 0, L_0x123fca1b0;  alias, 1 drivers
v0x123fa3580_0 .var "rd_out", 4 0;
v0x123fa3650_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123fa3760_0 .net "stall_hold", 0 0, L_0x123fcb840;  alias, 1 drivers
v0x123fa37f0_0 .net "wb_data_in", 31 0, L_0x123fcb4d0;  alias, 1 drivers
v0x123fa3880_0 .var "wb_data_out", 31 0;
S_0x123fa3a00 .scope module, "mem_stage_inst" "memory_stage" 4 350, 21 1 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 5 "rd_in";
    .port_info 6 /INPUT 1 "is_load_in";
    .port_info 7 /INPUT 1 "is_store_in";
    .port_info 8 /INPUT 1 "is_write_in";
    .port_info 9 /INPUT 2 "mem_size_in";
    .port_info 10 /INPUT 1 "load_unsigned_in";
    .port_info 11 /INPUT 1 "mov_rm_in";
    .port_info 12 /INPUT 1 "tlbwrite_in";
    .port_info 13 /INPUT 1 "iret_in";
    .port_info 14 /INPUT 32 "rm_value_in";
    .port_info 15 /INPUT 1 "vm_enable";
    .port_info 16 /OUTPUT 32 "wb_data_out";
    .port_info 17 /OUTPUT 5 "rd_out";
    .port_info 18 /OUTPUT 1 "stall_req";
    .port_info 19 /OUTPUT 1 "kill_wb";
    .port_info 20 /OUTPUT 1 "tlb_miss";
    .port_info 21 /OUTPUT 32 "tlb_fault_addr";
    .port_info 22 /OUTPUT 32 "tlb_fault_pc";
    .port_info 23 /OUTPUT 1 "itlb_write_en";
    .port_info 24 /OUTPUT 32 "itlb_write_va";
    .port_info 25 /OUTPUT 32 "itlb_write_pa";
    .port_info 26 /OUTPUT 1 "tlbwrite_priv_fault";
    .port_info 27 /OUTPUT 1 "iret_taken";
    .port_info 28 /OUTPUT 1 "iret_priv_fault";
L_0x123fc2d90 .functor OR 1, v0x123f8ae90_0, v0x123f4b2e0_0, C4<0>, C4<0>;
L_0x123fc2ee0 .functor AND 1, v0x123f374f0_0, L_0x123fc2e40, C4<1>, C4<1>;
L_0x123fc2fd0 .functor AND 1, v0x123f374f0_0, L_0x123fbbf40, C4<1>, C4<1>;
L_0x123fc3100 .functor AND 1, v0x123f6f920_0, L_0x123fbbf40, C4<1>, C4<1>;
L_0x123fbee20 .functor AND 1, v0x123f6f920_0, L_0x123fc3270, C4<1>, C4<1>;
L_0x123fc4860 .functor AND 1, L_0x123fbbf40, L_0x123fc4430, C4<1>, C4<1>;
L_0x123fc49f0 .functor AND 1, L_0x123fbbf40, L_0x123fc2d90, C4<1>, C4<1>;
L_0x123fc4c00 .functor AND 1, L_0x123fc49f0, L_0x123fc4ae0, C4<1>, C4<1>;
L_0x123fc4cf0 .functor BUFZ 32, v0x123f9cbc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fc4df0 .functor BUFZ 32, v0x123e7aee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fc4e60 .functor BUFZ 1, L_0x123fc2ee0, C4<0>, C4<0>, C4<0>;
L_0x123fc4fb0 .functor BUFZ 32, v0x123f9cbc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fc5020 .functor BUFZ 32, v0x123f4a0e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fc8a10 .functor AND 1, v0x123f8ae90_0, L_0x123fc8c80, C4<1>, C4<1>;
L_0x123fc8fd0 .functor AND 1, v0x123f4b2e0_0, L_0x123fc8e20, C4<1>, C4<1>;
L_0x123fc5090 .functor NOT 1, L_0x123fc88b0, C4<0>, C4<0>, C4<0>;
L_0x123fc9160 .functor AND 1, v0x123f8ae90_0, L_0x123fc90c0, C4<1>, C4<1>;
L_0x123fca030 .functor AND 1, v0x123facb20_0, L_0x123fc9eb0, C4<1>, C4<1>;
L_0x123fca140 .functor AND 1, v0x123facb20_0, L_0x123fca0a0, C4<1>, C4<1>;
L_0x123fcb840 .functor OR 1, L_0x123fc88b0, v0x123fad0f0_0, C4<0>, C4<0>;
L_0x123fcb930 .functor OR 1, L_0x123fc4c00, L_0x123fc2fd0, C4<0>, C4<0>;
L_0x123fcba50 .functor OR 1, L_0x123fcb930, L_0x123fc3100, C4<0>, C4<0>;
L_0x123fca1b0 .functor BUFZ 5, v0x123ef1100_0, C4<00000>, C4<00000>, C4<00000>;
L_0x118040cb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123fabd90_0 .net *"_ivl_101", 29 0, L_0x118040cb8;  1 drivers
L_0x118040d00 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x123fad5b0_0 .net/2u *"_ivl_102", 31 0, L_0x118040d00;  1 drivers
v0x123fad660_0 .net *"_ivl_105", 31 0, L_0x123fc98f0;  1 drivers
v0x123fad720_0 .net *"_ivl_106", 31 0, L_0x123fc9c20;  1 drivers
v0x123fad7d0_0 .net *"_ivl_111", 0 0, L_0x123fc9eb0;  1 drivers
L_0x118040d48 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x123fad8c0_0 .net/2u *"_ivl_114", 3 0, L_0x118040d48;  1 drivers
v0x123fad970_0 .net *"_ivl_116", 0 0, L_0x123fca0a0;  1 drivers
L_0x118040d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fada10_0 .net/2u *"_ivl_120", 1 0, L_0x118040d90;  1 drivers
v0x123fadac0_0 .net *"_ivl_122", 0 0, L_0x123fca250;  1 drivers
L_0x118040dd8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123fadbd0_0 .net/2u *"_ivl_124", 23 0, L_0x118040dd8;  1 drivers
v0x123fadc70_0 .net *"_ivl_126", 31 0, L_0x123fc9f50;  1 drivers
v0x123fadd20_0 .net *"_ivl_128", 31 0, L_0x123fca460;  1 drivers
v0x123faddd0_0 .net *"_ivl_13", 0 0, L_0x123fc3270;  1 drivers
v0x123fade70_0 .net *"_ivl_130", 31 0, L_0x123fca600;  1 drivers
v0x123fadf20_0 .net *"_ivl_134", 31 0, L_0x123fca890;  1 drivers
L_0x118040e20 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123fadfd0_0 .net *"_ivl_137", 29 0, L_0x118040e20;  1 drivers
L_0x118040e68 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x123fae080_0 .net/2u *"_ivl_138", 31 0, L_0x118040e68;  1 drivers
v0x123fae210_0 .net *"_ivl_141", 31 0, L_0x123fca930;  1 drivers
v0x123fae2a0_0 .net *"_ivl_142", 31 0, L_0x123fca780;  1 drivers
L_0x118040eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fae350_0 .net/2u *"_ivl_146", 1 0, L_0x118040eb0;  1 drivers
v0x123fae400_0 .net *"_ivl_148", 0 0, L_0x123fcaa10;  1 drivers
L_0x118040ef8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123fae4a0_0 .net/2u *"_ivl_150", 23 0, L_0x118040ef8;  1 drivers
v0x123fae550_0 .net *"_ivl_152", 31 0, L_0x123fcad80;  1 drivers
v0x123fae600_0 .net *"_ivl_155", 0 0, L_0x123fcac50;  1 drivers
v0x123fae6b0_0 .net *"_ivl_156", 23 0, L_0x123fcafa0;  1 drivers
v0x123fae760_0 .net *"_ivl_158", 31 0, L_0x123fcb190;  1 drivers
v0x123fae810_0 .net *"_ivl_160", 31 0, L_0x123fcae60;  1 drivers
v0x123fae8c0_0 .net *"_ivl_164", 31 0, L_0x123fcb630;  1 drivers
v0x123fae970_0 .net *"_ivl_17", 0 0, L_0x123fc4860;  1 drivers
v0x123faea10_0 .net *"_ivl_170", 0 0, L_0x123fcb930;  1 drivers
v0x123faeac0_0 .net *"_ivl_21", 0 0, L_0x123fc49f0;  1 drivers
v0x123faeb60_0 .net *"_ivl_23", 0 0, L_0x123fc4ae0;  1 drivers
L_0x118040760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123faec00_0 .net/2u *"_ivl_38", 1 0, L_0x118040760;  1 drivers
v0x123fae130_0 .net *"_ivl_40", 0 0, L_0x123fc51a0;  1 drivers
L_0x1180407a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x123faee90_0 .net/2u *"_ivl_42", 3 0, L_0x1180407a8;  1 drivers
v0x123faef20_0 .net *"_ivl_44", 3 0, L_0x123fc5240;  1 drivers
L_0x1180407f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x123faefb0_0 .net/2u *"_ivl_46", 3 0, L_0x1180407f0;  1 drivers
v0x123faf060_0 .net *"_ivl_5", 0 0, L_0x123fc2e40;  1 drivers
L_0x118040838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123faf100_0 .net/2u *"_ivl_50", 1 0, L_0x118040838;  1 drivers
v0x123faf1b0_0 .net *"_ivl_52", 0 0, L_0x123fc54c0;  1 drivers
L_0x118040880 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123faf250_0 .net/2u *"_ivl_54", 23 0, L_0x118040880;  1 drivers
v0x123faf300_0 .net *"_ivl_57", 7 0, L_0x123fc5630;  1 drivers
v0x123faf3b0_0 .net *"_ivl_58", 31 0, L_0x123fc56d0;  1 drivers
v0x123faf460_0 .net *"_ivl_60", 31 0, L_0x123fc5810;  1 drivers
L_0x1180408c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123faf510_0 .net *"_ivl_63", 29 0, L_0x1180408c8;  1 drivers
L_0x118040910 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x123faf5c0_0 .net/2u *"_ivl_64", 31 0, L_0x118040910;  1 drivers
v0x123faf670_0 .net *"_ivl_67", 31 0, L_0x123fc1c30;  1 drivers
v0x123faf720_0 .net *"_ivl_68", 31 0, L_0x123fc5b60;  1 drivers
v0x123faf7d0_0 .net *"_ivl_73", 0 0, L_0x123fc8c80;  1 drivers
v0x123faf870_0 .net *"_ivl_77", 0 0, L_0x123fc8e20;  1 drivers
v0x123faf910_0 .net *"_ivl_83", 0 0, L_0x123fc90c0;  1 drivers
v0x123faf9b0_0 .net *"_ivl_86", 31 0, L_0x123fc9570;  1 drivers
L_0x118040c28 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123fafa60_0 .net *"_ivl_89", 29 0, L_0x118040c28;  1 drivers
L_0x118040c70 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x123fafb10_0 .net/2u *"_ivl_90", 31 0, L_0x118040c70;  1 drivers
v0x123fafbc0_0 .net *"_ivl_93", 31 0, L_0x123fc9730;  1 drivers
v0x123fafc70_0 .net *"_ivl_94", 31 0, L_0x123fc9810;  1 drivers
v0x123fafd20_0 .net *"_ivl_98", 31 0, L_0x123fc99e0;  1 drivers
v0x123fafdd0_0 .net "addr_byte_off", 1 0, L_0x123fc5100;  1 drivers
v0x123fafe80_0 .net "alu_result_in", 31 0, v0x123f9cbc0_0;  alias, 1 drivers
v0x123faff20_0 .net "cache_rdata", 31 0, L_0x123fc7920;  1 drivers
v0x123faffe0_0 .net "cache_stall", 0 0, L_0x123fc88b0;  1 drivers
v0x123fb0070_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123fb0100_0 .net "dtlb_hit", 0 0, L_0x123fc4430;  1 drivers
v0x123fb0190_0 .net "dtlb_lookup_valid", 0 0, L_0x123fc2d90;  1 drivers
v0x123fb0240_0 .net "dtlb_pa", 31 0, L_0x123fc4700;  1 drivers
v0x123faecb0_0 .net "final_load_byte", 7 0, L_0x123fcab70;  1 drivers
v0x123faed40_0 .net "iret_in", 0 0, v0x123f6f920_0;  alias, 1 drivers
v0x123faedf0_0 .net "iret_priv_fault", 0 0, L_0x123fc3100;  alias, 1 drivers
v0x123fb02d0_0 .net "iret_taken", 0 0, L_0x123fbee20;  alias, 1 drivers
v0x123fb0360_0 .net "is_load_in", 0 0, v0x123f8ae90_0;  alias, 1 drivers
v0x123fb0410_0 .net "is_store_in", 0 0, v0x123f4b2e0_0;  alias, 1 drivers
v0x123fb04c0_0 .net "is_write_in", 0 0, v0x123f5dca0_0;  alias, 1 drivers
v0x123fb0550_0 .net "itlb_write_en", 0 0, L_0x123fc4e60;  alias, 1 drivers
v0x123fb0620_0 .net "itlb_write_pa", 31 0, L_0x123fc5020;  alias, 1 drivers
v0x123fb06f0_0 .net "itlb_write_va", 31 0, L_0x123fc4fb0;  alias, 1 drivers
v0x123fb07c0_0 .net "kill_wb", 0 0, L_0x123fcba50;  alias, 1 drivers
v0x123fb0850_0 .net "load_byte", 7 0, L_0x123fc9690;  1 drivers
v0x123fb08e0_0 .net "load_data", 31 0, L_0x123fcaf00;  1 drivers
v0x123fb0970_0 .net "load_data_bypassed", 31 0, L_0x123fca6e0;  1 drivers
v0x123fb0a00_0 .net "load_unsigned_in", 0 0, v0x123e9dc50_0;  alias, 1 drivers
v0x123fb0ab0_0 .net "mem_addr", 31 0, v0x123fa81b0_0;  1 drivers
v0x123fb0b80_0 .net "mem_byte_en", 3 0, L_0x123fc7790;  1 drivers
v0x123fb0c50_0 .net "mem_rdata", 31 0, L_0x123fc9480;  1 drivers
v0x123fb0d20_0 .net "mem_read_en", 0 0, L_0x123fc74e0;  1 drivers
L_0x1180405f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x123fb0db0_0 .net "mem_ready", 0 0, L_0x1180405f8;  1 drivers
v0x123fb0e40_0 .net "mem_size_in", 1 0, v0x123e86230_0;  alias, 1 drivers
v0x123fb0ef0_0 .net "mem_wdata", 31 0, L_0x123fc7720;  1 drivers
v0x123fb0fc0_0 .net "mem_write_en", 0 0, L_0x123fc75e0;  1 drivers
v0x123fb1090_0 .net "mov_rm_in", 0 0, v0x123f8ad80_0;  alias, 1 drivers
v0x123fb1120_0 .net "pc_in", 31 0, v0x123e7aee0_0;  alias, 1 drivers
v0x123fb11b0_0 .net "phys_addr", 31 0, L_0x123fc48d0;  1 drivers
v0x123fb1240_0 .net "rd_in", 4 0, v0x123ef1100_0;  alias, 1 drivers
v0x123fb12d0_0 .net "rd_out", 4 0, L_0x123fca1b0;  alias, 1 drivers
v0x123fb1380_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123fb1410_0 .net "rm_value_in", 31 0, v0x123f729c0_0;  alias, 1 drivers
v0x123fb14c0_0 .net "sb_byte_match", 0 0, L_0x123fca030;  1 drivers
v0x123fb1550_0 .net "sb_enq_addr", 31 0, L_0x123fc8ad0;  1 drivers
v0x123fb1630_0 .net "sb_enq_byte_en", 3 0, L_0x123fc8800;  1 drivers
v0x123fb1710_0 .net "sb_enq_data", 31 0, L_0x123fc8b40;  1 drivers
v0x123fb17e0_0 .net "sb_enq_valid", 0 0, L_0x123fc8960;  1 drivers
v0x123fb18b0_0 .net "sb_load_byte", 7 0, L_0x123fc9e10;  1 drivers
v0x123fb1940_0 .net "sb_lookup_be", 3 0, v0x123fac9c0_0;  1 drivers
v0x123fb19d0_0 .net "sb_lookup_data", 31 0, v0x123faca70_0;  1 drivers
v0x123fb1a60_0 .net "sb_lookup_hit", 0 0, v0x123facb20_0;  1 drivers
v0x123fb1b10_0 .net "sb_mem_addr", 31 0, v0x123facc60_0;  1 drivers
v0x123fb1be0_0 .net "sb_mem_byte_en", 3 0, v0x123facd20_0;  1 drivers
v0x123fb1cb0_0 .net "sb_mem_data", 31 0, v0x123faceb0_0;  1 drivers
v0x123fb1d80_0 .net "sb_mem_valid", 0 0, v0x123facfd0_0;  1 drivers
v0x123fb1e50_0 .net "sb_ready", 0 0, L_0x123fc5090;  1 drivers
v0x123fb1ee0_0 .net "sb_stall", 0 0, v0x123fad0f0_0;  1 drivers
v0x123fb1f70_0 .net "sb_word_match", 0 0, L_0x123fca140;  1 drivers
v0x123fb2000_0 .net "stall_req", 0 0, L_0x123fcb840;  alias, 1 drivers
v0x123fb20d0_0 .net "store_byte_en", 3 0, L_0x123fc5320;  1 drivers
v0x123fb2160_0 .net "store_wdata_aligned", 31 0, L_0x123fc5c40;  1 drivers
v0x123fb21f0_0 .net "tlb_fault_addr", 31 0, L_0x123fc4cf0;  alias, 1 drivers
v0x123fb2280_0 .net "tlb_fault_pc", 31 0, L_0x123fc4df0;  alias, 1 drivers
v0x123fb2330_0 .net "tlb_miss", 0 0, L_0x123fc4c00;  alias, 1 drivers
v0x123fb23d0_0 .net "tlbwrite_allowed", 0 0, L_0x123fc2ee0;  1 drivers
v0x123fb2480_0 .net "tlbwrite_in", 0 0, v0x123f374f0_0;  alias, 1 drivers
v0x123fb2530_0 .net "tlbwrite_priv_fault", 0 0, L_0x123fc2fd0;  alias, 1 drivers
v0x123fb25c0_0 .net "vm_enable", 0 0, L_0x123fbbf40;  alias, 1 drivers
v0x123fb2670_0 .net "wb_data_out", 31 0, L_0x123fcb4d0;  alias, 1 drivers
v0x123fb2720_0 .net "write_data_in", 31 0, v0x123f4a0e0_0;  alias, 1 drivers
L_0x123fc2e40 .reduce/nor L_0x123fbbf40;
L_0x123fc3270 .reduce/nor L_0x123fbbf40;
L_0x123fc48d0 .functor MUXZ 32, v0x123f9cbc0_0, L_0x123fc4700, L_0x123fc4860, C4<>;
L_0x123fc4ae0 .reduce/nor L_0x123fc4430;
L_0x123fc5100 .part v0x123f9cbc0_0, 0, 2;
L_0x123fc51a0 .cmp/eq 2, v0x123e86230_0, L_0x118040760;
L_0x123fc5240 .shift/l 4, L_0x1180407a8, L_0x123fc5100;
L_0x123fc5320 .functor MUXZ 4, L_0x1180407f0, L_0x123fc5240, L_0x123fc51a0, C4<>;
L_0x123fc54c0 .cmp/eq 2, v0x123e86230_0, L_0x118040838;
L_0x123fc5630 .part v0x123f4a0e0_0, 0, 8;
L_0x123fc56d0 .concat [ 8 24 0 0], L_0x123fc5630, L_0x118040880;
L_0x123fc5810 .concat [ 2 30 0 0], L_0x123fc5100, L_0x1180408c8;
L_0x123fc1c30 .arith/mult 32, L_0x123fc5810, L_0x118040910;
L_0x123fc5b60 .shift/l 32, L_0x123fc56d0, L_0x123fc1c30;
L_0x123fc5c40 .functor MUXZ 32, v0x123f4a0e0_0, L_0x123fc5b60, L_0x123fc54c0, C4<>;
L_0x123fc8c80 .reduce/nor L_0x123fc4c00;
L_0x123fc8e20 .reduce/nor L_0x123fc4c00;
L_0x123fc90c0 .reduce/nor L_0x123fc4c00;
L_0x123fc9570 .concat [ 2 30 0 0], L_0x123fc5100, L_0x118040c28;
L_0x123fc9730 .arith/mult 32, L_0x123fc9570, L_0x118040c70;
L_0x123fc9810 .shift/r 32, L_0x123fc7920, L_0x123fc9730;
L_0x123fc9690 .part L_0x123fc9810, 0, 8;
L_0x123fc99e0 .concat [ 2 30 0 0], L_0x123fc5100, L_0x118040cb8;
L_0x123fc98f0 .arith/mult 32, L_0x123fc99e0, L_0x118040d00;
L_0x123fc9c20 .shift/r 32, v0x123faca70_0, L_0x123fc98f0;
L_0x123fc9e10 .part L_0x123fc9c20, 0, 8;
L_0x123fc9eb0 .part/v v0x123fac9c0_0, L_0x123fc5100, 1;
L_0x123fca0a0 .cmp/eq 4, v0x123fac9c0_0, L_0x118040d48;
L_0x123fca250 .cmp/eq 2, v0x123e86230_0, L_0x118040d90;
L_0x123fc9f50 .concat [ 8 24 0 0], L_0x123fc9e10, L_0x118040dd8;
L_0x123fca460 .functor MUXZ 32, L_0x123fc7920, L_0x123fc9f50, L_0x123fca030, C4<>;
L_0x123fca600 .functor MUXZ 32, L_0x123fc7920, v0x123faca70_0, L_0x123fca140, C4<>;
L_0x123fca6e0 .functor MUXZ 32, L_0x123fca600, L_0x123fca460, L_0x123fca250, C4<>;
L_0x123fca890 .concat [ 2 30 0 0], L_0x123fc5100, L_0x118040e20;
L_0x123fca930 .arith/mult 32, L_0x123fca890, L_0x118040e68;
L_0x123fca780 .shift/r 32, L_0x123fca6e0, L_0x123fca930;
L_0x123fcab70 .part L_0x123fca780, 0, 8;
L_0x123fcaa10 .cmp/eq 2, v0x123e86230_0, L_0x118040eb0;
L_0x123fcad80 .concat [ 8 24 0 0], L_0x123fcab70, L_0x118040ef8;
L_0x123fcac50 .part L_0x123fcab70, 7, 1;
LS_0x123fcafa0_0_0 .concat [ 1 1 1 1], L_0x123fcac50, L_0x123fcac50, L_0x123fcac50, L_0x123fcac50;
LS_0x123fcafa0_0_4 .concat [ 1 1 1 1], L_0x123fcac50, L_0x123fcac50, L_0x123fcac50, L_0x123fcac50;
LS_0x123fcafa0_0_8 .concat [ 1 1 1 1], L_0x123fcac50, L_0x123fcac50, L_0x123fcac50, L_0x123fcac50;
LS_0x123fcafa0_0_12 .concat [ 1 1 1 1], L_0x123fcac50, L_0x123fcac50, L_0x123fcac50, L_0x123fcac50;
LS_0x123fcafa0_0_16 .concat [ 1 1 1 1], L_0x123fcac50, L_0x123fcac50, L_0x123fcac50, L_0x123fcac50;
LS_0x123fcafa0_0_20 .concat [ 1 1 1 1], L_0x123fcac50, L_0x123fcac50, L_0x123fcac50, L_0x123fcac50;
LS_0x123fcafa0_1_0 .concat [ 4 4 4 4], LS_0x123fcafa0_0_0, LS_0x123fcafa0_0_4, LS_0x123fcafa0_0_8, LS_0x123fcafa0_0_12;
LS_0x123fcafa0_1_4 .concat [ 4 4 0 0], LS_0x123fcafa0_0_16, LS_0x123fcafa0_0_20;
L_0x123fcafa0 .concat [ 16 8 0 0], LS_0x123fcafa0_1_0, LS_0x123fcafa0_1_4;
L_0x123fcb190 .concat [ 8 24 0 0], L_0x123fcab70, L_0x123fcafa0;
L_0x123fcae60 .functor MUXZ 32, L_0x123fcb190, L_0x123fcad80, v0x123e9dc50_0, C4<>;
L_0x123fcaf00 .functor MUXZ 32, L_0x123fca6e0, L_0x123fcae60, L_0x123fcaa10, C4<>;
L_0x123fcb630 .functor MUXZ 32, v0x123f9cbc0_0, L_0x123fcaf00, v0x123f8ae90_0, C4<>;
L_0x123fcb4d0 .functor MUXZ 32, L_0x123fcb630, v0x123f729c0_0, v0x123f8ad80_0, C4<>;
S_0x123fa3f70 .scope module, "data_mem" "data_memory" 21 173, 22 1 0, S_0x123fa3a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_instruction";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_memory_in";
    .port_info 5 /INPUT 4 "byte_en";
    .port_info 6 /OUTPUT 32 "data_memory_out";
L_0x123fc9480 .functor BUFZ 32, L_0x123fc9260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123fa4290_0 .net *"_ivl_0", 31 0, L_0x123fc9260;  1 drivers
v0x123fa4350_0 .net *"_ivl_3", 11 0, L_0x123fc9300;  1 drivers
v0x123fa43f0_0 .net *"_ivl_4", 13 0, L_0x123fc93a0;  1 drivers
L_0x118040be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fa4480_0 .net *"_ivl_7", 1 0, L_0x118040be0;  1 drivers
v0x123fa4510_0 .net "address", 31 0, v0x123fa81b0_0;  alias, 1 drivers
v0x123fa4600_0 .net "byte_en", 3 0, L_0x123fc7790;  alias, 1 drivers
v0x123fa46b0_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123fa4740 .array "data_mem", 4095 0, 31 0;
v0x123fa47e0_0 .net "data_memory_in", 31 0, L_0x123fc7720;  alias, 1 drivers
v0x123fa48f0_0 .net "data_memory_out", 31 0, L_0x123fc9480;  alias, 1 drivers
v0x123fa49a0_0 .var "new_word", 31 0;
v0x123fa4a50_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123fa4ae0_0 .net "store_instruction", 0 0, L_0x123fc75e0;  alias, 1 drivers
E_0x123fa4230 .event posedge, v0x123f9d4b0_0;
L_0x123fc9260 .array/port v0x123fa4740, L_0x123fc93a0;
L_0x123fc9300 .part v0x123fa81b0_0, 2, 12;
L_0x123fc93a0 .concat [ 12 2 0 0], L_0x123fc9300, L_0x118040be0;
S_0x123fa4bf0 .scope module, "dcache" "data_cache" 21 105, 23 22 0, S_0x123fa3a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cpu_read_en";
    .port_info 3 /INPUT 1 "cpu_write_en";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /INPUT 4 "cpu_byte_en";
    .port_info 7 /OUTPUT 32 "cpu_rdata";
    .port_info 8 /OUTPUT 1 "cpu_stall";
    .port_info 9 /OUTPUT 1 "sb_enq_valid";
    .port_info 10 /OUTPUT 32 "sb_enq_addr";
    .port_info 11 /OUTPUT 32 "sb_enq_data";
    .port_info 12 /OUTPUT 4 "sb_enq_byte_en";
    .port_info 13 /INPUT 1 "sb_drain_valid";
    .port_info 14 /INPUT 32 "sb_drain_addr";
    .port_info 15 /INPUT 32 "sb_drain_data";
    .port_info 16 /INPUT 4 "sb_drain_byte_en";
    .port_info 17 /OUTPUT 1 "mem_read_en";
    .port_info 18 /OUTPUT 1 "mem_write_en";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_wdata";
    .port_info 21 /OUTPUT 4 "mem_byte_en";
    .port_info 22 /INPUT 32 "mem_rdata";
    .port_info 23 /INPUT 1 "mem_ready";
P_0x123fa4dc0 .param/l "BYTES_PER_WORD" 1 23 74, +C4<00000000000000000000000000000100>;
P_0x123fa4e00 .param/l "LINE_COUNT" 1 23 68, +C4<00000000000000000000000000000100>;
P_0x123fa4e40 .param/l "LINE_COUNT_BITS" 1 23 69, +C4<00000000000000000000000000000010>;
P_0x123fa4e80 .param/l "LINE_OFFSET_BITS" 1 23 72, +C4<00000000000000000000000000000100>;
P_0x123fa4ec0 .param/l "LINE_SIZE_BYTES" 1 23 71, +C4<00000000000000000000000000010000>;
P_0x123fa4f00 .param/l "STATE_IDLE" 1 23 127, C4<00>;
P_0x123fa4f40 .param/l "STATE_MISS_WAIT" 1 23 128, C4<01>;
P_0x123fa4f80 .param/l "TAG_BITS" 1 23 77, +C4<0000000000000000000000000000011010>;
P_0x123fa4fc0 .param/l "WORD_OFFSET_BITS" 1 23 75, +C4<00000000000000000000000000000010>;
L_0x123fc5de0 .functor BUFZ 1, L_0x123fc8a10, C4<0>, C4<0>, C4<0>;
L_0x123fc5e50 .functor BUFZ 1, L_0x123fc8fd0, C4<0>, C4<0>, C4<0>;
L_0x123fc6580 .functor BUFZ 1, L_0x123fc6380, C4<0>, C4<0>, C4<0>;
L_0x123fc6840 .functor BUFZ 26, L_0x123fc6630, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x123fc6a70 .functor AND 1, L_0x123fc6580, L_0x123fc68f0, C4<1>, C4<1>;
L_0x123fc6d90 .functor BUFZ 1, L_0x123fc6b20, C4<0>, C4<0>, C4<0>;
L_0x123fc6ce0 .functor BUFZ 26, L_0x123fc6e00, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x123fc71e0 .functor AND 1, L_0x123fc6d90, L_0x123fc70c0, C4<1>, C4<1>;
L_0x123fc74e0 .functor BUFZ 1, v0x123fa8480_0, C4<0>, C4<0>, C4<0>;
L_0x123fc75e0 .functor BUFZ 1, v0x123fa87d0_0, C4<0>, C4<0>, C4<0>;
L_0x123fc7720 .functor BUFZ 32, v0x123fa8680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fc7790 .functor BUFZ 4, v0x123fa82d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x123fc7870 .functor AND 1, L_0x123fc8a10, L_0x123fc6a70, C4<1>, C4<1>;
L_0x123fc7b40 .functor AND 1, L_0x123fc7aa0, v0x123fa8a10_0, C4<1>, C4<1>;
L_0x123fc7e20 .functor AND 1, L_0x123fc7b40, L_0x123fc7c90, C4<1>, C4<1>;
L_0x123fc8150 .functor AND 1, L_0x123fc7e90, L_0x123fc7fb0, C4<1>, C4<1>;
L_0x123fc8460 .functor AND 1, L_0x123fc8a10, L_0x123fc82f0, C4<1>, C4<1>;
L_0x123fc8550 .functor AND 1, L_0x123fc8fd0, L_0x123fc8090, C4<1>, C4<1>;
L_0x123fc86a0 .functor OR 1, L_0x123fc8460, L_0x123fc8550, C4<0>, C4<0>;
L_0x123fc8710 .functor AND 1, L_0x123fc8250, L_0x123fc86a0, C4<1>, C4<1>;
L_0x123fc88b0 .functor OR 1, L_0x123fc8150, L_0x123fc8710, C4<0>, C4<0>;
L_0x123fc8960 .functor AND 1, L_0x123fc5e50, L_0x123fc6a70, C4<1>, C4<1>;
L_0x123fc8ad0 .functor BUFZ 32, L_0x123fc48d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fc8b40 .functor BUFZ 32, L_0x123fc5c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fc8800 .functor BUFZ 4, L_0x123fc5320, C4<0000>, C4<0000>, C4<0000>;
v0x123fa5c00_0 .net *"_ivl_101", 0 0, L_0x123fc82f0;  1 drivers
v0x123fa5c90_0 .net *"_ivl_103", 0 0, L_0x123fc8460;  1 drivers
v0x123fa5d30_0 .net *"_ivl_105", 0 0, L_0x123fc8090;  1 drivers
v0x123fa5de0_0 .net *"_ivl_107", 0 0, L_0x123fc8550;  1 drivers
v0x123fa5e80_0 .net *"_ivl_109", 0 0, L_0x123fc86a0;  1 drivers
v0x123fa5f60_0 .net *"_ivl_111", 0 0, L_0x123fc8710;  1 drivers
v0x123fa6000_0 .net *"_ivl_16", 0 0, L_0x123fc6380;  1 drivers
v0x123fa60b0_0 .net *"_ivl_18", 3 0, L_0x123fc6420;  1 drivers
L_0x118040958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fa6160_0 .net *"_ivl_21", 1 0, L_0x118040958;  1 drivers
v0x123fa6270_0 .net *"_ivl_24", 25 0, L_0x123fc6630;  1 drivers
v0x123fa6320_0 .net *"_ivl_26", 3 0, L_0x123fc6720;  1 drivers
L_0x1180409a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fa63d0_0 .net *"_ivl_29", 1 0, L_0x1180409a0;  1 drivers
v0x123fa6480_0 .net *"_ivl_32", 0 0, L_0x123fc68f0;  1 drivers
v0x123fa6520_0 .net *"_ivl_36", 0 0, L_0x123fc6b20;  1 drivers
v0x123fa65d0_0 .net *"_ivl_38", 3 0, L_0x123fc6bc0;  1 drivers
L_0x1180409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fa6680_0 .net *"_ivl_41", 1 0, L_0x1180409e8;  1 drivers
v0x123fa6730_0 .net *"_ivl_44", 25 0, L_0x123fc6e00;  1 drivers
v0x123fa68c0_0 .net *"_ivl_46", 3 0, L_0x123fc6ea0;  1 drivers
L_0x118040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fa6950_0 .net *"_ivl_49", 1 0, L_0x118040a30;  1 drivers
v0x123fa6a00_0 .net *"_ivl_52", 0 0, L_0x123fc70c0;  1 drivers
v0x123fa6aa0_0 .net *"_ivl_57", 27 0, L_0x123fc72d0;  1 drivers
L_0x118040a78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x123fa6b50_0 .net/2u *"_ivl_58", 3 0, L_0x118040a78;  1 drivers
v0x123fa6c00_0 .net *"_ivl_73", 0 0, L_0x123fc7870;  1 drivers
L_0x118040ac0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x123fa6ca0_0 .net/2u *"_ivl_76", 1 0, L_0x118040ac0;  1 drivers
v0x123fa6d50_0 .net *"_ivl_78", 0 0, L_0x123fc7aa0;  1 drivers
v0x123fa6df0_0 .net *"_ivl_81", 0 0, L_0x123fc7b40;  1 drivers
L_0x118040b08 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x123fa6e90_0 .net/2u *"_ivl_82", 3 0, L_0x118040b08;  1 drivers
v0x123fa6f40_0 .net *"_ivl_84", 0 0, L_0x123fc7c90;  1 drivers
L_0x118040b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fa6fe0_0 .net/2u *"_ivl_88", 1 0, L_0x118040b50;  1 drivers
v0x123fa7090_0 .net *"_ivl_90", 0 0, L_0x123fc7e90;  1 drivers
v0x123fa7130_0 .net *"_ivl_93", 0 0, L_0x123fc7fb0;  1 drivers
v0x123fa71d0_0 .net *"_ivl_95", 0 0, L_0x123fc8150;  1 drivers
L_0x118040b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fa7270_0 .net/2u *"_ivl_96", 1 0, L_0x118040b98;  1 drivers
v0x123fa67e0_0 .net *"_ivl_98", 0 0, L_0x123fc8250;  1 drivers
v0x123fa7500_0 .net "addr_index", 1 0, L_0x123fc5f60;  1 drivers
v0x123fa7590_0 .net "addr_tag", 25 0, L_0x123fc6080;  1 drivers
v0x123fa7620_0 .net "addr_word_offset", 1 0, L_0x123fc5ec0;  1 drivers
v0x123fa76d0_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123fa7760_0 .net "cpu_addr", 31 0, L_0x123fc48d0;  alias, 1 drivers
v0x123fa7810_0 .net "cpu_byte_en", 3 0, L_0x123fc5320;  alias, 1 drivers
v0x123fa78c0_0 .net "cpu_rdata", 31 0, L_0x123fc7920;  alias, 1 drivers
v0x123fa7970_0 .net "cpu_read_en", 0 0, L_0x123fc8a10;  1 drivers
v0x123fa7a10_0 .net "cpu_stall", 0 0, L_0x123fc88b0;  alias, 1 drivers
v0x123fa7ab0_0 .net "cpu_wdata", 31 0, L_0x123fc5c40;  alias, 1 drivers
v0x123fa7b60_0 .net "cpu_write_en", 0 0, L_0x123fc8fd0;  1 drivers
v0x123fa7c00 .array "data_array", 3 0, 127 0;
v0x123fa7d00_0 .net "hit", 0 0, L_0x123fc6a70;  1 drivers
v0x123fa7da0_0 .net "line_base_addr", 31 0, L_0x123fc7400;  1 drivers
v0x123fa7e50_0 .net "line_tag", 25 0, L_0x123fc6840;  1 drivers
v0x123fa7f00_0 .net "line_valid", 0 0, L_0x123fc6580;  1 drivers
v0x123fa7fa0_0 .var "line_word", 31 0;
v0x123fa8050_0 .net "load_req", 0 0, L_0x123fc5de0;  1 drivers
v0x123fa80f0_0 .net "mem_addr", 31 0, v0x123fa81b0_0;  alias, 1 drivers
v0x123fa81b0_0 .var "mem_addr_r", 31 0;
v0x123fa8240_0 .net "mem_byte_en", 3 0, L_0x123fc7790;  alias, 1 drivers
v0x123fa82d0_0 .var "mem_byte_en_r", 3 0;
v0x123fa8360_0 .net "mem_rdata", 31 0, L_0x123fc9480;  alias, 1 drivers
v0x123fa83f0_0 .net "mem_read_en", 0 0, L_0x123fc74e0;  alias, 1 drivers
v0x123fa8480_0 .var "mem_read_en_r", 0 0;
v0x123fa8520_0 .net "mem_ready", 0 0, L_0x1180405f8;  alias, 1 drivers
v0x123fa85c0_0 .net "mem_wdata", 31 0, L_0x123fc7720;  alias, 1 drivers
v0x123fa8680_0 .var "mem_wdata_r", 31 0;
v0x123fa8720_0 .net "mem_write_en", 0 0, L_0x123fc75e0;  alias, 1 drivers
v0x123fa87d0_0 .var "mem_write_en_r", 0 0;
v0x123fa8860_0 .var "miss_counter", 3 0;
v0x123fa7320_0 .var "pend_addr", 31 0;
v0x123fa73d0_0 .var "pend_byte_en", 3 0;
v0x123fa88f0_0 .var "pend_index", 1 0;
v0x123fa8980_0 .var "pend_is_load", 0 0;
v0x123fa8a10_0 .var "pend_is_store", 0 0;
v0x123fa8aa0_0 .var "pend_tag", 25 0;
v0x123fa8b30_0 .var "pend_wdata", 31 0;
v0x123fa8bc0_0 .var "pend_word_off", 1 0;
v0x123fa8c70_0 .var "refill_buf", 127 0;
v0x123fa8d20_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123fa8db0_0 .net "sb_drain_addr", 31 0, v0x123facc60_0;  alias, 1 drivers
v0x123fa8e60_0 .net "sb_drain_byte_en", 3 0, v0x123facd20_0;  alias, 1 drivers
v0x123fa8f10_0 .net "sb_drain_data", 31 0, v0x123faceb0_0;  alias, 1 drivers
v0x123fa8fc0_0 .net "sb_drain_valid", 0 0, v0x123facfd0_0;  alias, 1 drivers
v0x123fa9060_0 .net "sb_enq_addr", 31 0, L_0x123fc8ad0;  alias, 1 drivers
v0x123fa9110_0 .net "sb_enq_byte_en", 3 0, L_0x123fc8800;  alias, 1 drivers
v0x123fa91c0_0 .net "sb_enq_data", 31 0, L_0x123fc8b40;  alias, 1 drivers
v0x123fa9270_0 .net "sb_enq_valid", 0 0, L_0x123fc8960;  alias, 1 drivers
v0x123fa9310_0 .net "sb_hit", 0 0, L_0x123fc71e0;  1 drivers
v0x123fa93b0_0 .net "sb_index", 1 0, L_0x123fc61c0;  1 drivers
v0x123fa9460_0 .net "sb_line_tag", 25 0, L_0x123fc6ce0;  1 drivers
v0x123fa9510_0 .net "sb_line_valid", 0 0, L_0x123fc6d90;  1 drivers
v0x123fa95b0_0 .net "sb_tag", 25 0, L_0x123fc62e0;  1 drivers
v0x123fa9660_0 .net "sb_word_offset", 1 0, L_0x123fc6120;  1 drivers
v0x123fa9710_0 .var "state", 1 0;
v0x123fa97c0_0 .net "store_finishing", 0 0, L_0x123fc7e20;  1 drivers
v0x123fa9860_0 .net "store_req", 0 0, L_0x123fc5e50;  1 drivers
v0x123fa9900 .array "tag_array", 3 0, 25 0;
v0x123fa99a0 .array "valid_array", 3 0, 0 0;
E_0x123fa52b0/0 .event anyedge, v0x123fa9710_0, v0x123fa8980_0, v0x123fa8860_0, v0x123fa7da0_0;
E_0x123fa52b0/1 .event anyedge, v0x123fa8a10_0, v0x123fa7320_0, v0x123fa8b30_0, v0x123fa73d0_0;
E_0x123fa52b0/2 .event anyedge, v0x123fa8fc0_0, v0x123fa8480_0, v0x123fa8db0_0, v0x123fa8f10_0;
E_0x123fa52b0/3 .event anyedge, v0x123fa8e60_0;
E_0x123fa52b0 .event/or E_0x123fa52b0/0, E_0x123fa52b0/1, E_0x123fa52b0/2, E_0x123fa52b0/3;
v0x123fa7c00_0 .array/port v0x123fa7c00, 0;
v0x123fa7c00_1 .array/port v0x123fa7c00, 1;
E_0x123fa52f0/0 .event anyedge, v0x123fa7620_0, v0x123fa7500_0, v0x123fa7c00_0, v0x123fa7c00_1;
v0x123fa7c00_2 .array/port v0x123fa7c00, 2;
v0x123fa7c00_3 .array/port v0x123fa7c00, 3;
E_0x123fa52f0/1 .event anyedge, v0x123fa7c00_2, v0x123fa7c00_3;
E_0x123fa52f0 .event/or E_0x123fa52f0/0, E_0x123fa52f0/1;
L_0x123fc5ec0 .part L_0x123fc48d0, 2, 2;
L_0x123fc5f60 .part L_0x123fc48d0, 4, 2;
L_0x123fc6080 .part L_0x123fc48d0, 6, 26;
L_0x123fc6120 .part v0x123facc60_0, 2, 2;
L_0x123fc61c0 .part v0x123facc60_0, 4, 2;
L_0x123fc62e0 .part v0x123facc60_0, 6, 26;
L_0x123fc6380 .array/port v0x123fa99a0, L_0x123fc6420;
L_0x123fc6420 .concat [ 2 2 0 0], L_0x123fc5f60, L_0x118040958;
L_0x123fc6630 .array/port v0x123fa9900, L_0x123fc6720;
L_0x123fc6720 .concat [ 2 2 0 0], L_0x123fc5f60, L_0x1180409a0;
L_0x123fc68f0 .cmp/eq 26, L_0x123fc6840, L_0x123fc6080;
L_0x123fc6b20 .array/port v0x123fa99a0, L_0x123fc6bc0;
L_0x123fc6bc0 .concat [ 2 2 0 0], L_0x123fc61c0, L_0x1180409e8;
L_0x123fc6e00 .array/port v0x123fa9900, L_0x123fc6ea0;
L_0x123fc6ea0 .concat [ 2 2 0 0], L_0x123fc61c0, L_0x118040a30;
L_0x123fc70c0 .cmp/eq 26, L_0x123fc6ce0, L_0x123fc62e0;
L_0x123fc72d0 .part v0x123fa7320_0, 4, 28;
L_0x123fc7400 .concat [ 4 28 0 0], L_0x118040a78, L_0x123fc72d0;
L_0x123fc7920 .functor MUXZ 32, L_0x123fc9480, v0x123fa7fa0_0, L_0x123fc7870, C4<>;
L_0x123fc7aa0 .cmp/eq 2, v0x123fa9710_0, L_0x118040ac0;
L_0x123fc7c90 .cmp/eq 4, v0x123fa8860_0, L_0x118040b08;
L_0x123fc7e90 .cmp/ne 2, v0x123fa9710_0, L_0x118040b50;
L_0x123fc7fb0 .reduce/nor L_0x123fc7e20;
L_0x123fc8250 .cmp/eq 2, v0x123fa9710_0, L_0x118040b98;
L_0x123fc82f0 .reduce/nor L_0x123fc6a70;
L_0x123fc8090 .reduce/nor L_0x123fc6a70;
S_0x123fa57c0 .scope function.vec4.s32, "merge_word" "merge_word" 23 140, 23 140 0, S_0x123fa4bf0;
 .timescale 0 0;
v0x123fa5980_0 .var "be", 3 0;
; Variable merge_word is vec4 return value of scope S_0x123fa57c0
v0x123fa5ae0_0 .var "new_w", 31 0;
v0x123fa5b70_0 .var "old_w", 31 0;
TD_vm_tb.uut.mem_stage_inst.dcache.merge_word ;
    %load/vec4 v0x123fa5980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x123fa5ae0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x123fa5b70_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x123fa5980_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x123fa5ae0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x123fa5b70_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x123fa5980_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x123fa5ae0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x123fa5b70_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %load/vec4 v0x123fa5980_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x123fa5ae0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x123fa5b70_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to merge_word (store_vec4_to_lval)
    %end;
S_0x123fa9c70 .scope module, "dtlb" "simple_tlb" 21 75, 15 9 0, S_0x123fa3a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "lookup_va";
    .port_info 3 /INPUT 1 "lookup_valid";
    .port_info 4 /OUTPUT 1 "lookup_hit";
    .port_info 5 /OUTPUT 32 "lookup_pa";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 32 "write_va";
    .port_info 8 /INPUT 32 "write_pa";
P_0x123fa9e50 .param/l "ENTRY_COUNT" 1 15 25, +C4<00000000000000000000000000000100>;
P_0x123fa9e90 .param/l "INDEX_BITS" 1 15 26, +C4<00000000000000000000000000000010>;
P_0x123fa9ed0 .param/l "PPN_BITS" 1 15 28, +C4<00000000000000000000000000001000>;
P_0x123fa9f10 .param/l "VPN_BITS" 1 15 27, +C4<00000000000000000000000000010100>;
L_0x123fc3be0 .functor BUFZ 1, L_0x123fc3990, C4<0>, C4<0>, C4<0>;
L_0x123fc3ed0 .functor BUFZ 18, L_0x123fc3c90, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x123fc41f0 .functor BUFZ 8, L_0x123fc3f40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x123fc4260 .functor AND 1, L_0x123fc2d90, L_0x123fc3be0, C4<1>, C4<1>;
L_0x123fc4430 .functor AND 1, L_0x123fc4260, L_0x123fc4310, C4<1>, C4<1>;
v0x123faa1c0_0 .net *"_ivl_14", 0 0, L_0x123fc3990;  1 drivers
v0x123faa270_0 .net *"_ivl_16", 3 0, L_0x123fc3a50;  1 drivers
L_0x118040640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123faa310_0 .net *"_ivl_19", 1 0, L_0x118040640;  1 drivers
v0x123faa3a0_0 .net *"_ivl_22", 17 0, L_0x123fc3c90;  1 drivers
v0x123faa430_0 .net *"_ivl_24", 3 0, L_0x123fc3d30;  1 drivers
L_0x118040688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123faa500_0 .net *"_ivl_27", 1 0, L_0x118040688;  1 drivers
v0x123faa5b0_0 .net *"_ivl_30", 7 0, L_0x123fc3f40;  1 drivers
v0x123faa660_0 .net *"_ivl_32", 3 0, L_0x123fc4000;  1 drivers
L_0x1180406d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123faa710_0 .net *"_ivl_35", 1 0, L_0x1180406d0;  1 drivers
v0x123faa820_0 .net *"_ivl_39", 0 0, L_0x123fc4260;  1 drivers
v0x123faa8c0_0 .net *"_ivl_40", 0 0, L_0x123fc4310;  1 drivers
L_0x118040718 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x123faa960_0 .net/2u *"_ivl_44", 11 0, L_0x118040718;  1 drivers
v0x123faaa10_0 .net *"_ivl_47", 11 0, L_0x123fc4560;  1 drivers
v0x123faaac0_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123faab50_0 .net "entry_ppn", 7 0, L_0x123fc41f0;  1 drivers
v0x123faac00_0 .net "entry_tag", 17 0, L_0x123fc3ed0;  1 drivers
v0x123faacb0_0 .net "entry_valid", 0 0, L_0x123fc3be0;  1 drivers
v0x123faae40_0 .var/i "i", 31 0;
v0x123faaed0_0 .net "lookup_hit", 0 0, L_0x123fc4430;  alias, 1 drivers
v0x123faaf60_0 .net "lookup_idx", 1 0, L_0x123fc34a0;  1 drivers
v0x123fab010_0 .net "lookup_pa", 31 0, L_0x123fc4700;  alias, 1 drivers
v0x123fab0c0_0 .net "lookup_tag", 17 0, L_0x123fc3580;  1 drivers
v0x123fab170_0 .net "lookup_va", 31 0, v0x123f9cbc0_0;  alias, 1 drivers
v0x123fab230_0 .net "lookup_valid", 0 0, L_0x123fc2d90;  alias, 1 drivers
v0x123fab2c0_0 .net "lookup_vpn", 19 0, L_0x123fc3400;  1 drivers
v0x123fab350 .array "ppn_array", 3 0, 7 0;
v0x123fab3e0_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123fab470 .array "tag_array", 3 0, 17 0;
v0x123fab500 .array "valid_array", 3 0, 0 0;
v0x123fab590_0 .net "write_en", 0 0, L_0x123fc2ee0;  alias, 1 drivers
v0x123fab620_0 .net "write_idx", 1 0, L_0x123fc36c0;  1 drivers
v0x123fab6b0_0 .net "write_pa", 31 0, v0x123f4a0e0_0;  alias, 1 drivers
v0x123fab760_0 .net "write_ppn", 7 0, L_0x123fc3870;  1 drivers
v0x123faad50_0 .net "write_tag", 17 0, L_0x123fc37d0;  1 drivers
v0x123fab9f0_0 .net "write_va", 31 0, v0x123f9cbc0_0;  alias, 1 drivers
v0x123fabac0_0 .net "write_vpn", 19 0, L_0x123fc3620;  1 drivers
L_0x123fc3400 .part v0x123f9cbc0_0, 12, 20;
L_0x123fc34a0 .part L_0x123fc3400, 0, 2;
L_0x123fc3580 .part L_0x123fc3400, 2, 18;
L_0x123fc3620 .part v0x123f9cbc0_0, 12, 20;
L_0x123fc36c0 .part L_0x123fc3620, 0, 2;
L_0x123fc37d0 .part L_0x123fc3620, 2, 18;
L_0x123fc3870 .part v0x123f4a0e0_0, 12, 8;
L_0x123fc3990 .array/port v0x123fab500, L_0x123fc3a50;
L_0x123fc3a50 .concat [ 2 2 0 0], L_0x123fc34a0, L_0x118040640;
L_0x123fc3c90 .array/port v0x123fab470, L_0x123fc3d30;
L_0x123fc3d30 .concat [ 2 2 0 0], L_0x123fc34a0, L_0x118040688;
L_0x123fc3f40 .array/port v0x123fab350, L_0x123fc4000;
L_0x123fc4000 .concat [ 2 2 0 0], L_0x123fc34a0, L_0x1180406d0;
L_0x123fc4310 .cmp/eq 18, L_0x123fc3ed0, L_0x123fc3580;
L_0x123fc4560 .part v0x123f9cbc0_0, 0, 12;
L_0x123fc4700 .concat [ 12 8 12 0], L_0x123fc4560, L_0x123fc41f0, L_0x118040718;
S_0x123fabc20 .scope module, "sb" "store_buffer" 21 152, 24 1 0, S_0x123fa3a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_op";
    .port_info 3 /INPUT 32 "store_addr";
    .port_info 4 /INPUT 32 "store_data";
    .port_info 5 /INPUT 4 "store_byte_en";
    .port_info 6 /INPUT 1 "lookup_valid";
    .port_info 7 /INPUT 32 "lookup_addr";
    .port_info 8 /OUTPUT 1 "lookup_hit";
    .port_info 9 /OUTPUT 32 "lookup_data";
    .port_info 10 /OUTPUT 4 "lookup_byte_en";
    .port_info 11 /INPUT 1 "mem_ready";
    .port_info 12 /OUTPUT 1 "mem_valid";
    .port_info 13 /OUTPUT 32 "mem_addr";
    .port_info 14 /OUTPUT 32 "mem_data";
    .port_info 15 /OUTPUT 4 "mem_byte_en";
    .port_info 16 /OUTPUT 1 "stall_pipeline";
    .port_info 17 /OUTPUT 1 "buffer_full";
v0x123fac0b0_0 .var "accepted", 0 0;
v0x123fac150 .array "buffer_addr", 0 3, 31 0;
v0x123fac250 .array "buffer_byte_en", 0 3, 3 0;
v0x123fac360 .array "buffer_data", 0 3, 31 0;
v0x123fac460_0 .var "buffer_full", 0 0;
v0x123fac540 .array "buffer_valid", 0 3, 0 0;
v0x123fac610_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123fac6a0_0 .var "drained", 0 0;
v0x123fac740_0 .var/i "i", 31 0;
v0x123fac870_0 .var/i "j", 31 0;
v0x123fac920_0 .net "lookup_addr", 31 0, v0x123f9cbc0_0;  alias, 1 drivers
v0x123fac9c0_0 .var "lookup_byte_en", 3 0;
v0x123faca70_0 .var "lookup_data", 31 0;
v0x123facb20_0 .var "lookup_hit", 0 0;
v0x123facbc0_0 .net "lookup_valid", 0 0, L_0x123fc9160;  1 drivers
v0x123facc60_0 .var "mem_addr", 31 0;
v0x123facd20_0 .var "mem_byte_en", 3 0;
v0x123faceb0_0 .var "mem_data", 31 0;
v0x123facf40_0 .net "mem_ready", 0 0, L_0x123fc5090;  alias, 1 drivers
v0x123facfd0_0 .var "mem_valid", 0 0;
v0x123fad060_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123fad0f0_0 .var "stall_pipeline", 0 0;
v0x123fad180_0 .net "store_addr", 31 0, L_0x123fc8ad0;  alias, 1 drivers
v0x123fad210_0 .net "store_byte_en", 3 0, L_0x123fc8800;  alias, 1 drivers
v0x123fad2a0_0 .net "store_data", 31 0, L_0x123fc8b40;  alias, 1 drivers
v0x123fad350_0 .net "store_op", 0 0, L_0x123fc8960;  alias, 1 drivers
v0x123fac540_0 .array/port v0x123fac540, 0;
v0x123fac540_1 .array/port v0x123fac540, 1;
v0x123fac540_2 .array/port v0x123fac540, 2;
E_0x123fabfd0/0 .event anyedge, v0x123facbc0_0, v0x123fac540_0, v0x123fac540_1, v0x123fac540_2;
v0x123fac540_3 .array/port v0x123fac540, 3;
v0x123fac150_0 .array/port v0x123fac150, 0;
v0x123fac150_1 .array/port v0x123fac150, 1;
v0x123fac150_2 .array/port v0x123fac150, 2;
E_0x123fabfd0/1 .event anyedge, v0x123fac540_3, v0x123fac150_0, v0x123fac150_1, v0x123fac150_2;
v0x123fac150_3 .array/port v0x123fac150, 3;
v0x123fac360_0 .array/port v0x123fac360, 0;
E_0x123fabfd0/2 .event anyedge, v0x123fac150_3, v0x123f9cbc0_0, v0x123facb20_0, v0x123fac360_0;
v0x123fac360_1 .array/port v0x123fac360, 1;
v0x123fac360_2 .array/port v0x123fac360, 2;
v0x123fac360_3 .array/port v0x123fac360, 3;
v0x123fac250_0 .array/port v0x123fac250, 0;
E_0x123fabfd0/3 .event anyedge, v0x123fac360_1, v0x123fac360_2, v0x123fac360_3, v0x123fac250_0;
v0x123fac250_1 .array/port v0x123fac250, 1;
v0x123fac250_2 .array/port v0x123fac250, 2;
v0x123fac250_3 .array/port v0x123fac250, 3;
E_0x123fabfd0/4 .event anyedge, v0x123fac250_1, v0x123fac250_2, v0x123fac250_3;
E_0x123fabfd0 .event/or E_0x123fabfd0/0, E_0x123fabfd0/1, E_0x123fabfd0/2, E_0x123fabfd0/3, E_0x123fabfd0/4;
S_0x123fb2aa0 .scope module, "register_table" "register_table" 4 461, 25 2 0, S_0x123f721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_rs1";
    .port_info 3 /INPUT 5 "register_rs2";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_rs1";
    .port_info 8 /OUTPUT 32 "data_register_rs2";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0x123fcd8a0 .functor BUFZ 32, L_0x123fcd6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fcdb10 .functor BUFZ 32, L_0x123fcd950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123fcdd80 .functor BUFZ 32, L_0x123fcdbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123fb2cb0_0 .net *"_ivl_0", 31 0, L_0x123fcd6e0;  1 drivers
v0x123fb2d50_0 .net *"_ivl_10", 6 0, L_0x123fcd9f0;  1 drivers
L_0x1180410f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fb2e00_0 .net *"_ivl_13", 1 0, L_0x1180410f0;  1 drivers
v0x123fb2ec0_0 .net *"_ivl_16", 31 0, L_0x123fcdbc0;  1 drivers
v0x123fb2f70_0 .net *"_ivl_18", 6 0, L_0x123fcdc60;  1 drivers
v0x123fb3060_0 .net *"_ivl_2", 6 0, L_0x123fcd780;  1 drivers
L_0x118041138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fb3110_0 .net *"_ivl_21", 1 0, L_0x118041138;  1 drivers
L_0x1180410a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123fb31c0_0 .net *"_ivl_5", 1 0, L_0x1180410a8;  1 drivers
v0x123fb3270_0 .net *"_ivl_8", 31 0, L_0x123fcd950;  1 drivers
v0x123fb3380_0 .net "clk", 0 0, v0x123fbaed0_0;  alias, 1 drivers
v0x123fb3410 .array "data_register", 31 0, 31 0;
v0x123fb34b0_0 .net "data_register_d_in", 31 0, v0x123fa3880_0;  alias, 1 drivers
v0x123fb3570_0 .net "data_register_d_out", 31 0, L_0x123fcdd80;  alias, 1 drivers
v0x123fb3600_0 .net "data_register_rs1", 31 0, L_0x123fcd8a0;  alias, 1 drivers
v0x123fb3690_0 .net "data_register_rs2", 31 0, L_0x123fcdb10;  alias, 1 drivers
v0x123fb3740_0 .var/i "i", 31 0;
v0x123fb37e0_0 .net "register_d", 4 0, v0x123fa3580_0;  alias, 1 drivers
v0x123fb3980_0 .net "register_rs1", 4 0, L_0x123fc0ad0;  alias, 1 drivers
v0x123fb3a20_0 .net "register_rs2", 4 0, L_0x123fc0b70;  alias, 1 drivers
v0x123fb3b40_0 .net "reset", 0 0, v0x123fbb080_0;  alias, 1 drivers
v0x123fb3bd0_0 .net "write_register_d", 0 0, v0x123fa3230_0;  alias, 1 drivers
L_0x123fcd6e0 .array/port v0x123fb3410, L_0x123fcd780;
L_0x123fcd780 .concat [ 5 2 0 0], L_0x123fc0ad0, L_0x1180410a8;
L_0x123fcd950 .array/port v0x123fb3410, L_0x123fcd9f0;
L_0x123fcd9f0 .concat [ 5 2 0 0], L_0x123fc0b70, L_0x1180410f0;
L_0x123fcdbc0 .array/port v0x123fb3410, L_0x123fcdc60;
L_0x123fcdc60 .concat [ 5 2 0 0], v0x123fa3580_0, L_0x118041138;
S_0x123f86c90 .scope module, "wb_register" "wb_register" 26 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "new_register_data_in";
    .port_info 3 /INPUT 1 "is_write_in";
    .port_info 4 /INPUT 4 "register_d_in";
    .port_info 5 /OUTPUT 32 "new_register_data_out";
    .port_info 6 /OUTPUT 1 "is_write_out";
    .port_info 7 /OUTPUT 4 "register_d_out";
o0x118011df0 .functor BUFZ 1, C4<z>; HiZ drive
v0x123fbb610_0 .net "clk", 0 0, o0x118011df0;  0 drivers
o0x118011e20 .functor BUFZ 1, C4<z>; HiZ drive
v0x123fbb6c0_0 .net "is_write_in", 0 0, o0x118011e20;  0 drivers
v0x123fbb760_0 .var "is_write_out", 0 0;
o0x118011e80 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123fbb810_0 .net "new_register_data_in", 31 0, o0x118011e80;  0 drivers
v0x123fbb8c0_0 .var "new_register_data_out", 31 0;
o0x118011ee0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x123fbb9b0_0 .net "register_d_in", 3 0, o0x118011ee0;  0 drivers
v0x123fbba60_0 .var "register_d_out", 3 0;
o0x118011f40 .functor BUFZ 1, C4<z>; HiZ drive
v0x123fbbb10_0 .net "reset", 0 0, o0x118011f40;  0 drivers
E_0x123fbb1a0 .event posedge, v0x123fbbb10_0, v0x123fbb610_0;
S_0x123f726f0 .scope module, "wb_stage" "wb_stage" 27 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_register_data";
    .port_info 1 /INPUT 1 "is_write";
    .port_info 2 /INPUT 4 "data_register_d";
o0x1180120f0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x123fbbc70_0 .net "data_register_d", 3 0, o0x1180120f0;  0 drivers
o0x118012120 .functor BUFZ 1, C4<z>; HiZ drive
v0x123fbbd10_0 .net "is_write", 0 0, o0x118012120;  0 drivers
o0x118012150 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123fbbdb0_0 .net "new_register_data", 31 0, o0x118012150;  0 drivers
    .scope S_0x123eeee50;
T_1 ;
    %wait E_0x123e0c140;
    %load/vec4 v0x123e4e9c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e5d500_0, 0, 1;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x123e4ec40_0;
    %load/vec4 v0x123f36b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x123e5d500_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x123f36b70_0;
    %load/vec4 v0x123e4ec40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x123e5d500_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x123f36b70_0;
    %load/vec4 v0x123e4ec40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x123e5d500_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x123f9f320;
T_2 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x123f9f650_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x123f9f320;
T_3 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123f9fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x123f9f650_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x123f9f8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x123f9f9a0_0;
    %assign/vec4 v0x123f9f650_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x123f9fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x123f9f650_0;
    %assign/vec4 v0x123f9f650_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x123f9f6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x123f9f650_0;
    %pad/u 34;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x123f9f780_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %assign/vec4 v0x123f9f650_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x123f9fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x123f9fae0_0;
    %assign/vec4 v0x123f9f650_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x123f9fb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x123f9f650_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x123f9f650_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x123f9f650_0, 0;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x123e6de70;
T_4 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123e46970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123e10050_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x123e10050_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x123e10050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e2bea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x123e10050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e468d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x123e10050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e2bf30, 0, 4;
    %load/vec4 v0x123e10050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123e10050_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x123e2bfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x123e6bc70_0;
    %load/vec4 v0x123e2c050_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e2bea0, 0, 4;
    %load/vec4 v0x123e6b9e0_0;
    %load/vec4 v0x123e2c050_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e468d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x123e2c050_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e2bf30, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123f38b00;
T_5 ;
    %wait E_0x123e391d0;
    %load/vec4 v0x123e90090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x123e8ff70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123e23430, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x123e23210_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x123e8ff70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123e23430, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x123e23210_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x123e8ff70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123e23430, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x123e23210_0, 0, 32;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x123e8ff70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123e23430, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x123e23210_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x123f38b00;
T_6 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123e71bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e71cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e84590_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e26630, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e26630, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e26630, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e26630, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x123e71cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x123e30400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e71cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e84590_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x123e846b0_0, 0;
T_6.5 ;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x123e84590_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_6.7, 4;
    %load/vec4 v0x123e30640_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x123e846b0_0, 4, 5;
T_6.7 ;
    %load/vec4 v0x123e84590_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x123e30640_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x123e846b0_0, 4, 5;
T_6.9 ;
    %load/vec4 v0x123e84590_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_6.11, 4;
    %load/vec4 v0x123e30640_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x123e846b0_0, 4, 5;
T_6.11 ;
    %load/vec4 v0x123e84590_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_6.13, 4;
    %load/vec4 v0x123e30640_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x123e846b0_0, 4, 5;
T_6.13 ;
    %load/vec4 v0x123e84590_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_6.15, 4;
    %load/vec4 v0x123e846b0_0;
    %load/vec4 v0x123e8ff70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e23430, 0, 4;
    %load/vec4 v0x123e90000_0;
    %load/vec4 v0x123e8ff70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e71df0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x123e8ff70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e26630, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e71cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e84590_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x123e84590_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x123e84590_0, 0;
T_6.16 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x123f38b00;
T_7 ;
    %wait E_0x123e41800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e84470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123e305b0_0, 0, 32;
    %load/vec4 v0x123e71cd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x123e84590_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_7.4, 5;
    %load/vec4 v0x123e84590_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e84470_0, 0, 1;
    %load/vec4 v0x123e30520_0;
    %load/vec4 v0x123e84590_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x123e305b0_0, 0, 32;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x123f9eaf0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123f9f090_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x123f9f090_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x123f9f090_0;
    %store/vec4a v0x123f9f140, 4, 0;
    %load/vec4 v0x123f9f090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123f9f090_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x123f9eff0_0, 0, 32;
    %pushi/vec4 10485907, 0, 32;
    %load/vec4 v0x123f9eff0_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 104866339, 0, 32;
    %load/vec4 v0x123f9eff0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 104866051, 0, 32;
    %load/vec4 v0x123f9eff0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 109060483, 0, 32;
    %load/vec4 v0x123f9eff0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 3211827, 0, 32;
    %load/vec4 v0x123f9eff0_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 111, 0, 32;
    %load/vec4 v0x123f9eff0_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x123f9f140, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x123f686e0;
T_9 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123f48510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123f48480_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x123f34d10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x123f79690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x123f34d10_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x123f35040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x123f48480_0;
    %assign/vec4 v0x123f48480_0, 0;
    %load/vec4 v0x123f34d10_0;
    %assign/vec4 v0x123f34d10_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x123f34da0_0;
    %assign/vec4 v0x123f48480_0, 0;
    %load/vec4 v0x123f350d0_0;
    %assign/vec4 v0x123f34d10_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x123f680e0;
T_10 ;
    %wait E_0x123f3d100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123ec5990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x123e9c350_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e9c3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f34830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f87950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f84080_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x123f85390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f878c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f897a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x123f89830_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f884c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f848f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f85420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f84110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f88430_0, 0, 1;
    %load/vec4 v0x123f84860_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f848f0_0, 0, 1;
    %jmp T_10.11;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123ec5990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f34830_0, 0, 1;
    %load/vec4 v0x123f89070_0;
    %load/vec4 v0x123f88fe0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f848f0_0, 0, 1;
    %jmp T_10.18;
T_10.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x123e9c350_0, 0, 4;
    %jmp T_10.18;
T_10.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x123e9c350_0, 0, 4;
    %jmp T_10.18;
T_10.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x123e9c350_0, 0, 4;
    %jmp T_10.18;
T_10.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x123e9c350_0, 0, 4;
    %jmp T_10.18;
T_10.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x123e9c350_0, 0, 4;
    %jmp T_10.18;
T_10.18 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123ec5990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e9c3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f34830_0, 0, 1;
    %load/vec4 v0x123f88fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f848f0_0, 0, 1;
    %jmp T_10.23;
T_10.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x123e9c350_0, 0, 4;
    %jmp T_10.23;
T_10.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x123e9c350_0, 0, 4;
    %jmp T_10.23;
T_10.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x123e9c350_0, 0, 4;
    %jmp T_10.23;
T_10.23 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f87950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f34830_0, 0, 1;
    %load/vec4 v0x123f88fe0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f848f0_0, 0, 1;
    %jmp T_10.28;
T_10.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x123f85390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f878c0_0, 0, 1;
    %jmp T_10.28;
T_10.25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x123f85390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f878c0_0, 0, 1;
    %jmp T_10.28;
T_10.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x123f85390_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f878c0_0, 0, 1;
    %jmp T_10.28;
T_10.28 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f84080_0, 0, 1;
    %load/vec4 v0x123f88fe0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f848f0_0, 0, 1;
    %jmp T_10.32;
T_10.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x123f85390_0, 0, 2;
    %jmp T_10.32;
T_10.30 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x123f85390_0, 0, 2;
    %jmp T_10.32;
T_10.32 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f897a0_0, 0, 1;
    %load/vec4 v0x123f88fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.36, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f848f0_0, 0, 1;
    %jmp T_10.38;
T_10.33 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x123f89830_0, 0, 4;
    %jmp T_10.38;
T_10.34 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x123f89830_0, 0, 4;
    %jmp T_10.38;
T_10.35 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x123f89830_0, 0, 4;
    %jmp T_10.38;
T_10.36 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x123f89830_0, 0, 4;
    %jmp T_10.38;
T_10.38 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f884c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f34830_0, 0, 1;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f884c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f34830_0, 0, 1;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f34830_0, 0, 1;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f34830_0, 0, 1;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x123f88fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.41, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f848f0_0, 0, 1;
    %jmp T_10.43;
T_10.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f34830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f85420_0, 0, 1;
    %jmp T_10.43;
T_10.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f84110_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x123e9c350_0, 0, 4;
    %jmp T_10.43;
T_10.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f88430_0, 0, 1;
    %jmp T_10.43;
T_10.43 ;
    %pop/vec4 1;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x123f683d0;
T_11 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123f901d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123f2f880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123f2f910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123f1f860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123e20aa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123f5fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f5fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f90140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f58b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f2e760_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x123f4b9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f58ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f30310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123f303a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f86540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f33cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123f33d60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x123f33570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x123f33600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x123f32480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f4ba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f2e7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f864b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123f32510_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x123f3d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123f5fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f5fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f90140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f58b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f2e760_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x123f4b9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f58ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f30310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123f303a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f86540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f33cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f4ba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f2e7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f864b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x123f37b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x123f2f880_0;
    %assign/vec4 v0x123f2f880_0, 0;
    %load/vec4 v0x123f2f910_0;
    %assign/vec4 v0x123f2f910_0, 0;
    %load/vec4 v0x123f1f860_0;
    %assign/vec4 v0x123f1f860_0, 0;
    %load/vec4 v0x123e20aa0_0;
    %assign/vec4 v0x123e20aa0_0, 0;
    %load/vec4 v0x123f5fa80_0;
    %assign/vec4 v0x123f5fa80_0, 0;
    %load/vec4 v0x123f5fb10_0;
    %assign/vec4 v0x123f5fb10_0, 0;
    %load/vec4 v0x123f90140_0;
    %assign/vec4 v0x123f90140_0, 0;
    %load/vec4 v0x123f58b70_0;
    %assign/vec4 v0x123f58b70_0, 0;
    %load/vec4 v0x123f2e760_0;
    %assign/vec4 v0x123f2e760_0, 0;
    %load/vec4 v0x123f4b9d0_0;
    %assign/vec4 v0x123f4b9d0_0, 0;
    %load/vec4 v0x123f58ae0_0;
    %assign/vec4 v0x123f58ae0_0, 0;
    %load/vec4 v0x123f30310_0;
    %assign/vec4 v0x123f30310_0, 0;
    %load/vec4 v0x123f303a0_0;
    %assign/vec4 v0x123f303a0_0, 0;
    %load/vec4 v0x123f86540_0;
    %assign/vec4 v0x123f86540_0, 0;
    %load/vec4 v0x123f33cd0_0;
    %assign/vec4 v0x123f33cd0_0, 0;
    %load/vec4 v0x123f33570_0;
    %assign/vec4 v0x123f33570_0, 0;
    %load/vec4 v0x123f33600_0;
    %assign/vec4 v0x123f33600_0, 0;
    %load/vec4 v0x123f32480_0;
    %assign/vec4 v0x123f32480_0, 0;
    %load/vec4 v0x123f33d60_0;
    %assign/vec4 v0x123f33d60_0, 0;
    %load/vec4 v0x123f4ba60_0;
    %assign/vec4 v0x123f4ba60_0, 0;
    %load/vec4 v0x123f2e7f0_0;
    %assign/vec4 v0x123f2e7f0_0, 0;
    %load/vec4 v0x123f864b0_0;
    %assign/vec4 v0x123f864b0_0, 0;
    %load/vec4 v0x123f32510_0;
    %assign/vec4 v0x123f32510_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x123f462a0_0;
    %assign/vec4 v0x123f2f880_0, 0;
    %load/vec4 v0x123f86880_0;
    %assign/vec4 v0x123f2f910_0, 0;
    %load/vec4 v0x123f86910_0;
    %assign/vec4 v0x123f1f860_0, 0;
    %load/vec4 v0x123f2ee40_0;
    %assign/vec4 v0x123e20aa0_0, 0;
    %load/vec4 v0x123f63d70_0;
    %assign/vec4 v0x123f33570_0, 0;
    %load/vec4 v0x123f763c0_0;
    %assign/vec4 v0x123f5fa80_0, 0;
    %load/vec4 v0x123f76450_0;
    %assign/vec4 v0x123f5fb10_0, 0;
    %load/vec4 v0x123f5f140_0;
    %assign/vec4 v0x123f90140_0, 0;
    %load/vec4 v0x123f78500_0;
    %assign/vec4 v0x123f58b70_0, 0;
    %load/vec4 v0x123f37bf0_0;
    %assign/vec4 v0x123f2e760_0, 0;
    %load/vec4 v0x123f78590_0;
    %assign/vec4 v0x123f4b9d0_0, 0;
    %load/vec4 v0x123f32930_0;
    %assign/vec4 v0x123f58ae0_0, 0;
    %load/vec4 v0x123f362e0_0;
    %assign/vec4 v0x123f30310_0, 0;
    %load/vec4 v0x123f36370_0;
    %assign/vec4 v0x123f303a0_0, 0;
    %load/vec4 v0x123f328a0_0;
    %assign/vec4 v0x123f86540_0, 0;
    %load/vec4 v0x123f84d20_0;
    %assign/vec4 v0x123f33cd0_0, 0;
    %load/vec4 v0x123f63170_0;
    %assign/vec4 v0x123f33600_0, 0;
    %load/vec4 v0x123f63200_0;
    %assign/vec4 v0x123f32480_0, 0;
    %load/vec4 v0x123f63ce0_0;
    %assign/vec4 v0x123f33d60_0, 0;
    %load/vec4 v0x123f84c90_0;
    %assign/vec4 v0x123f4ba60_0, 0;
    %load/vec4 v0x123f5f0b0_0;
    %assign/vec4 v0x123f2e7f0_0, 0;
    %load/vec4 v0x123f2eed0_0;
    %assign/vec4 v0x123f864b0_0, 0;
    %load/vec4 v0x123f3d6e0_0;
    %assign/vec4 v0x123f32510_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x123f63430;
T_12 ;
    %wait E_0x123ee8c70;
    %load/vec4 v0x123ec8bc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123f3e670_0, 0, 32;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0x123f36940_0;
    %load/vec4 v0x123f3ee10_0;
    %add;
    %store/vec4 v0x123f3e670_0, 0, 32;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0x123f36940_0;
    %load/vec4 v0x123f3ee10_0;
    %sub;
    %store/vec4 v0x123f3e670_0, 0, 32;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x123f36940_0;
    %load/vec4 v0x123f3ee10_0;
    %and;
    %store/vec4 v0x123f3e670_0, 0, 32;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0x123f36940_0;
    %load/vec4 v0x123f3ee10_0;
    %or;
    %store/vec4 v0x123f3e670_0, 0, 32;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x123f36940_0;
    %load/vec4 v0x123f3ee10_0;
    %mul;
    %store/vec4 v0x123f3e670_0, 0, 32;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x123f36940_0;
    %store/vec4 v0x123f3e670_0, 0, 32;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x123f7e5a0;
T_13 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123ee8f00_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x123f9de90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f5dca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f8ae90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f4b2e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x123e86230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e9dc50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123f9cbc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x123ef1100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123f4a0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123e7aee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f8ad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f374f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123f6f920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123f729c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x123f3d070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.3, 8;
    %load/vec4 v0x123f5dca0_0;
    %assign/vec4 v0x123f5dca0_0, 0;
    %load/vec4 v0x123f8ae90_0;
    %assign/vec4 v0x123f8ae90_0, 0;
    %load/vec4 v0x123f4b2e0_0;
    %assign/vec4 v0x123f4b2e0_0, 0;
    %load/vec4 v0x123e86230_0;
    %assign/vec4 v0x123e86230_0, 0;
    %load/vec4 v0x123e9dc50_0;
    %assign/vec4 v0x123e9dc50_0, 0;
    %load/vec4 v0x123f9cbc0_0;
    %assign/vec4 v0x123f9cbc0_0, 0;
    %load/vec4 v0x123ef1100_0;
    %assign/vec4 v0x123ef1100_0, 0;
    %load/vec4 v0x123f4a0e0_0;
    %assign/vec4 v0x123f4a0e0_0, 0;
    %load/vec4 v0x123e7aee0_0;
    %assign/vec4 v0x123e7aee0_0, 0;
    %load/vec4 v0x123f8ad80_0;
    %assign/vec4 v0x123f8ad80_0, 0;
    %load/vec4 v0x123f374f0_0;
    %assign/vec4 v0x123f374f0_0, 0;
    %load/vec4 v0x123f6f920_0;
    %assign/vec4 v0x123f6f920_0, 0;
    %load/vec4 v0x123f729c0_0;
    %assign/vec4 v0x123f729c0_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x123f4b3c0_0;
    %assign/vec4 v0x123f5dca0_0, 0;
    %load/vec4 v0x123f6fa00_0;
    %assign/vec4 v0x123f8ae90_0, 0;
    %load/vec4 v0x123f3ce50_0;
    %assign/vec4 v0x123f4b2e0_0, 0;
    %load/vec4 v0x123e91980_0;
    %assign/vec4 v0x123e86230_0, 0;
    %load/vec4 v0x123f5dd80_0;
    %assign/vec4 v0x123e9dc50_0, 0;
    %load/vec4 v0x123e1c9f0_0;
    %assign/vec4 v0x123f9cbc0_0, 0;
    %load/vec4 v0x123e15090_0;
    %assign/vec4 v0x123ef1100_0, 0;
    %load/vec4 v0x123f4a2e0_0;
    %assign/vec4 v0x123f4a0e0_0, 0;
    %load/vec4 v0x123f3cd70_0;
    %assign/vec4 v0x123e7aee0_0, 0;
    %load/vec4 v0x123f93e60_0;
    %assign/vec4 v0x123f8ad80_0, 0;
    %load/vec4 v0x123f47570_0;
    %assign/vec4 v0x123f374f0_0, 0;
    %load/vec4 v0x123f93f60_0;
    %assign/vec4 v0x123f6f920_0, 0;
    %load/vec4 v0x123f8d870_0;
    %assign/vec4 v0x123f729c0_0, 0;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x123fa1970;
T_14 ;
    %wait E_0x123fa1c20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123fa20e0_0, 0, 1;
    %load/vec4 v0x123fa1cb0_0;
    %flag_set/vec4 10;
    %jmp/1 T_14.4, 10;
    %load/vec4 v0x123fa1d40_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_14.4;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v0x123fa1dd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x123fa1dd0_0;
    %load/vec4 v0x123fa1e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_14.5, 4;
    %load/vec4 v0x123fa1dd0_0;
    %load/vec4 v0x123fa1ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.5;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123fa20e0_0, 0, 1;
T_14.0 ;
    %load/vec4 v0x123fa1fc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.9, 10;
    %load/vec4 v0x123fa2050_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.8, 9;
    %load/vec4 v0x123fa2050_0;
    %load/vec4 v0x123fa1e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_14.10, 4;
    %load/vec4 v0x123fa2050_0;
    %load/vec4 v0x123fa1ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.10;
    %and;
T_14.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123fa20e0_0, 0, 1;
T_14.6 ;
    %load/vec4 v0x123fa2170_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.14, 10;
    %load/vec4 v0x123fa2280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.13, 9;
    %load/vec4 v0x123fa2280_0;
    %load/vec4 v0x123fa1e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_14.15, 4;
    %load/vec4 v0x123fa2280_0;
    %load/vec4 v0x123fa1ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.15;
    %and;
T_14.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123fa20e0_0, 0, 1;
T_14.11 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x123fa9c70;
T_15 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123fab3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123faae40_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x123faae40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x123faae40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fab470, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x123faae40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fab350, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x123faae40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fab500, 0, 4;
    %load/vec4 v0x123faae40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123faae40_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x123fab590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x123faad50_0;
    %load/vec4 v0x123fab620_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fab470, 0, 4;
    %load/vec4 v0x123fab760_0;
    %load/vec4 v0x123fab620_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fab350, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x123fab620_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fab500, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x123fa4bf0;
T_16 ;
    %wait E_0x123fa52f0;
    %load/vec4 v0x123fa7620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x123fa7fa0_0, 0, 32;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v0x123fa7500_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123fa7c00, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x123fa7fa0_0, 0, 32;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v0x123fa7500_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123fa7c00, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x123fa7fa0_0, 0, 32;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x123fa7500_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123fa7c00, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x123fa7fa0_0, 0, 32;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x123fa7500_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123fa7c00, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x123fa7fa0_0, 0, 32;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x123fa4bf0;
T_17 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123fa8d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x123fa9710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123fa8860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fa8980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fa8a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123fa7320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123fa8b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123fa73d0_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x123fa8aa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x123fa88f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x123fa8bc0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x123fa8c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa99a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa99a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa99a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa99a0, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x123fa9710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x123fa9710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123fa8860_0, 0;
    %jmp T_17.5;
T_17.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123fa8860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fa8980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fa8a10_0, 0;
    %load/vec4 v0x123fa8fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.8, 9;
    %load/vec4 v0x123fa9310_0;
    %and;
T_17.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x123fa9660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %jmp T_17.13;
T_17.9 ;
    %load/vec4 v0x123fa93b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123fa7c00, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v0x123fa8f10_0;
    %load/vec4 v0x123fa8e60_0;
    %store/vec4 v0x123fa5980_0, 0, 4;
    %store/vec4 v0x123fa5ae0_0, 0, 32;
    %store/vec4 v0x123fa5b70_0, 0, 32;
    %callf/vec4 TD_vm_tb.uut.mem_stage_inst.dcache.merge_word, S_0x123fa57c0;
    %load/vec4 v0x123fa93b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa7c00, 0, 4;
    %jmp T_17.13;
T_17.10 ;
    %load/vec4 v0x123fa93b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123fa7c00, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0x123fa8f10_0;
    %load/vec4 v0x123fa8e60_0;
    %store/vec4 v0x123fa5980_0, 0, 4;
    %store/vec4 v0x123fa5ae0_0, 0, 32;
    %store/vec4 v0x123fa5b70_0, 0, 32;
    %callf/vec4 TD_vm_tb.uut.mem_stage_inst.dcache.merge_word, S_0x123fa57c0;
    %load/vec4 v0x123fa93b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa7c00, 4, 5;
    %jmp T_17.13;
T_17.11 ;
    %load/vec4 v0x123fa93b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123fa7c00, 4;
    %parti/s 32, 64, 8;
    %load/vec4 v0x123fa8f10_0;
    %load/vec4 v0x123fa8e60_0;
    %store/vec4 v0x123fa5980_0, 0, 4;
    %store/vec4 v0x123fa5ae0_0, 0, 32;
    %store/vec4 v0x123fa5b70_0, 0, 32;
    %callf/vec4 TD_vm_tb.uut.mem_stage_inst.dcache.merge_word, S_0x123fa57c0;
    %load/vec4 v0x123fa93b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa7c00, 4, 5;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x123fa93b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x123fa7c00, 4;
    %parti/s 32, 96, 8;
    %load/vec4 v0x123fa8f10_0;
    %load/vec4 v0x123fa8e60_0;
    %store/vec4 v0x123fa5980_0, 0, 4;
    %store/vec4 v0x123fa5ae0_0, 0, 32;
    %store/vec4 v0x123fa5b70_0, 0, 32;
    %callf/vec4 TD_vm_tb.uut.mem_stage_inst.dcache.merge_word, S_0x123fa57c0;
    %load/vec4 v0x123fa93b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa7c00, 4, 5;
    %jmp T_17.13;
T_17.13 ;
    %pop/vec4 1;
T_17.6 ;
    %load/vec4 v0x123fa8050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.16, 9;
    %load/vec4 v0x123fa7d00_0;
    %nor/r;
    %and;
T_17.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123fa8980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fa8a10_0, 0;
    %load/vec4 v0x123fa7760_0;
    %assign/vec4 v0x123fa7320_0, 0;
    %load/vec4 v0x123fa7590_0;
    %assign/vec4 v0x123fa8aa0_0, 0;
    %load/vec4 v0x123fa7500_0;
    %assign/vec4 v0x123fa88f0_0, 0;
    %load/vec4 v0x123fa7620_0;
    %assign/vec4 v0x123fa8bc0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x123fa8c70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x123fa9710_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %load/vec4 v0x123fa9860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.19, 9;
    %load/vec4 v0x123fa7d00_0;
    %nor/r;
    %and;
T_17.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fa8980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123fa8a10_0, 0;
    %load/vec4 v0x123fa7760_0;
    %assign/vec4 v0x123fa7320_0, 0;
    %load/vec4 v0x123fa7ab0_0;
    %assign/vec4 v0x123fa8b30_0, 0;
    %load/vec4 v0x123fa7810_0;
    %assign/vec4 v0x123fa73d0_0, 0;
    %load/vec4 v0x123fa7590_0;
    %assign/vec4 v0x123fa8aa0_0, 0;
    %load/vec4 v0x123fa7500_0;
    %assign/vec4 v0x123fa88f0_0, 0;
    %load/vec4 v0x123fa7620_0;
    %assign/vec4 v0x123fa8bc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x123fa9710_0, 0;
    %jmp T_17.18;
T_17.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x123fa9710_0, 0;
T_17.18 ;
T_17.15 ;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x123fa8980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %load/vec4 v0x123fa8860_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_17.22, 4;
    %load/vec4 v0x123fa8360_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x123fa8c70_0, 4, 5;
T_17.22 ;
    %load/vec4 v0x123fa8860_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_17.24, 4;
    %load/vec4 v0x123fa8360_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x123fa8c70_0, 4, 5;
T_17.24 ;
    %load/vec4 v0x123fa8860_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_17.26, 4;
    %load/vec4 v0x123fa8360_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x123fa8c70_0, 4, 5;
T_17.26 ;
    %load/vec4 v0x123fa8860_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_17.28, 4;
    %load/vec4 v0x123fa8360_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x123fa8c70_0, 4, 5;
T_17.28 ;
T_17.20 ;
    %load/vec4 v0x123fa8860_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_17.30, 4;
    %load/vec4 v0x123fa8980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %load/vec4 v0x123fa8c70_0;
    %load/vec4 v0x123fa88f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa7c00, 0, 4;
    %load/vec4 v0x123fa8aa0_0;
    %load/vec4 v0x123fa88f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa9900, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x123fa88f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa99a0, 0, 4;
T_17.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x123fa9710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123fa8860_0, 0;
    %jmp T_17.31;
T_17.30 ;
    %load/vec4 v0x123fa8860_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x123fa8860_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x123fa9710_0, 0;
T_17.31 ;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x123fa4bf0;
T_18 ;
    %wait E_0x123fa52b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123fa8480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123fa87d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123fa81b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123fa8680_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x123fa82d0_0, 0, 4;
    %load/vec4 v0x123fa9710_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x123fa8980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x123fa8860_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.6, 5;
    %load/vec4 v0x123fa8860_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123fa8480_0, 0, 1;
    %load/vec4 v0x123fa7da0_0;
    %load/vec4 v0x123fa8860_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x123fa81b0_0, 0, 32;
T_18.4 ;
T_18.2 ;
    %load/vec4 v0x123fa8a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %load/vec4 v0x123fa8860_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_18.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123fa87d0_0, 0, 1;
    %load/vec4 v0x123fa7320_0;
    %store/vec4 v0x123fa81b0_0, 0, 32;
    %load/vec4 v0x123fa8b30_0;
    %store/vec4 v0x123fa8680_0, 0, 32;
    %load/vec4 v0x123fa73d0_0;
    %store/vec4 v0x123fa82d0_0, 0, 4;
T_18.9 ;
T_18.7 ;
T_18.0 ;
    %load/vec4 v0x123fa8fc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.14, 10;
    %load/vec4 v0x123fa8480_0;
    %nor/r;
    %and;
T_18.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.13, 9;
    %load/vec4 v0x123fa8a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.15, 9;
    %load/vec4 v0x123fa8860_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.15;
    %nor/r;
    %and;
T_18.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123fa87d0_0, 0, 1;
    %load/vec4 v0x123fa8db0_0;
    %store/vec4 v0x123fa81b0_0, 0, 32;
    %load/vec4 v0x123fa8f10_0;
    %store/vec4 v0x123fa8680_0, 0, 32;
    %load/vec4 v0x123fa8e60_0;
    %store/vec4 v0x123fa82d0_0, 0, 4;
T_18.11 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x123fabc20;
T_19 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123fad060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123facfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123facc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123faceb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123facd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fac460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fad0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123fac740_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x123fac740_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x123fac740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fac540, 0, 4;
    %load/vec4 v0x123fac740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123fac740_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x123fac540, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x123fac540, 4;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x123fac540, 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x123fac540, 4;
    %and;
    %assign/vec4 v0x123fac460_0, 0;
    %load/vec4 v0x123fad350_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_19.4, 8;
    %load/vec4 v0x123fac460_0;
    %and;
T_19.4;
    %assign/vec4 v0x123fad0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123fac0b0_0, 0, 1;
    %load/vec4 v0x123fad350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.7, 9;
    %load/vec4 v0x123fac460_0;
    %nor/r;
    %and;
T_19.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123fac740_0, 0, 32;
T_19.8 ;
    %load/vec4 v0x123fac740_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.9, 5;
    %ix/getv/s 4, v0x123fac740_0;
    %load/vec4a v0x123fac540, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.12, 9;
    %load/vec4 v0x123fac0b0_0;
    %nor/r;
    %and;
T_19.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x123fad180_0;
    %ix/getv/s 3, v0x123fac740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fac150, 0, 4;
    %load/vec4 v0x123fad2a0_0;
    %ix/getv/s 3, v0x123fac740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fac360, 0, 4;
    %load/vec4 v0x123fad210_0;
    %ix/getv/s 3, v0x123fac740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fac250, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x123fac740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fac540, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123fac0b0_0, 0, 1;
T_19.10 ;
    %load/vec4 v0x123fac740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123fac740_0, 0, 32;
    %jmp T_19.8;
T_19.9 ;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123facfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123fac6a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123fac740_0, 0, 32;
T_19.13 ;
    %load/vec4 v0x123fac740_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.14, 5;
    %ix/getv/s 4, v0x123fac740_0;
    %load/vec4a v0x123fac540, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.17, 9;
    %load/vec4 v0x123fac6a0_0;
    %nor/r;
    %and;
T_19.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123facfd0_0, 0;
    %ix/getv/s 4, v0x123fac740_0;
    %load/vec4a v0x123fac150, 4;
    %assign/vec4 v0x123facc60_0, 0;
    %ix/getv/s 4, v0x123fac740_0;
    %load/vec4a v0x123fac360, 4;
    %assign/vec4 v0x123faceb0_0, 0;
    %ix/getv/s 4, v0x123fac740_0;
    %load/vec4a v0x123fac250, 4;
    %assign/vec4 v0x123facd20_0, 0;
    %load/vec4 v0x123facf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.18, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x123fac740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fac540, 0, 4;
T_19.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123fac6a0_0, 0, 1;
T_19.15 ;
    %load/vec4 v0x123fac740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123fac740_0, 0, 32;
    %jmp T_19.13;
T_19.14 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x123fabc20;
T_20 ;
    %wait E_0x123fabfd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123facb20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123faca70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x123fac9c0_0, 0, 4;
    %load/vec4 v0x123facbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123fac870_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x123fac870_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_20.3, 5;
    %ix/getv/s 4, v0x123fac870_0;
    %load/vec4a v0x123fac540, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.7, 10;
    %ix/getv/s 4, v0x123fac870_0;
    %load/vec4a v0x123fac150, 4;
    %parti/s 30, 2, 3;
    %load/vec4 v0x123fac920_0;
    %parti/s 30, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.6, 9;
    %load/vec4 v0x123facb20_0;
    %nor/r;
    %and;
T_20.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123facb20_0, 0, 1;
    %ix/getv/s 4, v0x123fac870_0;
    %load/vec4a v0x123fac360, 4;
    %store/vec4 v0x123faca70_0, 0, 32;
    %ix/getv/s 4, v0x123fac870_0;
    %load/vec4a v0x123fac250, 4;
    %store/vec4 v0x123fac9c0_0, 0, 4;
T_20.4 ;
    %load/vec4 v0x123fac870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123fac870_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x123fa3f70;
T_21 ;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123fa4740, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123fa4740, 4, 0;
    %pushi/vec4 153, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123fa4740, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x123fa3f70;
T_22 ;
    %wait E_0x123fa4230;
    %load/vec4 v0x123fa4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x123fa4510_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x123fa4740, 4;
    %store/vec4 v0x123fa49a0_0, 0, 32;
    %load/vec4 v0x123fa4600_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x123fa47e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123fa49a0_0, 4, 8;
T_22.2 ;
    %load/vec4 v0x123fa4600_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x123fa47e0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123fa49a0_0, 4, 8;
T_22.4 ;
    %load/vec4 v0x123fa4600_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x123fa47e0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123fa49a0_0, 4, 8;
T_22.6 ;
    %load/vec4 v0x123fa4600_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x123fa47e0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123fa49a0_0, 4, 8;
T_22.8 ;
    %load/vec4 v0x123fa49a0_0;
    %load/vec4 v0x123fa4510_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fa4740, 0, 4;
    %vpi_call 22 40 "$display", "[MEM] STORE: Addr=0x%h (Index %d) Val=0x%h", v0x123fa4510_0, &PV<v0x123fa4510_0, 2, 12>, v0x123fa49a0_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x123fa2d50;
T_23 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123fa3650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123fa3880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x123fa3580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fa3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fa3460_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x123fa32c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123fa3880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x123fa3580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fa3230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fa3460_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x123fa3760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x123fa3880_0;
    %assign/vec4 v0x123fa3880_0, 0;
    %load/vec4 v0x123fa3580_0;
    %assign/vec4 v0x123fa3580_0, 0;
    %load/vec4 v0x123fa3230_0;
    %assign/vec4 v0x123fa3230_0, 0;
    %load/vec4 v0x123fa3460_0;
    %assign/vec4 v0x123fa3460_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x123fa37f0_0;
    %assign/vec4 v0x123fa3880_0, 0;
    %load/vec4 v0x123fa34f0_0;
    %assign/vec4 v0x123fa3580_0, 0;
    %load/vec4 v0x123fa31a0_0;
    %assign/vec4 v0x123fa3230_0, 0;
    %load/vec4 v0x123fa3350_0;
    %assign/vec4 v0x123fa3460_0, 0;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x123fa2420;
T_24 ;
    %wait E_0x123fa2650;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x123fa2870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x123fa2920_0, 0, 2;
    %load/vec4 v0x123fa27d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.3, 10;
    %load/vec4 v0x123fa26e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0x123fa26e0_0;
    %load/vec4 v0x123fa29c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x123fa2870_0, 0, 2;
T_24.0 ;
    %load/vec4 v0x123fa27d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.7, 10;
    %load/vec4 v0x123fa26e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v0x123fa26e0_0;
    %load/vec4 v0x123fa2aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x123fa2920_0, 0, 2;
T_24.4 ;
    %load/vec4 v0x123fa2c00_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_24.12, 11;
    %load/vec4 v0x123fa2b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.11, 10;
    %load/vec4 v0x123fa2b50_0;
    %load/vec4 v0x123fa29c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.10, 9;
    %load/vec4 v0x123fa2870_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x123fa2870_0, 0, 2;
T_24.8 ;
    %load/vec4 v0x123fa2c00_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_24.17, 11;
    %load/vec4 v0x123fa2b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.16, 10;
    %load/vec4 v0x123fa2b50_0;
    %load/vec4 v0x123fa2aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.15, 9;
    %load/vec4 v0x123fa2920_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x123fa2920_0, 0, 2;
T_24.13 ;
    %load/vec4 v0x123fa2c00_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_24.22, 11;
    %load/vec4 v0x123fa2b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.21, 10;
    %load/vec4 v0x123fa2b50_0;
    %load/vec4 v0x123fa29c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.20, 9;
    %load/vec4 v0x123fa2870_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x123fa2870_0, 0, 2;
T_24.18 ;
    %load/vec4 v0x123fa2c00_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_24.27, 11;
    %load/vec4 v0x123fa2b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.26, 10;
    %load/vec4 v0x123fa2b50_0;
    %load/vec4 v0x123fa2aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.25, 9;
    %load/vec4 v0x123fa2920_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.23, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x123fa2920_0, 0, 2;
T_24.23 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x123fb2aa0;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123fb3740_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x123fb3740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x123fb3740_0;
    %store/vec4a v0x123fb3410, 4, 0;
    %load/vec4 v0x123fb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123fb3740_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_0x123fb2aa0;
T_26 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123fb3b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123fb3740_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x123fb3740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x123fb3740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fb3410, 0, 4;
    %load/vec4 v0x123fb3740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123fb3740_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x123fb3bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.6, 9;
    %load/vec4 v0x123fb37e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_26.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x123fb34b0_0;
    %load/vec4 v0x123fb37e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123fb3410, 0, 4;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x123f721a0;
T_27 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123fba220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123fa1480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123fba4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123fba540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123fba5d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x123fba660_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x123fba9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x123fb7b30_0;
    %assign/vec4 v0x123fa1480_0, 0;
    %load/vec4 v0x123fb7aa0_0;
    %assign/vec4 v0x123fba4b0_0, 0;
    %load/vec4 v0x123fb7aa0_0;
    %addi 4096, 0, 32;
    %assign/vec4 v0x123fba540_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x123fba660_0, 4, 5;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x123fb95e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x123fba660_0, 4, 5;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x123ee73b0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123fbaed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123fbb080_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x123ee73b0;
T_29 ;
    %delay 5000, 0;
    %load/vec4 v0x123fbaed0_0;
    %inv;
    %store/vec4 v0x123fbaed0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x123ee73b0;
T_30 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123fbb080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123fbaf60_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x123fbaf60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x123fbaf60_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x123ee73b0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123fbaff0_0, 0, 32;
T_31.0 ;
    %load/vec4 v0x123fbaff0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_31.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x123fbaff0_0;
    %store/vec4a v0x123f9f140, 4, 0;
    %load/vec4 v0x123fbaff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123fbaff0_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %pushi/vec4 147, 0, 32;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 275, 0, 32;
    %ix/load 4, 1025, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 2134027, 0, 32;
    %ix/load 4, 1026, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 8203, 0, 32;
    %ix/load 4, 1027, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 32907, 0, 32;
    %ix/load 4, 2048, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 65803, 0, 32;
    %ix/load 4, 2049, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 2134027, 0, 32;
    %ix/load 4, 2050, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 8203, 0, 32;
    %ix/load 4, 2051, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 8835, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 5251619, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 2140147823, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 33675, 0, 32;
    %ix/load 4, 3072, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 2147721987, 0, 32;
    %ix/load 4, 3073, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 2154013219, 0, 32;
    %ix/load 4, 3074, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 3075, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123f9f140, 4, 0;
    %pushi/vec4 2779096485, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123fa4740, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123fa4740, 4, 0;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 2560, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123fa4740, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2561, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123fa4740, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123fbb080_0, 0, 1;
    %delay 5000000, 0;
    %vpi_call 3 120 "$display", "[VM_TB] data_mem[0x0000] = 0x%h", &A<v0x123fa4740, 0> {0 0 0};
    %vpi_call 3 121 "$display", "[VM_TB] data_mem[0x0004] = 0x%h", &A<v0x123fa4740, 1> {0 0 0};
    %vpi_call 3 122 "$display", "[VM_TB] data_mem[0x2800] = 0x%h", &A<v0x123fa4740, 2560> {0 0 0};
    %vpi_call 3 123 "$display", "[VM_TB] data_mem[0x2804] = 0x%h", &A<v0x123fa4740, 2561> {0 0 0};
    %load/vec4 v0x123fbb1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_31.9, 8;
    %load/vec4 v0x123fbb550_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.9;
    %jmp/1 T_31.8, 8;
    %load/vec4 v0x123fbb270_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.8;
    %jmp/1 T_31.7, 8;
    %load/vec4 v0x123fbb4c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.7;
    %jmp/1 T_31.6, 8;
    %load/vec4 v0x123fbb110_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.6;
    %jmp/1 T_31.5, 8;
    %load/vec4 v0x123fbb310_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.5;
    %jmp/1 T_31.4, 8;
    %load/vec4 v0x123fbb3b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.4;
    %jmp/0xz  T_31.2, 8;
    %vpi_call 3 127 "$display", "[VM_TB] FAIL: iret=%0d vm_en=%0d itlb_miss=%0d tlbwrite=%0d dtlb_miss=%0d store_base=%0d store_miss=%0d", v0x123fbb1e0_0, v0x123fbb550_0, v0x123fbb270_0, v0x123fbb4c0_0, v0x123fbb110_0, v0x123fbb310_0, v0x123fbb3b0_0 {0 0 0};
    %jmp T_31.3;
T_31.2 ;
    %vpi_call 3 131 "$display", "[VM_TB] PASS: edge cases covered" {0 0 0};
T_31.3 ;
    %vpi_call 3 133 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x123ee73b0;
T_32 ;
    %wait E_0x123e0f680;
    %load/vec4 v0x123fbb080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fbb270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fbb110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fbb310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fbb3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fbb1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fbb550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fbb4c0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x123fb80c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.4, 9;
    %load/vec4 v0x123fbb270_0;
    %nor/r;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123fbb270_0, 0;
    %vpi_call 3 149 "$display", "[VM_TB] iTLB miss VA=0x%08h PC=0x%08h", v0x123fb8030_0, v0x123fb9ed0_0 {0 0 0};
T_32.2 ;
    %load/vec4 v0x123fb9aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.7, 9;
    %load/vec4 v0x123fbb110_0;
    %nor/r;
    %and;
T_32.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123fbb110_0, 0;
    %vpi_call 3 153 "$display", "[VM_TB] dTLB miss VA=0x%08h PC=0x%08h", v0x123fb9980_0, v0x123fb9a10_0 {0 0 0};
T_32.5 ;
    %load/vec4 v0x123fb2480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123fbb4c0_0, 0;
    %vpi_call 3 157 "$display", "[VM_TB] TLBWRITE PC=0x%08h VA=0x%08h PA=0x%08h x1=0x%08h x2=0x%08h rm1=0x%08h", v0x123fb1120_0, v0x123fafe80_0, v0x123fb2720_0, &A<v0x123fb3410, 1>, &A<v0x123fb3410, 2>, v0x123fba4b0_0 {0 0 0};
T_32.8 ;
    %load/vec4 v0x123fb95e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.12, 9;
    %load/vec4 v0x123fbb1e0_0;
    %nor/r;
    %and;
T_32.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123fbb1e0_0, 0;
    %vpi_call 3 167 "$display", "[VM_TB] IRET committed" {0 0 0};
T_32.10 ;
    %load/vec4 v0x123fba8d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.15, 9;
    %load/vec4 v0x123fbb550_0;
    %nor/r;
    %and;
T_32.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123fbb550_0, 0;
    %vpi_call 3 171 "$display", "[VM_TB] VM enabled" {0 0 0};
T_32.13 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x123ee73b0;
T_33 ;
    %wait E_0x123fa4230;
    %load/vec4 v0x123fbb080_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0x123fb0fc0_0;
    %and;
T_33.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %vpi_call 3 179 "$display", "[C%0d] STORE commit addr=0x%08h data=0x%08h", v0x123fbaf60_0, v0x123fb0ab0_0, v0x123fb0ef0_0 {0 0 0};
    %load/vec4 v0x123fb0ab0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_33.3, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123fbb310_0, 0;
T_33.3 ;
    %load/vec4 v0x123fb0ab0_0;
    %cmpi/e 10244, 0, 32;
    %jmp/0xz  T_33.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123fbb3b0_0, 0;
T_33.5 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x123f86c90;
T_34 ;
    %wait E_0x123fbb1a0;
    %load/vec4 v0x123fbbb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123fbb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123fbb760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123fbba60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x123fbb810_0;
    %assign/vec4 v0x123fbb8c0_0, 0;
    %load/vec4 v0x123fbb6c0_0;
    %assign/vec4 v0x123fbb760_0, 0;
    %load/vec4 v0x123fbb9b0_0;
    %assign/vec4 v0x123fbba60_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "src/core/branch_comparison.v";
    "tb/vm_tb.v";
    "src/core/cpu.v";
    "src/pipeline/alu_register.v";
    "src/pipeline/alu_stage.v";
    "src/core/alu.v";
    "src/pipeline/id_register.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/core/decode.v";
    "src/pipeline/if_register.v";
    "src/pipeline/if_stage.v";
    "src/memory/instruction_cache.v";
    "src/memory/simple_tlb.v";
    "src/memory/instruction_memory.v";
    "src/core/program_counter.v";
    "src/core/hazard_unit.v";
    "src/core/forwarding_unit.v";
    "src/pipeline/mem_register.v";
    "src/pipeline/mem_stage.v";
    "src/memory/data_memory.v";
    "src/memory/data_cache.v";
    "src/memory/store_buffer.v";
    "src/core/register_table.v";
    "src/pipeline/wb_register.v";
    "src/pipeline/wb_stage.v";
