# 6th July

## Ice-Breaker and start of Til-Duh

21:00 I attended tilde ice-breaker/inauguration session, everyone gave their intro from mentors to mentee from super seinors to freshies. I heard Rowlet-Owl (Aditya Sir) for the first time.

# 7th July 

## some tasks to complete now 
- [x] going through the flip flops and sequential circuits before jumping into verilog
- [ ] properly reading and learning verilog tutorials 

> here I am making a google docs of whatever I learn for cicuits or go through I will put it [here](https://docs.google.com/document/d/1hOBfWosvP3_pRAZBOtx9HsrDAkQ1D_OR5iy71Z0ka5I/edit?usp=sharing)

> cool website I found for gates to cpu [HERE](https://nandgame.com/).

> a verilog learning website if u bored with chipverify [HERE](http://www.asic-world.com/verilog/index.html)

# 8th July

- [ ] going through [chipverify](https://www.chipverify.com/tutorials/verilog)
- [ ] practising on [hdlbits](https://hdlbits.01xz.net/wiki/Main_Page)
