Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan  4 17:38:04 2023
| Host         : DESKTOP-LA8ISAJ running 64-bit major release  (build 9200)
| Command      : report_methodology -file hdmi_top_methodology_drc_routed.rpt -pb hdmi_top_methodology_drc_routed.pb -rpx hdmi_top_methodology_drc_routed.rpx
| Design       : hdmi_top
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+--------+----------+--------------------------------------------------------+------------+
| Rule   | Severity | Description                                            | Violations |
+--------+----------+--------------------------------------------------------+------------+
| XDCB-5 | Warning  | Runtime inefficient way to find pin objects            | 1          |
| XDCC-1 | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+--------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/my_space/01_FPGA_demo_7020/Lab10_FPGA_hdmi_ip/hdmi_ip.srcs/sources_1/ip/hdmi_out/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 [get_ports clk] (Source: D:/my_space/01_FPGA_demo_7020/Lab10_FPGA_hdmi_ip/hdmi_ip.srcs/constrs_1/new/top_pin.xdc (Line: 2))
Previous: create_clock -period 20.000 [get_ports clk] (Source: d:/my_space/01_FPGA_demo_7020/Lab10_FPGA_hdmi_ip/hdmi_ip.srcs/sources_1/ip/clock/clock.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 [get_ports clk] (Source: D:/my_space/01_FPGA_demo_7020/Lab10_FPGA_hdmi_ip/hdmi_ip.srcs/constrs_1/new/top_pin.xdc (Line: 2))
Previous: create_clock -period 20.000 [get_ports clk] (Source: d:/my_space/01_FPGA_demo_7020/Lab10_FPGA_hdmi_ip/hdmi_ip.srcs/sources_1/ip/clock/clock.xdc (Line: 56))
Related violations: <none>


