library ieee;
use ieee.std_logic_1164.all;

entity yiwei8 is
    port(din,clk:in std_logic;
    dout:out std_logic);
end entity yiwei8;

architecture art of yiwei8 is
    component dff
        port(d,cp:in std_logic;
        q:out std_logic);
    end component;
    signal z:std_logic_vector(8 downto 0);
begin
        z(0) <= din;
        dout <= z(8);
    g1:for i in 0 to 7 generate
        dffx:dff port map(z(i),clk,z(i+1));
       end generate g1;
end architecture art;
    
