---
title: "Universal VHDL Verification Methodology (UVVM)"
description: "description"
author: ["author"]
links:
  gh: "https://github.com/UVVM/UVVM"
tags: [
  "verification",
  "framework",
  "vhdl",
]
categories: [
  "Frameworks"
]
---

*"Open Source VHDL Verification Library and Methodology - for very efficient VHDL verification of FPGA and ASIC - resulting also in a significant quality improvement"*

<!--more-->

There is also an accompanying library of user contributed VIPs: [UVVM_Community_VIPs](https://github.com/UVVM/UVVM_Community_VIPs).

- License: [MIT](https://github.com/UVVM/UVVM/blob/master/LICENSE)
- Written In: VHDL
- Write Testbenches In: VHDL
- Supports: [a bunch of stuff](https://github.com/UVVM/UVVM#main-features)
