Hardware Implementation of SHA3 Pipelined Using VerilogHDL

This implementation merged two rounds in one with reduced round constant.
Although this reduce the usage of sequential cells, timing get worse in opposite 
due to longger combinational logic level.
