
*** Running vivado
    with args -log systemv1_axi_gpio_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source systemv1_axi_gpio_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source systemv1_axi_gpio_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 285.848 ; gain = 60.672
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 392.480 ; gain = 78.832
INFO: [Synth 8-638] synthesizing module 'systemv1_axi_gpio_0_1' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_1/synth/systemv1_axi_gpio_0_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'systemv1_axi_gpio_0_1' (8#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_1/synth/systemv1_axi_gpio_0_1.vhd:86]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 433.563 ; gain = 119.914
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 433.563 ; gain = 119.914
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 737.770 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:37 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:39 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:39 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:39 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:39 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:39 . Memory (MB): peak = 737.770 ; gain = 424.121
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:39 . Memory (MB): peak = 737.770 ; gain = 424.121

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     6|
|3     |LUT3 |     4|
|4     |LUT4 |     7|
|5     |LUT5 |    13|
|6     |LUT6 |     7|
|7     |FDR  |    16|
|8     |FDRE |    41|
|9     |FDSE |     4|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:39 . Memory (MB): peak = 737.770 ; gain = 424.121
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 737.770 ; gain = 431.316

*** Running vivado
    with args -log systemv1_axi_gpio_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source systemv1_axi_gpio_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source systemv1_axi_gpio_0_1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP systemv1_axi_gpio_0_1, cache-ID = 817f0a83f6b956ef.
