<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver nandps v2_1: Member List
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XNandPs_Geometry Member List</h1>This is the complete list of members for <a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#a27ad012d0279b497f04a927a6632a9ea">BlockSize</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#a31603ee2b8dd38cc703f9ab69e78e4a8">BlocksPerLun</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#a82dcd79f0e23602ab1fa79ee86ea9494">BytesPerPage</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#a602a44775b539f786e98dbcb50327454">ColAddrCycles</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#a9894e2b2ad34941cc39bb93eb47546ca">DeviceSize</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#a510a7e1a08583b34bf81a1b4752fc3c2">FlashWidth</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#aba602d679c47c2a568b36b3c504dd440">NumBlocks</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#a10b5fb603fa6bc1dfdace2bbca647519">NumLun</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#aab479df67abfeb4be7403b429daf53bd">NumPages</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#a576a8a74bbfb359310107c333e0682d8">PagesPerBlock</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#afd53531e448c5db979a145ba64214cee">RowAddrCycles</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_nand_ps___geometry.html#a204fb8075fb5a30f2919280d923e6e25">SpareBytesPerPage</a></td><td><a class="el" href="struct_x_nand_ps___geometry.html">XNandPs_Geometry</a></td><td></td></tr>
</table></div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
