{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651125087096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651125087102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 13:51:26 2022 " "Processing started: Thu Apr 28 13:51:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651125087102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125087102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125087102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651125087517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651125087518 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sdram_interface.qsys " "Elaborating Platform Designer system entity \"sdram_interface.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125095932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.28.13:51:40 Progress: Loading sdram_interface/sdram_interface.qsys " "2022.04.28.13:51:40 Progress: Loading sdram_interface/sdram_interface.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125100213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.28.13:51:41 Progress: Reading input file " "2022.04.28.13:51:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125101051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.28.13:51:41 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.04.28.13:51:41 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125101103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.28.13:51:41 Progress: Parameterizing module clk_0 " "2022.04.28.13:51:41 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125101714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.28.13:51:41 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2022.04.28.13:51:41 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125101715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.28.13:51:41 Progress: Parameterizing module sdram_controller " "2022.04.28.13:51:41 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125101987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.28.13:51:41 Progress: Building connections " "2022.04.28.13:51:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125101990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.28.13:51:42 Progress: Parameterizing connections " "2022.04.28.13:51:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125102017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.28.13:51:42 Progress: Validating " "2022.04.28.13:51:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125102018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.28.13:51:42 Progress: Done reading input file " "2022.04.28.13:51:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125102452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_interface.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Sdram_interface.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125103184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_interface: Generating sdram_interface \"sdram_interface\" for QUARTUS_SYNTH " "Sdram_interface: Generating sdram_interface \"sdram_interface\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125106789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'sdram_interface_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'sdram_interface_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125108502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec E:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/18.1/quartus/bin64/perl/lib -I E:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/18.1/quartus/sopc_builder/bin -I E:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- E:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_interface_sdram_controller --dir=C:/Users/lz/AppData/Local/Temp/alt9110_89829914892527382.dir/0002_sdram_controller_gen/ --quartus_dir=E:/intelfpga/18.1/quartus --verilog --config=C:/Users/lz/AppData/Local/Temp/alt9110_89829914892527382.dir/0002_sdram_controller_gen//sdram_interface_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec E:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/18.1/quartus/bin64/perl/lib -I E:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/18.1/quartus/sopc_builder/bin -I E:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- E:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_interface_sdram_controller --dir=C:/Users/lz/AppData/Local/Temp/alt9110_89829914892527382.dir/0002_sdram_controller_gen/ --quartus_dir=E:/intelfpga/18.1/quartus --verilog --config=C:/Users/lz/AppData/Local/Temp/alt9110_89829914892527382.dir/0002_sdram_controller_gen//sdram_interface_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125108502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'sdram_interface_sdram_controller' " "Sdram_controller: Done RTL generation for module 'sdram_interface_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125109910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"sdram_interface\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"sdram_interface\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125109917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sdram_interface\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sdram_interface\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125109964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_interface: Done \"sdram_interface\" with 3 modules, 5 files " "Sdram_interface: Done \"sdram_interface\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125109966 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sdram_interface.qsys " "Finished elaborating Platform Designer system entity \"sdram_interface.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125110719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/tb/imag_process_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/tb/imag_process_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 imag_process_tb " "Found entity 1: imag_process_tb" {  } { { "../tb/imag_process_tb.v" "" { Text "E:/class_code/cmos_sdram_vga/tb/imag_process_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125110804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125110804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../rtl/sobel.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125110853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125110853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/rgb2gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/rgb2gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray " "Found entity 1: rgb2gray" {  } { { "../rtl/rgb2gray.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/rgb2gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125110875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125110875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/imag_process.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/imag_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 imag_process " "Found entity 1: imag_process" {  } { { "../rtl/imag_process.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/imag_process.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125110895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125110895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/gray2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/gray2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray2bin " "Found entity 1: gray2bin" {  } { { "../rtl/gray2bin.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/gray2bin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125110926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125110926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/gauss_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/gauss_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 gauss_filter " "Found entity 1: gauss_filter" {  } { { "../rtl/gauss_filter.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/gauss_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125110970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125110970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/tb/top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/tb/top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "../tb/top_tb.v" "" { Text "E:/class_code/cmos_sdram_vga/tb/top_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "../rtl/vga_interface.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/vga_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 capture " "Found entity 1: capture" {  } { { "../rtl/capture.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/capture.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /class_code/cmos_sdram_vga/rtl/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../rtl/i2c_master.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/i2c_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/cmos_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/cmos_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_top " "Found entity 1: cmos_top" {  } { { "../rtl/cmos_top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/cmos_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/rtl/cmos_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/rtl/cmos_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_config " "Found entity 1: cmos_config" {  } { { "../rtl/cmos_config.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/cmos_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/ip/pll0/pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/ip/pll0/pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "../ip/pll0/pll0.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll0/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/ip/iobuf/iobuf.v 2 2 " "Found 2 design units, including 2 entities, in source file /class_code/cmos_sdram_vga/ip/iobuf/iobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 iobuf_iobuf_in_d8i " "Found entity 1: iobuf_iobuf_in_d8i" {  } { { "../ip/iobuf/iobuf.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/iobuf/iobuf.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111254 ""} { "Info" "ISGN_ENTITY_NAME" "2 iobuf " "Found entity 2: iobuf" {  } { { "../ip/iobuf/iobuf.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/iobuf/iobuf.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/ip/pll1/pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/ip/pll1/pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "../ip/pll1/pll1.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll1/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/ip/vga_buf/vga_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/ip/vga_buf/vga_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_buf " "Found entity 1: vga_buf" {  } { { "../ip/vga_buf/vga_buf.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/vga_buf/vga_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/ip/wrfifo/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/ip/wrfifo/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../ip/wrfifo/wrfifo.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/wrfifo/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/ip/rdfifo/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/ip/rdfifo/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../ip/rdfifo/rdfifo.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/rdfifo/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/ip/gs_line_buf/gs_line_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/ip/gs_line_buf/gs_line_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs_line_buf " "Found entity 1: gs_line_buf" {  } { { "../ip/gs_line_buf/gs_line_buf.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/gs_line_buf/gs_line_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class_code/cmos_sdram_vga/ip/sobel_line_buf/sobel_line_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /class_code/cmos_sdram_vga/ip/sobel_line_buf/sobel_line_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_line_buf " "Found entity 1: sobel_line_buf" {  } { { "../ip/sobel_line_buf/sobel_line_buf.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/sobel_line_buf/sobel_line_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/sdram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/sdram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface " "Found entity 1: sdram_interface" {  } { { "db/ip/sdram_interface/sdram_interface.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sdram_interface/submodules/altera_reset_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface_sdram_controller_input_efifo_module " "Found entity 1: sdram_interface_sdram_controller_input_efifo_module" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111276 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_interface_sdram_controller " "Found entity 2: sdram_interface_sdram_controller" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125111276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125111276 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_sdram_controller.v(318) " "Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1651125111283 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_sdram_controller.v(328) " "Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1651125111283 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_sdram_controller.v(338) " "Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1651125111283 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_sdram_controller.v(682) " "Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1651125111284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651125112002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:u_pll0 " "Elaborating entity \"pll0\" for hierarchy \"pll0:u_pll0\"" {  } { { "../rtl/top.v" "u_pll0" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:u_pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:u_pll0\|altpll:altpll_component\"" {  } { { "../ip/pll0/pll0.v" "altpll_component" { Text "E:/class_code/cmos_sdram_vga/ip/pll0/pll0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:u_pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:u_pll0\|altpll:altpll_component\"" {  } { { "../ip/pll0/pll0.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll0/pll0.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:u_pll0\|altpll:altpll_component " "Instantiated megafunction \"pll0:u_pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112272 ""}  } { { "../ip/pll0/pll0.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll0/pll0.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651125112272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_altpll " "Found entity 1: pll0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125112359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125112359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_altpll pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated " "Elaborating entity \"pll0_altpll\" for hierarchy \"pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:u_pll1 " "Elaborating entity \"pll1\" for hierarchy \"pll1:u_pll1\"" {  } { { "../rtl/top.v" "u_pll1" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:u_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:u_pll1\|altpll:altpll_component\"" {  } { { "../ip/pll1/pll1.v" "altpll_component" { Text "E:/class_code/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:u_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:u_pll1\|altpll:altpll_component\"" {  } { { "../ip/pll1/pll1.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:u_pll1\|altpll:altpll_component " "Instantiated megafunction \"pll1:u_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 3000 " "Parameter \"clk1_phase_shift\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125112515 ""}  } { { "../ip/pll1/pll1.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651125112515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll1 " "Found entity 1: pll1_altpll1" {  } { { "db/pll1_altpll1.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll1_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125112586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125112586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll1 pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated " "Elaborating entity \"pll1_altpll1\" for hierarchy \"pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf iobuf:u_iobuf " "Elaborating entity \"iobuf\" for hierarchy \"iobuf:u_iobuf\"" {  } { { "../rtl/top.v" "u_iobuf" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf_iobuf_in_d8i iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component " "Elaborating entity \"iobuf_iobuf_in_d8i\" for hierarchy \"iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\"" {  } { { "../ip/iobuf/iobuf.v" "iobuf_iobuf_in_d8i_component" { Text "E:/class_code/cmos_sdram_vga/ip/iobuf/iobuf.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_top cmos_top:u_cmos " "Elaborating entity \"cmos_top\" for hierarchy \"cmos_top:u_cmos\"" {  } { { "../rtl/top.v" "u_cmos" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_config cmos_top:u_cmos\|cmos_config:u_cfg " "Elaborating entity \"cmos_config\" for hierarchy \"cmos_top:u_cmos\|cmos_config:u_cfg\"" {  } { { "../rtl/cmos_top.v" "u_cfg" { Text "E:/class_code/cmos_sdram_vga/rtl/cmos_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 cmos_config.v(97) " "Verilog HDL assignment warning at cmos_config.v(97): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/cmos_config.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/cmos_config.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125112693 "|top|cmos_top:u_cmos|cmos_config:u_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cmos_config.v(112) " "Verilog HDL assignment warning at cmos_config.v(112): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/cmos_config.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/cmos_config.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125112693 "|top|cmos_top:u_cmos|cmos_config:u_cfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master cmos_top:u_cmos\|i2c_master:u_i2c " "Elaborating entity \"i2c_master\" for hierarchy \"cmos_top:u_cmos\|i2c_master:u_i2c\"" {  } { { "../rtl/cmos_top.v" "u_i2c" { Text "E:/class_code/cmos_sdram_vga/rtl/cmos_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_master.v(157) " "Verilog HDL assignment warning at i2c_master.v(157): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/i2c_master.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/i2c_master.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125112836 "|top|cmos_top:u_cmos|i2c_master:u_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(171) " "Verilog HDL assignment warning at i2c_master.v(171): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i2c_master.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/i2c_master.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125112836 "|top|cmos_top:u_cmos|i2c_master:u_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capture capture:u_capture " "Elaborating entity \"capture\" for hierarchy \"capture:u_capture\"" {  } { { "../rtl/top.v" "u_capture" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 capture.v(44) " "Verilog HDL assignment warning at capture.v(44): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/capture.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/capture.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125112848 "|top|capture:u_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 capture.v(58) " "Verilog HDL assignment warning at capture.v(58): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/capture.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/capture.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125112848 "|top|capture:u_capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:u_meme_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:u_meme_controller\"" {  } { { "../rtl/top.v" "u_meme_controller" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\"" {  } { { "../rtl/sdram_controller.v" "u_ctrl" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_controller.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sdram_ctrl.v(136) " "Verilog HDL assignment warning at sdram_ctrl.v(136): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_ctrl.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125112864 "|top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 sdram_ctrl.v(221) " "Verilog HDL assignment warning at sdram_ctrl.v(221): truncated value with size 32 to match size of target (22)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_ctrl.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125112865 "|top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 sdram_ctrl.v(235) " "Verilog HDL assignment warning at sdram_ctrl.v(235): truncated value with size 32 to match size of target (22)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_ctrl.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125112865 "|top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_ctrl.v(348) " "Verilog HDL assignment warning at sdram_ctrl.v(348): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_ctrl.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125112866 "|top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\"" {  } { { "../rtl/sdram_ctrl.v" "wrfifo_inst" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_ctrl.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125112885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/wrfifo/wrfifo.v" "dcfifo_component" { Text "E:/class_code/cmos_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/wrfifo/wrfifo.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125113338 ""}  } { { "../ip/wrfifo/wrfifo.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651125113338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_42l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_42l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_42l1 " "Found entity 1: dcfifo_42l1" {  } { { "db/dcfifo_42l1.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_42l1 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated " "Elaborating entity \"dcfifo_42l1\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_42l1.tdf" "rdptr_g_gray2bin" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_42l1.tdf" "rdptr_g1p" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_42l1.tdf" "wrptr_g1p" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5r41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5r41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5r41 " "Found entity 1: altsyncram_5r41" {  } { { "db/altsyncram_5r41.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/altsyncram_5r41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5r41 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|altsyncram_5r41:fifo_ram " "Elaborating entity \"altsyncram_5r41\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|altsyncram_5r41:fifo_ram\"" {  } { { "db/dcfifo_42l1.tdf" "fifo_ram" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_42l1.tdf" "rs_brp" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_42l1.tdf" "rs_dgwp" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe13 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe13" { Text "E:/class_code/cmos_sdram_vga/prj/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_42l1.tdf" "ws_dgrp" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe16" { Text "E:/class_code/cmos_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125113972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125113972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_42l1.tdf" "rdempty_eq_comp" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125113973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../rtl/sdram_ctrl.v" "u_rdfifo" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_ctrl.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../ip/rdfifo/rdfifo.v" "dcfifo_component" { Text "E:/class_code/cmos_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../ip/rdfifo/rdfifo.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125114449 ""}  } { { "../ip/rdfifo/rdfifo.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651125114449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j2l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_j2l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j2l1 " "Found entity 1: dcfifo_j2l1" {  } { { "db/dcfifo_j2l1.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125114512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125114512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j2l1 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated " "Elaborating entity \"dcfifo_j2l1\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1r41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1r41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1r41 " "Found entity 1: altsyncram_1r41" {  } { { "db/altsyncram_1r41.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/altsyncram_1r41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125114695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125114695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1r41 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|altsyncram_1r41:fifo_ram " "Elaborating entity \"altsyncram_1r41\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|altsyncram_1r41:fifo_ram\"" {  } { { "db/dcfifo_j2l1.tdf" "fifo_ram" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125114774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125114774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_j2l1.tdf" "rs_dgwp" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125114802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125114802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe6 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe6\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe6" { Text "E:/class_code/cmos_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125114839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125114839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_j2l1.tdf" "ws_dgrp" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125114873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125114873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe9 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe9\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe9" { Text "E:/class_code/cmos_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface sdram_controller:u_meme_controller\|sdram_interface:u_interface " "Elaborating entity \"sdram_interface\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\"" {  } { { "../rtl/sdram_controller.v" "u_interface" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_controller.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface_sdram_controller sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_sdram_controller:sdram_controller " "Elaborating entity \"sdram_interface_sdram_controller\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_sdram_controller:sdram_controller\"" {  } { { "db/ip/sdram_interface/sdram_interface.v" "sdram_controller" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125114947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface_sdram_controller_input_efifo_module sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_sdram_controller:sdram_controller\|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module " "Elaborating entity \"sdram_interface_sdram_controller_input_efifo_module\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_sdram_controller:sdram_controller\|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module\"" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "the_sdram_interface_sdram_controller_input_efifo_module" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/sdram_interface/sdram_interface.v" "rst_controller" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sdram_interface/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sdram_interface/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface vga_interface:u_vga " "Elaborating entity \"vga_interface\" for hierarchy \"vga_interface:u_vga\"" {  } { { "../rtl/top.v" "u_vga" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_interface.v(49) " "Verilog HDL assignment warning at vga_interface.v(49): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_interface.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/vga_interface.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125115106 "|top|vga_interface:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_interface.v(63) " "Verilog HDL assignment warning at vga_interface.v(63): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_interface.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/vga_interface.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125115106 "|top|vga_interface:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_interface.v(150) " "Verilog HDL assignment warning at vga_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_interface.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/vga_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651125115107 "|top|vga_interface:u_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_buf vga_interface:u_vga\|vga_buf:u_buf " "Elaborating entity \"vga_buf\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\"" {  } { { "../rtl/vga_interface.v" "u_buf" { Text "E:/class_code/cmos_sdram_vga/rtl/vga_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\"" {  } { { "../ip/vga_buf/vga_buf.v" "scfifo_component" { Text "E:/class_code/cmos_sdram_vga/ip/vga_buf/vga_buf.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\"" {  } { { "../ip/vga_buf/vga_buf.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/vga_buf/vga_buf.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component " "Instantiated megafunction \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125115351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125115351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125115351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125115351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125115351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125115351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125115351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125115351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125115351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651125115351 ""}  } { { "../ip/vga_buf/vga_buf.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/vga_buf/vga_buf.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651125115351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6141 " "Found entity 1: scfifo_6141" {  } { { "db/scfifo_6141.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/scfifo_6141.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125115438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125115438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6141 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated " "Elaborating entity \"scfifo_6141\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d741 " "Found entity 1: a_dpfifo_d741" {  } { { "db/a_dpfifo_d741.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125115462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125115462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d741 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo " "Elaborating entity \"a_dpfifo_d741\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\"" {  } { { "db/scfifo_6141.tdf" "dpfifo" { Text "E:/class_code/cmos_sdram_vga/prj/db/scfifo_6141.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpb1 " "Found entity 1: altsyncram_tpb1" {  } { { "db/altsyncram_tpb1.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/altsyncram_tpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125115570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125115570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpb1 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|altsyncram_tpb1:FIFOram " "Elaborating entity \"altsyncram_tpb1\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|altsyncram_tpb1:FIFOram\"" {  } { { "db/a_dpfifo_d741.tdf" "FIFOram" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125115664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125115664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d741.tdf" "almost_full_comparer" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cmpr_hs8:three_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cmpr_hs8:three_comparison\"" {  } { { "db/a_dpfifo_d741.tdf" "three_comparison" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125115766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125115766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_unb:rd_ptr_msb " "Elaborating entity \"cntr_unb\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_unb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d741.tdf" "rd_ptr_msb" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125115831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125115831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_d741.tdf" "usedw_counter" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651125115942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125115942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_d741.tdf" "wr_ptr" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125115944 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|altsyncram_5r41:fifo_ram\|q_b\[16\] " "Synthesized away node \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|altsyncram_5r41:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_5r41.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/altsyncram_5r41.tdf" 520 2 0 } } { "db/dcfifo_42l1.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../ip/wrfifo/wrfifo.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } } { "../rtl/sdram_ctrl.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_ctrl.v" 314 0 0 } } { "../rtl/sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_controller.v" 61 0 0 } } { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651125116178 "|top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651125116178 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651125116178 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_master.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/i2c_master.v" 210 -1 0 } } { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 442 -1 0 } } { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 356 -1 0 } } { "db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "../rtl/cmos_config.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/cmos_config.v" 32 -1 0 } } { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 306 -1 0 } } { "../rtl/sdram_ctrl.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/sdram_ctrl.v" 206 -1 0 } } { "../rtl/i2c_master.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/i2c_master.v" 226 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_graycounter_777.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/a_graycounter_3lc.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651125118137 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651125118137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651125120791 "|top|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_reset VCC " "Pin \"cmos_reset\" is stuck at VCC" {  } { { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651125120791 "|top|cmos_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651125120791 "|top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651125120791 "|top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651125120791 "|top|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651125120791 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651125120925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651125122155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/class_code/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.map.smsg " "Generated suppressed messages file E:/class_code/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125122291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651125122576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651125122576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1991 " "Implemented 1991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651125122798 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651125122798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651125122798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1865 " "Implemented 1865 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651125122798 ""} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Implemented 49 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651125122798 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651125122798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651125122798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651125122837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 13:52:02 2022 " "Processing ended: Thu Apr 28 13:52:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651125122837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651125122837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651125122837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651125122837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651125124189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651125124195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 13:52:03 2022 " "Processing started: Thu Apr 28 13:52:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651125124195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651125124195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651125124195 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651125124271 ""}
{ "Info" "0" "" "Project  = cmos_sdram_vga" {  } {  } 0 0 "Project  = cmos_sdram_vga" 0 0 "Fitter" 0 0 1651125124272 ""}
{ "Info" "0" "" "Revision = cmos_sdram_vga" {  } {  } 0 0 "Revision = cmos_sdram_vga" 0 0 "Fitter" 0 0 1651125124272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651125124354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651125124354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cmos_sdram_vga EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"cmos_sdram_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651125124387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651125124435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651125124435 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll0_altpll.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll0_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651125124623 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll0_altpll.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll0_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651125124623 ""}  } { { "db/pll0_altpll.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll0_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1651125124623 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll1.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651125124625 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[1\] 2 1 108 3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 108 degrees (3000 ps) for pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll1.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651125124625 ""}  } { { "db/pll1_altpll1.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1651125124625 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651125124719 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651125125124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651125125124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651125125124 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651125125124 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 4439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651125125129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 4441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651125125129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 4443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651125125129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 4445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651125125129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 4447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651125125129 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651125125129 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651125125145 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651125125167 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 " "The parameters of the PLL pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 and the PLL pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 and PLL pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1651125125509 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1651125125509 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1651125125509 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 and PLL pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1651125125509 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1651125125509 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1651125125509 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 and PLL pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1651125125509 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1651125125509 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1651125125509 ""}  } { { "db/pll1_altpll1.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll1_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1524 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll0_altpll.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll0_altpll.v" 80 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1651125125509 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_42l1 " "Entity dcfifo_42l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651125125941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651125125941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651125125941 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_j2l1 " "Entity dcfifo_j2l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651125125941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651125125941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651125125941 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1651125125941 ""}
{ "Info" "ISTA_SDC_FOUND" "cmos_sdram_vga.sdc " "Reading SDC File: 'cmos_sdram_vga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651125125949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 50 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at cmos_sdram_vga.sdc(50): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651125125951 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cmos_sdram_vga.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at cmos_sdram_vga.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 25 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  " "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 25 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125951 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 51 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] pin " "Ignored filter at cmos_sdram_vga.sdc(51): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] could not be matched with a pin" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651125125951 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cmos_sdram_vga.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at cmos_sdram_vga.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 3 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  " "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 3 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125952 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 64 cmos_pclk clock " "Ignored filter at cmos_sdram_vga.sdc(64): cmos_pclk could not be matched with a clock" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651125125952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 64 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] clock " "Ignored filter at cmos_sdram_vga.sdc(64): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] could not be matched with a clock" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651125125952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 64 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(64): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125952 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 64 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(64): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 65 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(65): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125952 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 65 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(65): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 66 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(66): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125953 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 66 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(66): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 67 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(67): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125953 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 67 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(67): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 68 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(68): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125953 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 68 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(68): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 69 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(69): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125953 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 69 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(69): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 70 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(70): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125954 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 70 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(70): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 71 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(71): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125954 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 71 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(71): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 72 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(72): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125954 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 72 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(72): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 73 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(73): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125954 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 73 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(73): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 74 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(74): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125955 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 75 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(75): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125955 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 76 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(76): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125955 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 76 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(76): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 77 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(77): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125955 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 77 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(77): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 78 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(78): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125956 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 79 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(79): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125956 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 80 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(80): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125956 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 81 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(81): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125956 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 82 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(82): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125956 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 83 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(83): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125957 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 84 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(84): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125957 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 85 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(85): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125957 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 88 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(88): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125957 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 89 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(89): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125957 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 90 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(90): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125957 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 91 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(91): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125958 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 92 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(92): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125958 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 93 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(93): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125958 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 96 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(96): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125958 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 96 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(96): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 97 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(97): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125958 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 97 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(97): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 98 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(98): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125959 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 98 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(98): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 99 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(99): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125125959 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 99 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(99): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651125125959 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651125125964 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1651125125972 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1651125125972 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1651125125972 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1651125125972 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125125983 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125125983 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125125983 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125125983 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1651125125983 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125125983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) sys_clk (Rise) setup and hold " "From pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125125983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) pclk (Rise) setup and hold " "From sys_clk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125125983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) pclk (Rise) setup and hold " "From pclk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125125983 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1651125125983 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651125125984 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651125125984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651125125984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.000         pclk " "  12.000         pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651125125984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      sys_clk " "  10.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651125125984 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651125125984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651125126136 ""}  } { { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 4416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651125126136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651125126137 ""}  } { { "db/pll0_altpll.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651125126137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651125126137 ""}  } { { "db/pll0_altpll.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651125126137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651125126137 ""}  } { { "db/pll1_altpll1.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll1_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651125126137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651125126137 ""}  } { { "db/pll1_altpll1.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll1_altpll1.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651125126137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651125126137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_rst_n " "Destination node sys_rst_n" {  } { { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 1544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651125126137 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651125126137 ""}  } { { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 0 { 0 ""} 0 4415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651125126137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651125126458 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651125126460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651125126460 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651125126463 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651125126499 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651125126499 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1651125126499 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651125126499 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651125126503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651125126503 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651125126505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651125126810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651125126813 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651125126813 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651125126813 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1651125126813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651125126813 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll0_altpll.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll0_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/pll0/pll0.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll0/pll0.v" 103 0 0 } } { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 67 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1651125126876 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 clk\[0\] cmos_xclk~output " "PLL \"pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll0_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/pll0/pll0.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll0/pll0.v" 103 0 0 } } { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 67 0 0 } } { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1651125126877 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 0 " "PLL \"pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/pll1_altpll1.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/pll1/pll1.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } } { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 75 0 0 } } { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 3 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1651125126881 ""}  } { { "db/pll1_altpll1.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/pll1/pll1.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } } { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 75 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1651125126881 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll1.v" "" { Text "E:/class_code/cmos_sdram_vga/prj/db/pll1_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/pll1/pll1.v" "" { Text "E:/class_code/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } } { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 75 0 0 } } { "../rtl/top.v" "" { Text "E:/class_code/cmos_sdram_vga/rtl/top.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1651125126881 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651125126935 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651125126940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651125127460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651125127744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651125127780 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651125129986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651125129986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651125130407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "E:/class_code/cmos_sdram_vga/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651125131657 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651125131657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651125133777 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651125133777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651125133780 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.16 " "Total time spent on timing analysis during the Fitter is 1.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651125133941 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651125133956 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651125134207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651125134208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651125134547 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651125135100 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651125135386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/class_code/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.fit.smsg " "Generated suppressed messages file E:/class_code/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651125135539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 78 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5680 " "Peak virtual memory: 5680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651125136081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 13:52:16 2022 " "Processing ended: Thu Apr 28 13:52:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651125136081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651125136081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651125136081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651125136081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651125137209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651125137215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 13:52:17 2022 " "Processing started: Thu Apr 28 13:52:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651125137215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651125137215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651125137215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651125137467 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651125137750 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651125137765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651125137908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 13:52:17 2022 " "Processing ended: Thu Apr 28 13:52:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651125137908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651125137908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651125137908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651125137908 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651125138531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651125139098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651125139105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 13:52:18 2022 " "Processing started: Thu Apr 28 13:52:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651125139105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651125139105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cmos_sdram_vga -c cmos_sdram_vga " "Command: quartus_sta cmos_sdram_vga -c cmos_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651125139105 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651125139187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651125139409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651125139409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125139451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125139451 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_42l1 " "Entity dcfifo_42l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651125139665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651125139665 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651125139665 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_j2l1 " "Entity dcfifo_j2l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651125139665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651125139665 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651125139665 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1651125139665 ""}
{ "Info" "ISTA_SDC_FOUND" "cmos_sdram_vga.sdc " "Reading SDC File: 'cmos_sdram_vga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651125139673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 50 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at cmos_sdram_vga.sdc(50): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139675 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cmos_sdram_vga.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at cmos_sdram_vga.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 25 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  " "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 25 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139675 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 51 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] pin " "Ignored filter at cmos_sdram_vga.sdc(51): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] could not be matched with a pin" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139676 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cmos_sdram_vga.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at cmos_sdram_vga.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 3 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  " "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 3 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139676 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 64 cmos_pclk clock " "Ignored filter at cmos_sdram_vga.sdc(64): cmos_pclk could not be matched with a clock" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 64 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] clock " "Ignored filter at cmos_sdram_vga.sdc(64): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] could not be matched with a clock" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 64 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(64): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139676 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 64 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(64): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 65 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(65): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139677 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 65 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(65): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 66 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(66): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139677 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 66 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(66): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 67 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(67): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139677 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 67 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(67): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 68 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(68): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139677 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 68 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(68): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 69 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(69): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139678 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 69 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(69): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 70 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(70): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139678 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 70 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(70): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 71 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(71): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139678 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 71 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(71): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 72 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(72): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139678 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 72 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(72): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 73 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(73): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139679 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 73 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(73): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 74 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(74): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139679 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 75 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(75): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139679 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 76 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(76): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139679 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 76 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(76): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 77 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(77): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139679 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 77 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(77): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 78 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(78): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139680 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 79 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(79): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139680 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 80 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(80): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139680 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 81 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(81): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139680 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 82 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(82): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139680 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 83 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(83): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139681 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 84 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(84): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139681 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 85 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(85): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139681 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 88 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(88): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139681 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 89 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(89): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139681 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 90 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(90): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139682 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 91 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(91): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139682 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 92 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(92): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139682 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 93 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(93): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139682 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 96 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(96): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139682 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 96 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(96): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 97 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(97): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139683 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 97 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(97): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 98 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(98): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139683 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 98 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(98): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 99 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(99): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651125139683 ""}  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 99 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(99): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "E:/class_code/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651125139683 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/class_code/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651125139687 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1651125139695 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1651125139695 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1651125139695 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1651125139695 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125139702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125139702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125139702 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125139702 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651125139702 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125139702 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) sys_clk (Rise) setup and hold " "From pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125139702 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) pclk (Rise) setup and hold " "From sys_clk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125139702 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) pclk (Rise) setup and hold " "From pclk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125139702 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651125139702 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651125139703 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651125139730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651125139777 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651125139777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.165 " "Worst-case setup slack is -0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -0.165 pclk  " "   -0.165              -0.165 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 sys_clk  " "    0.202               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125139779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pclk  " "    0.358               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 sys_clk  " "    0.432               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125139786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.935 " "Worst-case recovery slack is 3.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.935               0.000 sys_clk  " "    3.935               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125139790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.373 " "Worst-case removal slack is 1.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.373               0.000 sys_clk  " "    1.373               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125139793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.621 " "Worst-case minimum pulse width slack is 4.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.621               0.000 sys_clk  " "    4.621               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.555               0.000 pclk  " "    5.555               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125139795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125139795 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125139866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125139866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125139866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.040 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.040" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125139866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.227 ns " "Worst Case Available Settling Time: 12.227 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125139866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125139866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125139866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125139866 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651125139866 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651125139870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651125139891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651125140376 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1651125140527 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1651125140527 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1651125140527 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1651125140527 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125140529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125140529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125140529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125140529 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651125140529 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125140529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) sys_clk (Rise) setup and hold " "From pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125140529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) pclk (Rise) setup and hold " "From sys_clk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125140529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) pclk (Rise) setup and hold " "From pclk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125140529 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651125140529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.013 " "Worst-case setup slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 pclk  " "    0.013               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 sys_clk  " "    0.704               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125140548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 pclk  " "    0.321               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 sys_clk  " "    0.382               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125140556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.505 " "Worst-case recovery slack is 4.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.505               0.000 sys_clk  " "    4.505               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125140561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.244 " "Worst-case removal slack is 1.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.244               0.000 sys_clk  " "    1.244               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125140566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.630 " "Worst-case minimum pulse width slack is 4.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.630               0.000 sys_clk  " "    4.630               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.406               0.000 pclk  " "    5.406               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125140571 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.040 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.040" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.712 ns " "Worst Case Available Settling Time: 12.712 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140645 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651125140645 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651125140651 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1651125140787 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1651125140787 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1651125140787 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1651125140787 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125140790 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125140790 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125140790 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651125140790 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651125140790 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125140790 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) sys_clk (Rise) setup and hold " "From pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125140790 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) pclk (Rise) setup and hold " "From sys_clk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125140790 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) pclk (Rise) setup and hold " "From pclk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651125140790 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651125140790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.867 " "Worst-case setup slack is 0.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 pclk  " "    0.867               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.800               0.000 sys_clk  " "    5.800               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125140798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 pclk  " "    0.116               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 sys_clk  " "    0.178               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125140806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.195 " "Worst-case recovery slack is 7.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.195               0.000 sys_clk  " "    7.195               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125140811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.568 " "Worst-case removal slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 sys_clk  " "    0.568               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125140817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.328 " "Worst-case minimum pulse width slack is 4.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.328               0.000 sys_clk  " "    4.328               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.306               0.000 pclk  " "    5.306               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651125140821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651125140821 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.040 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.040" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.621 ns " "Worst Case Available Settling Time: 16.621 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651125140899 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651125140899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651125141260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651125141300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 98 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651125141428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 13:52:21 2022 " "Processing ended: Thu Apr 28 13:52:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651125141428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651125141428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651125141428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651125141428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651125142543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651125142550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 13:52:22 2022 " "Processing started: Thu Apr 28 13:52:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651125142550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651125142550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651125142550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651125142986 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_sdram_vga_8_1200mv_85c_slow.vo E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/ simulation " "Generated file cmos_sdram_vga_8_1200mv_85c_slow.vo in folder \"E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651125143332 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_sdram_vga_8_1200mv_0c_slow.vo E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/ simulation " "Generated file cmos_sdram_vga_8_1200mv_0c_slow.vo in folder \"E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651125143525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_sdram_vga_min_1200mv_0c_fast.vo E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/ simulation " "Generated file cmos_sdram_vga_min_1200mv_0c_fast.vo in folder \"E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651125143712 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_sdram_vga.vo E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/ simulation " "Generated file cmos_sdram_vga.vo in folder \"E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651125143899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_sdram_vga_8_1200mv_85c_v_slow.sdo E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/ simulation " "Generated file cmos_sdram_vga_8_1200mv_85c_v_slow.sdo in folder \"E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651125144145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_sdram_vga_8_1200mv_0c_v_slow.sdo E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/ simulation " "Generated file cmos_sdram_vga_8_1200mv_0c_v_slow.sdo in folder \"E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651125144326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_sdram_vga_min_1200mv_0c_v_fast.sdo E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/ simulation " "Generated file cmos_sdram_vga_min_1200mv_0c_v_fast.sdo in folder \"E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651125144485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos_sdram_vga_v.sdo E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/ simulation " "Generated file cmos_sdram_vga_v.sdo in folder \"E:/class_code/cmos_sdram_vga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651125144646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651125144693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 13:52:24 2022 " "Processing ended: Thu Apr 28 13:52:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651125144693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651125144693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651125144693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651125144693 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 201 s " "Quartus Prime Full Compilation was successful. 0 errors, 201 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651125145414 ""}
