// Seed: 1482262417
module module_0 #(
    parameter id_1 = 32'd63,
    parameter id_2 = 32'd77
);
  logic [1 : 1 'h0] _id_1;
  ;
  wire _id_2;
  wire [1 : id_1] id_3;
  wire id_4;
  assign id_3 = id_2;
  assign module_1.id_3 = 0;
  assign id_3 = 1 ? -1 !=? id_4 : id_1;
  logic [-1 : id_2] id_5;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri0 id_5
);
  logic id_7;
  module_0 modCall_1 ();
  assign id_4 = -1;
endmodule
