
- Global:
    Print    :  true

- Library:
    Name     :  dummy_plug
    Format   :  "add_vhdl_file sim_1     #{library_name} #{file_name}"
    Exclude  :  ["../../../Dummy_Plug/src/main/vhdl/core/sync_alt.vhd"]
    PathList :  ["../../../Dummy_Plug/src/main/vhdl/"]

- Library:
    Name     :  pipework
    Format   :  "add_vhdl_file sources_1 #{library_name} #{file_name}"
    PathList :  
        - "../../../PipeWork/src/"
    Use      :
        - "SDPRAM(XILINX_AUTO_SELECT)"

- Library:
    Name     :  work
    Format   :  "add_vhdl_file sim_1     #{library_name} #{file_name}"
    PathList :  
        - "../../../src/test/vhdl/axi4_register_interface/"
    Top      :  ["AXI4_REGISTER_INTERFACE_TEST_BENCH_32_32_0",
                 "AXI4_REGISTER_INTERFACE_TEST_BENCH_32_32_1",
                 "AXI4_REGISTER_INTERFACE_TEST_BENCH_32_64_0",
                 "AXI4_REGISTER_INTERFACE_TEST_BENCH_32_64_1",
                 "AXI4_REGISTER_INTERFACE_TEST_BENCH_64_32_0",
                 "AXI4_REGISTER_INTERFACE_TEST_BENCH_64_32_1"]
