Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/bhanu/verilog/Single_cpu/selection_isim_beh.exe -prj /home/bhanu/verilog/Single_cpu/selection_beh.prj work.selection work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/bhanu/verilog/Single_cpu/datapath.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/bhanu/verilog/Single_cpu/datapath.v" Line 462: Port dsel is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 94992 KB
Fuse CPU Usage: 1170 ms
Compiling module mux_921
Compiling module selection
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/bhanu/verilog/Single_cpu/selection_isim_beh.exe
Fuse Memory Usage: 655160 KB
Fuse CPU Usage: 1170 ms
GCC CPU Usage: 330 ms
