OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/kagan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/spm/runs/openlane_test/tmp/routing/22-fill.odb'…
Reading design constraints file at '/openlane/designs/spm/src/spm.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   spm
Die area:                 ( 0 0 ) ( 96990 107710 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     913
Number of terminals:      38
Number of snets:          2
Number of nets:           308

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 62.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 12658.
[INFO DRT-0033] mcon shape region query size = 3456.
[INFO DRT-0033] met1 shape region query size = 2850.
[INFO DRT-0033] via shape region query size = 576.
[INFO DRT-0033] met2 shape region query size = 225.
[INFO DRT-0033] via2 shape region query size = 480.
[INFO DRT-0033] met3 shape region query size = 291.
[INFO DRT-0033] via3 shape region query size = 480.
[INFO DRT-0033] met4 shape region query size = 126.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 130 pins.
[INFO DRT-0081]   Complete 44 unique inst patterns.
[INFO DRT-0084]   Complete 192 groups.
#scanned instances     = 913
#unique  instances     = 62
#stdCellGenAp          = 1289
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 886
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 933
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 120.36 (MB), peak = 120.36 (MB)

Number of guides:     1883

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 660.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 532.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 291.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 13.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 953 vertical wires in 1 frboxes and 545 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 78 vertical wires in 1 frboxes and 126 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 124.38 (MB), peak = 124.38 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 124.38 (MB), peak = 124.38 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 132.14 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 131.68 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 135.71 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 140.54 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 141.32 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:01, memory = 141.47 (MB).
[INFO DRT-0199]   Number of violations = 55.
Viol/Layer        met1   met2
Min Hole             2      0
Recheck             37      8
Short                8      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 486.71 (MB), peak = 486.71 (MB)
Total wire length = 6224 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2599 um.
Total wire length on LAYER met2 = 3449 um.
Total wire length on LAYER met3 = 114 um.
Total wire length on LAYER met4 = 61 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1748.
Up-via summary (total 1748):

-----------------------
 FR_MASTERSLICE       0
            li1     869
           met1     864
           met2      13
           met3       2
           met4       0
-----------------------
                   1748


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 55 violations.
    elapsed time = 00:00:00, memory = 487.86 (MB).
    Completing 20% with 55 violations.
    elapsed time = 00:00:00, memory = 488.37 (MB).
    Completing 30% with 55 violations.
    elapsed time = 00:00:00, memory = 492.24 (MB).
    Completing 40% with 55 violations.
    elapsed time = 00:00:00, memory = 493.01 (MB).
    Completing 50% with 54 violations.
    elapsed time = 00:00:00, memory = 495.33 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:00, memory = 495.33 (MB).
    Completing 70% with 42 violations.
    elapsed time = 00:00:00, memory = 496.62 (MB).
    Completing 80% with 42 violations.
    elapsed time = 00:00:00, memory = 496.62 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 496.62 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 496.62 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met2
Metal Spacing        0      1
Recheck              4      3
Short                3      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.92 (MB), peak = 496.92 (MB)
Total wire length = 6191 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2602 um.
Total wire length on LAYER met2 = 3416 um.
Total wire length on LAYER met3 = 111 um.
Total wire length on LAYER met4 = 61 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1762.
Up-via summary (total 1762):

-----------------------
 FR_MASTERSLICE       0
            li1     869
           met1     878
           met2      13
           met3       2
           met4       0
-----------------------
                   1762


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 496.92 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 496.92 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 496.92 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 496.92 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 496.92 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 496.92 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 496.92 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 511.68 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 511.68 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 511.68 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 511.68 (MB), peak = 511.68 (MB)
Total wire length = 6194 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2618 um.
Total wire length on LAYER met2 = 3391 um.
Total wire length on LAYER met3 = 123 um.
Total wire length on LAYER met4 = 61 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1760.
Up-via summary (total 1760):

-----------------------
 FR_MASTERSLICE       0
            li1     869
           met1     875
           met2      14
           met3       2
           met4       0
-----------------------
                   1760


[INFO DRT-0198] Complete detail routing.
Total wire length = 6194 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2618 um.
Total wire length on LAYER met2 = 3391 um.
Total wire length on LAYER met3 = 123 um.
Total wire length on LAYER met4 = 61 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1760.
Up-via summary (total 1760):

-----------------------
 FR_MASTERSLICE       0
            li1     869
           met1     875
           met2      14
           met3       2
           met4       0
-----------------------
                   1760


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 511.68 (MB), peak = 511.68 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.odb'…
Writing netlist to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.nl.v'…
Writing powered netlist to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.pnl.v'…
Writing layout to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.def'…
