

================================================================
== Vitis HLS Report for 'MAC_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Wed Oct 30 15:12:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MAC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|        18|         13|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 13, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%z = alloca i32 1"   --->   Operation 21 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 22 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pow = alloca i32 1"   --->   Operation 23 'alloca' 'pow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a"   --->   Operation 25 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j"   --->   Operation 26 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b"   --->   Operation 27 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%c_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c"   --->   Operation 28 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 1, i32 %pow"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %c_read, i32 %y"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %b_read, i32 %z"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.78>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [MAC.c:16]   --->   Operation 34 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [MAC.c:16]   --->   Operation 35 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.43ns)   --->   "%icmp_ln26 = icmp_slt  i32 %i_cast, i32 %j_read" [MAC.c:26]   --->   Operation 37 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.66ns)   --->   "%add_ln16 = add i31 %i_load, i31 1" [MAC.c:16]   --->   Operation 38 'add' 'add_ln16' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body10.preheader.exitStub, void %for.body.split" [MAC.c:26]   --->   Operation 39 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%z_load = load i32 %z" [MAC.c:38]   --->   Operation 40 'load' 'z_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%pow_load = load i32 %pow" [MAC.c:40]   --->   Operation 41 'load' 'pow_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (5.09ns)   --->   "%tmp_1 = fcmp_ogt  i32 %z_load, i32 0" [MAC.c:28]   --->   Operation 42 'fcmp' 'tmp_1' <Predicate = (icmp_ln26)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [4/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 43 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 %add_ln16, i31 %i" [MAC.c:26]   --->   Operation 44 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %z_load" [MAC.c:28]   --->   Operation 45 'bitcast' 'bitcast_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30" [MAC.c:28]   --->   Operation 46 'partselect' 'tmp' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28" [MAC.c:28]   --->   Operation 47 'trunc' 'trunc_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.47ns)   --->   "%icmp_ln28 = icmp_ne  i8 %tmp, i8 255" [MAC.c:28]   --->   Operation 48 'icmp' 'icmp_ln28' <Predicate = (icmp_ln26)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (2.40ns)   --->   "%icmp_ln28_1 = icmp_eq  i23 %trunc_ln28, i23 0" [MAC.c:28]   --->   Operation 49 'icmp' 'icmp_ln28_1' <Predicate = (icmp_ln26)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln28 = or i1 %icmp_ln28_1, i1 %icmp_ln28" [MAC.c:28]   --->   Operation 50 'or' 'or_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/2] (5.09ns)   --->   "%tmp_1 = fcmp_ogt  i32 %z_load, i32 0" [MAC.c:28]   --->   Operation 51 'fcmp' 'tmp_1' <Predicate = (icmp_ln26)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%and_ln28 = and i1 %or_ln28, i1 %tmp_1" [MAC.c:28]   --->   Operation 52 'and' 'and_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %and_ln28, i32 1, i32 -1" [MAC.c:37]   --->   Operation 53 'select' 'select_ln37' <Predicate = (icmp_ln26)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [3/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 54 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 55 [4/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 55 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [4/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 56 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [2/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 57 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 58 [3/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 58 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [3/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 59 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 60 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 61 [2/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 61 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [2/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 62 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %pow_1, i32 %pow" [MAC.c:26]   --->   Operation 63 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 1.61>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%y_load_2 = load i32 %y"   --->   Operation 89 'load' 'y_load_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %z_5_out, i32 %y_load_2"   --->   Operation 90 'write' 'write_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 64 [1/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 64 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 65 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.92>
ST_8 : Operation 66 [4/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 66 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [7/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 67 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 68 [3/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 68 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [6/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 69 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 70 [2/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 70 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [5/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 71 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 72 [1/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 72 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [4/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 73 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [MAC.c:37]   --->   Operation 74 'load' 'y_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 75 [7/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 75 'fadd' 'y_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [3/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 76 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 77 [6/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 77 'fadd' 'y_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [2/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 78 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 79 [5/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 79 'fadd' 'y_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 80 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 81 [4/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 81 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %z_1, i32 %z" [MAC.c:26]   --->   Operation 82 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 83 [3/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 83 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 84 [2/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 84 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 85 [1/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 85 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.61>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [MAC.c:16]   --->   Operation 86 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %y_1, i32 %y" [MAC.c:26]   --->   Operation 87 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body" [MAC.c:26]   --->   Operation 88 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
z                 (alloca      ) [ 01111111111111110000]
y                 (alloca      ) [ 01111111111111111111]
pow               (alloca      ) [ 01111110000000000000]
i                 (alloca      ) [ 01100000000000000000]
a_read            (read        ) [ 00111111000000000000]
j_read            (read        ) [ 00100000000000000000]
b_read            (read        ) [ 00000000000000000000]
c_read            (read        ) [ 00000000000000000000]
store_ln0         (store       ) [ 00000000000000000000]
store_ln0         (store       ) [ 00000000000000000000]
store_ln0         (store       ) [ 00000000000000000000]
store_ln0         (store       ) [ 00000000000000000000]
br_ln0            (br          ) [ 00000000000000000000]
i_load            (load        ) [ 00000000000000000000]
i_cast            (zext        ) [ 00000000000000000000]
specpipeline_ln0  (specpipeline) [ 00000000000000000000]
icmp_ln26         (icmp        ) [ 01111111111111100000]
add_ln16          (add         ) [ 00000000000000000000]
br_ln26           (br          ) [ 00000000000000000000]
z_load            (load        ) [ 01011111111111100000]
pow_load          (load        ) [ 00011111111100000000]
store_ln26        (store       ) [ 00000000000000000000]
bitcast_ln28      (bitcast     ) [ 00000000000000000000]
tmp               (partselect  ) [ 00000000000000000000]
trunc_ln28        (trunc       ) [ 00000000000000000000]
icmp_ln28         (icmp        ) [ 00000000000000000000]
icmp_ln28_1       (icmp        ) [ 00000000000000000000]
or_ln28           (or          ) [ 00000000000000000000]
tmp_1             (fcmp        ) [ 00000000000000000000]
and_ln28          (and         ) [ 00000000000000000000]
select_ln37       (select      ) [ 00001111000000000000]
pow_1             (fmul        ) [ 00000010000000000000]
store_ln26        (store       ) [ 00000000000000000000]
mul               (fmul        ) [ 00000000111100000000]
mul4              (fmul        ) [ 01000000111111100000]
mul2              (fmul        ) [ 01111100000011111110]
y_load            (load        ) [ 01111100000001111110]
z_1               (fsub        ) [ 00100000000000010000]
store_ln26        (store       ) [ 00000000000000000000]
y_1               (fadd        ) [ 00000010000000000001]
specloopname_ln16 (specloopname) [ 00000000000000000000]
store_ln26        (store       ) [ 00000000000000000000]
br_ln26           (br          ) [ 00000000000000000000]
y_load_2          (load        ) [ 00000000000000000000]
write_ln0         (write       ) [ 00000000000000000000]
ret_ln0           (ret         ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="j">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="z_5_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_5_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="z_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="y_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="pow_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pow/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="b_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="c_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="z_1/8 y_1/12 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="pow_1/2 mul/4 mul2/8 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="0" index="1" bw="32" slack="2"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pow_1 mul mul2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_1 y_1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="31" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="1"/>
<pin id="149" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln26_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="31" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln16_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="z_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="pow_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln26_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="0" index="1" bw="31" slack="1"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="bitcast_ln28_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="0" index="3" bw="6" slack="0"/>
<pin id="186" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln28_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln28_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln28_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="23" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln28_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="and_ln28_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln37_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln26_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="5"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="y_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="11"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln26_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="14"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/15 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln26_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="18"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/19 "/>
</bind>
</comp>

<comp id="246" class="1004" name="y_load_2_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="5"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load_2/6 "/>
</bind>
</comp>

<comp id="250" class="1005" name="z_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="257" class="1005" name="y_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="265" class="1005" name="pow_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pow "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="279" class="1005" name="a_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="3"/>
<pin id="281" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="j_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln26_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="293" class="1005" name="z_load_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_load "/>
</bind>
</comp>

<comp id="300" class="1005" name="pow_load_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pow_load "/>
</bind>
</comp>

<comp id="307" class="1005" name="select_ln37_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="313" class="1005" name="mul4_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="318" class="1005" name="y_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="103" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="126"><net_src comp="99" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="86" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="80" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="147" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="165" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="172"><net_src comp="169" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="177"><net_src comp="159" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="178" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="181" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="191" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="195" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="112" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="117" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="240"><net_src comp="123" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="123" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="253"><net_src comp="52" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="260"><net_src comp="56" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="268"><net_src comp="60" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="275"><net_src comp="64" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="282"><net_src comp="68" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="287"><net_src comp="74" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="292"><net_src comp="154" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="165" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="303"><net_src comp="169" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="310"><net_src comp="219" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="316"><net_src comp="108" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="321"><net_src comp="232" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z_5_out | {6 }
 - Input state : 
	Port: MAC_Pipeline_VITIS_LOOP_26_1 : c | {1 }
	Port: MAC_Pipeline_VITIS_LOOP_26_1 : b | {1 }
	Port: MAC_Pipeline_VITIS_LOOP_26_1 : j | {1 }
	Port: MAC_Pipeline_VITIS_LOOP_26_1 : a | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		i_cast : 1
		icmp_ln26 : 2
		add_ln16 : 1
		br_ln26 : 3
		tmp_1 : 1
		pow_1 : 1
		store_ln26 : 2
	State 3
		tmp : 1
		trunc_ln28 : 1
		icmp_ln28 : 2
		icmp_ln28_1 : 2
		or_ln28 : 3
		and_ln28 : 3
		select_ln37 : 3
	State 4
	State 5
	State 6
		write_ln0 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		y_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_103      |    3    |   143   |   140   |
|          |       grp_fu_108      |    3    |   143   |   140   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_99       |    2    |   306   |   231   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln26_fu_154   |    0    |    0    |    18   |
|   icmp   |    icmp_ln28_fu_195   |    0    |    0    |    11   |
|          |   icmp_ln28_1_fu_201  |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln16_fu_159    |    0    |    0    |    38   |
|----------|-----------------------|---------|---------|---------|
|  select  |   select_ln37_fu_219  |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln28_fu_207    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln28_fu_213    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   a_read_read_fu_68   |    0    |    0    |    0    |
|   read   |   j_read_read_fu_74   |    0    |    0    |    0    |
|          |   b_read_read_fu_80   |    0    |    0    |    0    |
|          |   c_read_read_fu_86   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_92 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_112      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |     i_cast_fu_150     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       tmp_fu_181      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln28_fu_191   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    8    |   592   |   629   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   a_read_reg_279  |   32   |
|     i_reg_272     |   31   |
| icmp_ln26_reg_289 |    1   |
|   j_read_reg_284  |   32   |
|    mul4_reg_313   |   32   |
|  pow_load_reg_300 |   32   |
|    pow_reg_265    |   32   |
|      reg_117      |   32   |
|      reg_123      |   32   |
|select_ln37_reg_307|   32   |
|   y_load_reg_318  |   32   |
|     y_reg_257     |   32   |
|   z_load_reg_293  |   32   |
|     z_reg_250     |   32   |
+-------------------+--------+
|       Total       |   416  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_99 |  p0  |   3  |  32  |   96   ||    13   |
|  grp_fu_99 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_103 |  p0  |   4  |  32  |   128  ||    17   |
| grp_fu_103 |  p1  |   3  |  32  |   96   ||    13   |
| grp_fu_112 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   448  || 8.17971 ||    61   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   592  |   629  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   61   |
|  Register |    -   |    -   |   416  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |  1008  |   690  |
+-----------+--------+--------+--------+--------+
