// Seed: 2221189866
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_6 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd12,
    parameter id_5 = 32'd26,
    parameter id_8 = 32'd86
) (
    inout  tri0  id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  tri   id_3,
    output wire  _id_4,
    output uwire _id_5,
    output tri1  id_6
);
  logic [id_4 : id_5] _id_8;
  wire [-1 : 1] id_9[id_8 : -1];
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
