top_module: soc_top

# Global Define files (optional)  
define_files: 
  - ./rtl/define.vh
#  - ./rtl/global_define.vh

# Module definitions
rtl_path:
  - ./rtl/irqqqq.sv
  - ./rtl/cpu_core.v
  - ./rtl/uart_controller.v

instances:
  - module: cpu_core
    name: u_cpu
    parameters:
  - module: irqqqq
    name: u_irqqqq

  - module: uart_controller
    name: u_uart
    parameters:
      BAUD_RATE: 9600
      DATA_BITS: 16

##sub_moduel con
connections:
  u_cpu.a_hready : hready_out
  u_cpu.irq      : "{6'b0,irq[0],uart_irq}"
  u_uart.hsel_ahb: 1'b1
  u_cpu.test_in  : irq[1:0]
  u_uart.test_out:

##signal group con
bounding_con:
  - ahb:
      u_cpu.a_*    : cpu_ahbm_*
      u_uart.*_ahb  :  cpu_ahbm_*


