#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000156addac400 .scope module, "mips_2_tb" "mips_2_tb" 2 1;
 .timescale 0 0;
v00000156ade46340_0 .net "aluout", 31 0, v00000156ade2a8b0_0;  1 drivers
v00000156ade46c00_0 .var "clk", 0 0;
v00000156ade46ca0_0 .var "instr", 31 0;
v00000156ade463e0_0 .net "memWrite", 0 0, v00000156addd5570_0;  1 drivers
v00000156ade46d40_0 .net "pc", 31 0, v00000156ade29730_0;  1 drivers
v00000156ade46660_0 .var "readData", 31 0;
v00000156ade46e80_0 .var "reset", 0 0;
v00000156ade46200_0 .net "writeData", 31 0, L_00000156addcc990;  1 drivers
S_00000156addac590 .scope module, "uut" "mips" 2 16, 3 1 0, S_00000156addac400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "readData";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writeData";
    .port_info 7 /OUTPUT 1 "memWrite";
v00000156ade2d6f0_0 .net "aluControl", 3 0, v00000156addd4670_0;  1 drivers
v00000156ade2d790_0 .net "aluSrc", 0 0, v00000156addd51b0_0;  1 drivers
v00000156ade2d830_0 .net "aluout", 31 0, v00000156ade2a8b0_0;  alias, 1 drivers
v00000156ade2dab0_0 .net "clk", 0 0, v00000156ade46c00_0;  1 drivers
v00000156ade2db50_0 .net "instr", 31 0, v00000156ade46ca0_0;  1 drivers
v00000156ade2dbf0_0 .net "jump", 0 0, v00000156addd57f0_0;  1 drivers
v00000156ade2dc90_0 .net "memWrite", 0 0, v00000156addd5570_0;  alias, 1 drivers
v00000156ade2ddd0_0 .net "memtoReg", 0 0, v00000156addd4990_0;  1 drivers
v00000156ade45440_0 .net "pc", 31 0, v00000156ade29730_0;  alias, 1 drivers
v00000156ade456c0_0 .net "pcsrc", 0 0, L_00000156addcc920;  1 drivers
v00000156ade45da0_0 .net "readData", 31 0, v00000156ade46660_0;  1 drivers
v00000156ade45260_0 .net "regWrite", 0 0, v00000156addd56b0_0;  1 drivers
v00000156ade45760_0 .net "regdst", 0 0, v00000156addd3a90_0;  1 drivers
v00000156ade46f20_0 .net "reset", 0 0, v00000156ade46e80_0;  1 drivers
v00000156ade45a80_0 .net "writeData", 31 0, L_00000156addcc990;  alias, 1 drivers
v00000156ade46840_0 .net "zero", 0 0, L_00000156ade46b60;  1 drivers
L_00000156ade465c0 .part v00000156ade46ca0_0, 26, 6;
L_00000156ade45080 .part v00000156ade46ca0_0, 0, 6;
S_00000156addac720 .scope module, "c" "controller" 3 14, 4 1 0, S_00000156addac590;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 4 "aluControl";
    .port_info 4 /OUTPUT 1 "memWrite";
    .port_info 5 /OUTPUT 1 "regWrite";
    .port_info 6 /OUTPUT 1 "aluSrc";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 1 "memtoReg";
    .port_info 9 /OUTPUT 1 "pcsrc";
    .port_info 10 /OUTPUT 1 "regdst";
L_00000156addcc920 .functor AND 1, L_00000156ade46b60, v00000156addd39f0_0, C4<1>, C4<1>;
v00000156addd4df0_0 .net "aluControl", 3 0, v00000156addd4670_0;  alias, 1 drivers
v00000156addd3b30_0 .net "aluSrc", 0 0, v00000156addd51b0_0;  alias, 1 drivers
v00000156addd52f0_0 .net "aluop", 1 0, v00000156addd4c10_0;  1 drivers
v00000156addd45d0_0 .net "branch", 0 0, v00000156addd39f0_0;  1 drivers
v00000156addd47b0_0 .net "funct", 5 0, L_00000156ade45080;  1 drivers
v00000156addd5750_0 .net "jump", 0 0, v00000156addd57f0_0;  alias, 1 drivers
v00000156addd5430_0 .net "memWrite", 0 0, v00000156addd5570_0;  alias, 1 drivers
v00000156addd3bd0_0 .net "memtoReg", 0 0, v00000156addd4990_0;  alias, 1 drivers
v00000156addd4e90_0 .net "opcode", 5 0, L_00000156ade465c0;  1 drivers
v00000156addd3950_0 .net "pcsrc", 0 0, L_00000156addcc920;  alias, 1 drivers
v00000156addd5070_0 .net "regWrite", 0 0, v00000156addd56b0_0;  alias, 1 drivers
v00000156addd3c70_0 .net "regdst", 0 0, v00000156addd3a90_0;  alias, 1 drivers
v00000156addd4f30_0 .net "zero", 0 0, L_00000156ade46b60;  alias, 1 drivers
S_00000156adda9900 .scope module, "ad" "aluDecoder" 4 25, 5 1 0, S_00000156addac720;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 4 "aluControl";
v00000156addd4670_0 .var "aluControl", 3 0;
v00000156addd4d50_0 .net "aluop", 1 0, v00000156addd4c10_0;  alias, 1 drivers
v00000156addd3e50_0 .net "funct", 5 0, L_00000156ade45080;  alias, 1 drivers
v00000156addd5610_0 .net "opcode", 5 0, L_00000156ade465c0;  alias, 1 drivers
E_00000156addc69f0 .event anyedge, v00000156addd4d50_0, v00000156addd5610_0, v00000156addd3e50_0;
S_00000156adda9a90 .scope module, "md" "mainDecoder" 4 13, 6 1 0, S_00000156addac720;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "memWrite";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "aluSrc";
    .port_info 4 /OUTPUT 1 "jump";
    .port_info 5 /OUTPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 2 "aluop";
v00000156addd51b0_0 .var "aluSrc", 0 0;
v00000156addd4c10_0 .var "aluop", 1 0;
v00000156addd39f0_0 .var "branch", 0 0;
v00000156addd57f0_0 .var "jump", 0 0;
v00000156addd5570_0 .var "memWrite", 0 0;
v00000156addd4990_0 .var "memtoReg", 0 0;
v00000156addd5390_0 .net "opcode", 5 0, L_00000156ade465c0;  alias, 1 drivers
v00000156addd56b0_0 .var "regWrite", 0 0;
v00000156addd3a90_0 .var "regdst", 0 0;
E_00000156addc6a70 .event anyedge, v00000156addd5610_0;
S_00000156adda9c20 .scope module, "dp" "datapath" 3 28, 7 1 0, S_00000156addac590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "readData";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /INPUT 1 "aluSrc";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /INPUT 1 "memtoReg";
    .port_info 8 /INPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "regdst";
    .port_info 10 /INPUT 4 "aluControl";
    .port_info 11 /OUTPUT 32 "pc";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writeData";
    .port_info 14 /OUTPUT 1 "zero";
v00000156ade2e410_0 .net *"_ivl_11", 0 0, L_00000156ade462a0;  1 drivers
v00000156ade2d3d0_0 .net *"_ivl_12", 15 0, L_00000156ade45120;  1 drivers
v00000156ade2cb10_0 .net *"_ivl_15", 15 0, L_00000156ade46480;  1 drivers
v00000156ade2d330_0 .net "aluControl", 3 0, v00000156addd4670_0;  alias, 1 drivers
v00000156ade2d150_0 .net "aluSrc", 0 0, v00000156addd51b0_0;  alias, 1 drivers
v00000156ade2c890_0 .net "aluout", 31 0, v00000156ade2a8b0_0;  alias, 1 drivers
v00000156ade2cc50_0 .net "clk", 0 0, v00000156ade46c00_0;  alias, 1 drivers
v00000156ade2e190_0 .net "data_wb", 31 0, L_00000156ade46700;  1 drivers
v00000156ade2d8d0_0 .net "instr", 31 0, v00000156ade46ca0_0;  alias, 1 drivers
v00000156ade2d290_0 .net "jump", 0 0, v00000156addd57f0_0;  alias, 1 drivers
v00000156ade2d5b0_0 .net "memtoReg", 0 0, v00000156addd4990_0;  alias, 1 drivers
v00000156ade2ce30_0 .net "pc", 31 0, v00000156ade29730_0;  alias, 1 drivers
v00000156ade2e2d0_0 .net "pcsrc", 0 0, L_00000156addcc920;  alias, 1 drivers
v00000156ade2e370_0 .net "readData", 31 0, v00000156ade46660_0;  alias, 1 drivers
v00000156ade2e4b0_0 .net "regWrite", 0 0, v00000156addd56b0_0;  alias, 1 drivers
v00000156ade2d470_0 .net "reg_write_address", 4 0, L_00000156ade46980;  1 drivers
v00000156ade2ced0_0 .net "regdst", 0 0, v00000156addd3a90_0;  alias, 1 drivers
v00000156ade2d650_0 .net "reset", 0 0, v00000156ade46e80_0;  alias, 1 drivers
v00000156ade2d510_0 .net "scra", 31 0, L_00000156addcced0;  1 drivers
v00000156ade2c610_0 .net "scrb", 31 0, L_00000156ade45800;  1 drivers
v00000156ade2ca70_0 .net "writeData", 31 0, L_00000156addcc990;  alias, 1 drivers
v00000156ade2d970_0 .net "zero", 0 0, L_00000156ade46b60;  alias, 1 drivers
L_00000156ade45c60 .part v00000156ade46ca0_0, 0, 26;
L_00000156ade453a0 .part v00000156ade46ca0_0, 16, 5;
L_00000156ade45ee0 .part v00000156ade46ca0_0, 11, 5;
L_00000156ade46160 .part v00000156ade46ca0_0, 21, 5;
L_00000156ade46de0 .part v00000156ade46ca0_0, 16, 5;
L_00000156ade462a0 .part v00000156ade46ca0_0, 15, 1;
LS_00000156ade45120_0_0 .concat [ 1 1 1 1], L_00000156ade462a0, L_00000156ade462a0, L_00000156ade462a0, L_00000156ade462a0;
LS_00000156ade45120_0_4 .concat [ 1 1 1 1], L_00000156ade462a0, L_00000156ade462a0, L_00000156ade462a0, L_00000156ade462a0;
LS_00000156ade45120_0_8 .concat [ 1 1 1 1], L_00000156ade462a0, L_00000156ade462a0, L_00000156ade462a0, L_00000156ade462a0;
LS_00000156ade45120_0_12 .concat [ 1 1 1 1], L_00000156ade462a0, L_00000156ade462a0, L_00000156ade462a0, L_00000156ade462a0;
L_00000156ade45120 .concat [ 4 4 4 4], LS_00000156ade45120_0_0, LS_00000156ade45120_0_4, LS_00000156ade45120_0_8, LS_00000156ade45120_0_12;
L_00000156ade46480 .part v00000156ade46ca0_0, 0, 16;
L_00000156ade46520 .concat [ 16 16 0 0], L_00000156ade46480, L_00000156ade45120;
S_00000156adda55b0 .scope module, "aluSrcmux" "mux2to1" 7 45, 8 1 0, S_00000156adda9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_00000156addc6cf0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v00000156addd3ef0_0 .net "a", 31 0, L_00000156addcc990;  alias, 1 drivers
v00000156addd4710_0 .net "b", 31 0, L_00000156ade46520;  1 drivers
v00000156addd48f0_0 .net "out", 31 0, L_00000156ade45800;  alias, 1 drivers
v00000156addd3d10_0 .net "sel", 0 0, v00000156addd51b0_0;  alias, 1 drivers
L_00000156ade45800 .functor MUXZ 32, L_00000156addcc990, L_00000156ade46520, v00000156addd51b0_0, C4<>;
S_00000156adda5740 .scope module, "alu_inst" "alu" 7 59, 9 1 0, S_00000156adda9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "var1";
    .port_info 1 /INPUT 32 "var2";
    .port_info 2 /INPUT 4 "aluControl";
    .port_info 3 /OUTPUT 32 "aluout";
    .port_info 4 /OUTPUT 1 "zero";
P_00000156addc7870 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
L_00000156addcca00 .functor AND 1, L_00000156ade467a0, L_00000156ade468e0, C4<1>, C4<1>;
L_00000156ade471b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000156addd4170_0 .net/2u *"_ivl_0", 31 0, L_00000156ade471b0;  1 drivers
L_00000156ade47240 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000156addd42b0_0 .net/2s *"_ivl_10", 1 0, L_00000156ade47240;  1 drivers
L_00000156ade47288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000156addd4a30_0 .net/2s *"_ivl_12", 1 0, L_00000156ade47288;  1 drivers
v00000156addd4ad0_0 .net *"_ivl_14", 1 0, L_00000156ade46ac0;  1 drivers
v00000156addd4fd0_0 .net *"_ivl_2", 0 0, L_00000156ade467a0;  1 drivers
L_00000156ade471f8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v00000156addd4b70_0 .net/2u *"_ivl_4", 3 0, L_00000156ade471f8;  1 drivers
v00000156addd4cb0_0 .net *"_ivl_6", 0 0, L_00000156ade468e0;  1 drivers
v00000156addce2b0_0 .net *"_ivl_9", 0 0, L_00000156addcca00;  1 drivers
v00000156addcead0_0 .net "aluControl", 3 0, v00000156addd4670_0;  alias, 1 drivers
v00000156ade2a8b0_0 .var "aluout", 31 0;
v00000156ade2a310_0 .net "var1", 31 0, L_00000156addcced0;  alias, 1 drivers
v00000156ade2adb0_0 .net "var2", 31 0, L_00000156ade45800;  alias, 1 drivers
v00000156ade29eb0_0 .net "zero", 0 0, L_00000156ade46b60;  alias, 1 drivers
E_00000156addc83b0 .event anyedge, v00000156addd4670_0, v00000156ade2a310_0, v00000156addd48f0_0;
L_00000156ade467a0 .cmp/eq 32, v00000156ade2a8b0_0, L_00000156ade471b0;
L_00000156ade468e0 .cmp/eq 4, v00000156addd4670_0, L_00000156ade471f8;
L_00000156ade46ac0 .functor MUXZ 2, L_00000156ade47288, L_00000156ade47240, L_00000156addcca00, C4<>;
L_00000156ade46b60 .part L_00000156ade46ac0, 0, 1;
S_00000156add9bb60 .scope module, "memtoRegmux" "mux2to1" 7 52, 8 1 0, S_00000156adda9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_00000156addc7eb0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v00000156ade2b2b0_0 .net "a", 31 0, v00000156ade2a8b0_0;  alias, 1 drivers
v00000156ade29690_0 .net "b", 31 0, v00000156ade46660_0;  alias, 1 drivers
v00000156ade2a950_0 .net "out", 31 0, L_00000156ade46700;  alias, 1 drivers
v00000156ade2b210_0 .net "sel", 0 0, v00000156addd4990_0;  alias, 1 drivers
L_00000156ade46700 .functor MUXZ 32, v00000156ade2a8b0_0, v00000156ade46660_0, v00000156addd4990_0, C4<>;
S_00000156add9bcf0 .scope module, "pcmodule" "pc_module" 7 17, 10 1 0, S_00000156adda9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 26 "instr";
    .port_info 5 /OUTPUT 32 "pc";
v00000156ade297d0_0 .net "clk", 0 0, v00000156ade46c00_0;  alias, 1 drivers
v00000156ade2a3b0_0 .net "instr", 25 0, L_00000156ade45c60;  1 drivers
v00000156ade29af0_0 .net "jump", 0 0, v00000156addd57f0_0;  alias, 1 drivers
v00000156ade2ab30_0 .net "pc", 31 0, v00000156ade29730_0;  alias, 1 drivers
v00000156ade2a4f0_0 .net "pcadder4", 31 0, L_00000156ade458a0;  1 drivers
v00000156ade29cd0_0 .net "pcbranch", 31 0, L_00000156ade45b20;  1 drivers
v00000156ade2a450_0 .net "pcjump", 31 0, L_00000156ade460c0;  1 drivers
v00000156ade2ac70_0 .net "pcnext", 31 0, L_00000156ade45580;  1 drivers
v00000156ade2ad10_0 .net "pcnext_temp", 31 0, L_00000156ade451c0;  1 drivers
v00000156ade2af90_0 .net "pcsrc", 0 0, L_00000156addcc920;  alias, 1 drivers
v00000156ade2a590_0 .net "reset", 0 0, v00000156ade46e80_0;  alias, 1 drivers
L_00000156ade45e40 .part L_00000156ade45c60, 0, 16;
S_00000156add9be80 .scope module, "branchmux" "mux2to1" 10 13, 8 1 0, S_00000156add9bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_00000156addc7fb0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v00000156ade2a630_0 .net "a", 31 0, L_00000156ade458a0;  alias, 1 drivers
v00000156ade2b170_0 .net "b", 31 0, L_00000156ade45b20;  alias, 1 drivers
v00000156ade29870_0 .net "out", 31 0, L_00000156ade451c0;  alias, 1 drivers
v00000156ade2a6d0_0 .net "sel", 0 0, L_00000156addcc920;  alias, 1 drivers
L_00000156ade451c0 .functor MUXZ 32, L_00000156ade458a0, L_00000156ade45b20, L_00000156addcc920, C4<>;
S_00000156adda1b30 .scope module, "jumpmux" "mux2to1" 10 15, 8 1 0, S_00000156add9bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_00000156addc80b0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v00000156ade2a770_0 .net "a", 31 0, L_00000156ade451c0;  alias, 1 drivers
v00000156ade29910_0 .net "b", 31 0, L_00000156ade460c0;  alias, 1 drivers
v00000156ade29f50_0 .net "out", 31 0, L_00000156ade45580;  alias, 1 drivers
v00000156ade2a130_0 .net "sel", 0 0, v00000156addd57f0_0;  alias, 1 drivers
L_00000156ade45580 .functor MUXZ 32, L_00000156ade451c0, L_00000156ade460c0, v00000156addd57f0_0, C4<>;
S_00000156adda1cc0 .scope module, "pcadd" "pcadder4" 10 11, 11 1 0, S_00000156add9bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
P_00000156addc79b0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
L_00000156ade47048 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000156ade29c30_0 .net/2u *"_ivl_0", 31 0, L_00000156ade47048;  1 drivers
v00000156ade2b3f0_0 .net "pc_in", 31 0, v00000156ade29730_0;  alias, 1 drivers
v00000156ade2b350_0 .net "pc_out", 31 0, L_00000156ade458a0;  alias, 1 drivers
L_00000156ade458a0 .arith/sum 32, v00000156ade29730_0, L_00000156ade47048;
S_00000156adda1e50 .scope module, "pcbr" "pcbranch" 10 12, 12 1 0, S_00000156add9bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /INPUT 32 "pcadder4";
    .port_info 2 /OUTPUT 32 "pcbranch";
P_00000156addc8130 .param/l "WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
v00000156ade29d70_0 .net *"_ivl_1", 0 0, L_00000156ade454e0;  1 drivers
v00000156ade299b0_0 .net *"_ivl_2", 15 0, L_00000156ade45940;  1 drivers
v00000156ade29e10_0 .net *"_ivl_7", 29 0, L_00000156ade45620;  1 drivers
L_00000156ade47090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000156ade2abd0_0 .net/2u *"_ivl_8", 1 0, L_00000156ade47090;  1 drivers
v00000156ade2a810_0 .net "extend", 31 0, L_00000156ade45bc0;  1 drivers
v00000156ade2a090_0 .net "instr", 15 0, L_00000156ade45e40;  1 drivers
v00000156ade2ae50_0 .net "pcadder4", 31 0, L_00000156ade458a0;  alias, 1 drivers
v00000156ade29b90_0 .net "pcbranch", 31 0, L_00000156ade45b20;  alias, 1 drivers
v00000156ade29a50_0 .net "shiftLeft", 31 0, L_00000156ade459e0;  1 drivers
L_00000156ade454e0 .part L_00000156ade45e40, 15, 1;
LS_00000156ade45940_0_0 .concat [ 1 1 1 1], L_00000156ade454e0, L_00000156ade454e0, L_00000156ade454e0, L_00000156ade454e0;
LS_00000156ade45940_0_4 .concat [ 1 1 1 1], L_00000156ade454e0, L_00000156ade454e0, L_00000156ade454e0, L_00000156ade454e0;
LS_00000156ade45940_0_8 .concat [ 1 1 1 1], L_00000156ade454e0, L_00000156ade454e0, L_00000156ade454e0, L_00000156ade454e0;
LS_00000156ade45940_0_12 .concat [ 1 1 1 1], L_00000156ade454e0, L_00000156ade454e0, L_00000156ade454e0, L_00000156ade454e0;
L_00000156ade45940 .concat [ 4 4 4 4], LS_00000156ade45940_0_0, LS_00000156ade45940_0_4, LS_00000156ade45940_0_8, LS_00000156ade45940_0_12;
L_00000156ade45bc0 .concat [ 16 16 0 0], L_00000156ade45e40, L_00000156ade45940;
L_00000156ade45620 .part L_00000156ade45bc0, 0, 30;
L_00000156ade459e0 .concat [ 2 30 0 0], L_00000156ade47090, L_00000156ade45620;
L_00000156ade45b20 .arith/sum 32, L_00000156ade458a0, L_00000156ade459e0;
S_00000156adda9e70 .scope module, "pcff" "pc_ff" 10 10, 13 1 0, S_00000156add9bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pcnext";
    .port_info 3 /OUTPUT 32 "pc";
v00000156ade2b490_0 .net "clk", 0 0, v00000156ade46c00_0;  alias, 1 drivers
v00000156ade29730_0 .var "pc", 31 0;
v00000156ade29ff0_0 .net "pcnext", 31 0, L_00000156ade45580;  alias, 1 drivers
v00000156ade2a9f0_0 .net "reset", 0 0, v00000156ade46e80_0;  alias, 1 drivers
E_00000156addc83f0/0 .event negedge, v00000156ade2a9f0_0;
E_00000156addc83f0/1 .event posedge, v00000156ade2b490_0;
E_00000156addc83f0 .event/or E_00000156addc83f0/0, E_00000156addc83f0/1;
S_00000156addaa000 .scope module, "pcjump_inst" "pcjump" 10 14, 14 1 0, S_00000156add9bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "instr";
    .port_info 1 /INPUT 32 "pcadder4";
    .port_info 2 /OUTPUT 32 "pcjump";
P_00000156addc7ab0 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
v00000156ade2aef0_0 .net *"_ivl_1", 3 0, L_00000156ade45d00;  1 drivers
L_00000156ade470d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000156ade2aa90_0 .net/2u *"_ivl_2", 1 0, L_00000156ade470d8;  1 drivers
v00000156ade295f0_0 .net "instr", 25 0, L_00000156ade45c60;  alias, 1 drivers
v00000156ade2a1d0_0 .net "pcadder4", 31 0, L_00000156ade458a0;  alias, 1 drivers
v00000156ade2a270_0 .net "pcjump", 31 0, L_00000156ade460c0;  alias, 1 drivers
L_00000156ade45d00 .part L_00000156ade458a0, 28, 4;
L_00000156ade460c0 .concat [ 2 26 4 0], L_00000156ade470d8, L_00000156ade45c60, L_00000156ade45d00;
S_00000156addaa190 .scope module, "reg_inst" "register" 7 33, 15 1 0, S_00000156adda9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "reg_address1";
    .port_info 3 /INPUT 5 "reg_address2";
    .port_info 4 /INPUT 5 "reg_write_address";
    .port_info 5 /INPUT 32 "data_wb";
    .port_info 6 /INPUT 1 "regWrite";
    .port_info 7 /OUTPUT 32 "data_out1";
    .port_info 8 /OUTPUT 32 "data_out2";
L_00000156addcced0 .functor BUFZ 32, L_00000156ade45300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000156addcc990 .functor BUFZ 32, L_00000156ade45f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000156ade2c6b0 .array "REGISTER", 0 31, 31 0;
v00000156ade2cf70_0 .net *"_ivl_0", 31 0, L_00000156ade45300;  1 drivers
v00000156ade2da10_0 .net *"_ivl_10", 6 0, L_00000156ade46020;  1 drivers
L_00000156ade47168 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000156ade2e050_0 .net *"_ivl_13", 1 0, L_00000156ade47168;  1 drivers
v00000156ade2d1f0_0 .net *"_ivl_2", 6 0, L_00000156ade46a20;  1 drivers
L_00000156ade47120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000156ade2c930_0 .net *"_ivl_5", 1 0, L_00000156ade47120;  1 drivers
v00000156ade2de70_0 .net *"_ivl_8", 31 0, L_00000156ade45f80;  1 drivers
v00000156ade2c9d0_0 .net "clk", 0 0, v00000156ade46c00_0;  alias, 1 drivers
v00000156ade2dd30_0 .net "data_out1", 31 0, L_00000156addcced0;  alias, 1 drivers
v00000156ade2d010_0 .net "data_out2", 31 0, L_00000156addcc990;  alias, 1 drivers
v00000156ade2df10_0 .net "data_wb", 31 0, L_00000156ade46700;  alias, 1 drivers
v00000156ade2c750_0 .net "regWrite", 0 0, v00000156addd56b0_0;  alias, 1 drivers
v00000156ade2cbb0_0 .net "reg_address1", 4 0, L_00000156ade46160;  1 drivers
v00000156ade2e230_0 .net "reg_address2", 4 0, L_00000156ade46de0;  1 drivers
v00000156ade2cd90_0 .net "reg_write_address", 4 0, L_00000156ade46980;  alias, 1 drivers
v00000156ade2dfb0_0 .net "reset", 0 0, v00000156ade46e80_0;  alias, 1 drivers
L_00000156ade45300 .array/port v00000156ade2c6b0, L_00000156ade46a20;
L_00000156ade46a20 .concat [ 5 2 0 0], L_00000156ade46160, L_00000156ade47120;
L_00000156ade45f80 .array/port v00000156ade2c6b0, L_00000156ade46020;
L_00000156ade46020 .concat [ 5 2 0 0], L_00000156ade46de0, L_00000156ade47168;
S_00000156ade2b790 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 15 16, 15 16 0, S_00000156addaa190;
 .timescale 0 0;
v00000156ade2b0d0_0 .var/i "i", 31 0;
S_00000156ade2c410 .scope module, "regdstmux" "mux2to1" 7 26, 8 1 0, S_00000156adda9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
P_00000156addc7ef0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000000101>;
v00000156ade2e0f0_0 .net "a", 4 0, L_00000156ade453a0;  1 drivers
v00000156ade2c7f0_0 .net "b", 4 0, L_00000156ade45ee0;  1 drivers
v00000156ade2d0b0_0 .net "out", 4 0, L_00000156ade46980;  alias, 1 drivers
v00000156ade2ccf0_0 .net "sel", 0 0, v00000156addd3a90_0;  alias, 1 drivers
L_00000156ade46980 .functor MUXZ 5, L_00000156ade453a0, L_00000156ade45ee0, v00000156addd3a90_0, C4<>;
    .scope S_00000156adda9a90;
T_0 ;
    %wait E_00000156addc6a70;
    %load/vec4 v00000156addd5390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000156addd5570_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000156addd56b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000156addd51b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000156addd57f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000156addd4990_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000156addd39f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000156addd3a90_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000156addd4c10_0, 0, 2;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd5570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd56b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd51b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd57f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd39f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd3a90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000156addd4c10_0, 0, 2;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd5570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd56b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd51b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd57f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd3a90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000156addd4c10_0, 0, 2;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd5570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd56b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd51b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd57f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd3a90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000156addd4c10_0, 0, 2;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd5570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd56b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd51b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd57f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd4990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd3a90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000156addd4c10_0, 0, 2;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd5570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd56b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd51b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd57f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd3a90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000156addd4c10_0, 0, 2;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd5570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd56b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd51b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd57f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd3a90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000156addd4c10_0, 0, 2;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd5570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd56b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd51b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd57f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd3a90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000156addd4c10_0, 0, 2;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd5570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd56b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd51b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd57f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd3a90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000156addd4c10_0, 0, 2;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd5570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd56b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd51b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156addd57f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156addd3a90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000156addd4c10_0, 0, 2;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000156adda9900;
T_1 ;
    %wait E_00000156addc69f0;
    %load/vec4 v00000156addd4d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v00000156addd5610_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v00000156addd3e50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.18;
T_1.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.18;
T_1.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.18;
T_1.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.18;
T_1.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000156addd4670_0, 0, 4;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000156adda9e70;
T_2 ;
    %wait E_00000156addc83f0;
    %load/vec4 v00000156ade2a9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000156ade29730_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000156ade29ff0_0;
    %assign/vec4 v00000156ade29730_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000156addaa190;
T_3 ;
    %wait E_00000156addc83f0;
    %load/vec4 v00000156ade2dfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_1, S_00000156ade2b790;
    %jmp t_0;
    .scope S_00000156ade2b790;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156ade2b0d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000156ade2b0d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000156ade2b0d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156ade2c6b0, 0, 4;
    %load/vec4 v00000156ade2b0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156ade2b0d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_00000156addaa190;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000156ade2c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000156ade2cd90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v00000156ade2df10_0;
    %load/vec4 v00000156ade2cd90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156ade2c6b0, 0, 4;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156ade2c6b0, 0, 4;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000156adda5740;
T_4 ;
    %wait E_00000156addc83b0;
    %load/vec4 v00000156addcead0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000156ade2a8b0_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v00000156ade2a310_0;
    %load/vec4 v00000156ade2adb0_0;
    %and;
    %store/vec4 v00000156ade2a8b0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v00000156ade2a310_0;
    %load/vec4 v00000156ade2adb0_0;
    %or;
    %store/vec4 v00000156ade2a8b0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000156ade2a310_0;
    %load/vec4 v00000156ade2adb0_0;
    %add;
    %store/vec4 v00000156ade2a8b0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v00000156ade2a310_0;
    %load/vec4 v00000156ade2adb0_0;
    %sub;
    %store/vec4 v00000156ade2a8b0_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v00000156ade2a310_0;
    %load/vec4 v00000156ade2adb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v00000156ade2a8b0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000156addac400;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156ade46c00_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v00000156ade46c00_0;
    %inv;
    %store/vec4 v00000156ade46c00_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000156addac400;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156ade46e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000156ade46ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000156ade46660_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156ade46e80_0, 0;
    %pushi/vec4 539099144, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 47 "$display", "ADDI Instruction: R2 = %d (Expected: 8)", v00000156ade46340_0 {0 0 0};
    %pushi/vec4 539164688, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 52 "$display", "ADDI Instruction: R3 = %d (Expected: 16)", v00000156ade46340_0 {0 0 0};
    %pushi/vec4 539361285, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 57 "$display", "ADDI Instruction: R6 = %d (Expected: 5)", v00000156ade46340_0 {0 0 0};
    %pushi/vec4 6692898, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 62 "$display", "SUB Instruction: R4 = %d (Expected: 11)", v00000156ade46340_0 {0 0 0};
    %pushi/vec4 4401189, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 67 "$display", "OR Instruction: R5 = %d (Expected: 24)", v00000156ade46340_0 {0 0 0};
    %pushi/vec4 2351366150, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v00000156ade46660_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 73 "$display", "LW Instruction: R7 = %d (Expected: 35)", v00000156ade46660_0 {0 0 0};
    %pushi/vec4 2888237062, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 78 "$display", "SW Instruction: Memory[6+R1] = %d (Expected: 35)", v00000156ade46200_0 {0 0 0};
    %pushi/vec4 8521770, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 83 "$display", "SLT Instruction: R1 = %d (Expected: 0)", v00000156ade46340_0 {0 0 0};
    %pushi/vec4 8732704, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 88 "$display", "ADD Instruction: R8 = %d (Expected: 35)", v00000156ade46340_0 {0 0 0};
    %pushi/vec4 285671426, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 93 "$display", "BEQ (Equal) Instruction: PC = %h (Expected: PC + 8)", v00000156ade46d40_0 {0 0 0};
    %pushi/vec4 8589344, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 98 "$display", "ADD Instruction: R2 = %d (Expected: 27)", v00000156ade46340_0 {0 0 0};
    %pushi/vec4 15091746, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 103 "$display", "SUB Instruction: R9 = %d (Expected: 30)", v00000156ade46340_0 {0 0 0};
    %pushi/vec4 134217732, 0, 32;
    %store/vec4 v00000156ade46ca0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 108 "$display", "Jump Instruction: PC = %h (Expected: 0x10)", v00000156ade46d40_0 {0 0 0};
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "../../Verification/mips/mips_2_tb.v";
    "mips.v";
    "./Controller/controller.v";
    "./Controller/aluDecoder.v";
    "./Controller/mainDecoder.v";
    "./Datapath/datapath.v";
    "./Datapath/PC/mux2to1.v";
    "./Datapath/ALU/alu.v";
    "./Datapath/PC/pc.v";
    "./Datapath/PC/pcadder4.v";
    "./Datapath/PC/pcbranch.v";
    "./Datapath/PC/pc_ff.v";
    "./Datapath/PC/pcjump.v";
    "./Datapath/Register/register.v";
