// Seed: 1262948710
module module_0 #(
    parameter id_4 = 32'd42
) (
    input  uwire id_0,
    output wand  id_1,
    input  tri1  id_2
);
  logic _id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  always @(posedge 1 ^ id_15[-1 : id_4]) begin : LABEL_0
    $clog2(22);
    ;
  end
  assign module_1.id_1 = 0;
  wire  id_16;
  logic id_17;
endmodule
module module_1 #(
    parameter id_4 = 32'd41
) (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    output supply1 id_3,
    output wor _id_4
    , id_6
);
  wire id_7;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2
  );
  logic [-1 : (  id_4  )] id_8;
endmodule
