// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_probe_timer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng2timer_clearProbeTimer_dout,
        rxEng2timer_clearProbeTimer_empty_n,
        rxEng2timer_clearProbeTimer_read,
        txEng2timer_setProbeTimer_dout,
        txEng2timer_setProbeTimer_empty_n,
        txEng2timer_setProbeTimer_read,
        probeTimer2eventEng_setEvent_din,
        probeTimer2eventEng_setEvent_full_n,
        probeTimer2eventEng_setEvent_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] rxEng2timer_clearProbeTimer_dout;
input   rxEng2timer_clearProbeTimer_empty_n;
output   rxEng2timer_clearProbeTimer_read;
input  [15:0] txEng2timer_setProbeTimer_dout;
input   txEng2timer_setProbeTimer_empty_n;
output   txEng2timer_setProbeTimer_read;
output  [84:0] probeTimer2eventEng_setEvent_din;
input   probeTimer2eventEng_setEvent_full_n;
output   probeTimer2eventEng_setEvent_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2timer_clearProbeTimer_read;
reg txEng2timer_setProbeTimer_read;
reg probeTimer2eventEng_setEvent_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] pt_WaitForWrite_load_load_fu_168_p1;
wire   [0:0] tmp_i_nbreadreq_fu_74_p3;
wire   [0:0] tmp_i_326_nbreadreq_fu_82_p3;
reg    ap_predicate_op33_read_state1;
reg    ap_predicate_op38_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] pt_WaitForWrite_load_reg_319;
reg   [0:0] pt_WaitForWrite_load_reg_319_pp0_iter2_reg;
reg   [0:0] tmp_i_reg_328;
reg   [0:0] tmp_i_reg_328_pp0_iter2_reg;
reg   [0:0] tmp_reg_350;
wire   [0:0] tmp_30_i_nbwritereq_fu_102_p3;
wire   [0:0] or_ln101_fu_279_p2;
reg    ap_predicate_op74_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] pt_WaitForWrite;
reg   [15:0] pt_updSessionID_V;
reg   [15:0] pt_prevSessionID_V;
wire   [9:0] probeTimerTable_address0;
reg    probeTimerTable_ce0;
reg    probeTimerTable_we0;
reg   [32:0] probeTimerTable_d0;
reg   [9:0] probeTimerTable_address1;
reg    probeTimerTable_ce1;
reg    probeTimerTable_we1;
wire   [32:0] probeTimerTable_q1;
reg   [15:0] pt_currSessionID_V;
reg    txEng2timer_setProbeTimer_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng2timer_clearProbeTimer_blk_n;
reg    probeTimer2eventEng_setEvent_blk_n;
reg   [15:0] checkID_V_2_reg_144;
reg   [15:0] checkID_V_2_reg_144_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] checkID_V_2_reg_144_pp0_iter2_reg;
reg   [0:0] pt_WaitForWrite_load_reg_319_pp0_iter1_reg;
reg   [15:0] pt_updSessionID_V_load_reg_323;
reg   [0:0] tmp_i_reg_328_pp0_iter1_reg;
wire   [0:0] icmp_ln1068_fu_229_p2;
reg   [0:0] icmp_ln1068_reg_335;
reg   [9:0] probeTimerTable_addr_1_reg_339;
reg   [9:0] probeTimerTable_addr_1_reg_339_pp0_iter2_reg;
reg   [32:0] probeTimerTable_load_reg_345;
reg   [15:0] ap_phi_mux_checkID_V_2_phi_fu_147_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_checkID_V_2_reg_144;
wire   [0:0] ap_phi_reg_pp0_iter0_fastResume_reg_155;
reg   [0:0] ap_phi_reg_pp0_iter1_fastResume_reg_155;
reg   [0:0] ap_phi_reg_pp0_iter2_fastResume_reg_155;
reg   [0:0] ap_phi_reg_pp0_iter3_fastResume_reg_155;
wire   [63:0] zext_ln587_15_fu_253_p1;
wire   [63:0] zext_ln587_fu_258_p1;
wire   [15:0] add_ln886_fu_241_p2;
wire   [15:0] select_ln92_fu_197_p3;
reg    ap_block_pp0_stage0_01001;
wire   [32:0] or_ln_i_fu_291_p3;
wire   [15:0] add_ln885_fu_185_p2;
wire   [0:0] icmp_ln1064_fu_191_p2;
wire   [31:0] trunc_ln1064_fu_270_p1;
wire   [0:0] icmp_ln1064_76_fu_273_p2;
wire   [31:0] add_ln886_1_fu_285_p2;
wire   [47:0] shl_ln_fu_300_p3;
wire   [47:0] or_ln173_fu_308_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op54_store_state2;
reg    ap_enable_operation_54;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op51_load_state2;
reg    ap_enable_operation_51;
reg    ap_predicate_op56_load_state3;
reg    ap_enable_operation_56;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op68_store_state4;
reg    ap_enable_operation_68;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op70_store_state4;
reg    ap_enable_operation_70;
wire    ap_enable_pp0;
reg    ap_condition_185;
reg    ap_condition_50;
reg    ap_condition_183;
reg    ap_condition_199;
reg    ap_condition_369;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 pt_WaitForWrite = 1'd0;
#0 pt_updSessionID_V = 16'd0;
#0 pt_prevSessionID_V = 16'd0;
#0 pt_currSessionID_V = 16'd0;
end

toe_top_probe_timer_probeTimerTable_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 33 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
probeTimerTable_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(probeTimerTable_address0),
    .ce0(probeTimerTable_ce0),
    .we0(probeTimerTable_we0),
    .d0(probeTimerTable_d0),
    .address1(probeTimerTable_address1),
    .ce1(probeTimerTable_ce1),
    .we1(probeTimerTable_we1),
    .d1(33'd4294975109),
    .q1(probeTimerTable_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_183)) begin
        if ((1'b1 == ap_condition_50)) begin
            ap_phi_reg_pp0_iter1_fastResume_reg_155 <= 1'd1;
        end else if ((1'b1 == ap_condition_185)) begin
            ap_phi_reg_pp0_iter1_fastResume_reg_155 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_fastResume_reg_155 <= ap_phi_reg_pp0_iter0_fastResume_reg_155;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_183)) begin
        if ((1'b1 == ap_condition_50)) begin
            checkID_V_2_reg_144 <= rxEng2timer_clearProbeTimer_dout;
        end else if ((1'b1 == ap_condition_185)) begin
            checkID_V_2_reg_144 <= pt_currSessionID_V;
        end else if ((1'b1 == 1'b1)) begin
            checkID_V_2_reg_144 <= ap_phi_reg_pp0_iter0_checkID_V_2_reg_144;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_183)) begin
        if (((pt_WaitForWrite_load_load_fu_168_p1 == 1'd1) & (icmp_ln1068_fu_229_p2 == 1'd0))) begin
            pt_WaitForWrite <= 1'd0;
        end else if (((tmp_i_nbreadreq_fu_74_p3 == 1'd1) & (pt_WaitForWrite == 1'd0))) begin
            pt_WaitForWrite <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_183)) begin
        if ((pt_WaitForWrite_load_load_fu_168_p1 == 1'd1)) begin
            pt_prevSessionID_V <= add_ln886_fu_241_p2;
        end else if (((tmp_i_nbreadreq_fu_74_p3 == 1'd0) & (pt_WaitForWrite == 1'd0))) begin
            pt_prevSessionID_V <= ap_phi_mux_checkID_V_2_phi_fu_147_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_fastResume_reg_155 <= ap_phi_reg_pp0_iter1_fastResume_reg_155;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_fastResume_reg_155 <= ap_phi_reg_pp0_iter2_fastResume_reg_155;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        checkID_V_2_reg_144_pp0_iter1_reg <= checkID_V_2_reg_144;
        pt_WaitForWrite_load_reg_319 <= pt_WaitForWrite;
        pt_WaitForWrite_load_reg_319_pp0_iter1_reg <= pt_WaitForWrite_load_reg_319;
        pt_updSessionID_V_load_reg_323 <= pt_updSessionID_V;
        tmp_i_reg_328_pp0_iter1_reg <= tmp_i_reg_328;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        checkID_V_2_reg_144_pp0_iter2_reg <= checkID_V_2_reg_144_pp0_iter1_reg;
        probeTimerTable_addr_1_reg_339_pp0_iter2_reg <= probeTimerTable_addr_1_reg_339;
        pt_WaitForWrite_load_reg_319_pp0_iter2_reg <= pt_WaitForWrite_load_reg_319_pp0_iter1_reg;
        tmp_i_reg_328_pp0_iter2_reg <= tmp_i_reg_328_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((pt_WaitForWrite_load_load_fu_168_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1068_reg_335 <= icmp_ln1068_fu_229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_328 == 1'd0) & (pt_WaitForWrite_load_reg_319 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_addr_1_reg_339 <= zext_ln587_15_fu_253_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_i_reg_328_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_load_reg_345 <= probeTimerTable_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_326_nbreadreq_fu_82_p3 == 1'd0) & (tmp_i_nbreadreq_fu_74_p3 == 1'd0) & (pt_WaitForWrite == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pt_currSessionID_V <= select_ln92_fu_197_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_74_p3 == 1'd1) & (pt_WaitForWrite == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pt_updSessionID_V <= txEng2timer_setProbeTimer_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((pt_WaitForWrite == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_328 <= tmp_i_nbreadreq_fu_74_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_328_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_350 <= probeTimerTable_q1[32'd32];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_74_p3 == 1'd0) & (pt_WaitForWrite == 1'd0))) begin
        if ((tmp_i_326_nbreadreq_fu_82_p3 == 1'd1)) begin
            ap_phi_mux_checkID_V_2_phi_fu_147_p4 = rxEng2timer_clearProbeTimer_dout;
        end else if ((tmp_i_326_nbreadreq_fu_82_p3 == 1'd0)) begin
            ap_phi_mux_checkID_V_2_phi_fu_147_p4 = pt_currSessionID_V;
        end else begin
            ap_phi_mux_checkID_V_2_phi_fu_147_p4 = ap_phi_reg_pp0_iter0_checkID_V_2_reg_144;
        end
    end else begin
        ap_phi_mux_checkID_V_2_phi_fu_147_p4 = ap_phi_reg_pp0_iter0_checkID_V_2_reg_144;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op74_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        probeTimer2eventEng_setEvent_blk_n = probeTimer2eventEng_setEvent_full_n;
    end else begin
        probeTimer2eventEng_setEvent_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op74_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimer2eventEng_setEvent_write = 1'b1;
    end else begin
        probeTimer2eventEng_setEvent_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_199)) begin
        if (((pt_WaitForWrite_load_reg_319 == 1'd1) & (icmp_ln1068_reg_335 == 1'd0))) begin
            probeTimerTable_address1 = zext_ln587_fu_258_p1;
        end else if (((tmp_i_reg_328 == 1'd0) & (pt_WaitForWrite_load_reg_319 == 1'd0))) begin
            probeTimerTable_address1 = zext_ln587_15_fu_253_p1;
        end else begin
            probeTimerTable_address1 = 'bx;
        end
    end else begin
        probeTimerTable_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln101_fu_279_p2 == 1'd1) & (tmp_30_i_nbwritereq_fu_102_p3 == 1'd1) & (tmp_reg_350 == 1'd1) & (tmp_i_reg_328_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln101_fu_279_p2 == 1'd0) & (tmp_30_i_nbwritereq_fu_102_p3 == 1'd1) & (tmp_reg_350 == 1'd1) & (tmp_i_reg_328_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        probeTimerTable_ce0 = 1'b1;
    end else begin
        probeTimerTable_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pt_WaitForWrite_load_reg_319 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1068_reg_335 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_328 == 1'd0) & (pt_WaitForWrite_load_reg_319 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        probeTimerTable_ce1 = 1'b1;
    end else begin
        probeTimerTable_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_369)) begin
        if ((or_ln101_fu_279_p2 == 1'd1)) begin
            probeTimerTable_d0 = 33'd0;
        end else if ((or_ln101_fu_279_p2 == 1'd0)) begin
            probeTimerTable_d0 = or_ln_i_fu_291_p3;
        end else begin
            probeTimerTable_d0 = 'bx;
        end
    end else begin
        probeTimerTable_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln101_fu_279_p2 == 1'd1) & (tmp_30_i_nbwritereq_fu_102_p3 == 1'd1) & (tmp_reg_350 == 1'd1) & (tmp_i_reg_328_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln101_fu_279_p2 == 1'd0) & (tmp_30_i_nbwritereq_fu_102_p3 == 1'd1) & (tmp_reg_350 == 1'd1) & (tmp_i_reg_328_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        probeTimerTable_we0 = 1'b1;
    end else begin
        probeTimerTable_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pt_WaitForWrite_load_reg_319 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1068_reg_335 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_we1 = 1'b1;
    end else begin
        probeTimerTable_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op33_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng2timer_clearProbeTimer_blk_n = rxEng2timer_clearProbeTimer_empty_n;
    end else begin
        rxEng2timer_clearProbeTimer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op33_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng2timer_clearProbeTimer_read = 1'b1;
    end else begin
        rxEng2timer_clearProbeTimer_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op38_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txEng2timer_setProbeTimer_blk_n = txEng2timer_setProbeTimer_empty_n;
    end else begin
        txEng2timer_setProbeTimer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op38_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng2timer_setProbeTimer_read = 1'b1;
    end else begin
        txEng2timer_setProbeTimer_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln885_fu_185_p2 = (pt_currSessionID_V + 16'd1);

assign add_ln886_1_fu_285_p2 = ($signed(trunc_ln1064_fu_270_p1) + $signed(32'd4294967295));

assign add_ln886_fu_241_p2 = ($signed(pt_prevSessionID_V) + $signed(16'd65535));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op74_write_state4 == 1'b1) & (probeTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op38_read_state1 == 1'b1) & (txEng2timer_setProbeTimer_empty_n == 1'b0)) | ((ap_predicate_op33_read_state1 == 1'b1) & (rxEng2timer_clearProbeTimer_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op74_write_state4 == 1'b1) & (probeTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op38_read_state1 == 1'b1) & (txEng2timer_setProbeTimer_empty_n == 1'b0)) | ((ap_predicate_op33_read_state1 == 1'b1) & (rxEng2timer_clearProbeTimer_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op74_write_state4 == 1'b1) & (probeTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op38_read_state1 == 1'b1) & (txEng2timer_setProbeTimer_empty_n == 1'b0)) | ((ap_predicate_op33_read_state1 == 1'b1) & (rxEng2timer_clearProbeTimer_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op38_read_state1 == 1'b1) & (txEng2timer_setProbeTimer_empty_n == 1'b0)) | ((ap_predicate_op33_read_state1 == 1'b1) & (rxEng2timer_clearProbeTimer_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((ap_predicate_op74_write_state4 == 1'b1) & (probeTimer2eventEng_setEvent_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_183 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_185 = ((tmp_i_326_nbreadreq_fu_82_p3 == 1'd0) & (tmp_i_nbreadreq_fu_74_p3 == 1'd0) & (pt_WaitForWrite == 1'd0));
end

always @ (*) begin
    ap_condition_199 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_369 = ((tmp_30_i_nbwritereq_fu_102_p3 == 1'd1) & (tmp_reg_350 == 1'd1) & (tmp_i_reg_328_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_50 = ((tmp_i_326_nbreadreq_fu_82_p3 == 1'd1) & (tmp_i_nbreadreq_fu_74_p3 == 1'd0) & (pt_WaitForWrite == 1'd0));
end

always @ (*) begin
    ap_enable_operation_51 = (ap_predicate_op51_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_54 = (ap_predicate_op54_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_56 = (ap_predicate_op56_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_68 = (ap_predicate_op68_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_70 = (ap_predicate_op70_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_checkID_V_2_reg_144 = 'bx;

assign ap_phi_reg_pp0_iter0_fastResume_reg_155 = 'bx;

always @ (*) begin
    ap_predicate_op33_read_state1 = ((tmp_i_326_nbreadreq_fu_82_p3 == 1'd1) & (tmp_i_nbreadreq_fu_74_p3 == 1'd0) & (pt_WaitForWrite == 1'd0));
end

always @ (*) begin
    ap_predicate_op38_read_state1 = ((tmp_i_nbreadreq_fu_74_p3 == 1'd1) & (pt_WaitForWrite == 1'd0));
end

always @ (*) begin
    ap_predicate_op51_load_state2 = ((tmp_i_reg_328 == 1'd0) & (pt_WaitForWrite_load_reg_319 == 1'd0));
end

always @ (*) begin
    ap_predicate_op54_store_state2 = ((pt_WaitForWrite_load_reg_319 == 1'd1) & (icmp_ln1068_reg_335 == 1'd0));
end

always @ (*) begin
    ap_predicate_op56_load_state3 = ((tmp_i_reg_328_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op68_store_state4 = ((or_ln101_fu_279_p2 == 1'd0) & (tmp_30_i_nbwritereq_fu_102_p3 == 1'd1) & (tmp_reg_350 == 1'd1) & (tmp_i_reg_328_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op70_store_state4 = ((or_ln101_fu_279_p2 == 1'd1) & (tmp_30_i_nbwritereq_fu_102_p3 == 1'd1) & (tmp_reg_350 == 1'd1) & (tmp_i_reg_328_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op74_write_state4 = ((or_ln101_fu_279_p2 == 1'd1) & (tmp_30_i_nbwritereq_fu_102_p3 == 1'd1) & (tmp_reg_350 == 1'd1) & (tmp_i_reg_328_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_319_pp0_iter2_reg == 1'd0));
end

assign icmp_ln1064_76_fu_273_p2 = ((trunc_ln1064_fu_270_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1064_fu_191_p2 = ((add_ln885_fu_185_p2 == 16'd1000) ? 1'b1 : 1'b0);

assign icmp_ln1068_fu_229_p2 = ((pt_updSessionID_V == pt_prevSessionID_V) ? 1'b1 : 1'b0);

assign or_ln101_fu_279_p2 = (icmp_ln1064_76_fu_273_p2 | ap_phi_reg_pp0_iter3_fastResume_reg_155);

assign or_ln173_fu_308_p2 = (shl_ln_fu_300_p3 | 48'd1);

assign or_ln_i_fu_291_p3 = {{1'd1}, {add_ln886_1_fu_285_p2}};

assign probeTimer2eventEng_setEvent_din = or_ln173_fu_308_p2;

assign probeTimerTable_address0 = probeTimerTable_addr_1_reg_339_pp0_iter2_reg;

assign pt_WaitForWrite_load_load_fu_168_p1 = pt_WaitForWrite;

assign select_ln92_fu_197_p3 = ((icmp_ln1064_fu_191_p2[0:0] == 1'b1) ? 16'd0 : add_ln885_fu_185_p2);

assign shl_ln_fu_300_p3 = {{checkID_V_2_reg_144_pp0_iter2_reg}, {32'd0}};

assign tmp_30_i_nbwritereq_fu_102_p3 = probeTimer2eventEng_setEvent_full_n;

assign tmp_i_326_nbreadreq_fu_82_p3 = rxEng2timer_clearProbeTimer_empty_n;

assign tmp_i_nbreadreq_fu_74_p3 = txEng2timer_setProbeTimer_empty_n;

assign trunc_ln1064_fu_270_p1 = probeTimerTable_load_reg_345[31:0];

assign zext_ln587_15_fu_253_p1 = checkID_V_2_reg_144;

assign zext_ln587_fu_258_p1 = pt_updSessionID_V_load_reg_323;

endmodule //toe_top_probe_timer
