# Port Name       Bits            Verilog Type    SystemC Type
txClk             1               bit             sc_logic
txReset           1               bit             sc_logic
vc0FrameTxValid   1               bit             sc_logic
vc0FrameTxReady   1               bit             sc_logic
vc0FrameTxSOF     1               bit             sc_logic
vc0FrameTxEOF     1               bit             sc_logic
vc0FrameTxEOFE    1               bit             sc_logic
vc0FrameTxData    16              bit_vector      sc_lv
vc1FrameTxValid   1               bit             sc_logic
vc1FrameTxReady   1               bit             sc_logic
vc1FrameTxSOF     1               bit             sc_logic
vc1FrameTxEOF     1               bit             sc_logic
vc1FrameTxEOFE    1               bit             sc_logic
vc1FrameTxData    16              bit_vector      sc_lv
vc2FrameTxValid   1               bit             sc_logic
vc2FrameTxReady   1               bit             sc_logic
vc2FrameTxSOF     1               bit             sc_logic
vc2FrameTxEOF     1               bit             sc_logic
vc2FrameTxEOFE    1               bit             sc_logic
vc2FrameTxData    16              bit_vector      sc_lv
vc3FrameTxValid   1               bit             sc_logic
vc3FrameTxReady   1               bit             sc_logic
vc3FrameTxSOF     1               bit             sc_logic
vc3FrameTxEOF     1               bit             sc_logic
vc3FrameTxEOFE    1               bit             sc_logic
vc3FrameTxData    16              bit_vector      sc_lv
ethMode           1               bit             sc_logic
