(edif root
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timeStamp 2025 4 25 16 4 2)
      (author "Lattice Semiconductor Corp.")
      (program "EDIF Writer"(version "lse"))
    )
  )
  (external Primitives
    (edifLevel 0)
    (technology (numberDefinition))
    (cell pmi_distributed_dpram_0
      (cellType generic)
      (view (rename INTERFACE_c "INTERFACE")
        (viewType netlist)
        (interface
          (port (array (rename WrAddress "WrAddress[1:0]") 2) (direction INPUT))
          (port (array (rename Data "Data[4:0]") 5) (direction INPUT))
          (port (array (rename RdAddress "RdAddress[1:0]") 2) (direction INPUT))
          (port (array (rename Q "Q[4:0]") 5) (direction OUTPUT))
          (port WrClock (direction INPUT))
          (port WE (direction INPUT))
          (port WrClockEn (direction INPUT))
          (port RdClock (direction INPUT))
          (port RdClockEn (direction INPUT))
          (port Reset (direction INPUT))
        )
        (property module_type (string "pmi_distributed_dpram"))
        (property pmi_family (string "ECP5U"))
        (property pmi_init_file_format (string "binary"))
        (property pmi_init_file (string "none"))
        (property pmi_regmode (string "reg"))
        (property pmi_data_width (integer 5))
        (property pmi_addr_width (integer 2))
        (property pmi_addr_depth (integer 4))
      )
    )
    (cell VERIFIC_PWR
      (cellType generic)
      (view (rename INTERFACE_c "INTERFACE")
        (viewType netlist)
        (interface
          (port o (direction OUTPUT))
        )
      )
    )
  )
  (library work
    (edifLevel 0)
    (technology (numberDefinition))
    (cell c7960
      (cellType generic)
      (view v1
        (viewType netlist)
        (interface
          (port (rename uC200_FPGA_reveal_coretop_instance_clk_0__N_keep "\C200_FPGA_reveal_coretop_instance/clk[0]_N_keep") (direction INPUT))
          (port (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_addr_1_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/addr[1]") (direction INPUT))
          (port (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_addr_0_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/addr[0]") (direction INPUT))
          (port (array (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_cntr "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_cntr[1:0]") 2) (direction INPUT))
          (port (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_4_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/tm_wr_addr[4]") (direction INPUT))
          (port (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_3_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/tm_wr_addr[3]") (direction INPUT))
          (port (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_cntr_2_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/tm_wr_addr_cntr[2]") (direction INPUT))
          (port (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_cntr_1_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/tm_wr_addr_cntr[1]") (direction INPUT))
          (port (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_cntr_0_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/tm_wr_addr_cntr[0]") (direction INPUT))
          (port (array (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_ptr_out[4:0]") 5) (direction OUTPUT))
          (port (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_jtag_int_u_jtck_N_18624 "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18624") (direction INPUT))
          (port (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_reset_rvl_n "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/reset_rvl_n") (direction INPUT))
          (port (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out_4__N_19619 "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_ptr_out_4__N_19619") (direction INPUT))
        )
        (contents
          (instance (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524 "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/pmi_distributed_dpramECP5Ubinarynonereg524")
            (viewRef INTERFACE_c (cellRef pmi_distributed_dpram_0 (libraryref Primitives)))
            (property module_type (string "pmi_distributed_dpram"))
            (property pmi_family (string "ECP5U"))
            (property pmi_init_file_format (string "binary"))
            (property pmi_init_file (string "none"))
            (property pmi_regmode (string "reg"))
            (property pmi_data_width (integer 5))
            (property pmi_addr_width (integer 2))
            (property pmi_addr_depth (integer 4))
            (property lattice_noprune (string "1"))
            (property dont_touch (string "1"))
            (property lst_pmi_flow (string "1"))
          )
          (instance i1
            (viewRef INTERFACE_c (cellRef VERIFIC_PWR (libraryref Primitives)))
          )
          (net pwr
            (joined
              (portRef o (instanceRef i1))
              (portRef WrClockEn (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
              (portRef RdClockEn (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_clk_0__N_keep "\C200_FPGA_reveal_coretop_instance/clk[0]_N_keep")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_clk_0__N_keep)
              (portRef WrClock (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_addr_1_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/addr[1]")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_addr_1_)
              (portRef (member RdAddress 0) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_addr_0_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/addr[0]")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_addr_0_)
              (portRef (member RdAddress 1) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_cntr_1_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_cntr[1]")
            (joined
              (portRef (member uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_cntr 0))
              (portRef (member WrAddress 0) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_cntr_0_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_cntr[0]")
            (joined
              (portRef (member uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_cntr 1))
              (portRef (member WrAddress 1) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_4_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/tm_wr_addr[4]")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_4_)
              (portRef (member Data 0) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_3_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/tm_wr_addr[3]")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_3_)
              (portRef (member Data 1) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_cntr_2_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/tm_wr_addr_cntr[2]")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_cntr_2_)
              (portRef (member Data 2) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_cntr_1_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/tm_wr_addr_cntr[1]")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_cntr_1_)
              (portRef (member Data 3) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_cntr_0_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/tm_wr_addr_cntr[0]")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_tm_wr_addr_cntr_0_)
              (portRef (member Data 4) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out_4_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_ptr_out[4]")
            (joined
              (portRef (member uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out 0))
              (portRef (member Q 0) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out_3_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_ptr_out[3]")
            (joined
              (portRef (member uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out 1))
              (portRef (member Q 1) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out_2_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_ptr_out[2]")
            (joined
              (portRef (member uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out 2))
              (portRef (member Q 2) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out_1_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_ptr_out[1]")
            (joined
              (portRef (member uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out 3))
              (portRef (member Q 3) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out_0_ "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_ptr_out[0]")
            (joined
              (portRef (member uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out 4))
              (portRef (member Q 4) (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_jtag_int_u_jtck_N_18624 "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/jtag_int_u/jtck_N_18624")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_jtag_int_u_jtck_N_18624)
              (portRef RdClock (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
            (property is_inv_clock (string "1"))
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_reset_rvl_n "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/reset_rvl_n")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_reset_rvl_n)
              (portRef Reset (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
          (net (rename uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out_4__N_19619 "\C200_FPGA_reveal_coretop_instance/c200_fpga_la0_inst_0/tm_u/trig_ptr_out_4__N_19619")
            (joined
              (portRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_trig_ptr_out_4__N_19619)
              (portRef WE (instanceRef uC200_FPGA_reveal_coretop_instance_c200_fpga_la0_inst_0_tm_u_pmi_distributed_dpramECP5Ubinarynonereg524))
            )
          )
        )
      )
    )
  )
  (design v1
    (cellRef c7960 (libraryref work))
  )
)
