Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Dec 23 09:51:42 2016
| Host         : esit031.esit.ruhr-uni-bochum.de running 64-bit Fedora release 24 (Twenty Four)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.079        0.000                      0                25347        0.044        0.000                      0                25347        0.833        0.000                       0                 11577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 2.000}        4.000           250.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 2.174}        4.348           230.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           2.592        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.079        0.000                      0                25158        0.044        0.000                      0                25158        1.406        0.000                       0                 11573  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     18.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        0.533        0.000                      0                  189        0.233        0.000                      0                  189  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         4.000       2.592      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.481ns (12.378%)  route 3.405ns (87.622%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 9.390 - 4.348 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.554     5.820    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X69Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y250        FDRE (Prop_fdre_C_Q)         0.223     6.043 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]/Q
                         net (fo=203, routed)         1.018     7.061    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/state_reg[0][0]
    SLICE_X77Y259        LUT4 (Prop_lut4_I2_O)        0.043     7.104 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][0]_srl5_i_223/O
                         net (fo=30, routed)          0.617     7.721    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/p_845_in
    SLICE_X88Y263        LUT6 (Prop_lut6_I3_O)        0.043     7.764 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][28]_srl5_i_50/O
                         net (fo=1, routed)           0.485     8.249    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][28]_srl5_i_50_n_2
    SLICE_X80Y259        LUT5 (Prop_lut5_I0_O)        0.043     8.292 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][28]_srl5_i_19/O
                         net (fo=1, routed)           0.396     8.688    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][28]_srl5_i_19_n_2
    SLICE_X66Y259        LUT6 (Prop_lut6_I5_O)        0.043     8.731 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][28]_srl5_i_5/O
                         net (fo=1, routed)           0.420     9.151    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][28]_srl5_i_5_n_2
    SLICE_X67Y252        LUT6 (Prop_lut6_I1_O)        0.043     9.194 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][28]_srl5_i_2/O
                         net (fo=1, routed)           0.181     9.375    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][28]_srl5_i_2_n_2
    SLICE_X67Y251        LUT5 (Prop_lut5_I2_O)        0.043     9.418 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][28]_srl5_i_1/O
                         net (fo=1, routed)           0.288     9.706    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[28]
    SLICE_X66Y249        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.225     9.390    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X66Y249        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/CLK
                         clock pessimism              0.492     9.882    
                         clock uncertainty           -0.075     9.806    
    SLICE_X66Y249        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     9.784    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_185_reg_6918_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.411ns (10.528%)  route 3.493ns (89.472%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.375 - 4.348 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.591     5.857    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X30Y281        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDRE (Prop_fdre_C_Q)         0.259     6.116 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[29]/Q
                         net (fo=129, routed)         3.493     9.609    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381[29]
    SLICE_X81Y234        LUT2 (Prop_lut2_I0_O)        0.043     9.652 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_185_reg_6918[29]_i_3/O
                         net (fo=1, routed)           0.000     9.652    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_185_reg_6918[29]_i_3_n_2
    SLICE_X81Y234        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.761 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_185_reg_6918_reg[29]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.761    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum123_fu_4522_p2[29]
    SLICE_X81Y234        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_185_reg_6918_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.210     9.375    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X81Y234        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_185_reg_6918_reg[29]/C
                         clock pessimism              0.492     9.867    
                         clock uncertainty           -0.075     9.791    
    SLICE_X81Y234        FDRE (Setup_fdre_C_D)        0.049     9.840    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_185_reg_6918_reg[29]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.805ns (20.395%)  route 3.142ns (79.605%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 9.384 - 4.348 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.555     5.821    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X33Y279        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y279        FDRE (Prop_fdre_C_Q)         0.223     6.044 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[17]/Q
                         net (fo=258, routed)         3.142     9.186    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381[17]
    SLICE_X71Y235        LUT2 (Prop_lut2_I0_O)        0.043     9.229 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974[19]_i_4/O
                         net (fo=1, routed)           0.000     9.229    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974[19]_i_4_n_2
    SLICE_X71Y235        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.496 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.496    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[19]_i_1_n_2
    SLICE_X71Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.549 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.549    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[23]_i_1_n_2
    SLICE_X71Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.602 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[27]_i_1_n_2
    SLICE_X71Y238        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.768 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.768    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum22_fu_2303_p2[29]
    SLICE_X71Y238        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.219     9.384    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X71Y238        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[29]/C
                         clock pessimism              0.492     9.876    
                         clock uncertainty           -0.075     9.800    
    SLICE_X71Y238        FDRE (Setup_fdre_C_D)        0.049     9.849    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_80_reg_5974_reg[29]
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_101_reg_6088_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.411ns (10.529%)  route 3.493ns (89.471%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 9.381 - 4.348 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.591     5.857    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X30Y281        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDRE (Prop_fdre_C_Q)         0.259     6.116 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[29]/Q
                         net (fo=129, routed)         3.493     9.609    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381[29]
    SLICE_X91Y244        LUT2 (Prop_lut2_I0_O)        0.043     9.652 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_101_reg_6088[29]_i_2/O
                         net (fo=1, routed)           0.000     9.652    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_101_reg_6088[29]_i_2_n_2
    SLICE_X91Y244        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.761 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_101_reg_6088_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.761    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum41_fu_2645_p2[29]
    SLICE_X91Y244        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_101_reg_6088_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.216     9.381    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X91Y244        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_101_reg_6088_reg[29]/C
                         clock pessimism              0.492     9.873    
                         clock uncertainty           -0.075     9.797    
    SLICE_X91Y244        FDRE (Setup_fdre_C_D)        0.049     9.846    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_101_reg_6088_reg[29]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.939ns (23.735%)  route 3.017ns (76.265%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 9.397 - 4.348 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.553     5.819    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X34Y278        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y278        FDRE (Prop_fdre_C_Q)         0.259     6.078 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[8]/Q
                         net (fo=258, routed)         3.017     9.095    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381[8]
    SLICE_X55Y238        LUT2 (Prop_lut2_I0_O)        0.043     9.138 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768[11]_i_5/O
                         net (fo=1, routed)           0.000     9.138    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768[11]_i_5_n_2
    SLICE_X55Y238        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.397 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[11]_i_1_n_2
    SLICE_X55Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.450 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.450    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[15]_i_1_n_2
    SLICE_X55Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.503 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.503    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[19]_i_1_n_2
    SLICE_X55Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.556 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[23]_i_1_n_2
    SLICE_X55Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.609 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[27]_i_1_n_2
    SLICE_X55Y243        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.775 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.775    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum98_fu_4072_p2[29]
    SLICE_X55Y243        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.232     9.397    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X55Y243        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[29]/C
                         clock pessimism              0.492     9.889    
                         clock uncertainty           -0.075     9.813    
    SLICE_X55Y243        FDRE (Setup_fdre_C_D)        0.049     9.862    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_160_reg_6768_reg[29]
  -------------------------------------------------------------------
                         required time                          9.862    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.395ns (10.210%)  route 3.474ns (89.790%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 9.390 - 4.348 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.554     5.820    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X69Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y250        FDRE (Prop_fdre_C_Q)         0.223     6.043 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/rs_rdata/state_reg[0]/Q
                         net (fo=203, routed)         0.732     6.775    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/state_reg[0][0]
    SLICE_X62Y258        LUT4 (Prop_lut4_I2_O)        0.043     6.818 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][0]_srl5_i_16/O
                         net (fo=32, routed)          1.019     7.837    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/p_848_in
    SLICE_X50Y276        LUT6 (Prop_lut6_I5_O)        0.043     7.880 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][25]_srl5_i_15/O
                         net (fo=1, routed)           0.974     8.853    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][25]_srl5_i_15_n_2
    SLICE_X66Y260        LUT6 (Prop_lut6_I5_O)        0.043     8.896 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][25]_srl5_i_4/O
                         net (fo=1, routed)           0.548     9.444    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][25]_srl5_i_4_n_2
    SLICE_X67Y251        LUT5 (Prop_lut5_I4_O)        0.043     9.487 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mem_reg[4][25]_srl5_i_1/O
                         net (fo=1, routed)           0.202     9.689    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[25]
    SLICE_X66Y249        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.225     9.390    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X66Y249        SRL16E                                       r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5/CLK
                         clock pessimism              0.492     9.882    
                         clock uncertainty           -0.075     9.806    
    SLICE_X66Y249        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     9.776    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/kn_reg_1422_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.903ns (22.706%)  route 3.074ns (77.294%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 9.389 - 4.348 ) 
    Source Clock Delay      (SCD):    5.816ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.550     5.816    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X39Y273        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/kn_reg_1422_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y273        FDRE (Prop_fdre_C_Q)         0.223     6.039 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/kn_reg_1422_reg[8]/Q
                         net (fo=66, routed)          3.074     9.113    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/kn_reg_1422[8]
    SLICE_X58Y232        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     9.412 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[10]_i_1_n_2
    SLICE_X58Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.466 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[14]_i_1_n_2
    SLICE_X58Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.520 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[18]_i_1_n_2
    SLICE_X58Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.574 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[22]_i_1_n_2
    SLICE_X58Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.628 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[26]_i_1_n_2
    SLICE_X58Y237        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.793 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.793    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_fu_1615_p2[28]
    SLICE_X58Y237        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.224     9.389    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X58Y237        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[28]/C
                         clock pessimism              0.492     9.881    
                         clock uncertainty           -0.075     9.805    
    SLICE_X58Y237        FDRE (Setup_fdre_C_D)        0.076     9.881    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr5_15_reg_5602_reg[28]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.906ns (23.001%)  route 3.033ns (76.999%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 9.382 - 4.348 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.553     5.819    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X34Y278        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y278        FDRE (Prop_fdre_C_Q)         0.259     6.078 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[8]/Q
                         net (fo=258, routed)         3.033     9.111    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381[8]
    SLICE_X64Y227        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     9.380 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.380    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[11]_i_1_n_2
    SLICE_X64Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.433 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.433    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[15]_i_1_n_2
    SLICE_X64Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.486 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[19]_i_1_n_2
    SLICE_X64Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.539 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[23]_i_1_n_2
    SLICE_X64Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.592 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.592    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[27]_i_1_n_2
    SLICE_X64Y232        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.758 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.758    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum27_fu_2393_p2[29]
    SLICE_X64Y232        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.217     9.382    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X64Y232        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[29]/C
                         clock pessimism              0.492     9.874    
                         clock uncertainty           -0.075     9.798    
    SLICE_X64Y232        FDRE (Setup_fdre_C_D)        0.049     9.847    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_86_reg_6004_reg[29]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.839ns (21.286%)  route 3.103ns (78.714%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 9.384 - 4.348 ) 
    Source Clock Delay      (SCD):    5.818ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.552     5.818    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X35Y277        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y277        FDRE (Prop_fdre_C_Q)         0.223     6.041 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[10]/Q
                         net (fo=258, routed)         3.103     9.144    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381[10]
    SLICE_X76Y244        LUT2 (Prop_lut2_I0_O)        0.043     9.187 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016[11]_i_3/O
                         net (fo=1, routed)           0.000     9.187    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016[11]_i_3_n_2
    SLICE_X76Y244        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.382 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[11]_i_1_n_2
    SLICE_X76Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.435 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[15]_i_1_n_2
    SLICE_X76Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.488 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.488    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[19]_i_1_n_2
    SLICE_X76Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.541 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[23]_i_1_n_2
    SLICE_X76Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.594 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[27]_i_1_n_2
    SLICE_X76Y249        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.760 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.760    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum29_fu_2429_p2[29]
    SLICE_X76Y249        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.219     9.384    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X76Y249        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[29]/C
                         clock pessimism              0.492     9.876    
                         clock uncertainty           -0.075     9.800    
    SLICE_X76Y249        FDRE (Setup_fdre_C_D)        0.049     9.849    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_88_reg_6016_reg[29]
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.992ns (25.329%)  route 2.924ns (74.670%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 9.393 - 4.348 ) 
    Source Clock Delay      (SCD):    5.852ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.586     5.852    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X30Y277        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y277        FDRE (Prop_fdre_C_Q)         0.259     6.111 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381_reg[4]/Q
                         net (fo=258, routed)         2.924     9.035    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sext_cast_reg_5381[4]
    SLICE_X56Y241        LUT2 (Prop_lut2_I0_O)        0.043     9.078 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756[7]_i_5/O
                         net (fo=1, routed)           0.000     9.078    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756[7]_i_5_n_2
    SLICE_X56Y241        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     9.337 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[7]_i_1_n_2
    SLICE_X56Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.390 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[11]_i_1_n_2
    SLICE_X56Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.443 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.443    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[15]_i_1_n_2
    SLICE_X56Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.496 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.496    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[19]_i_1_n_2
    SLICE_X56Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.549 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.549    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[23]_i_1_n_2
    SLICE_X56Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.602 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[27]_i_1_n_2
    SLICE_X56Y247        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.768 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.768    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum96_fu_4036_p2[29]
    SLICE_X56Y247        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.228     9.393    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X56Y247        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[29]/C
                         clock pessimism              0.492     9.885    
                         clock uncertainty           -0.075     9.809    
    SLICE_X56Y247        FDRE (Setup_fdre_C_D)        0.049     9.858    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_158_reg_6756_reg[29]
  -------------------------------------------------------------------
                         required time                          9.858    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  0.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_25_reg_6370_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.296ns (71.632%)  route 0.117ns (28.368%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.630     2.714    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X42Y248        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_25_reg_6370_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y248        FDRE (Prop_fdre_C_Q)         0.118     2.832 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_25_reg_6370_reg[15]/Q
                         net (fo=1, routed)           0.117     2.949    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_25_reg_6370[15]
    SLICE_X43Y248        LUT2 (Prop_lut2_I1_O)        0.028     2.977 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720[15]_i_2/O
                         net (fo=1, routed)           0.000     2.977    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720[15]_i_2_n_2
    SLICE_X43Y248        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     3.061 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[15]_i_1_n_2
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.086 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.086    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[19]_i_1_n_2
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.127 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.127    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum90_fu_3928_p2[20]
    SLICE_X43Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.956     3.401    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X43Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[20]/C
                         clock pessimism             -0.389     3.012    
    SLICE_X43Y250        FDRE (Hold_fdre_C_D)         0.071     3.083    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_34_reg_6415_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.297ns (71.874%)  route 0.116ns (28.126%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.626     2.710    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X54Y248        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_34_reg_6415_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y248        FDRE (Prop_fdre_C_Q)         0.118     2.828 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_34_reg_6415_reg[14]/Q
                         net (fo=1, routed)           0.116     2.944    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_34_reg_6415[14]
    SLICE_X55Y248        LUT2 (Prop_lut2_I1_O)        0.028     2.972 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774[15]_i_3/O
                         net (fo=1, routed)           0.000     2.972    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774[15]_i_3_n_2
    SLICE_X55Y248        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     3.057 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.057    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[15]_i_1_n_2
    SLICE_X55Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.082 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.082    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[19]_i_1_n_2
    SLICE_X55Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.123 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.123    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum99_fu_4090_p2[20]
    SLICE_X55Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.952     3.397    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X55Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[20]/C
                         clock pessimism             -0.389     3.008    
    SLICE_X55Y250        FDRE (Hold_fdre_C_D)         0.071     3.079    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_25_reg_6370_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.307ns (72.368%)  route 0.117ns (27.632%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.630     2.714    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X42Y248        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_25_reg_6370_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y248        FDRE (Prop_fdre_C_Q)         0.118     2.832 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_25_reg_6370_reg[15]/Q
                         net (fo=1, routed)           0.117     2.949    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_25_reg_6370[15]
    SLICE_X43Y248        LUT2 (Prop_lut2_I1_O)        0.028     2.977 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720[15]_i_2/O
                         net (fo=1, routed)           0.000     2.977    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720[15]_i_2_n_2
    SLICE_X43Y248        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     3.061 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[15]_i_1_n_2
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.086 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.086    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[19]_i_1_n_2
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.138 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.138    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum90_fu_3928_p2[22]
    SLICE_X43Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.956     3.401    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X43Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[22]/C
                         clock pessimism             -0.389     3.012    
    SLICE_X43Y250        FDRE (Hold_fdre_C_D)         0.071     3.083    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_152_reg_6720_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_34_reg_6415_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.308ns (72.603%)  route 0.116ns (27.397%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.626     2.710    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X54Y248        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_34_reg_6415_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y248        FDRE (Prop_fdre_C_Q)         0.118     2.828 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_34_reg_6415_reg[14]/Q
                         net (fo=1, routed)           0.116     2.944    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_34_reg_6415[14]
    SLICE_X55Y248        LUT2 (Prop_lut2_I1_O)        0.028     2.972 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774[15]_i_3/O
                         net (fo=1, routed)           0.000     2.972    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774[15]_i_3_n_2
    SLICE_X55Y248        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     3.057 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.057    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[15]_i_1_n_2
    SLICE_X55Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.082 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.082    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[19]_i_1_n_2
    SLICE_X55Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.134 r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.134    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/sum99_fu_4090_p2[22]
    SLICE_X55Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.952     3.397    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/ap_clk
    SLICE_X55Y250        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[22]/C
                         clock pessimism             -0.389     3.008    
    SLICE_X55Y250        FDRE (Hold_fdre_C_D)         0.071     3.079    design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/mat_addr_161_reg_6774_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.667     2.751    design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_write/ap_clk
    SLICE_X19Y244        FDRE                                         r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y244        FDRE (Prop_fdre_C_Q)         0.100     2.851 r  design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[0]/Q
                         net (fo=1, routed)           0.102     2.953    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/DIA0
    SLICE_X18Y246        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.894     3.339    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X18Y246        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.574     2.765    
    SLICE_X18Y246        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.896    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.819%)  route 0.132ns (59.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.667     2.751    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X17Y244        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y244        FDCE (Prop_fdce_C_Q)         0.091     2.842 r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=58, routed)          0.132     2.974    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/ADDRD4
    SLICE_X18Y244        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.894     3.339    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X18Y244        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.574     2.765    
    SLICE_X18Y244        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.914    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.819%)  route 0.132ns (59.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.667     2.751    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X17Y244        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y244        FDCE (Prop_fdce_C_Q)         0.091     2.842 r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=58, routed)          0.132     2.974    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/ADDRD4
    SLICE_X18Y244        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.894     3.339    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X18Y244        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA_D1/CLK
                         clock pessimism             -0.574     2.765    
    SLICE_X18Y244        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.914    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.819%)  route 0.132ns (59.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.667     2.751    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X17Y244        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y244        FDCE (Prop_fdce_C_Q)         0.091     2.842 r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=58, routed)          0.132     2.974    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/ADDRD4
    SLICE_X18Y244        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.894     3.339    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X18Y244        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB/CLK
                         clock pessimism             -0.574     2.765    
    SLICE_X18Y244        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.914    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.819%)  route 0.132ns (59.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.667     2.751    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X17Y244        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y244        FDCE (Prop_fdce_C_Q)         0.091     2.842 r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=58, routed)          0.132     2.974    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/ADDRD4
    SLICE_X18Y244        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.894     3.339    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X18Y244        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB_D1/CLK
                         clock pessimism             -0.574     2.765    
    SLICE_X18Y244        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.914    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.819%)  route 0.132ns (59.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.667     2.751    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X17Y244        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y244        FDCE (Prop_fdce_C_Q)         0.091     2.842 r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=58, routed)          0.132     2.974    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/ADDRD4
    SLICE_X18Y244        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.894     3.339    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X18Y244        RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMC/CLK
                         clock pessimism             -0.574     2.765    
    SLICE_X18Y244        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.914    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.174 }
Period(ns):         4.348
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         4.348       2.253      RAMB18_X1Y94     design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         4.348       2.253      RAMB18_X1Y94     design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         4.348       2.253      RAMB18_X0Y96     design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         4.348       2.253      RAMB18_X0Y96     design_1_i/floydwarshall_0/U0/floydwarshall_AXI_LITE_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         4.348       2.509      RAMB18_X3Y94     design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/oldWeight_U/floydwarshall_Loop_loop1_proc_oldWeight_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         4.348       2.509      RAMB18_X3Y94     design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/oldWeight_U/floydwarshall_Loop_loop1_proc_oldWeight_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.348       2.509      RAMB36_X3Y46     design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/tempWeight_U/floydwarshall_Loop_loop1_proc_tempWeight_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.348       2.509      RAMB36_X3Y46     design_1_i/floydwarshall_0/U0/floydwarshall_Loop_loop1_proc_U0/tempWeight_U/floydwarshall_Loop_loop1_proc_tempWeight_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.348       2.939      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         4.348       3.277      MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.348       209.012    MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X10Y248    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X10Y248    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X10Y248    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X10Y248    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X10Y248    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X10Y248    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.174       1.406      SLICE_X10Y248    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.174       1.406      SLICE_X10Y248    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X14Y247    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X14Y247    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X4Y244     design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X4Y244     design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X30Y274    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X30Y274    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X30Y274    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X30Y274    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X30Y274    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.174       1.406      SLICE_X30Y274    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.174       1.406      SLICE_X30Y274    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.174       1.406      SLICE_X30Y274    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y6  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.302ns (8.597%)  route 3.211ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 9.549 - 4.348 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.467     5.733    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X18Y239        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.688     6.680    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X12Y241        LUT1 (Prop_lut1_I0_O)        0.043     6.723 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=110, routed)         2.523     9.246    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y276        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.384     9.549    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y276        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.492    10.041    
                         clock uncertainty           -0.075     9.965    
    SLICE_X26Y276        FDPE (Recov_fdpe_C_PRE)     -0.187     9.778    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.302ns (8.597%)  route 3.211ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 9.549 - 4.348 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.467     5.733    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X18Y239        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.688     6.680    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X12Y241        LUT1 (Prop_lut1_I0_O)        0.043     6.723 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=110, routed)         2.523     9.246    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y276        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.384     9.549    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y276        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.492    10.041    
                         clock uncertainty           -0.075     9.965    
    SLICE_X26Y276        FDPE (Recov_fdpe_C_PRE)     -0.187     9.778    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.302ns (8.597%)  route 3.211ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 9.549 - 4.348 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.467     5.733    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X18Y239        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.688     6.680    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X12Y241        LUT1 (Prop_lut1_I0_O)        0.043     6.723 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=110, routed)         2.523     9.246    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y276        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.384     9.549    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y276        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.492    10.041    
                         clock uncertainty           -0.075     9.965    
    SLICE_X26Y276        FDPE (Recov_fdpe_C_PRE)     -0.154     9.811    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.811    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.302ns (8.597%)  route 3.211ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 9.549 - 4.348 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.467     5.733    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X18Y239        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.688     6.680    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X12Y241        LUT1 (Prop_lut1_I0_O)        0.043     6.723 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=110, routed)         2.523     9.246    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y276        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.384     9.549    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y276        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.492    10.041    
                         clock uncertainty           -0.075     9.965    
    SLICE_X26Y276        FDPE (Recov_fdpe_C_PRE)     -0.154     9.811    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.811    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.302ns (12.870%)  route 2.044ns (87.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 9.452 - 4.348 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.467     5.733    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X18Y239        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.688     6.680    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X12Y241        LUT1 (Prop_lut1_I0_O)        0.043     6.723 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=110, routed)         1.357     8.079    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y237        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.287     9.452    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y237        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.572    10.024    
                         clock uncertainty           -0.075     9.948    
    SLICE_X30Y237        FDPE (Recov_fdpe_C_PRE)     -0.187     9.761    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.761    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.302ns (12.870%)  route 2.044ns (87.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 9.452 - 4.348 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.467     5.733    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X18Y239        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.688     6.680    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X12Y241        LUT1 (Prop_lut1_I0_O)        0.043     6.723 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=110, routed)         1.357     8.079    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y237        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.287     9.452    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y237        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.572    10.024    
                         clock uncertainty           -0.075     9.948    
    SLICE_X30Y237        FDPE (Recov_fdpe_C_PRE)     -0.187     9.761    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.761    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.302ns (12.870%)  route 2.044ns (87.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 9.452 - 4.348 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.467     5.733    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X18Y239        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.688     6.680    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X12Y241        LUT1 (Prop_lut1_I0_O)        0.043     6.723 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=110, routed)         1.357     8.079    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y237        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.287     9.452    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y237        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.572    10.024    
                         clock uncertainty           -0.075     9.948    
    SLICE_X30Y237        FDPE (Recov_fdpe_C_PRE)     -0.154     9.794    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.302ns (12.870%)  route 2.044ns (87.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 9.452 - 4.348 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.467     5.733    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X18Y239        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.688     6.680    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X12Y241        LUT1 (Prop_lut1_I0_O)        0.043     6.723 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=110, routed)         1.357     8.079    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y237        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.287     9.452    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y237        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.572    10.024    
                         clock uncertainty           -0.075     9.948    
    SLICE_X30Y237        FDPE (Recov_fdpe_C_PRE)     -0.154     9.794    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.302ns (17.445%)  route 1.429ns (82.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 9.462 - 4.348 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.467     5.733    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X18Y239        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.679     6.671    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X16Y243        LUT1 (Prop_lut1_I0_O)        0.043     6.714 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          0.750     7.464    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X16Y247        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.297     9.462    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X16Y247        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.597    10.059    
                         clock uncertainty           -0.075     9.983    
    SLICE_X16Y247        FDPE (Recov_fdpe_C_PRE)     -0.187     9.796    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.348ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.302ns (17.445%)  route 1.429ns (82.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 9.462 - 4.348 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.911     1.911    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     4.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.266 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.467     5.733    design_1_i/rst_processing_system7_0_250M/U0/slowest_sync_clk
    SLICE_X18Y239        FDRE                                         r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  design_1_i/rst_processing_system7_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=28, routed)          0.679     6.671    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X16Y243        LUT1 (Prop_lut1_I0_O)        0.043     6.714 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          0.750     7.464    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X16Y247        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.348     4.348 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.348 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.658     6.006    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.079 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     8.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.165 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       1.297     9.462    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X16Y247        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.597    10.059    
                         clock uncertainty           -0.075     9.983    
    SLICE_X16Y247        FDPE (Recov_fdpe_C_PRE)     -0.154     9.829    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  2.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.266%)  route 0.095ns (48.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.697     2.781    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y246         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y246         FDPE (Prop_fdpe_C_Q)         0.100     2.881 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.095     2.976    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X6Y246         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.925     3.370    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y246         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.575     2.795    
    SLICE_X6Y246         FDPE (Remov_fdpe_C_PRE)     -0.052     2.743    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.812%)  route 0.093ns (48.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.660     2.744    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y240        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y240        FDPE (Prop_fdpe_C_Q)         0.100     2.844 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.093     2.937    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X29Y241        FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.887     3.332    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y241        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.574     2.758    
    SLICE_X29Y241        FDCE (Remov_fdce_C_CLR)     -0.069     2.689    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.812%)  route 0.093ns (48.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.660     2.744    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y240        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y240        FDPE (Prop_fdpe_C_Q)         0.100     2.844 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.093     2.937    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X29Y241        FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.887     3.332    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y241        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.574     2.758    
    SLICE_X29Y241        FDCE (Remov_fdce_C_CLR)     -0.069     2.689    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.669     2.753    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X15Y248        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDPE (Prop_fdpe_C_Q)         0.100     2.853 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.096     2.949    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X15Y247        FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.895     3.340    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X15Y247        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.573     2.767    
    SLICE_X15Y247        FDCE (Remov_fdce_C_CLR)     -0.069     2.698    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.669     2.753    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X15Y248        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDPE (Prop_fdpe_C_Q)         0.100     2.853 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.096     2.949    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X15Y247        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.895     3.340    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X15Y247        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.573     2.767    
    SLICE_X15Y247        FDPE (Remov_fdpe_C_PRE)     -0.072     2.695    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.669     2.753    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X15Y248        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDPE (Prop_fdpe_C_Q)         0.100     2.853 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.096     2.949    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X15Y247        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.895     3.340    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X15Y247        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.573     2.767    
    SLICE_X15Y247        FDPE (Remov_fdpe_C_PRE)     -0.072     2.695    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.091ns (50.187%)  route 0.090ns (49.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.698     2.782    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y249         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y249         FDPE (Prop_fdpe_C_Q)         0.091     2.873 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X4Y249         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.926     3.371    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y249         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.578     2.793    
    SLICE_X4Y249         FDPE (Remov_fdpe_C_PRE)     -0.090     2.703    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.717     2.801    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y276        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y276        FDPE (Prop_fdpe_C_Q)         0.100     2.901 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.151     3.052    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X30Y275        FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.962     3.407    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y275        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.574     2.833    
    SLICE_X30Y275        FDCE (Remov_fdce_C_CLR)     -0.050     2.783    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.717     2.801    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y276        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y276        FDPE (Prop_fdpe_C_Q)         0.100     2.901 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.151     3.052    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X30Y275        FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.962     3.407    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y275        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.574     2.833    
    SLICE_X30Y275        FDCE (Remov_fdce_C_CLR)     -0.050     2.783    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.174ns period=4.348ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.890%)  route 0.151ns (60.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.842     0.842    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.892 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     2.058    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.084 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.717     2.801    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y276        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y276        FDPE (Prop_fdpe_C_Q)         0.100     2.901 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.151     3.052    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X30Y275        FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.118     1.118    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.171 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.415    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11573, routed)       0.962     3.407    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y275        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.574     2.833    
    SLICE_X30Y275        FDCE (Remov_fdce_C_CLR)     -0.050     2.783    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.269    





