Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/ISE_Projects/somador_subtrator_n2/top_TB_isim_beh.exe -prj /home/ise/ISE_Projects/somador_subtrator_n2/top_TB_beh.prj work.top_TB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/full_adder.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/seven_segments_display.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/regs.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/adder_subtractor.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/somador_subtrator_n2.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/top_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95464 KB
Fuse CPU Usage: 1490 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity seven_segments_display [seven_segments_display_default]
Compiling architecture behavioral of entity regs [regs_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity adder_subtractor [adder_subtractor_default]
Compiling architecture behavioral of entity somador_subtrator_n2 [somador_subtrator_n2_default]
Compiling architecture behavior of entity top_tb
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable /home/ise/ISE_Projects/somador_subtrator_n2/top_TB_isim_beh.exe
Fuse Memory Usage: 104120 KB
Fuse CPU Usage: 1630 ms
GCC CPU Usage: 660 ms
