
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/zeusmp_300B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2814860 heartbeat IPC: 3.55257 cumulative IPC: 3.55257 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2814863 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 8461548 heartbeat IPC: 1.77095 cumulative IPC: 1.77095 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 14088779 heartbeat IPC: 1.77707 cumulative IPC: 1.77401 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19700675 heartbeat IPC: 1.78193 cumulative IPC: 1.77664 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25353036 heartbeat IPC: 1.76917 cumulative IPC: 1.77477 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 31008415 heartbeat IPC: 1.76823 cumulative IPC: 1.77346 (Simulation time: 0 hr 4 min 59 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36621191 heartbeat IPC: 1.78165 cumulative IPC: 1.77482 (Simulation time: 0 hr 6 min 24 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42265448 heartbeat IPC: 1.77171 cumulative IPC: 1.77437 (Simulation time: 0 hr 7 min 48 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 47980707 heartbeat IPC: 1.7497 cumulative IPC: 1.77125 (Simulation time: 0 hr 9 min 13 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53660468 heartbeat IPC: 1.76064 cumulative IPC: 1.77006 (Simulation time: 0 hr 10 min 28 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 59312227 heartbeat IPC: 1.76936 cumulative IPC: 1.76999 (Simulation time: 0 hr 11 min 34 sec) 
Finished CPU 0 instructions: 100000002 cycles: 56497364 cumulative IPC: 1.76999 (Simulation time: 0 hr 11 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.76999 instructions: 100000002 cycles: 56497364
cpu0_DTLB TOTAL     ACCESS:   16100909  HIT:   15017834  MISS:    1083075
cpu0_DTLB LOAD      ACCESS:   10874567  HIT:    9809247  MISS:    1065320
cpu0_DTLB RFO       ACCESS:    5226342  HIT:    5208587  MISS:      17755
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.492 cycles
cpu0_ITLB TOTAL     ACCESS:    1804227  HIT:    1804227  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1804227  HIT:    1804227  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    2750206  HIT:    2750206  MISS:          0
cpu0_L1I LOAD      ACCESS:    2750206  HIT:    2750206  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1083075  HIT:    1076125  MISS:       6950
cpu0_STLB LOAD      ACCESS:    1065320  HIT:    1060423  MISS:       4897
cpu0_STLB RFO       ACCESS:      17755  HIT:      15702  MISS:       2053
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 207.672 cycles
cpu0_L1D TOTAL     ACCESS:   18595799  HIT:   17935003  MISS:     660796
cpu0_L1D LOAD      ACCESS:   10915583  HIT:   10434840  MISS:     480743
cpu0_L1D RFO       ACCESS:    7673575  HIT:    7498157  MISS:     175418
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       6641  HIT:       2006  MISS:       4635
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 137.958 cycles
cpu0_L2C TOTAL     ACCESS:     838869  HIT:     409936  MISS:     428933
cpu0_L2C LOAD      ACCESS:     480715  HIT:     197407  MISS:     283308
cpu0_L2C RFO       ACCESS:     175371  HIT:      34910  MISS:     140461
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     178148  HIT:     173218  MISS:       4930
cpu0_L2C TRANSLATION ACCESS:       4635  HIT:       4401  MISS:        234
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 195.57 cycles
LLC TOTAL     ACCESS:     580554  HIT:     241929  MISS:     338625
LLC LOAD      ACCESS:     283308  HIT:      90454  MISS:     192854
LLC RFO       ACCESS:     140461  HIT:      62981  MISS:      77480
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     156551  HIT:      88398  MISS:      68153
LLC TRANSLATION ACCESS:        234  HIT:         96  MISS:        138
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 221.431 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      18919  ROW_BUFFER_MISS:     251545
 DBUS AVG_CONGESTED_CYCLE:    3.99619
 WQ ROW_BUFFER_HIT:       6262  ROW_BUFFER_MISS:      76391  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8423% MPKI: 0.45019 Average ROB Occupancy at Mispredict: 205.675
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

