// Seed: 992939594
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6
);
  assign id_5 = 1;
endmodule
