ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_PWM_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_TIM_PWM_MspInit:
  26              	.LVL0:
  27              	.LFB66:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 2


  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  39:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  44:Core/Src/tim.c ****   htim1.Instance = TIM1;
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  51:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  56:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  57:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  62:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  63:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  64:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  65:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  66:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  67:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  73:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  74:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  75:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  76:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  79:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  86:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c **** }
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 3


  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
  91:Core/Src/tim.c **** {
  28              		.loc 1 91 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
  33              		.loc 1 93 3 view .LVU1
  34              		.loc 1 93 19 is_stmt 0 view .LVU2
  35 0000 0268     		ldr	r2, [r0]
  36              		.loc 1 93 5 view .LVU3
  37 0002 094B     		ldr	r3, .L8
  38 0004 9A42     		cmp	r2, r3
  39 0006 00D0     		beq	.L7
  40 0008 7047     		bx	lr
  41              	.L7:
  91:Core/Src/tim.c **** 
  42              		.loc 1 91 1 view .LVU4
  43 000a 82B0     		sub	sp, sp, #8
  44              		.cfi_def_cfa_offset 8
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
  98:Core/Src/tim.c ****     /* TIM1 clock enable */
  99:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  45              		.loc 1 99 5 is_stmt 1 view .LVU5
  46              	.LBB2:
  47              		.loc 1 99 5 view .LVU6
  48              		.loc 1 99 5 view .LVU7
  49 000c 03F56443 		add	r3, r3, #58368
  50 0010 9A69     		ldr	r2, [r3, #24]
  51 0012 42F40062 		orr	r2, r2, #2048
  52 0016 9A61     		str	r2, [r3, #24]
  53              		.loc 1 99 5 view .LVU8
  54 0018 9B69     		ldr	r3, [r3, #24]
  55 001a 03F40063 		and	r3, r3, #2048
  56 001e 0193     		str	r3, [sp, #4]
  57              		.loc 1 99 5 view .LVU9
  58 0020 019B     		ldr	r3, [sp, #4]
  59              	.LBE2:
  60              		.loc 1 99 5 discriminator 1 view .LVU10
 100:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 103:Core/Src/tim.c ****   }
 104:Core/Src/tim.c **** }
  61              		.loc 1 104 1 is_stmt 0 view .LVU11
  62 0022 02B0     		add	sp, sp, #8
  63              		.cfi_def_cfa_offset 0
  64              		@ sp needed
  65 0024 7047     		bx	lr
  66              	.L9:
  67 0026 00BF     		.align	2
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 4


  68              	.L8:
  69 0028 002C0140 		.word	1073818624
  70              		.cfi_endproc
  71              	.LFE66:
  73              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  74              		.align	1
  75              		.global	HAL_TIM_MspPostInit
  76              		.syntax unified
  77              		.thumb
  78              		.thumb_func
  80              	HAL_TIM_MspPostInit:
  81              	.LVL1:
  82              	.LFB67:
 105:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 106:Core/Src/tim.c **** {
  83              		.loc 1 106 1 is_stmt 1 view -0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 24
  86              		@ frame_needed = 0, uses_anonymous_args = 0
  87              		.loc 1 106 1 is_stmt 0 view .LVU13
  88 0000 00B5     		push	{lr}
  89              		.cfi_def_cfa_offset 4
  90              		.cfi_offset 14, -4
  91 0002 87B0     		sub	sp, sp, #28
  92              		.cfi_def_cfa_offset 32
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  93              		.loc 1 108 3 is_stmt 1 view .LVU14
  94              		.loc 1 108 20 is_stmt 0 view .LVU15
  95 0004 0023     		movs	r3, #0
  96 0006 0293     		str	r3, [sp, #8]
  97 0008 0393     		str	r3, [sp, #12]
  98 000a 0493     		str	r3, [sp, #16]
  99 000c 0593     		str	r3, [sp, #20]
 109:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 100              		.loc 1 109 3 is_stmt 1 view .LVU16
 101              		.loc 1 109 15 is_stmt 0 view .LVU17
 102 000e 0268     		ldr	r2, [r0]
 103              		.loc 1 109 5 view .LVU18
 104 0010 0D4B     		ldr	r3, .L14
 105 0012 9A42     		cmp	r2, r3
 106 0014 02D0     		beq	.L13
 107              	.LVL2:
 108              	.L10:
 110:Core/Src/tim.c ****   {
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 116:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 117:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 118:Core/Src/tim.c ****     */
 119:Core/Src/tim.c ****     GPIO_InitStruct.Pin = motor_Pin;
 120:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 121:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 122:Core/Src/tim.c ****     HAL_GPIO_Init(motor_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 5


 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 127:Core/Src/tim.c ****   }
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c **** }
 109              		.loc 1 129 1 view .LVU19
 110 0016 07B0     		add	sp, sp, #28
 111              		.cfi_remember_state
 112              		.cfi_def_cfa_offset 4
 113              		@ sp needed
 114 0018 5DF804FB 		ldr	pc, [sp], #4
 115              	.LVL3:
 116              	.L13:
 117              		.cfi_restore_state
 115:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 118              		.loc 1 115 5 is_stmt 1 view .LVU20
 119              	.LBB3:
 115:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 120              		.loc 1 115 5 view .LVU21
 115:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 121              		.loc 1 115 5 view .LVU22
 122 001c 03F56443 		add	r3, r3, #58368
 123 0020 9A69     		ldr	r2, [r3, #24]
 124 0022 42F00402 		orr	r2, r2, #4
 125 0026 9A61     		str	r2, [r3, #24]
 115:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 126              		.loc 1 115 5 view .LVU23
 127 0028 9B69     		ldr	r3, [r3, #24]
 128 002a 03F00403 		and	r3, r3, #4
 129 002e 0193     		str	r3, [sp, #4]
 115:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 130              		.loc 1 115 5 view .LVU24
 131 0030 019B     		ldr	r3, [sp, #4]
 132              	.LBE3:
 115:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 133              		.loc 1 115 5 view .LVU25
 119:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134              		.loc 1 119 5 view .LVU26
 119:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135              		.loc 1 119 25 is_stmt 0 view .LVU27
 136 0032 4FF48073 		mov	r3, #256
 137 0036 0293     		str	r3, [sp, #8]
 120:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 138              		.loc 1 120 5 is_stmt 1 view .LVU28
 120:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 139              		.loc 1 120 26 is_stmt 0 view .LVU29
 140 0038 0223     		movs	r3, #2
 141 003a 0393     		str	r3, [sp, #12]
 121:Core/Src/tim.c ****     HAL_GPIO_Init(motor_GPIO_Port, &GPIO_InitStruct);
 142              		.loc 1 121 5 is_stmt 1 view .LVU30
 121:Core/Src/tim.c ****     HAL_GPIO_Init(motor_GPIO_Port, &GPIO_InitStruct);
 143              		.loc 1 121 27 is_stmt 0 view .LVU31
 144 003c 0593     		str	r3, [sp, #20]
 122:Core/Src/tim.c **** 
 145              		.loc 1 122 5 is_stmt 1 view .LVU32
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 6


 146 003e 02A9     		add	r1, sp, #8
 147 0040 0248     		ldr	r0, .L14+4
 148              	.LVL4:
 122:Core/Src/tim.c **** 
 149              		.loc 1 122 5 is_stmt 0 view .LVU33
 150 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL5:
 152              		.loc 1 129 1 view .LVU34
 153 0046 E6E7     		b	.L10
 154              	.L15:
 155              		.align	2
 156              	.L14:
 157 0048 002C0140 		.word	1073818624
 158 004c 00080140 		.word	1073809408
 159              		.cfi_endproc
 160              	.LFE67:
 162              		.section	.text.MX_TIM1_Init,"ax",%progbits
 163              		.align	1
 164              		.global	MX_TIM1_Init
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 169              	MX_TIM1_Init:
 170              	.LFB65:
  31:Core/Src/tim.c **** 
 171              		.loc 1 31 1 is_stmt 1 view -0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 72
 174              		@ frame_needed = 0, uses_anonymous_args = 0
 175 0000 10B5     		push	{r4, lr}
 176              		.cfi_def_cfa_offset 8
 177              		.cfi_offset 4, -8
 178              		.cfi_offset 14, -4
 179 0002 92B0     		sub	sp, sp, #72
 180              		.cfi_def_cfa_offset 80
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 181              		.loc 1 37 3 view .LVU36
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 182              		.loc 1 37 27 is_stmt 0 view .LVU37
 183 0004 0024     		movs	r4, #0
 184 0006 1094     		str	r4, [sp, #64]
 185 0008 1194     		str	r4, [sp, #68]
  38:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 186              		.loc 1 38 3 is_stmt 1 view .LVU38
  38:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 187              		.loc 1 38 22 is_stmt 0 view .LVU39
 188 000a 0994     		str	r4, [sp, #36]
 189 000c 0A94     		str	r4, [sp, #40]
 190 000e 0B94     		str	r4, [sp, #44]
 191 0010 0C94     		str	r4, [sp, #48]
 192 0012 0D94     		str	r4, [sp, #52]
 193 0014 0E94     		str	r4, [sp, #56]
 194 0016 0F94     		str	r4, [sp, #60]
  39:Core/Src/tim.c **** 
 195              		.loc 1 39 3 is_stmt 1 view .LVU40
  39:Core/Src/tim.c **** 
 196              		.loc 1 39 34 is_stmt 0 view .LVU41
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 7


 197 0018 2022     		movs	r2, #32
 198 001a 2146     		mov	r1, r4
 199 001c 01A8     		add	r0, sp, #4
 200 001e FFF7FEFF 		bl	memset
 201              	.LVL6:
  44:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
 202              		.loc 1 44 3 is_stmt 1 view .LVU42
  44:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
 203              		.loc 1 44 18 is_stmt 0 view .LVU43
 204 0022 2348     		ldr	r0, .L26
 205 0024 234B     		ldr	r3, .L26+4
 206 0026 0360     		str	r3, [r0]
  45:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 207              		.loc 1 45 3 is_stmt 1 view .LVU44
  45:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 208              		.loc 1 45 24 is_stmt 0 view .LVU45
 209 0028 4723     		movs	r3, #71
 210 002a 4360     		str	r3, [r0, #4]
  46:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 211              		.loc 1 46 3 is_stmt 1 view .LVU46
  46:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 212              		.loc 1 46 26 is_stmt 0 view .LVU47
 213 002c 8460     		str	r4, [r0, #8]
  47:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 214              		.loc 1 47 3 is_stmt 1 view .LVU48
  47:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 215              		.loc 1 47 21 is_stmt 0 view .LVU49
 216 002e 4FF6FF73 		movw	r3, #65535
 217 0032 C360     		str	r3, [r0, #12]
  48:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 218              		.loc 1 48 3 is_stmt 1 view .LVU50
  48:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 219              		.loc 1 48 28 is_stmt 0 view .LVU51
 220 0034 0461     		str	r4, [r0, #16]
  49:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 221              		.loc 1 49 3 is_stmt 1 view .LVU52
  49:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 222              		.loc 1 49 32 is_stmt 0 view .LVU53
 223 0036 4461     		str	r4, [r0, #20]
  50:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 224              		.loc 1 50 3 is_stmt 1 view .LVU54
  50:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 225              		.loc 1 50 32 is_stmt 0 view .LVU55
 226 0038 8461     		str	r4, [r0, #24]
  51:Core/Src/tim.c ****   {
 227              		.loc 1 51 3 is_stmt 1 view .LVU56
  51:Core/Src/tim.c ****   {
 228              		.loc 1 51 7 is_stmt 0 view .LVU57
 229 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 230              	.LVL7:
  51:Core/Src/tim.c ****   {
 231              		.loc 1 51 6 discriminator 1 view .LVU58
 232 003e 0028     		cmp	r0, #0
 233 0040 29D1     		bne	.L22
 234              	.L17:
  55:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 235              		.loc 1 55 3 is_stmt 1 view .LVU59
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 8


  55:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 236              		.loc 1 55 37 is_stmt 0 view .LVU60
 237 0042 0023     		movs	r3, #0
 238 0044 1093     		str	r3, [sp, #64]
  56:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 239              		.loc 1 56 3 is_stmt 1 view .LVU61
  56:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 240              		.loc 1 56 33 is_stmt 0 view .LVU62
 241 0046 1193     		str	r3, [sp, #68]
  57:Core/Src/tim.c ****   {
 242              		.loc 1 57 3 is_stmt 1 view .LVU63
  57:Core/Src/tim.c ****   {
 243              		.loc 1 57 7 is_stmt 0 view .LVU64
 244 0048 10A9     		add	r1, sp, #64
 245 004a 1948     		ldr	r0, .L26
 246 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 247              	.LVL8:
  57:Core/Src/tim.c ****   {
 248              		.loc 1 57 6 discriminator 1 view .LVU65
 249 0050 20BB     		cbnz	r0, .L23
 250              	.L18:
  61:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 251              		.loc 1 61 3 is_stmt 1 view .LVU66
  61:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 252              		.loc 1 61 20 is_stmt 0 view .LVU67
 253 0052 6023     		movs	r3, #96
 254 0054 0993     		str	r3, [sp, #36]
  62:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 255              		.loc 1 62 3 is_stmt 1 view .LVU68
  62:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 256              		.loc 1 62 19 is_stmt 0 view .LVU69
 257 0056 0022     		movs	r2, #0
 258 0058 0A92     		str	r2, [sp, #40]
  63:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 259              		.loc 1 63 3 is_stmt 1 view .LVU70
  63:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 260              		.loc 1 63 24 is_stmt 0 view .LVU71
 261 005a 0B92     		str	r2, [sp, #44]
  64:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 262              		.loc 1 64 3 is_stmt 1 view .LVU72
  64:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 263              		.loc 1 64 25 is_stmt 0 view .LVU73
 264 005c 0C92     		str	r2, [sp, #48]
  65:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 265              		.loc 1 65 3 is_stmt 1 view .LVU74
  65:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 266              		.loc 1 65 24 is_stmt 0 view .LVU75
 267 005e 0D92     		str	r2, [sp, #52]
  66:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 268              		.loc 1 66 3 is_stmt 1 view .LVU76
  66:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 269              		.loc 1 66 25 is_stmt 0 view .LVU77
 270 0060 0E92     		str	r2, [sp, #56]
  67:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 271              		.loc 1 67 3 is_stmt 1 view .LVU78
  67:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 272              		.loc 1 67 26 is_stmt 0 view .LVU79
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 9


 273 0062 0F92     		str	r2, [sp, #60]
  68:Core/Src/tim.c ****   {
 274              		.loc 1 68 3 is_stmt 1 view .LVU80
  68:Core/Src/tim.c ****   {
 275              		.loc 1 68 7 is_stmt 0 view .LVU81
 276 0064 09A9     		add	r1, sp, #36
 277 0066 1248     		ldr	r0, .L26
 278 0068 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 279              	.LVL9:
  68:Core/Src/tim.c ****   {
 280              		.loc 1 68 6 discriminator 1 view .LVU82
 281 006c C8B9     		cbnz	r0, .L24
 282              	.L19:
  72:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 283              		.loc 1 72 3 is_stmt 1 view .LVU83
  72:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 284              		.loc 1 72 40 is_stmt 0 view .LVU84
 285 006e 0023     		movs	r3, #0
 286 0070 0193     		str	r3, [sp, #4]
  73:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 287              		.loc 1 73 3 is_stmt 1 view .LVU85
  73:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 288              		.loc 1 73 41 is_stmt 0 view .LVU86
 289 0072 0293     		str	r3, [sp, #8]
  74:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 290              		.loc 1 74 3 is_stmt 1 view .LVU87
  74:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 291              		.loc 1 74 34 is_stmt 0 view .LVU88
 292 0074 0393     		str	r3, [sp, #12]
  75:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 293              		.loc 1 75 3 is_stmt 1 view .LVU89
  75:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 294              		.loc 1 75 33 is_stmt 0 view .LVU90
 295 0076 0493     		str	r3, [sp, #16]
  76:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 296              		.loc 1 76 3 is_stmt 1 view .LVU91
  76:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 297              		.loc 1 76 35 is_stmt 0 view .LVU92
 298 0078 0593     		str	r3, [sp, #20]
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 299              		.loc 1 77 3 is_stmt 1 view .LVU93
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 300              		.loc 1 77 38 is_stmt 0 view .LVU94
 301 007a 4FF40052 		mov	r2, #8192
 302 007e 0692     		str	r2, [sp, #24]
  78:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 303              		.loc 1 78 3 is_stmt 1 view .LVU95
  78:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 304              		.loc 1 78 40 is_stmt 0 view .LVU96
 305 0080 0893     		str	r3, [sp, #32]
  79:Core/Src/tim.c ****   {
 306              		.loc 1 79 3 is_stmt 1 view .LVU97
  79:Core/Src/tim.c ****   {
 307              		.loc 1 79 7 is_stmt 0 view .LVU98
 308 0082 01A9     		add	r1, sp, #4
 309 0084 0A48     		ldr	r0, .L26
 310 0086 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 10


 311              	.LVL10:
  79:Core/Src/tim.c ****   {
 312              		.loc 1 79 6 discriminator 1 view .LVU99
 313 008a 68B9     		cbnz	r0, .L25
 314              	.L20:
  86:Core/Src/tim.c **** 
 315              		.loc 1 86 3 is_stmt 1 view .LVU100
 316 008c 0848     		ldr	r0, .L26
 317 008e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 318              	.LVL11:
  88:Core/Src/tim.c **** 
 319              		.loc 1 88 1 is_stmt 0 view .LVU101
 320 0092 12B0     		add	sp, sp, #72
 321              		.cfi_remember_state
 322              		.cfi_def_cfa_offset 8
 323              		@ sp needed
 324 0094 10BD     		pop	{r4, pc}
 325              	.L22:
 326              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 327              		.loc 1 53 5 is_stmt 1 view .LVU102
 328 0096 FFF7FEFF 		bl	Error_Handler
 329              	.LVL12:
 330 009a D2E7     		b	.L17
 331              	.L23:
  59:Core/Src/tim.c ****   }
 332              		.loc 1 59 5 view .LVU103
 333 009c FFF7FEFF 		bl	Error_Handler
 334              	.LVL13:
 335 00a0 D7E7     		b	.L18
 336              	.L24:
  70:Core/Src/tim.c ****   }
 337              		.loc 1 70 5 view .LVU104
 338 00a2 FFF7FEFF 		bl	Error_Handler
 339              	.LVL14:
 340 00a6 E2E7     		b	.L19
 341              	.L25:
  81:Core/Src/tim.c ****   }
 342              		.loc 1 81 5 view .LVU105
 343 00a8 FFF7FEFF 		bl	Error_Handler
 344              	.LVL15:
 345 00ac EEE7     		b	.L20
 346              	.L27:
 347 00ae 00BF     		.align	2
 348              	.L26:
 349 00b0 00000000 		.word	htim1
 350 00b4 002C0140 		.word	1073818624
 351              		.cfi_endproc
 352              	.LFE65:
 354              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 355              		.align	1
 356              		.global	HAL_TIM_PWM_MspDeInit
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	HAL_TIM_PWM_MspDeInit:
 362              	.LVL16:
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 11


 363              	.LFB68:
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 132:Core/Src/tim.c **** {
 364              		.loc 1 132 1 view -0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		@ link register save eliminated.
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 369              		.loc 1 134 3 view .LVU107
 370              		.loc 1 134 19 is_stmt 0 view .LVU108
 371 0000 0268     		ldr	r2, [r0]
 372              		.loc 1 134 5 view .LVU109
 373 0002 054B     		ldr	r3, .L31
 374 0004 9A42     		cmp	r2, r3
 375 0006 00D0     		beq	.L30
 376              	.L28:
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 139:Core/Src/tim.c ****     /* Peripheral clock disable */
 140:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 144:Core/Src/tim.c ****   }
 145:Core/Src/tim.c **** }
 377              		.loc 1 145 1 view .LVU110
 378 0008 7047     		bx	lr
 379              	.L30:
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 380              		.loc 1 140 5 is_stmt 1 view .LVU111
 381 000a 044A     		ldr	r2, .L31+4
 382 000c 9369     		ldr	r3, [r2, #24]
 383 000e 23F40063 		bic	r3, r3, #2048
 384 0012 9361     		str	r3, [r2, #24]
 385              		.loc 1 145 1 is_stmt 0 view .LVU112
 386 0014 F8E7     		b	.L28
 387              	.L32:
 388 0016 00BF     		.align	2
 389              	.L31:
 390 0018 002C0140 		.word	1073818624
 391 001c 00100240 		.word	1073876992
 392              		.cfi_endproc
 393              	.LFE68:
 395              		.global	htim1
 396              		.section	.bss.htim1,"aw",%nobits
 397              		.align	2
 400              	htim1:
 401 0000 00000000 		.space	72
 401      00000000 
 401      00000000 
 401      00000000 
 401      00000000 
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 12


 402              		.text
 403              	.Letext0:
 404              		.file 2 "G:/ARM-GNU-TOOLCHAIN-13.2.REL1-MINGW-W64-I686-ARM-NONE-EABI/arm-none-eabi/include/machine
 405              		.file 3 "G:/ARM-GNU-TOOLCHAIN-13.2.REL1-MINGW-W64-I686-ARM-NONE-EABI/arm-none-eabi/include/sys/_st
 406              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 407              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 408              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 409              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 410              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 411              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 412              		.file 10 "Core/Inc/tim.h"
 413              		.file 11 "Core/Inc/main.h"
 414              		.file 12 "<built-in>"
ARM GAS  C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:19     .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:25     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:69     .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:74     .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:80     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:157    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:163    .text.MX_TIM1_Init:00000000 $t
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:169    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:349    .text.MX_TIM1_Init:000000b0 $d
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:400    .bss.htim1:00000000 htim1
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:355    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:361    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:390    .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\MOONFE~1\AppData\Local\Temp\cc6EpbUH.s:397    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
