# 180-nm-CMOS-Inverter-Characterization-and-Layout
Schematic Of CMOS Inverter:-  
L(PMOS)=180nm, W(PMOS)=180nm, L(NMOS)=180nm, W(NMOS)=360nm  
![image](https://github.com/user-attachments/assets/657a76b4-3073-43da-b141-b2112b8050ef)

Tranfer Characteristics of the Inverter:-
![image](https://github.com/user-attachments/assets/f0afa1b0-aa1a-42b1-8c5d-d6ac430ecbf5)

Delay Calculation:-
Output Generated by LTSpice Error Log:-  
![image](https://github.com/user-attachments/assets/15921188-2c24-4dc3-8dd4-aca923bd96ee)  
Therefore, Delay=10.586 ps  

Power Dissipation:-  
![image](https://github.com/user-attachments/assets/ea3c631e-fc1d-446c-b2dc-22976f6de3ee)
Average Power Dissipation:-  
![image](https://github.com/user-attachments/assets/aeabbd5a-6bfd-470f-8934-34be0e8e204c)  





