=====
SETUP
-22.750
44.152
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.449
CPU/u0/n1349_s60
32.775
33.401
CPU/u0/n1349_s45
33.412
34.511
CPU/u0/n1349_s24
34.517
35.549
CPU/u0/n1373_s15
36.369
37.171
CPU/u0/RegDIH_7_s5
37.592
38.624
CPU/u0/RegDIH_7_s4
38.630
39.256
CPU/u0/RegDIH_7_s1
40.715
41.340
CPU/u0/RegDIH_7_s0
41.759
42.858
CPU/u0/Regs/RegsH_RegsH_0_1_s
44.152
=====
SETUP
-22.700
44.102
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.955
CPU/u0/n1374_s11
32.707
33.768
CPU/u0/n1374_s8
34.187
34.813
CPU/u0/n1374_s4
35.314
36.116
CPU/u0/n1374_s21
36.535
37.567
CPU/u0/RegDIH_6_s1
39.691
40.723
CPU/u0/RegDIH_6_s0
41.544
42.643
CPU/u0/Regs/RegsH_RegsH_0_1_s
44.102
=====
SETUP
-22.277
43.679
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.449
CPU/u0/n1349_s60
32.775
33.401
CPU/u0/n1349_s45
33.412
34.511
CPU/u0/n1349_s24
34.517
35.549
CPU/u0/n1373_s15
36.369
37.171
CPU/u0/RegDIH_7_s5
37.592
38.624
CPU/u0/RegDIH_7_s4
38.630
39.256
CPU/u0/RegDIH_7_s1
40.715
41.340
CPU/u0/RegDIH_7_s0
41.759
42.858
CPU/u0/Regs/RegsH_RegsH_0_1_s1
43.679
=====
SETUP
-22.277
43.679
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.449
CPU/u0/n1349_s60
32.775
33.401
CPU/u0/n1349_s45
33.412
34.511
CPU/u0/n1349_s24
34.517
35.549
CPU/u0/n1373_s15
36.369
37.171
CPU/u0/RegDIH_7_s5
37.592
38.624
CPU/u0/RegDIH_7_s4
38.630
39.256
CPU/u0/RegDIH_7_s1
40.715
41.340
CPU/u0/RegDIH_7_s0
41.759
42.858
CPU/u0/Regs/RegsH_RegsH_0_1_s0
43.679
=====
SETUP
-22.051
43.453
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.955
CPU/u0/n1374_s11
32.707
33.768
CPU/u0/n1374_s8
34.187
34.813
CPU/u0/n1374_s4
35.314
36.116
CPU/u0/n1374_s21
36.535
37.567
CPU/u0/RegDIH_6_s1
39.691
40.723
CPU/u0/RegDIH_6_s0
41.544
42.643
CPU/u0/Regs/RegsH_RegsH_0_1_s1
43.453
=====
SETUP
-22.051
43.453
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.955
CPU/u0/n1374_s11
32.707
33.768
CPU/u0/n1374_s8
34.187
34.813
CPU/u0/n1374_s4
35.314
36.116
CPU/u0/n1374_s21
36.535
37.567
CPU/u0/RegDIH_6_s1
39.691
40.723
CPU/u0/RegDIH_6_s0
41.544
42.643
CPU/u0/Regs/RegsH_RegsH_0_1_s0
43.453
=====
SETUP
-21.968
43.370
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.955
CPU/u0/n1374_s11
32.707
33.768
CPU/u0/n1374_s8
34.187
34.813
CPU/u0/n1374_s4
35.314
36.116
CPU/u0/n1374_s21
36.535
37.567
CPU/u0/RegDIL_6_s2
39.691
40.723
CPU/u0/RegDIL_6_s0
41.528
42.560
CPU/u0/Regs/RegsL_RegsL_0_1_s1
43.370
=====
SETUP
-21.792
43.194
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.841
CPU/u0/n1349_s22
32.279
33.311
CPU/u0/n1376_s4
34.946
35.978
CPU/u0/n1376_s2
36.799
37.831
CPU/u0/RegDIH_4_s1
39.642
40.464
CPU/u0/RegDIL_4_s0
41.274
42.373
CPU/u0/Regs/RegsL_RegsL_0_1_s1
43.194
=====
SETUP
-21.792
43.194
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.841
CPU/u0/n1349_s22
32.279
33.311
CPU/u0/n1376_s4
34.946
35.978
CPU/u0/n1376_s2
36.799
37.831
CPU/u0/RegDIH_4_s1
39.642
40.464
CPU/u0/RegDIL_4_s0
41.274
42.373
CPU/u0/Regs/RegsL_RegsL_0_1_s0
43.194
=====
SETUP
-21.781
43.182
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.841
CPU/u0/n1349_s22
32.279
33.311
CPU/u0/n1376_s4
34.946
35.978
CPU/u0/n1376_s2
36.799
37.831
CPU/u0/RegDIH_4_s1
39.642
40.464
CPU/u0/RegDIL_4_s0
41.274
42.373
CPU/u0/Regs/RegsL_RegsL_0_1_s
43.182
=====
SETUP
-21.655
43.057
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.449
CPU/u0/n1349_s60
32.775
33.401
CPU/u0/n1349_s45
33.412
34.511
CPU/u0/n1349_s24
34.517
35.549
CPU/u0/n1373_s15
36.369
37.171
CPU/u0/RegDIH_7_s5
37.592
38.624
CPU/u0/RegDIH_7_s4
38.630
39.256
CPU/u0/RegDIL_7_s1
40.400
41.202
CPU/u0/RegDIL_7_s0
41.621
42.247
CPU/u0/Regs/RegsL_RegsL_0_1_s1
43.057
=====
SETUP
-21.655
43.057
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.449
CPU/u0/n1349_s60
32.775
33.401
CPU/u0/n1349_s45
33.412
34.511
CPU/u0/n1349_s24
34.517
35.549
CPU/u0/n1373_s15
36.369
37.171
CPU/u0/RegDIH_7_s5
37.592
38.624
CPU/u0/RegDIH_7_s4
38.630
39.256
CPU/u0/RegDIL_7_s1
40.400
41.202
CPU/u0/RegDIL_7_s0
41.621
42.247
CPU/u0/Regs/RegsL_RegsL_0_1_s0
43.057
=====
SETUP
-21.655
43.057
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.449
CPU/u0/n1349_s60
32.775
33.401
CPU/u0/n1349_s45
33.412
34.511
CPU/u0/n1349_s24
34.517
35.549
CPU/u0/n1373_s15
36.369
37.171
CPU/u0/RegDIH_7_s5
37.592
38.624
CPU/u0/RegDIH_7_s4
38.630
39.256
CPU/u0/RegDIL_7_s1
40.400
41.202
CPU/u0/RegDIL_7_s0
41.621
42.247
CPU/u0/Regs/RegsL_RegsL_0_1_s
43.057
=====
SETUP
-21.654
43.055
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.955
CPU/u0/n1374_s11
32.707
33.768
CPU/u0/n1374_s8
34.187
34.813
CPU/u0/n1374_s4
35.314
36.116
CPU/u0/n1374_s21
36.535
37.567
CPU/u0/RegDIL_6_s2
39.691
40.723
CPU/u0/RegDIL_6_s0
41.528
42.560
CPU/u0/Regs/RegsL_RegsL_0_1_s0
43.055
=====
SETUP
-21.654
43.055
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.955
CPU/u0/n1374_s11
32.707
33.768
CPU/u0/n1374_s8
34.187
34.813
CPU/u0/n1374_s4
35.314
36.116
CPU/u0/n1374_s21
36.535
37.567
CPU/u0/RegDIL_6_s2
39.691
40.723
CPU/u0/RegDIL_6_s0
41.528
42.560
CPU/u0/Regs/RegsL_RegsL_0_1_s
43.055
=====
SETUP
-21.570
42.972
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.841
CPU/u0/n1349_s22
32.279
33.311
CPU/u0/n1376_s4
34.946
35.978
CPU/u0/n1376_s2
36.799
37.831
CPU/u0/RegDIH_4_s1
39.642
40.444
CPU/u0/RegDIH_4_s0
40.865
41.491
CPU/u0/Regs/RegsH_RegsH_0_1_s
42.972
=====
SETUP
-21.444
42.846
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.767
CPU/u0/n1379_s8
30.683
31.709
CPU/u0/n1379_s5
32.132
33.164
CPU/u0/RegDIH_1_s4
35.112
36.144
CPU/u0/RegDIL_1_s1
38.254
38.880
CPU/u0/RegDIL_1_s0
40.670
41.702
CPU/u0/Regs/RegsL_RegsL_0_0_s0
42.846
=====
SETUP
-21.394
42.439
21.045
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.955
CPU/u0/n1374_s11
32.707
33.768
CPU/u0/n1374_s8
34.187
34.813
CPU/u0/n1349_s47
35.628
36.254
CPU/u0/n1349_s25
37.059
38.158
CPU/u0/n1349_s10
38.163
38.985
CPU/u0/n1349_s3
39.960
40.986
CPU/u0/n1349_s1
41.407
42.439
CPU/u0/F_6_s1
42.439
=====
SETUP
-21.305
42.707
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.824
CPU/u0/n1378_s12
31.555
32.377
CPU/u0/n1378_s7
33.187
33.813
CPU/u0/n1378_s2
34.149
34.775
CPU/u0/RegDIH_2_s5
36.916
37.738
CPU/u0/RegDIH_2_s1
38.548
39.647
CPU/u0/RegDIH_2_s0
39.653
40.752
CPU/u0/Regs/RegsH_RegsH_0_0_s
42.707
=====
SETUP
-21.280
42.682
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.898
CPU/u0/n1375_s12
32.826
33.925
CPU/u0/n1375_s8
33.930
34.962
CPU/u0/n1375_s4
35.782
36.604
CPU/u0/RegDIH_5_s3
37.905
38.727
CPU/u0/RegDIH_5_s0
40.186
41.218
CPU/u0/Regs/RegsH_RegsH_0_1_s
42.682
=====
SETUP
-21.140
42.542
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.824
CPU/u0/n1378_s12
31.555
32.377
CPU/u0/n1378_s7
33.187
33.813
CPU/u0/n1378_s2
34.149
34.775
CPU/u0/RegDIH_2_s5
36.916
37.738
CPU/u0/RegDIH_2_s1
38.548
39.647
CPU/u0/RegDIH_2_s0
39.653
40.752
CPU/u0/Regs/RegsH_RegsH_0_0_s0
42.542
=====
SETUP
-21.121
42.523
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.767
CPU/u0/n1379_s8
30.683
31.709
CPU/u0/n1379_s5
32.132
33.164
CPU/u0/RegDIH_1_s4
35.112
36.144
CPU/u0/RegDIL_1_s1
38.254
38.880
CPU/u0/RegDIL_1_s0
40.670
41.702
CPU/u0/Regs/RegsL_RegsL_0_0_s1
42.523
=====
SETUP
-21.121
42.523
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.767
CPU/u0/n1379_s8
30.683
31.709
CPU/u0/n1379_s5
32.132
33.164
CPU/u0/RegDIH_1_s4
35.112
36.144
CPU/u0/RegDIL_1_s1
38.254
38.880
CPU/u0/RegDIL_1_s0
40.670
41.702
CPU/u0/Regs/RegsL_RegsL_0_0_s
42.523
=====
SETUP
-21.068
42.113
21.045
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.392
CPU/u0/alu/Q_v_6_s
29.392
29.955
CPU/u0/n1374_s11
32.707
33.768
CPU/u0/n1374_s8
34.187
34.813
CPU/u0/n1349_s47
35.628
36.254
CPU/u0/n1349_s25
37.059
38.158
CPU/u0/n1349_s10
38.163
38.985
CPU/u0/n1349_s3
39.960
40.992
CPU/u0/n1830_s0
41.487
42.113
CPU/u0/IncDecZ_s1
42.113
=====
SETUP
-20.952
41.997
21.045
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s11
8.649
9.451
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.874
10.906
CPU/u0/mcode/Set_BusB_To_Z_0_s1
11.727
12.826
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.843
13.875
CPU/u0/n2206_s23
16.021
16.647
CPU/u0/n2206_s21
16.647
16.796
CPU/u0/alu/n23_s11
19.398
20.430
CPU/u0/alu/n23_s12
20.441
21.540
CPU/u0/alu/n23_s8
21.546
22.172
CPU/u0/alu/n23_s3
22.177
22.803
CPU/u0/alu/n23_s16
23.629
24.728
CPU/u0/alu/n23_s0
24.750
25.849
CPU/u0/alu/Q_v_0_s
26.654
27.204
CPU/u0/alu/Q_v_1_s
27.204
27.261
CPU/u0/alu/Q_v_2_s
27.261
27.318
CPU/u0/alu/Q_v_3_s
27.318
27.372
CPU/u0/alu/Q_v_4_s
29.278
29.335
CPU/u0/alu/Q_v_5_s
29.335
29.898
CPU/u0/n1375_s12
32.826
33.925
CPU/u0/n1375_s8
33.930
34.962
CPU/u0/n1375_s4
35.782
36.604
CPU/u0/n1375_s2
37.905
38.727
CPU/u0/n1454_s4
41.175
41.997
CPU/u0/ACC_5_s1
41.997
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortY_0_s1
1.693
2.027
VideoGenerator/n467_s3
2.029
2.401
VideoGenerator/ViewPortY_0_s1
2.401
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortX_7_s0
1.693
2.027
VideoGenerator/n523_s2
2.029
2.401
VideoGenerator/ViewPortX_7_s0
2.401
=====
HOLD
0.708
2.401
1.693
VideoGenerator/Xcounter_0_s0
1.693
2.027
VideoGenerator/n443_s2
2.029
2.401
VideoGenerator/Xcounter_0_s0
2.401
=====
HOLD
0.708
2.459
1.752
HighClkPrescale_s0
1.752
2.085
n655_s2
2.087
2.459
HighClkPrescale_s0
2.459
=====
HOLD
0.708
2.401
1.693
LedPrescaler_1_s0
1.693
2.027
n627_s0
2.029
2.401
LedPrescaler_1_s0
2.401
=====
HOLD
0.708
2.271
1.564
SerialKeyboard/TypeRateCounter_0_s1
1.564
1.897
SerialKeyboard/n516_s3
1.899
2.271
SerialKeyboard/TypeRateCounter_0_s1
2.271
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
1.693
2.027
SerialKeyboard/SerialUART/n134_s16
2.030
2.402
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_3_s1
1.693
2.027
SerialKeyboard/SerialUART/n130_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_3_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_5_s1
1.693
2.027
SerialKeyboard/SerialUART/n128_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_5_s1
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortX_0_s0
1.693
2.027
VideoGenerator/n541_s2
2.030
2.402
VideoGenerator/ViewPortX_0_s0
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortX_4_s0
1.693
2.027
VideoGenerator/n526_s3
2.030
2.402
VideoGenerator/ViewPortX_4_s0
2.402
=====
HOLD
0.709
2.402
1.693
LedPrescaler_0_s0
1.693
2.027
n628_s2
2.030
2.402
LedPrescaler_0_s0
2.402
=====
HOLD
0.710
2.404
1.693
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n133_s18
2.032
2.404
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
2.404
=====
HOLD
0.710
2.404
1.693
SerialKeyboard/SerialUART/r_Clk_Count_2_s1
1.693
2.027
SerialKeyboard/SerialUART/n131_s18
2.032
2.404
SerialKeyboard/SerialUART/r_Clk_Count_2_s1
2.404
=====
HOLD
0.710
1.747
1.037
CPU/u0/TState_0_s1
1.037
1.371
CPU/u0/n2450_s2
1.375
1.747
CPU/u0/TState_0_s1
1.747
=====
HOLD
0.711
1.749
1.037
CPU/u0/TState_2_s1
1.037
1.371
CPU/u0/n2448_s2
1.377
1.749
CPU/u0/TState_2_s1
1.749
=====
HOLD
0.714
2.407
1.693
SerialKeyboard/SerialUART/r_Bit_Index_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n136_s15
2.035
2.407
SerialKeyboard/SerialUART/r_Bit_Index_0_s1
2.407
=====
HOLD
0.715
2.408
1.693
SerialKeyboard/SerialUART/r_SM_Main_1_s0
1.693
2.027
SerialKeyboard/SerialUART/n138_s6
2.036
2.408
SerialKeyboard/SerialUART/r_SM_Main_1_s0
2.408
=====
HOLD
0.723
1.921
1.197
CPU/u0/DO_5_s1
1.037
1.371
VZWRAM/sp_inst_5
1.921
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortY_2_s0
1.693
2.027
VideoGenerator/n465_s
2.029
2.423
VideoGenerator/ViewPortY_2_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortY_6_s0
1.693
2.027
VideoGenerator/n461_s
2.029
2.423
VideoGenerator/ViewPortY_6_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/Ycounter_6_s0
1.693
2.027
VideoGenerator/n452_s
2.029
2.423
VideoGenerator/Ycounter_6_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/Xcounter_2_s0
1.693
2.027
VideoGenerator/n441_s
2.029
2.423
VideoGenerator/Xcounter_2_s0
2.423
=====
HOLD
0.730
2.293
1.564
SerialKeyboard/TypeRateCounter_2_s0
1.564
1.897
SerialKeyboard/n514_s
1.899
2.293
SerialKeyboard/TypeRateCounter_2_s0
2.293
=====
HOLD
0.730
2.293
1.564
SerialKeyboard/TypeRateCounter_8_s0
1.564
1.897
SerialKeyboard/n508_s
1.899
2.293
SerialKeyboard/TypeRateCounter_8_s0
2.293
