--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_byte_tx.twx uart_byte_tx.ncd -o uart_byte_tx.twr
uart_byte_tx.pcf

Design file:              uart_byte_tx.ncd
Physical constraint file: uart_byte_tx.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Rst_n       |    2.331(R)|      SLOW  |   -0.126(R)|      SLOW  |Clk_BUFGP         |   0.000|
baud_set<0> |    1.851(R)|      SLOW  |   -0.486(R)|      SLOW  |Clk_BUFGP         |   0.000|
baud_set<1> |    1.876(R)|      SLOW  |   -0.444(R)|      SLOW  |Clk_BUFGP         |   0.000|
baud_set<2> |    1.867(R)|      SLOW  |   -0.275(R)|      SLOW  |Clk_BUFGP         |   0.000|
data_byte<0>|    0.857(R)|      SLOW  |    0.033(R)|      SLOW  |Clk_BUFGP         |   0.000|
data_byte<1>|    1.009(R)|      SLOW  |   -0.033(R)|      SLOW  |Clk_BUFGP         |   0.000|
data_byte<2>|    1.042(R)|      SLOW  |   -0.145(R)|      SLOW  |Clk_BUFGP         |   0.000|
data_byte<3>|    1.017(R)|      SLOW  |   -0.044(R)|      SLOW  |Clk_BUFGP         |   0.000|
data_byte<4>|    0.988(R)|      SLOW  |    0.050(R)|      SLOW  |Clk_BUFGP         |   0.000|
data_byte<5>|    0.778(R)|      SLOW  |    0.324(R)|      SLOW  |Clk_BUFGP         |   0.000|
data_byte<6>|    0.753(R)|      SLOW  |    0.272(R)|      SLOW  |Clk_BUFGP         |   0.000|
data_byte<7>|    0.764(R)|      SLOW  |    0.338(R)|      SLOW  |Clk_BUFGP         |   0.000|
send_en     |    1.799(R)|      SLOW  |    0.303(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Rs232_Tx    |         8.782(R)|      SLOW  |         3.535(R)|      FAST  |Clk_BUFGP         |   0.000|
Tx_Done     |         8.626(R)|      SLOW  |         3.496(R)|      FAST  |Clk_BUFGP         |   0.000|
uart_state  |         8.912(R)|      SLOW  |         3.711(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.461|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Aug 11 16:07:15 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



