
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003895                       # Number of seconds simulated
sim_ticks                                  3895047387                       # Number of ticks simulated
final_tick                                 3895047387                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163403                       # Simulator instruction rate (inst/s)
host_op_rate                                   309808                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16272520                       # Simulator tick rate (ticks/s)
host_mem_usage                               33820308                       # Number of bytes of host memory used
host_seconds                                   239.36                       # Real time elapsed on the host
sim_insts                                    39112703                       # Number of instructions simulated
sim_ops                                      74156775                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          43136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2419456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          42304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        2420800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          42368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        2431936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        2433792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9876480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        170496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1298304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1298304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           37804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           37825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           37999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           38028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              154320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         20286                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20286                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          11074576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         621162148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          10860972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         621507201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          10877403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         624366216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          10959559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         624842719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2535650794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     11074576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     10860972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     10877403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     10959559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43772510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       333321747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            333321747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       333321747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         11074576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        621162148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         10860972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        621507201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         10877403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        624366216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         10959559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        624842719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2868972541                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                2700972                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          2700972                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            85533                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             2403308                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 138491                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             15980                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        2403308                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1035124                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         1368184                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        60653                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    2183404                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    1728530                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         4381                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         1126                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    1801073                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          172                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   27                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        11696840                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1884638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      11954956                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    2700972                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1173615                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      9662968                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 171368                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 246                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          608                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1800953                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                18958                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          11634210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.929359                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.140633                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 7964316     68.46%     68.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  214495      1.84%     70.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  260015      2.23%     72.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  261665      2.25%     74.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  172388      1.48%     76.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  371759      3.20%     79.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  268069      2.30%     81.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  201735      1.73%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1919768     16.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            11634210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.230915                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.022067                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1652550                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              6547645                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  3125521                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               222810                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 85684                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              21527485                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                 85684                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1799063                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 560570                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        134542                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  3196219                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              5858132                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              21018287                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   46                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 13912                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   204                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               5829288                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           22666282                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             53717898                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        31574178                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           313941                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             19615692                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 3050585                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               455                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           668                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1212536                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2299684                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1852662                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            89296                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           34104                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  20252120                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               9124                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 19481556                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            25850                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        2138978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      3036757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          9061                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     11634210                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.674506                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.359426                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            6657689     57.23%     57.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             686324      5.90%     63.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             850917      7.31%     70.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             778846      6.69%     77.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             702958      6.04%     83.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             726437      6.24%     89.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             563026      4.84%     94.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             409417      3.52%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             258596      2.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       11634210                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 158938     70.78%     70.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     70.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     70.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  356      0.16%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     70.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 41346     18.41%     89.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                23615     10.52%     99.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              269      0.12%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              26      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            91842      0.47%      0.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             15229768     78.18%     78.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               49864      0.26%     78.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   39      0.00%     78.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             154730      0.79%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2176236     11.17%     90.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1747030      8.97%     99.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          31817      0.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           230      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              19481556                       # Type of FU issued
system.cpu0.iq.rate                          1.665540                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     224550                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011526                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          50449472                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         22174671                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     19030156                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             398250                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            225655                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       196745                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              19414831                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 199433                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          430627                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       275037                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          542                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       218713                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           97                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 85684                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 238375                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               320808                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           20261244                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             8121                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2299684                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1852662                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              4084                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   102                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               319507                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           110                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         24620                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        78698                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              103318                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             19298815                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2182415                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           182741                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     3910937                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 2334722                       # Number of branches executed
system.cpu0.iew.exec_stores                   1728522                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.649917                       # Inst execution rate
system.cpu0.iew.wb_sent                      19261805                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     19226901                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 13230827                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 20605769                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.643769                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.642093                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        2139049                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            85601                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     11320895                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.600780                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.528083                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      6705838     59.23%     59.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       975391      8.62%     67.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       700155      6.18%     74.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       967873      8.55%     82.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       344229      3.04%     85.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       352199      3.11%     88.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       200346      1.77%     90.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        95958      0.85%     91.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       978906      8.65%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     11320895                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             9559820                       # Number of instructions committed
system.cpu0.commit.committedOps              18122261                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3658594                       # Number of memory references committed
system.cpu0.commit.loads                      2024647                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                   2255739                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    184897                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 17937985                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              102142                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        62599      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        14214076     78.43%     78.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          39770      0.22%     79.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              28      0.00%     79.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        147194      0.81%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1999109     11.03%     90.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1633787      9.02%     99.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        25538      0.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         18122261                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               978906                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    30603299                       # The number of ROB reads
system.cpu0.rob.rob_writes                   40837341                       # The number of ROB writes
system.cpu0.timesIdled                            365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          62630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    9559820                       # Number of Instructions Simulated
system.cpu0.committedOps                     18122261                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.223542                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.223542                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.817299                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.817299                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                28595034                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14990229                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   298689                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  168212                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 11426124                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 5656771                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                8546777                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            38089                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.471194                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3326506                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            38601                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            86.176679                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   507.471194                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.991155                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991155                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27095521                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27095521                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      1721890                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1721890                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1604608                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1604608                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3326498                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3326498                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3326498                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3326498                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        26306                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26306                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        29311                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        29311                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data        55617                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         55617                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        55617                       # number of overall misses
system.cpu0.dcache.overall_misses::total        55617                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1945458927                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1945458927                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2039861093                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2039861093                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   3985320020                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3985320020                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   3985320020                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3985320020                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1748196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1748196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1633919                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1633919                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3382115                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3382115                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3382115                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3382115                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.015048                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015048                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.017939                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017939                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.016444                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016444                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.016444                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016444                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 73954.950468                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73954.950468                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 69593.705196                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69593.705196                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 71656.508262                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71656.508262                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 71656.508262                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71656.508262                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3065                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    82.837838                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        37125                       # number of writebacks
system.cpu0.dcache.writebacks::total            37125                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        11776                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11776                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         5232                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5232                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        17008                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        17008                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        17008                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        17008                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        14530                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        14530                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        24079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        24079                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        38609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        38609                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38609                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1088775135                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1088775135                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1636541153                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1636541153                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2725316288                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2725316288                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2725316288                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2725316288                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.014737                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014737                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.011416                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011416                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.011416                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011416                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 74932.906745                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74932.906745                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 67965.494954                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67965.494954                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 70587.590665                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70587.590665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 70587.590665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70587.590665                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              191                       # number of replacements
system.cpu0.icache.tags.tagsinuse          496.953104                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1800089                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              691                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2605.049204                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   496.953104                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.970612                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.970612                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14408308                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14408308                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      1800089                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1800089                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1800089                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1800089                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1800089                       # number of overall hits
system.cpu0.icache.overall_hits::total        1800089                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          863                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          863                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          863                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           863                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          863                       # number of overall misses
system.cpu0.icache.overall_misses::total          863                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     58059215                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     58059215                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     58059215                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     58059215                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     58059215                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     58059215                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1800952                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1800952                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1800952                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1800952                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1800952                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1800952                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000479                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000479                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000479                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000479                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000479                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000479                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 67276.031286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67276.031286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 67276.031286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67276.031286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 67276.031286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67276.031286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          863                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    95.888889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          191                       # number of writebacks
system.cpu0.icache.writebacks::total              191                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          171                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          171                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          171                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          171                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          171                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          692                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          692                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          692                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          692                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          692                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          692                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     47467152                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     47467152                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     47467152                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     47467152                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     47467152                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     47467152                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000384                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000384                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000384                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000384                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68594.150289                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68594.150289                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68594.150289                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68594.150289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68594.150289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68594.150289                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements           35184                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3924.282264                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             38280                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           39280                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.974542                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     1.791586                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst    53.951780                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3868.538898                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.000437                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.013172                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.944468                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.958077                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          768                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3227                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          349532                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         349532                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks        37125                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        37125                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          189                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          189                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           12                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           12                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data           32                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total           32                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           12                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data           32                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total             44                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           12                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data           32                       # number of overall hits
system.cpu0.l2cache.overall_hits::total            44                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::cpu0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::cpu0.data        26895                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        26895                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          679                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          679                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data        11674                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        11674                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          679                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data        38569                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        39248                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          679                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data        38569                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        39248                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   1827347490                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   1827347490                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     46731888                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     46731888                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data    857345130                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    857345130                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     46731888                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   2684692620                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   2731424508                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     46731888                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   2684692620                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   2731424508                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks        37125                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        37125                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          189                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          189                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data        26895                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        26895                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          691                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          691                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        11706                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        11706                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          691                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        38601                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        39292                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          691                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        38601                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        39292                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.125000                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.125000                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.982634                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.982634                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.997266                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.997266                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.982634                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.999171                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.998880                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.982634                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.999171                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.998880                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 67943.762409                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 67943.762409                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 68824.577320                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 68824.577320                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 73440.562789                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 73440.562789                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 68824.577320                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 69607.524696                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 69593.979515                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 68824.577320                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 69607.524696                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 69593.979515                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks        33639                       # number of writebacks
system.cpu0.l2cache.writebacks::total           33639                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        26895                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        26895                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          679                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data        11674                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        11674                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          679                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data        38569                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        39248                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          679                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data        38569                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        39248                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data        13417                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        13417                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   1751248343                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1751248343                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     44808775                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     44808775                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data    824297274                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    824297274                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     44808775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   2575545617                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   2620354392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     44808775                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   2575545617                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   2620354392                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.982634                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.982634                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.997266                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.997266                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.982634                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.999171                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.998880                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.982634                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.999171                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.998880                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13417                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        13417                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 65114.271909                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 65114.271909                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 65992.304860                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65992.304860                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 70609.668837                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70609.668837                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 65992.304860                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 66777.609401                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 66764.023441                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 65992.304860                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 66777.609401                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 66764.023441                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests        77581                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        38288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         1090                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         1089                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        12398                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        70764                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          191                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         3030                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        26895                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        26895                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          692                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        11706                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         1574                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       115307                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           116881                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        56448                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      4846464                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           4902912                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      35706                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic              2152960                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        75006                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.014799                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.120858                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             73897     98.52%     98.52% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              1108      1.48%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         75006                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      50686929                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       691308                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     38565063                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu1.branchPred.lookups                2672422                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2672422                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            79961                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2346794                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 140053                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             18245                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        2346794                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1042621                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         1304173                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted        50366                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    2175435                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    1735306                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                         4928                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         2087                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    1792235                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          176                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   27                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        11696840                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1868178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      11839736                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    2672422                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1182674                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      9686185                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 160218                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          611                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1792111                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                21322                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          11635293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.912526                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.129961                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 7988972     68.66%     68.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  212907      1.83%     70.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  263728      2.27%     72.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  263982      2.27%     75.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  172191      1.48%     76.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  369802      3.18%     79.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  264647      2.27%     81.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  197679      1.70%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1901385     16.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            11635293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.228474                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.012217                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1642736                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              6582833                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  3112993                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               216622                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 80109                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              21377923                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                 80109                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1784401                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 437249                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         71608                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  3183151                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              6078775                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              20902118                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   75                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 28811                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   246                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               6050509                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           22532482                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             53442672                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        31443973                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           310665                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             19731037                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 2801420                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               251                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           360                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1194298                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             2292693                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1869116                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            88665                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           35404                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  20224817                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              10161                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 19473515                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            28621                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        2007537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      2876398                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         10098                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     11635293                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.673659                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.354243                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6648214     57.14%     57.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             689708      5.93%     63.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             857268      7.37%     70.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             776734      6.68%     77.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             709524      6.10%     83.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             730500      6.28%     89.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             568075      4.88%     94.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             402137      3.46%     97.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             253133      2.18%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       11635293                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 166462     72.42%     72.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     72.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     72.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  113      0.05%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 40153     17.47%     89.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                22987     10.00%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead              102      0.04%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              27      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            87482      0.45%      0.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             15231953     78.22%     78.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               49724      0.26%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   32      0.00%     78.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             152578      0.78%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2167893     11.13%     90.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1753050      9.00%     99.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          30564      0.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite           239      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              19473515                       # Type of FU issued
system.cpu1.iq.rate                          1.664853                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     229844                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011803                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          50449647                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         22023565                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     19044064                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             391136                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            219043                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       193095                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              19420197                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 195680                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          458391                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       256108                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          682                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       226921                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          124                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 80109                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 225203                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               210333                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           20234978                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             6142                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              2292693                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1869116                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              4380                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    24                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               209198                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           174                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         27375                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        71785                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               99160                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             19304657                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2174462                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           168853                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     3909758                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2347539                       # Number of branches executed
system.cpu1.iew.exec_stores                   1735296                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.650416                       # Inst execution rate
system.cpu1.iew.wb_sent                      19271073                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     19237159                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 13241236                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 20626704                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.644646                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.641946                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        2007544                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            80033                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     11339390                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.607443                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.532117                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      6697283     59.06%     59.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       987025      8.70%     67.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       701658      6.19%     73.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       971213      8.56%     82.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       337450      2.98%     85.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       361509      3.19%     88.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       201233      1.77%     90.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        97449      0.86%     91.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       984570      8.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     11339390                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9614908                       # Number of instructions committed
system.cpu1.commit.committedOps              18227426                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       3678776                       # Number of memory references committed
system.cpu1.commit.loads                      2036583                       # Number of loads committed
system.cpu1.commit.membars                         24                       # Number of memory barriers committed
system.cpu1.commit.branches                   2269396                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    185707                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 18042277                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              102659                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        62942      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14297812     78.44%     78.79% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          40030      0.22%     79.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              28      0.00%     79.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        147838      0.81%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2010931     11.03%     90.85% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1642033      9.01%     99.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        25652      0.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         18227426                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               984570                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    30589790                       # The number of ROB reads
system.cpu1.rob.rob_writes                   40769225                       # The number of ROB writes
system.cpu1.timesIdled                            375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          61547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9614908                       # Number of Instructions Simulated
system.cpu1.committedOps                     18227426                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.216532                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.216532                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.822009                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.822009                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                28636066                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14986484                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   293758                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  165499                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 11474296                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 5667859                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                8560008                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            38154                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          507.381776                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3298367                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            38666                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            85.304066                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   507.381776                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.990980                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990980                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26871890                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26871890                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      1685441                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1685441                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1612916                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1612916                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3298357                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3298357                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3298357                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3298357                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        26547                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        26547                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        29249                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        29249                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data        55796                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         55796                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        55796                       # number of overall misses
system.cpu1.dcache.overall_misses::total        55796                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1918915830                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1918915830                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   2060033569                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2060033569                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   3978949399                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3978949399                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   3978949399                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3978949399                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1711988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1711988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1642165                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1642165                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3354153                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3354153                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3354153                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3354153                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015507                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015507                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.017811                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.017811                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.016635                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016635                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.016635                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016635                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 72283.716804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72283.716804                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 70430.905980                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70430.905980                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 71312.448903                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71312.448903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 71312.448903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71312.448903                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2394                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    82.551724                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        37190                       # number of writebacks
system.cpu1.dcache.writebacks::total            37190                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        11982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11982                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         5138                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5138                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        17120                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17120                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        17120                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17120                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        14565                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        14565                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        24111                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        24111                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        38676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        38676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38676                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1068696567                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1068696567                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1658479525                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1658479525                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2727176092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2727176092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2727176092                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2727176092                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008508                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008508                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014682                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014682                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011531                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011531                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011531                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011531                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 73374.292276                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73374.292276                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 68785.182075                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68785.182075                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 70513.395698                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70513.395698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 70513.395698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70513.395698                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              180                       # number of replacements
system.cpu1.icache.tags.tagsinuse          496.898044                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1791242                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              679                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2638.058910                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   496.898044                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.970504                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.970504                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14337559                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14337559                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      1791242                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1791242                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1791242                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1791242                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1791242                       # number of overall hits
system.cpu1.icache.overall_hits::total        1791242                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          868                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          868                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          868                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           868                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          868                       # number of overall misses
system.cpu1.icache.overall_misses::total          868                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     57827780                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     57827780                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     57827780                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     57827780                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     57827780                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     57827780                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1792110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1792110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1792110                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1792110                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1792110                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1792110                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000484                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000484                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000484                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000484                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000484                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000484                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 66621.866359                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66621.866359                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 66621.866359                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66621.866359                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 66621.866359                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66621.866359                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          673                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    74.777778                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          180                       # number of writebacks
system.cpu1.icache.writebacks::total              180                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          189                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          189                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          189                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          679                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          679                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          679                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          679                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          679                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          679                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     46935018                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     46935018                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     46935018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     46935018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     46935018                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     46935018                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000379                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000379                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000379                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000379                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000379                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000379                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 69123.737850                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69123.737850                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 69123.737850                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69123.737850                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 69123.737850                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69123.737850                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements           35197                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3925.369458                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             38382                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           39293                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.976815                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     2.311993                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst    52.706994                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3870.350471                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.000564                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.012868                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.944910                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.958342                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3305                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          350001                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         350001                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks        37190                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        37190                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          179                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          179                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data           10                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           10                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           14                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           14                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data           71                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total           71                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           14                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data           71                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total             85                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           14                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data           71                       # number of overall hits
system.cpu1.l2cache.overall_hits::total            85                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data        27171                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        27171                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          665                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          665                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        11424                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        11424                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          665                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data        38595                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        39260                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          665                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data        38595                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        39260                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   1873941183                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1873941183                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     46207746                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     46207746                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data    812252601                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    812252601                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     46207746                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   2686193784                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2732401530                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     46207746                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   2686193784                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2732401530                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks        37190                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        37190                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          179                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          179                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        27171                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        27171                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          679                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          679                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        11495                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        11495                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          679                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        38666                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        39345                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          679                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        38666                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        39345                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.979381                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.979381                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.993823                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.993823                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.979381                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.998164                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.997840                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.979381                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.998164                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.997840                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 68968.428950                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 68968.428950                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 69485.332331                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 69485.332331                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 71100.542805                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 71100.542805                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 69485.332331                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 69599.528022                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 69597.593734                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 69485.332331                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 69599.528022                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 69597.593734                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks        33652                       # number of writebacks
system.cpu1.l2cache.writebacks::total           33652                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        27171                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        27171                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          665                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        11424                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        11424                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          665                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data        38595                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        39260                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          665                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data        38595                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        39260                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   1797053566                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1797053566                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     44326785                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     44326785                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data    779958421                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    779958421                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     44326785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   2577011987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2621338772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     44326785                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   2577011987                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   2621338772                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.979381                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.979381                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.993823                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.993823                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.979381                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.998164                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.997840                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.979381                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.998164                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.997840                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 66138.661293                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 66138.661293                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 66656.819549                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66656.819549                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 68273.671306                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68273.671306                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 66656.819549                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 66770.617619                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 66768.690066                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 66656.819549                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 66770.617619                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 66768.690066                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests        77689                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        38344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         1098                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         1098                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        12174                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        70842                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          180                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict         3039                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq           10                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp           10                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq        27171                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp        27171                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          679                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        11495                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         1538                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       115506                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           117044                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        54976                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      4854784                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           4909760                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      35727                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic              2153728                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        75082                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.014784                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.120687                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             73972     98.52%     98.52% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              1110      1.48%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         75082                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      50758857                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       678321                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     38630664                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu2.branchPred.lookups                2788948                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2788948                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            86520                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2473249                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 149863                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             16600                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        2473249                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           1081379                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         1391870                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted        57605                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    2266931                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    1791704                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                         4761                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                         3482                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    1866545                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          186                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   27                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        11696840                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1952558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      12342249                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    2788948                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1231242                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      9601022                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 173362                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          752                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1866411                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                19098                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          11641217                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.992509                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.171490                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 7847930     67.42%     67.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  217419      1.87%     69.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  272035      2.34%     71.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  276266      2.37%     73.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  176062      1.51%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  387868      3.33%     78.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  272902      2.34%     81.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  201934      1.73%     82.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1988801     17.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            11641217                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.238436                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.055178                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 1715694                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              6372685                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  3238495                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               227662                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 86681                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              22257579                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                 86681                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1864107                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 688015                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          6568                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  3311852                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              5683994                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              21777865                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                  230                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  6722                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   198                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               5653639                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           23488218                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             55684591                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        32711940                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           393987                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             20407816                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 3080397                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                86                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            87                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  1250907                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2391098                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1936821                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            90314                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           35790                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  21040588                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              10000                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 20235186                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            24164                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        2206268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      3162201                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          9937                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     11641217                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.738236                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.381529                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6469740     55.58%     55.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             721954      6.20%     61.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             875559      7.52%     69.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             812695      6.98%     76.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             722669      6.21%     82.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             766600      6.59%     89.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             579667      4.98%     94.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             416313      3.58%     97.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             276020      2.37%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       11641217                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 163453     70.84%     70.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     70.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     70.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1654      0.72%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     71.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 42239     18.31%     89.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                22272      9.65%     99.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead             1080      0.47%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              30      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            94933      0.47%      0.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             15805757     78.11%     78.58% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               51892      0.26%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   31      0.00%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd             178512      0.88%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.72% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2247725     11.11%     90.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1810241      8.95%     99.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          45821      0.23%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite           274      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              20235186                       # Type of FU issued
system.cpu2.iq.rate                          1.729970                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     230728                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011402                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          51889762                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         22938059                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     19752683                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             476719                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            318890                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       233032                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              20131250                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 239731                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          448976                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       284658                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           96                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       246381                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 86681                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 250169                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               435094                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           21050588                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            11721                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2391098                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1936821                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              4259                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   146                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               432971                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            96                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         26167                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        79725                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              105892                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             20057554                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2265968                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           177632                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     4057670                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2426105                       # Number of branches executed
system.cpu2.iew.exec_stores                   1791702                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.714784                       # Inst execution rate
system.cpu2.iew.wb_sent                      20022112                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     19985715                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 13781407                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 21429333                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.708642                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.643109                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        2206236                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            86599                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     11317695                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.665031                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.555885                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      6511382     57.53%     57.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1018228      9.00%     66.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       725926      6.41%     72.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1016448      8.98%     81.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       359188      3.17%     85.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       368154      3.25%     88.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       203524      1.80%     90.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        92534      0.82%     90.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1022311      9.03%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     11317695                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9937975                       # Number of instructions committed
system.cpu2.commit.committedOps              18844316                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3796880                       # Number of memory references committed
system.cpu2.commit.loads                      2106440                       # Number of loads committed
system.cpu2.commit.membars                         24                       # Number of memory barriers committed
system.cpu2.commit.branches                   2349549                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    190606                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 18653988                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              105689                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        64973      0.34%      0.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14789149     78.48%     78.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          41576      0.22%     79.05% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              28      0.00%     79.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        151710      0.81%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2080064     11.04%     90.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1690280      8.97%     99.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        26376      0.14%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         18844316                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              1022311                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    31345936                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42428046                       # The number of ROB writes
system.cpu2.timesIdled                            360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          55623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    9937975                       # Number of Instructions Simulated
system.cpu2.committedOps                     18844316                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.176984                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.176984                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.849629                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.849629                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                29686410                       # number of integer regfile reads
system.cpu2.int_regfile_writes               15567613                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   349112                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  196449                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 11873107                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 5879825                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                8876680                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            38415                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          507.524007                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3447553                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            38927                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            88.564570                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           199134                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   507.524007                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.991258                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.991258                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         28068135                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        28068135                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      1786834                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1786834                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1660631                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1660631                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3447465                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3447465                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3447465                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3447465                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        26377                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        26377                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        29809                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        29809                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data        56186                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         56186                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        56186                       # number of overall misses
system.cpu2.dcache.overall_misses::total        56186                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1921130946                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1921130946                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1990322344                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1990322344                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   3911453290                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3911453290                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   3911453290                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3911453290                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1813211                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1813211                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1690440                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1690440                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3503651                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3503651                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3503651                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3503651                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.014547                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014547                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.017634                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.017634                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.016036                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016036                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.016036                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016036                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 72833.565076                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72833.565076                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 66769.175216                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66769.175216                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 69616.155092                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 69616.155092                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 69616.155092                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 69616.155092                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         4340                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   117.297297                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        37449                       # number of writebacks
system.cpu2.dcache.writebacks::total            37449                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        11696                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11696                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         5475                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5475                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        17171                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        17171                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        17171                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        17171                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        14681                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        14681                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        24334                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24334                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        39015                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39015                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        39015                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39015                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1074225033                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1074225033                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   1610590461                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1610590461                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   2684815494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2684815494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   2684815494                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2684815494                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008097                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008097                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.014395                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.014395                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.011136                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.011136                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.011136                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011136                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 73171.107758                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73171.107758                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 66186.835744                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66186.835744                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 68814.955632                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 68814.955632                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 68814.955632                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 68814.955632                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              180                       # number of replacements
system.cpu2.icache.tags.tagsinuse          494.559697                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1865549                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              678                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2751.547198                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   494.559697                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.965937                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.965937                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          487                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         14931952                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        14931952                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      1865549                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1865549                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1865549                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1865549                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1865549                       # number of overall hits
system.cpu2.icache.overall_hits::total        1865549                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          860                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          860                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          860                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          860                       # number of overall misses
system.cpu2.icache.overall_misses::total          860                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     53194752                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     53194752                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     53194752                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     53194752                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     53194752                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     53194752                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1866409                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1866409                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1866409                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1866409                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1866409                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1866409                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000461                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000461                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000461                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000461                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000461                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000461                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 61854.362791                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61854.362791                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 61854.362791                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61854.362791                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 61854.362791                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61854.362791                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          862                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    71.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          180                       # number of writebacks
system.cpu2.icache.writebacks::total              180                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          180                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          180                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          180                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          680                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          680                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          680                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     43725231                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     43725231                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     43725231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     43725231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     43725231                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     43725231                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 64301.810294                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64301.810294                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 64301.810294                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64301.810294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 64301.810294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64301.810294                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements           35469                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3925.774438                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             38699                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           39565                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.978112                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     1.377955                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst    53.875808                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3870.520676                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.013153                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.944951                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.958441                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3681                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          352637                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         352637                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks        37449                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        37449                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          179                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          179                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data           86                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total           86                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           13                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           13                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data           52                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total           52                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           13                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data           52                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total             65                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           13                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data           52                       # number of overall hits
system.cpu2.l2cache.overall_hits::total            65                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::cpu2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::cpu2.data        27225                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        27225                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          665                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          665                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data        11650                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        11650                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          665                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data        38875                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        39540                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          665                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data        38875                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        39540                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data   1792485054                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1792485054                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     42998292                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     42998292                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data    850883265                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    850883265                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     42998292                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data   2643368319                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   2686366611                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     42998292                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data   2643368319                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   2686366611                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks        37449                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        37449                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          179                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          179                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data           88                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           88                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data        27225                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        27225                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          678                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          678                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        11702                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        11702                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          678                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        38927                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        39605                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          678                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        38927                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        39605                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::cpu2.data     0.022727                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.022727                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.980826                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.980826                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.995556                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.995556                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.980826                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.998664                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.998359                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.980826                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.998664                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.998359                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 65839.671405                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 65839.671405                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 64659.085714                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 64659.085714                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 73037.190129                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 73037.190129                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 64659.085714                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 67996.612707                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 67940.480804                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 64659.085714                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 67996.612707                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 67940.480804                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks        33930                       # number of writebacks
system.cpu2.l2cache.writebacks::total           33930                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::cpu2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data        27225                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        27225                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          665                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data        11650                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        11650                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          665                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data        38875                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        39540                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          665                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data        38875                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        39540                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::cpu2.data        25721                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        25721                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data   1715430749                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1715430749                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     41116642                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     41116642                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data    817915860                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    817915860                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     41116642                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data   2533346609                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   2574463251                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     41116642                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data   2533346609                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   2574463251                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::cpu2.data     0.022727                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.022727                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.980826                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.980826                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.995556                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.995556                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.980826                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.998664                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.998359                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.980826                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.998664                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.998359                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu2.data 12860.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 12860.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 63009.393903                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 63009.393903                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 61829.536842                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61829.536842                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 70207.369957                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70207.369957                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 61829.536842                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 65166.472257                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 65110.350303                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 61829.536842                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 65166.472257                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 65110.350303                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests        78290                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        38683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         1085                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         1084                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        12382                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        71379                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          180                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict         3031                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq           88                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp           88                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq        27225                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp        27225                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          680                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        11702                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         1538                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       116445                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           117983                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        54912                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      4888064                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           4942976                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                      35997                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic              2171648                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        75690                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.014678                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.120372                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0             74580     98.53%     98.53% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              1109      1.47%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         75690                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      51131484                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       679320                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     38917377                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.branchPred.lookups                2801034                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2801034                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            87153                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             2484911                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 146514                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             16720                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        2484911                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           1080169                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         1404742                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted        58109                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    2271111                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    1799547                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                         4761                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                         3507                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    1874268                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          179                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   27                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        11696840                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1960542                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      12422948                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    2801034                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1226683                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      9590128                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 174616                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 156                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          631                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1874141                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                20604                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          11638862                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.001480                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.175615                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 7830081     67.28%     67.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  219293      1.88%     69.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  271134      2.33%     71.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  274182      2.36%     73.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  179128      1.54%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  388743      3.34%     78.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  277174      2.38%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  205443      1.77%     82.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1993684     17.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            11638862                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.239469                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.062077                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 1721758                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              6352697                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  3247113                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               229986                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 87308                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              22334078                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                 87308                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1870541                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 537502                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          7019                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  3322735                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              5813757                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              21857986                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                  192                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  5701                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   198                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents               5783852                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           23570953                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             55888412                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        32880126                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           331100                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             20537796                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 3033119                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                89                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            89                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  1283324                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             2394601                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1946222                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            91453                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           35703                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  21117913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               9964                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 20303192                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            25400                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        2165080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      3166392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          9901                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     11638862                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.744431                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.381917                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6446557     55.39%     55.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             722198      6.21%     61.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             884395      7.60%     69.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             816319      7.01%     76.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             724743      6.23%     82.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             770561      6.62%     89.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             580642      4.99%     94.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             419958      3.61%     97.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             273489      2.35%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       11638862                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 165299     71.62%     71.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     71.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     71.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  544      0.24%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     71.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 42321     18.34%     90.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                22243      9.64%     99.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              351      0.15%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              39      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            98052      0.48%      0.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             15876727     78.20%     78.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               52292      0.26%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   32      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             161553      0.80%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2263843     11.15%     90.88% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1816742      8.95%     99.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          33648      0.17%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite           303      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              20303192                       # Type of FU issued
system.cpu3.iq.rate                          1.735784                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     230797                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011368                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          52084621                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         23052987                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     19845543                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             416819                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            240058                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       206048                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              20227081                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 208856                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          450512                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       274738                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       246538                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 87308                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 242260                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               291812                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           21127877                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             8781                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              2394601                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1946222                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              4260                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   165                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               290077                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            91                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         26364                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        79283                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              105647                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             20123112                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2270156                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           180077                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4069698                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2440564                       # Number of branches executed
system.cpu3.iew.exec_stores                   1799542                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.720389                       # Inst execution rate
system.cpu3.iew.wb_sent                      20088067                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     20051591                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 13811607                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 21518993                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.714274                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.641833                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        2165097                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            87232                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     11319395                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.675246                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.564799                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      6495366     57.38%     57.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1021412      9.02%     66.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       727102      6.42%     72.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1016553      8.98%     81.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       354437      3.13%     84.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       371389      3.28%     88.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       203756      1.80%     90.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        94772      0.84%     90.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1034608      9.14%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     11319395                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu3.commit.committedOps              18962772                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3819544                       # Number of memory references committed
system.cpu3.commit.loads                      2119861                       # Number of loads committed
system.cpu3.commit.membars                         24                       # Number of memory barriers committed
system.cpu3.commit.branches                   2364943                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    191548                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 18771449                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              106269                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        65364      0.34%      0.34% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14883508     78.49%     78.83% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          41874      0.22%     79.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              28      0.00%     79.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        152454      0.80%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2093345     11.04%     90.90% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1699523      8.96%     99.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        26516      0.14%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         18962772                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              1034608                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    31412656                       # The number of ROB reads
system.cpu3.rob.rob_writes                   42578635                       # The number of ROB writes
system.cpu3.timesIdled                            359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          57978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu3.committedOps                     18962772                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.169684                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.169684                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.854932                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.854932                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                29820820                       # number of integer regfile reads
system.cpu3.int_regfile_writes               15629749                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   312421                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  175867                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 11937897                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 5908827                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                8912896                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            38449                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          507.482293                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3459399                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            38961                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            88.791330                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           135198                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   507.482293                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.991176                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.991176                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         28163505                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        28163505                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      1789503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1789503                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1669802                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1669802                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3459305                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3459305                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3459305                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3459305                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        26382                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        26382                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        29881                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        29881                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data        56263                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         56263                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        56263                       # number of overall misses
system.cpu3.dcache.overall_misses::total        56263                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1962548820                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1962548820                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1980722957                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1980722957                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   3943271777                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3943271777                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   3943271777                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3943271777                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1815885                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1815885                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1699683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1699683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3515568                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3515568                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3515568                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3515568                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.014528                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014528                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.017580                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017580                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.016004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.016004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016004                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 74389.690698                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74389.690698                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 66287.037147                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66287.037147                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 70086.411620                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70086.411620                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 70086.411620                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70086.411620                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3157                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    90.200000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        37501                       # number of writebacks
system.cpu3.dcache.writebacks::total            37501                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        11694                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        11694                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         5514                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5514                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        17208                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        17208                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        17208                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        17208                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        14688                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        14688                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        24367                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        24367                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        39055                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39055                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        39055                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39055                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   1101502062                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1101502062                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1588223519                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1588223519                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   2689725581                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2689725581                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   2689725581                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2689725581                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008089                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008089                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.014336                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.014336                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011109                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011109                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011109                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011109                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 74993.332108                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 74993.332108                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 65179.280133                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65179.280133                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 68870.197952                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 68870.197952                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 68870.197952                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 68870.197952                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              189                       # number of replacements
system.cpu3.icache.tags.tagsinuse          494.163920                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1873271                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              686                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2730.715743                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   494.163920                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.965164                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.965164                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         14993808                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        14993808                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      1873271                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1873271                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1873271                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1873271                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1873271                       # number of overall hits
system.cpu3.icache.overall_hits::total        1873271                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst          869                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          869                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst          869                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           869                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst          869                       # number of overall misses
system.cpu3.icache.overall_misses::total          869                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     57148792                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     57148792                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     57148792                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     57148792                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     57148792                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     57148792                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1874140                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1874140                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1874140                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1874140                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1874140                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1874140                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000464                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000464                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000464                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000464                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000464                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000464                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 65763.857307                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65763.857307                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 65763.857307                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65763.857307                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 65763.857307                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65763.857307                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1057                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    81.307692                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          189                       # number of writebacks
system.cpu3.icache.writebacks::total              189                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          181                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          181                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          181                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          688                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          688                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          688                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          688                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          688                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          688                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     46725560                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     46725560                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     46725560                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     46725560                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     46725560                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     46725560                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000367                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000367                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000367                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000367                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 67915.058140                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67915.058140                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 67915.058140                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67915.058140                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 67915.058140                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67915.058140                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements           35513                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3916.708973                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             38755                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           39609                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.978439                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     1.744885                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst    50.392344                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3864.571745                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000426                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.012303                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.943499                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.956228                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3745                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          353073                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         353073                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks        37501                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        37501                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          188                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          188                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data           92                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           92                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           15                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           15                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data           57                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total           57                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data           57                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total             72                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           15                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data           57                       # number of overall hits
system.cpu3.l2cache.overall_hits::total            72                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::cpu3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::cpu3.data        27281                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        27281                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          671                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          671                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data        11623                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        11623                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          671                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data        38904                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        39575                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          671                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data        38904                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        39575                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data   1779430788                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   1779430788                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     45982971                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     45982971                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data    868768029                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    868768029                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     45982971                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data   2648198817                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   2694181788                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     45982971                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data   2648198817                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   2694181788                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks        37501                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        37501                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          188                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          188                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data           94                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           94                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data        27281                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        27281                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          686                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          686                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        11680                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        11680                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          686                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        38961                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        39647                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          686                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        38961                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        39647                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::cpu3.data     0.021277                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.021277                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.978134                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.978134                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.995120                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.995120                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.978134                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.998537                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.998184                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.978134                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.998537                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.998184                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 65226.010337                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 65226.010337                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 68529.017884                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 68529.017884                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 74745.593134                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 74745.593134                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 68529.017884                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 68070.090916                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 68077.872091                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 68529.017884                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 68070.090916                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 68077.872091                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks        33983                       # number of writebacks
system.cpu3.l2cache.writebacks::total           33983                       # number of writebacks
system.cpu3.l2cache.UpgradeReq_mshr_misses::cpu3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data        27281                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        27281                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          671                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data        11623                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        11623                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          671                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data        38904                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        39575                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          671                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data        38904                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        39575                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::cpu3.data        29638                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        29638                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data   1702217725                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1702217725                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     44084088                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     44084088                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data    835870388                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    835870388                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     44084088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data   2538088113                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   2582172201                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     44084088                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data   2538088113                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   2582172201                       # number of overall MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::cpu3.data     0.021277                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.021277                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.978134                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.978134                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.995120                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.995120                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.978134                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.998537                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.998184                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.978134                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.998537                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.998184                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu3.data        14819                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        14819                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 62395.723214                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 62395.723214                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 65699.087928                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65699.087928                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 71915.201583                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71915.201583                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 65699.087928                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 65239.772594                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 65247.560354                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 65699.087928                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 65239.772594                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 65247.560354                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests        78381                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        38732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         1081                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         1080                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        12368                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        71484                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          189                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict         3004                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq           94                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp           94                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq        27281                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp        27281                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          688                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        11680                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         1563                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       116559                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           118122                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        56000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      4893568                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           4949568                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                      36041                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic              2175040                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples        75782                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.014515                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.119713                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0             74683     98.55%     98.55% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              1098      1.45%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total         75782                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      51202413                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       687312                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     38953341                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                     23248                       # number of replacements
system.l3.tags.tagsinuse                 79036.851833                       # Cycle average of tags in use
system.l3.tags.total_refs                      142429                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    154320                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.922946                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       510.566132                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     19066.051614                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       510.814184                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     19123.317169                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       519.500986                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     19506.262410                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       484.906629                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     19315.432708                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.003895                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.145462                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.003897                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.145899                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.003963                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.148821                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.003700                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.147365                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.603003                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1927                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        31967                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        97041                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   4902352                       # Number of tag accesses
system.l3.tags.data_accesses                  4902352                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       135204                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           135204                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu2.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu0.inst             5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data           765                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data           770                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst             3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data           876                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data           876                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              3303                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    5                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                  765                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                  770                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                    3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                  876                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                  876                       # number of demand (read+write) hits
system.l3.demand_hits::total                     3303                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   5                       # number of overall hits
system.l3.overall_hits::cpu0.data                 765                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   4                       # number of overall hits
system.l3.overall_hits::cpu1.data                 770                       # number of overall hits
system.l3.overall_hits::cpu2.inst                   3                       # number of overall hits
system.l3.overall_hits::cpu2.data                 876                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   4                       # number of overall hits
system.l3.overall_hits::cpu3.data                 876                       # number of overall hits
system.l3.overall_hits::total                    3303                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           26895                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data           27171                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data           27225                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data           27281                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              108572                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          674                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data        10909                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          661                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data        10654                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          662                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data        10774                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          667                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data        10747                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           45748                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                674                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              37804                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                661                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              37825                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                662                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              37999                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                667                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              38028                       # number of demand (read+write) misses
system.l3.demand_misses::total                 154320                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               674                       # number of overall misses
system.l3.overall_misses::cpu0.data             37804                       # number of overall misses
system.l3.overall_misses::cpu1.inst               661                       # number of overall misses
system.l3.overall_misses::cpu1.data             37825                       # number of overall misses
system.l3.overall_misses::cpu2.inst               662                       # number of overall misses
system.l3.overall_misses::cpu2.data             37999                       # number of overall misses
system.l3.overall_misses::cpu3.inst               667                       # number of overall misses
system.l3.overall_misses::cpu3.data             38028                       # number of overall misses
system.l3.overall_misses::total                154320                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data   1625615686                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data   1669929897                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data   1588097886                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data   1574667005                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    6458310474                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     41838656                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data    757874941                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     41434339                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data    714407629                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     38235558                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data    750750022                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     41155701                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data    768831273                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3154528119                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     41838656                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data   2383490627                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     41434339                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data   2384337526                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     38235558                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data   2338847908                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     41155701                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data   2343498278                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9612838593                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     41838656                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data   2383490627                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     41434339                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data   2384337526                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     38235558                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data   2338847908                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     41155701                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data   2343498278                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9612838593                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       135204                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       135204                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         26895                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data         27171                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data         27225                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data         27281                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            108572                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          679                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data        11674                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          665                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data        11424                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          665                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data        11650                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          671                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data        11623                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         49051                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              679                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            38569                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              665                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            38595                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              665                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            38875                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              671                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            38904                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               157623                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             679                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           38569                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             665                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           38595                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             665                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           38875                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             671                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           38904                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              157623                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.992636                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.934470                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.993985                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.932598                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.995489                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.924807                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.994039                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.924632                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.932662                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.992636                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.980165                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.993985                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.980049                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.995489                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.977466                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.994039                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.977483                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.979045                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.992636                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.980165                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.993985                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.980049                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.995489                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.977466                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.994039                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.977483                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.979045                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 60443.044655                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 61460.008723                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 58332.337410                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 57720.281698                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 59484.125502                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 62075.157270                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 69472.448529                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 62684.325265                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 67055.343439                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 57757.640483                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 69681.643030                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 61702.700150                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 71539.152601                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 68954.448697                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 62075.157270                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 63048.635779                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 62684.325265                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 63036.021837                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 57757.640483                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 61550.248901                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 61702.700150                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 61625.598980                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 62291.592749                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 62075.157270                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 63048.635779                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 62684.325265                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 63036.021837                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 57757.640483                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 61550.248901                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 61702.700150                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 61625.598980                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 62291.592749                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                20286                       # number of writebacks
system.l3.writebacks::total                     20286                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data        26895                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data        27171                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data        27225                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data        27281                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         108572                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          674                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data        10909                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          661                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data        10654                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          662                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data        10774                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          667                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data        10747                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        45748                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           674                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         37804                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           661                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         37825                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           662                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         37999                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           667                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         38028                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            154320                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          674                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        37804                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          661                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        37825                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          662                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        37999                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          667                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        38028                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           154320                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data   1442045731                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data   1484469024                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data   1402263106                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data   1388446909                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5717224770                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     37238885                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data    683408080                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     36924673                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data    641713830                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     33716507                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data    677203261                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     36602954                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data    695474591                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2842282781                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     37238885                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data   2125453811                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     36924673                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data   2126182854                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     33716507                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data   2079466367                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     36602954                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data   2083921500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   8559507551                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     37238885                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data   2125453811                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     36924673                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data   2126182854                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     33716507                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data   2079466367                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     36602954                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data   2083921500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   8559507551                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.992636                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.934470                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.993985                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.932598                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.995489                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.924807                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.994039                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.924632                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.932662                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.992636                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.980165                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.993985                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.980049                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.995489                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.977466                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.994039                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.977483                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.979045                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.992636                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.980165                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.993985                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.980049                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.995489                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.977466                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.994039                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.977483                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.979045                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 53617.614092                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 54634.316882                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 51506.450174                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 50894.282064                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 52658.372048                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 55250.571217                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 62646.262719                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 55861.835098                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 60232.197297                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 50931.279456                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 62855.324021                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 54876.992504                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 64713.370336                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 62129.115612                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 55250.571217                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 56222.987276                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 55861.835098                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 56211.047032                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 50931.279456                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 54724.239243                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 54876.992504                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 54799.660776                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 55465.963913                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 55250.571217                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 56222.987276                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 55861.835098                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 56211.047032                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 50931.279456                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 54724.239243                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 54876.992504                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 54799.660776                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 55465.963913                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        175468                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        21148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              45748                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20286                       # Transaction distribution
system.membus.trans_dist::CleanEvict              862                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108572                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108572                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45748                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       329788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       329788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 329788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     11174784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     11174784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11174784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            154320                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  154320    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              154320                       # Request fanout histogram
system.membus.reqLayer8.occupancy           293369378                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          827407202                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       296752                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       139140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           2103                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         2103                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   3895047387                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             49051                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       155490                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            6882                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           108572                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          108572                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        49051                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side       113116                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side       113153                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side       113999                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side       114112                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                454380                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side      4664768                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side      4666368                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side      4702080                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side      4707712                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               18740928                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           23248                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1298304                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           180876                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.011627                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.107199                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 178773     98.84%     98.84% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2103      1.16%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             180876                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          632847793                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             16.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         124689830                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy         124758973                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy         125620688                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             3.2                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy         125731174                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
