#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 25 13:39:06 2025
# Process ID: 1542611
# Current directory: /home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/blinky_vhdl/blinky_vhdl.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/blinky_vhdl/blinky_vhdl.runs/synth_1/top.vds
# Journal file: /home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/blinky_vhdl/blinky_vhdl.runs/synth_1/vivado.jou
# Running On: iwolfs-Aspire-A14-51z, OS: Linux, CPU Frequency: 2837.411 MHz, CPU Physical cores: 10, Host memory: 16458 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7s25csga324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1542650
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2069.266 ; gain = 405.715 ; free physical = 1042 ; free virtual = 10085
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/blinky_vhdl/blinky_vhdl.srcs/sources_1/new/top.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/blinky_vhdl/blinky_vhdl.srcs/sources_1/new/top.vhdl:15]
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2142.234 ; gain = 478.684 ; free physical = 942 ; free virtual = 9980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2160.047 ; gain = 496.496 ; free physical = 939 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2160.047 ; gain = 496.496 ; free physical = 939 ; free virtual = 9977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.047 ; gain = 0.000 ; free physical = 939 ; free virtual = 9977
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/blinky_vhdl/blinky_vhdl.srcs/constrs_1/new/arty-s7.xdc]
Finished Parsing XDC File [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/blinky_vhdl/blinky_vhdl.srcs/constrs_1/new/arty-s7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/blinky_vhdl/blinky_vhdl.srcs/constrs_1/new/arty-s7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.984 ; gain = 0.000 ; free physical = 914 ; free virtual = 9945
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.020 ; gain = 0.000 ; free physical = 916 ; free virtual = 9947
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 910 ; free virtual = 9970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 910 ; free virtual = 9970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 910 ; free virtual = 9970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 908 ; free virtual = 9969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design top has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 889 ; free virtual = 9947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     1|
|2     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2233.020 ; gain = 496.496 ; free physical = 881 ; free virtual = 9923
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.020 ; gain = 569.469 ; free physical = 881 ; free virtual = 9923
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.020 ; gain = 0.000 ; free physical = 881 ; free virtual = 9923
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.020 ; gain = 0.000 ; free physical = 995 ; free virtual = 10043
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9a7b2dcc
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2233.020 ; gain = 877.562 ; free physical = 995 ; free virtual = 10043
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1777.779; main = 1447.655; forked = 357.382
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3244.883; main = 2200.973; forked = 1043.910
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.020 ; gain = 0.000 ; free physical = 995 ; free virtual = 10043
INFO: [Common 17-1381] The checkpoint '/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/test_project/blinky_vhdl/blinky_vhdl.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:39:27 2025...
