// Seed: 2132775648
module module_0 #(
    parameter id_9 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  ;
  wire _id_9;
  ;
  logic [7:0][id_9 : -1] id_10, id_11;
  assign id_7 = id_6;
  logic id_12;
endmodule
module module_1 #(
    parameter id_13 = 32'd46,
    parameter id_14 = 32'd99,
    parameter id_5  = 32'd47,
    parameter id_8  = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4[1 : id_8],
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wor id_15;
  inout wire _id_14;
  inout wire _id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire _id_8;
  input wor id_7;
  output logic [7:0] id_6;
  inout wire _id_5;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_15.id_7 = 1;
  assign id_6[id_14 : id_5][id_13 : 1&1] = id_15;
  module_0 modCall_1 (
      id_18,
      id_15,
      id_15,
      id_9,
      id_3,
      id_7,
      id_16
  );
endmodule
