<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2024.2/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.2/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 2024.2.0.3.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec  3 17:07:21 2025


Command Line:  C:\lscc\radiant\2024.2\ispfpga\bin\nt64\synthesis.exe -f C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/impl_1/e155_project_fpga_impl_1_lattice.synproj -logfile e155_project_fpga_impl_1_lattice.srp -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...


###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | top
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
################################################################


The -comp option is FALSE.
The -syn option is FALSE.

Output HDL filename: e155_project_fpga_impl_1.vm
-path C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga (searchpath added)
-path C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/impl_1 (searchpath added)
-path C:/lscc/radiant/2024.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/top.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/led_driver.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/counter.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/led_shifter.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/servo_driver.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/song_timing.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/update_rgb_string.sv
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/top.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/led_driver.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/counter.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/led_shifter.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/servo_driver.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/song_timing.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/update_rgb_string.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - synthesis: c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/top.sv(1): compiling module top. VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC(CLKHF_DIV=2'b01). VERI-1018
INFO <35901018> - synthesis: c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/led_shifter.sv(6): compiling module led_shifter. VERI-1018
INFO <35901018> - synthesis: c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/led_driver.sv(6): compiling module led_driver. VERI-1018
INFO <35901018> - synthesis: c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/counter.sv(9): compiling module counter. VERI-1018
INFO <35901018> - synthesis: c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/song_timing.sv(6): compiling module song_timing. VERI-1018
INFO <35901018> - synthesis: c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/servo_driver.sv(6): compiling module servo_driver. VERI-1018
WARNING <35931002> - synthesis: c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/top.sv(20): net reset does not have a driver. VDB-1002

<A name="lse_parameter"></A><B><U><big>Parameter Setting</big></U></B>

[Parameter Setting Section Start]

	[Parameter Settings for Instance(s): hf_osc]
	(Module: HSOSC)
		CLKHF_DIV                 2'b01

[Parameter Setting Section End]
######## Missing driver on net reset. Patching with GND.



CRITICAL <35001747> - synthesis: Bit(s) of register driving \servo/high_num[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19
CRITICAL <35001747> - synthesis: Bit(s) of register driving \servo/high_num[31:0] stuck at '0': 18, 17
CRITICAL <35001747> - synthesis: Bit(s) of register driving \servo/high_num[31:0] stuck at '0': 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \servo/low_num[31:0] stuck at '0': 1, 0
CRITICAL <35001747> - synthesis: Bit(s) of register driving \led_shifter1/state[3:0] stuck at '0': 3
CRITICAL <35001747> - synthesis: Bit(s) of register \servo/low_num stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19
CRITICAL <35001748> - synthesis: Bit(s) of register \servo/low_num stuck at '1': 18
Mapped 1 multiplier(s)


CRITICAL <35001747> - synthesis: Bit(s) of register driving \led_shifter1/single_led/state[4:0] stuck at '0': 4
CRITICAL <35001747> - synthesis: Bit(s) of register driving \song_timing1/state[3:0] stuck at '0': 3, 2
CRITICAL <35001747> - synthesis: Bit(s) of register driving \servo/state[2:0] stuck at '0': 2
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i0 clock is stuck at One. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i31 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i30 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i29 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i28 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i27 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i26 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i25 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i24 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i23 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i22 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i21 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i20 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i19 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i18 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i17 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i16 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i15 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i14 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i13 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i12 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i11 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i10 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i9 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i8 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i7 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i6 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i5 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i2 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i5 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i6 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i7 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i8 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i9 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i10 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i11 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i12 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i13 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i14 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i15 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i16 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i17 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i18 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i19 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i20 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i21 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i22 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i23 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i24 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i25 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i26 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i27 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i28 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i29 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i30 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_low_i31 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \led_shifter1/single_led/num_high_i0 clock is stuck at Zero. VDB-5040


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (top)######################
Number of register bits => 556 of 5280 (10 % )
CCU2 => 129
FD1P3XZ => 556
HSOSC => 1
IB => 1
LUT4 => 313
MAC16 => 1
OB => 2
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 9


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : led_shifter1/single_led/n1760, loads : 159
  Net : led_shifter1/single_led/n9_c, loads : 158
  Net : led_shifter1/n1949, loads : 152
  Net : led_shifter1/n1965, loads : 146
  Net : song_timing1/n178, loads : 42
  Net : led_shifter1/delay_counter/n174, loads : 40
  Net : led_shifter1/single_led/n190, loads : 39
  Net : led_shifter1/single_led/n194, loads : 39
  Net : servo/n186, loads : 39
  Net : servo/counter_high/n182, loads : 39
################### End Clock Report ##################


<A name="lse_constraint"></A><B><U><big>Constraint Report</big></U></B>

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

Peak Memory Usage: 102 MB

--------------------------------------------------------------
Total CPU Time: 6 secs 
Total REAL Time: 12 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: 9e4f66983c077c117ba53746e136f8f33ea83ef



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_parameter>Parameter Setting</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
<LI><A href=#lse_constraint>Constraint Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

