-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_axi_decision_function_16 is
port (
    ap_ready : OUT STD_LOGIC;
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of myproject_axi_decision_function_16 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1CE9D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011100111010011101";
    constant ap_const_lv32_FFFE9447 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111101001010001000111";
    constant ap_const_lv32_42A1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100001010100001";
    constant ap_const_lv32_CC06 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001100110000000110";
    constant ap_const_lv32_FFFEC217 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111101100001000010111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_4425 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100010000100101";
    constant ap_const_lv32_CD77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001100110101110111";
    constant ap_const_lv32_8D3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000110100111101";
    constant ap_const_lv32_FFFFFD20 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111110100100000";
    constant ap_const_lv32_5426 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000101010000100110";
    constant ap_const_lv32_FFFFE690 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111110011010010000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal comparison_fu_80_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_216_fu_86_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_217_fu_92_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_268_fu_110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_218_fu_98_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_fu_128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_219_fu_104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_fu_116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_49_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_269_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_fu_122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln208_55_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_fu_158_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_fu_152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_71_fu_172_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln208_72_fu_186_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_53_fu_180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_270_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_fu_194_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_54_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_73_fu_204_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_fu_220_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_fu_220_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_axi_mux_63_32_1_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mux_63_32_1_1_x_U269 : component myproject_axi_mux_63_32_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_4425,
        din1 => ap_const_lv32_CD77,
        din2 => ap_const_lv32_8D3D,
        din3 => ap_const_lv32_FFFFFD20,
        din4 => ap_const_lv32_5426,
        din5 => ap_const_lv32_FFFFE690,
        din6 => agg_result_fu_220_p7,
        dout => agg_result_fu_220_p8);




    activation_268_fu_110_p2 <= (comparison_fu_80_p2 xor ap_const_lv1_1);
    activation_269_fu_134_p2 <= (comparison_216_fu_86_p2 and and_ln193_fu_128_p2);
    activation_270_fu_146_p2 <= (comparison_fu_80_p2 and and_ln193_49_fu_140_p2);
    activation_fu_122_p2 <= (comparison_217_fu_92_p2 and activation_268_fu_110_p2);
    agg_result_fu_220_p7 <= 
        select_ln208_73_fu_204_p3 when (or_ln208_54_fu_198_p2(0) = '1') else 
        ap_const_lv3_5;
    and_ln193_49_fu_140_p2 <= (xor_ln195_fu_116_p2 and comparison_219_fu_104_p2);
    and_ln193_fu_128_p2 <= (comparison_fu_80_p2 and comparison_218_fu_98_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= agg_result_fu_220_p8;
    comparison_216_fu_86_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_FFFE9447)) else "0";
    comparison_217_fu_92_p2 <= "1" when (signed(p_read4) < signed(ap_const_lv32_42A1)) else "0";
    comparison_218_fu_98_p2 <= "1" when (signed(p_read3) < signed(ap_const_lv32_CC06)) else "0";
    comparison_219_fu_104_p2 <= "1" when (signed(p_read2) < signed(ap_const_lv32_FFFEC217)) else "0";
    comparison_fu_80_p2 <= "1" when (signed(p_read2) < signed(ap_const_lv32_1CE9D)) else "0";
    or_ln208_53_fu_180_p2 <= (comparison_216_fu_86_p2 or activation_268_fu_110_p2);
    or_ln208_54_fu_198_p2 <= (or_ln208_53_fu_180_p2 or activation_270_fu_146_p2);
    or_ln208_55_fu_166_p2 <= (comparison_fu_80_p2 or activation_fu_122_p2);
    or_ln208_fu_152_p2 <= (activation_269_fu_134_p2 or activation_268_fu_110_p2);
    select_ln208_71_fu_172_p3 <= 
        select_ln208_fu_158_p3 when (or_ln208_55_fu_166_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln208_72_fu_186_p3 <= 
        select_ln208_71_fu_172_p3 when (or_ln208_fu_152_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln208_73_fu_204_p3 <= 
        zext_ln208_fu_194_p1 when (or_ln208_53_fu_180_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln208_fu_158_p3 <= 
        ap_const_lv2_2 when (comparison_fu_80_p2(0) = '1') else 
        ap_const_lv2_0;
    xor_ln195_fu_116_p2 <= (comparison_216_fu_86_p2 xor ap_const_lv1_1);
    zext_ln208_fu_194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln208_72_fu_186_p3),3));
end behav;
