INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.sim/sim_1/synth/func/W0_15_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Final_hash
INFO: [VRFC 10-311] analyzing module Round0_19
INFO: [VRFC 10-311] analyzing module Round0_19_0
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sim_1/new/block0_15_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W0_15_tb
