# progetto-sis
University project for the implementation of Rock-Paper-Scissors in SIS and Verilog.
