// Seed: 409751964
module module_0 (
    id_1,
    id_2,
    id_3,
    .id_19(id_4),
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_20 = 1'b0;
  assign id_6 = id_19 & 1;
  wire id_21, id_22;
  wire id_23, id_24;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_8 - 1;
  wire id_13, id_14, id_15;
  module_0(
      id_8,
      id_12,
      id_12,
      id_14,
      id_4,
      id_4,
      id_2,
      id_4,
      id_10,
      id_13,
      id_9,
      id_11,
      id_11,
      id_13,
      id_4,
      id_10,
      id_2,
      id_3
  );
  wire id_16;
  always id_12 = id_2;
  wire id_17;
endmodule
