multiline_comment|/*&n; * arch/sh64/kernel/dma.c&n; *&n; * DMA routines for the SH-5 DMAC.&n; *&n; * Copyright (C) 2003  Paul Mundt&n; *&n; * This file is subject to the terms and conditions of the GNU General Public&n; * License.  See the file &quot;COPYING&quot; in the main directory of this archive&n; * for more details.&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/spinlock.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;asm/hardware.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
macro_line|#include &lt;asm/signal.h&gt;
macro_line|#include &lt;asm/errno.h&gt;
macro_line|#include &lt;asm/io.h&gt;
r_typedef
r_struct
(brace
DECL|member|dev_addr
r_int
r_int
id|dev_addr
suffix:semicolon
DECL|member|mem_addr
r_int
r_int
id|mem_addr
suffix:semicolon
DECL|member|mode
r_int
r_int
id|mode
suffix:semicolon
DECL|member|count
r_int
r_int
id|count
suffix:semicolon
DECL|typedef|dma_info_t
)brace
id|dma_info_t
suffix:semicolon
DECL|variable|dma_info
r_static
id|dma_info_t
id|dma_info
(braket
id|MAX_DMA_CHANNELS
)braket
suffix:semicolon
r_extern
id|spinlock_t
id|dma_spin_lock
suffix:semicolon
multiline_comment|/* arch/sh64/kernel/irq_intc.c */
r_extern
r_void
id|make_intc_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
multiline_comment|/* DMAC Interrupts */
DECL|macro|DMA_IRQ_DMTE0
mdefine_line|#define DMA_IRQ_DMTE0&t;18
DECL|macro|DMA_IRQ_DERR
mdefine_line|#define DMA_IRQ_DERR&t;22
DECL|macro|DMAC_COMMON_BASE
mdefine_line|#define DMAC_COMMON_BASE&t;(dmac_base + 0x08)
DECL|macro|DMAC_SAR_BASE
mdefine_line|#define DMAC_SAR_BASE&t;&t;(dmac_base + 0x10)
DECL|macro|DMAC_DAR_BASE
mdefine_line|#define DMAC_DAR_BASE&t;&t;(dmac_base + 0x18)
DECL|macro|DMAC_COUNT_BASE
mdefine_line|#define DMAC_COUNT_BASE&t;&t;(dmac_base + 0x20)
DECL|macro|DMAC_CTRL_BASE
mdefine_line|#define DMAC_CTRL_BASE&t;&t;(dmac_base + 0x28)
DECL|macro|DMAC_STATUS_BASE
mdefine_line|#define DMAC_STATUS_BASE&t;(dmac_base + 0x30)
DECL|macro|DMAC_SAR
mdefine_line|#define DMAC_SAR(n)&t;(DMAC_SAR_BASE    + ((n) * 0x28))
DECL|macro|DMAC_DAR
mdefine_line|#define DMAC_DAR(n)&t;(DMAC_DAR_BASE    + ((n) * 0x28))
DECL|macro|DMAC_COUNT
mdefine_line|#define DMAC_COUNT(n)&t;(DMAC_COUNT_BASE  + ((n) * 0x28))
DECL|macro|DMAC_CTRL
mdefine_line|#define DMAC_CTRL(n)&t;(DMAC_CTRL_BASE   + ((n) * 0x28))
DECL|macro|DMAC_STATUS
mdefine_line|#define DMAC_STATUS(n)&t;(DMAC_STATUS_BASE + ((n) * 0x28))
multiline_comment|/* DMAC.COMMON Bit Definitions */
DECL|macro|DMAC_COMMON_PR
mdefine_line|#define DMAC_COMMON_PR&t;0x00000001&t;/* Priority */
multiline_comment|/* Bits 1-2 Reserved */
DECL|macro|DMAC_COMMON_ME
mdefine_line|#define DMAC_COMMON_ME&t;0x00000008&t;/* Master Enable */
DECL|macro|DMAC_COMMON_NMI
mdefine_line|#define DMAC_COMMON_NMI&t;0x00000010&t;/* NMI Flag */
multiline_comment|/* Bits 5-6 Reserved */
DECL|macro|DMAC_COMMON_ER
mdefine_line|#define DMAC_COMMON_ER&t;0x00000780&t;/* Error Response */
DECL|macro|DMAC_COMMON_AAE
mdefine_line|#define DMAC_COMMON_AAE&t;0x00007800&t;/* Address Alignment Error */
multiline_comment|/* Bits 15-63 Reserved */
multiline_comment|/* DMAC.SAR Bit Definitions */
DECL|macro|DMAC_SAR_ADDR
mdefine_line|#define DMAC_SAR_ADDR&t;0xffffffff&t;/* Source Address */
multiline_comment|/* DMAC.DAR Bit Definitions */
DECL|macro|DMAC_DAR_ADDR
mdefine_line|#define DMAC_DAR_ADDR&t;0xffffffff&t;/* Destination Address */
multiline_comment|/* DMAC.COUNT Bit Definitions */
DECL|macro|DMAC_COUNT_CNT
mdefine_line|#define DMAC_COUNT_CNT&t;0xffffffff&t;/* Transfer Count */
multiline_comment|/* DMAC.CTRL Bit Definitions */
DECL|macro|DMAC_CTRL_TS
mdefine_line|#define DMAC_CTRL_TS&t;0x00000007&t;/* Transfer Size */
DECL|macro|DMAC_CTRL_SI
mdefine_line|#define DMAC_CTRL_SI&t;0x00000018&t;/* Source Increment */
DECL|macro|DMAC_CTRL_DI
mdefine_line|#define DMAC_CTRL_DI&t;0x00000060&t;/* Destination Increment */
DECL|macro|DMAC_CTRL_RS
mdefine_line|#define DMAC_CTRL_RS&t;0x00000780&t;/* Resource Select */
DECL|macro|DMAC_CTRL_IE
mdefine_line|#define DMAC_CTRL_IE&t;0x00000800&t;/* Interrupt Enable */
DECL|macro|DMAC_CTRL_TE
mdefine_line|#define DMAC_CTRL_TE&t;0x00001000&t;/* Transfer Enable */
multiline_comment|/* Bits 15-63 Reserved */
multiline_comment|/* DMAC.STATUS Bit Definitions */
DECL|macro|DMAC_STATUS_TE
mdefine_line|#define DMAC_STATUS_TE&t;0x00000001&t;/* Transfer End */
DECL|macro|DMAC_STATUS_AAE
mdefine_line|#define DMAC_STATUS_AAE&t;0x00000002&t;/* Address Alignment Error */
multiline_comment|/* Bits 2-63 Reserved */
DECL|variable|dmac_base
r_static
r_int
r_int
id|dmac_base
suffix:semicolon
r_void
id|set_dma_count
c_func
(paren
r_int
r_int
id|chan
comma
r_int
r_int
id|count
)paren
suffix:semicolon
r_void
id|set_dma_addr
c_func
(paren
r_int
r_int
id|chan
comma
r_int
r_int
id|addr
)paren
suffix:semicolon
DECL|function|dma_mte
r_static
id|irqreturn_t
id|dma_mte
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|chan
op_assign
id|irq
op_minus
id|DMA_IRQ_DMTE0
suffix:semicolon
id|dma_info_t
op_star
id|info
op_assign
id|dma_info
op_plus
id|chan
suffix:semicolon
id|u64
id|status
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;mode
op_amp
id|DMA_MODE_WRITE
)paren
(brace
id|sh64_out64
c_func
(paren
id|info-&gt;mem_addr
op_amp
id|DMAC_SAR_ADDR
comma
id|DMAC_SAR
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|sh64_out64
c_func
(paren
id|info-&gt;mem_addr
op_amp
id|DMAC_DAR_ADDR
comma
id|DMAC_DAR
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
)brace
id|set_dma_count
c_func
(paren
id|chan
comma
id|info-&gt;count
)paren
suffix:semicolon
multiline_comment|/* Clear the TE bit */
id|status
op_assign
id|sh64_in64
c_func
(paren
id|DMAC_STATUS
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
id|status
op_and_assign
op_complement
id|DMAC_STATUS_TE
suffix:semicolon
id|sh64_out64
c_func
(paren
id|status
comma
id|DMAC_STATUS
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
DECL|variable|irq_dmte
r_static
r_struct
id|irqaction
id|irq_dmte
op_assign
(brace
dot
id|handler
op_assign
id|dma_mte
comma
dot
id|flags
op_assign
id|SA_INTERRUPT
comma
dot
id|name
op_assign
l_string|&quot;DMA MTE&quot;
comma
)brace
suffix:semicolon
DECL|function|dma_err
r_static
id|irqreturn_t
id|dma_err
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|u64
id|tmp
suffix:semicolon
id|u8
id|chan
suffix:semicolon
id|printk
c_func
(paren
id|KERN_NOTICE
l_string|&quot;DMAC: Got a DMA Error!&bslash;n&quot;
)paren
suffix:semicolon
id|tmp
op_assign
id|sh64_in64
c_func
(paren
id|DMAC_COMMON_BASE
)paren
suffix:semicolon
multiline_comment|/* Check for the type of error */
r_if
c_cond
(paren
(paren
id|chan
op_assign
id|tmp
op_amp
id|DMAC_COMMON_AAE
)paren
)paren
(brace
multiline_comment|/* It&squot;s an address alignment error.. */
id|printk
c_func
(paren
id|KERN_NOTICE
l_string|&quot;DMAC: Alignment error on channel %d, &quot;
comma
id|chan
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_NOTICE
l_string|&quot;SAR: 0x%08llx, DAR: 0x%08llx, COUNT: %lld&bslash;n&quot;
comma
(paren
id|sh64_in64
c_func
(paren
id|DMAC_SAR
c_func
(paren
id|chan
)paren
)paren
op_amp
id|DMAC_SAR_ADDR
)paren
comma
(paren
id|sh64_in64
c_func
(paren
id|DMAC_DAR
c_func
(paren
id|chan
)paren
)paren
op_amp
id|DMAC_DAR_ADDR
)paren
comma
(paren
id|sh64_in64
c_func
(paren
id|DMAC_COUNT
c_func
(paren
id|chan
)paren
)paren
op_amp
id|DMAC_COUNT_CNT
)paren
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
(paren
id|chan
op_assign
id|tmp
op_amp
id|DMAC_COMMON_ER
)paren
)paren
(brace
multiline_comment|/* Something else went wrong.. */
id|printk
c_func
(paren
id|KERN_NOTICE
l_string|&quot;DMAC: Error on channel %d&bslash;n&quot;
comma
id|chan
)paren
suffix:semicolon
)brace
multiline_comment|/* Reset the ME bit to clear the interrupt */
id|tmp
op_or_assign
id|DMAC_COMMON_ME
suffix:semicolon
id|sh64_out64
c_func
(paren
id|tmp
comma
id|DMAC_COMMON_BASE
)paren
suffix:semicolon
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
DECL|variable|irq_derr
r_static
r_struct
id|irqaction
id|irq_derr
op_assign
(brace
dot
id|handler
op_assign
id|dma_err
comma
dot
id|flags
op_assign
id|SA_INTERRUPT
comma
dot
id|name
op_assign
l_string|&quot;DMA Error&quot;
comma
)brace
suffix:semicolon
DECL|function|calc_xmit_shift
r_static
r_inline
r_int
r_int
id|calc_xmit_shift
c_func
(paren
r_int
r_int
id|chan
)paren
(brace
r_return
id|sh64_in64
c_func
(paren
id|DMAC_CTRL
c_func
(paren
id|chan
)paren
)paren
op_amp
l_int|0x03
suffix:semicolon
)brace
DECL|function|setup_dma
r_void
id|setup_dma
c_func
(paren
r_int
r_int
id|chan
comma
id|dma_info_t
op_star
id|info
)paren
(brace
r_int
r_int
id|irq
op_assign
id|DMA_IRQ_DMTE0
op_plus
id|chan
suffix:semicolon
id|dma_info_t
op_star
id|dma
op_assign
id|dma_info
op_plus
id|chan
suffix:semicolon
id|make_intc_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|setup_irq
c_func
(paren
id|irq
comma
op_amp
id|irq_dmte
)paren
suffix:semicolon
id|dma
op_assign
id|info
suffix:semicolon
)brace
DECL|function|enable_dma
r_void
id|enable_dma
c_func
(paren
r_int
r_int
id|chan
)paren
(brace
id|u64
id|ctrl
suffix:semicolon
id|ctrl
op_assign
id|sh64_in64
c_func
(paren
id|DMAC_CTRL
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
id|ctrl
op_or_assign
id|DMAC_CTRL_TE
suffix:semicolon
id|sh64_out64
c_func
(paren
id|ctrl
comma
id|DMAC_CTRL
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
)brace
DECL|function|disable_dma
r_void
id|disable_dma
c_func
(paren
r_int
r_int
id|chan
)paren
(brace
id|u64
id|ctrl
suffix:semicolon
id|ctrl
op_assign
id|sh64_in64
c_func
(paren
id|DMAC_CTRL
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
id|ctrl
op_and_assign
op_complement
id|DMAC_CTRL_TE
suffix:semicolon
id|sh64_out64
c_func
(paren
id|ctrl
comma
id|DMAC_CTRL
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
)brace
DECL|function|set_dma_mode
r_void
id|set_dma_mode
c_func
(paren
r_int
r_int
id|chan
comma
r_char
id|mode
)paren
(brace
id|dma_info_t
op_star
id|info
op_assign
id|dma_info
op_plus
id|chan
suffix:semicolon
id|info-&gt;mode
op_assign
id|mode
suffix:semicolon
id|set_dma_addr
c_func
(paren
id|chan
comma
id|info-&gt;mem_addr
)paren
suffix:semicolon
id|set_dma_count
c_func
(paren
id|chan
comma
id|info-&gt;count
)paren
suffix:semicolon
)brace
DECL|function|set_dma_addr
r_void
id|set_dma_addr
c_func
(paren
r_int
r_int
id|chan
comma
r_int
r_int
id|addr
)paren
(brace
id|dma_info_t
op_star
id|info
op_assign
id|dma_info
op_plus
id|chan
suffix:semicolon
r_int
r_int
id|sar
comma
id|dar
suffix:semicolon
id|info-&gt;mem_addr
op_assign
id|addr
suffix:semicolon
id|sar
op_assign
(paren
id|info-&gt;mode
op_amp
id|DMA_MODE_WRITE
)paren
ques
c_cond
id|info-&gt;mem_addr
suffix:colon
id|info-&gt;dev_addr
suffix:semicolon
id|dar
op_assign
(paren
id|info-&gt;mode
op_amp
id|DMA_MODE_WRITE
)paren
ques
c_cond
id|info-&gt;dev_addr
suffix:colon
id|info-&gt;mem_addr
suffix:semicolon
id|sh64_out64
c_func
(paren
id|sar
op_amp
id|DMAC_SAR_ADDR
comma
id|DMAC_SAR
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
id|sh64_out64
c_func
(paren
id|dar
op_amp
id|DMAC_SAR_ADDR
comma
id|DMAC_DAR
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
)brace
DECL|function|set_dma_count
r_void
id|set_dma_count
c_func
(paren
r_int
r_int
id|chan
comma
r_int
r_int
id|count
)paren
(brace
id|dma_info_t
op_star
id|info
op_assign
id|dma_info
op_plus
id|chan
suffix:semicolon
id|u64
id|tmp
suffix:semicolon
id|info-&gt;count
op_assign
id|count
suffix:semicolon
id|tmp
op_assign
(paren
id|info-&gt;count
op_rshift
id|calc_xmit_shift
c_func
(paren
id|chan
)paren
)paren
op_amp
id|DMAC_COUNT_CNT
suffix:semicolon
id|sh64_out64
c_func
(paren
id|tmp
comma
id|DMAC_COUNT
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
)brace
DECL|function|claim_dma_lock
r_int
r_int
id|claim_dma_lock
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|dma_spin_lock
comma
id|flags
)paren
suffix:semicolon
r_return
id|flags
suffix:semicolon
)brace
DECL|function|release_dma_lock
r_void
id|release_dma_lock
c_func
(paren
r_int
r_int
id|flags
)paren
(brace
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|dma_spin_lock
comma
id|flags
)paren
suffix:semicolon
)brace
DECL|function|get_dma_residue
r_int
id|get_dma_residue
c_func
(paren
r_int
r_int
id|chan
)paren
(brace
r_return
id|sh64_in64
c_func
(paren
id|DMAC_COUNT
c_func
(paren
id|chan
)paren
op_lshift
id|calc_xmit_shift
c_func
(paren
id|chan
)paren
)paren
suffix:semicolon
)brace
DECL|function|init_dma
r_int
id|__init
id|init_dma
c_func
(paren
r_void
)paren
(brace
r_struct
id|vcr_info
id|vcr
suffix:semicolon
id|u64
id|tmp
suffix:semicolon
multiline_comment|/* Remap the DMAC */
id|dmac_base
op_assign
id|onchip_remap
c_func
(paren
id|PHYS_DMAC_BLOCK
comma
l_int|1024
comma
l_string|&quot;DMAC&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|dmac_base
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;Unable to remap DMAC&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
multiline_comment|/* Report DMAC.VCR Info */
id|vcr
op_assign
id|sh64_get_vcr_info
c_func
(paren
id|dmac_base
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DMAC: Module ID: 0x%04x, Module version: 0x%04x&bslash;n&quot;
comma
id|vcr.mod_id
comma
id|vcr.mod_vers
)paren
suffix:semicolon
multiline_comment|/* Set the ME bit */
id|tmp
op_assign
id|sh64_in64
c_func
(paren
id|DMAC_COMMON_BASE
)paren
suffix:semicolon
id|tmp
op_or_assign
id|DMAC_COMMON_ME
suffix:semicolon
id|sh64_out64
c_func
(paren
id|tmp
comma
id|DMAC_COMMON_BASE
)paren
suffix:semicolon
multiline_comment|/* Enable the DMAC Error Interrupt */
id|make_intc_irq
c_func
(paren
id|DMA_IRQ_DERR
)paren
suffix:semicolon
id|setup_irq
c_func
(paren
id|DMA_IRQ_DERR
comma
op_amp
id|irq_derr
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|exit_dma
r_static
r_void
id|__exit
id|exit_dma
c_func
(paren
r_void
)paren
(brace
id|onchip_unmap
c_func
(paren
id|dmac_base
)paren
suffix:semicolon
id|free_irq
c_func
(paren
id|DMA_IRQ_DERR
comma
l_int|0
)paren
suffix:semicolon
)brace
DECL|variable|init_dma
id|module_init
c_func
(paren
id|init_dma
)paren
suffix:semicolon
DECL|variable|exit_dma
id|module_exit
c_func
(paren
id|exit_dma
)paren
suffix:semicolon
id|MODULE_AUTHOR
c_func
(paren
l_string|&quot;Paul Mundt&quot;
)paren
suffix:semicolon
id|MODULE_DESCRIPTION
c_func
(paren
l_string|&quot;DMA API for SH-5 DMAC&quot;
)paren
suffix:semicolon
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
DECL|variable|setup_dma
id|EXPORT_SYMBOL
c_func
(paren
id|setup_dma
)paren
suffix:semicolon
DECL|variable|claim_dma_lock
id|EXPORT_SYMBOL
c_func
(paren
id|claim_dma_lock
)paren
suffix:semicolon
DECL|variable|release_dma_lock
id|EXPORT_SYMBOL
c_func
(paren
id|release_dma_lock
)paren
suffix:semicolon
DECL|variable|enable_dma
id|EXPORT_SYMBOL
c_func
(paren
id|enable_dma
)paren
suffix:semicolon
DECL|variable|disable_dma
id|EXPORT_SYMBOL
c_func
(paren
id|disable_dma
)paren
suffix:semicolon
DECL|variable|set_dma_mode
id|EXPORT_SYMBOL
c_func
(paren
id|set_dma_mode
)paren
suffix:semicolon
DECL|variable|set_dma_addr
id|EXPORT_SYMBOL
c_func
(paren
id|set_dma_addr
)paren
suffix:semicolon
DECL|variable|set_dma_count
id|EXPORT_SYMBOL
c_func
(paren
id|set_dma_count
)paren
suffix:semicolon
DECL|variable|get_dma_residue
id|EXPORT_SYMBOL
c_func
(paren
id|get_dma_residue
)paren
suffix:semicolon
eof
