--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X38Y62.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (1.519 - 1.459)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y112.BQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X29Y95.D6      net (fanout=2)        1.096   system/rst/d25
    SLICE_X29Y95.D       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X38Y62.CE      net (fanout=2)        2.197   system/rst/d25_d25_d_AND_3_o
    SLICE_X38Y62.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (0.723ns logic, 3.293ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (1.519 - 1.456)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.AQ      Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X29Y95.D3      net (fanout=1)        0.446   system/rst/d25_d
    SLICE_X29Y95.D       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X38Y62.CE      net (fanout=2)        2.197   system/rst/d25_d25_d_AND_3_o
    SLICE_X38Y62.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (0.767ns logic, 2.643ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X26Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y112.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X27Y113.A4     net (fanout=2)        0.402   system/rst/clkdiv/rst_b
    SLICE_X27Y113.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X26Y119.SR     net (fanout=7)        0.960   system/rst/clkdiv/rst_b_inv
    SLICE_X26Y119.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.890ns logic, 1.362ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X26Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.133ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y112.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X27Y113.A4     net (fanout=2)        0.402   system/rst/clkdiv/rst_b
    SLICE_X27Y113.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X26Y118.SR     net (fanout=7)        0.841   system/rst/clkdiv/rst_b_inv
    SLICE_X26Y118.CLK    Trck                  0.248   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (1.890ns logic, 1.243ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X95Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y104.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X95Y104.A5     net (fanout=2)        0.067   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X95Y104.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X102Y110.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y110.AQ    Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X102Y110.A5    net (fanout=2)        0.073   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X102Y110.CLK   Tah         (-Th)     0.076   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X26Y113.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y113.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X26Y113.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X26Y113.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.567ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (SLICE_X95Y129.C1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.724 - 0.777)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y123.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X78Y82.D3      net (fanout=2)        2.139   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X78Y82.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X93Y129.C1     net (fanout=49)       3.286   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X93Y129.CMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT61
    SLICE_X93Y129.A4     net (fanout=1)        0.605   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT6
    SLICE_X93Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT63
    SLICE_X95Y129.C1     net (fanout=1)        0.712   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<2>
    SLICE_X95Y129.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT511
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (0.737ns logic, 6.742ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.188ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.724 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y124.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X78Y82.D4      net (fanout=1)        1.848   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X78Y82.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X93Y129.C1     net (fanout=49)       3.286   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X93Y129.CMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT61
    SLICE_X93Y129.A4     net (fanout=1)        0.605   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT6
    SLICE_X93Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT63
    SLICE_X95Y129.C1     net (fanout=1)        0.712   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<2>
    SLICE_X95Y129.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT511
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    -------------------------------------------------  ---------------------------
    Total                                      7.188ns (0.737ns logic, 6.451ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.585ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.943 - 0.964)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y111.AQ     Tcko                  0.381   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X76Y121.C6     net (fanout=2)        1.009   system/mac_rx_last<2>
    SLICE_X76Y121.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X94Y129.D1     net (fanout=42)       1.737   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X94Y129.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_payload<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT431
    SLICE_X93Y129.A3     net (fanout=2)        0.469   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT43
    SLICE_X93Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT63
    SLICE_X95Y129.C1     net (fanout=1)        0.712   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<2>
    SLICE_X95Y129.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT511
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (0.658ns logic, 3.927ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6 (SLICE_X67Y139.C2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 3)
  Clock Path Skew:      -0.197ns (0.853 - 1.050)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y16.DOBDO2  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X65Y101.B6     net (fanout=1)        1.618   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<30>
    SLICE_X65Y101.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob71
    SLICE_X65Y140.D5     net (fanout=4)        2.630   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<6>
    SLICE_X65Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT71
    SLICE_X67Y139.C2     net (fanout=2)        0.619   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT7
    SLICE_X67Y139.CLK    Tas                   0.073   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT71
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (2.282ns logic, 4.867ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.190ns (0.853 - 1.043)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y18.DOBDO2  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    SLICE_X65Y101.B1     net (fanout=1)        1.615   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<6>
    SLICE_X65Y101.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob71
    SLICE_X65Y140.D5     net (fanout=4)        2.630   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<6>
    SLICE_X65Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT71
    SLICE_X67Y139.C2     net (fanout=2)        0.619   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT7
    SLICE_X67Y139.CLK    Tas                   0.073   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT71
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.146ns (2.282ns logic, 4.864ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.159ns (0.853 - 1.012)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y17.DOBDO2  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X65Y101.B3     net (fanout=1)        1.567   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<22>
    SLICE_X65Y101.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob71
    SLICE_X65Y140.D5     net (fanout=4)        2.630   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<6>
    SLICE_X65Y140.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT71
    SLICE_X67Y139.C2     net (fanout=2)        0.619   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT7
    SLICE_X67Y139.CLK    Tas                   0.073   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT71
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (2.282ns logic, 4.816ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7 (SLICE_X85Y112.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (0.880 - 1.019)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y123.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X78Y82.D3      net (fanout=2)        2.139   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X78Y82.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X85Y113.D1     net (fanout=49)       2.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X85Y113.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X79Y108.D1     net (fanout=12)       1.032   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X79Y108.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X85Y112.CE     net (fanout=2)        0.663   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X85Y112.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (0.859ns logic, 6.215ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (0.880 - 1.015)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y124.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X78Y82.D4      net (fanout=1)        1.848   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X78Y82.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X85Y113.D1     net (fanout=49)       2.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X85Y113.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X79Y108.D1     net (fanout=12)       1.032   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X79Y108.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X85Y112.CE     net (fanout=2)        0.663   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X85Y112.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    -------------------------------------------------  ---------------------------
    Total                                      6.783ns (0.859ns logic, 5.924ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.709 - 0.760)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y87.AQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X85Y113.D5     net (fanout=14)       1.708   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X85Y113.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X79Y108.D1     net (fanout=12)       1.032   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X79Y108.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X85Y112.CE     net (fanout=2)        0.663   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X85Y112.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (0.791ns logic, 3.403ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_10 (SLICE_X63Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.440 - 0.337)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_2 to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y80.CQ      Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_2
    SLICE_X63Y78.CX      net (fanout=3)        0.101   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<2>
    SLICE_X63Y78.CLK     Tckdi       (-Th)     0.076   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_10
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X3Y27.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.419 - 0.280)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y129.AQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0
    RAMB36_X3Y27.DIADI0     net (fanout=1)        0.260   system/phy_en.phy_ipb_ctrl/udp_if/dia<0>
    RAMB36_X3Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.160ns (-0.100ns logic, 0.260ns route)
                                                          (-62.5% logic, 162.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_8 (SLICE_X63Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.440 - 0.337)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_0 to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y80.AQ      Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_0
    SLICE_X63Y78.AX      net (fanout=3)        0.102   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<0>
    SLICE_X63Y78.CLK     Tckdi       (-Th)     0.076   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_8
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13442 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.673ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (SLICE_X81Y118.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.485ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (0.877 - 1.030)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y74.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X97Y61.A4      net (fanout=139)      1.134   system/mac_rx_valid<0>
    SLICE_X97Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.D1     net (fanout=534)      3.959   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y118.CE     net (fanout=6)        0.518   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y118.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      6.485ns (0.874ns logic, 5.611ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.877 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y61.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X97Y61.A5      net (fanout=1)        0.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X97Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.D1     net (fanout=534)      3.959   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y118.CE     net (fanout=6)        0.518   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y118.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (0.791ns logic, 4.655ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (0.877 - 1.030)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y74.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y114.D5     net (fanout=139)      2.556   system/mac_rx_valid<0>
    SLICE_X83Y114.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y118.CE     net (fanout=6)        0.518   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y118.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (0.806ns logic, 3.074ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (SLICE_X81Y118.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.485ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (0.877 - 1.030)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y74.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X97Y61.A4      net (fanout=139)      1.134   system/mac_rx_valid<0>
    SLICE_X97Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.D1     net (fanout=534)      3.959   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y118.CE     net (fanout=6)        0.518   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y118.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      6.485ns (0.874ns logic, 5.611ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.877 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y61.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X97Y61.A5      net (fanout=1)        0.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X97Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.D1     net (fanout=534)      3.959   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y118.CE     net (fanout=6)        0.518   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y118.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (0.791ns logic, 4.655ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (0.877 - 1.030)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y74.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y114.D5     net (fanout=139)      2.556   system/mac_rx_valid<0>
    SLICE_X83Y114.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y118.CE     net (fanout=6)        0.518   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y118.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (0.806ns logic, 3.074ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (SLICE_X81Y118.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.485ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (0.877 - 1.030)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y74.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X97Y61.A4      net (fanout=139)      1.134   system/mac_rx_valid<0>
    SLICE_X97Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.D1     net (fanout=534)      3.959   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y118.CE     net (fanout=6)        0.518   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y118.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      6.485ns (0.874ns logic, 5.611ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.877 - 1.012)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y61.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X97Y61.A5      net (fanout=1)        0.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X97Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X83Y114.D1     net (fanout=534)      3.959   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X83Y114.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y118.CE     net (fanout=6)        0.518   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y118.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (0.791ns logic, 4.655ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (0.877 - 1.030)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y74.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y114.D5     net (fanout=139)      2.556   system/mac_rx_valid<0>
    SLICE_X83Y114.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X81Y118.CE     net (fanout=6)        0.518   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X81Y118.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (0.806ns logic, 3.074ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_37 (SLICE_X70Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_29 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.472 - 0.369)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_29 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.BQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_29
    SLICE_X70Y79.B6      net (fanout=2)        0.101   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf<29>
    SLICE_X70Y79.CLK     Tah         (-Th)     0.077   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf<39>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_write_data.shift_buf[47]_write_data.shift_buf[47]_mux_40_OUT311
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_37
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.021ns logic, 0.101ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y88.CQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.288   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.064ns (-0.224ns logic, 0.288ns route)
                                                              (-350.0% logic, 450.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/hi_byte_calc.hi_byte_int_5 (SLICE_X95Y120.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/hi_byte_calc.hi_byte_int_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.506 - 0.403)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/hi_byte_calc.hi_byte_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y118.BQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_5
    SLICE_X95Y120.A6     net (fanout=2)        0.091   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<5>
    SLICE_X95Y120.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/hi_byte_calc.hi_byte_int<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/mux511
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/hi_byte_calc.hi_byte_int_5
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.043ns logic, 0.091ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.986ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (1.603 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y117.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y62.A2      net (fanout=22)       2.965   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.298   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.986ns (0.723ns logic, 4.263ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (1.603 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y117.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y62.A5      net (fanout=23)       2.265   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.298   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.369ns (0.806ns logic, 3.563ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y62.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (1.482 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y117.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y62.A2      net (fanout=22)       2.965   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y62.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y62.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (0.723ns logic, 3.227ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (1.482 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y117.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y62.A5      net (fanout=23)       2.265   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y62.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y62.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.806ns logic, 2.527ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (1.603 - 1.441)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y117.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.096   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (0.454ns logic, 3.096ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X21Y113.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X21Y113.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X21Y113.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X21Y113.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X21Y113.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_0
    SLICE_X21Y113.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X21Y115.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y115.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X21Y115.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_6
    SLICE_X21Y115.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6377 paths analyzed, 3075 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.860ns.
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (SLICE_X48Y13.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.738ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (1.419 - 1.506)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y12.AQ      Tcko                  0.381   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    SLICE_X32Y23.AX      net (fanout=11)       2.084   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
    SLICE_X32Y23.AMUX    Taxa                  0.267   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y13.SR      net (fanout=3)        1.493   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y13.CLK     Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (1.161ns logic, 3.577ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.212ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.937 - 1.002)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.AQ      Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X32Y23.B5      net (fanout=19)       1.535   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X32Y23.AMUX    Topba                 0.334   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y13.SR      net (fanout=3)        1.493   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y13.CLK     Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.184ns logic, 3.028ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.937 - 1.002)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.AQ      Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X32Y23.A5      net (fanout=19)       1.288   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X32Y23.AMUX    Tilo                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y13.SR      net (fanout=3)        1.493   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y13.CLK     Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (1.187ns logic, 2.781ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X48Y13.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.738ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (1.419 - 1.506)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y12.AQ      Tcko                  0.381   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    SLICE_X32Y23.AX      net (fanout=11)       2.084   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
    SLICE_X32Y23.AMUX    Taxa                  0.267   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y13.SR      net (fanout=3)        1.493   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y13.CLK     Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (1.161ns logic, 3.577ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.212ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.937 - 1.002)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.AQ      Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X32Y23.B5      net (fanout=19)       1.535   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X32Y23.AMUX    Topba                 0.334   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y13.SR      net (fanout=3)        1.493   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y13.CLK     Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.184ns logic, 3.028ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.937 - 1.002)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.AQ      Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X32Y23.A5      net (fanout=19)       1.288   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X32Y23.AMUX    Tilo                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y13.SR      net (fanout=3)        1.493   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y13.CLK     Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (1.187ns logic, 2.781ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X48Y13.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.738ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (1.419 - 1.506)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y12.AQ      Tcko                  0.381   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    SLICE_X32Y23.AX      net (fanout=11)       2.084   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
    SLICE_X32Y23.AMUX    Taxa                  0.267   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y13.SR      net (fanout=3)        1.493   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y13.CLK     Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (1.161ns logic, 3.577ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.212ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.937 - 1.002)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.AQ      Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X32Y23.B5      net (fanout=19)       1.535   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X32Y23.AMUX    Topba                 0.334   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y13.SR      net (fanout=3)        1.493   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y13.CLK     Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.184ns logic, 3.028ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.937 - 1.002)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.AQ      Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X32Y23.A5      net (fanout=19)       1.288   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X32Y23.AMUX    Tilo                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y13.SR      net (fanout=3)        1.493   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y13.CLK     Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (1.187ns logic, 2.781ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y2.DIBDI18), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.544 - 0.402)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X24Y12.AMUX      Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<92>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF
    RAMB36_X1Y2.DIBDI18    net (fanout=1)        0.217   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<91>
    RAMB36_X1Y2.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.165ns (-0.052ns logic, 0.217ns route)
                                                         (-31.5% logic, 131.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X3Y0.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.561 - 0.413)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y2.AMUX       Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<145>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF
    RAMB36_X3Y0.DIBDI17    net (fanout=1)        0.223   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<144>
    RAMB36_X3Y0.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.171ns (-0.052ns logic, 0.223ns route)
                                                         (-30.4% logic, 130.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X1Y0.DIBDI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.549 - 0.407)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X24Y3.DMUX       Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<163>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF
    RAMB36_X1Y0.DIBDI15    net (fanout=1)        0.218   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<87>
    RAMB36_X1Y0.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.166ns (-0.052ns logic, 0.218ns route)
                                                         (-31.3% logic, 131.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X20Y55.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X27Y20.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.341ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X61Y51.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.938ns (Levels of Logic = 11)
  Clock Path Skew:      -0.198ns (3.079 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y43.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_12
    SLICE_X79Y26.A1      net (fanout=2)        2.005   system/ipb_from_masters[2]_ipb_addr<12>
    SLICE_X79Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<29>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X60Y47.B4      net (fanout=20)       2.060   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.B1      net (fanout=39)       1.022   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.BMUX    Tilo                  0.197   user_ipb_mosi[0]_ipb_addr<28>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X63Y47.C1      net (fanout=1)        0.701   system/ipb_fabric/N36
    SLICE_X63Y47.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y76.B4      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y76.BMUX    Tilo                  0.201   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y76.A5      net (fanout=7)        0.324   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y76.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X37Y77.C3      net (fanout=7)        0.468   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X37Y77.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y51.SR      net (fanout=15)       2.185   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y51.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.938ns (1.860ns logic, 12.078ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.788ns (Levels of Logic = 11)
  Clock Path Skew:      -0.199ns (3.079 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X73Y26.C2      net (fanout=2)        1.754   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X73Y26.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X60Y47.B2      net (fanout=18)       2.161   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.B1      net (fanout=39)       1.022   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.BMUX    Tilo                  0.197   user_ipb_mosi[0]_ipb_addr<28>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X63Y47.C1      net (fanout=1)        0.701   system/ipb_fabric/N36
    SLICE_X63Y47.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y76.B4      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y76.BMUX    Tilo                  0.201   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y76.A5      net (fanout=7)        0.324   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y76.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X37Y77.C3      net (fanout=7)        0.468   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X37Y77.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y51.SR      net (fanout=15)       2.185   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y51.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.788ns (1.860ns logic, 11.928ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.141ns (Levels of Logic = 11)
  Clock Path Skew:      -0.281ns (3.079 - 3.360)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y52.C2      net (fanout=68)       2.420   system/ipb_arb/src<1>
    SLICE_X58Y52.C       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X61Y47.B6      net (fanout=5)        0.518   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.B1      net (fanout=39)       1.022   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.BMUX    Tilo                  0.197   user_ipb_mosi[0]_ipb_addr<28>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X63Y47.C1      net (fanout=1)        0.701   system/ipb_fabric/N36
    SLICE_X63Y47.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y76.B4      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y76.BMUX    Tilo                  0.201   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y76.A5      net (fanout=7)        0.324   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y76.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X37Y77.C3      net (fanout=7)        0.468   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X37Y77.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y51.SR      net (fanout=15)       2.185   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y51.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.141ns (1.904ns logic, 11.237ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X61Y51.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.938ns (Levels of Logic = 11)
  Clock Path Skew:      -0.198ns (3.079 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y43.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_12
    SLICE_X79Y26.A1      net (fanout=2)        2.005   system/ipb_from_masters[2]_ipb_addr<12>
    SLICE_X79Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<29>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X60Y47.B4      net (fanout=20)       2.060   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.B1      net (fanout=39)       1.022   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.BMUX    Tilo                  0.197   user_ipb_mosi[0]_ipb_addr<28>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X63Y47.C1      net (fanout=1)        0.701   system/ipb_fabric/N36
    SLICE_X63Y47.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y76.B4      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y76.BMUX    Tilo                  0.201   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y76.A5      net (fanout=7)        0.324   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y76.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X37Y77.C3      net (fanout=7)        0.468   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X37Y77.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y51.SR      net (fanout=15)       2.185   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y51.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     13.938ns (1.860ns logic, 12.078ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.788ns (Levels of Logic = 11)
  Clock Path Skew:      -0.199ns (3.079 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X73Y26.C2      net (fanout=2)        1.754   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X73Y26.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X60Y47.B2      net (fanout=18)       2.161   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.B1      net (fanout=39)       1.022   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.BMUX    Tilo                  0.197   user_ipb_mosi[0]_ipb_addr<28>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X63Y47.C1      net (fanout=1)        0.701   system/ipb_fabric/N36
    SLICE_X63Y47.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y76.B4      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y76.BMUX    Tilo                  0.201   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y76.A5      net (fanout=7)        0.324   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y76.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X37Y77.C3      net (fanout=7)        0.468   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X37Y77.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y51.SR      net (fanout=15)       2.185   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y51.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     13.788ns (1.860ns logic, 11.928ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.141ns (Levels of Logic = 11)
  Clock Path Skew:      -0.281ns (3.079 - 3.360)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y52.C2      net (fanout=68)       2.420   system/ipb_arb/src<1>
    SLICE_X58Y52.C       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X61Y47.B6      net (fanout=5)        0.518   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.B1      net (fanout=39)       1.022   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.BMUX    Tilo                  0.197   user_ipb_mosi[0]_ipb_addr<28>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X63Y47.C1      net (fanout=1)        0.701   system/ipb_fabric/N36
    SLICE_X63Y47.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y76.B4      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y76.BMUX    Tilo                  0.201   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y76.A5      net (fanout=7)        0.324   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y76.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X37Y77.C3      net (fanout=7)        0.468   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X37Y77.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y51.SR      net (fanout=15)       2.185   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y51.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     13.141ns (1.904ns logic, 11.237ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/data_i_r_18 (SLICE_X31Y70.C2), 522 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_18 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.010ns (Levels of Logic = 12)
  Clock Path Skew:      -0.233ns (3.044 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterface/data_i_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y43.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_12
    SLICE_X79Y26.A1      net (fanout=2)        2.005   system/ipb_from_masters[2]_ipb_addr<12>
    SLICE_X79Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<29>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X60Y47.B4      net (fanout=20)       2.060   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.B1      net (fanout=39)       1.022   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.BMUX    Tilo                  0.197   user_ipb_mosi[0]_ipb_addr<28>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X63Y47.C1      net (fanout=1)        0.701   system/ipb_fabric/N36
    SLICE_X63Y47.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y76.B4      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y76.BMUX    Tilo                  0.201   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y78.A4      net (fanout=7)        0.431   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X36Y79.A5      net (fanout=3)        0.448   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X36Y79.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X31Y70.C2      net (fanout=70)       1.610   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X31Y70.CLK     Tas                   0.073   system/sram2_if/sramInterface/data_i_r<19>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT101
                                                       system/sram2_if/sramInterface/data_i_r_18
    -------------------------------------------------  ---------------------------
    Total                                     13.010ns (1.420ns logic, 11.590ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_18 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.860ns (Levels of Logic = 12)
  Clock Path Skew:      -0.234ns (3.044 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram2_if/sramInterface/data_i_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X73Y26.C2      net (fanout=2)        1.754   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X73Y26.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X60Y47.B2      net (fanout=18)       2.161   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.B1      net (fanout=39)       1.022   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.BMUX    Tilo                  0.197   user_ipb_mosi[0]_ipb_addr<28>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X63Y47.C1      net (fanout=1)        0.701   system/ipb_fabric/N36
    SLICE_X63Y47.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y76.B4      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y76.BMUX    Tilo                  0.201   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y78.A4      net (fanout=7)        0.431   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X36Y79.A5      net (fanout=3)        0.448   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X36Y79.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X31Y70.C2      net (fanout=70)       1.610   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X31Y70.CLK     Tas                   0.073   system/sram2_if/sramInterface/data_i_r<19>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT101
                                                       system/sram2_if/sramInterface/data_i_r_18
    -------------------------------------------------  ---------------------------
    Total                                     12.860ns (1.420ns logic, 11.440ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_18 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.213ns (Levels of Logic = 12)
  Clock Path Skew:      -0.316ns (3.044 - 3.360)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/data_i_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y52.C2      net (fanout=68)       2.420   system/ipb_arb/src<1>
    SLICE_X58Y52.C       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X61Y47.B6      net (fanout=5)        0.518   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.B1      net (fanout=39)       1.022   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y48.BMUX    Tilo                  0.197   user_ipb_mosi[0]_ipb_addr<28>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X63Y47.C1      net (fanout=1)        0.701   system/ipb_fabric/N36
    SLICE_X63Y47.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y76.B4      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y76.BMUX    Tilo                  0.201   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y78.A4      net (fanout=7)        0.431   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X36Y79.A5      net (fanout=3)        0.448   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X36Y79.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X31Y70.C2      net (fanout=70)       1.610   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X31Y70.CLK     Tas                   0.073   system/sram2_if/sramInterface/data_i_r<19>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT101
                                                       system/sram2_if/sramInterface/data_i_r_18
    -------------------------------------------------  ---------------------------
    Total                                     12.213ns (1.464ns logic, 10.749ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_8 (SLICE_X63Y42.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_8 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.489 - 1.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_8 to system/sram2_if/sramInterface/ADDR_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.AQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_8
    SLICE_X63Y42.C3      net (fanout=2)        0.120   system/ipb_from_masters[2]_ipb_addr<8>
    SLICE_X63Y42.C       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr311
    SLICE_X63Y42.D3      net (fanout=22)       0.124   user_ipb_mosi[0]_ipb_addr<8>
    SLICE_X63Y42.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O201
                                                       system/sram2_if/sramInterface/ADDR_O_8
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.075ns logic, 0.244ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_8 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 2)
  Clock Path Skew:      0.113ns (1.489 - 1.376)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_8 to system/sram2_if/sramInterface/ADDR_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y41.AQ      Tcko                  0.115   system/ipb_from_masters[0]_ipb_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_8
    SLICE_X63Y42.C4      net (fanout=2)        0.515   system/ipb_from_masters[0]_ipb_addr<8>
    SLICE_X63Y42.C       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr311
    SLICE_X63Y42.D3      net (fanout=22)       0.124   user_ipb_mosi[0]_ipb_addr<8>
    SLICE_X63Y42.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O201
                                                       system/sram2_if/sramInterface/ADDR_O_8
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.092ns logic, 0.639ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 2)
  Clock Path Skew:      0.060ns (1.489 - 1.429)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X63Y42.C5      net (fanout=68)       0.613   system/ipb_arb/src<1>
    SLICE_X63Y42.C       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr311
    SLICE_X63Y42.D3      net (fanout=22)       0.124   user_ipb_mosi[0]_ipb_addr<8>
    SLICE_X63Y42.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O201
                                                       system/sram2_if/sramInterface/ADDR_O_8
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.092ns logic, 0.737ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_15 (SLICE_X63Y45.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 2)
  Clock Path Skew:      0.092ns (1.488 - 1.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_15 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y43.DQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_15
    SLICE_X63Y45.A4      net (fanout=2)        0.153   system/ipb_from_masters[2]_ipb_addr<15>
    SLICE_X63Y45.A       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X63Y45.B3      net (fanout=8)        0.129   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X63Y45.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.075ns logic, 0.282ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 2)
  Clock Path Skew:      0.112ns (1.488 - 1.376)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y42.DQ      Tcko                  0.115   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15
    SLICE_X63Y45.A1      net (fanout=2)        0.585   system/ipb_from_masters[0]_ipb_addr<15>
    SLICE_X63Y45.A       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X63Y45.B3      net (fanout=8)        0.129   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X63Y45.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.092ns logic, 0.714ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 2)
  Clock Path Skew:      0.059ns (1.488 - 1.429)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X63Y45.A6      net (fanout=68)       0.698   system/ipb_arb/src<1>
    SLICE_X63Y45.A       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X63Y45.B3      net (fanout=8)        0.129   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X63Y45.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.092ns logic, 0.827ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_7 (SLICE_X63Y42.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_7 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.489 - 1.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_7 to system/sram2_if/sramInterface/ADDR_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y41.DQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_7
    SLICE_X63Y42.A4      net (fanout=2)        0.148   system/ipb_from_masters[2]_ipb_addr<7>
    SLICE_X63Y42.A       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr301
    SLICE_X63Y42.B3      net (fanout=18)       0.136   user_ipb_mosi[0]_ipb_addr<7>
    SLICE_X63Y42.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O191
                                                       system/sram2_if/sramInterface/ADDR_O_7
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.075ns logic, 0.284ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_7 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 2)
  Clock Path Skew:      0.113ns (1.489 - 1.376)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_7 to system/sram2_if/sramInterface/ADDR_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y40.DQ      Tcko                  0.115   system/ipb_from_masters[0]_ipb_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_7
    SLICE_X63Y42.A3      net (fanout=2)        0.499   system/ipb_from_masters[0]_ipb_addr<7>
    SLICE_X63Y42.A       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr301
    SLICE_X63Y42.B3      net (fanout=18)       0.136   user_ipb_mosi[0]_ipb_addr<7>
    SLICE_X63Y42.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O191
                                                       system/sram2_if/sramInterface/ADDR_O_7
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.092ns logic, 0.635ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 2)
  Clock Path Skew:      0.060ns (1.489 - 1.429)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.AQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X63Y42.A5      net (fanout=69)       0.629   system/ipb_arb/src<0>
    SLICE_X63Y42.A       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr301
    SLICE_X63Y42.B3      net (fanout=18)       0.136   user_ipb_mosi[0]_ipb_addr<7>
    SLICE_X63Y42.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O191
                                                       system/sram2_if/sramInterface/ADDR_O_7
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.092ns logic, 0.765ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X20Y55.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30222237 paths analyzed, 16531 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.107ns.
--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_589 (SLICE_X21Y196.SR), 1896 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_589 (FF)
  Requirement:          32.000ns
  Data Path Delay:      28.767ns (Levels of Logic = 8)
  Clock Path Skew:      -0.255ns (1.457 - 1.712)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_589
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y46.A3      net (fanout=68)       1.784   system/ipb_arb/src<1>
    SLICE_X56Y46.A       Tilo                  0.068   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X79Y31.C1      net (fanout=96)       2.120   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X79Y31.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A4      net (fanout=1)        0.771   system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1160_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o13
    SLICE_X66Y38.B2      net (fanout=2)        0.948   system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X66Y38.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X69Y31.D2      net (fanout=3)        0.961   system/ipb_usr_fabric/GND_364_o_INV_1127_o
    SLICE_X69Y31.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032431
    SLICE_X69Y31.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03243
    SLICE_X69Y31.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032432
    SLICE_X97Y18.A2      net (fanout=67)       2.376   system/ipb_usr_fabric/n0324<2>
    SLICE_X97Y18.AMUX    Tilo                  0.220   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X96Y18.D1      net (fanout=1)        0.486   user_ipb_mosi[10]_ipb_strobe
    SLICE_X96Y18.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<19>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X21Y196.SR     net (fanout=241)     17.268   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X21Y196.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<592>
                                                       usr/ipb_test_inst/ipb_ack_589
    -------------------------------------------------  ---------------------------
    Total                                     28.767ns (1.590ns logic, 27.177ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_589 (FF)
  Requirement:          32.000ns
  Data Path Delay:      28.716ns (Levels of Logic = 8)
  Clock Path Skew:      -0.255ns (1.457 - 1.712)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/ipb_test_inst/ipb_ack_589
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X56Y46.A5      net (fanout=69)       1.733   system/ipb_arb/src<0>
    SLICE_X56Y46.A       Tilo                  0.068   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X79Y31.C1      net (fanout=96)       2.120   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X79Y31.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A4      net (fanout=1)        0.771   system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1160_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o13
    SLICE_X66Y38.B2      net (fanout=2)        0.948   system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X66Y38.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X69Y31.D2      net (fanout=3)        0.961   system/ipb_usr_fabric/GND_364_o_INV_1127_o
    SLICE_X69Y31.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032431
    SLICE_X69Y31.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03243
    SLICE_X69Y31.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032432
    SLICE_X97Y18.A2      net (fanout=67)       2.376   system/ipb_usr_fabric/n0324<2>
    SLICE_X97Y18.AMUX    Tilo                  0.220   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X96Y18.D1      net (fanout=1)        0.486   user_ipb_mosi[10]_ipb_strobe
    SLICE_X96Y18.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<19>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X21Y196.SR     net (fanout=241)     17.268   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X21Y196.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<592>
                                                       usr/ipb_test_inst/ipb_ack_589
    -------------------------------------------------  ---------------------------
    Total                                     28.716ns (1.590ns logic, 27.126ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_589 (FF)
  Requirement:          32.000ns
  Data Path Delay:      28.622ns (Levels of Logic = 8)
  Clock Path Skew:      -0.255ns (1.457 - 1.712)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_589
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y46.C1      net (fanout=68)       1.918   system/ipb_arb/src<1>
    SLICE_X56Y46.C       Tilo                  0.068   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X79Y31.C5      net (fanout=56)       1.841   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X79Y31.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A4      net (fanout=1)        0.771   system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1160_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o13
    SLICE_X66Y38.B2      net (fanout=2)        0.948   system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X66Y38.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X69Y31.D2      net (fanout=3)        0.961   system/ipb_usr_fabric/GND_364_o_INV_1127_o
    SLICE_X69Y31.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032431
    SLICE_X69Y31.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03243
    SLICE_X69Y31.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032432
    SLICE_X97Y18.A2      net (fanout=67)       2.376   system/ipb_usr_fabric/n0324<2>
    SLICE_X97Y18.AMUX    Tilo                  0.220   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X96Y18.D1      net (fanout=1)        0.486   user_ipb_mosi[10]_ipb_strobe
    SLICE_X96Y18.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<19>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X21Y196.SR     net (fanout=241)     17.268   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X21Y196.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<592>
                                                       usr/ipb_test_inst/ipb_ack_589
    -------------------------------------------------  ---------------------------
    Total                                     28.622ns (1.590ns logic, 27.032ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_590 (SLICE_X21Y196.SR), 1896 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_590 (FF)
  Requirement:          32.000ns
  Data Path Delay:      28.767ns (Levels of Logic = 8)
  Clock Path Skew:      -0.255ns (1.457 - 1.712)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_590
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y46.A3      net (fanout=68)       1.784   system/ipb_arb/src<1>
    SLICE_X56Y46.A       Tilo                  0.068   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X79Y31.C1      net (fanout=96)       2.120   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X79Y31.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A4      net (fanout=1)        0.771   system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1160_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o13
    SLICE_X66Y38.B2      net (fanout=2)        0.948   system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X66Y38.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X69Y31.D2      net (fanout=3)        0.961   system/ipb_usr_fabric/GND_364_o_INV_1127_o
    SLICE_X69Y31.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032431
    SLICE_X69Y31.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03243
    SLICE_X69Y31.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032432
    SLICE_X97Y18.A2      net (fanout=67)       2.376   system/ipb_usr_fabric/n0324<2>
    SLICE_X97Y18.AMUX    Tilo                  0.220   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X96Y18.D1      net (fanout=1)        0.486   user_ipb_mosi[10]_ipb_strobe
    SLICE_X96Y18.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<19>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X21Y196.SR     net (fanout=241)     17.268   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X21Y196.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<592>
                                                       usr/ipb_test_inst/ipb_ack_590
    -------------------------------------------------  ---------------------------
    Total                                     28.767ns (1.590ns logic, 27.177ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_590 (FF)
  Requirement:          32.000ns
  Data Path Delay:      28.716ns (Levels of Logic = 8)
  Clock Path Skew:      -0.255ns (1.457 - 1.712)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/ipb_test_inst/ipb_ack_590
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X56Y46.A5      net (fanout=69)       1.733   system/ipb_arb/src<0>
    SLICE_X56Y46.A       Tilo                  0.068   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X79Y31.C1      net (fanout=96)       2.120   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X79Y31.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A4      net (fanout=1)        0.771   system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1160_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o13
    SLICE_X66Y38.B2      net (fanout=2)        0.948   system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X66Y38.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X69Y31.D2      net (fanout=3)        0.961   system/ipb_usr_fabric/GND_364_o_INV_1127_o
    SLICE_X69Y31.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032431
    SLICE_X69Y31.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03243
    SLICE_X69Y31.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032432
    SLICE_X97Y18.A2      net (fanout=67)       2.376   system/ipb_usr_fabric/n0324<2>
    SLICE_X97Y18.AMUX    Tilo                  0.220   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X96Y18.D1      net (fanout=1)        0.486   user_ipb_mosi[10]_ipb_strobe
    SLICE_X96Y18.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<19>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X21Y196.SR     net (fanout=241)     17.268   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X21Y196.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<592>
                                                       usr/ipb_test_inst/ipb_ack_590
    -------------------------------------------------  ---------------------------
    Total                                     28.716ns (1.590ns logic, 27.126ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_590 (FF)
  Requirement:          32.000ns
  Data Path Delay:      28.622ns (Levels of Logic = 8)
  Clock Path Skew:      -0.255ns (1.457 - 1.712)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_590
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y46.C1      net (fanout=68)       1.918   system/ipb_arb/src<1>
    SLICE_X56Y46.C       Tilo                  0.068   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X79Y31.C5      net (fanout=56)       1.841   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X79Y31.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A4      net (fanout=1)        0.771   system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1160_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o13
    SLICE_X66Y38.B2      net (fanout=2)        0.948   system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X66Y38.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X69Y31.D2      net (fanout=3)        0.961   system/ipb_usr_fabric/GND_364_o_INV_1127_o
    SLICE_X69Y31.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032431
    SLICE_X69Y31.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03243
    SLICE_X69Y31.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032432
    SLICE_X97Y18.A2      net (fanout=67)       2.376   system/ipb_usr_fabric/n0324<2>
    SLICE_X97Y18.AMUX    Tilo                  0.220   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X96Y18.D1      net (fanout=1)        0.486   user_ipb_mosi[10]_ipb_strobe
    SLICE_X96Y18.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<19>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X21Y196.SR     net (fanout=241)     17.268   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X21Y196.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<592>
                                                       usr/ipb_test_inst/ipb_ack_590
    -------------------------------------------------  ---------------------------
    Total                                     28.622ns (1.590ns logic, 27.032ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_591 (SLICE_X21Y196.SR), 1896 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_591 (FF)
  Requirement:          32.000ns
  Data Path Delay:      28.767ns (Levels of Logic = 8)
  Clock Path Skew:      -0.255ns (1.457 - 1.712)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_591
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y46.A3      net (fanout=68)       1.784   system/ipb_arb/src<1>
    SLICE_X56Y46.A       Tilo                  0.068   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X79Y31.C1      net (fanout=96)       2.120   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X79Y31.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A4      net (fanout=1)        0.771   system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1160_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o13
    SLICE_X66Y38.B2      net (fanout=2)        0.948   system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X66Y38.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X69Y31.D2      net (fanout=3)        0.961   system/ipb_usr_fabric/GND_364_o_INV_1127_o
    SLICE_X69Y31.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032431
    SLICE_X69Y31.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03243
    SLICE_X69Y31.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032432
    SLICE_X97Y18.A2      net (fanout=67)       2.376   system/ipb_usr_fabric/n0324<2>
    SLICE_X97Y18.AMUX    Tilo                  0.220   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X96Y18.D1      net (fanout=1)        0.486   user_ipb_mosi[10]_ipb_strobe
    SLICE_X96Y18.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<19>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X21Y196.SR     net (fanout=241)     17.268   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X21Y196.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<592>
                                                       usr/ipb_test_inst/ipb_ack_591
    -------------------------------------------------  ---------------------------
    Total                                     28.767ns (1.590ns logic, 27.177ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_591 (FF)
  Requirement:          32.000ns
  Data Path Delay:      28.716ns (Levels of Logic = 8)
  Clock Path Skew:      -0.255ns (1.457 - 1.712)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/ipb_test_inst/ipb_ack_591
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X56Y46.A5      net (fanout=69)       1.733   system/ipb_arb/src<0>
    SLICE_X56Y46.A       Tilo                  0.068   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X79Y31.C1      net (fanout=96)       2.120   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X79Y31.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A4      net (fanout=1)        0.771   system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1160_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o13
    SLICE_X66Y38.B2      net (fanout=2)        0.948   system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X66Y38.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X69Y31.D2      net (fanout=3)        0.961   system/ipb_usr_fabric/GND_364_o_INV_1127_o
    SLICE_X69Y31.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032431
    SLICE_X69Y31.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03243
    SLICE_X69Y31.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032432
    SLICE_X97Y18.A2      net (fanout=67)       2.376   system/ipb_usr_fabric/n0324<2>
    SLICE_X97Y18.AMUX    Tilo                  0.220   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X96Y18.D1      net (fanout=1)        0.486   user_ipb_mosi[10]_ipb_strobe
    SLICE_X96Y18.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<19>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X21Y196.SR     net (fanout=241)     17.268   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X21Y196.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<592>
                                                       usr/ipb_test_inst/ipb_ack_591
    -------------------------------------------------  ---------------------------
    Total                                     28.716ns (1.590ns logic, 27.126ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_591 (FF)
  Requirement:          32.000ns
  Data Path Delay:      28.622ns (Levels of Logic = 8)
  Clock Path Skew:      -0.255ns (1.457 - 1.712)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/ipb_test_inst/ipb_ack_591
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y46.C1      net (fanout=68)       1.918   system/ipb_arb/src<1>
    SLICE_X56Y46.C       Tilo                  0.068   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X79Y31.C5      net (fanout=56)       1.841   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X79Y31.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A4      net (fanout=1)        0.771   system/ipb_usr_fabric/GND_364_o_INV_1160_o11
    SLICE_X68Y31.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1160_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1160_o13
    SLICE_X66Y38.B2      net (fanout=2)        0.948   system/ipb_usr_fabric/GND_364_o_INV_1160_o1
    SLICE_X66Y38.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o
                                                       system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X69Y31.D2      net (fanout=3)        0.961   system/ipb_usr_fabric/GND_364_o_INV_1127_o
    SLICE_X69Y31.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032431
    SLICE_X69Y31.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n03243
    SLICE_X69Y31.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03243
                                                       system/ipb_usr_fabric/Mmux_n032432
    SLICE_X97Y18.A2      net (fanout=67)       2.376   system/ipb_usr_fabric/n0324<2>
    SLICE_X97Y18.AMUX    Tilo                  0.220   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X96Y18.D1      net (fanout=1)        0.486   user_ipb_mosi[10]_ipb_strobe
    SLICE_X96Y18.D       Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<19>
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X21Y196.SR     net (fanout=241)     17.268   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X21Y196.CLK    Tsrck                 0.513   usr/ipb_test_inst/ipb_ack<592>
                                                       usr/ipb_test_inst/ipb_ack_591
    -------------------------------------------------  ---------------------------
    Total                                     28.622ns (1.590ns logic, 27.032ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X5Y18.ADDRARDADDRL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.536 - 0.389)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X91Y92.AQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0
    RAMB36_X5Y18.ADDRARDADDRL11 net (fanout=16)       0.164   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<0>
    RAMB36_X5Y18.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    --------------------------------------------------------  ---------------------------
    Total                                             0.165ns (0.001ns logic, 0.164ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X5Y18.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.536 - 0.389)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X91Y92.DQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X5Y18.ADDRARDADDRL14 net (fanout=16)       0.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
    RAMB36_X5Y18.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    --------------------------------------------------------  ---------------------------
    Total                                             0.172ns (0.001ns logic, 0.171ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X5Y18.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.536 - 0.389)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X91Y92.DQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X5Y18.ADDRARDADDRU14 net (fanout=16)       0.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
    RAMB36_X5Y18.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    --------------------------------------------------------  ---------------------------
    Total                                             0.172ns (0.001ns logic, 0.171ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.004ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_8 (SLICE_X44Y53.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.602ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (3.080 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 to system/sram1_if/sramInterface/DATA_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y43.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_12
    SLICE_X79Y26.A1      net (fanout=2)        2.005   system/ipb_from_masters[2]_ipb_addr<12>
    SLICE_X79Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<29>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X60Y47.B4      net (fanout=20)       2.060   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A2      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A5      net (fanout=33)       0.796   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y47.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X54Y47.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y27.B1      net (fanout=7)        1.400   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y27.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X56Y29.D6      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X56Y29.D       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y53.SR      net (fanout=7)        1.771   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y53.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/sram1_if/sramInterface/DATA_O_8
    -------------------------------------------------  ---------------------------
    Total                                     12.602ns (1.648ns logic, 10.954ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.452ns (Levels of Logic = 10)
  Clock Path Skew:      -0.198ns (3.080 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram1_if/sramInterface/DATA_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X73Y26.C2      net (fanout=2)        1.754   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X73Y26.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X60Y47.B2      net (fanout=18)       2.161   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A2      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A5      net (fanout=33)       0.796   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y47.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X54Y47.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y27.B1      net (fanout=7)        1.400   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y27.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X56Y29.D6      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X56Y29.D       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y53.SR      net (fanout=7)        1.771   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y53.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/sram1_if/sramInterface/DATA_O_8
    -------------------------------------------------  ---------------------------
    Total                                     12.452ns (1.648ns logic, 10.804ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.805ns (Levels of Logic = 10)
  Clock Path Skew:      -0.280ns (3.080 - 3.360)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y52.C2      net (fanout=68)       2.420   system/ipb_arb/src<1>
    SLICE_X58Y52.C       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X61Y47.B6      net (fanout=5)        0.518   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A2      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A5      net (fanout=33)       0.796   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y47.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X54Y47.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y27.B1      net (fanout=7)        1.400   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y27.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X56Y29.D6      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X56Y29.D       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y53.SR      net (fanout=7)        1.771   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y53.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/sram1_if/sramInterface/DATA_O_8
    -------------------------------------------------  ---------------------------
    Total                                     11.805ns (1.692ns logic, 10.113ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_9 (SLICE_X44Y53.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.602ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (3.080 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 to system/sram1_if/sramInterface/DATA_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y43.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_12
    SLICE_X79Y26.A1      net (fanout=2)        2.005   system/ipb_from_masters[2]_ipb_addr<12>
    SLICE_X79Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<29>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X60Y47.B4      net (fanout=20)       2.060   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A2      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A5      net (fanout=33)       0.796   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y47.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X54Y47.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y27.B1      net (fanout=7)        1.400   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y27.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X56Y29.D6      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X56Y29.D       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y53.SR      net (fanout=7)        1.771   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y53.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/sram1_if/sramInterface/DATA_O_9
    -------------------------------------------------  ---------------------------
    Total                                     12.602ns (1.648ns logic, 10.954ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.452ns (Levels of Logic = 10)
  Clock Path Skew:      -0.198ns (3.080 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram1_if/sramInterface/DATA_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X73Y26.C2      net (fanout=2)        1.754   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X73Y26.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X60Y47.B2      net (fanout=18)       2.161   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A2      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A5      net (fanout=33)       0.796   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y47.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X54Y47.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y27.B1      net (fanout=7)        1.400   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y27.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X56Y29.D6      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X56Y29.D       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y53.SR      net (fanout=7)        1.771   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y53.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/sram1_if/sramInterface/DATA_O_9
    -------------------------------------------------  ---------------------------
    Total                                     12.452ns (1.648ns logic, 10.804ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.805ns (Levels of Logic = 10)
  Clock Path Skew:      -0.280ns (3.080 - 3.360)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y52.C2      net (fanout=68)       2.420   system/ipb_arb/src<1>
    SLICE_X58Y52.C       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X61Y47.B6      net (fanout=5)        0.518   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A2      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A5      net (fanout=33)       0.796   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y47.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X54Y47.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y27.B1      net (fanout=7)        1.400   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y27.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X56Y29.D6      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X56Y29.D       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y53.SR      net (fanout=7)        1.771   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y53.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/sram1_if/sramInterface/DATA_O_9
    -------------------------------------------------  ---------------------------
    Total                                     11.805ns (1.692ns logic, 10.113ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_10 (SLICE_X44Y53.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.602ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (3.080 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_12 to system/sram1_if/sramInterface/DATA_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y43.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_12
    SLICE_X79Y26.A1      net (fanout=2)        2.005   system/ipb_from_masters[2]_ipb_addr<12>
    SLICE_X79Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<29>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X60Y47.B4      net (fanout=20)       2.060   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A2      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A5      net (fanout=33)       0.796   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y47.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X54Y47.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y27.B1      net (fanout=7)        1.400   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y27.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X56Y29.D6      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X56Y29.D       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y53.SR      net (fanout=7)        1.771   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y53.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/sram1_if/sramInterface/DATA_O_10
    -------------------------------------------------  ---------------------------
    Total                                     12.602ns (1.648ns logic, 10.954ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.452ns (Levels of Logic = 10)
  Clock Path Skew:      -0.198ns (3.080 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram1_if/sramInterface/DATA_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X73Y26.C2      net (fanout=2)        1.754   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X73Y26.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_ohregs_inst/tx_data<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X60Y47.B2      net (fanout=18)       2.161   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X60Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A6      net (fanout=2)        0.129   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A2      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A5      net (fanout=33)       0.796   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y47.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X54Y47.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y27.B1      net (fanout=7)        1.400   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y27.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X56Y29.D6      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X56Y29.D       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y53.SR      net (fanout=7)        1.771   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y53.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/sram1_if/sramInterface/DATA_O_10
    -------------------------------------------------  ---------------------------
    Total                                     12.452ns (1.648ns logic, 10.804ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.805ns (Levels of Logic = 10)
  Clock Path Skew:      -0.280ns (3.080 - 3.360)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y38.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y52.C2      net (fanout=68)       2.420   system/ipb_arb/src<1>
    SLICE_X58Y52.C       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X61Y47.B6      net (fanout=5)        0.518   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y47.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A4      net (fanout=2)        0.415   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X60Y47.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X67Y43.D5      net (fanout=7)        0.761   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X67Y43.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X67Y43.B6      net (fanout=1)        0.115   system/ipb_fabric/N01
    SLICE_X67Y43.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A2      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y50.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A5      net (fanout=33)       0.796   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X54Y47.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y47.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X54Y47.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y27.B1      net (fanout=7)        1.400   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y27.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X56Y29.D6      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X56Y29.D       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X44Y53.SR      net (fanout=7)        1.771   system/sram1_if/sramInterface/_n0147
    SLICE_X44Y53.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/sram1_if/sramInterface/DATA_O_10
    -------------------------------------------------  ---------------------------
    Total                                     11.805ns (1.692ns logic, 10.113ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_19 (SLICE_X38Y46.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.489 - 1.392)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y52.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X38Y46.D4      net (fanout=75)       0.300   system/regs_from_ipbus<8><0>
    SLICE_X38Y46.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<19>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram1_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.041ns logic, 0.300ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_16 (SLICE_X38Y46.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.489 - 1.392)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y52.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X38Y46.A4      net (fanout=75)       0.308   system/regs_from_ipbus<8><0>
    SLICE_X38Y46.CLK     Tah         (-Th)     0.055   system/sram_w[1]_addr<19>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram1_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.043ns logic, 0.308ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/control_process.dataFromSram (SLICE_X56Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/control_process.readState_FSM_FFd2 (FF)
  Destination:          system/sram1_if/sramInterface/control_process.dataFromSram (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/control_process.readState_FSM_FFd2 to system/sram1_if/sramInterface/control_process.dataFromSram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y27.BQ      Tcko                  0.098   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
    SLICE_X56Y27.A6      net (fanout=8)        0.058   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
    SLICE_X56Y27.CLK     Tah         (-Th)     0.076   system/sram1_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram1_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_25_o11
                                                       system/sram1_if/sramInterface/control_process.dataFromSram
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (0.022ns logic, 0.058ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X27Y20.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.300ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X66Y84.A3), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.195ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y81.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X66Y82.D2      net (fanout=1)        0.976   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X66Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y82.C4      net (fanout=1)        0.399   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X66Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X66Y84.C5      net (fanout=2)        0.434   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X66Y84.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o1
    SLICE_X66Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (0.682ns logic, 2.513ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.926ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y81.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X66Y82.D3      net (fanout=1)        0.707   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<0>
    SLICE_X66Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y82.C4      net (fanout=1)        0.399   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X66Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X66Y84.C5      net (fanout=2)        0.434   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X66Y84.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o1
    SLICE_X66Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.682ns logic, 2.244ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.791ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.896 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X66Y82.D4      net (fanout=4)        0.528   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X66Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y82.C4      net (fanout=1)        0.399   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X66Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X66Y84.C5      net (fanout=2)        0.434   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X66Y84.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o1
    SLICE_X66Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (0.726ns logic, 2.065ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X61Y86.C6), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.963ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.908 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X63Y86.C5      net (fanout=1)        0.691   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X63Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C4      net (fanout=1)        0.652   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y86.A5      net (fanout=2)        0.184   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X61Y86.C6      net (fanout=1)        0.360   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o1
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.963ns (0.726ns logic, 2.237ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.908 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X63Y86.C2      net (fanout=4)        0.729   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X63Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C4      net (fanout=1)        0.652   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y86.A5      net (fanout=2)        0.184   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X61Y86.C6      net (fanout=1)        0.360   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o1
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (0.682ns logic, 2.275ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.944ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.908 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2
    SLICE_X63Y86.C4      net (fanout=1)        0.672   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<2>
    SLICE_X63Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C4      net (fanout=1)        0.652   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y86.A5      net (fanout=2)        0.184   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X61Y86.C6      net (fanout=1)        0.360   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o1
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (0.726ns logic, 2.218ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X66Y84.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.973ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y81.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X66Y82.D2      net (fanout=1)        0.976   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X66Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y82.C4      net (fanout=1)        0.399   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X66Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X66Y84.B5      net (fanout=2)        0.439   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o12
    SLICE_X66Y84.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X66Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.682ns logic, 2.291ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y81.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X66Y82.D3      net (fanout=1)        0.707   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<0>
    SLICE_X66Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y82.C4      net (fanout=1)        0.399   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X66Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X66Y84.B5      net (fanout=2)        0.439   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o12
    SLICE_X66Y84.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X66Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (0.682ns logic, 2.022ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.569ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.896 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X66Y82.D4      net (fanout=4)        0.528   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X66Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y82.C4      net (fanout=1)        0.399   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X66Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X66Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X66Y84.B5      net (fanout=2)        0.439   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X66Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o12
    SLICE_X66Y84.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X66Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (0.726ns logic, 1.843ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (SLICE_X60Y87.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/done (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.453 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/done to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y87.DQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/done
    SLICE_X60Y87.CI      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/done
    SLICE_X60Y87.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.013ns logic, 0.101ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X60Y87.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.453 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X60Y87.AI      net (fanout=4)        0.108   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X60Y87.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.011ns logic, 0.108ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1 (SLICE_X60Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.453 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13
    SLICE_X60Y87.AX      net (fanout=4)        0.109   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<13>
    SLICE_X60Y87.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.045ns logic, 0.109ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.201ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.799ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.201ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X25Y76.A5      net (fanout=3)        2.451   user_mac_addr<3>
    SLICE_X25Y76.AMUX    Tilo                  0.193   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X25Y80.SR      net (fanout=2)        0.500   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X25Y80.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.201ns (1.250ns logic, 2.951ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y80.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.105ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X25Y76.A5      net (fanout=3)        2.451   user_mac_addr<3>
    SLICE_X25Y76.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X25Y80.CLK     net (fanout=2)        0.616   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (0.828ns logic, 3.067ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y80.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.789ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.789ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X25Y76.A5      net (fanout=3)        1.078   user_mac_addr<3>
    SLICE_X25Y76.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X25Y80.SR      net (fanout=2)        0.192   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X25Y80.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.789ns (0.519ns logic, 1.270ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y80.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.724ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.724ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X25Y76.A5      net (fanout=3)        1.078   user_mac_addr<3>
    SLICE_X25Y76.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X25Y80.CLK     net (fanout=2)        0.246   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.724ns (0.400ns logic, 1.324ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.945ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X22Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.055ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y78.A3      net (fanout=3)        2.576   user_mac_addr<2>
    SLICE_X22Y78.AMUX    Tilo                  0.189   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X22Y79.SR      net (fanout=2)        0.228   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X22Y79.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (1.141ns logic, 2.804ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X22Y79.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.189ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y78.A3      net (fanout=3)        2.576   user_mac_addr<2>
    SLICE_X22Y78.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X22Y79.CLK     net (fanout=2)        0.469   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (0.766ns logic, 3.045ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X22Y79.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.662ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.662ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y78.A3      net (fanout=3)        1.130   user_mac_addr<2>
    SLICE_X22Y78.AMUX    Tilo                  0.080   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X22Y79.SR      net (fanout=2)        0.086   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X22Y79.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.446ns logic, 1.216ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X22Y79.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.665ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.665ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y78.A3      net (fanout=3)        1.130   user_mac_addr<2>
    SLICE_X22Y78.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X22Y79.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (0.346ns logic, 1.319ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.227ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X24Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.773ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.227ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X25Y79.A1      net (fanout=3)        2.855   user_mac_addr<1>
    SLICE_X25Y79.AMUX    Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X24Y80.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X24Y80.CLK     Trck                  0.254   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.227ns (1.142ns logic, 3.085ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X24Y80.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.914ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X25Y79.A1      net (fanout=3)        2.855   user_mac_addr<1>
    SLICE_X25Y79.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X24Y80.CLK     net (fanout=2)        0.469   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (0.762ns logic, 3.324ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X24Y80.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.747ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.747ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X25Y79.A1      net (fanout=3)        1.222   user_mac_addr<1>
    SLICE_X25Y79.AMUX    Tilo                  0.074   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X24Y80.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X24Y80.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.747ns (0.437ns logic, 1.310ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X24Y80.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.754ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.754ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X25Y79.A1      net (fanout=3)        1.222   user_mac_addr<1>
    SLICE_X25Y79.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X24Y80.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.343ns logic, 1.411ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.500ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X27Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.500ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.500ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y81.A4      net (fanout=3)        2.893   user_mac_addr<0>
    SLICE_X26Y81.AMUX    Tilo                  0.190   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X27Y81.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X27Y81.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.500ns (1.228ns logic, 3.272ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X27Y81.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.823ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.177ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y81.A4      net (fanout=3)        2.893   user_mac_addr<0>
    SLICE_X26Y81.A       Tilo                  0.068   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X27Y81.CLK     net (fanout=2)        0.475   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.177ns (0.809ns logic, 3.368ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X27Y81.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.941ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.941ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y81.A4      net (fanout=3)        1.291   user_mac_addr<0>
    SLICE_X26Y81.AMUX    Tilo                  0.079   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X27Y81.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X27Y81.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.503ns logic, 1.438ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X27Y81.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.867ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.867ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X26Y81.A4      net (fanout=3)        1.291   user_mac_addr<0>
    SLICE_X26Y81.A       Tilo                  0.034   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X27Y81.CLK     net (fanout=2)        0.193   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.383ns logic, 1.484ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.171ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X24Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X25Y37.D1      net (fanout=5)        1.104   system/regs_from_ipbus<11><12>
    SLICE_X25Y37.DMUX    Tilo                  0.192   system/spi/shiftreg.fo<6>
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X24Y37.SR      net (fanout=2)        0.240   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X24Y37.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.827ns logic, 1.344ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X24Y37.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.084ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.916ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X25Y37.D1      net (fanout=5)        1.104   system/regs_from_ipbus<11><12>
    SLICE_X25Y37.D       Tilo                  0.068   system/spi/shiftreg.fo<6>
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X24Y37.CLK     net (fanout=2)        0.363   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (0.449ns logic, 1.467ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X24Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X25Y37.D1      net (fanout=5)        0.428   system/regs_from_ipbus<11><12>
    SLICE_X25Y37.DMUX    Tilo                  0.074   system/spi/shiftreg.fo<6>
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X24Y37.SR      net (fanout=2)        0.091   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X24Y37.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.243ns logic, 0.519ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X24Y37.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.723ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.723ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X25Y37.D1      net (fanout=5)        0.428   system/regs_from_ipbus<11><12>
    SLICE_X25Y37.D       Tilo                  0.034   system/spi/shiftreg.fo<6>
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X24Y37.CLK     net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.723ns (0.149ns logic, 0.574ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.886ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X19Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.114ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X19Y79.A5      net (fanout=3)        2.229   user_mac_addr<1>
    SLICE_X19Y79.AMUX    Tilo                  0.193   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X19Y79.SR      net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X19Y79.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.184ns logic, 2.702ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X19Y79.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.533ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X19Y79.A5      net (fanout=3)        2.229   user_mac_addr<1>
    SLICE_X19Y79.A       Tilo                  0.068   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X19Y79.CLK     net (fanout=2)        0.476   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (0.762ns logic, 2.705ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X19Y79.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.600ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.600ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X19Y79.A5      net (fanout=3)        0.957   user_mac_addr<1>
    SLICE_X19Y79.AMUX    Tilo                  0.078   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X19Y79.SR      net (fanout=2)        0.181   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X19Y79.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.600ns (0.462ns logic, 1.138ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X19Y79.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.489ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.489ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X19Y79.A5      net (fanout=3)        0.957   user_mac_addr<1>
    SLICE_X19Y79.A       Tilo                  0.034   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X19Y79.CLK     net (fanout=2)        0.189   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.343ns logic, 1.146ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.693ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X16Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.307ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X17Y76.D5      net (fanout=3)        2.248   user_mac_addr<3>
    SLICE_X17Y76.DMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X16Y76.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X16Y76.CLK     Trck                  0.254   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (1.205ns logic, 2.488ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X16Y76.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.561ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X17Y76.D5      net (fanout=3)        2.248   user_mac_addr<3>
    SLICE_X17Y76.D       Tilo                  0.068   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X16Y76.CLK     net (fanout=2)        0.363   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (0.828ns logic, 2.611ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X16Y76.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.554ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.554ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X17Y76.D5      net (fanout=3)        0.965   user_mac_addr<3>
    SLICE_X17Y76.DMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X16Y76.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X16Y76.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.498ns logic, 1.056ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X16Y76.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.511ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.511ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X17Y76.D5      net (fanout=3)        0.965   user_mac_addr<3>
    SLICE_X17Y76.D       Tilo                  0.034   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X16Y76.CLK     net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.400ns logic, 1.111ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.778ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X18Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.222ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X18Y78.A4      net (fanout=3)        2.257   user_mac_addr<2>
    SLICE_X18Y78.AMUX    Tilo                  0.190   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X18Y78.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X18Y78.CLK     Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (1.142ns logic, 2.636ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X18Y78.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.485ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X18Y78.A4      net (fanout=3)        2.257   user_mac_addr<2>
    SLICE_X18Y78.A       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X18Y78.CLK     net (fanout=2)        0.492   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (0.766ns logic, 2.749ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X18Y78.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.594ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.594ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X18Y78.A4      net (fanout=3)        1.002   user_mac_addr<2>
    SLICE_X18Y78.AMUX    Tilo                  0.079   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X18Y78.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X18Y78.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (0.445ns logic, 1.149ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X18Y78.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.555ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.555ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X18Y78.A4      net (fanout=3)        1.002   user_mac_addr<2>
    SLICE_X18Y78.A       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X18Y78.CLK     net (fanout=2)        0.207   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.346ns logic, 1.209ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.890ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X19Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.110ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.890ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X19Y81.D4      net (fanout=3)        2.426   user_mac_addr<0>
    SLICE_X19Y81.DMUX    Tilo                  0.186   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X19Y81.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X19Y81.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (1.224ns logic, 2.666ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X19Y81.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.402ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.598ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X19Y81.D4      net (fanout=3)        2.426   user_mac_addr<0>
    SLICE_X19Y81.D       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X19Y81.CLK     net (fanout=2)        0.363   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.598ns (0.809ns logic, 2.789ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X19Y81.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.674ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.674ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X19Y81.D4      net (fanout=3)        1.081   user_mac_addr<0>
    SLICE_X19Y81.DMUX    Tilo                  0.078   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X19Y81.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X19Y81.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.674ns (0.502ns logic, 1.172ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X19Y81.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.610ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.610ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X19Y81.D4      net (fanout=3)        1.081   user_mac_addr<0>
    SLICE_X19Y81.D       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X19Y81.CLK     net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.610ns (0.383ns logic, 1.227ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      7.277ns|            0|            0|            0|     30460557|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      7.277ns|            0|            0|         2456|     30458083|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.341ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     29.107ns|          N/A|            0|            0|     30222237|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.004ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.500ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.201ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      3.945ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.227ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.500ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.171ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      3.886ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      3.693ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      3.778ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      3.890ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.800ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.800ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.300ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   29.107|         |         |         |
clk125_2_p     |   29.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   29.107|         |         |         |
clk125_2_p     |   29.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.012|    1.012|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.993|    0.993|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.818|    0.818|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    0.973|    0.973|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.859|         |         |         |
xpoint1_clk1_p |    4.859|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.859|         |         |         |
xpoint1_clk1_p |    4.859|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30558572 paths, 0 nets, and 55941 connections

Design statistics:
   Minimum period:  29.107ns{1}   (Maximum frequency:  34.356MHz)
   Maximum path delay from/to any node:   4.500ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 27 10:15:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 766 MB



