#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x126e22e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x126e25bd0 .scope module, "alu_tb" "alu_tb" 3 558;
 .timescale -9 -12;
P_0x6000032dc840 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 561, +C4<00000000000000000000000000001000>;
v0x6000015f98c0_0 .var "clk", 0 0;
v0x6000015f9950_0 .net "dut_carry_flag", 0 0, L_0x600000cf4850;  1 drivers
v0x6000015f99e0_0 .net "dut_latched_result", 7 0, v0x6000015f9680_0;  1 drivers
v0x6000015f9a70_0 .net "dut_negative_flag", 0 0, L_0x6000016fcb40;  1 drivers
v0x6000015f9b00_0 .net "dut_zero_flag", 0 0, L_0x6000016fd4a0;  1 drivers
v0x6000015f9b90_0 .var "reset", 0 0;
v0x6000015f9c20_0 .var "tb_a_in", 7 0;
v0x6000015f9cb0_0 .var "tb_alu_op", 1 0;
v0x6000015f9d40_0 .var "tb_b_in", 7 0;
S_0x126e06400 .scope task, "apply_and_check" "apply_and_check" 3 593, 3 593 0, S_0x126e25bd0;
 .timescale -9 -12;
v0x6000015f8900_0 .var "a", 7 0;
v0x6000015f8ab0_0 .var "b", 7 0;
v0x6000015f8990_0 .var/str "description";
v0x6000015f8b40_0 .var "exp_c", 0 0;
v0x6000015f8bd0_0 .var "exp_n", 0 0;
v0x6000015f8c60_0 .var "exp_result", 7 0;
v0x6000015f8cf0_0 .var "exp_z", 0 0;
v0x6000015f8d80_0 .var "op", 1 0;
v0x6000015f8e10_0 .var/str "op_name";
E_0x6000032dc940 .event posedge, v0x6000015f93b0_0;
E_0x6000032dc980 .event negedge, v0x6000015f93b0_0;
TD_alu_tb.apply_and_check ;
    %wait E_0x6000032dc980;
    %load/vec4 v0x6000015f8900_0;
    %store/vec4 v0x6000015f9c20_0, 0, 8;
    %load/vec4 v0x6000015f8ab0_0;
    %store/vec4 v0x6000015f9d40_0, 0, 8;
    %load/vec4 v0x6000015f8d80_0;
    %store/vec4 v0x6000015f9cb0_0, 0, 2;
    %vpi_call/w 3 609 "$display", "Applying: %s (A=%h, B=%h, Op=%s)", v0x6000015f8990_0, v0x6000015f8900_0, v0x6000015f8ab0_0, v0x6000015f8e10_0 {0 0 0};
    %wait E_0x6000032dc940;
    %delay 1000, 0;
    %load/vec4 v0x6000015f99e0_0;
    %pad/u 32;
    %store/vec4 v0x6000015f8ea0_0, 0, 32;
    %load/vec4 v0x6000015f8c60_0;
    %pad/u 32;
    %store/vec4 v0x6000015f8f30_0, 0, 32;
    %vpi_func/s 3 614 "$sformatf", "%s - Result", v0x6000015f8990_0 {0 0 0};
    %store/str v0x6000015f8fc0_0;
    %fork TD_alu_tb.test_utils_pkg_pretty_print_assert_vec, S_0x126e0a090;
    %join;
    %load/vec4 v0x6000015f9950_0;
    %pad/u 32;
    %store/vec4 v0x6000015f8ea0_0, 0, 32;
    %load/vec4 v0x6000015f8b40_0;
    %pad/u 32;
    %store/vec4 v0x6000015f8f30_0, 0, 32;
    %vpi_func/s 3 615 "$sformatf", "%s - Carry Flag", v0x6000015f8990_0 {0 0 0};
    %store/str v0x6000015f8fc0_0;
    %fork TD_alu_tb.test_utils_pkg_pretty_print_assert_vec, S_0x126e0a090;
    %join;
    %load/vec4 v0x6000015f9b00_0;
    %pad/u 32;
    %store/vec4 v0x6000015f8ea0_0, 0, 32;
    %load/vec4 v0x6000015f8cf0_0;
    %pad/u 32;
    %store/vec4 v0x6000015f8f30_0, 0, 32;
    %vpi_func/s 3 616 "$sformatf", "%s - Zero Flag", v0x6000015f8990_0 {0 0 0};
    %store/str v0x6000015f8fc0_0;
    %fork TD_alu_tb.test_utils_pkg_pretty_print_assert_vec, S_0x126e0a090;
    %join;
    %load/vec4 v0x6000015f9a70_0;
    %pad/u 32;
    %store/vec4 v0x6000015f8ea0_0, 0, 32;
    %load/vec4 v0x6000015f8bd0_0;
    %pad/u 32;
    %store/vec4 v0x6000015f8f30_0, 0, 32;
    %vpi_func/s 3 617 "$sformatf", "%s - Negative Flag", v0x6000015f8990_0 {0 0 0};
    %store/str v0x6000015f8fc0_0;
    %fork TD_alu_tb.test_utils_pkg_pretty_print_assert_vec, S_0x126e0a090;
    %join;
    %vpi_call/w 3 618 "$display", "----------------------------------------" {0 0 0};
    %end;
S_0x126e0a090 .scope task, "test_utils_pkg_pretty_print_assert_vec" "test_utils_pkg_pretty_print_assert_vec" 3 584, 3 584 0, S_0x126e25bd0;
 .timescale -9 -12;
v0x6000015f8ea0_0 .var "actual", 31 0;
v0x6000015f8f30_0 .var "expected", 31 0;
v0x6000015f8fc0_0 .var/str "msg";
TD_alu_tb.test_utils_pkg_pretty_print_assert_vec ;
    %load/vec4 v0x6000015f8ea0_0;
    %load/vec4 v0x6000015f8f30_0;
    %cmp/ne;
    %jmp/0xz  T_1.0, 6;
    %vpi_call/w 3 589 "$display", "\033[0;31mAssertion Failed: %s. Actual: %h, Expected: %h\033[0m", v0x6000015f8fc0_0, v0x6000015f8ea0_0, v0x6000015f8f30_0 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call/w 3 591 "$display", "\033[0;32mAssertion Passed: %s\033[0m", v0x6000015f8fc0_0 {0 0 0};
T_1.1 ;
    %end;
S_0x126e0a200 .scope module, "uut" "alu" 3 569, 3 24 0, S_0x126e25bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "a_in";
    .port_info 3 /INPUT 8 "b_in";
    .port_info 4 /INPUT 2 "alu_op";
    .port_info 5 /OUTPUT 8 "latched_result";
    .port_info 6 /OUTPUT 1 "zero_flag";
    .port_info 7 /OUTPUT 1 "carry_flag";
    .port_info 8 /OUTPUT 1 "negative_flag";
P_0x6000032dc9c0 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 38, +C4<00000000000000000000000000001000>;
L_0x600000cf4850 .functor BUFZ 1, v0x6000015f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x128088010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000015f9050_0 .net/2u *"_ivl_2", 7 0, L_0x128088010;  1 drivers
v0x6000015f90e0_0 .var "_sv2v_0", 0 0;
v0x6000015f9170_0 .net "a_in", 7 0, v0x6000015f9c20_0;  1 drivers
v0x6000015f9200_0 .net "alu_op", 1 0, v0x6000015f9cb0_0;  1 drivers
v0x6000015f9290_0 .net "b_in", 7 0, v0x6000015f9d40_0;  1 drivers
v0x6000015f9320_0 .net "carry_flag", 0 0, L_0x600000cf4850;  alias, 1 drivers
v0x6000015f93b0_0 .net "clk", 0 0, v0x6000015f98c0_0;  1 drivers
v0x6000015f9440_0 .var "comb_arith_result_i", 8 0;
v0x6000015f94d0_0 .var "comb_carry_out_i", 0 0;
v0x6000015f9560_0 .var "comb_result_final_i", 7 0;
v0x6000015f95f0_0 .var "comp_logic_result_i", 7 0;
v0x6000015f9680_0 .var "latched_result", 7 0;
v0x6000015f9710_0 .net "negative_flag", 0 0, L_0x6000016fcb40;  alias, 1 drivers
v0x6000015f97a0_0 .net "reset", 0 0, v0x6000015f9b90_0;  1 drivers
v0x6000015f9830_0 .net "zero_flag", 0 0, L_0x6000016fd4a0;  alias, 1 drivers
E_0x6000032dca40/0 .event anyedge, v0x6000015f90e0_0, v0x6000015f9200_0, v0x6000015f9170_0, v0x6000015f9290_0;
E_0x6000032dca40/1 .event anyedge, v0x6000015f9440_0, v0x6000015f95f0_0;
E_0x6000032dca40 .event/or E_0x6000032dca40/0, E_0x6000032dca40/1;
L_0x6000016fd4a0 .cmp/eq 8, v0x6000015f9560_0, L_0x128088010;
L_0x6000016fcb40 .part v0x6000015f9560_0, 7, 1;
S_0x126e25f00 .scope module, "button_conditioner" "button_conditioner" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "raw_button";
    .port_info 2 /OUTPUT 1 "conditioned_button";
    .port_info 3 /OUTPUT 1 "conditioned_button_edge";
P_0x6000009fa580 .param/l "COUNTER_WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
P_0x6000009fa5c0 .param/l "DEBOUNCE_THRESHOLD" 0 4 8, +C4<00000000000000001100001101010000>;
L_0x600000cf4930 .functor NOT 1, v0x6000015fa010_0, C4<0>, C4<0>, C4<0>;
L_0x600000cf49a0 .functor AND 1, v0x6000015f9ef0_0, L_0x600000cf4930, C4<1>, C4<1>;
v0x6000015f9dd0_0 .net *"_ivl_0", 0 0, L_0x600000cf4930;  1 drivers
o0x128050700 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000015f9e60_0 .net "clk", 0 0, o0x128050700;  0 drivers
v0x6000015f9ef0_0 .var "conditioned_button", 0 0;
v0x6000015f9f80_0 .net "conditioned_button_edge", 0 0, L_0x600000cf49a0;  1 drivers
v0x6000015fa010_0 .var "conditioned_button_prev", 0 0;
v0x6000015fa0a0_0 .var "debounce_counter", 15 0;
v0x6000015fa130_0 .var "debounced_state", 0 0;
o0x128050820 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000015fa1c0_0 .net "raw_button", 0 0, o0x128050820;  0 drivers
v0x6000015fa250_0 .var "sync_ff1", 0 0;
v0x6000015fa2e0_0 .var "sync_ff2", 0 0;
E_0x6000032dca80 .event posedge, v0x6000015f9e60_0;
S_0x126e06290 .scope module, "top" "top" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "led";
    .port_info 3 /OUTPUT 24 "io_led";
    .port_info 4 /OUTPUT 7 "io_segment";
    .port_info 5 /OUTPUT 4 "io_select";
o0x128054810 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600000cf47e0 .functor NOT 1, o0x128054810, C4<0>, C4<0>, C4<0>;
L_0x128088058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000cf4770 .functor NOT 1, L_0x128088058, C4<0>, C4<0>, C4<0>;
L_0x600000cf4bd0 .functor OR 1, L_0x600000cf47e0, L_0x600000cf4770, C4<0>, C4<0>;
L_0x600000cf4620 .functor BUFZ 8, L_0x600000cf4150, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000015f0ab0_0 .net *"_ivl_0", 0 0, L_0x600000cf47e0;  1 drivers
v0x6000015f0b40_0 .net *"_ivl_2", 0 0, L_0x600000cf4770;  1 drivers
L_0x128088400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015f0bd0_0 .net/2u *"_ivl_26", 0 0, L_0x128088400;  1 drivers
v0x6000015f0c60_0 .net *"_ivl_9", 7 0, L_0x600000cf4620;  1 drivers
o0x128054510 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000015f0cf0_0 .net "clk", 0 0, o0x128054510;  0 drivers
v0x6000015f0d80_0 .net "clk_out", 0 0, L_0x600000cf4700;  1 drivers
v0x6000015f0e10_0 .net "io_led", 23 0, L_0x6000016fe9e0;  1 drivers
v0x6000015f0ea0_0 .net "io_segment", 6 0, v0x6000015f0240_0;  1 drivers
v0x6000015f0f30_0 .net "io_select", 3 0, v0x6000015f0480_0;  1 drivers
v0x6000015f0fc0_0 .net "led", 7 0, L_0x6000016fea80;  1 drivers
v0x6000015f1050_0 .net "output_value", 7 0, L_0x600000cf4150;  1 drivers
v0x6000015f10e0_0 .net "pll_locked", 0 0, L_0x128088058;  1 drivers
v0x6000015f1170_0 .net "rst_n", 0 0, o0x128054810;  0 drivers
v0x6000015f1200_0 .net "sys_reset", 0 0, L_0x600000cf4bd0;  1 drivers
L_0x6000016fe9e0 .concat8 [ 8 8 8 0], L_0x6000016fcbe0, L_0x600000cf4a10, L_0x600000cf4620;
LS_0x6000016fea80_0_0 .concat8 [ 1 1 1 1], L_0x6000016fdc20, L_0x6000016fdcc0, L_0x6000016fdb80, L_0x128088400;
LS_0x6000016fea80_0_4 .concat8 [ 4 0 0 0], L_0x6000016fcc80;
L_0x6000016fea80 .concat8 [ 4 4 0 0], LS_0x6000016fea80_0_0, LS_0x6000016fea80_0_4;
S_0x126e07af0 .scope module, "u_cpu" "cpu" 5 37, 3 348 0, S_0x126e06290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "out_val";
    .port_info 3 /OUTPUT 1 "flag_zero_o";
    .port_info 4 /OUTPUT 1 "flag_carry_o";
    .port_info 5 /OUTPUT 1 "flag_negative_o";
    .port_info 6 /OUTPUT 8 "debug_out_B";
    .port_info 7 /OUTPUT 8 "debug_out_IR";
    .port_info 8 /OUTPUT 4 "debug_out_PC";
P_0x126e216c0 .param/l "arch_defs_pkg_ADDR_WIDTH" 1 3 369, +C4<00000000000000000000000000000100>;
P_0x126e21700 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 362, +C4<00000000000000000000000000001000>;
P_0x126e21740 .param/l "arch_defs_pkg_FLAG_COUNT" 1 3 450, +C4<00000000000000000000000000000011>;
P_0x126e21780 .param/l "arch_defs_pkg_OPCODE_WIDTH" 1 3 373, +C4<00000000000000000000000000000100>;
P_0x126e217c0 .param/l "arch_defs_pkg_OPERAND_WIDTH" 1 3 375, +C4<00000000000000000000000000000100>;
L_0x600000cf4a10 .functor BUFZ 8, v0x6000015f42d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000cf4150 .functor BUFZ 8, v0x6000015f45a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000015f5290_0 .var "C_in", 0 0;
v0x6000015f5320_0 .var "N_in", 0 0;
v0x6000015f53b0_0 .var "Z_in", 0 0;
v0x6000015f5440_0 .net *"_ivl_10", 11 0, L_0x6000016fcaa0;  1 drivers
L_0x128088178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015f54d0_0 .net *"_ivl_13", 3 0, L_0x128088178;  1 drivers
L_0x1280881c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015f5560_0 .net/2u *"_ivl_14", 3 0, L_0x1280881c0;  1 drivers
v0x6000015f55f0_0 .net *"_ivl_16", 7 0, L_0x6000016fca00;  1 drivers
v0x6000015f5680_0 .net *"_ivl_18", 11 0, L_0x6000016fd040;  1 drivers
L_0x128088208 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015f5710_0 .net *"_ivl_21", 3 0, L_0x128088208;  1 drivers
v0x6000015f57a0_0 .net *"_ivl_22", 11 0, L_0x6000016fc8c0;  1 drivers
L_0x128088250 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015f5830_0 .net *"_ivl_25", 3 0, L_0x128088250;  1 drivers
v0x6000015f58c0_0 .net *"_ivl_26", 11 0, L_0x6000016fcd20;  1 drivers
L_0x128088298 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015f5950_0 .net *"_ivl_29", 3 0, L_0x128088298;  1 drivers
L_0x1280882e0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015f59e0_0 .net/2u *"_ivl_30", 11 0, L_0x1280882e0;  1 drivers
v0x6000015f5a70_0 .net *"_ivl_32", 11 0, L_0x6000016fc6e0;  1 drivers
v0x6000015f5b00_0 .net *"_ivl_34", 11 0, L_0x6000016fc780;  1 drivers
v0x6000015f5b90_0 .net *"_ivl_36", 11 0, L_0x6000016fc460;  1 drivers
v0x6000015f5c20_0 .net *"_ivl_38", 11 0, L_0x6000016fc500;  1 drivers
v0x6000015f5cb0_0 .net *"_ivl_40", 11 0, L_0x6000016fc5a0;  1 drivers
L_0x128088328 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015f5d40_0 .net *"_ivl_49", 3 0, L_0x128088328;  1 drivers
L_0x128088370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015f5dd0_0 .net *"_ivl_58", 3 0, L_0x128088370;  1 drivers
L_0x128088130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015f5e60_0 .net/2u *"_ivl_6", 3 0, L_0x128088130;  1 drivers
v0x6000015f5ef0_0 .net *"_ivl_8", 11 0, L_0x6000016fc960;  1 drivers
v0x6000015f5f80_0 .var "_sv2v_0", 0 0;
v0x6000015f6010_0 .net "a_out", 7 0, v0x6000015f4000_0;  1 drivers
v0x6000015f60a0_0 .net "alu_op", 1 0, L_0x6000016fe4e0;  1 drivers
v0x6000015f6130_0 .net "alu_out", 7 0, v0x6000015faac0_0;  1 drivers
v0x6000015f61c0_0 .net "b_out", 7 0, v0x6000015f42d0_0;  1 drivers
v0x6000015f6250_0 .net "bus", 7 0, L_0x6000016fc640;  1 drivers
v0x6000015f62e0_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015f6370_0 .var "control_word", 22 0;
v0x6000015f6400_0 .net "counter_out", 7 0, L_0x6000016fd7c0;  1 drivers
v0x6000015f6490_0 .net "debug_out_B", 7 0, L_0x600000cf4a10;  1 drivers
v0x6000015f6520_0 .net "debug_out_IR", 7 0, L_0x6000016fcbe0;  1 drivers
v0x6000015f65b0_0 .net "debug_out_PC", 3 0, L_0x6000016fcc80;  1 drivers
v0x6000015f6640_0 .net "flag_alu_carry", 0 0, L_0x600000cf41c0;  1 drivers
v0x6000015f66d0_0 .net "flag_alu_negative", 0 0, L_0x6000016fe8a0;  1 drivers
v0x6000015f6760_0 .net "flag_alu_zero", 0 0, L_0x6000016fe800;  1 drivers
v0x6000015f67f0_0 .net "flag_carry_o", 0 0, L_0x6000016fdcc0;  1 drivers
v0x6000015f6880_0 .net "flag_negative_o", 0 0, L_0x6000016fdb80;  1 drivers
v0x6000015f6910_0 .net "flag_zero_o", 0 0, L_0x6000016fdc20;  1 drivers
v0x6000015f69a0_0 .net "flags_out", 2 0, v0x6000015f4870_0;  1 drivers
v0x6000015f6a30_0 .net "halt", 0 0, L_0x6000016fe620;  1 drivers
v0x6000015f6ac0_0 .net "load_a", 0 0, L_0x6000016fde00;  1 drivers
v0x6000015f6b50_0 .net "load_b", 0 0, L_0x6000016fdea0;  1 drivers
v0x6000015f6be0_0 .var "load_data_is_negative", 0 0;
v0x6000015f6c70_0 .var "load_data_is_zero", 0 0;
v0x6000015f6d00_0 .net "load_flags", 0 0, L_0x6000016fe6c0;  1 drivers
v0x6000015f6d90_0 .net "load_ir", 0 0, L_0x6000016fdf40;  1 drivers
v0x6000015f6e20_0 .net "load_mar", 0 0, L_0x6000016fe080;  1 drivers
v0x6000015f6eb0_0 .net "load_o", 0 0, L_0x6000016fdd60;  1 drivers
v0x6000015f6f40_0 .net "load_pc", 0 0, L_0x6000016fdfe0;  1 drivers
v0x6000015f6fd0_0 .net "load_ram", 0 0, L_0x6000016fe120;  1 drivers
v0x6000015f7060_0 .net "load_sets_zn", 0 0, L_0x6000016fe760;  1 drivers
v0x6000015f70f0_0 .net "memory_address_out", 7 0, L_0x6000016fd900;  1 drivers
v0x6000015f7180_0 .net "o_out", 7 0, v0x6000015f45a0_0;  1 drivers
v0x6000015f7210_0 .net "oe_a", 0 0, L_0x6000016fe1c0;  1 drivers
v0x6000015f72a0_0 .net "oe_alu", 0 0, L_0x6000016fe3a0;  1 drivers
v0x6000015f7330_0 .net "oe_ir", 0 0, L_0x6000016fe260;  1 drivers
v0x6000015f73c0_0 .net "oe_pc", 0 0, L_0x6000016fe300;  1 drivers
v0x6000015f7450_0 .net "oe_ram", 0 0, L_0x6000016fe440;  1 drivers
v0x6000015f74e0_0 .net "opcode", 3 0, L_0x6000016fd9a0;  1 drivers
v0x6000015f7570_0 .net "operand", 3 0, L_0x6000016fda40;  1 drivers
v0x6000015f7600_0 .net "out_val", 7 0, L_0x600000cf4150;  alias, 1 drivers
v0x6000015f7690_0 .net "pc_enable", 0 0, L_0x6000016fe580;  1 drivers
v0x6000015f7720_0 .net "ram_out", 7 0, v0x6000015fbd50_0;  1 drivers
v0x6000015f77b0_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
v0x6000015f7840_0 .net "sv2v_tmp_u_control_unit_control_word", 23 1, v0x6000015fb0f0_0;  1 drivers
E_0x6000032dcc00/0 .event anyedge, v0x6000015f5f80_0, v0x6000015fac70_0, v0x6000015fab50_0, v0x6000015fa760_0;
E_0x6000032dcc00/1 .event anyedge, v0x6000015f7060_0, v0x6000015f6c70_0, v0x6000015f6be0_0;
E_0x6000032dcc00 .event/or E_0x6000032dcc00/0, E_0x6000032dcc00/1;
E_0x6000032dcc80/0 .event anyedge, v0x6000015f5f80_0, v0x6000015f7060_0, v0x6000015fb570_0, v0x6000015f4ea0_0;
E_0x6000032dcc80/1 .event anyedge, v0x6000015fbc30_0;
E_0x6000032dcc80 .event/or E_0x6000032dcc80/0, E_0x6000032dcc80/1;
E_0x6000032dccc0 .event anyedge, v0x6000015fb0f0_0;
L_0x6000016fcbe0 .concat [ 4 4 0 0], L_0x6000016fda40, L_0x6000016fd9a0;
L_0x6000016fcc80 .part L_0x6000016fd7c0, 0, 4;
L_0x6000016fc960 .concat [ 8 4 0 0], L_0x6000016fd7c0, L_0x128088130;
L_0x6000016fcaa0 .concat [ 8 4 0 0], v0x6000015fbd50_0, L_0x128088178;
L_0x6000016fca00 .concat [ 4 4 0 0], L_0x6000016fda40, L_0x1280881c0;
L_0x6000016fd040 .concat [ 8 4 0 0], L_0x6000016fca00, L_0x128088208;
L_0x6000016fc8c0 .concat [ 8 4 0 0], v0x6000015faac0_0, L_0x128088250;
L_0x6000016fcd20 .concat [ 8 4 0 0], v0x6000015f4000_0, L_0x128088298;
L_0x6000016fc6e0 .functor MUXZ 12, L_0x1280882e0, L_0x6000016fcd20, L_0x6000016fe1c0, C4<>;
L_0x6000016fc780 .functor MUXZ 12, L_0x6000016fc6e0, L_0x6000016fc8c0, L_0x6000016fe3a0, C4<>;
L_0x6000016fc460 .functor MUXZ 12, L_0x6000016fc780, L_0x6000016fd040, L_0x6000016fe260, C4<>;
L_0x6000016fc500 .functor MUXZ 12, L_0x6000016fc460, L_0x6000016fcaa0, L_0x6000016fe440, C4<>;
L_0x6000016fc5a0 .functor MUXZ 12, L_0x6000016fc500, L_0x6000016fc960, L_0x6000016fe300, C4<>;
L_0x6000016fc640 .part L_0x6000016fc5a0, 0, 8;
L_0x6000016fc3c0 .part L_0x6000016fc640, 0, 4;
L_0x6000016fd7c0 .concat [ 4 4 0 0], v0x6000015fb840_0, L_0x128088328;
L_0x6000016fd860 .part L_0x6000016fc640, 0, 4;
L_0x6000016fd900 .concat [ 4 4 0 0], v0x6000015f50e0_0, L_0x128088370;
L_0x6000016fdae0 .concat [ 1 1 1 0], v0x6000015f53b0_0, v0x6000015f5290_0, v0x6000015f5320_0;
L_0x6000016fdc20 .part v0x6000015f4870_0, 0, 1;
L_0x6000016fdcc0 .part v0x6000015f4870_0, 1, 1;
L_0x6000016fdb80 .part v0x6000015f4870_0, 2, 1;
L_0x6000016fdd60 .part v0x6000015f6370_0, 0, 1;
L_0x6000016fde00 .part v0x6000015f6370_0, 4, 1;
L_0x6000016fdea0 .part v0x6000015f6370_0, 2, 1;
L_0x6000016fdf40 .part v0x6000015f6370_0, 17, 1;
L_0x6000016fdfe0 .part v0x6000015f6370_0, 19, 1;
L_0x6000016fe080 .part v0x6000015f6370_0, 15, 1;
L_0x6000016fe120 .part v0x6000015f6370_0, 14, 1;
L_0x6000016fe1c0 .part v0x6000015f6370_0, 3, 1;
L_0x6000016fe260 .part v0x6000015f6370_0, 16, 1;
L_0x6000016fe300 .part v0x6000015f6370_0, 18, 1;
L_0x6000016fe3a0 .part v0x6000015f6370_0, 10, 1;
L_0x6000016fe440 .part v0x6000015f6370_0, 13, 1;
L_0x6000016fe4e0 .part v0x6000015f6370_0, 11, 2;
L_0x6000016fe580 .part v0x6000015f6370_0, 20, 1;
L_0x6000016fe620 .part v0x6000015f6370_0, 22, 1;
L_0x6000016fe6c0 .part v0x6000015f6370_0, 9, 1;
L_0x6000016fe760 .part v0x6000015f6370_0, 8, 1;
L_0x6000016fe940 .part L_0x6000016fd900, 0, 4;
S_0x126e07c60 .scope autofunction.vec4.s4, "sv2v_cast_953D0" "sv2v_cast_953D0" 3 514, 3 514 0, S_0x126e07af0;
 .timescale -9 -12;
v0x6000015fa370_0 .var "inp", 3 0;
; Variable sv2v_cast_953D0 is vec4 return value of scope S_0x126e07c60
TD_top.u_cpu.sv2v_cast_953D0 ;
    %load/vec4 v0x6000015fa370_0;
    %ret/vec4 0, 0, 4;  Assign to sv2v_cast_953D0 (store_vec4_to_lval)
    %end;
S_0x126e0d040 .scope module, "u_alu" "alu" 3 494, 3 24 0, S_0x126e07af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "a_in";
    .port_info 3 /INPUT 8 "b_in";
    .port_info 4 /INPUT 2 "alu_op";
    .port_info 5 /OUTPUT 8 "latched_result";
    .port_info 6 /OUTPUT 1 "zero_flag";
    .port_info 7 /OUTPUT 1 "carry_flag";
    .port_info 8 /OUTPUT 1 "negative_flag";
P_0x6000032dcd00 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 38, +C4<00000000000000000000000000001000>;
L_0x600000cf41c0 .functor BUFZ 1, v0x6000015fa910_0, C4<0>, C4<0>, C4<0>;
L_0x1280883b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000015fa490_0 .net/2u *"_ivl_2", 7 0, L_0x1280883b8;  1 drivers
v0x6000015fa520_0 .var "_sv2v_0", 0 0;
v0x6000015fa5b0_0 .net "a_in", 7 0, v0x6000015f4000_0;  alias, 1 drivers
v0x6000015fa640_0 .net "alu_op", 1 0, L_0x6000016fe4e0;  alias, 1 drivers
v0x6000015fa6d0_0 .net "b_in", 7 0, v0x6000015f42d0_0;  alias, 1 drivers
v0x6000015fa760_0 .net "carry_flag", 0 0, L_0x600000cf41c0;  alias, 1 drivers
v0x6000015fa7f0_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015fa880_0 .var "comb_arith_result_i", 8 0;
v0x6000015fa910_0 .var "comb_carry_out_i", 0 0;
v0x6000015fa9a0_0 .var "comb_result_final_i", 7 0;
v0x6000015faa30_0 .var "comp_logic_result_i", 7 0;
v0x6000015faac0_0 .var "latched_result", 7 0;
v0x6000015fab50_0 .net "negative_flag", 0 0, L_0x6000016fe8a0;  alias, 1 drivers
v0x6000015fabe0_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
v0x6000015fac70_0 .net "zero_flag", 0 0, L_0x6000016fe800;  alias, 1 drivers
E_0x6000032dcd80 .event posedge, v0x6000015fa7f0_0;
E_0x6000032dcdc0/0 .event anyedge, v0x6000015fa520_0, v0x6000015fa640_0, v0x6000015fa5b0_0, v0x6000015fa6d0_0;
E_0x6000032dcdc0/1 .event anyedge, v0x6000015fa880_0, v0x6000015faa30_0;
E_0x6000032dcdc0 .event/or E_0x6000032dcdc0/0, E_0x6000032dcdc0/1;
L_0x6000016fe800 .cmp/eq 8, v0x6000015fa9a0_0, L_0x1280883b8;
L_0x6000016fe8a0 .part v0x6000015fa9a0_0, 7, 1;
S_0x126e0d1b0 .scope module, "u_control_unit" "control_unit" 3 467, 3 191 0, S_0x126e07af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /INPUT 3 "flags";
    .port_info 4 /OUTPUT 23 "control_word";
P_0x6000032dce00 .param/l "arch_defs_pkg_OPCODE_WIDTH" 1 3 201, +C4<00000000000000000000000000000100>;
v0x6000015faf40_0 .var "_sv2v_0", 0 0;
v0x6000015fafd0_0 .var "check_jump_condition", 0 0;
v0x6000015fb060_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015fb0f0_0 .var "control_word", 22 0;
v0x6000015fb180_0 .var "current_state", 2 0;
v0x6000015fb210_0 .var "current_step", 3 0;
v0x6000015fb2a0_0 .net "flags", 2 0, v0x6000015f4870_0;  alias, 1 drivers
v0x6000015fb330_0 .var "jump_condition_satisfied", 0 0;
v0x6000015fb3c0 .array "microcode_rom", 127 0, 22 0;
v0x6000015fb450_0 .var "next_state", 2 0;
v0x6000015fb4e0_0 .var "next_step", 3 0;
v0x6000015fb570_0 .net "opcode", 3 0, L_0x6000016fd9a0;  alias, 1 drivers
v0x6000015fb600_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
E_0x6000032dce80/0 .event anyedge, v0x6000015faf40_0, v0x6000015fb180_0, v0x6000015fb210_0, v0x6000015fb570_0;
v0x6000015fb3c0_0 .array/port v0x6000015fb3c0, 0;
v0x6000015fb3c0_1 .array/port v0x6000015fb3c0, 1;
v0x6000015fb3c0_2 .array/port v0x6000015fb3c0, 2;
v0x6000015fb3c0_3 .array/port v0x6000015fb3c0, 3;
E_0x6000032dce80/1 .event anyedge, v0x6000015fb3c0_0, v0x6000015fb3c0_1, v0x6000015fb3c0_2, v0x6000015fb3c0_3;
v0x6000015fb3c0_4 .array/port v0x6000015fb3c0, 4;
v0x6000015fb3c0_5 .array/port v0x6000015fb3c0, 5;
v0x6000015fb3c0_6 .array/port v0x6000015fb3c0, 6;
v0x6000015fb3c0_7 .array/port v0x6000015fb3c0, 7;
E_0x6000032dce80/2 .event anyedge, v0x6000015fb3c0_4, v0x6000015fb3c0_5, v0x6000015fb3c0_6, v0x6000015fb3c0_7;
v0x6000015fb3c0_8 .array/port v0x6000015fb3c0, 8;
v0x6000015fb3c0_9 .array/port v0x6000015fb3c0, 9;
v0x6000015fb3c0_10 .array/port v0x6000015fb3c0, 10;
v0x6000015fb3c0_11 .array/port v0x6000015fb3c0, 11;
E_0x6000032dce80/3 .event anyedge, v0x6000015fb3c0_8, v0x6000015fb3c0_9, v0x6000015fb3c0_10, v0x6000015fb3c0_11;
v0x6000015fb3c0_12 .array/port v0x6000015fb3c0, 12;
v0x6000015fb3c0_13 .array/port v0x6000015fb3c0, 13;
v0x6000015fb3c0_14 .array/port v0x6000015fb3c0, 14;
v0x6000015fb3c0_15 .array/port v0x6000015fb3c0, 15;
E_0x6000032dce80/4 .event anyedge, v0x6000015fb3c0_12, v0x6000015fb3c0_13, v0x6000015fb3c0_14, v0x6000015fb3c0_15;
v0x6000015fb3c0_16 .array/port v0x6000015fb3c0, 16;
v0x6000015fb3c0_17 .array/port v0x6000015fb3c0, 17;
v0x6000015fb3c0_18 .array/port v0x6000015fb3c0, 18;
v0x6000015fb3c0_19 .array/port v0x6000015fb3c0, 19;
E_0x6000032dce80/5 .event anyedge, v0x6000015fb3c0_16, v0x6000015fb3c0_17, v0x6000015fb3c0_18, v0x6000015fb3c0_19;
v0x6000015fb3c0_20 .array/port v0x6000015fb3c0, 20;
v0x6000015fb3c0_21 .array/port v0x6000015fb3c0, 21;
v0x6000015fb3c0_22 .array/port v0x6000015fb3c0, 22;
v0x6000015fb3c0_23 .array/port v0x6000015fb3c0, 23;
E_0x6000032dce80/6 .event anyedge, v0x6000015fb3c0_20, v0x6000015fb3c0_21, v0x6000015fb3c0_22, v0x6000015fb3c0_23;
v0x6000015fb3c0_24 .array/port v0x6000015fb3c0, 24;
v0x6000015fb3c0_25 .array/port v0x6000015fb3c0, 25;
v0x6000015fb3c0_26 .array/port v0x6000015fb3c0, 26;
v0x6000015fb3c0_27 .array/port v0x6000015fb3c0, 27;
E_0x6000032dce80/7 .event anyedge, v0x6000015fb3c0_24, v0x6000015fb3c0_25, v0x6000015fb3c0_26, v0x6000015fb3c0_27;
v0x6000015fb3c0_28 .array/port v0x6000015fb3c0, 28;
v0x6000015fb3c0_29 .array/port v0x6000015fb3c0, 29;
v0x6000015fb3c0_30 .array/port v0x6000015fb3c0, 30;
v0x6000015fb3c0_31 .array/port v0x6000015fb3c0, 31;
E_0x6000032dce80/8 .event anyedge, v0x6000015fb3c0_28, v0x6000015fb3c0_29, v0x6000015fb3c0_30, v0x6000015fb3c0_31;
v0x6000015fb3c0_32 .array/port v0x6000015fb3c0, 32;
v0x6000015fb3c0_33 .array/port v0x6000015fb3c0, 33;
v0x6000015fb3c0_34 .array/port v0x6000015fb3c0, 34;
v0x6000015fb3c0_35 .array/port v0x6000015fb3c0, 35;
E_0x6000032dce80/9 .event anyedge, v0x6000015fb3c0_32, v0x6000015fb3c0_33, v0x6000015fb3c0_34, v0x6000015fb3c0_35;
v0x6000015fb3c0_36 .array/port v0x6000015fb3c0, 36;
v0x6000015fb3c0_37 .array/port v0x6000015fb3c0, 37;
v0x6000015fb3c0_38 .array/port v0x6000015fb3c0, 38;
v0x6000015fb3c0_39 .array/port v0x6000015fb3c0, 39;
E_0x6000032dce80/10 .event anyedge, v0x6000015fb3c0_36, v0x6000015fb3c0_37, v0x6000015fb3c0_38, v0x6000015fb3c0_39;
v0x6000015fb3c0_40 .array/port v0x6000015fb3c0, 40;
v0x6000015fb3c0_41 .array/port v0x6000015fb3c0, 41;
v0x6000015fb3c0_42 .array/port v0x6000015fb3c0, 42;
v0x6000015fb3c0_43 .array/port v0x6000015fb3c0, 43;
E_0x6000032dce80/11 .event anyedge, v0x6000015fb3c0_40, v0x6000015fb3c0_41, v0x6000015fb3c0_42, v0x6000015fb3c0_43;
v0x6000015fb3c0_44 .array/port v0x6000015fb3c0, 44;
v0x6000015fb3c0_45 .array/port v0x6000015fb3c0, 45;
v0x6000015fb3c0_46 .array/port v0x6000015fb3c0, 46;
v0x6000015fb3c0_47 .array/port v0x6000015fb3c0, 47;
E_0x6000032dce80/12 .event anyedge, v0x6000015fb3c0_44, v0x6000015fb3c0_45, v0x6000015fb3c0_46, v0x6000015fb3c0_47;
v0x6000015fb3c0_48 .array/port v0x6000015fb3c0, 48;
v0x6000015fb3c0_49 .array/port v0x6000015fb3c0, 49;
v0x6000015fb3c0_50 .array/port v0x6000015fb3c0, 50;
v0x6000015fb3c0_51 .array/port v0x6000015fb3c0, 51;
E_0x6000032dce80/13 .event anyedge, v0x6000015fb3c0_48, v0x6000015fb3c0_49, v0x6000015fb3c0_50, v0x6000015fb3c0_51;
v0x6000015fb3c0_52 .array/port v0x6000015fb3c0, 52;
v0x6000015fb3c0_53 .array/port v0x6000015fb3c0, 53;
v0x6000015fb3c0_54 .array/port v0x6000015fb3c0, 54;
v0x6000015fb3c0_55 .array/port v0x6000015fb3c0, 55;
E_0x6000032dce80/14 .event anyedge, v0x6000015fb3c0_52, v0x6000015fb3c0_53, v0x6000015fb3c0_54, v0x6000015fb3c0_55;
v0x6000015fb3c0_56 .array/port v0x6000015fb3c0, 56;
v0x6000015fb3c0_57 .array/port v0x6000015fb3c0, 57;
v0x6000015fb3c0_58 .array/port v0x6000015fb3c0, 58;
v0x6000015fb3c0_59 .array/port v0x6000015fb3c0, 59;
E_0x6000032dce80/15 .event anyedge, v0x6000015fb3c0_56, v0x6000015fb3c0_57, v0x6000015fb3c0_58, v0x6000015fb3c0_59;
v0x6000015fb3c0_60 .array/port v0x6000015fb3c0, 60;
v0x6000015fb3c0_61 .array/port v0x6000015fb3c0, 61;
v0x6000015fb3c0_62 .array/port v0x6000015fb3c0, 62;
v0x6000015fb3c0_63 .array/port v0x6000015fb3c0, 63;
E_0x6000032dce80/16 .event anyedge, v0x6000015fb3c0_60, v0x6000015fb3c0_61, v0x6000015fb3c0_62, v0x6000015fb3c0_63;
v0x6000015fb3c0_64 .array/port v0x6000015fb3c0, 64;
v0x6000015fb3c0_65 .array/port v0x6000015fb3c0, 65;
v0x6000015fb3c0_66 .array/port v0x6000015fb3c0, 66;
v0x6000015fb3c0_67 .array/port v0x6000015fb3c0, 67;
E_0x6000032dce80/17 .event anyedge, v0x6000015fb3c0_64, v0x6000015fb3c0_65, v0x6000015fb3c0_66, v0x6000015fb3c0_67;
v0x6000015fb3c0_68 .array/port v0x6000015fb3c0, 68;
v0x6000015fb3c0_69 .array/port v0x6000015fb3c0, 69;
v0x6000015fb3c0_70 .array/port v0x6000015fb3c0, 70;
v0x6000015fb3c0_71 .array/port v0x6000015fb3c0, 71;
E_0x6000032dce80/18 .event anyedge, v0x6000015fb3c0_68, v0x6000015fb3c0_69, v0x6000015fb3c0_70, v0x6000015fb3c0_71;
v0x6000015fb3c0_72 .array/port v0x6000015fb3c0, 72;
v0x6000015fb3c0_73 .array/port v0x6000015fb3c0, 73;
v0x6000015fb3c0_74 .array/port v0x6000015fb3c0, 74;
v0x6000015fb3c0_75 .array/port v0x6000015fb3c0, 75;
E_0x6000032dce80/19 .event anyedge, v0x6000015fb3c0_72, v0x6000015fb3c0_73, v0x6000015fb3c0_74, v0x6000015fb3c0_75;
v0x6000015fb3c0_76 .array/port v0x6000015fb3c0, 76;
v0x6000015fb3c0_77 .array/port v0x6000015fb3c0, 77;
v0x6000015fb3c0_78 .array/port v0x6000015fb3c0, 78;
v0x6000015fb3c0_79 .array/port v0x6000015fb3c0, 79;
E_0x6000032dce80/20 .event anyedge, v0x6000015fb3c0_76, v0x6000015fb3c0_77, v0x6000015fb3c0_78, v0x6000015fb3c0_79;
v0x6000015fb3c0_80 .array/port v0x6000015fb3c0, 80;
v0x6000015fb3c0_81 .array/port v0x6000015fb3c0, 81;
v0x6000015fb3c0_82 .array/port v0x6000015fb3c0, 82;
v0x6000015fb3c0_83 .array/port v0x6000015fb3c0, 83;
E_0x6000032dce80/21 .event anyedge, v0x6000015fb3c0_80, v0x6000015fb3c0_81, v0x6000015fb3c0_82, v0x6000015fb3c0_83;
v0x6000015fb3c0_84 .array/port v0x6000015fb3c0, 84;
v0x6000015fb3c0_85 .array/port v0x6000015fb3c0, 85;
v0x6000015fb3c0_86 .array/port v0x6000015fb3c0, 86;
v0x6000015fb3c0_87 .array/port v0x6000015fb3c0, 87;
E_0x6000032dce80/22 .event anyedge, v0x6000015fb3c0_84, v0x6000015fb3c0_85, v0x6000015fb3c0_86, v0x6000015fb3c0_87;
v0x6000015fb3c0_88 .array/port v0x6000015fb3c0, 88;
v0x6000015fb3c0_89 .array/port v0x6000015fb3c0, 89;
v0x6000015fb3c0_90 .array/port v0x6000015fb3c0, 90;
v0x6000015fb3c0_91 .array/port v0x6000015fb3c0, 91;
E_0x6000032dce80/23 .event anyedge, v0x6000015fb3c0_88, v0x6000015fb3c0_89, v0x6000015fb3c0_90, v0x6000015fb3c0_91;
v0x6000015fb3c0_92 .array/port v0x6000015fb3c0, 92;
v0x6000015fb3c0_93 .array/port v0x6000015fb3c0, 93;
v0x6000015fb3c0_94 .array/port v0x6000015fb3c0, 94;
v0x6000015fb3c0_95 .array/port v0x6000015fb3c0, 95;
E_0x6000032dce80/24 .event anyedge, v0x6000015fb3c0_92, v0x6000015fb3c0_93, v0x6000015fb3c0_94, v0x6000015fb3c0_95;
v0x6000015fb3c0_96 .array/port v0x6000015fb3c0, 96;
v0x6000015fb3c0_97 .array/port v0x6000015fb3c0, 97;
v0x6000015fb3c0_98 .array/port v0x6000015fb3c0, 98;
v0x6000015fb3c0_99 .array/port v0x6000015fb3c0, 99;
E_0x6000032dce80/25 .event anyedge, v0x6000015fb3c0_96, v0x6000015fb3c0_97, v0x6000015fb3c0_98, v0x6000015fb3c0_99;
v0x6000015fb3c0_100 .array/port v0x6000015fb3c0, 100;
v0x6000015fb3c0_101 .array/port v0x6000015fb3c0, 101;
v0x6000015fb3c0_102 .array/port v0x6000015fb3c0, 102;
v0x6000015fb3c0_103 .array/port v0x6000015fb3c0, 103;
E_0x6000032dce80/26 .event anyedge, v0x6000015fb3c0_100, v0x6000015fb3c0_101, v0x6000015fb3c0_102, v0x6000015fb3c0_103;
v0x6000015fb3c0_104 .array/port v0x6000015fb3c0, 104;
v0x6000015fb3c0_105 .array/port v0x6000015fb3c0, 105;
v0x6000015fb3c0_106 .array/port v0x6000015fb3c0, 106;
v0x6000015fb3c0_107 .array/port v0x6000015fb3c0, 107;
E_0x6000032dce80/27 .event anyedge, v0x6000015fb3c0_104, v0x6000015fb3c0_105, v0x6000015fb3c0_106, v0x6000015fb3c0_107;
v0x6000015fb3c0_108 .array/port v0x6000015fb3c0, 108;
v0x6000015fb3c0_109 .array/port v0x6000015fb3c0, 109;
v0x6000015fb3c0_110 .array/port v0x6000015fb3c0, 110;
v0x6000015fb3c0_111 .array/port v0x6000015fb3c0, 111;
E_0x6000032dce80/28 .event anyedge, v0x6000015fb3c0_108, v0x6000015fb3c0_109, v0x6000015fb3c0_110, v0x6000015fb3c0_111;
v0x6000015fb3c0_112 .array/port v0x6000015fb3c0, 112;
v0x6000015fb3c0_113 .array/port v0x6000015fb3c0, 113;
v0x6000015fb3c0_114 .array/port v0x6000015fb3c0, 114;
v0x6000015fb3c0_115 .array/port v0x6000015fb3c0, 115;
E_0x6000032dce80/29 .event anyedge, v0x6000015fb3c0_112, v0x6000015fb3c0_113, v0x6000015fb3c0_114, v0x6000015fb3c0_115;
v0x6000015fb3c0_116 .array/port v0x6000015fb3c0, 116;
v0x6000015fb3c0_117 .array/port v0x6000015fb3c0, 117;
v0x6000015fb3c0_118 .array/port v0x6000015fb3c0, 118;
v0x6000015fb3c0_119 .array/port v0x6000015fb3c0, 119;
E_0x6000032dce80/30 .event anyedge, v0x6000015fb3c0_116, v0x6000015fb3c0_117, v0x6000015fb3c0_118, v0x6000015fb3c0_119;
v0x6000015fb3c0_120 .array/port v0x6000015fb3c0, 120;
v0x6000015fb3c0_121 .array/port v0x6000015fb3c0, 121;
v0x6000015fb3c0_122 .array/port v0x6000015fb3c0, 122;
v0x6000015fb3c0_123 .array/port v0x6000015fb3c0, 123;
E_0x6000032dce80/31 .event anyedge, v0x6000015fb3c0_120, v0x6000015fb3c0_121, v0x6000015fb3c0_122, v0x6000015fb3c0_123;
v0x6000015fb3c0_124 .array/port v0x6000015fb3c0, 124;
v0x6000015fb3c0_125 .array/port v0x6000015fb3c0, 125;
v0x6000015fb3c0_126 .array/port v0x6000015fb3c0, 126;
v0x6000015fb3c0_127 .array/port v0x6000015fb3c0, 127;
E_0x6000032dce80/32 .event anyedge, v0x6000015fb3c0_124, v0x6000015fb3c0_125, v0x6000015fb3c0_126, v0x6000015fb3c0_127;
E_0x6000032dce80/33 .event anyedge, v0x6000015fb0f0_0, v0x6000015fb2a0_0, v0x6000015fafd0_0, v0x6000015fb330_0;
E_0x6000032dce80 .event/or E_0x6000032dce80/0, E_0x6000032dce80/1, E_0x6000032dce80/2, E_0x6000032dce80/3, E_0x6000032dce80/4, E_0x6000032dce80/5, E_0x6000032dce80/6, E_0x6000032dce80/7, E_0x6000032dce80/8, E_0x6000032dce80/9, E_0x6000032dce80/10, E_0x6000032dce80/11, E_0x6000032dce80/12, E_0x6000032dce80/13, E_0x6000032dce80/14, E_0x6000032dce80/15, E_0x6000032dce80/16, E_0x6000032dce80/17, E_0x6000032dce80/18, E_0x6000032dce80/19, E_0x6000032dce80/20, E_0x6000032dce80/21, E_0x6000032dce80/22, E_0x6000032dce80/23, E_0x6000032dce80/24, E_0x6000032dce80/25, E_0x6000032dce80/26, E_0x6000032dce80/27, E_0x6000032dce80/28, E_0x6000032dce80/29, E_0x6000032dce80/30, E_0x6000032dce80/31, E_0x6000032dce80/32, E_0x6000032dce80/33;
S_0x126e0e0e0 .scope begin, "sv2v_autoblock_1" "sv2v_autoblock_1" 3 281, 3 281 0, S_0x126e0d1b0;
 .timescale -9 -12;
v0x6000015fad90_0 .var/s "i", 31 0;
S_0x126e0e250 .scope begin, "sv2v_autoblock_2" "sv2v_autoblock_2" 3 284, 3 284 0, S_0x126e0e0e0;
 .timescale -9 -12;
v0x6000015fad00_0 .var/s "s", 31 0;
S_0x126e08be0 .scope autofunction.vec4.s4, "sv2v_cast_953D0" "sv2v_cast_953D0" 3 276, 3 276 0, S_0x126e0d1b0;
 .timescale -9 -12;
v0x6000015fae20_0 .var "inp", 3 0;
; Variable sv2v_cast_953D0 is vec4 return value of scope S_0x126e08be0
TD_top.u_cpu.u_control_unit.sv2v_cast_953D0 ;
    %load/vec4 v0x6000015fae20_0;
    %ret/vec4 0, 0, 4;  Assign to sv2v_cast_953D0 (store_vec4_to_lval)
    %end;
S_0x126e08d50 .scope module, "u_program_counter" "program_counter" 3 405, 3 84 0, S_0x126e07af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 4 "counter_in";
    .port_info 5 /OUTPUT 4 "counter_out";
P_0x6000032dcec0 .param/l "arch_defs_pkg_ADDR_WIDTH" 1 3 96, +C4<00000000000000000000000000000100>;
v0x6000015fb720_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015fb7b0_0 .net "counter_in", 3 0, L_0x6000016fc3c0;  1 drivers
v0x6000015fb840_0 .var "counter_out", 3 0;
v0x6000015fb8d0_0 .net "enable", 0 0, L_0x6000016fe580;  alias, 1 drivers
v0x6000015fb960_0 .net "load", 0 0, L_0x6000016fdfe0;  alias, 1 drivers
v0x6000015fb9f0_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
S_0x126e27440 .scope module, "u_ram" "ram" 3 505, 3 107 0, S_0x126e07af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x6000012f4300 .param/l "arch_defs_pkg_ADDR_WIDTH" 1 3 116, +C4<00000000000000000000000000000100>;
P_0x6000012f4340 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 118, +C4<00000000000000000000000000001000>;
P_0x6000012f4380 .param/l "arch_defs_pkg_RAM_DEPTH" 1 3 121, +C4<00000000000000000000000000010000>;
v0x6000015fbb10_0 .net "address", 3 0, L_0x6000016fe940;  1 drivers
v0x6000015fbba0_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015fbc30_0 .net "data_in", 7 0, L_0x6000016fc640;  alias, 1 drivers
v0x6000015fbcc0_0 .net "data_out", 7 0, v0x6000015fbd50_0;  alias, 1 drivers
v0x6000015fbd50_0 .var "data_out_i", 7 0;
v0x6000015fbde0 .array "mem", 15 0, 7 0;
v0x6000015fbe70_0 .net "we", 0 0, L_0x6000016fe120;  alias, 1 drivers
S_0x126e275b0 .scope task, "dump" "dump" 3 130, 3 130 0, S_0x126e27440;
 .timescale -9 -12;
v0x6000015fba80_0 .var/i "j", 31 0;
TD_top.u_cpu.u_ram.dump ;
    %vpi_call/w 3 133 "$display", "--- RAM Content Dump ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015fba80_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x6000015fba80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %vpi_call/w 3 135 "$display", "RAM[%0d] = %02h", v0x6000015fba80_0, &A<v0x6000015fbde0, v0x6000015fba80_0 > {0 0 0};
    %load/vec4 v0x6000015fba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015fba80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call/w 3 136 "$display", "--- End RAM Dump ---" {0 0 0};
    %end;
S_0x126e25120 .scope module, "u_register_A" "register_nbit" 3 421, 3 171 0, S_0x126e07af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "latched_data";
P_0x6000009faa00 .param/l "N" 0 3 179, +C4<00000000000000000000000000001000>;
P_0x6000009faa40 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 178, +C4<00000000000000000000000000001000>;
v0x6000015fbf00_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015fdcb0_0 .net "data_in", 7 0, L_0x6000016fc640;  alias, 1 drivers
v0x6000015f4000_0 .var "latched_data", 7 0;
v0x6000015f4090_0 .net "load", 0 0, L_0x6000016fde00;  alias, 1 drivers
v0x6000015f4120_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
S_0x126e25290 .scope module, "u_register_B" "register_nbit" 3 428, 3 171 0, S_0x126e07af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "latched_data";
P_0x6000009fab80 .param/l "N" 0 3 179, +C4<00000000000000000000000000001000>;
P_0x6000009fabc0 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 178, +C4<00000000000000000000000000001000>;
v0x6000015f41b0_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015f4240_0 .net "data_in", 7 0, L_0x6000016fc640;  alias, 1 drivers
v0x6000015f42d0_0 .var "latched_data", 7 0;
v0x6000015f4360_0 .net "load", 0 0, L_0x6000016fdea0;  alias, 1 drivers
v0x6000015f43f0_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
S_0x126e2a7f0 .scope module, "u_register_OUT" "register_nbit" 3 413, 3 171 0, S_0x126e07af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "latched_data";
P_0x6000009fad00 .param/l "N" 0 3 179, +C4<00000000000000000000000000001000>;
P_0x6000009fad40 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 178, +C4<00000000000000000000000000001000>;
v0x6000015f4480_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015f4510_0 .net "data_in", 7 0, L_0x6000016fc640;  alias, 1 drivers
v0x6000015f45a0_0 .var "latched_data", 7 0;
v0x6000015f4630_0 .net "load", 0 0, L_0x6000016fdd60;  alias, 1 drivers
v0x6000015f46c0_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
S_0x126e2a960 .scope module, "u_register_flags" "register_nbit" 3 455, 3 171 0, S_0x126e07af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 3 "data_in";
    .port_info 4 /OUTPUT 3 "latched_data";
P_0x6000009fae80 .param/l "N" 0 3 179, +C4<00000000000000000000000000000011>;
P_0x6000009faec0 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 178, +C4<00000000000000000000000000001000>;
v0x6000015f4750_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015f47e0_0 .net "data_in", 2 0, L_0x6000016fdae0;  1 drivers
v0x6000015f4870_0 .var "latched_data", 2 0;
v0x6000015f4900_0 .net "load", 0 0, L_0x6000016fe6c0;  alias, 1 drivers
v0x6000015f4990_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
S_0x126e2aad0 .scope module, "u_register_instr" "register_instruction" 3 442, 3 141 0, S_0x126e07af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 4 "opcode";
    .port_info 5 /OUTPUT 4 "operand";
P_0x6000012f4480 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 152, +C4<00000000000000000000000000001000>;
P_0x6000012f44c0 .param/l "arch_defs_pkg_OPCODE_WIDTH" 1 3 154, +C4<00000000000000000000000000000100>;
P_0x6000012f4500 .param/l "arch_defs_pkg_OPERAND_WIDTH" 1 3 156, +C4<00000000000000000000000000000100>;
v0x6000015f4bd0_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015f4c60_0 .net "data_in", 7 0, L_0x6000016fc640;  alias, 1 drivers
v0x6000015f4cf0_0 .var "instruction", 7 0;
v0x6000015f4d80_0 .net "load", 0 0, L_0x6000016fdf40;  alias, 1 drivers
v0x6000015f4e10_0 .net "opcode", 3 0, L_0x6000016fd9a0;  alias, 1 drivers
v0x6000015f4ea0_0 .net "operand", 3 0, L_0x6000016fda40;  alias, 1 drivers
v0x6000015f4f30_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
L_0x6000016fd9a0 .part v0x6000015f4cf0_0, 4, 4;
L_0x6000016fda40 .part v0x6000015f4cf0_0, 0, 4;
S_0x126e2ac40 .scope autofunction.vec4.s8, "sv2v_cast_A6704" "sv2v_cast_A6704" 3 159, 3 159 0, S_0x126e2aad0;
 .timescale -9 -12;
v0x6000015f4ab0_0 .var "inp", 7 0;
; Variable sv2v_cast_A6704 is vec4 return value of scope S_0x126e2ac40
TD_top.u_cpu.u_register_instr.sv2v_cast_A6704 ;
    %load/vec4 v0x6000015f4ab0_0;
    %ret/vec4 0, 0, 8;  Assign to sv2v_cast_A6704 (store_vec4_to_lval)
    %end;
S_0x126e2adb0 .scope module, "u_register_memory_address" "register_nbit" 3 435, 3 171 0, S_0x126e07af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 4 "data_in";
    .port_info 4 /OUTPUT 4 "latched_data";
P_0x6000009faf80 .param/l "N" 0 3 179, +C4<00000000000000000000000000000100>;
P_0x6000009fafc0 .param/l "arch_defs_pkg_DATA_WIDTH" 1 3 178, +C4<00000000000000000000000000001000>;
v0x6000015f4fc0_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015f5050_0 .net "data_in", 3 0, L_0x6000016fd860;  1 drivers
v0x6000015f50e0_0 .var "latched_data", 3 0;
v0x6000015f5170_0 .net "load", 0 0, L_0x6000016fe080;  alias, 1 drivers
v0x6000015f5200_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
S_0x126e27dd0 .scope module, "u_display" "seg7_display" 5 52, 6 1 0, S_0x126e06290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "number";
    .port_info 3 /OUTPUT 7 "seg7";
    .port_info 4 /OUTPUT 4 "select";
v0x6000015f7e70_0 .net "clk", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015f7f00_0 .var "hundreds", 3 0;
v0x6000015f0000_0 .var "mux_counter", 1 0;
v0x6000015f0090_0 .net "number", 7 0, L_0x600000cf4150;  alias, 1 drivers
v0x6000015f0120_0 .var "ones", 3 0;
v0x6000015f01b0_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
v0x6000015f0240_0 .var "seg7", 6 0;
v0x6000015f02d0_0 .net "seg_hundreds", 6 0, v0x6000015f7ba0_0;  1 drivers
v0x6000015f0360_0 .net "seg_ones", 6 0, v0x6000015f7cc0_0;  1 drivers
v0x6000015f03f0_0 .net "seg_tens", 6 0, v0x6000015f7de0_0;  1 drivers
v0x6000015f0480_0 .var "select", 3 0;
v0x6000015f0510_0 .net "slow_clk", 0 0, v0x6000015f7960_0;  1 drivers
v0x6000015f05a0_0 .var "tens", 3 0;
E_0x6000032dd640 .event anyedge, v0x6000015f0000_0, v0x6000015f7cc0_0, v0x6000015f7de0_0, v0x6000015f7ba0_0;
E_0x6000032dd680 .event posedge, v0x6000015fabe0_0, v0x6000015f7960_0;
E_0x6000032dd6c0 .event anyedge, v0x6000015f7600_0, v0x6000015f7b10_0, v0x6000015f7d50_0;
S_0x126e27f40 .scope module, "clk_div" "clock_divider" 6 31, 3 1 0, S_0x126e27dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0x6000032dd700 .param/l "DIV_FACTOR" 0 3 6, +C4<00000000000000001100001101010000>;
v0x6000015f78d0_0 .net "clk_in", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015f7960_0 .var "clk_out", 0 0;
v0x6000015f79f0_0 .var "counter", 32 0;
v0x6000015f7a80_0 .net "reset", 0 0, L_0x600000cf4bd0;  alias, 1 drivers
S_0x126e280b0 .scope module, "u_hundreds" "digit_to_7seg" 6 23, 7 1 0, S_0x126e27dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg7";
v0x6000015f7b10_0 .net "digit", 3 0, v0x6000015f7f00_0;  1 drivers
v0x6000015f7ba0_0 .var "seg7", 6 0;
E_0x6000032dd780 .event anyedge, v0x6000015f7b10_0;
S_0x126e28220 .scope module, "u_ones" "digit_to_7seg" 6 13, 7 1 0, S_0x126e27dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg7";
v0x6000015f7c30_0 .net "digit", 3 0, v0x6000015f0120_0;  1 drivers
v0x6000015f7cc0_0 .var "seg7", 6 0;
E_0x6000032dd7c0 .event anyedge, v0x6000015f7c30_0;
S_0x126e28390 .scope module, "u_tens" "digit_to_7seg" 6 18, 7 1 0, S_0x126e27dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg7";
v0x6000015f7d50_0 .net "digit", 3 0, v0x6000015f05a0_0;  1 drivers
v0x6000015f7de0_0 .var "seg7", 6 0;
E_0x6000032dd800 .event anyedge, v0x6000015f7d50_0;
S_0x126e28500 .scope module, "u_pll" "pll" 5 14, 8 13 0, S_0x126e06290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in";
    .port_info 1 /OUTPUT 1 "clock_out";
    .port_info 2 /OUTPUT 1 "locked";
v0x6000015f0900_0 .net "clock_in", 0 0, o0x128054510;  alias, 0 drivers
v0x6000015f0990_0 .net "clock_out", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015f0a20_0 .net "locked", 0 0, L_0x128088058;  alias, 1 drivers
S_0x126e28670 .scope module, "uut" "SB_PLL40_CORE" 8 25, 8 36 0, S_0x126e28500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESETB";
    .port_info 1 /INPUT 1 "BYPASS";
    .port_info 2 /INPUT 1 "REFERENCECLK";
    .port_info 3 /OUTPUT 1 "PLLOUTCORE";
    .port_info 4 /OUTPUT 1 "LOCK";
P_0x126e287e0 .param/l "DIVF" 0 8 38, C4<0011111>;
P_0x126e28820 .param/l "DIVQ" 0 8 39, C4<101>;
P_0x126e28860 .param/l "DIVR" 0 8 37, C4<0100>;
P_0x126e288a0 .param/str "FEEDBACK_PATH" 0 8 41, "SIMPLE";
P_0x126e288e0 .param/l "FILTER_RANGE" 0 8 40, C4<010>;
L_0x600000cf4700 .functor BUFZ 1, o0x128054510, C4<0>, C4<0>, C4<0>;
L_0x1280880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015f0630_0 .net "BYPASS", 0 0, L_0x1280880e8;  1 drivers
v0x6000015f06c0_0 .net "LOCK", 0 0, L_0x128088058;  alias, 1 drivers
v0x6000015f0750_0 .net "PLLOUTCORE", 0 0, L_0x600000cf4700;  alias, 1 drivers
v0x6000015f07e0_0 .net "REFERENCECLK", 0 0, o0x128054510;  alias, 0 drivers
L_0x1280880a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000015f0870_0 .net "RESETB", 0 0, L_0x1280880a0;  1 drivers
    .scope S_0x126e0a200;
T_6 ;
    %wait E_0x6000032dca40;
    %load/vec4 v0x6000015f90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
T_6.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000015f9440_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f95f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f94d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f9560_0, 0, 8;
    %load/vec4 v0x6000015f9200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000015f9170_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000015f9290_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x6000015f9440_0, 0, 9;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000015f9170_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000015f9290_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 9;
    %store/vec4 v0x6000015f9440_0, 0, 9;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x6000015f9170_0;
    %load/vec4 v0x6000015f9290_0;
    %and;
    %store/vec4 v0x6000015f95f0_0, 0, 8;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x6000015f9170_0;
    %load/vec4 v0x6000015f9290_0;
    %or;
    %store/vec4 v0x6000015f95f0_0, 0, 8;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v0x6000015f9200_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000015f9200_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0x6000015f9440_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x6000015f94d0_0, 0, 1;
    %load/vec4 v0x6000015f9440_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x6000015f9560_0, 0, 8;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f94d0_0, 0, 1;
    %load/vec4 v0x6000015f95f0_0;
    %store/vec4 v0x6000015f9560_0, 0, 8;
T_6.9 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x126e0a200;
T_7 ;
    %wait E_0x6000032dc940;
    %load/vec4 v0x6000015f97a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015f9680_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000015f9560_0;
    %assign/vec4 v0x6000015f9680_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x126e0a200;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f90e0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x126e25bd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f98c0_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6000015f98c0_0;
    %inv;
    %store/vec4 v0x6000015f98c0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x126e25bd0;
T_10 ;
    %vpi_call/w 3 622 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 623 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x126e25bd0 {0 0 0};
    %vpi_call/w 3 624 "$display", "--- ALU Testbench Start ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f9b90_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x6000015f9c20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x6000015f9d40_0, 0, 8;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x6000015f9cb0_0, 0, 2;
    %wait E_0x6000032dc940;
    %delay 1000, 0;
    %load/vec4 v0x6000015f99e0_0;
    %pad/u 32;
    %store/vec4 v0x6000015f8ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015f8f30_0, 0, 32;
    %pushi/str "Reset - Result";
    %store/str v0x6000015f8fc0_0;
    %fork TD_alu_tb.test_utils_pkg_pretty_print_assert_vec, S_0x126e0a090;
    %join;
    %vpi_call/w 3 634 "$display", "Reset Applied" {0 0 0};
    %wait E_0x6000032dc980;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f9b90_0, 0, 1;
    %vpi_call/w 3 638 "$display", "Reset Released" {0 0 0};
    %vpi_call/w 3 639 "$display", "----------------------------------------" {0 0 0};
    %wait E_0x6000032dc940;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "ADD";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "ADD: 5 + 3";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "ADD";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "ADD: 0 + 0";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "ADD";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "ADD: 255 + 1";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "ADD";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "ADD: 128 + 1";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "ADD";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "ADD: 127 + 1";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "ADD";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 224, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "ADD: 240 + 240";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "SUB";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "SUB: 8 - 3";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "SUB";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "SUB: 5 - 5";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "SUB";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "SUB: 3 - 5";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "SUB";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "SUB: 0 - 1";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "SUB";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "SUB: -128 - 1";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "AND";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "AND: 55 & AA";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "AND";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "AND: CD & FF";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "AND";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "AND: CD & 0F";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "AND";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "AND: F0 & 0F";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "OR";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "OR: 55 | AA";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "OR";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "OR: CD | 00";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "OR";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "OR: 0F | 00";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x6000015f8900_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x6000015f8ab0_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000015f8d80_0, 0, 2;
    %pushi/str "OR";
    %store/str v0x6000015f8e10_0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000015f8c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015f8bd0_0, 0, 1;
    %pushi/str "OR: F0 | 0F";
    %store/str v0x6000015f8990_0;
    %fork TD_alu_tb.apply_and_check, S_0x126e06400;
    %join;
    %vpi_call/w 3 663 "$display", "--- ALU Testbench Complete ---" {0 0 0};
    %wait E_0x6000032dc940;
    %vpi_call/w 3 666 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x126e25f00;
T_11 ;
    %wait E_0x6000032dca80;
    %load/vec4 v0x6000015fa1c0_0;
    %assign/vec4 v0x6000015fa250_0, 0;
    %load/vec4 v0x6000015fa250_0;
    %assign/vec4 v0x6000015fa2e0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x126e25f00;
T_12 ;
    %wait E_0x6000032dca80;
    %load/vec4 v0x6000015fa2e0_0;
    %load/vec4 v0x6000015fa130_0;
    %cmp/ne;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x6000015fa0a0_0;
    %pad/u 32;
    %cmpi/u 50000, 0, 32;
    %jmp/0xz  T_12.2, 5;
    %load/vec4 v0x6000015fa0a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000015fa0a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x6000015fa2e0_0;
    %assign/vec4 v0x6000015fa130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015fa0a0_0, 0;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015fa0a0_0, 0;
T_12.1 ;
    %load/vec4 v0x6000015fa130_0;
    %assign/vec4 v0x6000015f9ef0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x126e25f00;
T_13 ;
    %wait E_0x6000032dca80;
    %load/vec4 v0x6000015f9ef0_0;
    %assign/vec4 v0x6000015fa010_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x126e08d50;
T_14 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015fb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000015fb840_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000015fb960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000015fb7b0_0;
    %assign/vec4 v0x6000015fb840_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x6000015fb8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000015fb840_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000015fb840_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x126e2a7f0;
T_15 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015f46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015f45a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000015f4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000015f4510_0;
    %assign/vec4 v0x6000015f45a0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x126e25120;
T_16 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015f4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015f4000_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000015f4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000015fdcb0_0;
    %assign/vec4 v0x6000015f4000_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x126e25290;
T_17 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015f43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015f42d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000015f4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000015f4240_0;
    %assign/vec4 v0x6000015f42d0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x126e2adb0;
T_18 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015f5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000015f50e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000015f5170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000015f5050_0;
    %assign/vec4 v0x6000015f50e0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x126e2aad0;
T_19 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015f4f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015f4cf0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000015f4d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %alloc S_0x126e2ac40;
    %load/vec4 v0x6000015f4c60_0;
    %store/vec4 v0x6000015f4ab0_0, 0, 8;
    %callf/vec4 TD_top.u_cpu.u_register_instr.sv2v_cast_A6704, S_0x126e2ac40;
    %free S_0x126e2ac40;
    %assign/vec4 v0x6000015f4cf0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x126e2a960;
T_20 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015f4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015f4870_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000015f4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000015f47e0_0;
    %assign/vec4 v0x6000015f4870_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x126e0d1b0;
T_21 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000015fb180_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015fafd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015fb330_0, 0, 1;
    %end;
    .thread T_21, $init;
    .scope S_0x126e0d1b0;
T_22 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015fb600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015fb180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000015fb210_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000015fb450_0;
    %assign/vec4 v0x6000015fb180_0, 0;
    %load/vec4 v0x6000015fb4e0_0;
    %assign/vec4 v0x6000015fb210_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x126e0d1b0;
T_23 ;
    %wait E_0x6000032dce80;
    %load/vec4 v0x6000015faf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
T_23.0 ;
    %load/vec4 v0x6000015fb180_0;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %load/vec4 v0x6000015fb210_0;
    %store/vec4 v0x6000015fb4e0_0, 0, 4;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000015fb0f0_0, 0, 23;
    %load/vec4 v0x6000015fb180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000015fb0f0_0, 0, 23;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %jmp T_23.11;
T_23.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %jmp T_23.11;
T_23.3 ;
    %pushi/vec4 262144, 0, 23;
    %store/vec4 v0x6000015fb0f0_0, 0, 23;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %jmp T_23.11;
T_23.4 ;
    %pushi/vec4 294912, 0, 23;
    %store/vec4 v0x6000015fb0f0_0, 0, 23;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %jmp T_23.11;
T_23.5 ;
    %pushi/vec4 8192, 0, 23;
    %store/vec4 v0x6000015fb0f0_0, 0, 23;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %jmp T_23.11;
T_23.6 ;
    %pushi/vec4 1187840, 0, 23;
    %store/vec4 v0x6000015fb0f0_0, 0, 23;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %jmp T_23.11;
T_23.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %jmp T_23.11;
T_23.8 ;
    %load/vec4 v0x6000015fb570_0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %load/vec4 v0x6000015fb210_0;
    %pad/u 5;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000015fb3c0, 4;
    %store/vec4 v0x6000015fb0f0_0, 0, 23;
    %load/vec4 v0x6000015fb0f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/1 T_23.13, 8;
    %load/vec4 v0x6000015fb0f0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.13;
    %flag_get/vec4 8;
    %jmp/1 T_23.12, 8;
    %load/vec4 v0x6000015fb0f0_0;
    %parti/s 1, 5, 4;
    %or;
T_23.12;
    %store/vec4 v0x6000015fafd0_0, 0, 1;
    %load/vec4 v0x6000015fb0f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.16, 9;
    %load/vec4 v0x6000015fb2a0_0;
    %parti/s 1, 0, 2;
    %and;
T_23.16;
    %flag_set/vec4 8;
    %jmp/1 T_23.15, 8;
    %load/vec4 v0x6000015fb0f0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.17, 10;
    %load/vec4 v0x6000015fb2a0_0;
    %parti/s 1, 1, 2;
    %and;
T_23.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.15;
    %flag_get/vec4 8;
    %jmp/1 T_23.14, 8;
    %load/vec4 v0x6000015fb0f0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.18, 8;
    %load/vec4 v0x6000015fb2a0_0;
    %parti/s 1, 2, 3;
    %and;
T_23.18;
    %or;
T_23.14;
    %store/vec4 v0x6000015fb330_0, 0, 1;
    %load/vec4 v0x6000015fb0f0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.19, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000015fb4e0_0, 0, 4;
    %jmp T_23.20;
T_23.19 ;
    %load/vec4 v0x6000015fafd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.23, 9;
    %load/vec4 v0x6000015fb330_0;
    %nor/r;
    %and;
T_23.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015fb0f0_0, 4, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000015fb4e0_0, 0, 4;
    %jmp T_23.22;
T_23.21 ;
    %load/vec4 v0x6000015fb0f0_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000015fb4e0_0, 0, 4;
    %jmp T_23.25;
T_23.24 ;
    %load/vec4 v0x6000015fb210_0;
    %addi 1, 0, 4;
    %store/vec4 v0x6000015fb4e0_0, 0, 4;
T_23.25 ;
T_23.22 ;
T_23.20 ;
    %jmp T_23.11;
T_23.9 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000015fb0f0_0, 0, 23;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000015fb450_0, 0, 3;
    %jmp T_23.11;
T_23.11 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x126e0d1b0;
T_24 ;
    %fork t_1, S_0x126e0e0e0;
    %jmp t_0;
    .scope S_0x126e0e0e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015fad90_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x6000015fad90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.1, 5;
    %fork t_3, S_0x126e0e250;
    %jmp t_2;
    .scope S_0x126e0e250;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015fad00_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000015fad00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x6000015fad90_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000015fad00_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %load/vec4 v0x6000015fad00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015fad00_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x126e0e0e0;
t_2 %join;
    %load/vec4 v0x6000015fad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015fad90_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .scope S_0x126e0d1b0;
t_0 %join;
    %pushi/vec4 2097152, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2106128, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2106116, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 1536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 3584, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 5632, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8196, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 7680, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 4, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2098192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 5, 0, 4;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2113544, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2163472, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2686976, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2687040, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2687104, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2687008, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 65536, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 98304, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8192, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2105345, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 8, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 2097161, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 0, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %pushi/vec4 6291456, 0, 23;
    %alloc S_0x126e08be0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000015fae20_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.u_control_unit.sv2v_cast_953D0, S_0x126e08be0;
    %free S_0x126e08be0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000015fb3c0, 4, 0;
    %end;
    .thread T_24;
    .scope S_0x126e0d1b0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015faf40_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x126e0d040;
T_26 ;
    %wait E_0x6000032dcdc0;
    %load/vec4 v0x6000015fa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
T_26.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000015fa880_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015faa30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015fa910_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000015fa9a0_0, 0, 8;
    %load/vec4 v0x6000015fa640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.7;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000015fa5b0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000015fa6d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x6000015fa880_0, 0, 9;
    %jmp T_26.7;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000015fa5b0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000015fa6d0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 9;
    %store/vec4 v0x6000015fa880_0, 0, 9;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x6000015fa5b0_0;
    %load/vec4 v0x6000015fa6d0_0;
    %and;
    %store/vec4 v0x6000015faa30_0, 0, 8;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x6000015fa5b0_0;
    %load/vec4 v0x6000015fa6d0_0;
    %or;
    %store/vec4 v0x6000015faa30_0, 0, 8;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %load/vec4 v0x6000015fa640_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_26.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000015fa640_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_26.10;
    %jmp/0xz  T_26.8, 4;
    %load/vec4 v0x6000015fa880_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x6000015fa910_0, 0, 1;
    %load/vec4 v0x6000015fa880_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x6000015fa9a0_0, 0, 8;
    %jmp T_26.9;
T_26.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015fa910_0, 0, 1;
    %load/vec4 v0x6000015faa30_0;
    %store/vec4 v0x6000015fa9a0_0, 0, 8;
T_26.9 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x126e0d040;
T_27 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015fabe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015faac0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000015fa9a0_0;
    %assign/vec4 v0x6000015faac0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x126e0d040;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015fa520_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x126e27440;
T_29 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015fbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x6000015fbc30_0;
    %load/vec4 v0x6000015fbb10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015fbde0, 0, 4;
T_29.0 ;
    %load/vec4 v0x6000015fbb10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000015fbde0, 4;
    %assign/vec4 v0x6000015fbd50_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x126e27440;
T_30 ;
    %vpi_call/w 3 139 "$readmemh", "../fixture/default_program_synth.hex", v0x6000015fbde0 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x126e07af0;
T_31 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x6000015f6370_0, 0, 23;
    %end;
    .thread T_31, $init;
    .scope S_0x126e07af0;
T_32 ;
    %wait E_0x6000032dccc0;
    %load/vec4 v0x6000015f7840_0;
    %store/vec4 v0x6000015f6370_0, 0, 23;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x126e07af0;
T_33 ;
    %wait E_0x6000032dcc80;
    %load/vec4 v0x6000015f5f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f6c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f6be0_0, 0, 1;
    %load/vec4 v0x6000015f7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x6000015f74e0_0;
    %dup/vec4;
    %alloc S_0x126e07c60;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000015fa370_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.sv2v_cast_953D0, S_0x126e07c60;
    %free S_0x126e07c60;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %alloc S_0x126e07c60;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000015fa370_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.sv2v_cast_953D0, S_0x126e07c60;
    %free S_0x126e07c60;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %alloc S_0x126e07c60;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000015fa370_0, 0, 4;
    %callf/vec4 TD_top.u_cpu.sv2v_cast_953D0, S_0x126e07c60;
    %free S_0x126e07c60;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f6c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f6be0_0, 0, 1;
    %jmp T_33.8;
T_33.4 ;
    %load/vec4 v0x6000015f7570_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000015f6c70_0, 0, 1;
    %load/vec4 v0x6000015f7570_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x6000015f6be0_0, 0, 1;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v0x6000015f6250_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000015f6c70_0, 0, 1;
    %load/vec4 v0x6000015f6250_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x6000015f6be0_0, 0, 1;
    %jmp T_33.8;
T_33.6 ;
    %load/vec4 v0x6000015f6250_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000015f6c70_0, 0, 1;
    %load/vec4 v0x6000015f6250_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x6000015f6be0_0, 0, 1;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
T_33.2 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x126e07af0;
T_34 ;
    %wait E_0x6000032dcc00;
    %load/vec4 v0x6000015f5f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
T_34.0 ;
    %load/vec4 v0x6000015f6760_0;
    %store/vec4 v0x6000015f53b0_0, 0, 1;
    %load/vec4 v0x6000015f66d0_0;
    %store/vec4 v0x6000015f5320_0, 0, 1;
    %load/vec4 v0x6000015f6640_0;
    %store/vec4 v0x6000015f5290_0, 0, 1;
    %load/vec4 v0x6000015f7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x6000015f6c70_0;
    %store/vec4 v0x6000015f53b0_0, 0, 1;
    %load/vec4 v0x6000015f6be0_0;
    %store/vec4 v0x6000015f5320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f5290_0, 0, 1;
T_34.2 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x126e07af0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015f5f80_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x126e28220;
T_36 ;
    %wait E_0x6000032dd7c0;
    %load/vec4 v0x6000015f7c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x6000015f7cc0_0, 0, 7;
    %jmp T_36.11;
T_36.11 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x126e28390;
T_37 ;
    %wait E_0x6000032dd800;
    %load/vec4 v0x6000015f7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x6000015f7de0_0, 0, 7;
    %jmp T_37.11;
T_37.11 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x126e280b0;
T_38 ;
    %wait E_0x6000032dd780;
    %load/vec4 v0x6000015f7b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x6000015f7ba0_0, 0, 7;
    %jmp T_38.11;
T_38.11 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x126e27f40;
T_39 ;
    %wait E_0x6000032dcd80;
    %load/vec4 v0x6000015f7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x6000015f79f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015f7960_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x6000015f79f0_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x6000015f79f0_0, 0;
    %load/vec4 v0x6000015f79f0_0;
    %cmpi/e 49999, 0, 33;
    %jmp/0xz  T_39.2, 4;
    %load/vec4 v0x6000015f7960_0;
    %inv;
    %assign/vec4 v0x6000015f7960_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x6000015f79f0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x126e27dd0;
T_40 ;
    %wait E_0x6000032dd6c0;
    %load/vec4 v0x6000015f0090_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v0x6000015f7f00_0, 0, 4;
    %load/vec4 v0x6000015f0090_0;
    %pad/u 32;
    %load/vec4 v0x6000015f7f00_0;
    %pad/u 32;
    %muli 100, 0, 32;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v0x6000015f05a0_0, 0, 4;
    %load/vec4 v0x6000015f0090_0;
    %load/vec4 v0x6000015f7f00_0;
    %pad/u 8;
    %muli 100, 0, 8;
    %sub;
    %load/vec4 v0x6000015f05a0_0;
    %pad/u 8;
    %muli 10, 0, 8;
    %sub;
    %pad/u 4;
    %store/vec4 v0x6000015f0120_0, 0, 4;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x126e27dd0;
T_41 ;
    %wait E_0x6000032dd680;
    %load/vec4 v0x6000015f01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000015f0000_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x6000015f0000_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_41.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000015f0000_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x6000015f0000_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000015f0000_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x126e27dd0;
T_42 ;
    %wait E_0x6000032dd640;
    %load/vec4 v0x6000015f0000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000015f0480_0, 0, 4;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x6000015f0240_0, 0, 7;
    %jmp T_42.4;
T_42.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000015f0480_0, 0, 4;
    %load/vec4 v0x6000015f0360_0;
    %store/vec4 v0x6000015f0240_0, 0, 7;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000015f0480_0, 0, 4;
    %load/vec4 v0x6000015f03f0_0;
    %store/vec4 v0x6000015f0240_0, 0, 7;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000015f0480_0, 0, 4;
    %load/vec4 v0x6000015f02d0_0;
    %store/vec4 v0x6000015f0240_0, 0, 7;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "/Users/aaronbrown/Documents/Code/3_FPGA_8-Bit_SAP2/build/combined.v";
    "/Users/aaronbrown/Documents/Code/3_FPGA_8-Bit_SAP2/src/utils/button_conditioner.v";
    "/Users/aaronbrown/Documents/Code/3_FPGA_8-Bit_SAP2/src/top.v";
    "/Users/aaronbrown/Documents/Code/3_FPGA_8-Bit_SAP2/src/utils/seg7_display.v";
    "/Users/aaronbrown/Documents/Code/3_FPGA_8-Bit_SAP2/src/utils/digit_to_7seg.v";
    "/Users/aaronbrown/Documents/Code/3_FPGA_8-Bit_SAP2/src/clock/pll.v";
