#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dc6a135d50 .scope module, "storm_breaker_tb" "storm_breaker_tb" 2 4;
 .timescale -9 -9;
P_000001dc6a12b160 .param/l "MaxSize" 0 2 5, +C4<00000000000000000000000010000000>;
v000001dc6a55c7f0_0 .var "a", 127 0;
v000001dc6a55c390_0 .var "b", 127 0;
v000001dc6a55d5b0_0 .var "c0", 0 0;
v000001dc6a55c610_0 .net "cout", 0 0, v000001dc6a55ce30_0;  1 drivers
v000001dc6a55d330_0 .net "p0", 0 0, v000001dc6a55d510_0;  1 drivers
v000001dc6a55d0b0_0 .net "sum", 127 0, v000001dc6a55c070_0;  1 drivers
S_000001dc6a135ee0 .scope module, "uut" "storm_breaker" 2 11, 3 5 0, S_000001dc6a135d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 128 "a";
    .port_info 1 /INPUT 128 "b";
    .port_info 2 /INPUT 1 "c0";
    .port_info 3 /OUTPUT 128 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p0";
P_000001dc6a175b80 .param/l "MaxBit" 0 3 8, +C4<00000000000000000000000010000000>;
P_000001dc6a175bb8 .param/l "W" 0 3 7, +C4<00000000000000000000000000001000>;
L_000001dc6a66e270 .functor BUFZ 1, v000001dc6a55d5b0_0, C4<0>, C4<0>, C4<0>;
v000001dc6a5798f0_0 .net *"_ivl_196", 0 0, L_000001dc6a66e270;  1 drivers
o000001dc6a4c2b98 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a579fd0_0 name=_ivl_201
o000001dc6a4c2bc8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a57a890_0 name=_ivl_203
o000001dc6a4c2bf8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a579990_0 name=_ivl_205
o000001dc6a4c2c28 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a57a1b0_0 name=_ivl_207
o000001dc6a4c2c58 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a579d50_0 name=_ivl_209
o000001dc6a4c2c88 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a579df0_0 name=_ivl_211
o000001dc6a4c2cb8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a57a250_0 name=_ivl_213
o000001dc6a4c2ce8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a57a2f0_0 name=_ivl_215
o000001dc6a4c2d18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a57a610_0 name=_ivl_217
o000001dc6a4c2d48 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a57a6b0_0 name=_ivl_219
o000001dc6a4c2d78 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a55b990_0 name=_ivl_221
o000001dc6a4c2da8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a55d8d0_0 name=_ivl_223
o000001dc6a4c2dd8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a55bc10_0 name=_ivl_225
o000001dc6a4c2e08 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a55d470_0 name=_ivl_227
L_000001dc6a5b6ca8 .functor BUFT 1, C4<zzzzzz>, C4<0>, C4<0>, C4<0>;
v000001dc6a55c570_0 .net *"_ivl_229", 5 0, L_000001dc6a5b6ca8;  1 drivers
o000001dc6a4c2e68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001dc6a55bf30_0 name=_ivl_231
v000001dc6a55cc50_0 .net "a", 127 0, v000001dc6a55c7f0_0;  1 drivers
v000001dc6a55c110_0 .net "b", 127 0, v000001dc6a55c390_0;  1 drivers
v000001dc6a55dd30_0 .net "c0", 0 0, v000001dc6a55d5b0_0;  1 drivers
v000001dc6a55ce30_0 .var "cout", 0 0;
RS_000001dc6a4c2f58 .resolv tri, L_000001dc6a5981e0, L_000001dc6a5988c0, L_000001dc6a59c100, L_000001dc6a59db40, L_000001dc6a5a1100, L_000001dc6a5a4ee0, L_000001dc6a5a5ca0, L_000001dc6a5a8360, L_000001dc6a5aa660, L_000001dc6a5ad540, L_000001dc6a5afca0, L_000001dc6a5b2040, L_000001dc6a63eda0, L_000001dc6a643760, L_000001dc6a6438a0, L_000001dc6a647040;
v000001dc6a55c2f0_0 .net8 "cout_wire", 0 0, RS_000001dc6a4c2f58;  16 drivers
v000001dc6a55d6f0_0 .net "crr_temp", 128 0, L_000001dc6a647180;  1 drivers
v000001dc6a55d510_0 .var "p0", 0 0;
RS_000001dc6a4a3908 .resolv tri, L_000001dc6a596de0, L_000001dc6a59a760, L_000001dc6a59d6e0, L_000001dc6a59e2c0, L_000001dc6a5a1740, L_000001dc6a5a2b40, L_000001dc6a5a6ce0, L_000001dc6a5a7aa0, L_000001dc6a5ab2e0, L_000001dc6a5ac820, L_000001dc6a5af480, L_000001dc6a5b1b40, L_000001dc6a63f660, L_000001dc6a641fa0, L_000001dc6a6459c0, L_000001dc6a648080;
v000001dc6a55cf70_0 .net8 "p0_wire", 0 0, RS_000001dc6a4a3908;  16 drivers
v000001dc6a55d790_0 .var "reg_a", 0 0;
v000001dc6a55d3d0_0 .var "reg_b", 0 0;
v000001dc6a55c070_0 .var "sum", 127 0;
v000001dc6a55cbb0_0 .net "sum_wire", 127 0, L_000001dc6a6470e0;  1 drivers
E_000001dc6a12b5a0/0 .event anyedge, v000001dc6a55cc50_0, v000001dc6a55c110_0, v000001dc6a55cbb0_0, v000001dc6a4f9320_0;
E_000001dc6a12b5a0/1 .event anyedge, v000001dc6a55c2f0_0;
E_000001dc6a12b5a0 .event/or E_000001dc6a12b5a0/0, E_000001dc6a12b5a0/1;
L_000001dc6a596e80 .part v000001dc6a55c7f0_0, 0, 8;
L_000001dc6a598280 .part v000001dc6a55c390_0, 0, 8;
L_000001dc6a597420 .part L_000001dc6a647180, 0, 1;
L_000001dc6a596660 .part L_000001dc6a647180, 0, 1;
L_000001dc6a597920 .part L_000001dc6a647180, 7, 1;
L_000001dc6a5981e0 .part L_000001dc6a647180, 8, 1;
L_000001dc6a599680 .part v000001dc6a55c7f0_0, 8, 8;
L_000001dc6a599d60 .part v000001dc6a55c390_0, 8, 8;
L_000001dc6a5990e0 .part L_000001dc6a647180, 8, 1;
L_000001dc6a599ae0 .part L_000001dc6a647180, 8, 1;
L_000001dc6a59a6c0 .part L_000001dc6a647180, 15, 1;
L_000001dc6a5988c0 .part L_000001dc6a647180, 16, 1;
L_000001dc6a59c9c0 .part v000001dc6a55c7f0_0, 16, 8;
L_000001dc6a59cb00 .part v000001dc6a55c390_0, 16, 8;
L_000001dc6a59bb60 .part L_000001dc6a647180, 16, 1;
L_000001dc6a59ba20 .part L_000001dc6a647180, 16, 1;
L_000001dc6a59b980 .part L_000001dc6a647180, 23, 1;
L_000001dc6a59c100 .part L_000001dc6a647180, 24, 1;
L_000001dc6a59f1c0 .part v000001dc6a55c7f0_0, 24, 8;
L_000001dc6a59c920 .part v000001dc6a55c390_0, 24, 8;
L_000001dc6a59ec20 .part L_000001dc6a647180, 24, 1;
L_000001dc6a59d960 .part L_000001dc6a647180, 24, 1;
L_000001dc6a59e360 .part L_000001dc6a647180, 31, 1;
L_000001dc6a59db40 .part L_000001dc6a647180, 32, 1;
L_000001dc6a5a17e0 .part v000001dc6a55c7f0_0, 32, 8;
L_000001dc6a5a1880 .part v000001dc6a55c390_0, 32, 8;
L_000001dc6a5a0340 .part L_000001dc6a647180, 32, 1;
L_000001dc6a5a03e0 .part L_000001dc6a647180, 32, 1;
L_000001dc6a5a2280 .part L_000001dc6a647180, 39, 1;
L_000001dc6a5a1100 .part L_000001dc6a647180, 40, 1;
L_000001dc6a5a4620 .part v000001dc6a55c7f0_0, 40, 8;
L_000001dc6a5a3860 .part v000001dc6a55c390_0, 40, 8;
L_000001dc6a5a4940 .part L_000001dc6a647180, 40, 1;
L_000001dc6a5a3400 .part L_000001dc6a647180, 40, 1;
L_000001dc6a5a2f00 .part L_000001dc6a647180, 47, 1;
L_000001dc6a5a4ee0 .part L_000001dc6a647180, 48, 1;
L_000001dc6a5a6100 .part v000001dc6a55c7f0_0, 48, 8;
L_000001dc6a5a55c0 .part v000001dc6a55c390_0, 48, 8;
L_000001dc6a5a75a0 .part L_000001dc6a647180, 48, 1;
L_000001dc6a5a7640 .part L_000001dc6a647180, 48, 1;
L_000001dc6a5a7140 .part L_000001dc6a647180, 55, 1;
L_000001dc6a5a5ca0 .part L_000001dc6a647180, 56, 1;
L_000001dc6a5a7c80 .part v000001dc6a55c7f0_0, 56, 8;
L_000001dc6a5a7d20 .part v000001dc6a55c390_0, 56, 8;
L_000001dc6a5a98a0 .part L_000001dc6a647180, 56, 1;
L_000001dc6a5a9c60 .part L_000001dc6a647180, 56, 1;
L_000001dc6a5a7dc0 .part L_000001dc6a647180, 63, 1;
L_000001dc6a5a8360 .part L_000001dc6a647180, 64, 1;
L_000001dc6a5abc40 .part v000001dc6a55c7f0_0, 64, 8;
L_000001dc6a5aade0 .part v000001dc6a55c390_0, 64, 8;
L_000001dc6a5aafc0 .part L_000001dc6a647180, 64, 1;
L_000001dc6a5ab380 .part L_000001dc6a647180, 64, 1;
L_000001dc6a5abd80 .part L_000001dc6a647180, 71, 1;
L_000001dc6a5aa660 .part L_000001dc6a647180, 72, 1;
L_000001dc6a5adea0 .part v000001dc6a55c7f0_0, 72, 8;
L_000001dc6a5acbe0 .part v000001dc6a55c390_0, 72, 8;
L_000001dc6a5ae260 .part L_000001dc6a647180, 72, 1;
L_000001dc6a5ada40 .part L_000001dc6a647180, 72, 1;
L_000001dc6a5ae300 .part L_000001dc6a647180, 79, 1;
L_000001dc6a5ad540 .part L_000001dc6a647180, 80, 1;
L_000001dc6a5af700 .part v000001dc6a55c7f0_0, 80, 8;
L_000001dc6a5afa20 .part v000001dc6a55c390_0, 80, 8;
L_000001dc6a5af7a0 .part L_000001dc6a647180, 80, 1;
L_000001dc6a5af840 .part L_000001dc6a647180, 80, 1;
L_000001dc6a5afac0 .part L_000001dc6a647180, 87, 1;
L_000001dc6a5afca0 .part L_000001dc6a647180, 88, 1;
L_000001dc6a5b1c80 .part v000001dc6a55c7f0_0, 88, 8;
L_000001dc6a5b2860 .part v000001dc6a55c390_0, 88, 8;
L_000001dc6a5b1e60 .part L_000001dc6a647180, 88, 1;
L_000001dc6a5b1f00 .part L_000001dc6a647180, 88, 1;
L_000001dc6a5b1fa0 .part L_000001dc6a647180, 95, 1;
L_000001dc6a5b2040 .part L_000001dc6a647180, 96, 1;
L_000001dc6a640e20 .part v000001dc6a55c7f0_0, 96, 8;
L_000001dc6a641000 .part v000001dc6a55c390_0, 96, 8;
L_000001dc6a6401a0 .part L_000001dc6a647180, 96, 1;
L_000001dc6a63ea80 .part L_000001dc6a647180, 96, 1;
L_000001dc6a63f840 .part L_000001dc6a647180, 103, 1;
L_000001dc6a63eda0 .part L_000001dc6a647180, 104, 1;
L_000001dc6a6427c0 .part v000001dc6a55c7f0_0, 104, 8;
L_000001dc6a642ea0 .part v000001dc6a55c390_0, 104, 8;
L_000001dc6a6413c0 .part L_000001dc6a647180, 104, 1;
L_000001dc6a641f00 .part L_000001dc6a647180, 104, 1;
L_000001dc6a6418c0 .part L_000001dc6a647180, 111, 1;
L_000001dc6a643760 .part L_000001dc6a647180, 112, 1;
L_000001dc6a645740 .part v000001dc6a55c7f0_0, 112, 8;
L_000001dc6a645a60 .part v000001dc6a55c390_0, 112, 8;
L_000001dc6a645b00 .part L_000001dc6a647180, 112, 1;
L_000001dc6a645f60 .part L_000001dc6a647180, 112, 1;
L_000001dc6a646000 .part L_000001dc6a647180, 119, 1;
L_000001dc6a6438a0 .part L_000001dc6a647180, 120, 1;
L_000001dc6a6474a0 .part v000001dc6a55c7f0_0, 120, 8;
L_000001dc6a647f40 .part v000001dc6a55c390_0, 120, 8;
L_000001dc6a646dc0 .part L_000001dc6a647180, 120, 1;
LS_000001dc6a6470e0_0_0 .concat8 [ 8 8 8 8], L_000001dc6a5976a0, L_000001dc6a59a8a0, L_000001dc6a59b520, L_000001dc6a59fda0;
LS_000001dc6a6470e0_0_4 .concat8 [ 8 8 8 8], L_000001dc6a5a14c0, L_000001dc6a5a4300, L_000001dc6a5a6a60, L_000001dc6a5a8cc0;
LS_000001dc6a6470e0_0_8 .concat8 [ 8 8 8 8], L_000001dc6a5ab240, L_000001dc6a5aeee0, L_000001dc6a5b1780, L_000001dc6a5b3620;
LS_000001dc6a6470e0_0_12 .concat8 [ 8 8 8 8], L_000001dc6a5b4d40, L_000001dc6a63fc00, L_000001dc6a645600, L_000001dc6a648300;
L_000001dc6a6470e0 .concat8 [ 32 32 32 32], LS_000001dc6a6470e0_0_0, LS_000001dc6a6470e0_0_4, LS_000001dc6a6470e0_0_8, LS_000001dc6a6470e0_0_12;
L_000001dc6a647e00 .part L_000001dc6a647180, 120, 1;
L_000001dc6a6475e0 .part L_000001dc6a647180, 127, 1;
L_000001dc6a647040 .part L_000001dc6a647180, 128, 1;
LS_000001dc6a647180_0_0 .concat [ 1 6 1 1], L_000001dc6a66e270, o000001dc6a4c2b98, L_000001dc6a598140, L_000001dc6a592cb0;
LS_000001dc6a647180_0_4 .concat [ 6 1 1 6], o000001dc6a4c2bc8, L_000001dc6a599a40, L_000001dc6a590860, o000001dc6a4c2bf8;
LS_000001dc6a647180_0_8 .concat [ 1 1 6 1], L_000001dc6a59d320, L_000001dc6a602460, o000001dc6a4c2c28, L_000001dc6a59d820;
LS_000001dc6a647180_0_12 .concat [ 1 6 1 1], L_000001dc6a603880, o000001dc6a4c2c58, L_000001dc6a5a1a60, L_000001dc6a604ae0;
LS_000001dc6a647180_0_16 .concat [ 6 1 1 6], o000001dc6a4c2c88, L_000001dc6a5a4760, L_000001dc6a61c3a0, o000001dc6a4c2cb8;
LS_000001dc6a647180_0_20 .concat [ 1 1 6 1], L_000001dc6a5a5200, L_000001dc6a61f510, o000001dc6a4c2ce8, L_000001dc6a5a7b40;
LS_000001dc6a647180_0_24 .concat [ 1 6 1 1], L_000001dc6a622ce0, o000001dc6a4c2d18, L_000001dc6a5aad40, L_000001dc6a621bd0;
LS_000001dc6a647180_0_28 .concat [ 6 1 1 6], o000001dc6a4c2d48, L_000001dc6a5ac8c0, L_000001dc6a62b670, o000001dc6a4c2d78;
LS_000001dc6a647180_0_32 .concat [ 1 1 6 1], L_000001dc6a5af660, L_000001dc6a62cda0, o000001dc6a4c2da8, L_000001dc6a5b1be0;
LS_000001dc6a647180_0_36 .concat [ 1 6 1 1], L_000001dc6a62cc50, o000001dc6a4c2dd8, L_000001dc6a6406a0, L_000001dc6a62e5b0;
LS_000001dc6a647180_0_40 .concat [ 6 1 1 6], o000001dc6a4c2e08, L_000001dc6a6420e0, L_000001dc6a62a720, L_000001dc6a5b6ca8;
LS_000001dc6a647180_0_44 .concat [ 1 1 6 1], L_000001dc6a644b60, L_000001dc6a66c280, o000001dc6a4c2e68, L_000001dc6a647540;
LS_000001dc6a647180_0_48 .concat [ 1 0 0 0], L_000001dc6a66df60;
LS_000001dc6a647180_1_0 .concat [ 9 14 9 9], LS_000001dc6a647180_0_0, LS_000001dc6a647180_0_4, LS_000001dc6a647180_0_8, LS_000001dc6a647180_0_12;
LS_000001dc6a647180_1_4 .concat [ 14 9 9 14], LS_000001dc6a647180_0_16, LS_000001dc6a647180_0_20, LS_000001dc6a647180_0_24, LS_000001dc6a647180_0_28;
LS_000001dc6a647180_1_8 .concat [ 9 9 14 9], LS_000001dc6a647180_0_32, LS_000001dc6a647180_0_36, LS_000001dc6a647180_0_40, LS_000001dc6a647180_0_44;
LS_000001dc6a647180_1_12 .concat [ 1 0 0 0], LS_000001dc6a647180_0_48;
L_000001dc6a647180 .concat [ 41 46 41 1], LS_000001dc6a647180_1_0, LS_000001dc6a647180_1_4, LS_000001dc6a647180_1_8, LS_000001dc6a647180_1_12;
S_000001dc6a12d080 .scope generate, "named2[0]" "named2[0]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a12ae20 .param/l "i" 0 3 34, +C4<00>;
S_000001dc6a12d210 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a12d080;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a12ab60 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a592230 .functor BUFZ 1, L_000001dc6a597420, C4<0>, C4<0>, C4<0>;
v000001dc6a4f8380_0 .net *"_ivl_109", 0 0, L_000001dc6a592690;  1 drivers
v000001dc6a4f8880_0 .net *"_ivl_114", 0 0, L_000001dc6a5920e0;  1 drivers
v000001dc6a4f77a0_0 .net *"_ivl_122", 0 0, L_000001dc6a592230;  1 drivers
L_000001dc6a5b63a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a4f8420_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b63a8;  1 drivers
L_000001dc6a5b63f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a4f89c0_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b63f0;  1 drivers
v000001dc6a4f9280_0 .net *"_ivl_18", 0 0, L_000001dc6a4632f0;  1 drivers
v000001dc6a4f8d80_0 .net *"_ivl_22", 0 0, L_000001dc6a4631a0;  1 drivers
v000001dc6a4f8920_0 .net *"_ivl_33", 0 0, L_000001dc6a592460;  1 drivers
v000001dc6a4f7840_0 .net *"_ivl_37", 0 0, L_000001dc6a591900;  1 drivers
v000001dc6a4f9aa0_0 .net *"_ivl_48", 0 0, L_000001dc6a5930a0;  1 drivers
v000001dc6a4f9be0_0 .net *"_ivl_52", 0 0, L_000001dc6a5928c0;  1 drivers
v000001dc6a4f78e0_0 .net *"_ivl_63", 0 0, L_000001dc6a591f90;  1 drivers
v000001dc6a4f9a00_0 .net *"_ivl_67", 0 0, L_000001dc6a5931f0;  1 drivers
v000001dc6a4f7980_0 .net *"_ivl_7", 0 0, L_000001dc6a462bf0;  1 drivers
v000001dc6a4f84c0_0 .net *"_ivl_78", 0 0, L_000001dc6a593260;  1 drivers
v000001dc6a4f8f60_0 .net *"_ivl_82", 0 0, L_000001dc6a591f20;  1 drivers
v000001dc6a4f8100_0 .net *"_ivl_93", 0 0, L_000001dc6a592700;  1 drivers
v000001dc6a4f7f20_0 .net *"_ivl_97", 0 0, L_000001dc6a5932d0;  1 drivers
v000001dc6a4f8a60_0 .net "a", 7 0, L_000001dc6a596e80;  1 drivers
v000001dc6a4f8740_0 .net "b", 7 0, L_000001dc6a598280;  1 drivers
v000001dc6a4f8e20_0 .net "cin", 0 0, L_000001dc6a597420;  1 drivers
v000001dc6a4f7ac0_0 .net "cout", 8 0, L_000001dc6a5962a0;  1 drivers
v000001dc6a4f8240_0 .net "kcout", 0 0, L_000001dc6a598140;  1 drivers
RS_000001dc6a4a38a8 .resolv tri, L_000001dc6a596ac0, L_000001dc6a597880;
v000001dc6a4f82e0_0 .net8 "moderator", 7 0, RS_000001dc6a4a38a8;  2 drivers
v000001dc6a4f7b60_0 .net "moderator_and", 7 0, L_000001dc6a5986e0;  1 drivers
v000001dc6a4f9320_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a4f8060_0 .net "sum", 7 0, L_000001dc6a5976a0;  1 drivers
L_000001dc6a55d650 .part L_000001dc6a596e80, 0, 1;
L_000001dc6a55ccf0 .part L_000001dc6a598280, 0, 1;
L_000001dc6a55d830 .part L_000001dc6a5962a0, 0, 1;
L_000001dc6a55d970 .part L_000001dc6a596e80, 0, 1;
L_000001dc6a55da10 .part L_000001dc6a598280, 0, 1;
L_000001dc6a55ba30 .part L_000001dc6a596e80, 1, 1;
L_000001dc6a55c6b0 .part L_000001dc6a598280, 1, 1;
L_000001dc6a55d1f0 .part L_000001dc6a5962a0, 1, 1;
L_000001dc6a55d010 .part L_000001dc6a596e80, 1, 1;
L_000001dc6a55ddd0 .part L_000001dc6a598280, 1, 1;
L_000001dc6a55de70 .part L_000001dc6a5986e0, 0, 1;
L_000001dc6a55dab0 .part RS_000001dc6a4a38a8, 1, 1;
L_000001dc6a55df10 .part L_000001dc6a596e80, 2, 1;
L_000001dc6a55d150 .part L_000001dc6a598280, 2, 1;
L_000001dc6a55db50 .part L_000001dc6a5962a0, 2, 1;
L_000001dc6a55dbf0 .part L_000001dc6a596e80, 2, 1;
L_000001dc6a55dc90 .part L_000001dc6a598280, 2, 1;
L_000001dc6a55c9d0 .part L_000001dc6a5986e0, 1, 1;
L_000001dc6a55cd90 .part RS_000001dc6a4a38a8, 2, 1;
L_000001dc6a55c930 .part L_000001dc6a596e80, 3, 1;
L_000001dc6a55c750 .part L_000001dc6a598280, 3, 1;
L_000001dc6a55ca70 .part L_000001dc6a5962a0, 3, 1;
L_000001dc6a55bad0 .part L_000001dc6a596e80, 3, 1;
L_000001dc6a55ced0 .part L_000001dc6a598280, 3, 1;
L_000001dc6a55d290 .part L_000001dc6a5986e0, 2, 1;
L_000001dc6a55b7b0 .part RS_000001dc6a4a38a8, 3, 1;
L_000001dc6a55c430 .part L_000001dc6a596e80, 4, 1;
L_000001dc6a55c890 .part L_000001dc6a598280, 4, 1;
L_000001dc6a55c1b0 .part L_000001dc6a5962a0, 4, 1;
L_000001dc6a55b850 .part L_000001dc6a596e80, 4, 1;
L_000001dc6a55b8f0 .part L_000001dc6a598280, 4, 1;
L_000001dc6a55bb70 .part L_000001dc6a5986e0, 3, 1;
L_000001dc6a55c4d0 .part RS_000001dc6a4a38a8, 4, 1;
L_000001dc6a55cb10 .part L_000001dc6a596e80, 5, 1;
L_000001dc6a55bcb0 .part L_000001dc6a598280, 5, 1;
L_000001dc6a55bd50 .part L_000001dc6a5962a0, 5, 1;
L_000001dc6a55bdf0 .part L_000001dc6a596e80, 5, 1;
L_000001dc6a55be90 .part L_000001dc6a598280, 5, 1;
L_000001dc6a55bfd0 .part L_000001dc6a5986e0, 4, 1;
L_000001dc6a55c250 .part RS_000001dc6a4a38a8, 5, 1;
L_000001dc6a597a60 .part L_000001dc6a596e80, 6, 1;
L_000001dc6a596f20 .part L_000001dc6a598280, 6, 1;
L_000001dc6a5979c0 .part L_000001dc6a5962a0, 6, 1;
L_000001dc6a596200 .part L_000001dc6a596e80, 6, 1;
L_000001dc6a598640 .part L_000001dc6a598280, 6, 1;
L_000001dc6a5960c0 .part L_000001dc6a5986e0, 5, 1;
L_000001dc6a596d40 .part RS_000001dc6a4a38a8, 6, 1;
L_000001dc6a5985a0 .part L_000001dc6a596e80, 7, 1;
L_000001dc6a597ce0 .part L_000001dc6a598280, 7, 1;
L_000001dc6a596b60 .part L_000001dc6a5962a0, 7, 1;
LS_000001dc6a5976a0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a463210, L_000001dc6a463050, L_000001dc6a592fc0, L_000001dc6a591a50;
LS_000001dc6a5976a0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a5929a0, L_000001dc6a592a80, L_000001dc6a5925b0, L_000001dc6a591b30;
L_000001dc6a5976a0 .concat8 [ 4 4 0 0], LS_000001dc6a5976a0_0_0, LS_000001dc6a5976a0_0_4;
LS_000001dc6a596ac0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a462bf0, L_000001dc6a4632f0, L_000001dc6a592460, L_000001dc6a5930a0;
LS_000001dc6a596ac0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a591f90, L_000001dc6a593260, L_000001dc6a592700, L_000001dc6a592690;
L_000001dc6a596ac0 .concat8 [ 4 4 0 0], LS_000001dc6a596ac0_0_0, LS_000001dc6a596ac0_0_4;
L_000001dc6a5977e0 .part L_000001dc6a596e80, 7, 1;
L_000001dc6a596480 .part L_000001dc6a598280, 7, 1;
L_000001dc6a5980a0 .part L_000001dc6a5986e0, 6, 1;
L_000001dc6a598500 .part RS_000001dc6a4a38a8, 7, 1;
LS_000001dc6a5962a0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a592230, L_000001dc6a462e90, L_000001dc6a462c60, L_000001dc6a592b60;
LS_000001dc6a5962a0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a5924d0, L_000001dc6a592c40, L_000001dc6a592d20, L_000001dc6a592d90;
LS_000001dc6a5962a0_0_8 .concat8 [ 1 0 0 0], L_000001dc6a5919e0;
L_000001dc6a5962a0 .concat8 [ 4 4 1 0], LS_000001dc6a5962a0_0_0, LS_000001dc6a5962a0_0_4, LS_000001dc6a5962a0_0_8;
L_000001dc6a597880 .part/pv L_000001dc6a5b63a8, 0, 1, 8;
LS_000001dc6a5986e0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b63f0, L_000001dc6a4631a0, L_000001dc6a591900, L_000001dc6a5928c0;
LS_000001dc6a5986e0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a5931f0, L_000001dc6a591f20, L_000001dc6a5932d0, L_000001dc6a5920e0;
L_000001dc6a5986e0 .concat8 [ 4 4 0 0], LS_000001dc6a5986e0_0_0, LS_000001dc6a5986e0_0_4;
L_000001dc6a596de0 .part L_000001dc6a5986e0, 7, 1;
L_000001dc6a598140 .part L_000001dc6a5962a0, 8, 1;
S_000001dc6a129550 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a12d210;
 .timescale -9 -9;
P_000001dc6a12ae60 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a462bf0 .functor XOR 1, L_000001dc6a55d970, L_000001dc6a55da10, C4<0>, C4<0>;
v000001dc6a45bb60_0 .net *"_ivl_4", 0 0, L_000001dc6a55d970;  1 drivers
v000001dc6a45cf60_0 .net *"_ivl_5", 0 0, L_000001dc6a55da10;  1 drivers
S_000001dc6a1296e0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a129550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a463210 .functor XOR 1, L_000001dc6a55d650, L_000001dc6a55ccf0, L_000001dc6a55d830, C4<0>;
L_000001dc6a4630c0 .functor AND 1, L_000001dc6a55d650, L_000001dc6a55d830, C4<1>, C4<1>;
L_000001dc6a462fe0 .functor AND 1, L_000001dc6a55ccf0, L_000001dc6a55d830, C4<1>, C4<1>;
L_000001dc6a462db0 .functor AND 1, L_000001dc6a55d650, L_000001dc6a55ccf0, C4<1>, C4<1>;
L_000001dc6a462e90 .functor OR 1, L_000001dc6a4630c0, L_000001dc6a462fe0, L_000001dc6a462db0, C4<0>;
v000001dc6a459d60_0 .net "a", 0 0, L_000001dc6a55d650;  1 drivers
v000001dc6a45b020_0 .net "b", 0 0, L_000001dc6a55ccf0;  1 drivers
v000001dc6a45b0c0_0 .net "cin", 0 0, L_000001dc6a55d830;  1 drivers
v000001dc6a45a300_0 .net "cout", 0 0, L_000001dc6a462e90;  1 drivers
v000001dc6a45b700_0 .net "sum", 0 0, L_000001dc6a463210;  1 drivers
v000001dc6a45a3a0_0 .net "temp1", 0 0, L_000001dc6a4630c0;  1 drivers
v000001dc6a45b980_0 .net "temp2", 0 0, L_000001dc6a462fe0;  1 drivers
v000001dc6a459860_0 .net "temp3", 0 0, L_000001dc6a462db0;  1 drivers
S_000001dc6a276220 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a12d210;
 .timescale -9 -9;
P_000001dc6a12b7e0 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a4632f0 .functor XOR 1, L_000001dc6a55d010, L_000001dc6a55ddd0, C4<0>, C4<0>;
v000001dc6a45dbe0_0 .net *"_ivl_4", 0 0, L_000001dc6a55d010;  1 drivers
v000001dc6a45c880_0 .net *"_ivl_5", 0 0, L_000001dc6a55ddd0;  1 drivers
S_000001dc6a2763b0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a276220;
 .timescale -9 -9;
L_000001dc6a4631a0 .functor AND 1, L_000001dc6a55de70, L_000001dc6a55dab0, C4<1>, C4<1>;
v000001dc6a45d140_0 .net *"_ivl_1", 0 0, L_000001dc6a55de70;  1 drivers
v000001dc6a45c420_0 .net *"_ivl_2", 0 0, L_000001dc6a55dab0;  1 drivers
S_000001dc6a276540 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a276220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a463050 .functor XOR 1, L_000001dc6a55ba30, L_000001dc6a55c6b0, L_000001dc6a55d1f0, C4<0>;
L_000001dc6a463130 .functor AND 1, L_000001dc6a55ba30, L_000001dc6a55d1f0, C4<1>, C4<1>;
L_000001dc6a462cd0 .functor AND 1, L_000001dc6a55c6b0, L_000001dc6a55d1f0, C4<1>, C4<1>;
L_000001dc6a462f70 .functor AND 1, L_000001dc6a55ba30, L_000001dc6a55c6b0, C4<1>, C4<1>;
L_000001dc6a462c60 .functor OR 1, L_000001dc6a463130, L_000001dc6a462cd0, L_000001dc6a462f70, C4<0>;
v000001dc6a45d280_0 .net "a", 0 0, L_000001dc6a55ba30;  1 drivers
v000001dc6a45d500_0 .net "b", 0 0, L_000001dc6a55c6b0;  1 drivers
v000001dc6a45d6e0_0 .net "cin", 0 0, L_000001dc6a55d1f0;  1 drivers
v000001dc6a45bf20_0 .net "cout", 0 0, L_000001dc6a462c60;  1 drivers
v000001dc6a45dc80_0 .net "sum", 0 0, L_000001dc6a463050;  1 drivers
v000001dc6a45c4c0_0 .net "temp1", 0 0, L_000001dc6a463130;  1 drivers
v000001dc6a45d820_0 .net "temp2", 0 0, L_000001dc6a462cd0;  1 drivers
v000001dc6a45db40_0 .net "temp3", 0 0, L_000001dc6a462f70;  1 drivers
S_000001dc6a4f3010 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a12d210;
 .timescale -9 -9;
P_000001dc6a12b720 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a592460 .functor XOR 1, L_000001dc6a55dbf0, L_000001dc6a55dc90, C4<0>, C4<0>;
v000001dc6a4562a0_0 .net *"_ivl_4", 0 0, L_000001dc6a55dbf0;  1 drivers
v000001dc6a457c40_0 .net *"_ivl_5", 0 0, L_000001dc6a55dc90;  1 drivers
S_000001dc6a4f31a0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a4f3010;
 .timescale -9 -9;
L_000001dc6a591900 .functor AND 1, L_000001dc6a55c9d0, L_000001dc6a55cd90, C4<1>, C4<1>;
v000001dc6a45ddc0_0 .net *"_ivl_1", 0 0, L_000001dc6a55c9d0;  1 drivers
v000001dc6a45f120_0 .net *"_ivl_2", 0 0, L_000001dc6a55cd90;  1 drivers
S_000001dc6a4f3330 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a4f3010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a592fc0 .functor XOR 1, L_000001dc6a55df10, L_000001dc6a55d150, L_000001dc6a55db50, C4<0>;
L_000001dc6a591d60 .functor AND 1, L_000001dc6a55df10, L_000001dc6a55db50, C4<1>, C4<1>;
L_000001dc6a591ba0 .functor AND 1, L_000001dc6a55d150, L_000001dc6a55db50, C4<1>, C4<1>;
L_000001dc6a592070 .functor AND 1, L_000001dc6a55df10, L_000001dc6a55d150, C4<1>, C4<1>;
L_000001dc6a592b60 .functor OR 1, L_000001dc6a591d60, L_000001dc6a591ba0, L_000001dc6a592070, C4<0>;
v000001dc6a45f260_0 .net "a", 0 0, L_000001dc6a55df10;  1 drivers
v000001dc6a45e400_0 .net "b", 0 0, L_000001dc6a55d150;  1 drivers
v000001dc6a45e720_0 .net "cin", 0 0, L_000001dc6a55db50;  1 drivers
v000001dc6a45e900_0 .net "cout", 0 0, L_000001dc6a592b60;  1 drivers
v000001dc6a45ea40_0 .net "sum", 0 0, L_000001dc6a592fc0;  1 drivers
v000001dc6a453460_0 .net "temp1", 0 0, L_000001dc6a591d60;  1 drivers
v000001dc6a453d20_0 .net "temp2", 0 0, L_000001dc6a591ba0;  1 drivers
v000001dc6a455f80_0 .net "temp3", 0 0, L_000001dc6a592070;  1 drivers
S_000001dc6a4f34c0 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a12d210;
 .timescale -9 -9;
P_000001dc6a12b0e0 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a5930a0 .functor XOR 1, L_000001dc6a55bad0, L_000001dc6a55ced0, C4<0>, C4<0>;
v000001dc6a3a5b30_0 .net *"_ivl_4", 0 0, L_000001dc6a55bad0;  1 drivers
v000001dc6a3a3830_0 .net *"_ivl_5", 0 0, L_000001dc6a55ced0;  1 drivers
S_000001dc6a4f3650 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a4f34c0;
 .timescale -9 -9;
L_000001dc6a5928c0 .functor AND 1, L_000001dc6a55d290, L_000001dc6a55b7b0, C4<1>, C4<1>;
v000001dc6a4580a0_0 .net *"_ivl_1", 0 0, L_000001dc6a55d290;  1 drivers
v000001dc6a458140_0 .net *"_ivl_2", 0 0, L_000001dc6a55b7b0;  1 drivers
S_000001dc6a4f37e0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a4f34c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a591a50 .functor XOR 1, L_000001dc6a55c930, L_000001dc6a55c750, L_000001dc6a55ca70, C4<0>;
L_000001dc6a592150 .functor AND 1, L_000001dc6a55c930, L_000001dc6a55ca70, C4<1>, C4<1>;
L_000001dc6a591cf0 .functor AND 1, L_000001dc6a55c750, L_000001dc6a55ca70, C4<1>, C4<1>;
L_000001dc6a591820 .functor AND 1, L_000001dc6a55c930, L_000001dc6a55c750, C4<1>, C4<1>;
L_000001dc6a5924d0 .functor OR 1, L_000001dc6a592150, L_000001dc6a591cf0, L_000001dc6a591820, C4<0>;
v000001dc6a457740_0 .net "a", 0 0, L_000001dc6a55c930;  1 drivers
v000001dc6a457ce0_0 .net "b", 0 0, L_000001dc6a55c750;  1 drivers
v000001dc6a459180_0 .net "cin", 0 0, L_000001dc6a55ca70;  1 drivers
v000001dc6a4592c0_0 .net "cout", 0 0, L_000001dc6a5924d0;  1 drivers
v000001dc6a4571a0_0 .net "sum", 0 0, L_000001dc6a591a50;  1 drivers
v000001dc6a4572e0_0 .net "temp1", 0 0, L_000001dc6a592150;  1 drivers
v000001dc6a3a4cd0_0 .net "temp2", 0 0, L_000001dc6a591cf0;  1 drivers
v000001dc6a3a58b0_0 .net "temp3", 0 0, L_000001dc6a591820;  1 drivers
S_000001dc6a4f3970 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a12d210;
 .timescale -9 -9;
P_000001dc6a12af20 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a591f90 .functor XOR 1, L_000001dc6a55b850, L_000001dc6a55b8f0, C4<0>, C4<0>;
v000001dc6a41ccc0_0 .net *"_ivl_4", 0 0, L_000001dc6a55b850;  1 drivers
v000001dc6a422ee0_0 .net *"_ivl_5", 0 0, L_000001dc6a55b8f0;  1 drivers
S_000001dc6a4f3b00 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a4f3970;
 .timescale -9 -9;
L_000001dc6a5931f0 .functor AND 1, L_000001dc6a55bb70, L_000001dc6a55c4d0, C4<1>, C4<1>;
v000001dc6a3a2430_0 .net *"_ivl_1", 0 0, L_000001dc6a55bb70;  1 drivers
v000001dc6a3a2930_0 .net *"_ivl_2", 0 0, L_000001dc6a55c4d0;  1 drivers
S_000001dc6a4f4320 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a4f3970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a5929a0 .functor XOR 1, L_000001dc6a55c430, L_000001dc6a55c890, L_000001dc6a55c1b0, C4<0>;
L_000001dc6a592540 .functor AND 1, L_000001dc6a55c430, L_000001dc6a55c1b0, C4<1>, C4<1>;
L_000001dc6a592850 .functor AND 1, L_000001dc6a55c890, L_000001dc6a55c1b0, C4<1>, C4<1>;
L_000001dc6a591dd0 .functor AND 1, L_000001dc6a55c430, L_000001dc6a55c890, C4<1>, C4<1>;
L_000001dc6a592c40 .functor OR 1, L_000001dc6a592540, L_000001dc6a592850, L_000001dc6a591dd0, C4<0>;
v000001dc6a3edfe0_0 .net "a", 0 0, L_000001dc6a55c430;  1 drivers
v000001dc6a3ebce0_0 .net "b", 0 0, L_000001dc6a55c890;  1 drivers
v000001dc6a3ebe20_0 .net "cin", 0 0, L_000001dc6a55c1b0;  1 drivers
v000001dc6a3e7fa0_0 .net "cout", 0 0, L_000001dc6a592c40;  1 drivers
v000001dc6a3e8860_0 .net "sum", 0 0, L_000001dc6a5929a0;  1 drivers
v000001dc6a3e8040_0 .net "temp1", 0 0, L_000001dc6a592540;  1 drivers
v000001dc6a41db20_0 .net "temp2", 0 0, L_000001dc6a592850;  1 drivers
v000001dc6a41d120_0 .net "temp3", 0 0, L_000001dc6a591dd0;  1 drivers
S_000001dc6a4f4af0 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a12d210;
 .timescale -9 -9;
P_000001dc6a12ace0 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a593260 .functor XOR 1, L_000001dc6a55bdf0, L_000001dc6a55be90, C4<0>, C4<0>;
v000001dc6a3454d0_0 .net *"_ivl_4", 0 0, L_000001dc6a55bdf0;  1 drivers
v000001dc6a35d240_0 .net *"_ivl_5", 0 0, L_000001dc6a55be90;  1 drivers
S_000001dc6a4f3ce0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a4f4af0;
 .timescale -9 -9;
L_000001dc6a591f20 .functor AND 1, L_000001dc6a55bfd0, L_000001dc6a55c250, C4<1>, C4<1>;
v000001dc6a421ea0_0 .net *"_ivl_1", 0 0, L_000001dc6a55bfd0;  1 drivers
v000001dc6a4223a0_0 .net *"_ivl_2", 0 0, L_000001dc6a55c250;  1 drivers
S_000001dc6a4f3e70 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a4f4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a592a80 .functor XOR 1, L_000001dc6a55cb10, L_000001dc6a55bcb0, L_000001dc6a55bd50, C4<0>;
L_000001dc6a591890 .functor AND 1, L_000001dc6a55cb10, L_000001dc6a55bd50, C4<1>, C4<1>;
L_000001dc6a591970 .functor AND 1, L_000001dc6a55bcb0, L_000001dc6a55bd50, C4<1>, C4<1>;
L_000001dc6a5922a0 .functor AND 1, L_000001dc6a55cb10, L_000001dc6a55bcb0, C4<1>, C4<1>;
L_000001dc6a592d20 .functor OR 1, L_000001dc6a591890, L_000001dc6a591970, L_000001dc6a5922a0, C4<0>;
v000001dc6a31ef80_0 .net "a", 0 0, L_000001dc6a55cb10;  1 drivers
v000001dc6a31e9e0_0 .net "b", 0 0, L_000001dc6a55bcb0;  1 drivers
v000001dc6a31f660_0 .net "cin", 0 0, L_000001dc6a55bd50;  1 drivers
v000001dc6a323060_0 .net "cout", 0 0, L_000001dc6a592d20;  1 drivers
v000001dc6a322840_0 .net "sum", 0 0, L_000001dc6a592a80;  1 drivers
v000001dc6a3219e0_0 .net "temp1", 0 0, L_000001dc6a591890;  1 drivers
v000001dc6a345110_0 .net "temp2", 0 0, L_000001dc6a591970;  1 drivers
v000001dc6a3447b0_0 .net "temp3", 0 0, L_000001dc6a5922a0;  1 drivers
S_000001dc6a4f4190 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a12d210;
 .timescale -9 -9;
P_000001dc6a12b820 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a592700 .functor XOR 1, L_000001dc6a596200, L_000001dc6a598640, C4<0>, C4<0>;
v000001dc6a2f2eb0_0 .net *"_ivl_4", 0 0, L_000001dc6a596200;  1 drivers
v000001dc6a4f7ca0_0 .net *"_ivl_5", 0 0, L_000001dc6a598640;  1 drivers
S_000001dc6a4f4640 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a4f4190;
 .timescale -9 -9;
L_000001dc6a5932d0 .functor AND 1, L_000001dc6a5960c0, L_000001dc6a596d40, C4<1>, C4<1>;
v000001dc6a35d7e0_0 .net *"_ivl_1", 0 0, L_000001dc6a5960c0;  1 drivers
v000001dc6a35e000_0 .net *"_ivl_2", 0 0, L_000001dc6a596d40;  1 drivers
S_000001dc6a4f4000 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a4f4190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a5925b0 .functor XOR 1, L_000001dc6a597a60, L_000001dc6a596f20, L_000001dc6a5979c0, C4<0>;
L_000001dc6a592000 .functor AND 1, L_000001dc6a597a60, L_000001dc6a5979c0, C4<1>, C4<1>;
L_000001dc6a592a10 .functor AND 1, L_000001dc6a596f20, L_000001dc6a5979c0, C4<1>, C4<1>;
L_000001dc6a593180 .functor AND 1, L_000001dc6a597a60, L_000001dc6a596f20, C4<1>, C4<1>;
L_000001dc6a592d90 .functor OR 1, L_000001dc6a592000, L_000001dc6a592a10, L_000001dc6a593180, C4<0>;
v000001dc6a376e40_0 .net "a", 0 0, L_000001dc6a597a60;  1 drivers
v000001dc6a377700_0 .net "b", 0 0, L_000001dc6a596f20;  1 drivers
v000001dc6a377d40_0 .net "cin", 0 0, L_000001dc6a5979c0;  1 drivers
v000001dc6a3cc7b0_0 .net "cout", 0 0, L_000001dc6a592d90;  1 drivers
v000001dc6a3ccb70_0 .net "sum", 0 0, L_000001dc6a5925b0;  1 drivers
v000001dc6a3cdbb0_0 .net "temp1", 0 0, L_000001dc6a592000;  1 drivers
v000001dc6a2f60e0_0 .net "temp2", 0 0, L_000001dc6a592a10;  1 drivers
v000001dc6a2f67c0_0 .net "temp3", 0 0, L_000001dc6a593180;  1 drivers
S_000001dc6a4f47d0 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a12d210;
 .timescale -9 -9;
P_000001dc6a12b020 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a592690 .functor XOR 1, L_000001dc6a5977e0, L_000001dc6a596480, C4<0>, C4<0>;
v000001dc6a4f8560_0 .net *"_ivl_4", 0 0, L_000001dc6a5977e0;  1 drivers
v000001dc6a4f9460_0 .net *"_ivl_5", 0 0, L_000001dc6a596480;  1 drivers
S_000001dc6a4f44b0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a4f47d0;
 .timescale -9 -9;
L_000001dc6a5920e0 .functor AND 1, L_000001dc6a5980a0, L_000001dc6a598500, C4<1>, C4<1>;
v000001dc6a4f8600_0 .net *"_ivl_1", 0 0, L_000001dc6a5980a0;  1 drivers
v000001dc6a4f7fc0_0 .net *"_ivl_2", 0 0, L_000001dc6a598500;  1 drivers
S_000001dc6a4f4960 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a4f47d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a591b30 .functor XOR 1, L_000001dc6a5985a0, L_000001dc6a597ce0, L_000001dc6a596b60, C4<0>;
L_000001dc6a592620 .functor AND 1, L_000001dc6a5985a0, L_000001dc6a596b60, C4<1>, C4<1>;
L_000001dc6a592bd0 .functor AND 1, L_000001dc6a597ce0, L_000001dc6a596b60, C4<1>, C4<1>;
L_000001dc6a591c10 .functor AND 1, L_000001dc6a5985a0, L_000001dc6a597ce0, C4<1>, C4<1>;
L_000001dc6a5919e0 .functor OR 1, L_000001dc6a592620, L_000001dc6a592bd0, L_000001dc6a591c10, C4<0>;
v000001dc6a4f87e0_0 .net "a", 0 0, L_000001dc6a5985a0;  1 drivers
v000001dc6a4f95a0_0 .net "b", 0 0, L_000001dc6a597ce0;  1 drivers
v000001dc6a4f9820_0 .net "cin", 0 0, L_000001dc6a596b60;  1 drivers
v000001dc6a4f7660_0 .net "cout", 0 0, L_000001dc6a5919e0;  1 drivers
v000001dc6a4f75c0_0 .net "sum", 0 0, L_000001dc6a591b30;  1 drivers
v000001dc6a4f7700_0 .net "temp1", 0 0, L_000001dc6a592620;  1 drivers
v000001dc6a4f9b40_0 .net "temp2", 0 0, L_000001dc6a592bd0;  1 drivers
v000001dc6a4f7a20_0 .net "temp3", 0 0, L_000001dc6a591c10;  1 drivers
S_000001dc6a47e1b0 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a12d080;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a591e40 .functor AND 1, L_000001dc6a596660, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a592f50 .functor AND 1, L_000001dc6a597920, L_000001dc6a5921c0, C4<1>, C4<1>;
L_000001dc6a5921c0 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a592cb0 .functor OR 1, L_000001dc6a591e40, L_000001dc6a592f50, C4<0>, C4<0>;
v000001dc6a4f8ec0_0 .net *"_ivl_2", 0 0, L_000001dc6a5921c0;  1 drivers
v000001dc6a4f8b00_0 .net "a", 0 0, L_000001dc6a596660;  1 drivers
v000001dc6a4f7c00_0 .net "b", 0 0, L_000001dc6a597920;  1 drivers
v000001dc6a4f8ba0_0 .net "out", 0 0, L_000001dc6a592cb0;  1 drivers
v000001dc6a4f93c0_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a4f7d40_0 .net "temp1", 0 0, L_000001dc6a591e40;  1 drivers
v000001dc6a4f86a0_0 .net "temp2", 0 0, L_000001dc6a592f50;  1 drivers
S_000001dc6a47e020 .scope generate, "named2[8]" "named2[8]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a12b0a0 .param/l "i" 0 3 34, +C4<01000>;
S_000001dc6a47db70 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a47e020;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a12abe0 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a590b00 .functor BUFZ 1, L_000001dc6a5990e0, C4<0>, C4<0>, C4<0>;
v000001dc6a4fd560_0 .net *"_ivl_109", 0 0, L_000001dc6a58fd00;  1 drivers
v000001dc6a4fcca0_0 .net *"_ivl_114", 0 0, L_000001dc6a5901d0;  1 drivers
v000001dc6a4fdb00_0 .net *"_ivl_122", 0 0, L_000001dc6a590b00;  1 drivers
L_000001dc6a5b6438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a4fd7e0_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6438;  1 drivers
L_000001dc6a5b6480 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a4fd2e0_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6480;  1 drivers
v000001dc6a4fe820_0 .net *"_ivl_18", 0 0, L_000001dc6a593030;  1 drivers
v000001dc6a4fdd80_0 .net *"_ivl_22", 0 0, L_000001dc6a591c80;  1 drivers
v000001dc6a4feb40_0 .net *"_ivl_33", 0 0, L_000001dc6a593570;  1 drivers
v000001dc6a4fd380_0 .net *"_ivl_37", 0 0, L_000001dc6a5936c0;  1 drivers
v000001dc6a4fe500_0 .net *"_ivl_48", 0 0, L_000001dc6a593730;  1 drivers
v000001dc6a4fd420_0 .net *"_ivl_52", 0 0, L_000001dc6a5939d0;  1 drivers
v000001dc6a4fd9c0_0 .net *"_ivl_63", 0 0, L_000001dc6a593500;  1 drivers
v000001dc6a4fc660_0 .net *"_ivl_67", 0 0, L_000001dc6a5914a0;  1 drivers
v000001dc6a4fde20_0 .net *"_ivl_7", 0 0, L_000001dc6a5917b0;  1 drivers
v000001dc6a4fcde0_0 .net *"_ivl_78", 0 0, L_000001dc6a590a20;  1 drivers
v000001dc6a4fdba0_0 .net *"_ivl_82", 0 0, L_000001dc6a590390;  1 drivers
v000001dc6a4fdce0_0 .net *"_ivl_93", 0 0, L_000001dc6a5908d0;  1 drivers
v000001dc6a4fd600_0 .net *"_ivl_97", 0 0, L_000001dc6a58fec0;  1 drivers
v000001dc6a4fe0a0_0 .net "a", 7 0, L_000001dc6a599680;  1 drivers
v000001dc6a4fdc40_0 .net "b", 7 0, L_000001dc6a599d60;  1 drivers
v000001dc6a4fd060_0 .net "cin", 0 0, L_000001dc6a5990e0;  1 drivers
v000001dc6a4fe8c0_0 .net "cout", 8 0, L_000001dc6a598a00;  1 drivers
v000001dc6a4febe0_0 .net "kcout", 0 0, L_000001dc6a599a40;  1 drivers
RS_000001dc6a4a59d8 .resolv tri, L_000001dc6a59ae40, L_000001dc6a59a940;
v000001dc6a4fe000_0 .net8 "moderator", 7 0, RS_000001dc6a4a59d8;  2 drivers
v000001dc6a4fd740_0 .net "moderator_and", 7 0, L_000001dc6a5999a0;  1 drivers
v000001dc6a4fce80_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a4fec80_0 .net "sum", 7 0, L_000001dc6a59a8a0;  1 drivers
L_000001dc6a597b00 .part L_000001dc6a599680, 0, 1;
L_000001dc6a596fc0 .part L_000001dc6a599d60, 0, 1;
L_000001dc6a596c00 .part L_000001dc6a598a00, 0, 1;
L_000001dc6a597ba0 .part L_000001dc6a599680, 0, 1;
L_000001dc6a597240 .part L_000001dc6a599d60, 0, 1;
L_000001dc6a597060 .part L_000001dc6a599680, 1, 1;
L_000001dc6a597e20 .part L_000001dc6a599d60, 1, 1;
L_000001dc6a598780 .part L_000001dc6a598a00, 1, 1;
L_000001dc6a5972e0 .part L_000001dc6a599680, 1, 1;
L_000001dc6a5963e0 .part L_000001dc6a599d60, 1, 1;
L_000001dc6a597c40 .part L_000001dc6a5999a0, 0, 1;
L_000001dc6a5974c0 .part RS_000001dc6a4a59d8, 1, 1;
L_000001dc6a596020 .part L_000001dc6a599680, 2, 1;
L_000001dc6a597f60 .part L_000001dc6a599d60, 2, 1;
L_000001dc6a596840 .part L_000001dc6a598a00, 2, 1;
L_000001dc6a597d80 .part L_000001dc6a599680, 2, 1;
L_000001dc6a597ec0 .part L_000001dc6a599d60, 2, 1;
L_000001dc6a596520 .part L_000001dc6a5999a0, 1, 1;
L_000001dc6a596340 .part RS_000001dc6a4a59d8, 2, 1;
L_000001dc6a596160 .part L_000001dc6a599680, 3, 1;
L_000001dc6a596700 .part L_000001dc6a599d60, 3, 1;
L_000001dc6a5965c0 .part L_000001dc6a598a00, 3, 1;
L_000001dc6a598320 .part L_000001dc6a599680, 3, 1;
L_000001dc6a597560 .part L_000001dc6a599d60, 3, 1;
L_000001dc6a5983c0 .part L_000001dc6a5999a0, 2, 1;
L_000001dc6a598000 .part RS_000001dc6a4a59d8, 3, 1;
L_000001dc6a597380 .part L_000001dc6a599680, 4, 1;
L_000001dc6a598460 .part L_000001dc6a599d60, 4, 1;
L_000001dc6a597600 .part L_000001dc6a598a00, 4, 1;
L_000001dc6a5967a0 .part L_000001dc6a599680, 4, 1;
L_000001dc6a5968e0 .part L_000001dc6a599d60, 4, 1;
L_000001dc6a596980 .part L_000001dc6a5999a0, 3, 1;
L_000001dc6a597740 .part RS_000001dc6a4a59d8, 4, 1;
L_000001dc6a596a20 .part L_000001dc6a599680, 5, 1;
L_000001dc6a596ca0 .part L_000001dc6a599d60, 5, 1;
L_000001dc6a597100 .part L_000001dc6a598a00, 5, 1;
L_000001dc6a5971a0 .part L_000001dc6a599680, 5, 1;
L_000001dc6a599180 .part L_000001dc6a599d60, 5, 1;
L_000001dc6a59a4e0 .part L_000001dc6a5999a0, 4, 1;
L_000001dc6a59a620 .part RS_000001dc6a4a59d8, 5, 1;
L_000001dc6a59aa80 .part L_000001dc6a599680, 6, 1;
L_000001dc6a598be0 .part L_000001dc6a599d60, 6, 1;
L_000001dc6a599360 .part L_000001dc6a598a00, 6, 1;
L_000001dc6a59ab20 .part L_000001dc6a599680, 6, 1;
L_000001dc6a598960 .part L_000001dc6a599d60, 6, 1;
L_000001dc6a5997c0 .part L_000001dc6a5999a0, 5, 1;
L_000001dc6a598d20 .part RS_000001dc6a4a59d8, 6, 1;
L_000001dc6a599cc0 .part L_000001dc6a599680, 7, 1;
L_000001dc6a59ad00 .part L_000001dc6a599d60, 7, 1;
L_000001dc6a59a580 .part L_000001dc6a598a00, 7, 1;
LS_000001dc6a59a8a0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5923f0, L_000001dc6a592e00, L_000001dc6a592930, L_000001dc6a593960;
LS_000001dc6a59a8a0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a593880, L_000001dc6a590cc0, L_000001dc6a5915f0, L_000001dc6a591580;
L_000001dc6a59a8a0 .concat8 [ 4 4 0 0], LS_000001dc6a59a8a0_0_0, LS_000001dc6a59a8a0_0_4;
LS_000001dc6a59ae40_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5917b0, L_000001dc6a593030, L_000001dc6a593570, L_000001dc6a593730;
LS_000001dc6a59ae40_0_4 .concat8 [ 1 1 1 1], L_000001dc6a593500, L_000001dc6a590a20, L_000001dc6a5908d0, L_000001dc6a58fd00;
L_000001dc6a59ae40 .concat8 [ 4 4 0 0], LS_000001dc6a59ae40_0_0, LS_000001dc6a59ae40_0_4;
L_000001dc6a59ada0 .part L_000001dc6a599680, 7, 1;
L_000001dc6a599400 .part L_000001dc6a599d60, 7, 1;
L_000001dc6a599fe0 .part L_000001dc6a5999a0, 6, 1;
L_000001dc6a59abc0 .part RS_000001dc6a4a59d8, 7, 1;
LS_000001dc6a598a00_0_0 .concat8 [ 1 1 1 1], L_000001dc6a590b00, L_000001dc6a593110, L_000001dc6a592380, L_000001dc6a5938f0;
LS_000001dc6a598a00_0_4 .concat8 [ 1 1 1 1], L_000001dc6a593420, L_000001dc6a5933b0, L_000001dc6a590400, L_000001dc6a591120;
LS_000001dc6a598a00_0_8 .concat8 [ 1 0 0 0], L_000001dc6a5907f0;
L_000001dc6a598a00 .concat8 [ 4 4 1 0], LS_000001dc6a598a00_0_0, LS_000001dc6a598a00_0_4, LS_000001dc6a598a00_0_8;
L_000001dc6a59a940 .part/pv L_000001dc6a5b6438, 0, 1, 8;
LS_000001dc6a5999a0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6480, L_000001dc6a591c80, L_000001dc6a5936c0, L_000001dc6a5939d0;
LS_000001dc6a5999a0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a5914a0, L_000001dc6a590390, L_000001dc6a58fec0, L_000001dc6a5901d0;
L_000001dc6a5999a0 .concat8 [ 4 4 0 0], LS_000001dc6a5999a0_0_0, LS_000001dc6a5999a0_0_4;
L_000001dc6a59a760 .part L_000001dc6a5999a0, 7, 1;
L_000001dc6a599a40 .part L_000001dc6a598a00, 8, 1;
S_000001dc6a47dd00 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a47db70;
 .timescale -9 -9;
P_000001dc6a3bfe50 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a5917b0 .functor XOR 1, L_000001dc6a597ba0, L_000001dc6a597240, C4<0>, C4<0>;
v000001dc6a4f8ce0_0 .net *"_ivl_4", 0 0, L_000001dc6a597ba0;  1 drivers
v000001dc6a4f90a0_0 .net *"_ivl_5", 0 0, L_000001dc6a597240;  1 drivers
S_000001dc6a47d210 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a47dd00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a5923f0 .functor XOR 1, L_000001dc6a597b00, L_000001dc6a596fc0, L_000001dc6a596c00, C4<0>;
L_000001dc6a591ac0 .functor AND 1, L_000001dc6a597b00, L_000001dc6a596c00, C4<1>, C4<1>;
L_000001dc6a592770 .functor AND 1, L_000001dc6a596fc0, L_000001dc6a596c00, C4<1>, C4<1>;
L_000001dc6a593340 .functor AND 1, L_000001dc6a597b00, L_000001dc6a596fc0, C4<1>, C4<1>;
L_000001dc6a593110 .functor OR 1, L_000001dc6a591ac0, L_000001dc6a592770, L_000001dc6a593340, C4<0>;
v000001dc6a4f7de0_0 .net "a", 0 0, L_000001dc6a597b00;  1 drivers
v000001dc6a4f7e80_0 .net "b", 0 0, L_000001dc6a596fc0;  1 drivers
v000001dc6a4f81a0_0 .net "cin", 0 0, L_000001dc6a596c00;  1 drivers
v000001dc6a4f8c40_0 .net "cout", 0 0, L_000001dc6a593110;  1 drivers
v000001dc6a4f98c0_0 .net "sum", 0 0, L_000001dc6a5923f0;  1 drivers
v000001dc6a4f9960_0 .net "temp1", 0 0, L_000001dc6a591ac0;  1 drivers
v000001dc6a4f9000_0 .net "temp2", 0 0, L_000001dc6a592770;  1 drivers
v000001dc6a4f9c80_0 .net "temp3", 0 0, L_000001dc6a593340;  1 drivers
S_000001dc6a47d3a0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a47db70;
 .timescale -9 -9;
P_000001dc6a3c0350 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a593030 .functor XOR 1, L_000001dc6a5972e0, L_000001dc6a5963e0, C4<0>, C4<0>;
v000001dc6a4fa180_0 .net *"_ivl_4", 0 0, L_000001dc6a5972e0;  1 drivers
v000001dc6a4fc3e0_0 .net *"_ivl_5", 0 0, L_000001dc6a5963e0;  1 drivers
S_000001dc6a47e4d0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a47d3a0;
 .timescale -9 -9;
L_000001dc6a591c80 .functor AND 1, L_000001dc6a597c40, L_000001dc6a5974c0, C4<1>, C4<1>;
v000001dc6a4f9140_0 .net *"_ivl_1", 0 0, L_000001dc6a597c40;  1 drivers
v000001dc6a4f91e0_0 .net *"_ivl_2", 0 0, L_000001dc6a5974c0;  1 drivers
S_000001dc6a47e340 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a47d3a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a592e00 .functor XOR 1, L_000001dc6a597060, L_000001dc6a597e20, L_000001dc6a598780, C4<0>;
L_000001dc6a591eb0 .functor AND 1, L_000001dc6a597060, L_000001dc6a598780, C4<1>, C4<1>;
L_000001dc6a592e70 .functor AND 1, L_000001dc6a597e20, L_000001dc6a598780, C4<1>, C4<1>;
L_000001dc6a592310 .functor AND 1, L_000001dc6a597060, L_000001dc6a597e20, C4<1>, C4<1>;
L_000001dc6a592380 .functor OR 1, L_000001dc6a591eb0, L_000001dc6a592e70, L_000001dc6a592310, C4<0>;
v000001dc6a4f9500_0 .net "a", 0 0, L_000001dc6a597060;  1 drivers
v000001dc6a4f9640_0 .net "b", 0 0, L_000001dc6a597e20;  1 drivers
v000001dc6a4f96e0_0 .net "cin", 0 0, L_000001dc6a598780;  1 drivers
v000001dc6a4f9780_0 .net "cout", 0 0, L_000001dc6a592380;  1 drivers
v000001dc6a4f7520_0 .net "sum", 0 0, L_000001dc6a592e00;  1 drivers
v000001dc6a4fba80_0 .net "temp1", 0 0, L_000001dc6a591eb0;  1 drivers
v000001dc6a4faae0_0 .net "temp2", 0 0, L_000001dc6a592e70;  1 drivers
v000001dc6a4fafe0_0 .net "temp3", 0 0, L_000001dc6a592310;  1 drivers
S_000001dc6a47e660 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a47db70;
 .timescale -9 -9;
P_000001dc6a3bf810 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a593570 .functor XOR 1, L_000001dc6a597d80, L_000001dc6a597ec0, C4<0>, C4<0>;
v000001dc6a4fbb20_0 .net *"_ivl_4", 0 0, L_000001dc6a597d80;  1 drivers
v000001dc6a4fa540_0 .net *"_ivl_5", 0 0, L_000001dc6a597ec0;  1 drivers
S_000001dc6a47d850 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a47e660;
 .timescale -9 -9;
L_000001dc6a5936c0 .functor AND 1, L_000001dc6a596520, L_000001dc6a596340, C4<1>, C4<1>;
v000001dc6a4fb760_0 .net *"_ivl_1", 0 0, L_000001dc6a596520;  1 drivers
v000001dc6a4fab80_0 .net *"_ivl_2", 0 0, L_000001dc6a596340;  1 drivers
S_000001dc6a47e7f0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a47e660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a592930 .functor XOR 1, L_000001dc6a596020, L_000001dc6a597f60, L_000001dc6a596840, C4<0>;
L_000001dc6a592af0 .functor AND 1, L_000001dc6a596020, L_000001dc6a596840, C4<1>, C4<1>;
L_000001dc6a592ee0 .functor AND 1, L_000001dc6a597f60, L_000001dc6a596840, C4<1>, C4<1>;
L_000001dc6a5937a0 .functor AND 1, L_000001dc6a596020, L_000001dc6a597f60, C4<1>, C4<1>;
L_000001dc6a5938f0 .functor OR 1, L_000001dc6a592af0, L_000001dc6a592ee0, L_000001dc6a5937a0, C4<0>;
v000001dc6a4fa360_0 .net "a", 0 0, L_000001dc6a596020;  1 drivers
v000001dc6a4fb580_0 .net "b", 0 0, L_000001dc6a597f60;  1 drivers
v000001dc6a4fac20_0 .net "cin", 0 0, L_000001dc6a596840;  1 drivers
v000001dc6a4facc0_0 .net "cout", 0 0, L_000001dc6a5938f0;  1 drivers
v000001dc6a4fc2a0_0 .net "sum", 0 0, L_000001dc6a592930;  1 drivers
v000001dc6a4faa40_0 .net "temp1", 0 0, L_000001dc6a592af0;  1 drivers
v000001dc6a4fa680_0 .net "temp2", 0 0, L_000001dc6a592ee0;  1 drivers
v000001dc6a4fbbc0_0 .net "temp3", 0 0, L_000001dc6a5937a0;  1 drivers
S_000001dc6a47d6c0 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a47db70;
 .timescale -9 -9;
P_000001dc6a3bff10 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a593730 .functor XOR 1, L_000001dc6a598320, L_000001dc6a597560, C4<0>, C4<0>;
v000001dc6a4fbd00_0 .net *"_ivl_4", 0 0, L_000001dc6a598320;  1 drivers
v000001dc6a4fa220_0 .net *"_ivl_5", 0 0, L_000001dc6a597560;  1 drivers
S_000001dc6a47d530 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a47d6c0;
 .timescale -9 -9;
L_000001dc6a5939d0 .functor AND 1, L_000001dc6a5983c0, L_000001dc6a598000, C4<1>, C4<1>;
v000001dc6a4fb1c0_0 .net *"_ivl_1", 0 0, L_000001dc6a5983c0;  1 drivers
v000001dc6a4fa400_0 .net *"_ivl_2", 0 0, L_000001dc6a598000;  1 drivers
S_000001dc6a47e980 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a47d6c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a593960 .functor XOR 1, L_000001dc6a596160, L_000001dc6a596700, L_000001dc6a5965c0, C4<0>;
L_000001dc6a593650 .functor AND 1, L_000001dc6a596160, L_000001dc6a5965c0, C4<1>, C4<1>;
L_000001dc6a5935e0 .functor AND 1, L_000001dc6a596700, L_000001dc6a5965c0, C4<1>, C4<1>;
L_000001dc6a593810 .functor AND 1, L_000001dc6a596160, L_000001dc6a596700, C4<1>, C4<1>;
L_000001dc6a593420 .functor OR 1, L_000001dc6a593650, L_000001dc6a5935e0, L_000001dc6a593810, C4<0>;
v000001dc6a4fb620_0 .net "a", 0 0, L_000001dc6a596160;  1 drivers
v000001dc6a4fc340_0 .net "b", 0 0, L_000001dc6a596700;  1 drivers
v000001dc6a4fad60_0 .net "cin", 0 0, L_000001dc6a5965c0;  1 drivers
v000001dc6a4f9e60_0 .net "cout", 0 0, L_000001dc6a593420;  1 drivers
v000001dc6a4fbc60_0 .net "sum", 0 0, L_000001dc6a593960;  1 drivers
v000001dc6a4f9dc0_0 .net "temp1", 0 0, L_000001dc6a593650;  1 drivers
v000001dc6a4fb260_0 .net "temp2", 0 0, L_000001dc6a5935e0;  1 drivers
v000001dc6a4fae00_0 .net "temp3", 0 0, L_000001dc6a593810;  1 drivers
S_000001dc6a47d9e0 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a47db70;
 .timescale -9 -9;
P_000001dc6a3c0410 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a593500 .functor XOR 1, L_000001dc6a5967a0, L_000001dc6a5968e0, C4<0>, C4<0>;
v000001dc6a4fc0c0_0 .net *"_ivl_4", 0 0, L_000001dc6a5967a0;  1 drivers
v000001dc6a4fb8a0_0 .net *"_ivl_5", 0 0, L_000001dc6a5968e0;  1 drivers
S_000001dc6a47eb10 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a47d9e0;
 .timescale -9 -9;
L_000001dc6a5914a0 .functor AND 1, L_000001dc6a596980, L_000001dc6a597740, C4<1>, C4<1>;
v000001dc6a4fc020_0 .net *"_ivl_1", 0 0, L_000001dc6a596980;  1 drivers
v000001dc6a4fb800_0 .net *"_ivl_2", 0 0, L_000001dc6a597740;  1 drivers
S_000001dc6a47de90 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a47d9e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a593880 .functor XOR 1, L_000001dc6a597380, L_000001dc6a598460, L_000001dc6a597600, C4<0>;
L_000001dc6a593490 .functor AND 1, L_000001dc6a597380, L_000001dc6a597600, C4<1>, C4<1>;
L_000001dc6a593ab0 .functor AND 1, L_000001dc6a598460, L_000001dc6a597600, C4<1>, C4<1>;
L_000001dc6a593a40 .functor AND 1, L_000001dc6a597380, L_000001dc6a598460, C4<1>, C4<1>;
L_000001dc6a5933b0 .functor OR 1, L_000001dc6a593490, L_000001dc6a593ab0, L_000001dc6a593a40, C4<0>;
v000001dc6a4fc480_0 .net "a", 0 0, L_000001dc6a597380;  1 drivers
v000001dc6a4fa7c0_0 .net "b", 0 0, L_000001dc6a598460;  1 drivers
v000001dc6a4fa5e0_0 .net "cin", 0 0, L_000001dc6a597600;  1 drivers
v000001dc6a4fb120_0 .net "cout", 0 0, L_000001dc6a5933b0;  1 drivers
v000001dc6a4fa2c0_0 .net "sum", 0 0, L_000001dc6a593880;  1 drivers
v000001dc6a4fbda0_0 .net "temp1", 0 0, L_000001dc6a593490;  1 drivers
v000001dc6a4fbe40_0 .net "temp2", 0 0, L_000001dc6a593ab0;  1 drivers
v000001dc6a4fa720_0 .net "temp3", 0 0, L_000001dc6a593a40;  1 drivers
S_000001dc6a47cd60 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a47db70;
 .timescale -9 -9;
P_000001dc6a3c0110 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a590a20 .functor XOR 1, L_000001dc6a5971a0, L_000001dc6a599180, C4<0>, C4<0>;
v000001dc6a4f9f00_0 .net *"_ivl_4", 0 0, L_000001dc6a5971a0;  1 drivers
v000001dc6a4fa860_0 .net *"_ivl_5", 0 0, L_000001dc6a599180;  1 drivers
S_000001dc6a47cef0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a47cd60;
 .timescale -9 -9;
L_000001dc6a590390 .functor AND 1, L_000001dc6a59a4e0, L_000001dc6a59a620, C4<1>, C4<1>;
v000001dc6a4fb080_0 .net *"_ivl_1", 0 0, L_000001dc6a59a4e0;  1 drivers
v000001dc6a4fa0e0_0 .net *"_ivl_2", 0 0, L_000001dc6a59a620;  1 drivers
S_000001dc6a47d080 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a47cd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a590cc0 .functor XOR 1, L_000001dc6a596a20, L_000001dc6a596ca0, L_000001dc6a597100, C4<0>;
L_000001dc6a591660 .functor AND 1, L_000001dc6a596a20, L_000001dc6a597100, C4<1>, C4<1>;
L_000001dc6a590e80 .functor AND 1, L_000001dc6a596ca0, L_000001dc6a597100, C4<1>, C4<1>;
L_000001dc6a591190 .functor AND 1, L_000001dc6a596a20, L_000001dc6a596ca0, C4<1>, C4<1>;
L_000001dc6a590400 .functor OR 1, L_000001dc6a591660, L_000001dc6a590e80, L_000001dc6a591190, C4<0>;
v000001dc6a4fb9e0_0 .net "a", 0 0, L_000001dc6a596a20;  1 drivers
v000001dc6a4f9d20_0 .net "b", 0 0, L_000001dc6a596ca0;  1 drivers
v000001dc6a4fa4a0_0 .net "cin", 0 0, L_000001dc6a597100;  1 drivers
v000001dc6a4fc160_0 .net "cout", 0 0, L_000001dc6a590400;  1 drivers
v000001dc6a4faea0_0 .net "sum", 0 0, L_000001dc6a590cc0;  1 drivers
v000001dc6a4fc200_0 .net "temp1", 0 0, L_000001dc6a591660;  1 drivers
v000001dc6a4fb300_0 .net "temp2", 0 0, L_000001dc6a590e80;  1 drivers
v000001dc6a4fa040_0 .net "temp3", 0 0, L_000001dc6a591190;  1 drivers
S_000001dc6a5051b0 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a47db70;
 .timescale -9 -9;
P_000001dc6a3c0190 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a5908d0 .functor XOR 1, L_000001dc6a59ab20, L_000001dc6a598960, C4<0>, C4<0>;
v000001dc6a4fbf80_0 .net *"_ivl_4", 0 0, L_000001dc6a59ab20;  1 drivers
v000001dc6a4feaa0_0 .net *"_ivl_5", 0 0, L_000001dc6a598960;  1 drivers
S_000001dc6a505660 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a5051b0;
 .timescale -9 -9;
L_000001dc6a58fec0 .functor AND 1, L_000001dc6a5997c0, L_000001dc6a598d20, C4<1>, C4<1>;
v000001dc6a4f9fa0_0 .net *"_ivl_1", 0 0, L_000001dc6a5997c0;  1 drivers
v000001dc6a4fa900_0 .net *"_ivl_2", 0 0, L_000001dc6a598d20;  1 drivers
S_000001dc6a5054d0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a5051b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a5915f0 .functor XOR 1, L_000001dc6a59aa80, L_000001dc6a598be0, L_000001dc6a599360, C4<0>;
L_000001dc6a58fe50 .functor AND 1, L_000001dc6a59aa80, L_000001dc6a599360, C4<1>, C4<1>;
L_000001dc6a590c50 .functor AND 1, L_000001dc6a598be0, L_000001dc6a599360, C4<1>, C4<1>;
L_000001dc6a5910b0 .functor AND 1, L_000001dc6a59aa80, L_000001dc6a598be0, C4<1>, C4<1>;
L_000001dc6a591120 .functor OR 1, L_000001dc6a58fe50, L_000001dc6a590c50, L_000001dc6a5910b0, C4<0>;
v000001dc6a4fbee0_0 .net "a", 0 0, L_000001dc6a59aa80;  1 drivers
v000001dc6a4fa9a0_0 .net "b", 0 0, L_000001dc6a598be0;  1 drivers
v000001dc6a4faf40_0 .net "cin", 0 0, L_000001dc6a599360;  1 drivers
v000001dc6a4fb3a0_0 .net "cout", 0 0, L_000001dc6a591120;  1 drivers
v000001dc6a4fb440_0 .net "sum", 0 0, L_000001dc6a5915f0;  1 drivers
v000001dc6a4fb4e0_0 .net "temp1", 0 0, L_000001dc6a58fe50;  1 drivers
v000001dc6a4fb6c0_0 .net "temp2", 0 0, L_000001dc6a590c50;  1 drivers
v000001dc6a4fb940_0 .net "temp3", 0 0, L_000001dc6a5910b0;  1 drivers
S_000001dc6a506920 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a47db70;
 .timescale -9 -9;
P_000001dc6a3bf890 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a58fd00 .functor XOR 1, L_000001dc6a59ada0, L_000001dc6a599400, C4<0>, C4<0>;
v000001dc6a4fcd40_0 .net *"_ivl_4", 0 0, L_000001dc6a59ada0;  1 drivers
v000001dc6a4fc7a0_0 .net *"_ivl_5", 0 0, L_000001dc6a599400;  1 drivers
S_000001dc6a505e30 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a506920;
 .timescale -9 -9;
L_000001dc6a5901d0 .functor AND 1, L_000001dc6a599fe0, L_000001dc6a59abc0, C4<1>, C4<1>;
v000001dc6a4fc8e0_0 .net *"_ivl_1", 0 0, L_000001dc6a599fe0;  1 drivers
v000001dc6a4fdf60_0 .net *"_ivl_2", 0 0, L_000001dc6a59abc0;  1 drivers
S_000001dc6a505ca0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a506920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a591580 .functor XOR 1, L_000001dc6a599cc0, L_000001dc6a59ad00, L_000001dc6a59a580, C4<0>;
L_000001dc6a590a90 .functor AND 1, L_000001dc6a599cc0, L_000001dc6a59a580, C4<1>, C4<1>;
L_000001dc6a590470 .functor AND 1, L_000001dc6a59ad00, L_000001dc6a59a580, C4<1>, C4<1>;
L_000001dc6a58fbb0 .functor AND 1, L_000001dc6a599cc0, L_000001dc6a59ad00, C4<1>, C4<1>;
L_000001dc6a5907f0 .functor OR 1, L_000001dc6a590a90, L_000001dc6a590470, L_000001dc6a58fbb0, C4<0>;
v000001dc6a4fcf20_0 .net "a", 0 0, L_000001dc6a599cc0;  1 drivers
v000001dc6a4fc980_0 .net "b", 0 0, L_000001dc6a59ad00;  1 drivers
v000001dc6a4fd240_0 .net "cin", 0 0, L_000001dc6a59a580;  1 drivers
v000001dc6a4fc700_0 .net "cout", 0 0, L_000001dc6a5907f0;  1 drivers
v000001dc6a4fc5c0_0 .net "sum", 0 0, L_000001dc6a591580;  1 drivers
v000001dc6a4fe280_0 .net "temp1", 0 0, L_000001dc6a590a90;  1 drivers
v000001dc6a4fcfc0_0 .net "temp2", 0 0, L_000001dc6a590470;  1 drivers
v000001dc6a4fdec0_0 .net "temp3", 0 0, L_000001dc6a58fbb0;  1 drivers
S_000001dc6a5062e0 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a47e020;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a591510 .functor AND 1, L_000001dc6a599ae0, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a5916d0 .functor AND 1, L_000001dc6a59a6c0, L_000001dc6a591350, C4<1>, C4<1>;
L_000001dc6a591350 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a590860 .functor OR 1, L_000001dc6a591510, L_000001dc6a5916d0, C4<0>, C4<0>;
v000001dc6a4fd920_0 .net *"_ivl_2", 0 0, L_000001dc6a591350;  1 drivers
v000001dc6a4fd6a0_0 .net "a", 0 0, L_000001dc6a599ae0;  1 drivers
v000001dc6a4fe140_0 .net "b", 0 0, L_000001dc6a59a6c0;  1 drivers
v000001dc6a4fe1e0_0 .net "out", 0 0, L_000001dc6a590860;  1 drivers
v000001dc6a4fe320_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a4fd4c0_0 .net "temp1", 0 0, L_000001dc6a591510;  1 drivers
v000001dc6a4fd880_0 .net "temp2", 0 0, L_000001dc6a5916d0;  1 drivers
S_000001dc6a506600 .scope generate, "named2[16]" "named2[16]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3bfa50 .param/l "i" 0 3 34, +C4<010000>;
S_000001dc6a506ab0 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a506600;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3bff50 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a6012e0 .functor BUFZ 1, L_000001dc6a59bb60, C4<0>, C4<0>, C4<0>;
v000001dc6a503280_0 .net *"_ivl_109", 0 0, L_000001dc6a601ac0;  1 drivers
v000001dc6a502100_0 .net *"_ivl_114", 0 0, L_000001dc6a6028c0;  1 drivers
v000001dc6a502740_0 .net *"_ivl_122", 0 0, L_000001dc6a6012e0;  1 drivers
L_000001dc6a5b64c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a503460_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b64c8;  1 drivers
L_000001dc6a5b6510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a5021a0_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6510;  1 drivers
v000001dc6a502d80_0 .net *"_ivl_18", 0 0, L_000001dc6a590fd0;  1 drivers
v000001dc6a501a20_0 .net *"_ivl_22", 0 0, L_000001dc6a5904e0;  1 drivers
v000001dc6a503aa0_0 .net *"_ivl_33", 0 0, L_000001dc6a591270;  1 drivers
v000001dc6a5029c0_0 .net *"_ivl_37", 0 0, L_000001dc6a591430;  1 drivers
v000001dc6a502240_0 .net *"_ivl_48", 0 0, L_000001dc6a58fd70;  1 drivers
v000001dc6a503320_0 .net *"_ivl_52", 0 0, L_000001dc6a590320;  1 drivers
v000001dc6a502e20_0 .net *"_ivl_63", 0 0, L_000001dc6a5900f0;  1 drivers
v000001dc6a502880_0 .net *"_ivl_67", 0 0, L_000001dc6a590160;  1 drivers
v000001dc6a501840_0 .net *"_ivl_7", 0 0, L_000001dc6a590ef0;  1 drivers
v000001dc6a501980_0 .net *"_ivl_78", 0 0, L_000001dc6a600e10;  1 drivers
v000001dc6a503b40_0 .net *"_ivl_82", 0 0, L_000001dc6a601190;  1 drivers
v000001dc6a503be0_0 .net *"_ivl_93", 0 0, L_000001dc6a6027e0;  1 drivers
v000001dc6a502b00_0 .net *"_ivl_97", 0 0, L_000001dc6a601270;  1 drivers
v000001dc6a5017a0_0 .net "a", 7 0, L_000001dc6a59c9c0;  1 drivers
v000001dc6a503a00_0 .net "b", 7 0, L_000001dc6a59cb00;  1 drivers
v000001dc6a501ac0_0 .net "cin", 0 0, L_000001dc6a59bb60;  1 drivers
v000001dc6a501660_0 .net "cout", 8 0, L_000001dc6a59cd80;  1 drivers
v000001dc6a5033c0_0 .net "kcout", 0 0, L_000001dc6a59d320;  1 drivers
RS_000001dc6a4a7ad8 .resolv tri, L_000001dc6a59be80, L_000001dc6a59c6a0;
v000001dc6a501b60_0 .net8 "moderator", 7 0, RS_000001dc6a4a7ad8;  2 drivers
v000001dc6a501de0_0 .net "moderator_and", 7 0, L_000001dc6a59c880;  1 drivers
v000001dc6a502f60_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a502ba0_0 .net "sum", 7 0, L_000001dc6a59b520;  1 drivers
L_000001dc6a59a080 .part L_000001dc6a59c9c0, 0, 1;
L_000001dc6a59a3a0 .part L_000001dc6a59cb00, 0, 1;
L_000001dc6a5995e0 .part L_000001dc6a59cd80, 0, 1;
L_000001dc6a598aa0 .part L_000001dc6a59c9c0, 0, 1;
L_000001dc6a598c80 .part L_000001dc6a59cb00, 0, 1;
L_000001dc6a599b80 .part L_000001dc6a59c9c0, 1, 1;
L_000001dc6a59aee0 .part L_000001dc6a59cb00, 1, 1;
L_000001dc6a598b40 .part L_000001dc6a59cd80, 1, 1;
L_000001dc6a599e00 .part L_000001dc6a59c9c0, 1, 1;
L_000001dc6a599220 .part L_000001dc6a59cb00, 1, 1;
L_000001dc6a59a120 .part L_000001dc6a59c880, 0, 1;
L_000001dc6a59a440 .part RS_000001dc6a4a7ad8, 1, 1;
L_000001dc6a59ac60 .part L_000001dc6a59c9c0, 2, 1;
L_000001dc6a59a800 .part L_000001dc6a59cb00, 2, 1;
L_000001dc6a59a9e0 .part L_000001dc6a59cd80, 2, 1;
L_000001dc6a5992c0 .part L_000001dc6a59c9c0, 2, 1;
L_000001dc6a599c20 .part L_000001dc6a59cb00, 2, 1;
L_000001dc6a598dc0 .part L_000001dc6a59c880, 1, 1;
L_000001dc6a59af80 .part RS_000001dc6a4a7ad8, 2, 1;
L_000001dc6a599ea0 .part L_000001dc6a59c9c0, 3, 1;
L_000001dc6a599f40 .part L_000001dc6a59cb00, 3, 1;
L_000001dc6a598e60 .part L_000001dc6a59cd80, 3, 1;
L_000001dc6a598f00 .part L_000001dc6a59c9c0, 3, 1;
L_000001dc6a5994a0 .part L_000001dc6a59cb00, 3, 1;
L_000001dc6a598820 .part L_000001dc6a59c880, 2, 1;
L_000001dc6a598fa0 .part RS_000001dc6a4a7ad8, 3, 1;
L_000001dc6a599720 .part L_000001dc6a59c9c0, 4, 1;
L_000001dc6a599040 .part L_000001dc6a59cb00, 4, 1;
L_000001dc6a59a1c0 .part L_000001dc6a59cd80, 4, 1;
L_000001dc6a599540 .part L_000001dc6a59c9c0, 4, 1;
L_000001dc6a59a260 .part L_000001dc6a59cb00, 4, 1;
L_000001dc6a599860 .part L_000001dc6a59c880, 3, 1;
L_000001dc6a599900 .part RS_000001dc6a4a7ad8, 4, 1;
L_000001dc6a59a300 .part L_000001dc6a59c9c0, 5, 1;
L_000001dc6a59c560 .part L_000001dc6a59cb00, 5, 1;
L_000001dc6a59b160 .part L_000001dc6a59cd80, 5, 1;
L_000001dc6a59c4c0 .part L_000001dc6a59c9c0, 5, 1;
L_000001dc6a59bfc0 .part L_000001dc6a59cb00, 5, 1;
L_000001dc6a59c600 .part L_000001dc6a59c880, 4, 1;
L_000001dc6a59d5a0 .part RS_000001dc6a4a7ad8, 5, 1;
L_000001dc6a59cba0 .part L_000001dc6a59c9c0, 6, 1;
L_000001dc6a59c2e0 .part L_000001dc6a59cb00, 6, 1;
L_000001dc6a59bc00 .part L_000001dc6a59cd80, 6, 1;
L_000001dc6a59b2a0 .part L_000001dc6a59c9c0, 6, 1;
L_000001dc6a59c420 .part L_000001dc6a59cb00, 6, 1;
L_000001dc6a59bf20 .part L_000001dc6a59c880, 5, 1;
L_000001dc6a59d640 .part RS_000001dc6a4a7ad8, 6, 1;
L_000001dc6a59d0a0 .part L_000001dc6a59c9c0, 7, 1;
L_000001dc6a59d280 .part L_000001dc6a59cb00, 7, 1;
L_000001dc6a59c1a0 .part L_000001dc6a59cd80, 7, 1;
LS_000001dc6a59b520_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5905c0, L_000001dc6a590b70, L_000001dc6a590630, L_000001dc6a591740;
LS_000001dc6a59b520_0_4 .concat8 [ 1 1 1 1], L_000001dc6a58fde0, L_000001dc6a590240, L_000001dc6a6021c0, L_000001dc6a601580;
L_000001dc6a59b520 .concat8 [ 4 4 0 0], LS_000001dc6a59b520_0_0, LS_000001dc6a59b520_0_4;
LS_000001dc6a59be80_0_0 .concat8 [ 1 1 1 1], L_000001dc6a590ef0, L_000001dc6a590fd0, L_000001dc6a591270, L_000001dc6a58fd70;
LS_000001dc6a59be80_0_4 .concat8 [ 1 1 1 1], L_000001dc6a5900f0, L_000001dc6a600e10, L_000001dc6a6027e0, L_000001dc6a601ac0;
L_000001dc6a59be80 .concat8 [ 4 4 0 0], LS_000001dc6a59be80_0_0, LS_000001dc6a59be80_0_4;
L_000001dc6a59c060 .part L_000001dc6a59c9c0, 7, 1;
L_000001dc6a59d1e0 .part L_000001dc6a59cb00, 7, 1;
L_000001dc6a59bde0 .part L_000001dc6a59c880, 6, 1;
L_000001dc6a59c380 .part RS_000001dc6a4a7ad8, 7, 1;
LS_000001dc6a59cd80_0_0 .concat8 [ 1 1 1 1], L_000001dc6a6012e0, L_000001dc6a590e10, L_000001dc6a591200, L_000001dc6a590710;
LS_000001dc6a59cd80_0_4 .concat8 [ 1 1 1 1], L_000001dc6a590780, L_000001dc6a590080, L_000001dc6a601b30, L_000001dc6a602230;
LS_000001dc6a59cd80_0_8 .concat8 [ 1 0 0 0], L_000001dc6a602850;
L_000001dc6a59cd80 .concat8 [ 4 4 1 0], LS_000001dc6a59cd80_0_0, LS_000001dc6a59cd80_0_4, LS_000001dc6a59cd80_0_8;
L_000001dc6a59c6a0 .part/pv L_000001dc6a5b64c8, 0, 1, 8;
LS_000001dc6a59c880_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6510, L_000001dc6a5904e0, L_000001dc6a591430, L_000001dc6a590320;
LS_000001dc6a59c880_0_4 .concat8 [ 1 1 1 1], L_000001dc6a590160, L_000001dc6a601190, L_000001dc6a601270, L_000001dc6a6028c0;
L_000001dc6a59c880 .concat8 [ 4 4 0 0], LS_000001dc6a59c880_0_0, LS_000001dc6a59c880_0_4;
L_000001dc6a59d6e0 .part L_000001dc6a59c880, 7, 1;
L_000001dc6a59d320 .part L_000001dc6a59cd80, 8, 1;
S_000001dc6a505340 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a506ab0;
 .timescale -9 -9;
P_000001dc6a3bfcd0 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a590ef0 .functor XOR 1, L_000001dc6a598aa0, L_000001dc6a598c80, C4<0>, C4<0>;
v000001dc6a4fda60_0 .net *"_ivl_4", 0 0, L_000001dc6a598aa0;  1 drivers
v000001dc6a4fe6e0_0 .net *"_ivl_5", 0 0, L_000001dc6a598c80;  1 drivers
S_000001dc6a506790 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a505340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a5905c0 .functor XOR 1, L_000001dc6a59a080, L_000001dc6a59a3a0, L_000001dc6a5995e0, C4<0>;
L_000001dc6a5909b0 .functor AND 1, L_000001dc6a59a080, L_000001dc6a5995e0, C4<1>, C4<1>;
L_000001dc6a590d30 .functor AND 1, L_000001dc6a59a3a0, L_000001dc6a5995e0, C4<1>, C4<1>;
L_000001dc6a590da0 .functor AND 1, L_000001dc6a59a080, L_000001dc6a59a3a0, C4<1>, C4<1>;
L_000001dc6a590e10 .functor OR 1, L_000001dc6a5909b0, L_000001dc6a590d30, L_000001dc6a590da0, C4<0>;
v000001dc6a4fe3c0_0 .net "a", 0 0, L_000001dc6a59a080;  1 drivers
v000001dc6a4fe780_0 .net "b", 0 0, L_000001dc6a59a3a0;  1 drivers
v000001dc6a4fc520_0 .net "cin", 0 0, L_000001dc6a5995e0;  1 drivers
v000001dc6a4fe460_0 .net "cout", 0 0, L_000001dc6a590e10;  1 drivers
v000001dc6a4fe960_0 .net "sum", 0 0, L_000001dc6a5905c0;  1 drivers
v000001dc6a4fe5a0_0 .net "temp1", 0 0, L_000001dc6a5909b0;  1 drivers
v000001dc6a4fe640_0 .net "temp2", 0 0, L_000001dc6a590d30;  1 drivers
v000001dc6a4fca20_0 .net "temp3", 0 0, L_000001dc6a590da0;  1 drivers
S_000001dc6a504d00 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a506ab0;
 .timescale -9 -9;
P_000001dc6a3bff90 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a590fd0 .functor XOR 1, L_000001dc6a599e00, L_000001dc6a599220, C4<0>, C4<0>;
v000001dc6a500d00_0 .net *"_ivl_4", 0 0, L_000001dc6a599e00;  1 drivers
v000001dc6a500bc0_0 .net *"_ivl_5", 0 0, L_000001dc6a599220;  1 drivers
S_000001dc6a505fc0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a504d00;
 .timescale -9 -9;
L_000001dc6a5904e0 .functor AND 1, L_000001dc6a59a120, L_000001dc6a59a440, C4<1>, C4<1>;
v000001dc6a4fea00_0 .net *"_ivl_1", 0 0, L_000001dc6a59a120;  1 drivers
v000001dc6a4fc840_0 .net *"_ivl_2", 0 0, L_000001dc6a59a440;  1 drivers
S_000001dc6a5057f0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a504d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a590b70 .functor XOR 1, L_000001dc6a599b80, L_000001dc6a59aee0, L_000001dc6a598b40, C4<0>;
L_000001dc6a590f60 .functor AND 1, L_000001dc6a599b80, L_000001dc6a598b40, C4<1>, C4<1>;
L_000001dc6a590be0 .functor AND 1, L_000001dc6a59aee0, L_000001dc6a598b40, C4<1>, C4<1>;
L_000001dc6a590550 .functor AND 1, L_000001dc6a599b80, L_000001dc6a59aee0, C4<1>, C4<1>;
L_000001dc6a591200 .functor OR 1, L_000001dc6a590f60, L_000001dc6a590be0, L_000001dc6a590550, C4<0>;
v000001dc6a4fcac0_0 .net "a", 0 0, L_000001dc6a599b80;  1 drivers
v000001dc6a4fcb60_0 .net "b", 0 0, L_000001dc6a59aee0;  1 drivers
v000001dc6a4fcc00_0 .net "cin", 0 0, L_000001dc6a598b40;  1 drivers
v000001dc6a4fd100_0 .net "cout", 0 0, L_000001dc6a591200;  1 drivers
v000001dc6a4fd1a0_0 .net "sum", 0 0, L_000001dc6a590b70;  1 drivers
v000001dc6a5012a0_0 .net "temp1", 0 0, L_000001dc6a590f60;  1 drivers
v000001dc6a4ff900_0 .net "temp2", 0 0, L_000001dc6a590be0;  1 drivers
v000001dc6a500940_0 .net "temp3", 0 0, L_000001dc6a590550;  1 drivers
S_000001dc6a505980 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a506ab0;
 .timescale -9 -9;
P_000001dc6a3bfd50 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a591270 .functor XOR 1, L_000001dc6a5992c0, L_000001dc6a599c20, C4<0>, C4<0>;
v000001dc6a4ffd60_0 .net *"_ivl_4", 0 0, L_000001dc6a5992c0;  1 drivers
v000001dc6a500c60_0 .net *"_ivl_5", 0 0, L_000001dc6a599c20;  1 drivers
S_000001dc6a504e90 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a505980;
 .timescale -9 -9;
L_000001dc6a591430 .functor AND 1, L_000001dc6a598dc0, L_000001dc6a59af80, C4<1>, C4<1>;
v000001dc6a4ffe00_0 .net *"_ivl_1", 0 0, L_000001dc6a598dc0;  1 drivers
v000001dc6a4ff7c0_0 .net *"_ivl_2", 0 0, L_000001dc6a59af80;  1 drivers
S_000001dc6a506150 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a505980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a590630 .functor XOR 1, L_000001dc6a59ac60, L_000001dc6a59a800, L_000001dc6a59a9e0, C4<0>;
L_000001dc6a591040 .functor AND 1, L_000001dc6a59ac60, L_000001dc6a59a9e0, C4<1>, C4<1>;
L_000001dc6a5912e0 .functor AND 1, L_000001dc6a59a800, L_000001dc6a59a9e0, C4<1>, C4<1>;
L_000001dc6a5913c0 .functor AND 1, L_000001dc6a59ac60, L_000001dc6a59a800, C4<1>, C4<1>;
L_000001dc6a590710 .functor OR 1, L_000001dc6a591040, L_000001dc6a5912e0, L_000001dc6a5913c0, C4<0>;
v000001dc6a4fffe0_0 .net "a", 0 0, L_000001dc6a59ac60;  1 drivers
v000001dc6a500da0_0 .net "b", 0 0, L_000001dc6a59a800;  1 drivers
v000001dc6a501020_0 .net "cin", 0 0, L_000001dc6a59a9e0;  1 drivers
v000001dc6a4fee60_0 .net "cout", 0 0, L_000001dc6a590710;  1 drivers
v000001dc6a4fedc0_0 .net "sum", 0 0, L_000001dc6a590630;  1 drivers
v000001dc6a4fef00_0 .net "temp1", 0 0, L_000001dc6a591040;  1 drivers
v000001dc6a5010c0_0 .net "temp2", 0 0, L_000001dc6a5912e0;  1 drivers
v000001dc6a500a80_0 .net "temp3", 0 0, L_000001dc6a5913c0;  1 drivers
S_000001dc6a505b10 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a506ab0;
 .timescale -9 -9;
P_000001dc6a3c00d0 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a58fd70 .functor XOR 1, L_000001dc6a598f00, L_000001dc6a5994a0, C4<0>, C4<0>;
v000001dc6a500b20_0 .net *"_ivl_4", 0 0, L_000001dc6a598f00;  1 drivers
v000001dc6a4ff9a0_0 .net *"_ivl_5", 0 0, L_000001dc6a5994a0;  1 drivers
S_000001dc6a505020 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a505b10;
 .timescale -9 -9;
L_000001dc6a590320 .functor AND 1, L_000001dc6a598820, L_000001dc6a598fa0, C4<1>, C4<1>;
v000001dc6a4ff540_0 .net *"_ivl_1", 0 0, L_000001dc6a598820;  1 drivers
v000001dc6a5001c0_0 .net *"_ivl_2", 0 0, L_000001dc6a598fa0;  1 drivers
S_000001dc6a506470 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a505b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a591740 .functor XOR 1, L_000001dc6a599ea0, L_000001dc6a599f40, L_000001dc6a598e60, C4<0>;
L_000001dc6a58fc20 .functor AND 1, L_000001dc6a599ea0, L_000001dc6a598e60, C4<1>, C4<1>;
L_000001dc6a5906a0 .functor AND 1, L_000001dc6a599f40, L_000001dc6a598e60, C4<1>, C4<1>;
L_000001dc6a58fc90 .functor AND 1, L_000001dc6a599ea0, L_000001dc6a599f40, C4<1>, C4<1>;
L_000001dc6a590780 .functor OR 1, L_000001dc6a58fc20, L_000001dc6a5906a0, L_000001dc6a58fc90, C4<0>;
v000001dc6a500080_0 .net "a", 0 0, L_000001dc6a599ea0;  1 drivers
v000001dc6a500800_0 .net "b", 0 0, L_000001dc6a599f40;  1 drivers
v000001dc6a5004e0_0 .net "cin", 0 0, L_000001dc6a598e60;  1 drivers
v000001dc6a501340_0 .net "cout", 0 0, L_000001dc6a590780;  1 drivers
v000001dc6a5013e0_0 .net "sum", 0 0, L_000001dc6a591740;  1 drivers
v000001dc6a501480_0 .net "temp1", 0 0, L_000001dc6a58fc20;  1 drivers
v000001dc6a500e40_0 .net "temp2", 0 0, L_000001dc6a5906a0;  1 drivers
v000001dc6a501200_0 .net "temp3", 0 0, L_000001dc6a58fc90;  1 drivers
S_000001dc6a508b30 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a506ab0;
 .timescale -9 -9;
P_000001dc6a3bfe10 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a5900f0 .functor XOR 1, L_000001dc6a599540, L_000001dc6a59a260, C4<0>, C4<0>;
v000001dc6a4ff220_0 .net *"_ivl_4", 0 0, L_000001dc6a599540;  1 drivers
v000001dc6a500620_0 .net *"_ivl_5", 0 0, L_000001dc6a59a260;  1 drivers
S_000001dc6a508fe0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a508b30;
 .timescale -9 -9;
L_000001dc6a590160 .functor AND 1, L_000001dc6a599860, L_000001dc6a599900, C4<1>, C4<1>;
v000001dc6a4ffb80_0 .net *"_ivl_1", 0 0, L_000001dc6a599860;  1 drivers
v000001dc6a4fefa0_0 .net *"_ivl_2", 0 0, L_000001dc6a599900;  1 drivers
S_000001dc6a508680 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a508b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a58fde0 .functor XOR 1, L_000001dc6a599720, L_000001dc6a599040, L_000001dc6a59a1c0, C4<0>;
L_000001dc6a58ff30 .functor AND 1, L_000001dc6a599720, L_000001dc6a59a1c0, C4<1>, C4<1>;
L_000001dc6a58ffa0 .functor AND 1, L_000001dc6a599040, L_000001dc6a59a1c0, C4<1>, C4<1>;
L_000001dc6a590010 .functor AND 1, L_000001dc6a599720, L_000001dc6a599040, C4<1>, C4<1>;
L_000001dc6a590080 .functor OR 1, L_000001dc6a58ff30, L_000001dc6a58ffa0, L_000001dc6a590010, C4<0>;
v000001dc6a5006c0_0 .net "a", 0 0, L_000001dc6a599720;  1 drivers
v000001dc6a500120_0 .net "b", 0 0, L_000001dc6a599040;  1 drivers
v000001dc6a4ffae0_0 .net "cin", 0 0, L_000001dc6a59a1c0;  1 drivers
v000001dc6a4ff040_0 .net "cout", 0 0, L_000001dc6a590080;  1 drivers
v000001dc6a4ff0e0_0 .net "sum", 0 0, L_000001dc6a58fde0;  1 drivers
v000001dc6a500ee0_0 .net "temp1", 0 0, L_000001dc6a58ff30;  1 drivers
v000001dc6a4ff180_0 .net "temp2", 0 0, L_000001dc6a58ffa0;  1 drivers
v000001dc6a4ffa40_0 .net "temp3", 0 0, L_000001dc6a590010;  1 drivers
S_000001dc6a508810 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a506ab0;
 .timescale -9 -9;
P_000001dc6a3bfd90 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a600e10 .functor XOR 1, L_000001dc6a59c4c0, L_000001dc6a59bfc0, C4<0>, C4<0>;
v000001dc6a500760_0 .net *"_ivl_4", 0 0, L_000001dc6a59c4c0;  1 drivers
v000001dc6a5008a0_0 .net *"_ivl_5", 0 0, L_000001dc6a59bfc0;  1 drivers
S_000001dc6a508cc0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a508810;
 .timescale -9 -9;
L_000001dc6a601190 .functor AND 1, L_000001dc6a59c600, L_000001dc6a59d5a0, C4<1>, C4<1>;
v000001dc6a4ff680_0 .net *"_ivl_1", 0 0, L_000001dc6a59c600;  1 drivers
v000001dc6a500f80_0 .net *"_ivl_2", 0 0, L_000001dc6a59d5a0;  1 drivers
S_000001dc6a509170 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a508810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a590240 .functor XOR 1, L_000001dc6a59a300, L_000001dc6a59c560, L_000001dc6a59b160, C4<0>;
L_000001dc6a5902b0 .functor AND 1, L_000001dc6a59a300, L_000001dc6a59b160, C4<1>, C4<1>;
L_000001dc6a5927e0 .functor AND 1, L_000001dc6a59c560, L_000001dc6a59b160, C4<1>, C4<1>;
L_000001dc6a463280 .functor AND 1, L_000001dc6a59a300, L_000001dc6a59c560, C4<1>, C4<1>;
L_000001dc6a601b30 .functor OR 1, L_000001dc6a5902b0, L_000001dc6a5927e0, L_000001dc6a463280, C4<0>;
v000001dc6a4ff2c0_0 .net "a", 0 0, L_000001dc6a59a300;  1 drivers
v000001dc6a5009e0_0 .net "b", 0 0, L_000001dc6a59c560;  1 drivers
v000001dc6a4ffea0_0 .net "cin", 0 0, L_000001dc6a59b160;  1 drivers
v000001dc6a501160_0 .net "cout", 0 0, L_000001dc6a601b30;  1 drivers
v000001dc6a4ff360_0 .net "sum", 0 0, L_000001dc6a590240;  1 drivers
v000001dc6a500300_0 .net "temp1", 0 0, L_000001dc6a5902b0;  1 drivers
v000001dc6a4fed20_0 .net "temp2", 0 0, L_000001dc6a5927e0;  1 drivers
v000001dc6a500260_0 .net "temp3", 0 0, L_000001dc6a463280;  1 drivers
S_000001dc6a5089a0 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a506ab0;
 .timescale -9 -9;
P_000001dc6a3bf750 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a6027e0 .functor XOR 1, L_000001dc6a59b2a0, L_000001dc6a59c420, C4<0>, C4<0>;
v000001dc6a4fff40_0 .net *"_ivl_4", 0 0, L_000001dc6a59b2a0;  1 drivers
v000001dc6a5024c0_0 .net *"_ivl_5", 0 0, L_000001dc6a59c420;  1 drivers
S_000001dc6a508e50 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a5089a0;
 .timescale -9 -9;
L_000001dc6a601270 .functor AND 1, L_000001dc6a59bf20, L_000001dc6a59d640, C4<1>, C4<1>;
v000001dc6a5003a0_0 .net *"_ivl_1", 0 0, L_000001dc6a59bf20;  1 drivers
v000001dc6a4ff400_0 .net *"_ivl_2", 0 0, L_000001dc6a59d640;  1 drivers
S_000001dc6a509300 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a5089a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6021c0 .functor XOR 1, L_000001dc6a59cba0, L_000001dc6a59c2e0, L_000001dc6a59bc00, C4<0>;
L_000001dc6a600da0 .functor AND 1, L_000001dc6a59cba0, L_000001dc6a59bc00, C4<1>, C4<1>;
L_000001dc6a601350 .functor AND 1, L_000001dc6a59c2e0, L_000001dc6a59bc00, C4<1>, C4<1>;
L_000001dc6a601c10 .functor AND 1, L_000001dc6a59cba0, L_000001dc6a59c2e0, C4<1>, C4<1>;
L_000001dc6a602230 .functor OR 1, L_000001dc6a600da0, L_000001dc6a601350, L_000001dc6a601c10, C4<0>;
v000001dc6a4ff5e0_0 .net "a", 0 0, L_000001dc6a59cba0;  1 drivers
v000001dc6a4ff4a0_0 .net "b", 0 0, L_000001dc6a59c2e0;  1 drivers
v000001dc6a4ff720_0 .net "cin", 0 0, L_000001dc6a59bc00;  1 drivers
v000001dc6a4ff860_0 .net "cout", 0 0, L_000001dc6a602230;  1 drivers
v000001dc6a500440_0 .net "sum", 0 0, L_000001dc6a6021c0;  1 drivers
v000001dc6a4ffc20_0 .net "temp1", 0 0, L_000001dc6a600da0;  1 drivers
v000001dc6a4ffcc0_0 .net "temp2", 0 0, L_000001dc6a601350;  1 drivers
v000001dc6a500580_0 .net "temp3", 0 0, L_000001dc6a601c10;  1 drivers
S_000001dc6a509940 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a506ab0;
 .timescale -9 -9;
P_000001dc6a3bffd0 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a601ac0 .functor XOR 1, L_000001dc6a59c060, L_000001dc6a59d1e0, C4<0>, C4<0>;
v000001dc6a5018e0_0 .net *"_ivl_4", 0 0, L_000001dc6a59c060;  1 drivers
v000001dc6a501700_0 .net *"_ivl_5", 0 0, L_000001dc6a59d1e0;  1 drivers
S_000001dc6a509620 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a509940;
 .timescale -9 -9;
L_000001dc6a6028c0 .functor AND 1, L_000001dc6a59bde0, L_000001dc6a59c380, C4<1>, C4<1>;
v000001dc6a502920_0 .net *"_ivl_1", 0 0, L_000001dc6a59bde0;  1 drivers
v000001dc6a502560_0 .net *"_ivl_2", 0 0, L_000001dc6a59c380;  1 drivers
S_000001dc6a5084f0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a509940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a601580 .functor XOR 1, L_000001dc6a59d0a0, L_000001dc6a59d280, L_000001dc6a59c1a0, C4<0>;
L_000001dc6a601cf0 .functor AND 1, L_000001dc6a59d0a0, L_000001dc6a59c1a0, C4<1>, C4<1>;
L_000001dc6a600ef0 .functor AND 1, L_000001dc6a59d280, L_000001dc6a59c1a0, C4<1>, C4<1>;
L_000001dc6a6016d0 .functor AND 1, L_000001dc6a59d0a0, L_000001dc6a59d280, C4<1>, C4<1>;
L_000001dc6a602850 .functor OR 1, L_000001dc6a601cf0, L_000001dc6a600ef0, L_000001dc6a6016d0, C4<0>;
v000001dc6a5035a0_0 .net "a", 0 0, L_000001dc6a59d0a0;  1 drivers
v000001dc6a502600_0 .net "b", 0 0, L_000001dc6a59d280;  1 drivers
v000001dc6a5026a0_0 .net "cin", 0 0, L_000001dc6a59c1a0;  1 drivers
v000001dc6a502ec0_0 .net "cout", 0 0, L_000001dc6a602850;  1 drivers
v000001dc6a502a60_0 .net "sum", 0 0, L_000001dc6a601580;  1 drivers
v000001dc6a501d40_0 .net "temp1", 0 0, L_000001dc6a601cf0;  1 drivers
v000001dc6a5027e0_0 .net "temp2", 0 0, L_000001dc6a600ef0;  1 drivers
v000001dc6a503c80_0 .net "temp3", 0 0, L_000001dc6a6016d0;  1 drivers
S_000001dc6a509490 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a506600;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a601740 .functor AND 1, L_000001dc6a59ba20, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a6023f0 .functor AND 1, L_000001dc6a59b980, L_000001dc6a601660, C4<1>, C4<1>;
L_000001dc6a601660 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a602460 .functor OR 1, L_000001dc6a601740, L_000001dc6a6023f0, C4<0>, C4<0>;
v000001dc6a501520_0 .net *"_ivl_2", 0 0, L_000001dc6a601660;  1 drivers
v000001dc6a503500_0 .net "a", 0 0, L_000001dc6a59ba20;  1 drivers
v000001dc6a503640_0 .net "b", 0 0, L_000001dc6a59b980;  1 drivers
v000001dc6a503000_0 .net "out", 0 0, L_000001dc6a602460;  1 drivers
v000001dc6a502c40_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a5022e0_0 .net "temp1", 0 0, L_000001dc6a601740;  1 drivers
v000001dc6a501e80_0 .net "temp2", 0 0, L_000001dc6a6023f0;  1 drivers
S_000001dc6a5097b0 .scope generate, "named2[24]" "named2[24]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c01d0 .param/l "i" 0 3 34, +C4<011000>;
S_000001dc6a509ad0 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a5097b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c0250 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a6037a0 .functor BUFZ 1, L_000001dc6a59ec20, C4<0>, C4<0>, C4<0>;
v000001dc6a4f6080_0 .net *"_ivl_109", 0 0, L_000001dc6a602cb0;  1 drivers
v000001dc6a4f7160_0 .net *"_ivl_114", 0 0, L_000001dc6a603030;  1 drivers
v000001dc6a4f55e0_0 .net *"_ivl_122", 0 0, L_000001dc6a6037a0;  1 drivers
L_000001dc6a5b6558 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a4f4d20_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6558;  1 drivers
L_000001dc6a5b65a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a4f4dc0_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b65a0;  1 drivers
v000001dc6a4f4e60_0 .net *"_ivl_18", 0 0, L_000001dc6a600e80;  1 drivers
v000001dc6a4f4f00_0 .net *"_ivl_22", 0 0, L_000001dc6a601900;  1 drivers
v000001dc6a4f4fa0_0 .net *"_ivl_33", 0 0, L_000001dc6a601040;  1 drivers
v000001dc6a4f5040_0 .net *"_ivl_37", 0 0, L_000001dc6a6022a0;  1 drivers
v000001dc6a4f5680_0 .net *"_ivl_48", 0 0, L_000001dc6a602690;  1 drivers
v000001dc6a4f5720_0 .net *"_ivl_52", 0 0, L_000001dc6a6020e0;  1 drivers
v000001dc6a50cb30_0 .net *"_ivl_63", 0 0, L_000001dc6a601890;  1 drivers
v000001dc6a50de90_0 .net *"_ivl_67", 0 0, L_000001dc6a601510;  1 drivers
v000001dc6a50e110_0 .net *"_ivl_7", 0 0, L_000001dc6a6017b0;  1 drivers
v000001dc6a50e1b0_0 .net *"_ivl_78", 0 0, L_000001dc6a6025b0;  1 drivers
v000001dc6a50d5d0_0 .net *"_ivl_82", 0 0, L_000001dc6a602700;  1 drivers
v000001dc6a50d3f0_0 .net *"_ivl_93", 0 0, L_000001dc6a604450;  1 drivers
v000001dc6a50cf90_0 .net *"_ivl_97", 0 0, L_000001dc6a6035e0;  1 drivers
v000001dc6a50c6d0_0 .net "a", 7 0, L_000001dc6a59f1c0;  1 drivers
v000001dc6a50cd10_0 .net "b", 7 0, L_000001dc6a59c920;  1 drivers
v000001dc6a50d990_0 .net "cin", 0 0, L_000001dc6a59ec20;  1 drivers
v000001dc6a50c630_0 .net "cout", 8 0, L_000001dc6a59f3a0;  1 drivers
v000001dc6a50d170_0 .net "kcout", 0 0, L_000001dc6a59d820;  1 drivers
RS_000001dc6a4a9bd8 .resolv tri, L_000001dc6a59efe0, L_000001dc6a59dc80;
v000001dc6a50c1d0_0 .net8 "moderator", 7 0, RS_000001dc6a4a9bd8;  2 drivers
v000001dc6a50dc10_0 .net "moderator_and", 7 0, L_000001dc6a59ed60;  1 drivers
v000001dc6a50c950_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a50c770_0 .net "sum", 7 0, L_000001dc6a59fda0;  1 drivers
L_000001dc6a59d780 .part L_000001dc6a59f1c0, 0, 1;
L_000001dc6a59bac0 .part L_000001dc6a59c920, 0, 1;
L_000001dc6a59d500 .part L_000001dc6a59f3a0, 0, 1;
L_000001dc6a59b700 .part L_000001dc6a59f1c0, 0, 1;
L_000001dc6a59b480 .part L_000001dc6a59c920, 0, 1;
L_000001dc6a59b020 .part L_000001dc6a59f1c0, 1, 1;
L_000001dc6a59b0c0 .part L_000001dc6a59c920, 1, 1;
L_000001dc6a59bd40 .part L_000001dc6a59f3a0, 1, 1;
L_000001dc6a59c240 .part L_000001dc6a59f1c0, 1, 1;
L_000001dc6a59b200 .part L_000001dc6a59c920, 1, 1;
L_000001dc6a59b660 .part L_000001dc6a59ed60, 0, 1;
L_000001dc6a59c740 .part RS_000001dc6a4a9bd8, 1, 1;
L_000001dc6a59ce20 .part L_000001dc6a59f1c0, 2, 1;
L_000001dc6a59b340 .part L_000001dc6a59c920, 2, 1;
L_000001dc6a59c7e0 .part L_000001dc6a59f3a0, 2, 1;
L_000001dc6a59d140 .part L_000001dc6a59f1c0, 2, 1;
L_000001dc6a59b5c0 .part L_000001dc6a59c920, 2, 1;
L_000001dc6a59b7a0 .part L_000001dc6a59ed60, 1, 1;
L_000001dc6a59ca60 .part RS_000001dc6a4a9bd8, 2, 1;
L_000001dc6a59bca0 .part L_000001dc6a59f1c0, 3, 1;
L_000001dc6a59cc40 .part L_000001dc6a59c920, 3, 1;
L_000001dc6a59cce0 .part L_000001dc6a59f3a0, 3, 1;
L_000001dc6a59cec0 .part L_000001dc6a59f1c0, 3, 1;
L_000001dc6a59cf60 .part L_000001dc6a59c920, 3, 1;
L_000001dc6a59d000 .part L_000001dc6a59ed60, 2, 1;
L_000001dc6a59b3e0 .part RS_000001dc6a4a9bd8, 3, 1;
L_000001dc6a59d3c0 .part L_000001dc6a59f1c0, 4, 1;
L_000001dc6a59d460 .part L_000001dc6a59c920, 4, 1;
L_000001dc6a59b840 .part L_000001dc6a59f3a0, 4, 1;
L_000001dc6a59b8e0 .part L_000001dc6a59f1c0, 4, 1;
L_000001dc6a59e9a0 .part L_000001dc6a59c920, 4, 1;
L_000001dc6a59e400 .part L_000001dc6a59ed60, 3, 1;
L_000001dc6a59f580 .part RS_000001dc6a4a9bd8, 4, 1;
L_000001dc6a59f440 .part L_000001dc6a59f1c0, 5, 1;
L_000001dc6a59f260 .part L_000001dc6a59c920, 5, 1;
L_000001dc6a59e720 .part L_000001dc6a59f3a0, 5, 1;
L_000001dc6a59ef40 .part L_000001dc6a59f1c0, 5, 1;
L_000001dc6a59da00 .part L_000001dc6a59c920, 5, 1;
L_000001dc6a59daa0 .part L_000001dc6a59ed60, 4, 1;
L_000001dc6a59d8c0 .part RS_000001dc6a4a9bd8, 5, 1;
L_000001dc6a59dbe0 .part L_000001dc6a59f1c0, 6, 1;
L_000001dc6a59ff80 .part L_000001dc6a59c920, 6, 1;
L_000001dc6a59eae0 .part L_000001dc6a59f3a0, 6, 1;
L_000001dc6a59f9e0 .part L_000001dc6a59f1c0, 6, 1;
L_000001dc6a59fee0 .part L_000001dc6a59c920, 6, 1;
L_000001dc6a59eb80 .part L_000001dc6a59ed60, 5, 1;
L_000001dc6a59f800 .part RS_000001dc6a4a9bd8, 6, 1;
L_000001dc6a59e4a0 .part L_000001dc6a59f1c0, 7, 1;
L_000001dc6a59fe40 .part L_000001dc6a59c920, 7, 1;
L_000001dc6a59e180 .part L_000001dc6a59f3a0, 7, 1;
LS_000001dc6a59fda0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a602620, L_000001dc6a602930, L_000001dc6a601dd0, L_000001dc6a602070;
LS_000001dc6a59fda0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a6010b0, L_000001dc6a6015f0, L_000001dc6a602770, L_000001dc6a603810;
L_000001dc6a59fda0 .concat8 [ 4 4 0 0], LS_000001dc6a59fda0_0_0, LS_000001dc6a59fda0_0_4;
LS_000001dc6a59efe0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a6017b0, L_000001dc6a600e80, L_000001dc6a601040, L_000001dc6a602690;
LS_000001dc6a59efe0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a601890, L_000001dc6a6025b0, L_000001dc6a604450, L_000001dc6a602cb0;
L_000001dc6a59efe0 .concat8 [ 4 4 0 0], LS_000001dc6a59efe0_0_0, LS_000001dc6a59efe0_0_4;
L_000001dc6a59e540 .part L_000001dc6a59f1c0, 7, 1;
L_000001dc6a59e860 .part L_000001dc6a59c920, 7, 1;
L_000001dc6a59f620 .part L_000001dc6a59ed60, 6, 1;
L_000001dc6a59f4e0 .part RS_000001dc6a4a9bd8, 7, 1;
LS_000001dc6a59f3a0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a6037a0, L_000001dc6a601d60, L_000001dc6a601f90, L_000001dc6a600fd0;
LS_000001dc6a59f3a0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a602310, L_000001dc6a6014a0, L_000001dc6a602540, L_000001dc6a603490;
LS_000001dc6a59f3a0_0_8 .concat8 [ 1 0 0 0], L_000001dc6a604220;
L_000001dc6a59f3a0 .concat8 [ 4 4 1 0], LS_000001dc6a59f3a0_0_0, LS_000001dc6a59f3a0_0_4, LS_000001dc6a59f3a0_0_8;
L_000001dc6a59dc80 .part/pv L_000001dc6a5b6558, 0, 1, 8;
LS_000001dc6a59ed60_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b65a0, L_000001dc6a601900, L_000001dc6a6022a0, L_000001dc6a6020e0;
LS_000001dc6a59ed60_0_4 .concat8 [ 1 1 1 1], L_000001dc6a601510, L_000001dc6a602700, L_000001dc6a6035e0, L_000001dc6a603030;
L_000001dc6a59ed60 .concat8 [ 4 4 0 0], LS_000001dc6a59ed60_0_0, LS_000001dc6a59ed60_0_4;
L_000001dc6a59e2c0 .part L_000001dc6a59ed60, 7, 1;
L_000001dc6a59d820 .part L_000001dc6a59f3a0, 8, 1;
S_000001dc6a507d20 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a509ad0;
 .timescale -9 -9;
P_000001dc6a3c04d0 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a6017b0 .functor XOR 1, L_000001dc6a59b700, L_000001dc6a59b480, C4<0>, C4<0>;
v000001dc6a503780_0 .net *"_ivl_4", 0 0, L_000001dc6a59b700;  1 drivers
v000001dc6a501ca0_0 .net *"_ivl_5", 0 0, L_000001dc6a59b480;  1 drivers
S_000001dc6a507eb0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a507d20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a602620 .functor XOR 1, L_000001dc6a59d780, L_000001dc6a59bac0, L_000001dc6a59d500, C4<0>;
L_000001dc6a601200 .functor AND 1, L_000001dc6a59d780, L_000001dc6a59d500, C4<1>, C4<1>;
L_000001dc6a601c80 .functor AND 1, L_000001dc6a59bac0, L_000001dc6a59d500, C4<1>, C4<1>;
L_000001dc6a601e40 .functor AND 1, L_000001dc6a59d780, L_000001dc6a59bac0, C4<1>, C4<1>;
L_000001dc6a601d60 .functor OR 1, L_000001dc6a601200, L_000001dc6a601c80, L_000001dc6a601e40, C4<0>;
v000001dc6a502380_0 .net "a", 0 0, L_000001dc6a59d780;  1 drivers
v000001dc6a501c00_0 .net "b", 0 0, L_000001dc6a59bac0;  1 drivers
v000001dc6a502ce0_0 .net "cin", 0 0, L_000001dc6a59d500;  1 drivers
v000001dc6a5030a0_0 .net "cout", 0 0, L_000001dc6a601d60;  1 drivers
v000001dc6a503140_0 .net "sum", 0 0, L_000001dc6a602620;  1 drivers
v000001dc6a5015c0_0 .net "temp1", 0 0, L_000001dc6a601200;  1 drivers
v000001dc6a5031e0_0 .net "temp2", 0 0, L_000001dc6a601c80;  1 drivers
v000001dc6a5036e0_0 .net "temp3", 0 0, L_000001dc6a601e40;  1 drivers
S_000001dc6a508040 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a509ad0;
 .timescale -9 -9;
P_000001dc6a3c0590 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a600e80 .functor XOR 1, L_000001dc6a59c240, L_000001dc6a59b200, C4<0>, C4<0>;
v000001dc6a504360_0 .net *"_ivl_4", 0 0, L_000001dc6a59c240;  1 drivers
v000001dc6a5047c0_0 .net *"_ivl_5", 0 0, L_000001dc6a59b200;  1 drivers
S_000001dc6a5081d0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a508040;
 .timescale -9 -9;
L_000001dc6a601900 .functor AND 1, L_000001dc6a59b660, L_000001dc6a59c740, C4<1>, C4<1>;
v000001dc6a503820_0 .net *"_ivl_1", 0 0, L_000001dc6a59b660;  1 drivers
v000001dc6a502420_0 .net *"_ivl_2", 0 0, L_000001dc6a59c740;  1 drivers
S_000001dc6a508360 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a508040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a602930 .functor XOR 1, L_000001dc6a59b020, L_000001dc6a59b0c0, L_000001dc6a59bd40, C4<0>;
L_000001dc6a6013c0 .functor AND 1, L_000001dc6a59b020, L_000001dc6a59bd40, C4<1>, C4<1>;
L_000001dc6a601820 .functor AND 1, L_000001dc6a59b0c0, L_000001dc6a59bd40, C4<1>, C4<1>;
L_000001dc6a602000 .functor AND 1, L_000001dc6a59b020, L_000001dc6a59b0c0, C4<1>, C4<1>;
L_000001dc6a601f90 .functor OR 1, L_000001dc6a6013c0, L_000001dc6a601820, L_000001dc6a602000, C4<0>;
v000001dc6a501f20_0 .net "a", 0 0, L_000001dc6a59b020;  1 drivers
v000001dc6a5038c0_0 .net "b", 0 0, L_000001dc6a59b0c0;  1 drivers
v000001dc6a503960_0 .net "cin", 0 0, L_000001dc6a59bd40;  1 drivers
v000001dc6a501fc0_0 .net "cout", 0 0, L_000001dc6a601f90;  1 drivers
v000001dc6a502060_0 .net "sum", 0 0, L_000001dc6a602930;  1 drivers
v000001dc6a5040e0_0 .net "temp1", 0 0, L_000001dc6a6013c0;  1 drivers
v000001dc6a5045e0_0 .net "temp2", 0 0, L_000001dc6a601820;  1 drivers
v000001dc6a5042c0_0 .net "temp3", 0 0, L_000001dc6a602000;  1 drivers
S_000001dc6a50a500 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a509ad0;
 .timescale -9 -9;
P_000001dc6a3bf990 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a601040 .functor XOR 1, L_000001dc6a59d140, L_000001dc6a59b5c0, C4<0>, C4<0>;
v000001dc6a504720_0 .net *"_ivl_4", 0 0, L_000001dc6a59d140;  1 drivers
v000001dc6a504b80_0 .net *"_ivl_5", 0 0, L_000001dc6a59b5c0;  1 drivers
S_000001dc6a50acd0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a50a500;
 .timescale -9 -9;
L_000001dc6a6022a0 .functor AND 1, L_000001dc6a59b7a0, L_000001dc6a59ca60, C4<1>, C4<1>;
v000001dc6a503d20_0 .net *"_ivl_1", 0 0, L_000001dc6a59b7a0;  1 drivers
v000001dc6a504180_0 .net *"_ivl_2", 0 0, L_000001dc6a59ca60;  1 drivers
S_000001dc6a50b7c0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a50a500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a601dd0 .functor XOR 1, L_000001dc6a59ce20, L_000001dc6a59b340, L_000001dc6a59c7e0, C4<0>;
L_000001dc6a601970 .functor AND 1, L_000001dc6a59ce20, L_000001dc6a59c7e0, C4<1>, C4<1>;
L_000001dc6a601f20 .functor AND 1, L_000001dc6a59b340, L_000001dc6a59c7e0, C4<1>, C4<1>;
L_000001dc6a600f60 .functor AND 1, L_000001dc6a59ce20, L_000001dc6a59b340, C4<1>, C4<1>;
L_000001dc6a600fd0 .functor OR 1, L_000001dc6a601970, L_000001dc6a601f20, L_000001dc6a600f60, C4<0>;
v000001dc6a504540_0 .net "a", 0 0, L_000001dc6a59ce20;  1 drivers
v000001dc6a504220_0 .net "b", 0 0, L_000001dc6a59b340;  1 drivers
v000001dc6a504ae0_0 .net "cin", 0 0, L_000001dc6a59c7e0;  1 drivers
v000001dc6a504900_0 .net "cout", 0 0, L_000001dc6a600fd0;  1 drivers
v000001dc6a504860_0 .net "sum", 0 0, L_000001dc6a601dd0;  1 drivers
v000001dc6a504400_0 .net "temp1", 0 0, L_000001dc6a601970;  1 drivers
v000001dc6a504680_0 .net "temp2", 0 0, L_000001dc6a601f20;  1 drivers
v000001dc6a5044a0_0 .net "temp3", 0 0, L_000001dc6a600f60;  1 drivers
S_000001dc6a50a690 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a509ad0;
 .timescale -9 -9;
P_000001dc6a3bfad0 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a602690 .functor XOR 1, L_000001dc6a59cec0, L_000001dc6a59cf60, C4<0>, C4<0>;
v000001dc6a4f63a0_0 .net *"_ivl_4", 0 0, L_000001dc6a59cec0;  1 drivers
v000001dc6a4f6120_0 .net *"_ivl_5", 0 0, L_000001dc6a59cf60;  1 drivers
S_000001dc6a509ec0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a50a690;
 .timescale -9 -9;
L_000001dc6a6020e0 .functor AND 1, L_000001dc6a59d000, L_000001dc6a59b3e0, C4<1>, C4<1>;
v000001dc6a503f00_0 .net *"_ivl_1", 0 0, L_000001dc6a59d000;  1 drivers
v000001dc6a503dc0_0 .net *"_ivl_2", 0 0, L_000001dc6a59b3e0;  1 drivers
S_000001dc6a509d30 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a50a690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a602070 .functor XOR 1, L_000001dc6a59bca0, L_000001dc6a59cc40, L_000001dc6a59cce0, C4<0>;
L_000001dc6a601a50 .functor AND 1, L_000001dc6a59bca0, L_000001dc6a59cce0, C4<1>, C4<1>;
L_000001dc6a601eb0 .functor AND 1, L_000001dc6a59cc40, L_000001dc6a59cce0, C4<1>, C4<1>;
L_000001dc6a601430 .functor AND 1, L_000001dc6a59bca0, L_000001dc6a59cc40, C4<1>, C4<1>;
L_000001dc6a602310 .functor OR 1, L_000001dc6a601a50, L_000001dc6a601eb0, L_000001dc6a601430, C4<0>;
v000001dc6a5049a0_0 .net "a", 0 0, L_000001dc6a59bca0;  1 drivers
v000001dc6a504a40_0 .net "b", 0 0, L_000001dc6a59cc40;  1 drivers
v000001dc6a503fa0_0 .net "cin", 0 0, L_000001dc6a59cce0;  1 drivers
v000001dc6a504040_0 .net "cout", 0 0, L_000001dc6a602310;  1 drivers
v000001dc6a503e60_0 .net "sum", 0 0, L_000001dc6a602070;  1 drivers
v000001dc6a4f6e40_0 .net "temp1", 0 0, L_000001dc6a601a50;  1 drivers
v000001dc6a4f6300_0 .net "temp2", 0 0, L_000001dc6a601eb0;  1 drivers
v000001dc6a4f6ee0_0 .net "temp3", 0 0, L_000001dc6a601430;  1 drivers
S_000001dc6a50a050 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a509ad0;
 .timescale -9 -9;
P_000001dc6a3bfb50 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a601890 .functor XOR 1, L_000001dc6a59b8e0, L_000001dc6a59e9a0, C4<0>, C4<0>;
v000001dc6a4f7020_0 .net *"_ivl_4", 0 0, L_000001dc6a59b8e0;  1 drivers
v000001dc6a4f5220_0 .net *"_ivl_5", 0 0, L_000001dc6a59e9a0;  1 drivers
S_000001dc6a50ab40 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a50a050;
 .timescale -9 -9;
L_000001dc6a601510 .functor AND 1, L_000001dc6a59e400, L_000001dc6a59f580, C4<1>, C4<1>;
v000001dc6a4f5180_0 .net *"_ivl_1", 0 0, L_000001dc6a59e400;  1 drivers
v000001dc6a4f61c0_0 .net *"_ivl_2", 0 0, L_000001dc6a59f580;  1 drivers
S_000001dc6a50ae60 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a50a050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6010b0 .functor XOR 1, L_000001dc6a59d3c0, L_000001dc6a59d460, L_000001dc6a59b840, C4<0>;
L_000001dc6a601120 .functor AND 1, L_000001dc6a59d3c0, L_000001dc6a59b840, C4<1>, C4<1>;
L_000001dc6a602150 .functor AND 1, L_000001dc6a59d460, L_000001dc6a59b840, C4<1>, C4<1>;
L_000001dc6a602380 .functor AND 1, L_000001dc6a59d3c0, L_000001dc6a59d460, C4<1>, C4<1>;
L_000001dc6a6014a0 .functor OR 1, L_000001dc6a601120, L_000001dc6a602150, L_000001dc6a602380, C4<0>;
v000001dc6a4f5cc0_0 .net "a", 0 0, L_000001dc6a59d3c0;  1 drivers
v000001dc6a4f6b20_0 .net "b", 0 0, L_000001dc6a59d460;  1 drivers
v000001dc6a4f68a0_0 .net "cin", 0 0, L_000001dc6a59b840;  1 drivers
v000001dc6a4f6940_0 .net "cout", 0 0, L_000001dc6a6014a0;  1 drivers
v000001dc6a4f57c0_0 .net "sum", 0 0, L_000001dc6a6010b0;  1 drivers
v000001dc6a4f6f80_0 .net "temp1", 0 0, L_000001dc6a601120;  1 drivers
v000001dc6a4f50e0_0 .net "temp2", 0 0, L_000001dc6a602150;  1 drivers
v000001dc6a4f5860_0 .net "temp3", 0 0, L_000001dc6a602380;  1 drivers
S_000001dc6a50a370 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a509ad0;
 .timescale -9 -9;
P_000001dc6a3c0a10 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a6025b0 .functor XOR 1, L_000001dc6a59ef40, L_000001dc6a59da00, C4<0>, C4<0>;
v000001dc6a4f64e0_0 .net *"_ivl_4", 0 0, L_000001dc6a59ef40;  1 drivers
v000001dc6a4f5900_0 .net *"_ivl_5", 0 0, L_000001dc6a59da00;  1 drivers
S_000001dc6a50b180 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a50a370;
 .timescale -9 -9;
L_000001dc6a602700 .functor AND 1, L_000001dc6a59daa0, L_000001dc6a59d8c0, C4<1>, C4<1>;
v000001dc6a4f5a40_0 .net *"_ivl_1", 0 0, L_000001dc6a59daa0;  1 drivers
v000001dc6a4f59a0_0 .net *"_ivl_2", 0 0, L_000001dc6a59d8c0;  1 drivers
S_000001dc6a50b950 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a50a370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6015f0 .functor XOR 1, L_000001dc6a59f440, L_000001dc6a59f260, L_000001dc6a59e720, C4<0>;
L_000001dc6a601ba0 .functor AND 1, L_000001dc6a59f440, L_000001dc6a59e720, C4<1>, C4<1>;
L_000001dc6a6019e0 .functor AND 1, L_000001dc6a59f260, L_000001dc6a59e720, C4<1>, C4<1>;
L_000001dc6a6024d0 .functor AND 1, L_000001dc6a59f440, L_000001dc6a59f260, C4<1>, C4<1>;
L_000001dc6a602540 .functor OR 1, L_000001dc6a601ba0, L_000001dc6a6019e0, L_000001dc6a6024d0, C4<0>;
v000001dc6a4f6580_0 .net "a", 0 0, L_000001dc6a59f440;  1 drivers
v000001dc6a4f52c0_0 .net "b", 0 0, L_000001dc6a59f260;  1 drivers
v000001dc6a4f72a0_0 .net "cin", 0 0, L_000001dc6a59e720;  1 drivers
v000001dc6a4f6260_0 .net "cout", 0 0, L_000001dc6a602540;  1 drivers
v000001dc6a4f6440_0 .net "sum", 0 0, L_000001dc6a6015f0;  1 drivers
v000001dc6a4f7200_0 .net "temp1", 0 0, L_000001dc6a601ba0;  1 drivers
v000001dc6a4f6a80_0 .net "temp2", 0 0, L_000001dc6a6019e0;  1 drivers
v000001dc6a4f5ae0_0 .net "temp3", 0 0, L_000001dc6a6024d0;  1 drivers
S_000001dc6a50a1e0 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a509ad0;
 .timescale -9 -9;
P_000001dc6a3c1090 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a604450 .functor XOR 1, L_000001dc6a59f9e0, L_000001dc6a59fee0, C4<0>, C4<0>;
v000001dc6a4f6800_0 .net *"_ivl_4", 0 0, L_000001dc6a59f9e0;  1 drivers
v000001dc6a4f5540_0 .net *"_ivl_5", 0 0, L_000001dc6a59fee0;  1 drivers
S_000001dc6a50a820 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a50a1e0;
 .timescale -9 -9;
L_000001dc6a6035e0 .functor AND 1, L_000001dc6a59eb80, L_000001dc6a59f800, C4<1>, C4<1>;
v000001dc6a4f5c20_0 .net *"_ivl_1", 0 0, L_000001dc6a59eb80;  1 drivers
v000001dc6a4f5360_0 .net *"_ivl_2", 0 0, L_000001dc6a59f800;  1 drivers
S_000001dc6a50b4a0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a50a1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a602770 .functor XOR 1, L_000001dc6a59dbe0, L_000001dc6a59ff80, L_000001dc6a59eae0, C4<0>;
L_000001dc6a602a80 .functor AND 1, L_000001dc6a59dbe0, L_000001dc6a59eae0, C4<1>, C4<1>;
L_000001dc6a6036c0 .functor AND 1, L_000001dc6a59ff80, L_000001dc6a59eae0, C4<1>, C4<1>;
L_000001dc6a604140 .functor AND 1, L_000001dc6a59dbe0, L_000001dc6a59ff80, C4<1>, C4<1>;
L_000001dc6a603490 .functor OR 1, L_000001dc6a602a80, L_000001dc6a6036c0, L_000001dc6a604140, C4<0>;
v000001dc6a4f6620_0 .net "a", 0 0, L_000001dc6a59dbe0;  1 drivers
v000001dc6a4f5400_0 .net "b", 0 0, L_000001dc6a59ff80;  1 drivers
v000001dc6a4f66c0_0 .net "cin", 0 0, L_000001dc6a59eae0;  1 drivers
v000001dc6a4f5b80_0 .net "cout", 0 0, L_000001dc6a603490;  1 drivers
v000001dc6a4f54a0_0 .net "sum", 0 0, L_000001dc6a602770;  1 drivers
v000001dc6a4f7340_0 .net "temp1", 0 0, L_000001dc6a602a80;  1 drivers
v000001dc6a4f6760_0 .net "temp2", 0 0, L_000001dc6a6036c0;  1 drivers
v000001dc6a4f6bc0_0 .net "temp3", 0 0, L_000001dc6a604140;  1 drivers
S_000001dc6a50aff0 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a509ad0;
 .timescale -9 -9;
P_000001dc6a3c0c50 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a602cb0 .functor XOR 1, L_000001dc6a59e540, L_000001dc6a59e860, C4<0>, C4<0>;
v000001dc6a4f6da0_0 .net *"_ivl_4", 0 0, L_000001dc6a59e540;  1 drivers
v000001dc6a4f7480_0 .net *"_ivl_5", 0 0, L_000001dc6a59e860;  1 drivers
S_000001dc6a50a9b0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a50aff0;
 .timescale -9 -9;
L_000001dc6a603030 .functor AND 1, L_000001dc6a59f620, L_000001dc6a59f4e0, C4<1>, C4<1>;
v000001dc6a4f5d60_0 .net *"_ivl_1", 0 0, L_000001dc6a59f620;  1 drivers
v000001dc6a4f6c60_0 .net *"_ivl_2", 0 0, L_000001dc6a59f4e0;  1 drivers
S_000001dc6a50b310 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a50aff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a603810 .functor XOR 1, L_000001dc6a59e4a0, L_000001dc6a59fe40, L_000001dc6a59e180, C4<0>;
L_000001dc6a602a10 .functor AND 1, L_000001dc6a59e4a0, L_000001dc6a59e180, C4<1>, C4<1>;
L_000001dc6a603730 .functor AND 1, L_000001dc6a59fe40, L_000001dc6a59e180, C4<1>, C4<1>;
L_000001dc6a602b60 .functor AND 1, L_000001dc6a59e4a0, L_000001dc6a59fe40, C4<1>, C4<1>;
L_000001dc6a604220 .functor OR 1, L_000001dc6a602a10, L_000001dc6a603730, L_000001dc6a602b60, C4<0>;
v000001dc6a4f70c0_0 .net "a", 0 0, L_000001dc6a59e4a0;  1 drivers
v000001dc6a4f69e0_0 .net "b", 0 0, L_000001dc6a59fe40;  1 drivers
v000001dc6a4f73e0_0 .net "cin", 0 0, L_000001dc6a59e180;  1 drivers
v000001dc6a4f5e00_0 .net "cout", 0 0, L_000001dc6a604220;  1 drivers
v000001dc6a4f5fe0_0 .net "sum", 0 0, L_000001dc6a603810;  1 drivers
v000001dc6a4f6d00_0 .net "temp1", 0 0, L_000001dc6a602a10;  1 drivers
v000001dc6a4f5ea0_0 .net "temp2", 0 0, L_000001dc6a603730;  1 drivers
v000001dc6a4f5f40_0 .net "temp3", 0 0, L_000001dc6a602b60;  1 drivers
S_000001dc6a50b630 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a5097b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a602bd0 .functor AND 1, L_000001dc6a59d960, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a603420 .functor AND 1, L_000001dc6a59e360, L_000001dc6a602fc0, C4<1>, C4<1>;
L_000001dc6a602fc0 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a603880 .functor OR 1, L_000001dc6a602bd0, L_000001dc6a603420, C4<0>, C4<0>;
v000001dc6a50da30_0 .net *"_ivl_2", 0 0, L_000001dc6a602fc0;  1 drivers
v000001dc6a50cef0_0 .net "a", 0 0, L_000001dc6a59d960;  1 drivers
v000001dc6a50c130_0 .net "b", 0 0, L_000001dc6a59e360;  1 drivers
v000001dc6a50c3b0_0 .net "out", 0 0, L_000001dc6a603880;  1 drivers
v000001dc6a50d850_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a50ddf0_0 .net "temp1", 0 0, L_000001dc6a602bd0;  1 drivers
v000001dc6a50d210_0 .net "temp2", 0 0, L_000001dc6a603420;  1 drivers
S_000001dc6a50bae0 .scope generate, "named2[32]" "named2[32]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3bf950 .param/l "i" 0 3 34, +C4<0100000>;
S_000001dc6a51c070 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a50bae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c10d0 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a6046f0 .functor BUFZ 1, L_000001dc6a5a0340, C4<0>, C4<0>, C4<0>;
v000001dc6a50e570_0 .net *"_ivl_109", 0 0, L_000001dc6a604920;  1 drivers
v000001dc6a50eb10_0 .net *"_ivl_114", 0 0, L_000001dc6a604a70;  1 drivers
v000001dc6a50f330_0 .net *"_ivl_122", 0 0, L_000001dc6a6046f0;  1 drivers
L_000001dc6a5b65e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a50ef70_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b65e8;  1 drivers
L_000001dc6a5b6630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a50f5b0_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6630;  1 drivers
v000001dc6a50ec50_0 .net *"_ivl_18", 0 0, L_000001dc6a603b90;  1 drivers
v000001dc6a50f3d0_0 .net *"_ivl_22", 0 0, L_000001dc6a603ff0;  1 drivers
v000001dc6a50ecf0_0 .net *"_ivl_33", 0 0, L_000001dc6a602e70;  1 drivers
v000001dc6a50ed90_0 .net *"_ivl_37", 0 0, L_000001dc6a602ee0;  1 drivers
v000001dc6a50f650_0 .net *"_ivl_48", 0 0, L_000001dc6a603b20;  1 drivers
v000001dc6a50f6f0_0 .net *"_ivl_52", 0 0, L_000001dc6a603ea0;  1 drivers
v000001dc6a511d10_0 .net *"_ivl_63", 0 0, L_000001dc6a6033b0;  1 drivers
v000001dc6a512b70_0 .net *"_ivl_67", 0 0, L_000001dc6a603110;  1 drivers
v000001dc6a5128f0_0 .net *"_ivl_7", 0 0, L_000001dc6a603340;  1 drivers
v000001dc6a512990_0 .net *"_ivl_78", 0 0, L_000001dc6a603d50;  1 drivers
v000001dc6a511bd0_0 .net *"_ivl_82", 0 0, L_000001dc6a603500;  1 drivers
v000001dc6a512df0_0 .net *"_ivl_93", 0 0, L_000001dc6a604610;  1 drivers
v000001dc6a5118b0_0 .net *"_ivl_97", 0 0, L_000001dc6a604840;  1 drivers
v000001dc6a512850_0 .net "a", 7 0, L_000001dc6a5a17e0;  1 drivers
v000001dc6a511130_0 .net "b", 7 0, L_000001dc6a5a1880;  1 drivers
v000001dc6a5122b0_0 .net "cin", 0 0, L_000001dc6a5a0340;  1 drivers
v000001dc6a510eb0_0 .net "cout", 8 0, L_000001dc6a5a20a0;  1 drivers
v000001dc6a5116d0_0 .net "kcout", 0 0, L_000001dc6a5a1a60;  1 drivers
RS_000001dc6a4abcd8 .resolv tri, L_000001dc6a5a1240, L_000001dc6a5a1420;
v000001dc6a510f50_0 .net8 "moderator", 7 0, RS_000001dc6a4abcd8;  2 drivers
v000001dc6a512210_0 .net "moderator_and", 7 0, L_000001dc6a5a0200;  1 drivers
v000001dc6a513250_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a511310_0 .net "sum", 7 0, L_000001dc6a5a14c0;  1 drivers
L_000001dc6a59e5e0 .part L_000001dc6a5a17e0, 0, 1;
L_000001dc6a59f6c0 .part L_000001dc6a5a1880, 0, 1;
L_000001dc6a59e900 .part L_000001dc6a5a20a0, 0, 1;
L_000001dc6a59dfa0 .part L_000001dc6a5a17e0, 0, 1;
L_000001dc6a59ea40 .part L_000001dc6a5a1880, 0, 1;
L_000001dc6a59f080 .part L_000001dc6a5a17e0, 1, 1;
L_000001dc6a59e680 .part L_000001dc6a5a1880, 1, 1;
L_000001dc6a59ecc0 .part L_000001dc6a5a20a0, 1, 1;
L_000001dc6a59e7c0 .part L_000001dc6a5a17e0, 1, 1;
L_000001dc6a59de60 .part L_000001dc6a5a1880, 1, 1;
L_000001dc6a59ee00 .part L_000001dc6a5a0200, 0, 1;
L_000001dc6a59f8a0 .part RS_000001dc6a4abcd8, 1, 1;
L_000001dc6a59f300 .part L_000001dc6a5a17e0, 2, 1;
L_000001dc6a59dd20 .part L_000001dc6a5a1880, 2, 1;
L_000001dc6a59eea0 .part L_000001dc6a5a20a0, 2, 1;
L_000001dc6a59f120 .part L_000001dc6a5a17e0, 2, 1;
L_000001dc6a59f760 .part L_000001dc6a5a1880, 2, 1;
L_000001dc6a59f940 .part L_000001dc6a5a0200, 1, 1;
L_000001dc6a59fb20 .part RS_000001dc6a4abcd8, 2, 1;
L_000001dc6a59e0e0 .part L_000001dc6a5a17e0, 3, 1;
L_000001dc6a59fa80 .part L_000001dc6a5a1880, 3, 1;
L_000001dc6a59fbc0 .part L_000001dc6a5a20a0, 3, 1;
L_000001dc6a59e220 .part L_000001dc6a5a17e0, 3, 1;
L_000001dc6a59fc60 .part L_000001dc6a5a1880, 3, 1;
L_000001dc6a59ddc0 .part L_000001dc6a5a0200, 2, 1;
L_000001dc6a59fd00 .part RS_000001dc6a4abcd8, 3, 1;
L_000001dc6a59df00 .part L_000001dc6a5a17e0, 4, 1;
L_000001dc6a59e040 .part L_000001dc6a5a1880, 4, 1;
L_000001dc6a5a1060 .part L_000001dc6a5a20a0, 4, 1;
L_000001dc6a5a0ca0 .part L_000001dc6a5a17e0, 4, 1;
L_000001dc6a5a16a0 .part L_000001dc6a5a1880, 4, 1;
L_000001dc6a5a0840 .part L_000001dc6a5a0200, 3, 1;
L_000001dc6a5a0ac0 .part RS_000001dc6a4abcd8, 4, 1;
L_000001dc6a5a1f60 .part L_000001dc6a5a17e0, 5, 1;
L_000001dc6a5a0020 .part L_000001dc6a5a1880, 5, 1;
L_000001dc6a5a1ec0 .part L_000001dc6a5a20a0, 5, 1;
L_000001dc6a5a19c0 .part L_000001dc6a5a17e0, 5, 1;
L_000001dc6a5a1600 .part L_000001dc6a5a1880, 5, 1;
L_000001dc6a5a2640 .part L_000001dc6a5a0200, 4, 1;
L_000001dc6a5a26e0 .part RS_000001dc6a4abcd8, 5, 1;
L_000001dc6a5a0e80 .part L_000001dc6a5a17e0, 6, 1;
L_000001dc6a5a1560 .part L_000001dc6a5a1880, 6, 1;
L_000001dc6a5a08e0 .part L_000001dc6a5a20a0, 6, 1;
L_000001dc6a5a2780 .part L_000001dc6a5a17e0, 6, 1;
L_000001dc6a5a1e20 .part L_000001dc6a5a1880, 6, 1;
L_000001dc6a5a11a0 .part L_000001dc6a5a0200, 5, 1;
L_000001dc6a5a00c0 .part RS_000001dc6a4abcd8, 6, 1;
L_000001dc6a5a0de0 .part L_000001dc6a5a17e0, 7, 1;
L_000001dc6a5a0980 .part L_000001dc6a5a1880, 7, 1;
L_000001dc6a5a0c00 .part L_000001dc6a5a20a0, 7, 1;
LS_000001dc6a5a14c0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a602c40, L_000001dc6a6041b0, L_000001dc6a603f10, L_000001dc6a6039d0;
LS_000001dc6a5a14c0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a603c00, L_000001dc6a6031f0, L_000001dc6a603f80, L_000001dc6a6047d0;
L_000001dc6a5a14c0 .concat8 [ 4 4 0 0], LS_000001dc6a5a14c0_0_0, LS_000001dc6a5a14c0_0_4;
LS_000001dc6a5a1240_0_0 .concat8 [ 1 1 1 1], L_000001dc6a603340, L_000001dc6a603b90, L_000001dc6a602e70, L_000001dc6a603b20;
LS_000001dc6a5a1240_0_4 .concat8 [ 1 1 1 1], L_000001dc6a6033b0, L_000001dc6a603d50, L_000001dc6a604610, L_000001dc6a604920;
L_000001dc6a5a1240 .concat8 [ 4 4 0 0], LS_000001dc6a5a1240_0_0, LS_000001dc6a5a1240_0_4;
L_000001dc6a5a0520 .part L_000001dc6a5a17e0, 7, 1;
L_000001dc6a5a25a0 .part L_000001dc6a5a1880, 7, 1;
L_000001dc6a5a02a0 .part L_000001dc6a5a0200, 6, 1;
L_000001dc6a5a0160 .part RS_000001dc6a4abcd8, 7, 1;
LS_000001dc6a5a20a0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a6046f0, L_000001dc6a602e00, L_000001dc6a602d90, L_000001dc6a603a40;
LS_000001dc6a5a20a0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a602f50, L_000001dc6a603e30, L_000001dc6a6032d0, L_000001dc6a604370;
LS_000001dc6a5a20a0_0_8 .concat8 [ 1 0 0 0], L_000001dc6a604990;
L_000001dc6a5a20a0 .concat8 [ 4 4 1 0], LS_000001dc6a5a20a0_0_0, LS_000001dc6a5a20a0_0_4, LS_000001dc6a5a20a0_0_8;
L_000001dc6a5a1420 .part/pv L_000001dc6a5b65e8, 0, 1, 8;
LS_000001dc6a5a0200_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6630, L_000001dc6a603ff0, L_000001dc6a602ee0, L_000001dc6a603ea0;
LS_000001dc6a5a0200_0_4 .concat8 [ 1 1 1 1], L_000001dc6a603110, L_000001dc6a603500, L_000001dc6a604840, L_000001dc6a604a70;
L_000001dc6a5a0200 .concat8 [ 4 4 0 0], LS_000001dc6a5a0200_0_0, LS_000001dc6a5a0200_0_4;
L_000001dc6a5a1740 .part L_000001dc6a5a0200, 7, 1;
L_000001dc6a5a1a60 .part L_000001dc6a5a20a0, 8, 1;
S_000001dc6a51d4c0 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a51c070;
 .timescale -9 -9;
P_000001dc6a3c1250 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a603340 .functor XOR 1, L_000001dc6a59dfa0, L_000001dc6a59ea40, C4<0>, C4<0>;
v000001dc6a50e430_0 .net *"_ivl_4", 0 0, L_000001dc6a59dfa0;  1 drivers
v000001dc6a50dfd0_0 .net *"_ivl_5", 0 0, L_000001dc6a59ea40;  1 drivers
S_000001dc6a51cb60 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51d4c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a602c40 .functor XOR 1, L_000001dc6a59e5e0, L_000001dc6a59f6c0, L_000001dc6a59e900, C4<0>;
L_000001dc6a602d20 .functor AND 1, L_000001dc6a59e5e0, L_000001dc6a59e900, C4<1>, C4<1>;
L_000001dc6a603650 .functor AND 1, L_000001dc6a59f6c0, L_000001dc6a59e900, C4<1>, C4<1>;
L_000001dc6a6038f0 .functor AND 1, L_000001dc6a59e5e0, L_000001dc6a59f6c0, C4<1>, C4<1>;
L_000001dc6a602e00 .functor OR 1, L_000001dc6a602d20, L_000001dc6a603650, L_000001dc6a6038f0, C4<0>;
v000001dc6a50e2f0_0 .net "a", 0 0, L_000001dc6a59e5e0;  1 drivers
v000001dc6a50d2b0_0 .net "b", 0 0, L_000001dc6a59f6c0;  1 drivers
v000001dc6a50d350_0 .net "cin", 0 0, L_000001dc6a59e900;  1 drivers
v000001dc6a50bff0_0 .net "cout", 0 0, L_000001dc6a602e00;  1 drivers
v000001dc6a50e390_0 .net "sum", 0 0, L_000001dc6a602c40;  1 drivers
v000001dc6a50d030_0 .net "temp1", 0 0, L_000001dc6a602d20;  1 drivers
v000001dc6a50d0d0_0 .net "temp2", 0 0, L_000001dc6a603650;  1 drivers
v000001dc6a50df30_0 .net "temp3", 0 0, L_000001dc6a6038f0;  1 drivers
S_000001dc6a51bee0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a51c070;
 .timescale -9 -9;
P_000001dc6a3c1290 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a603b90 .functor XOR 1, L_000001dc6a59e7c0, L_000001dc6a59de60, C4<0>, C4<0>;
v000001dc6a50c590_0 .net *"_ivl_4", 0 0, L_000001dc6a59e7c0;  1 drivers
v000001dc6a50c9f0_0 .net *"_ivl_5", 0 0, L_000001dc6a59de60;  1 drivers
S_000001dc6a51c200 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51bee0;
 .timescale -9 -9;
L_000001dc6a603ff0 .functor AND 1, L_000001dc6a59ee00, L_000001dc6a59f8a0, C4<1>, C4<1>;
v000001dc6a50c810_0 .net *"_ivl_1", 0 0, L_000001dc6a59ee00;  1 drivers
v000001dc6a50d490_0 .net *"_ivl_2", 0 0, L_000001dc6a59f8a0;  1 drivers
S_000001dc6a51ccf0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51bee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6041b0 .functor XOR 1, L_000001dc6a59f080, L_000001dc6a59e680, L_000001dc6a59ecc0, C4<0>;
L_000001dc6a602af0 .functor AND 1, L_000001dc6a59f080, L_000001dc6a59ecc0, C4<1>, C4<1>;
L_000001dc6a6043e0 .functor AND 1, L_000001dc6a59e680, L_000001dc6a59ecc0, C4<1>, C4<1>;
L_000001dc6a603960 .functor AND 1, L_000001dc6a59f080, L_000001dc6a59e680, C4<1>, C4<1>;
L_000001dc6a602d90 .functor OR 1, L_000001dc6a602af0, L_000001dc6a6043e0, L_000001dc6a603960, C4<0>;
v000001dc6a50c270_0 .net "a", 0 0, L_000001dc6a59f080;  1 drivers
v000001dc6a50ca90_0 .net "b", 0 0, L_000001dc6a59e680;  1 drivers
v000001dc6a50bf50_0 .net "cin", 0 0, L_000001dc6a59ecc0;  1 drivers
v000001dc6a50d530_0 .net "cout", 0 0, L_000001dc6a602d90;  1 drivers
v000001dc6a50dad0_0 .net "sum", 0 0, L_000001dc6a6041b0;  1 drivers
v000001dc6a50dcb0_0 .net "temp1", 0 0, L_000001dc6a602af0;  1 drivers
v000001dc6a50e070_0 .net "temp2", 0 0, L_000001dc6a6043e0;  1 drivers
v000001dc6a50d670_0 .net "temp3", 0 0, L_000001dc6a603960;  1 drivers
S_000001dc6a51d650 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a51c070;
 .timescale -9 -9;
P_000001dc6a3c1310 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a602e70 .functor XOR 1, L_000001dc6a59f120, L_000001dc6a59f760, C4<0>, C4<0>;
v000001dc6a50c8b0_0 .net *"_ivl_4", 0 0, L_000001dc6a59f120;  1 drivers
v000001dc6a50beb0_0 .net *"_ivl_5", 0 0, L_000001dc6a59f760;  1 drivers
S_000001dc6a51bd50 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51d650;
 .timescale -9 -9;
L_000001dc6a602ee0 .functor AND 1, L_000001dc6a59f940, L_000001dc6a59fb20, C4<1>, C4<1>;
v000001dc6a50d710_0 .net *"_ivl_1", 0 0, L_000001dc6a59f940;  1 drivers
v000001dc6a50dd50_0 .net *"_ivl_2", 0 0, L_000001dc6a59fb20;  1 drivers
S_000001dc6a51c520 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51d650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a603f10 .functor XOR 1, L_000001dc6a59f300, L_000001dc6a59dd20, L_000001dc6a59eea0, C4<0>;
L_000001dc6a603180 .functor AND 1, L_000001dc6a59f300, L_000001dc6a59eea0, C4<1>, C4<1>;
L_000001dc6a603dc0 .functor AND 1, L_000001dc6a59dd20, L_000001dc6a59eea0, C4<1>, C4<1>;
L_000001dc6a604530 .functor AND 1, L_000001dc6a59f300, L_000001dc6a59dd20, C4<1>, C4<1>;
L_000001dc6a603a40 .functor OR 1, L_000001dc6a603180, L_000001dc6a603dc0, L_000001dc6a604530, C4<0>;
v000001dc6a50cbd0_0 .net "a", 0 0, L_000001dc6a59f300;  1 drivers
v000001dc6a50e250_0 .net "b", 0 0, L_000001dc6a59dd20;  1 drivers
v000001dc6a50e4d0_0 .net "cin", 0 0, L_000001dc6a59eea0;  1 drivers
v000001dc6a50bd70_0 .net "cout", 0 0, L_000001dc6a603a40;  1 drivers
v000001dc6a50d7b0_0 .net "sum", 0 0, L_000001dc6a603f10;  1 drivers
v000001dc6a50d8f0_0 .net "temp1", 0 0, L_000001dc6a603180;  1 drivers
v000001dc6a50db70_0 .net "temp2", 0 0, L_000001dc6a603dc0;  1 drivers
v000001dc6a50be10_0 .net "temp3", 0 0, L_000001dc6a604530;  1 drivers
S_000001dc6a51c6b0 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a51c070;
 .timescale -9 -9;
P_000001dc6a3c1450 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a603b20 .functor XOR 1, L_000001dc6a59e220, L_000001dc6a59fc60, C4<0>, C4<0>;
v000001dc6a50f510_0 .net *"_ivl_4", 0 0, L_000001dc6a59e220;  1 drivers
v000001dc6a510a50_0 .net *"_ivl_5", 0 0, L_000001dc6a59fc60;  1 drivers
S_000001dc6a51ce80 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51c6b0;
 .timescale -9 -9;
L_000001dc6a603ea0 .functor AND 1, L_000001dc6a59ddc0, L_000001dc6a59fd00, C4<1>, C4<1>;
v000001dc6a50cc70_0 .net *"_ivl_1", 0 0, L_000001dc6a59ddc0;  1 drivers
v000001dc6a50c090_0 .net *"_ivl_2", 0 0, L_000001dc6a59fd00;  1 drivers
S_000001dc6a51d010 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51c6b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6039d0 .functor XOR 1, L_000001dc6a59e0e0, L_000001dc6a59fa80, L_000001dc6a59fbc0, C4<0>;
L_000001dc6a6044c0 .functor AND 1, L_000001dc6a59e0e0, L_000001dc6a59fbc0, C4<1>, C4<1>;
L_000001dc6a603ab0 .functor AND 1, L_000001dc6a59fa80, L_000001dc6a59fbc0, C4<1>, C4<1>;
L_000001dc6a6029a0 .functor AND 1, L_000001dc6a59e0e0, L_000001dc6a59fa80, C4<1>, C4<1>;
L_000001dc6a602f50 .functor OR 1, L_000001dc6a6044c0, L_000001dc6a603ab0, L_000001dc6a6029a0, C4<0>;
v000001dc6a50ce50_0 .net "a", 0 0, L_000001dc6a59e0e0;  1 drivers
v000001dc6a50c310_0 .net "b", 0 0, L_000001dc6a59fa80;  1 drivers
v000001dc6a50c450_0 .net "cin", 0 0, L_000001dc6a59fbc0;  1 drivers
v000001dc6a50c4f0_0 .net "cout", 0 0, L_000001dc6a602f50;  1 drivers
v000001dc6a50cdb0_0 .net "sum", 0 0, L_000001dc6a6039d0;  1 drivers
v000001dc6a50e930_0 .net "temp1", 0 0, L_000001dc6a6044c0;  1 drivers
v000001dc6a510870_0 .net "temp2", 0 0, L_000001dc6a603ab0;  1 drivers
v000001dc6a50e6b0_0 .net "temp3", 0 0, L_000001dc6a6029a0;  1 drivers
S_000001dc6a51d1a0 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a51c070;
 .timescale -9 -9;
P_000001dc6a3c1490 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a6033b0 .functor XOR 1, L_000001dc6a5a0ca0, L_000001dc6a5a16a0, C4<0>, C4<0>;
v000001dc6a50f970_0 .net *"_ivl_4", 0 0, L_000001dc6a5a0ca0;  1 drivers
v000001dc6a50e750_0 .net *"_ivl_5", 0 0, L_000001dc6a5a16a0;  1 drivers
S_000001dc6a51d970 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51d1a0;
 .timescale -9 -9;
L_000001dc6a603110 .functor AND 1, L_000001dc6a5a0840, L_000001dc6a5a0ac0, C4<1>, C4<1>;
v000001dc6a50f010_0 .net *"_ivl_1", 0 0, L_000001dc6a5a0840;  1 drivers
v000001dc6a50ee30_0 .net *"_ivl_2", 0 0, L_000001dc6a5a0ac0;  1 drivers
S_000001dc6a51c390 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51d1a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a603c00 .functor XOR 1, L_000001dc6a59df00, L_000001dc6a59e040, L_000001dc6a5a1060, C4<0>;
L_000001dc6a603c70 .functor AND 1, L_000001dc6a59df00, L_000001dc6a5a1060, C4<1>, C4<1>;
L_000001dc6a604290 .functor AND 1, L_000001dc6a59e040, L_000001dc6a5a1060, C4<1>, C4<1>;
L_000001dc6a6030a0 .functor AND 1, L_000001dc6a59df00, L_000001dc6a59e040, C4<1>, C4<1>;
L_000001dc6a603e30 .functor OR 1, L_000001dc6a603c70, L_000001dc6a604290, L_000001dc6a6030a0, C4<0>;
v000001dc6a50fa10_0 .net "a", 0 0, L_000001dc6a59df00;  1 drivers
v000001dc6a510af0_0 .net "b", 0 0, L_000001dc6a59e040;  1 drivers
v000001dc6a510b90_0 .net "cin", 0 0, L_000001dc6a5a1060;  1 drivers
v000001dc6a50f830_0 .net "cout", 0 0, L_000001dc6a603e30;  1 drivers
v000001dc6a50f8d0_0 .net "sum", 0 0, L_000001dc6a603c00;  1 drivers
v000001dc6a50e890_0 .net "temp1", 0 0, L_000001dc6a603c70;  1 drivers
v000001dc6a50f150_0 .net "temp2", 0 0, L_000001dc6a604290;  1 drivers
v000001dc6a510c30_0 .net "temp3", 0 0, L_000001dc6a6030a0;  1 drivers
S_000001dc6a51db00 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a51c070;
 .timescale -9 -9;
P_000001dc6a3c0890 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a603d50 .functor XOR 1, L_000001dc6a5a19c0, L_000001dc6a5a1600, C4<0>, C4<0>;
v000001dc6a50f1f0_0 .net *"_ivl_4", 0 0, L_000001dc6a5a19c0;  1 drivers
v000001dc6a510550_0 .net *"_ivl_5", 0 0, L_000001dc6a5a1600;  1 drivers
S_000001dc6a51d330 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51db00;
 .timescale -9 -9;
L_000001dc6a603500 .functor AND 1, L_000001dc6a5a2640, L_000001dc6a5a26e0, C4<1>, C4<1>;
v000001dc6a50fab0_0 .net *"_ivl_1", 0 0, L_000001dc6a5a2640;  1 drivers
v000001dc6a50f790_0 .net *"_ivl_2", 0 0, L_000001dc6a5a26e0;  1 drivers
S_000001dc6a51c840 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51db00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6031f0 .functor XOR 1, L_000001dc6a5a1f60, L_000001dc6a5a0020, L_000001dc6a5a1ec0, C4<0>;
L_000001dc6a604060 .functor AND 1, L_000001dc6a5a1f60, L_000001dc6a5a1ec0, C4<1>, C4<1>;
L_000001dc6a603ce0 .functor AND 1, L_000001dc6a5a0020, L_000001dc6a5a1ec0, C4<1>, C4<1>;
L_000001dc6a603260 .functor AND 1, L_000001dc6a5a1f60, L_000001dc6a5a0020, C4<1>, C4<1>;
L_000001dc6a6032d0 .functor OR 1, L_000001dc6a604060, L_000001dc6a603ce0, L_000001dc6a603260, C4<0>;
v000001dc6a50ebb0_0 .net "a", 0 0, L_000001dc6a5a1f60;  1 drivers
v000001dc6a510cd0_0 .net "b", 0 0, L_000001dc6a5a0020;  1 drivers
v000001dc6a50f290_0 .net "cin", 0 0, L_000001dc6a5a1ec0;  1 drivers
v000001dc6a50f0b0_0 .net "cout", 0 0, L_000001dc6a6032d0;  1 drivers
v000001dc6a50ff10_0 .net "sum", 0 0, L_000001dc6a6031f0;  1 drivers
v000001dc6a50fb50_0 .net "temp1", 0 0, L_000001dc6a604060;  1 drivers
v000001dc6a510050_0 .net "temp2", 0 0, L_000001dc6a603ce0;  1 drivers
v000001dc6a510370_0 .net "temp3", 0 0, L_000001dc6a603260;  1 drivers
S_000001dc6a51c9d0 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a51c070;
 .timescale -9 -9;
P_000001dc6a3c14d0 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a604610 .functor XOR 1, L_000001dc6a5a2780, L_000001dc6a5a1e20, C4<0>, C4<0>;
v000001dc6a50e9d0_0 .net *"_ivl_4", 0 0, L_000001dc6a5a2780;  1 drivers
v000001dc6a50ea70_0 .net *"_ivl_5", 0 0, L_000001dc6a5a1e20;  1 drivers
S_000001dc6a51d7e0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51c9d0;
 .timescale -9 -9;
L_000001dc6a604840 .functor AND 1, L_000001dc6a5a11a0, L_000001dc6a5a00c0, C4<1>, C4<1>;
v000001dc6a50fe70_0 .net *"_ivl_1", 0 0, L_000001dc6a5a11a0;  1 drivers
v000001dc6a5107d0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a00c0;  1 drivers
S_000001dc6a51dd60 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51c9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a603f80 .functor XOR 1, L_000001dc6a5a0e80, L_000001dc6a5a1560, L_000001dc6a5a08e0, C4<0>;
L_000001dc6a6040d0 .functor AND 1, L_000001dc6a5a0e80, L_000001dc6a5a08e0, C4<1>, C4<1>;
L_000001dc6a603570 .functor AND 1, L_000001dc6a5a1560, L_000001dc6a5a08e0, C4<1>, C4<1>;
L_000001dc6a604300 .functor AND 1, L_000001dc6a5a0e80, L_000001dc6a5a1560, C4<1>, C4<1>;
L_000001dc6a604370 .functor OR 1, L_000001dc6a6040d0, L_000001dc6a603570, L_000001dc6a604300, C4<0>;
v000001dc6a50e7f0_0 .net "a", 0 0, L_000001dc6a5a0e80;  1 drivers
v000001dc6a50fbf0_0 .net "b", 0 0, L_000001dc6a5a1560;  1 drivers
v000001dc6a50eed0_0 .net "cin", 0 0, L_000001dc6a5a08e0;  1 drivers
v000001dc6a50ffb0_0 .net "cout", 0 0, L_000001dc6a604370;  1 drivers
v000001dc6a5100f0_0 .net "sum", 0 0, L_000001dc6a603f80;  1 drivers
v000001dc6a510190_0 .net "temp1", 0 0, L_000001dc6a6040d0;  1 drivers
v000001dc6a510410_0 .net "temp2", 0 0, L_000001dc6a603570;  1 drivers
v000001dc6a510230_0 .net "temp3", 0 0, L_000001dc6a604300;  1 drivers
S_000001dc6a51ee90 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a51c070;
 .timescale -9 -9;
P_000001dc6a3c1510 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a604920 .functor XOR 1, L_000001dc6a5a0520, L_000001dc6a5a25a0, C4<0>, C4<0>;
v000001dc6a510730_0 .net *"_ivl_4", 0 0, L_000001dc6a5a0520;  1 drivers
v000001dc6a5109b0_0 .net *"_ivl_5", 0 0, L_000001dc6a5a25a0;  1 drivers
S_000001dc6a51f660 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51ee90;
 .timescale -9 -9;
L_000001dc6a604a70 .functor AND 1, L_000001dc6a5a02a0, L_000001dc6a5a0160, C4<1>, C4<1>;
v000001dc6a510910_0 .net *"_ivl_1", 0 0, L_000001dc6a5a02a0;  1 drivers
v000001dc6a50fc90_0 .net *"_ivl_2", 0 0, L_000001dc6a5a0160;  1 drivers
S_000001dc6a51eb70 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51ee90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6047d0 .functor XOR 1, L_000001dc6a5a0de0, L_000001dc6a5a0980, L_000001dc6a5a0c00, C4<0>;
L_000001dc6a6048b0 .functor AND 1, L_000001dc6a5a0de0, L_000001dc6a5a0c00, C4<1>, C4<1>;
L_000001dc6a6045a0 .functor AND 1, L_000001dc6a5a0980, L_000001dc6a5a0c00, C4<1>, C4<1>;
L_000001dc6a604680 .functor AND 1, L_000001dc6a5a0de0, L_000001dc6a5a0980, C4<1>, C4<1>;
L_000001dc6a604990 .functor OR 1, L_000001dc6a6048b0, L_000001dc6a6045a0, L_000001dc6a604680, C4<0>;
v000001dc6a5105f0_0 .net "a", 0 0, L_000001dc6a5a0de0;  1 drivers
v000001dc6a50f470_0 .net "b", 0 0, L_000001dc6a5a0980;  1 drivers
v000001dc6a50fd30_0 .net "cin", 0 0, L_000001dc6a5a0c00;  1 drivers
v000001dc6a50e610_0 .net "cout", 0 0, L_000001dc6a604990;  1 drivers
v000001dc6a50fdd0_0 .net "sum", 0 0, L_000001dc6a6047d0;  1 drivers
v000001dc6a5102d0_0 .net "temp1", 0 0, L_000001dc6a6048b0;  1 drivers
v000001dc6a5104b0_0 .net "temp2", 0 0, L_000001dc6a6045a0;  1 drivers
v000001dc6a510690_0 .net "temp3", 0 0, L_000001dc6a604680;  1 drivers
S_000001dc6a51e080 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a50bae0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a604b50 .functor AND 1, L_000001dc6a5a03e0, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a604760 .functor AND 1, L_000001dc6a5a2280, L_000001dc6a604a00, C4<1>, C4<1>;
L_000001dc6a604a00 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a604ae0 .functor OR 1, L_000001dc6a604b50, L_000001dc6a604760, C4<0>, C4<0>;
v000001dc6a512710_0 .net *"_ivl_2", 0 0, L_000001dc6a604a00;  1 drivers
v000001dc6a511270_0 .net "a", 0 0, L_000001dc6a5a03e0;  1 drivers
v000001dc6a5132f0_0 .net "b", 0 0, L_000001dc6a5a2280;  1 drivers
v000001dc6a512350_0 .net "out", 0 0, L_000001dc6a604ae0;  1 drivers
v000001dc6a5123f0_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a511950_0 .net "temp1", 0 0, L_000001dc6a604b50;  1 drivers
v000001dc6a510ff0_0 .net "temp2", 0 0, L_000001dc6a604760;  1 drivers
S_000001dc6a51ed00 .scope generate, "named2[40]" "named2[40]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c0810 .param/l "i" 0 3 34, +C4<0101000>;
S_000001dc6a51fb10 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a51ed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c06d0 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a61c170 .functor BUFZ 1, L_000001dc6a5a4940, C4<0>, C4<0>, C4<0>;
v000001dc6a514330_0 .net *"_ivl_109", 0 0, L_000001dc6a61d440;  1 drivers
v000001dc6a515410_0 .net *"_ivl_114", 0 0, L_000001dc6a61d050;  1 drivers
v000001dc6a5148d0_0 .net *"_ivl_122", 0 0, L_000001dc6a61c170;  1 drivers
L_000001dc6a5b6678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a5154b0_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6678;  1 drivers
L_000001dc6a5b66c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a5159b0_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b66c0;  1 drivers
v000001dc6a514790_0 .net *"_ivl_18", 0 0, L_000001dc6a61c410;  1 drivers
v000001dc6a5143d0_0 .net *"_ivl_22", 0 0, L_000001dc6a61c5d0;  1 drivers
v000001dc6a514650_0 .net *"_ivl_33", 0 0, L_000001dc6a61c790;  1 drivers
v000001dc6a515550_0 .net *"_ivl_37", 0 0, L_000001dc6a61c4f0;  1 drivers
v000001dc6a5146f0_0 .net *"_ivl_48", 0 0, L_000001dc6a61d910;  1 drivers
v000001dc6a515730_0 .net *"_ivl_52", 0 0, L_000001dc6a61c870;  1 drivers
v000001dc6a5182f0_0 .net *"_ivl_63", 0 0, L_000001dc6a61cbf0;  1 drivers
v000001dc6a5172b0_0 .net *"_ivl_67", 0 0, L_000001dc6a61bfb0;  1 drivers
v000001dc6a517cb0_0 .net *"_ivl_7", 0 0, L_000001dc6a61d280;  1 drivers
v000001dc6a516590_0 .net *"_ivl_78", 0 0, L_000001dc6a61c8e0;  1 drivers
v000001dc6a517a30_0 .net *"_ivl_82", 0 0, L_000001dc6a61c100;  1 drivers
v000001dc6a516b30_0 .net *"_ivl_93", 0 0, L_000001dc6a61cdb0;  1 drivers
v000001dc6a517e90_0 .net *"_ivl_97", 0 0, L_000001dc6a61d600;  1 drivers
v000001dc6a518110_0 .net "a", 7 0, L_000001dc6a5a4620;  1 drivers
v000001dc6a5181b0_0 .net "b", 7 0, L_000001dc6a5a3860;  1 drivers
v000001dc6a5175d0_0 .net "cin", 0 0, L_000001dc6a5a4940;  1 drivers
v000001dc6a517850_0 .net "cout", 8 0, L_000001dc6a5a4120;  1 drivers
v000001dc6a5168b0_0 .net "kcout", 0 0, L_000001dc6a5a4760;  1 drivers
RS_000001dc6a4addd8 .resolv tri, L_000001dc6a5a4800, L_000001dc6a5a3fe0;
v000001dc6a517170_0 .net8 "moderator", 7 0, RS_000001dc6a4addd8;  2 drivers
v000001dc6a518250_0 .net "moderator_and", 7 0, L_000001dc6a5a2dc0;  1 drivers
v000001dc6a516950_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a516810_0 .net "sum", 7 0, L_000001dc6a5a4300;  1 drivers
L_000001dc6a5a07a0 .part L_000001dc6a5a4620, 0, 1;
L_000001dc6a5a12e0 .part L_000001dc6a5a3860, 0, 1;
L_000001dc6a5a2320 .part L_000001dc6a5a4120, 0, 1;
L_000001dc6a5a1380 .part L_000001dc6a5a4620, 0, 1;
L_000001dc6a5a1920 .part L_000001dc6a5a3860, 0, 1;
L_000001dc6a5a2000 .part L_000001dc6a5a4620, 1, 1;
L_000001dc6a5a1d80 .part L_000001dc6a5a3860, 1, 1;
L_000001dc6a5a2140 .part L_000001dc6a5a4120, 1, 1;
L_000001dc6a5a21e0 .part L_000001dc6a5a4620, 1, 1;
L_000001dc6a5a23c0 .part L_000001dc6a5a3860, 1, 1;
L_000001dc6a5a2460 .part L_000001dc6a5a2dc0, 0, 1;
L_000001dc6a5a0f20 .part RS_000001dc6a4addd8, 1, 1;
L_000001dc6a5a0fc0 .part L_000001dc6a5a4620, 2, 1;
L_000001dc6a5a0480 .part L_000001dc6a5a3860, 2, 1;
L_000001dc6a5a1c40 .part L_000001dc6a5a4120, 2, 1;
L_000001dc6a5a1ce0 .part L_000001dc6a5a4620, 2, 1;
L_000001dc6a5a05c0 .part L_000001dc6a5a3860, 2, 1;
L_000001dc6a5a0660 .part L_000001dc6a5a2dc0, 1, 1;
L_000001dc6a5a1b00 .part RS_000001dc6a4addd8, 2, 1;
L_000001dc6a5a2500 .part L_000001dc6a5a4620, 3, 1;
L_000001dc6a5a0a20 .part L_000001dc6a5a3860, 3, 1;
L_000001dc6a5a1ba0 .part L_000001dc6a5a4120, 3, 1;
L_000001dc6a5a0700 .part L_000001dc6a5a4620, 3, 1;
L_000001dc6a5a0b60 .part L_000001dc6a5a3860, 3, 1;
L_000001dc6a5a0d40 .part L_000001dc6a5a2dc0, 2, 1;
L_000001dc6a5a4d00 .part RS_000001dc6a4addd8, 3, 1;
L_000001dc6a5a2c80 .part L_000001dc6a5a4620, 4, 1;
L_000001dc6a5a3e00 .part L_000001dc6a5a3860, 4, 1;
L_000001dc6a5a2aa0 .part L_000001dc6a5a4120, 4, 1;
L_000001dc6a5a2be0 .part L_000001dc6a5a4620, 4, 1;
L_000001dc6a5a4b20 .part L_000001dc6a5a3860, 4, 1;
L_000001dc6a5a2a00 .part L_000001dc6a5a2dc0, 3, 1;
L_000001dc6a5a3cc0 .part RS_000001dc6a4addd8, 4, 1;
L_000001dc6a5a3d60 .part L_000001dc6a5a4620, 5, 1;
L_000001dc6a5a4da0 .part L_000001dc6a5a3860, 5, 1;
L_000001dc6a5a4580 .part L_000001dc6a5a4120, 5, 1;
L_000001dc6a5a46c0 .part L_000001dc6a5a4620, 5, 1;
L_000001dc6a5a4080 .part L_000001dc6a5a3860, 5, 1;
L_000001dc6a5a4e40 .part L_000001dc6a5a2dc0, 4, 1;
L_000001dc6a5a48a0 .part RS_000001dc6a4addd8, 5, 1;
L_000001dc6a5a43a0 .part L_000001dc6a5a4620, 6, 1;
L_000001dc6a5a2d20 .part L_000001dc6a5a3860, 6, 1;
L_000001dc6a5a3ea0 .part L_000001dc6a5a4120, 6, 1;
L_000001dc6a5a4260 .part L_000001dc6a5a4620, 6, 1;
L_000001dc6a5a2960 .part L_000001dc6a5a3860, 6, 1;
L_000001dc6a5a4440 .part L_000001dc6a5a2dc0, 5, 1;
L_000001dc6a5a2e60 .part RS_000001dc6a4addd8, 6, 1;
L_000001dc6a5a3f40 .part L_000001dc6a5a4620, 7, 1;
L_000001dc6a5a4a80 .part L_000001dc6a5a3860, 7, 1;
L_000001dc6a5a41c0 .part L_000001dc6a5a4120, 7, 1;
LS_000001dc6a5a4300_0_0 .concat8 [ 1 1 1 1], L_000001dc6a604ca0, L_000001dc6a61cb80, L_000001dc6a61bdf0, L_000001dc6a61c9c0;
LS_000001dc6a5a4300_0_4 .concat8 [ 1 1 1 1], L_000001dc6a61be60, L_000001dc6a61d7c0, L_000001dc6a61d830, L_000001dc6a61c1e0;
L_000001dc6a5a4300 .concat8 [ 4 4 0 0], LS_000001dc6a5a4300_0_0, LS_000001dc6a5a4300_0_4;
LS_000001dc6a5a4800_0_0 .concat8 [ 1 1 1 1], L_000001dc6a61d280, L_000001dc6a61c410, L_000001dc6a61c790, L_000001dc6a61d910;
LS_000001dc6a5a4800_0_4 .concat8 [ 1 1 1 1], L_000001dc6a61cbf0, L_000001dc6a61c8e0, L_000001dc6a61cdb0, L_000001dc6a61d440;
L_000001dc6a5a4800 .concat8 [ 4 4 0 0], LS_000001dc6a5a4800_0_0, LS_000001dc6a5a4800_0_4;
L_000001dc6a5a3220 .part L_000001dc6a5a4620, 7, 1;
L_000001dc6a5a3180 .part L_000001dc6a5a3860, 7, 1;
L_000001dc6a5a35e0 .part L_000001dc6a5a2dc0, 6, 1;
L_000001dc6a5a44e0 .part RS_000001dc6a4addd8, 7, 1;
LS_000001dc6a5a4120_0_0 .concat8 [ 1 1 1 1], L_000001dc6a61c170, L_000001dc6a61d980, L_000001dc6a61cf00, L_000001dc6a61c480;
LS_000001dc6a5a4120_0_4 .concat8 [ 1 1 1 1], L_000001dc6a61cb10, L_000001dc6a61d2f0, L_000001dc6a61ca30, L_000001dc6a61ce20;
LS_000001dc6a5a4120_0_8 .concat8 [ 1 0 0 0], L_000001dc6a61caa0;
L_000001dc6a5a4120 .concat8 [ 4 4 1 0], LS_000001dc6a5a4120_0_0, LS_000001dc6a5a4120_0_4, LS_000001dc6a5a4120_0_8;
L_000001dc6a5a3fe0 .part/pv L_000001dc6a5b6678, 0, 1, 8;
LS_000001dc6a5a2dc0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b66c0, L_000001dc6a61c5d0, L_000001dc6a61c4f0, L_000001dc6a61c870;
LS_000001dc6a5a2dc0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a61bfb0, L_000001dc6a61c100, L_000001dc6a61d600, L_000001dc6a61d050;
L_000001dc6a5a2dc0 .concat8 [ 4 4 0 0], LS_000001dc6a5a2dc0_0_0, LS_000001dc6a5a2dc0_0_4;
L_000001dc6a5a2b40 .part L_000001dc6a5a2dc0, 7, 1;
L_000001dc6a5a4760 .part L_000001dc6a5a4120, 8, 1;
S_000001dc6a51def0 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a51fb10;
 .timescale -9 -9;
P_000001dc6a3c15d0 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a61d280 .functor XOR 1, L_000001dc6a5a1380, L_000001dc6a5a1920, C4<0>, C4<0>;
v000001dc6a511ef0_0 .net *"_ivl_4", 0 0, L_000001dc6a5a1380;  1 drivers
v000001dc6a512fd0_0 .net *"_ivl_5", 0 0, L_000001dc6a5a1920;  1 drivers
S_000001dc6a51f980 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51def0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a604ca0 .functor XOR 1, L_000001dc6a5a07a0, L_000001dc6a5a12e0, L_000001dc6a5a2320, C4<0>;
L_000001dc6a604bc0 .functor AND 1, L_000001dc6a5a07a0, L_000001dc6a5a2320, C4<1>, C4<1>;
L_000001dc6a604c30 .functor AND 1, L_000001dc6a5a12e0, L_000001dc6a5a2320, C4<1>, C4<1>;
L_000001dc6a590940 .functor AND 1, L_000001dc6a5a07a0, L_000001dc6a5a12e0, C4<1>, C4<1>;
L_000001dc6a61d980 .functor OR 1, L_000001dc6a604bc0, L_000001dc6a604c30, L_000001dc6a590940, C4<0>;
v000001dc6a511630_0 .net "a", 0 0, L_000001dc6a5a07a0;  1 drivers
v000001dc6a5127b0_0 .net "b", 0 0, L_000001dc6a5a12e0;  1 drivers
v000001dc6a512530_0 .net "cin", 0 0, L_000001dc6a5a2320;  1 drivers
v000001dc6a5113b0_0 .net "cout", 0 0, L_000001dc6a61d980;  1 drivers
v000001dc6a512670_0 .net "sum", 0 0, L_000001dc6a604ca0;  1 drivers
v000001dc6a511c70_0 .net "temp1", 0 0, L_000001dc6a604bc0;  1 drivers
v000001dc6a511a90_0 .net "temp2", 0 0, L_000001dc6a604c30;  1 drivers
v000001dc6a511b30_0 .net "temp3", 0 0, L_000001dc6a590940;  1 drivers
S_000001dc6a51f7f0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a51fb10;
 .timescale -9 -9;
P_000001dc6a3c1150 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a61c410 .functor XOR 1, L_000001dc6a5a21e0, L_000001dc6a5a23c0, C4<0>, C4<0>;
v000001dc6a511810_0 .net *"_ivl_4", 0 0, L_000001dc6a5a21e0;  1 drivers
v000001dc6a510e10_0 .net *"_ivl_5", 0 0, L_000001dc6a5a23c0;  1 drivers
S_000001dc6a51e210 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51f7f0;
 .timescale -9 -9;
L_000001dc6a61c5d0 .functor AND 1, L_000001dc6a5a2460, L_000001dc6a5a0f20, C4<1>, C4<1>;
v000001dc6a5125d0_0 .net *"_ivl_1", 0 0, L_000001dc6a5a2460;  1 drivers
v000001dc6a512cb0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a0f20;  1 drivers
S_000001dc6a51e530 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51f7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61cb80 .functor XOR 1, L_000001dc6a5a2000, L_000001dc6a5a1d80, L_000001dc6a5a2140, C4<0>;
L_000001dc6a61d210 .functor AND 1, L_000001dc6a5a2000, L_000001dc6a5a2140, C4<1>, C4<1>;
L_000001dc6a61c330 .functor AND 1, L_000001dc6a5a1d80, L_000001dc6a5a2140, C4<1>, C4<1>;
L_000001dc6a61d8a0 .functor AND 1, L_000001dc6a5a2000, L_000001dc6a5a1d80, C4<1>, C4<1>;
L_000001dc6a61cf00 .functor OR 1, L_000001dc6a61d210, L_000001dc6a61c330, L_000001dc6a61d8a0, C4<0>;
v000001dc6a511db0_0 .net "a", 0 0, L_000001dc6a5a2000;  1 drivers
v000001dc6a512e90_0 .net "b", 0 0, L_000001dc6a5a1d80;  1 drivers
v000001dc6a513110_0 .net "cin", 0 0, L_000001dc6a5a2140;  1 drivers
v000001dc6a5131b0_0 .net "cout", 0 0, L_000001dc6a61cf00;  1 drivers
v000001dc6a512a30_0 .net "sum", 0 0, L_000001dc6a61cb80;  1 drivers
v000001dc6a512ad0_0 .net "temp1", 0 0, L_000001dc6a61d210;  1 drivers
v000001dc6a512c10_0 .net "temp2", 0 0, L_000001dc6a61c330;  1 drivers
v000001dc6a511f90_0 .net "temp3", 0 0, L_000001dc6a61d8a0;  1 drivers
S_000001dc6a51e6c0 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a51fb10;
 .timescale -9 -9;
P_000001dc6a3c1610 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a61c790 .functor XOR 1, L_000001dc6a5a1ce0, L_000001dc6a5a05c0, C4<0>, C4<0>;
v000001dc6a512f30_0 .net *"_ivl_4", 0 0, L_000001dc6a5a1ce0;  1 drivers
v000001dc6a511450_0 .net *"_ivl_5", 0 0, L_000001dc6a5a05c0;  1 drivers
S_000001dc6a51f020 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51e6c0;
 .timescale -9 -9;
L_000001dc6a61c4f0 .functor AND 1, L_000001dc6a5a0660, L_000001dc6a5a1b00, C4<1>, C4<1>;
v000001dc6a512d50_0 .net *"_ivl_1", 0 0, L_000001dc6a5a0660;  1 drivers
v000001dc6a513070_0 .net *"_ivl_2", 0 0, L_000001dc6a5a1b00;  1 drivers
S_000001dc6a51e3a0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51e6c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61bdf0 .functor XOR 1, L_000001dc6a5a0fc0, L_000001dc6a5a0480, L_000001dc6a5a1c40, C4<0>;
L_000001dc6a61ce90 .functor AND 1, L_000001dc6a5a0fc0, L_000001dc6a5a1c40, C4<1>, C4<1>;
L_000001dc6a61d4b0 .functor AND 1, L_000001dc6a5a0480, L_000001dc6a5a1c40, C4<1>, C4<1>;
L_000001dc6a61bed0 .functor AND 1, L_000001dc6a5a0fc0, L_000001dc6a5a0480, C4<1>, C4<1>;
L_000001dc6a61c480 .functor OR 1, L_000001dc6a61ce90, L_000001dc6a61d4b0, L_000001dc6a61bed0, C4<0>;
v000001dc6a5119f0_0 .net "a", 0 0, L_000001dc6a5a0fc0;  1 drivers
v000001dc6a513390_0 .net "b", 0 0, L_000001dc6a5a0480;  1 drivers
v000001dc6a511770_0 .net "cin", 0 0, L_000001dc6a5a1c40;  1 drivers
v000001dc6a512030_0 .net "cout", 0 0, L_000001dc6a61c480;  1 drivers
v000001dc6a5134d0_0 .net "sum", 0 0, L_000001dc6a61bdf0;  1 drivers
v000001dc6a512170_0 .net "temp1", 0 0, L_000001dc6a61ce90;  1 drivers
v000001dc6a512490_0 .net "temp2", 0 0, L_000001dc6a61d4b0;  1 drivers
v000001dc6a511090_0 .net "temp3", 0 0, L_000001dc6a61bed0;  1 drivers
S_000001dc6a51f340 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a51fb10;
 .timescale -9 -9;
P_000001dc6a3c0710 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a61d910 .functor XOR 1, L_000001dc6a5a0700, L_000001dc6a5a0b60, C4<0>, C4<0>;
v000001dc6a514970_0 .net *"_ivl_4", 0 0, L_000001dc6a5a0700;  1 drivers
v000001dc6a513750_0 .net *"_ivl_5", 0 0, L_000001dc6a5a0b60;  1 drivers
S_000001dc6a51e850 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51f340;
 .timescale -9 -9;
L_000001dc6a61c870 .functor AND 1, L_000001dc6a5a0d40, L_000001dc6a5a4d00, C4<1>, C4<1>;
v000001dc6a511e50_0 .net *"_ivl_1", 0 0, L_000001dc6a5a0d40;  1 drivers
v000001dc6a5120d0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a4d00;  1 drivers
S_000001dc6a51e9e0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51f340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61c9c0 .functor XOR 1, L_000001dc6a5a2500, L_000001dc6a5a0a20, L_000001dc6a5a1ba0, C4<0>;
L_000001dc6a61cc60 .functor AND 1, L_000001dc6a5a2500, L_000001dc6a5a1ba0, C4<1>, C4<1>;
L_000001dc6a61c800 .functor AND 1, L_000001dc6a5a0a20, L_000001dc6a5a1ba0, C4<1>, C4<1>;
L_000001dc6a61bf40 .functor AND 1, L_000001dc6a5a2500, L_000001dc6a5a0a20, C4<1>, C4<1>;
L_000001dc6a61cb10 .functor OR 1, L_000001dc6a61cc60, L_000001dc6a61c800, L_000001dc6a61bf40, C4<0>;
v000001dc6a513430_0 .net "a", 0 0, L_000001dc6a5a2500;  1 drivers
v000001dc6a510d70_0 .net "b", 0 0, L_000001dc6a5a0a20;  1 drivers
v000001dc6a5111d0_0 .net "cin", 0 0, L_000001dc6a5a1ba0;  1 drivers
v000001dc6a5114f0_0 .net "cout", 0 0, L_000001dc6a61cb10;  1 drivers
v000001dc6a511590_0 .net "sum", 0 0, L_000001dc6a61c9c0;  1 drivers
v000001dc6a513890_0 .net "temp1", 0 0, L_000001dc6a61cc60;  1 drivers
v000001dc6a514150_0 .net "temp2", 0 0, L_000001dc6a61c800;  1 drivers
v000001dc6a515af0_0 .net "temp3", 0 0, L_000001dc6a61bf40;  1 drivers
S_000001dc6a51f1b0 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a51fb10;
 .timescale -9 -9;
P_000001dc6a3c08d0 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a61cbf0 .functor XOR 1, L_000001dc6a5a2be0, L_000001dc6a5a4b20, C4<0>, C4<0>;
v000001dc6a513930_0 .net *"_ivl_4", 0 0, L_000001dc6a5a2be0;  1 drivers
v000001dc6a5139d0_0 .net *"_ivl_5", 0 0, L_000001dc6a5a4b20;  1 drivers
S_000001dc6a51f4d0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a51f1b0;
 .timescale -9 -9;
L_000001dc6a61bfb0 .functor AND 1, L_000001dc6a5a2a00, L_000001dc6a5a3cc0, C4<1>, C4<1>;
v000001dc6a514b50_0 .net *"_ivl_1", 0 0, L_000001dc6a5a2a00;  1 drivers
v000001dc6a513bb0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a3cc0;  1 drivers
S_000001dc6a521f20 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a51f1b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61be60 .functor XOR 1, L_000001dc6a5a2c80, L_000001dc6a5a3e00, L_000001dc6a5a2aa0, C4<0>;
L_000001dc6a61d360 .functor AND 1, L_000001dc6a5a2c80, L_000001dc6a5a2aa0, C4<1>, C4<1>;
L_000001dc6a61c640 .functor AND 1, L_000001dc6a5a3e00, L_000001dc6a5a2aa0, C4<1>, C4<1>;
L_000001dc6a61cf70 .functor AND 1, L_000001dc6a5a2c80, L_000001dc6a5a3e00, C4<1>, C4<1>;
L_000001dc6a61d2f0 .functor OR 1, L_000001dc6a61d360, L_000001dc6a61c640, L_000001dc6a61cf70, C4<0>;
v000001dc6a5137f0_0 .net "a", 0 0, L_000001dc6a5a2c80;  1 drivers
v000001dc6a514ab0_0 .net "b", 0 0, L_000001dc6a5a3e00;  1 drivers
v000001dc6a513ed0_0 .net "cin", 0 0, L_000001dc6a5a2aa0;  1 drivers
v000001dc6a514f10_0 .net "cout", 0 0, L_000001dc6a61d2f0;  1 drivers
v000001dc6a514e70_0 .net "sum", 0 0, L_000001dc6a61be60;  1 drivers
v000001dc6a515050_0 .net "temp1", 0 0, L_000001dc6a61d360;  1 drivers
v000001dc6a515370_0 .net "temp2", 0 0, L_000001dc6a61c640;  1 drivers
v000001dc6a5150f0_0 .net "temp3", 0 0, L_000001dc6a61cf70;  1 drivers
S_000001dc6a521110 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a51fb10;
 .timescale -9 -9;
P_000001dc6a3c0790 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a61c8e0 .functor XOR 1, L_000001dc6a5a46c0, L_000001dc6a5a4080, C4<0>, C4<0>;
v000001dc6a513b10_0 .net *"_ivl_4", 0 0, L_000001dc6a5a46c0;  1 drivers
v000001dc6a513cf0_0 .net *"_ivl_5", 0 0, L_000001dc6a5a4080;  1 drivers
S_000001dc6a5218e0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a521110;
 .timescale -9 -9;
L_000001dc6a61c100 .functor AND 1, L_000001dc6a5a4e40, L_000001dc6a5a48a0, C4<1>, C4<1>;
v000001dc6a515870_0 .net *"_ivl_1", 0 0, L_000001dc6a5a4e40;  1 drivers
v000001dc6a5140b0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a48a0;  1 drivers
S_000001dc6a521a70 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a521110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61d7c0 .functor XOR 1, L_000001dc6a5a3d60, L_000001dc6a5a4da0, L_000001dc6a5a4580, C4<0>;
L_000001dc6a61ccd0 .functor AND 1, L_000001dc6a5a3d60, L_000001dc6a5a4580, C4<1>, C4<1>;
L_000001dc6a61c6b0 .functor AND 1, L_000001dc6a5a4da0, L_000001dc6a5a4580, C4<1>, C4<1>;
L_000001dc6a61c020 .functor AND 1, L_000001dc6a5a3d60, L_000001dc6a5a4da0, C4<1>, C4<1>;
L_000001dc6a61ca30 .functor OR 1, L_000001dc6a61ccd0, L_000001dc6a61c6b0, L_000001dc6a61c020, C4<0>;
v000001dc6a514470_0 .net "a", 0 0, L_000001dc6a5a3d60;  1 drivers
v000001dc6a514010_0 .net "b", 0 0, L_000001dc6a5a4da0;  1 drivers
v000001dc6a5157d0_0 .net "cin", 0 0, L_000001dc6a5a4580;  1 drivers
v000001dc6a513f70_0 .net "cout", 0 0, L_000001dc6a61ca30;  1 drivers
v000001dc6a513c50_0 .net "sum", 0 0, L_000001dc6a61d7c0;  1 drivers
v000001dc6a515cd0_0 .net "temp1", 0 0, L_000001dc6a61ccd0;  1 drivers
v000001dc6a513a70_0 .net "temp2", 0 0, L_000001dc6a61c6b0;  1 drivers
v000001dc6a515910_0 .net "temp3", 0 0, L_000001dc6a61c020;  1 drivers
S_000001dc6a520300 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a51fb10;
 .timescale -9 -9;
P_000001dc6a3c0910 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a61cdb0 .functor XOR 1, L_000001dc6a5a4260, L_000001dc6a5a2960, C4<0>, C4<0>;
v000001dc6a515c30_0 .net *"_ivl_4", 0 0, L_000001dc6a5a4260;  1 drivers
v000001dc6a513570_0 .net *"_ivl_5", 0 0, L_000001dc6a5a2960;  1 drivers
S_000001dc6a520f80 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a520300;
 .timescale -9 -9;
L_000001dc6a61d600 .functor AND 1, L_000001dc6a5a4440, L_000001dc6a5a2e60, C4<1>, C4<1>;
v000001dc6a5152d0_0 .net *"_ivl_1", 0 0, L_000001dc6a5a4440;  1 drivers
v000001dc6a514fb0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a2e60;  1 drivers
S_000001dc6a520490 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a520300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61d830 .functor XOR 1, L_000001dc6a5a43a0, L_000001dc6a5a2d20, L_000001dc6a5a3ea0, C4<0>;
L_000001dc6a61c950 .functor AND 1, L_000001dc6a5a43a0, L_000001dc6a5a3ea0, C4<1>, C4<1>;
L_000001dc6a61c560 .functor AND 1, L_000001dc6a5a2d20, L_000001dc6a5a3ea0, C4<1>, C4<1>;
L_000001dc6a61cd40 .functor AND 1, L_000001dc6a5a43a0, L_000001dc6a5a2d20, C4<1>, C4<1>;
L_000001dc6a61ce20 .functor OR 1, L_000001dc6a61c950, L_000001dc6a61c560, L_000001dc6a61cd40, C4<0>;
v000001dc6a515690_0 .net "a", 0 0, L_000001dc6a5a43a0;  1 drivers
v000001dc6a514a10_0 .net "b", 0 0, L_000001dc6a5a2d20;  1 drivers
v000001dc6a515a50_0 .net "cin", 0 0, L_000001dc6a5a3ea0;  1 drivers
v000001dc6a515b90_0 .net "cout", 0 0, L_000001dc6a61ce20;  1 drivers
v000001dc6a514dd0_0 .net "sum", 0 0, L_000001dc6a61d830;  1 drivers
v000001dc6a514830_0 .net "temp1", 0 0, L_000001dc6a61c950;  1 drivers
v000001dc6a5155f0_0 .net "temp2", 0 0, L_000001dc6a61c560;  1 drivers
v000001dc6a514d30_0 .net "temp3", 0 0, L_000001dc6a61cd40;  1 drivers
S_000001dc6a521c00 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a51fb10;
 .timescale -9 -9;
P_000001dc6a3c0950 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a61d440 .functor XOR 1, L_000001dc6a5a3220, L_000001dc6a5a3180, C4<0>, C4<0>;
v000001dc6a513e30_0 .net *"_ivl_4", 0 0, L_000001dc6a5a3220;  1 drivers
v000001dc6a5145b0_0 .net *"_ivl_5", 0 0, L_000001dc6a5a3180;  1 drivers
S_000001dc6a520620 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a521c00;
 .timescale -9 -9;
L_000001dc6a61d050 .functor AND 1, L_000001dc6a5a35e0, L_000001dc6a5a44e0, C4<1>, C4<1>;
v000001dc6a514510_0 .net *"_ivl_1", 0 0, L_000001dc6a5a35e0;  1 drivers
v000001dc6a514bf0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a44e0;  1 drivers
S_000001dc6a5212a0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a521c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61c1e0 .functor XOR 1, L_000001dc6a5a3f40, L_000001dc6a5a4a80, L_000001dc6a5a41c0, C4<0>;
L_000001dc6a61c090 .functor AND 1, L_000001dc6a5a3f40, L_000001dc6a5a41c0, C4<1>, C4<1>;
L_000001dc6a61d520 .functor AND 1, L_000001dc6a5a4a80, L_000001dc6a5a41c0, C4<1>, C4<1>;
L_000001dc6a61cfe0 .functor AND 1, L_000001dc6a5a3f40, L_000001dc6a5a4a80, C4<1>, C4<1>;
L_000001dc6a61caa0 .functor OR 1, L_000001dc6a61c090, L_000001dc6a61d520, L_000001dc6a61cfe0, C4<0>;
v000001dc6a513610_0 .net "a", 0 0, L_000001dc6a5a3f40;  1 drivers
v000001dc6a513d90_0 .net "b", 0 0, L_000001dc6a5a4a80;  1 drivers
v000001dc6a5136b0_0 .net "cin", 0 0, L_000001dc6a5a41c0;  1 drivers
v000001dc6a514290_0 .net "cout", 0 0, L_000001dc6a61caa0;  1 drivers
v000001dc6a5141f0_0 .net "sum", 0 0, L_000001dc6a61c1e0;  1 drivers
v000001dc6a515190_0 .net "temp1", 0 0, L_000001dc6a61c090;  1 drivers
v000001dc6a515230_0 .net "temp2", 0 0, L_000001dc6a61d520;  1 drivers
v000001dc6a514c90_0 .net "temp3", 0 0, L_000001dc6a61cfe0;  1 drivers
S_000001dc6a521430 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a51ed00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a61c250 .functor AND 1, L_000001dc6a5a3400, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a61c720 .functor AND 1, L_000001dc6a5a2f00, L_000001dc6a61c2c0, C4<1>, C4<1>;
L_000001dc6a61c2c0 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a61c3a0 .functor OR 1, L_000001dc6a61c250, L_000001dc6a61c720, C4<0>, C4<0>;
v000001dc6a516770_0 .net *"_ivl_2", 0 0, L_000001dc6a61c2c0;  1 drivers
v000001dc6a516270_0 .net "a", 0 0, L_000001dc6a5a3400;  1 drivers
v000001dc6a516310_0 .net "b", 0 0, L_000001dc6a5a2f00;  1 drivers
v000001dc6a516a90_0 .net "out", 0 0, L_000001dc6a61c3a0;  1 drivers
v000001dc6a516db0_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a5169f0_0 .net "temp1", 0 0, L_000001dc6a61c250;  1 drivers
v000001dc6a517d50_0 .net "temp2", 0 0, L_000001dc6a61c720;  1 drivers
S_000001dc6a5215c0 .scope generate, "named2[48]" "named2[48]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c0b10 .param/l "i" 0 3 34, +C4<0110000>;
S_000001dc6a5207b0 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a5215c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c0b50 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a61ed30 .functor BUFZ 1, L_000001dc6a5a75a0, C4<0>, C4<0>, C4<0>;
v000001dc6a518c50_0 .net *"_ivl_109", 0 0, L_000001dc6a61ebe0;  1 drivers
v000001dc6a51a870_0 .net *"_ivl_114", 0 0, L_000001dc6a61e7f0;  1 drivers
v000001dc6a51a910_0 .net *"_ivl_122", 0 0, L_000001dc6a61ed30;  1 drivers
L_000001dc6a5b6708 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a51a9b0_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6708;  1 drivers
L_000001dc6a5b6750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a519010_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6750;  1 drivers
v000001dc6a518f70_0 .net *"_ivl_18", 0 0, L_000001dc6a61e860;  1 drivers
v000001dc6a51ac30_0 .net *"_ivl_22", 0 0, L_000001dc6a61dad0;  1 drivers
v000001dc6a518570_0 .net *"_ivl_33", 0 0, L_000001dc6a61eda0;  1 drivers
v000001dc6a518cf0_0 .net *"_ivl_37", 0 0, L_000001dc6a61dc20;  1 drivers
v000001dc6a518e30_0 .net *"_ivl_48", 0 0, L_000001dc6a61ecc0;  1 drivers
v000001dc6a518ed0_0 .net *"_ivl_52", 0 0, L_000001dc6a61ea20;  1 drivers
v000001dc6a51ba90_0 .net *"_ivl_63", 0 0, L_000001dc6a61dc90;  1 drivers
v000001dc6a51b450_0 .net *"_ivl_67", 0 0, L_000001dc6a61db40;  1 drivers
v000001dc6a51ae10_0 .net *"_ivl_7", 0 0, L_000001dc6a61d6e0;  1 drivers
v000001dc6a51b4f0_0 .net *"_ivl_78", 0 0, L_000001dc6a61ef60;  1 drivers
v000001dc6a51b630_0 .net *"_ivl_82", 0 0, L_000001dc6a61f430;  1 drivers
v000001dc6a51b090_0 .net *"_ivl_93", 0 0, L_000001dc6a61e080;  1 drivers
v000001dc6a51b9f0_0 .net *"_ivl_97", 0 0, L_000001dc6a61e5c0;  1 drivers
v000001dc6a51bb30_0 .net "a", 7 0, L_000001dc6a5a6100;  1 drivers
v000001dc6a51bbd0_0 .net "b", 7 0, L_000001dc6a5a55c0;  1 drivers
v000001dc6a51b770_0 .net "cin", 0 0, L_000001dc6a5a75a0;  1 drivers
v000001dc6a51b3b0_0 .net "cout", 8 0, L_000001dc6a5a7320;  1 drivers
v000001dc6a51b130_0 .net "kcout", 0 0, L_000001dc6a5a5200;  1 drivers
RS_000001dc6a4afed8 .resolv tri, L_000001dc6a5a6ba0, L_000001dc6a5a66a0;
v000001dc6a51ad70_0 .net8 "moderator", 7 0, RS_000001dc6a4afed8;  2 drivers
v000001dc6a51b270_0 .net "moderator_and", 7 0, L_000001dc6a5a6b00;  1 drivers
v000001dc6a51b1d0_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a51aeb0_0 .net "sum", 7 0, L_000001dc6a5a6a60;  1 drivers
L_000001dc6a5a4f80 .part L_000001dc6a5a6100, 0, 1;
L_000001dc6a5a30e0 .part L_000001dc6a5a55c0, 0, 1;
L_000001dc6a5a3b80 .part L_000001dc6a5a7320, 0, 1;
L_000001dc6a5a2820 .part L_000001dc6a5a6100, 0, 1;
L_000001dc6a5a2fa0 .part L_000001dc6a5a55c0, 0, 1;
L_000001dc6a5a49e0 .part L_000001dc6a5a6100, 1, 1;
L_000001dc6a5a28c0 .part L_000001dc6a5a55c0, 1, 1;
L_000001dc6a5a32c0 .part L_000001dc6a5a7320, 1, 1;
L_000001dc6a5a3a40 .part L_000001dc6a5a6100, 1, 1;
L_000001dc6a5a3900 .part L_000001dc6a5a55c0, 1, 1;
L_000001dc6a5a39a0 .part L_000001dc6a5a6b00, 0, 1;
L_000001dc6a5a4bc0 .part RS_000001dc6a4afed8, 1, 1;
L_000001dc6a5a3040 .part L_000001dc6a5a6100, 2, 1;
L_000001dc6a5a37c0 .part L_000001dc6a5a55c0, 2, 1;
L_000001dc6a5a4c60 .part L_000001dc6a5a7320, 2, 1;
L_000001dc6a5a3360 .part L_000001dc6a5a6100, 2, 1;
L_000001dc6a5a3ae0 .part L_000001dc6a5a55c0, 2, 1;
L_000001dc6a5a3c20 .part L_000001dc6a5a6b00, 1, 1;
L_000001dc6a5a34a0 .part RS_000001dc6a4afed8, 2, 1;
L_000001dc6a5a3680 .part L_000001dc6a5a6100, 3, 1;
L_000001dc6a5a3540 .part L_000001dc6a5a55c0, 3, 1;
L_000001dc6a5a3720 .part L_000001dc6a5a7320, 3, 1;
L_000001dc6a5a5de0 .part L_000001dc6a5a6100, 3, 1;
L_000001dc6a5a5c00 .part L_000001dc6a5a55c0, 3, 1;
L_000001dc6a5a6420 .part L_000001dc6a5a6b00, 2, 1;
L_000001dc6a5a5480 .part RS_000001dc6a4afed8, 3, 1;
L_000001dc6a5a6380 .part L_000001dc6a5a6100, 4, 1;
L_000001dc6a5a62e0 .part L_000001dc6a5a55c0, 4, 1;
L_000001dc6a5a7780 .part L_000001dc6a5a7320, 4, 1;
L_000001dc6a5a53e0 .part L_000001dc6a5a6100, 4, 1;
L_000001dc6a5a5980 .part L_000001dc6a5a55c0, 4, 1;
L_000001dc6a5a7500 .part L_000001dc6a5a6b00, 3, 1;
L_000001dc6a5a6ec0 .part RS_000001dc6a4afed8, 4, 1;
L_000001dc6a5a5e80 .part L_000001dc6a5a6100, 5, 1;
L_000001dc6a5a50c0 .part L_000001dc6a5a55c0, 5, 1;
L_000001dc6a5a5520 .part L_000001dc6a5a7320, 5, 1;
L_000001dc6a5a5ac0 .part L_000001dc6a5a6100, 5, 1;
L_000001dc6a5a76e0 .part L_000001dc6a5a55c0, 5, 1;
L_000001dc6a5a52a0 .part L_000001dc6a5a6b00, 4, 1;
L_000001dc6a5a6f60 .part RS_000001dc6a4afed8, 5, 1;
L_000001dc6a5a6240 .part L_000001dc6a5a6100, 6, 1;
L_000001dc6a5a5f20 .part L_000001dc6a5a55c0, 6, 1;
L_000001dc6a5a6560 .part L_000001dc6a5a7320, 6, 1;
L_000001dc6a5a5fc0 .part L_000001dc6a5a6100, 6, 1;
L_000001dc6a5a5020 .part L_000001dc6a5a55c0, 6, 1;
L_000001dc6a5a5160 .part L_000001dc6a5a6b00, 5, 1;
L_000001dc6a5a61a0 .part RS_000001dc6a4afed8, 6, 1;
L_000001dc6a5a6600 .part L_000001dc6a5a6100, 7, 1;
L_000001dc6a5a6060 .part L_000001dc6a5a55c0, 7, 1;
L_000001dc6a5a58e0 .part L_000001dc6a5a7320, 7, 1;
LS_000001dc6a5a6a60_0_0 .concat8 [ 1 1 1 1], L_000001dc6a61d0c0, L_000001dc6a61d3d0, L_000001dc6a61f4a0, L_000001dc6a61ee80;
LS_000001dc6a5a6a60_0_4 .concat8 [ 1 1 1 1], L_000001dc6a61e9b0, L_000001dc6a61e550, L_000001dc6a61d9f0, L_000001dc6a61da60;
L_000001dc6a5a6a60 .concat8 [ 4 4 0 0], LS_000001dc6a5a6a60_0_0, LS_000001dc6a5a6a60_0_4;
LS_000001dc6a5a6ba0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a61d6e0, L_000001dc6a61e860, L_000001dc6a61eda0, L_000001dc6a61ecc0;
LS_000001dc6a5a6ba0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a61dc90, L_000001dc6a61ef60, L_000001dc6a61e080, L_000001dc6a61ebe0;
L_000001dc6a5a6ba0 .concat8 [ 4 4 0 0], LS_000001dc6a5a6ba0_0_0, LS_000001dc6a5a6ba0_0_4;
L_000001dc6a5a64c0 .part L_000001dc6a5a6100, 7, 1;
L_000001dc6a5a7000 .part L_000001dc6a5a55c0, 7, 1;
L_000001dc6a5a5a20 .part L_000001dc6a5a6b00, 6, 1;
L_000001dc6a5a5b60 .part RS_000001dc6a4afed8, 7, 1;
LS_000001dc6a5a7320_0_0 .concat8 [ 1 1 1 1], L_000001dc6a61ed30, L_000001dc6a61d1a0, L_000001dc6a61e6a0, L_000001dc6a61dde0;
LS_000001dc6a5a7320_0_4 .concat8 [ 1 1 1 1], L_000001dc6a61e8d0, L_000001dc6a61eb70, L_000001dc6a61ea90, L_000001dc6a61ec50;
LS_000001dc6a5a7320_0_8 .concat8 [ 1 0 0 0], L_000001dc6a61f120;
L_000001dc6a5a7320 .concat8 [ 4 4 1 0], LS_000001dc6a5a7320_0_0, LS_000001dc6a5a7320_0_4, LS_000001dc6a5a7320_0_8;
L_000001dc6a5a66a0 .part/pv L_000001dc6a5b6708, 0, 1, 8;
LS_000001dc6a5a6b00_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6750, L_000001dc6a61dad0, L_000001dc6a61dc20, L_000001dc6a61ea20;
LS_000001dc6a5a6b00_0_4 .concat8 [ 1 1 1 1], L_000001dc6a61db40, L_000001dc6a61f430, L_000001dc6a61e5c0, L_000001dc6a61e7f0;
L_000001dc6a5a6b00 .concat8 [ 4 4 0 0], LS_000001dc6a5a6b00_0_0, LS_000001dc6a5a6b00_0_4;
L_000001dc6a5a6ce0 .part L_000001dc6a5a6b00, 7, 1;
L_000001dc6a5a5200 .part L_000001dc6a5a7320, 8, 1;
S_000001dc6a521750 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a5207b0;
 .timescale -9 -9;
P_000001dc6a3c1e50 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a61d6e0 .functor XOR 1, L_000001dc6a5a2820, L_000001dc6a5a2fa0, C4<0>, C4<0>;
v000001dc6a5170d0_0 .net *"_ivl_4", 0 0, L_000001dc6a5a2820;  1 drivers
v000001dc6a517fd0_0 .net *"_ivl_5", 0 0, L_000001dc6a5a2fa0;  1 drivers
S_000001dc6a521d90 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a521750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61d0c0 .functor XOR 1, L_000001dc6a5a4f80, L_000001dc6a5a30e0, L_000001dc6a5a3b80, C4<0>;
L_000001dc6a61d670 .functor AND 1, L_000001dc6a5a4f80, L_000001dc6a5a3b80, C4<1>, C4<1>;
L_000001dc6a61d130 .functor AND 1, L_000001dc6a5a30e0, L_000001dc6a5a3b80, C4<1>, C4<1>;
L_000001dc6a61d590 .functor AND 1, L_000001dc6a5a4f80, L_000001dc6a5a30e0, C4<1>, C4<1>;
L_000001dc6a61d1a0 .functor OR 1, L_000001dc6a61d670, L_000001dc6a61d130, L_000001dc6a61d590, C4<0>;
v000001dc6a518390_0 .net "a", 0 0, L_000001dc6a5a4f80;  1 drivers
v000001dc6a518430_0 .net "b", 0 0, L_000001dc6a5a30e0;  1 drivers
v000001dc6a515ff0_0 .net "cin", 0 0, L_000001dc6a5a3b80;  1 drivers
v000001dc6a5184d0_0 .net "cout", 0 0, L_000001dc6a61d1a0;  1 drivers
v000001dc6a516090_0 .net "sum", 0 0, L_000001dc6a61d0c0;  1 drivers
v000001dc6a515eb0_0 .net "temp1", 0 0, L_000001dc6a61d670;  1 drivers
v000001dc6a5173f0_0 .net "temp2", 0 0, L_000001dc6a61d130;  1 drivers
v000001dc6a5177b0_0 .net "temp3", 0 0, L_000001dc6a61d590;  1 drivers
S_000001dc6a520940 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a5207b0;
 .timescale -9 -9;
P_000001dc6a3c1c10 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a61e860 .functor XOR 1, L_000001dc6a5a3a40, L_000001dc6a5a3900, C4<0>, C4<0>;
v000001dc6a516e50_0 .net *"_ivl_4", 0 0, L_000001dc6a5a3a40;  1 drivers
v000001dc6a515d70_0 .net *"_ivl_5", 0 0, L_000001dc6a5a3900;  1 drivers
S_000001dc6a520170 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a520940;
 .timescale -9 -9;
L_000001dc6a61dad0 .functor AND 1, L_000001dc6a5a39a0, L_000001dc6a5a4bc0, C4<1>, C4<1>;
v000001dc6a516bd0_0 .net *"_ivl_1", 0 0, L_000001dc6a5a39a0;  1 drivers
v000001dc6a517c10_0 .net *"_ivl_2", 0 0, L_000001dc6a5a4bc0;  1 drivers
S_000001dc6a520ad0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a520940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61d3d0 .functor XOR 1, L_000001dc6a5a49e0, L_000001dc6a5a28c0, L_000001dc6a5a32c0, C4<0>;
L_000001dc6a61d750 .functor AND 1, L_000001dc6a5a49e0, L_000001dc6a5a32c0, C4<1>, C4<1>;
L_000001dc6a61dd70 .functor AND 1, L_000001dc6a5a28c0, L_000001dc6a5a32c0, C4<1>, C4<1>;
L_000001dc6a61de50 .functor AND 1, L_000001dc6a5a49e0, L_000001dc6a5a28c0, C4<1>, C4<1>;
L_000001dc6a61e6a0 .functor OR 1, L_000001dc6a61d750, L_000001dc6a61dd70, L_000001dc6a61de50, C4<0>;
v000001dc6a516630_0 .net "a", 0 0, L_000001dc6a5a49e0;  1 drivers
v000001dc6a5166d0_0 .net "b", 0 0, L_000001dc6a5a28c0;  1 drivers
v000001dc6a517670_0 .net "cin", 0 0, L_000001dc6a5a32c0;  1 drivers
v000001dc6a515f50_0 .net "cout", 0 0, L_000001dc6a61e6a0;  1 drivers
v000001dc6a517df0_0 .net "sum", 0 0, L_000001dc6a61d3d0;  1 drivers
v000001dc6a516c70_0 .net "temp1", 0 0, L_000001dc6a61d750;  1 drivers
v000001dc6a517350_0 .net "temp2", 0 0, L_000001dc6a61dd70;  1 drivers
v000001dc6a517b70_0 .net "temp3", 0 0, L_000001dc6a61de50;  1 drivers
S_000001dc6a520c60 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a5207b0;
 .timescale -9 -9;
P_000001dc6a3c1e90 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a61eda0 .functor XOR 1, L_000001dc6a5a3360, L_000001dc6a5a3ae0, C4<0>, C4<0>;
v000001dc6a517030_0 .net *"_ivl_4", 0 0, L_000001dc6a5a3360;  1 drivers
v000001dc6a517210_0 .net *"_ivl_5", 0 0, L_000001dc6a5a3ae0;  1 drivers
S_000001dc6a520df0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a520c60;
 .timescale -9 -9;
L_000001dc6a61dc20 .functor AND 1, L_000001dc6a5a3c20, L_000001dc6a5a34a0, C4<1>, C4<1>;
v000001dc6a516ef0_0 .net *"_ivl_1", 0 0, L_000001dc6a5a3c20;  1 drivers
v000001dc6a515e10_0 .net *"_ivl_2", 0 0, L_000001dc6a5a34a0;  1 drivers
S_000001dc6a522a60 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a520c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61f4a0 .functor XOR 1, L_000001dc6a5a3040, L_000001dc6a5a37c0, L_000001dc6a5a4c60, C4<0>;
L_000001dc6a61e940 .functor AND 1, L_000001dc6a5a3040, L_000001dc6a5a4c60, C4<1>, C4<1>;
L_000001dc6a61e320 .functor AND 1, L_000001dc6a5a37c0, L_000001dc6a5a4c60, C4<1>, C4<1>;
L_000001dc6a61e630 .functor AND 1, L_000001dc6a5a3040, L_000001dc6a5a37c0, C4<1>, C4<1>;
L_000001dc6a61dde0 .functor OR 1, L_000001dc6a61e940, L_000001dc6a61e320, L_000001dc6a61e630, C4<0>;
v000001dc6a516130_0 .net "a", 0 0, L_000001dc6a5a3040;  1 drivers
v000001dc6a517ad0_0 .net "b", 0 0, L_000001dc6a5a37c0;  1 drivers
v000001dc6a516d10_0 .net "cin", 0 0, L_000001dc6a5a4c60;  1 drivers
v000001dc6a517f30_0 .net "cout", 0 0, L_000001dc6a61dde0;  1 drivers
v000001dc6a517490_0 .net "sum", 0 0, L_000001dc6a61f4a0;  1 drivers
v000001dc6a516f90_0 .net "temp1", 0 0, L_000001dc6a61e940;  1 drivers
v000001dc6a518070_0 .net "temp2", 0 0, L_000001dc6a61e320;  1 drivers
v000001dc6a517710_0 .net "temp3", 0 0, L_000001dc6a61e630;  1 drivers
S_000001dc6a523eb0 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a5207b0;
 .timescale -9 -9;
P_000001dc6a3c1c90 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a61ecc0 .functor XOR 1, L_000001dc6a5a5de0, L_000001dc6a5a5c00, C4<0>, C4<0>;
v000001dc6a518930_0 .net *"_ivl_4", 0 0, L_000001dc6a5a5de0;  1 drivers
v000001dc6a518750_0 .net *"_ivl_5", 0 0, L_000001dc6a5a5c00;  1 drivers
S_000001dc6a523b90 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a523eb0;
 .timescale -9 -9;
L_000001dc6a61ea20 .functor AND 1, L_000001dc6a5a6420, L_000001dc6a5a5480, C4<1>, C4<1>;
v000001dc6a517530_0 .net *"_ivl_1", 0 0, L_000001dc6a5a6420;  1 drivers
v000001dc6a5178f0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a5480;  1 drivers
S_000001dc6a522bf0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a523eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61ee80 .functor XOR 1, L_000001dc6a5a3680, L_000001dc6a5a3540, L_000001dc6a5a3720, C4<0>;
L_000001dc6a61e400 .functor AND 1, L_000001dc6a5a3680, L_000001dc6a5a3720, C4<1>, C4<1>;
L_000001dc6a61f2e0 .functor AND 1, L_000001dc6a5a3540, L_000001dc6a5a3720, C4<1>, C4<1>;
L_000001dc6a61dd00 .functor AND 1, L_000001dc6a5a3680, L_000001dc6a5a3540, C4<1>, C4<1>;
L_000001dc6a61e8d0 .functor OR 1, L_000001dc6a61e400, L_000001dc6a61f2e0, L_000001dc6a61dd00, C4<0>;
v000001dc6a5161d0_0 .net "a", 0 0, L_000001dc6a5a3680;  1 drivers
v000001dc6a517990_0 .net "b", 0 0, L_000001dc6a5a3540;  1 drivers
v000001dc6a5163b0_0 .net "cin", 0 0, L_000001dc6a5a3720;  1 drivers
v000001dc6a516450_0 .net "cout", 0 0, L_000001dc6a61e8d0;  1 drivers
v000001dc6a5164f0_0 .net "sum", 0 0, L_000001dc6a61ee80;  1 drivers
v000001dc6a5190b0_0 .net "temp1", 0 0, L_000001dc6a61e400;  1 drivers
v000001dc6a519830_0 .net "temp2", 0 0, L_000001dc6a61f2e0;  1 drivers
v000001dc6a51acd0_0 .net "temp3", 0 0, L_000001dc6a61dd00;  1 drivers
S_000001dc6a522d80 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a5207b0;
 .timescale -9 -9;
P_000001dc6a3c1a90 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a61dc90 .functor XOR 1, L_000001dc6a5a53e0, L_000001dc6a5a5980, C4<0>, C4<0>;
v000001dc6a51a370_0 .net *"_ivl_4", 0 0, L_000001dc6a5a53e0;  1 drivers
v000001dc6a519650_0 .net *"_ivl_5", 0 0, L_000001dc6a5a5980;  1 drivers
S_000001dc6a522f10 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a522d80;
 .timescale -9 -9;
L_000001dc6a61db40 .functor AND 1, L_000001dc6a5a7500, L_000001dc6a5a6ec0, C4<1>, C4<1>;
v000001dc6a519f10_0 .net *"_ivl_1", 0 0, L_000001dc6a5a7500;  1 drivers
v000001dc6a519bf0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a6ec0;  1 drivers
S_000001dc6a523230 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a522d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61e9b0 .functor XOR 1, L_000001dc6a5a6380, L_000001dc6a5a62e0, L_000001dc6a5a7780, C4<0>;
L_000001dc6a61e1d0 .functor AND 1, L_000001dc6a5a6380, L_000001dc6a5a7780, C4<1>, C4<1>;
L_000001dc6a61f270 .functor AND 1, L_000001dc6a5a62e0, L_000001dc6a5a7780, C4<1>, C4<1>;
L_000001dc6a61eef0 .functor AND 1, L_000001dc6a5a6380, L_000001dc6a5a62e0, C4<1>, C4<1>;
L_000001dc6a61eb70 .functor OR 1, L_000001dc6a61e1d0, L_000001dc6a61f270, L_000001dc6a61eef0, C4<0>;
v000001dc6a519510_0 .net "a", 0 0, L_000001dc6a5a6380;  1 drivers
v000001dc6a51a190_0 .net "b", 0 0, L_000001dc6a5a62e0;  1 drivers
v000001dc6a518610_0 .net "cin", 0 0, L_000001dc6a5a7780;  1 drivers
v000001dc6a51a2d0_0 .net "cout", 0 0, L_000001dc6a61eb70;  1 drivers
v000001dc6a51a550_0 .net "sum", 0 0, L_000001dc6a61e9b0;  1 drivers
v000001dc6a519970_0 .net "temp1", 0 0, L_000001dc6a61e1d0;  1 drivers
v000001dc6a519150_0 .net "temp2", 0 0, L_000001dc6a61f270;  1 drivers
v000001dc6a5195b0_0 .net "temp3", 0 0, L_000001dc6a61eef0;  1 drivers
S_000001dc6a5230a0 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a5207b0;
 .timescale -9 -9;
P_000001dc6a3c2490 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a61ef60 .functor XOR 1, L_000001dc6a5a5ac0, L_000001dc6a5a76e0, C4<0>, C4<0>;
v000001dc6a518a70_0 .net *"_ivl_4", 0 0, L_000001dc6a5a5ac0;  1 drivers
v000001dc6a518d90_0 .net *"_ivl_5", 0 0, L_000001dc6a5a76e0;  1 drivers
S_000001dc6a5233c0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a5230a0;
 .timescale -9 -9;
L_000001dc6a61f430 .functor AND 1, L_000001dc6a5a52a0, L_000001dc6a5a6f60, C4<1>, C4<1>;
v000001dc6a51a050_0 .net *"_ivl_1", 0 0, L_000001dc6a5a52a0;  1 drivers
v000001dc6a519a10_0 .net *"_ivl_2", 0 0, L_000001dc6a5a6f60;  1 drivers
S_000001dc6a522290 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a5230a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61e550 .functor XOR 1, L_000001dc6a5a5e80, L_000001dc6a5a50c0, L_000001dc6a5a5520, C4<0>;
L_000001dc6a61e240 .functor AND 1, L_000001dc6a5a5e80, L_000001dc6a5a5520, C4<1>, C4<1>;
L_000001dc6a61e2b0 .functor AND 1, L_000001dc6a5a50c0, L_000001dc6a5a5520, C4<1>, C4<1>;
L_000001dc6a61dfa0 .functor AND 1, L_000001dc6a5a5e80, L_000001dc6a5a50c0, C4<1>, C4<1>;
L_000001dc6a61ea90 .functor OR 1, L_000001dc6a61e240, L_000001dc6a61e2b0, L_000001dc6a61dfa0, C4<0>;
v000001dc6a5187f0_0 .net "a", 0 0, L_000001dc6a5a5e80;  1 drivers
v000001dc6a519ab0_0 .net "b", 0 0, L_000001dc6a5a50c0;  1 drivers
v000001dc6a51aa50_0 .net "cin", 0 0, L_000001dc6a5a5520;  1 drivers
v000001dc6a51a410_0 .net "cout", 0 0, L_000001dc6a61ea90;  1 drivers
v000001dc6a5193d0_0 .net "sum", 0 0, L_000001dc6a61e550;  1 drivers
v000001dc6a5191f0_0 .net "temp1", 0 0, L_000001dc6a61e240;  1 drivers
v000001dc6a51a4b0_0 .net "temp2", 0 0, L_000001dc6a61e2b0;  1 drivers
v000001dc6a51a5f0_0 .net "temp3", 0 0, L_000001dc6a61dfa0;  1 drivers
S_000001dc6a523550 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a5207b0;
 .timescale -9 -9;
P_000001dc6a3c16d0 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a61e080 .functor XOR 1, L_000001dc6a5a5fc0, L_000001dc6a5a5020, C4<0>, C4<0>;
v000001dc6a519d30_0 .net *"_ivl_4", 0 0, L_000001dc6a5a5fc0;  1 drivers
v000001dc6a51ab90_0 .net *"_ivl_5", 0 0, L_000001dc6a5a5020;  1 drivers
S_000001dc6a5236e0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a523550;
 .timescale -9 -9;
L_000001dc6a61e5c0 .functor AND 1, L_000001dc6a5a5160, L_000001dc6a5a61a0, C4<1>, C4<1>;
v000001dc6a51a0f0_0 .net *"_ivl_1", 0 0, L_000001dc6a5a5160;  1 drivers
v000001dc6a518890_0 .net *"_ivl_2", 0 0, L_000001dc6a5a61a0;  1 drivers
S_000001dc6a524040 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a523550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61d9f0 .functor XOR 1, L_000001dc6a5a6240, L_000001dc6a5a5f20, L_000001dc6a5a6560, C4<0>;
L_000001dc6a61e010 .functor AND 1, L_000001dc6a5a6240, L_000001dc6a5a6560, C4<1>, C4<1>;
L_000001dc6a61eb00 .functor AND 1, L_000001dc6a5a5f20, L_000001dc6a5a6560, C4<1>, C4<1>;
L_000001dc6a61e470 .functor AND 1, L_000001dc6a5a6240, L_000001dc6a5a5f20, C4<1>, C4<1>;
L_000001dc6a61ec50 .functor OR 1, L_000001dc6a61e010, L_000001dc6a61eb00, L_000001dc6a61e470, C4<0>;
v000001dc6a51aaf0_0 .net "a", 0 0, L_000001dc6a5a6240;  1 drivers
v000001dc6a519b50_0 .net "b", 0 0, L_000001dc6a5a5f20;  1 drivers
v000001dc6a5189d0_0 .net "cin", 0 0, L_000001dc6a5a6560;  1 drivers
v000001dc6a5186b0_0 .net "cout", 0 0, L_000001dc6a61ec50;  1 drivers
v000001dc6a519c90_0 .net "sum", 0 0, L_000001dc6a61d9f0;  1 drivers
v000001dc6a518b10_0 .net "temp1", 0 0, L_000001dc6a61e010;  1 drivers
v000001dc6a519290_0 .net "temp2", 0 0, L_000001dc6a61eb00;  1 drivers
v000001dc6a519470_0 .net "temp3", 0 0, L_000001dc6a61e470;  1 drivers
S_000001dc6a5228d0 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a5207b0;
 .timescale -9 -9;
P_000001dc6a3c1710 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a61ebe0 .functor XOR 1, L_000001dc6a5a64c0, L_000001dc6a5a7000, C4<0>, C4<0>;
v000001dc6a519fb0_0 .net *"_ivl_4", 0 0, L_000001dc6a5a64c0;  1 drivers
v000001dc6a51a230_0 .net *"_ivl_5", 0 0, L_000001dc6a5a7000;  1 drivers
S_000001dc6a523a00 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a5228d0;
 .timescale -9 -9;
L_000001dc6a61e7f0 .functor AND 1, L_000001dc6a5a5a20, L_000001dc6a5a5b60, C4<1>, C4<1>;
v000001dc6a51a690_0 .net *"_ivl_1", 0 0, L_000001dc6a5a5a20;  1 drivers
v000001dc6a5198d0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a5b60;  1 drivers
S_000001dc6a523d20 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a5228d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61da60 .functor XOR 1, L_000001dc6a5a6600, L_000001dc6a5a6060, L_000001dc6a5a58e0, C4<0>;
L_000001dc6a61efd0 .functor AND 1, L_000001dc6a5a6600, L_000001dc6a5a58e0, C4<1>, C4<1>;
L_000001dc6a61e710 .functor AND 1, L_000001dc6a5a6060, L_000001dc6a5a58e0, C4<1>, C4<1>;
L_000001dc6a61dec0 .functor AND 1, L_000001dc6a5a6600, L_000001dc6a5a6060, C4<1>, C4<1>;
L_000001dc6a61f120 .functor OR 1, L_000001dc6a61efd0, L_000001dc6a61e710, L_000001dc6a61dec0, C4<0>;
v000001dc6a51a730_0 .net "a", 0 0, L_000001dc6a5a6600;  1 drivers
v000001dc6a519790_0 .net "b", 0 0, L_000001dc6a5a6060;  1 drivers
v000001dc6a519330_0 .net "cin", 0 0, L_000001dc6a5a58e0;  1 drivers
v000001dc6a5196f0_0 .net "cout", 0 0, L_000001dc6a61f120;  1 drivers
v000001dc6a519dd0_0 .net "sum", 0 0, L_000001dc6a61da60;  1 drivers
v000001dc6a51a7d0_0 .net "temp1", 0 0, L_000001dc6a61efd0;  1 drivers
v000001dc6a518bb0_0 .net "temp2", 0 0, L_000001dc6a61e710;  1 drivers
v000001dc6a519e70_0 .net "temp3", 0 0, L_000001dc6a61dec0;  1 drivers
S_000001dc6a523870 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a5215c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a61df30 .functor AND 1, L_000001dc6a5a7640, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a61ee10 .functor AND 1, L_000001dc6a5a7140, L_000001dc6a61e390, C4<1>, C4<1>;
L_000001dc6a61e390 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a61f510 .functor OR 1, L_000001dc6a61df30, L_000001dc6a61ee10, C4<0>, C4<0>;
v000001dc6a51b810_0 .net *"_ivl_2", 0 0, L_000001dc6a61e390;  1 drivers
v000001dc6a51af50_0 .net "a", 0 0, L_000001dc6a5a7640;  1 drivers
v000001dc6a51b590_0 .net "b", 0 0, L_000001dc6a5a7140;  1 drivers
v000001dc6a51b6d0_0 .net "out", 0 0, L_000001dc6a61f510;  1 drivers
v000001dc6a51b8b0_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a51b950_0 .net "temp1", 0 0, L_000001dc6a61df30;  1 drivers
v000001dc6a51aff0_0 .net "temp2", 0 0, L_000001dc6a61ee10;  1 drivers
S_000001dc6a522420 .scope generate, "named2[56]" "named2[56]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c1590 .param/l "i" 0 3 34, +C4<0111000>;
S_000001dc6a5225b0 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a522420;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c1750 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a622c70 .functor BUFZ 1, L_000001dc6a5a98a0, C4<0>, C4<0>, C4<0>;
v000001dc6a536790_0 .net *"_ivl_109", 0 0, L_000001dc6a621f50;  1 drivers
v000001dc6a535930_0 .net *"_ivl_114", 0 0, L_000001dc6a622b90;  1 drivers
v000001dc6a535d90_0 .net *"_ivl_122", 0 0, L_000001dc6a622c70;  1 drivers
L_000001dc6a5b6798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a5370f0_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6798;  1 drivers
L_000001dc6a5b67e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a535890_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b67e0;  1 drivers
v000001dc6a536bf0_0 .net *"_ivl_18", 0 0, L_000001dc6a61e160;  1 drivers
v000001dc6a5361f0_0 .net *"_ivl_22", 0 0, L_000001dc6a61f660;  1 drivers
v000001dc6a535610_0 .net *"_ivl_33", 0 0, L_000001dc6a61f890;  1 drivers
v000001dc6a535570_0 .net *"_ivl_37", 0 0, L_000001dc6a61f6d0;  1 drivers
v000001dc6a536650_0 .net *"_ivl_48", 0 0, L_000001dc6a61f740;  1 drivers
v000001dc6a536c90_0 .net *"_ivl_52", 0 0, L_000001dc6a61f5f0;  1 drivers
v000001dc6a536290_0 .net *"_ivl_63", 0 0, L_000001dc6a623920;  1 drivers
v000001dc6a536330_0 .net *"_ivl_67", 0 0, L_000001dc6a6234c0;  1 drivers
v000001dc6a5363d0_0 .net *"_ivl_7", 0 0, L_000001dc6a61e780;  1 drivers
v000001dc6a534fd0_0 .net *"_ivl_78", 0 0, L_000001dc6a622490;  1 drivers
v000001dc6a5352f0_0 .net *"_ivl_82", 0 0, L_000001dc6a622960;  1 drivers
v000001dc6a537370_0 .net *"_ivl_93", 0 0, L_000001dc6a622650;  1 drivers
v000001dc6a5366f0_0 .net *"_ivl_97", 0 0, L_000001dc6a6230d0;  1 drivers
v000001dc6a534e90_0 .net "a", 7 0, L_000001dc6a5a7c80;  1 drivers
v000001dc6a534f30_0 .net "b", 7 0, L_000001dc6a5a7d20;  1 drivers
v000001dc6a535110_0 .net "cin", 0 0, L_000001dc6a5a98a0;  1 drivers
v000001dc6a536830_0 .net "cout", 8 0, L_000001dc6a5a9e40;  1 drivers
v000001dc6a536970_0 .net "kcout", 0 0, L_000001dc6a5a7b40;  1 drivers
RS_000001dc6a4b1fd8 .resolv tri, L_000001dc6a5a7be0, L_000001dc6a5a9800;
v000001dc6a5351b0_0 .net8 "moderator", 7 0, RS_000001dc6a4b1fd8;  2 drivers
v000001dc6a536a10_0 .net "moderator_and", 7 0, L_000001dc6a5a9bc0;  1 drivers
v000001dc6a536ab0_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a535b10_0 .net "sum", 7 0, L_000001dc6a5a8cc0;  1 drivers
L_000001dc6a5a5340 .part L_000001dc6a5a7c80, 0, 1;
L_000001dc6a5a5660 .part L_000001dc6a5a7d20, 0, 1;
L_000001dc6a5a6c40 .part L_000001dc6a5a9e40, 0, 1;
L_000001dc6a5a5700 .part L_000001dc6a5a7c80, 0, 1;
L_000001dc6a5a57a0 .part L_000001dc6a5a7d20, 0, 1;
L_000001dc6a5a6740 .part L_000001dc6a5a7c80, 1, 1;
L_000001dc6a5a5840 .part L_000001dc6a5a7d20, 1, 1;
L_000001dc6a5a67e0 .part L_000001dc6a5a9e40, 1, 1;
L_000001dc6a5a5d40 .part L_000001dc6a5a7c80, 1, 1;
L_000001dc6a5a71e0 .part L_000001dc6a5a7d20, 1, 1;
L_000001dc6a5a6880 .part L_000001dc6a5a9bc0, 0, 1;
L_000001dc6a5a6d80 .part RS_000001dc6a4b1fd8, 1, 1;
L_000001dc6a5a6920 .part L_000001dc6a5a7c80, 2, 1;
L_000001dc6a5a69c0 .part L_000001dc6a5a7d20, 2, 1;
L_000001dc6a5a6e20 .part L_000001dc6a5a9e40, 2, 1;
L_000001dc6a5a70a0 .part L_000001dc6a5a7c80, 2, 1;
L_000001dc6a5a7280 .part L_000001dc6a5a7d20, 2, 1;
L_000001dc6a5a73c0 .part L_000001dc6a5a9bc0, 1, 1;
L_000001dc6a5a9f80 .part RS_000001dc6a4b1fd8, 2, 1;
L_000001dc6a5a7460 .part L_000001dc6a5a7c80, 3, 1;
L_000001dc6a5a7820 .part L_000001dc6a5a7d20, 3, 1;
L_000001dc6a5a9760 .part L_000001dc6a5a9e40, 3, 1;
L_000001dc6a5a8400 .part L_000001dc6a5a7c80, 3, 1;
L_000001dc6a5a9580 .part L_000001dc6a5a7d20, 3, 1;
L_000001dc6a5a9b20 .part L_000001dc6a5a9bc0, 2, 1;
L_000001dc6a5a84a0 .part RS_000001dc6a4b1fd8, 3, 1;
L_000001dc6a5a9a80 .part L_000001dc6a5a7c80, 4, 1;
L_000001dc6a5a9da0 .part L_000001dc6a5a7d20, 4, 1;
L_000001dc6a5a82c0 .part L_000001dc6a5a9e40, 4, 1;
L_000001dc6a5a8e00 .part L_000001dc6a5a7c80, 4, 1;
L_000001dc6a5a8b80 .part L_000001dc6a5a7d20, 4, 1;
L_000001dc6a5a7960 .part L_000001dc6a5a9bc0, 3, 1;
L_000001dc6a5a8680 .part RS_000001dc6a4b1fd8, 4, 1;
L_000001dc6a5a8a40 .part L_000001dc6a5a7c80, 5, 1;
L_000001dc6a5a8720 .part L_000001dc6a5a7d20, 5, 1;
L_000001dc6a5a8d60 .part L_000001dc6a5a9e40, 5, 1;
L_000001dc6a5a87c0 .part L_000001dc6a5a7c80, 5, 1;
L_000001dc6a5a78c0 .part L_000001dc6a5a7d20, 5, 1;
L_000001dc6a5a9ee0 .part L_000001dc6a5a9bc0, 4, 1;
L_000001dc6a5a89a0 .part RS_000001dc6a4b1fd8, 5, 1;
L_000001dc6a5a8ea0 .part L_000001dc6a5a7c80, 6, 1;
L_000001dc6a5a85e0 .part L_000001dc6a5a7d20, 6, 1;
L_000001dc6a5a80e0 .part L_000001dc6a5a9e40, 6, 1;
L_000001dc6a5a8180 .part L_000001dc6a5a7c80, 6, 1;
L_000001dc6a5a9080 .part L_000001dc6a5a7d20, 6, 1;
L_000001dc6a5a8860 .part L_000001dc6a5a9bc0, 5, 1;
L_000001dc6a5a9620 .part RS_000001dc6a4b1fd8, 6, 1;
L_000001dc6a5a8900 .part L_000001dc6a5a7c80, 7, 1;
L_000001dc6a5a93a0 .part L_000001dc6a5a7d20, 7, 1;
L_000001dc6a5a7a00 .part L_000001dc6a5a9e40, 7, 1;
LS_000001dc6a5a8cc0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a61f040, L_000001dc6a61dbb0, L_000001dc6a61fc10, L_000001dc6a61fc80;
LS_000001dc6a5a8cc0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a61f7b0, L_000001dc6a623370, L_000001dc6a621e70, L_000001dc6a622ea0;
L_000001dc6a5a8cc0 .concat8 [ 4 4 0 0], LS_000001dc6a5a8cc0_0_0, LS_000001dc6a5a8cc0_0_4;
LS_000001dc6a5a7be0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a61e780, L_000001dc6a61e160, L_000001dc6a61f890, L_000001dc6a61f740;
LS_000001dc6a5a7be0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a623920, L_000001dc6a622490, L_000001dc6a622650, L_000001dc6a621f50;
L_000001dc6a5a7be0 .concat8 [ 4 4 0 0], LS_000001dc6a5a7be0_0_0, LS_000001dc6a5a7be0_0_4;
L_000001dc6a5a9d00 .part L_000001dc6a5a7c80, 7, 1;
L_000001dc6a5a96c0 .part L_000001dc6a5a7d20, 7, 1;
L_000001dc6a5a8fe0 .part L_000001dc6a5a9bc0, 6, 1;
L_000001dc6a5a8540 .part RS_000001dc6a4b1fd8, 7, 1;
LS_000001dc6a5a9e40_0_0 .concat8 [ 1 1 1 1], L_000001dc6a622c70, L_000001dc6a61f190, L_000001dc6a61e0f0, L_000001dc6a61f820;
LS_000001dc6a5a9e40_0_4 .concat8 [ 1 1 1 1], L_000001dc6a61f9e0, L_000001dc6a6228f0, L_000001dc6a6233e0, L_000001dc6a623530;
LS_000001dc6a5a9e40_0_8 .concat8 [ 1 0 0 0], L_000001dc6a6225e0;
L_000001dc6a5a9e40 .concat8 [ 4 4 1 0], LS_000001dc6a5a9e40_0_0, LS_000001dc6a5a9e40_0_4, LS_000001dc6a5a9e40_0_8;
L_000001dc6a5a9800 .part/pv L_000001dc6a5b6798, 0, 1, 8;
LS_000001dc6a5a9bc0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b67e0, L_000001dc6a61f660, L_000001dc6a61f6d0, L_000001dc6a61f5f0;
LS_000001dc6a5a9bc0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a6234c0, L_000001dc6a622960, L_000001dc6a6230d0, L_000001dc6a622b90;
L_000001dc6a5a9bc0 .concat8 [ 4 4 0 0], LS_000001dc6a5a9bc0_0_0, LS_000001dc6a5a9bc0_0_4;
L_000001dc6a5a7aa0 .part L_000001dc6a5a9bc0, 7, 1;
L_000001dc6a5a7b40 .part L_000001dc6a5a9e40, 8, 1;
S_000001dc6a522740 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a5225b0;
 .timescale -9 -9;
P_000001dc6a3c1ad0 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a61e780 .functor XOR 1, L_000001dc6a5a5700, L_000001dc6a5a57a0, C4<0>, C4<0>;
v000001dc6a533f90_0 .net *"_ivl_4", 0 0, L_000001dc6a5a5700;  1 drivers
v000001dc6a532730_0 .net *"_ivl_5", 0 0, L_000001dc6a5a57a0;  1 drivers
S_000001dc6a52fcd0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a522740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61f040 .functor XOR 1, L_000001dc6a5a5340, L_000001dc6a5a5660, L_000001dc6a5a6c40, C4<0>;
L_000001dc6a61e4e0 .functor AND 1, L_000001dc6a5a5340, L_000001dc6a5a6c40, C4<1>, C4<1>;
L_000001dc6a61f0b0 .functor AND 1, L_000001dc6a5a5660, L_000001dc6a5a6c40, C4<1>, C4<1>;
L_000001dc6a61f580 .functor AND 1, L_000001dc6a5a5340, L_000001dc6a5a5660, C4<1>, C4<1>;
L_000001dc6a61f190 .functor OR 1, L_000001dc6a61e4e0, L_000001dc6a61f0b0, L_000001dc6a61f580, C4<0>;
v000001dc6a51b310_0 .net "a", 0 0, L_000001dc6a5a5340;  1 drivers
v000001dc6a533810_0 .net "b", 0 0, L_000001dc6a5a5660;  1 drivers
v000001dc6a532af0_0 .net "cin", 0 0, L_000001dc6a5a6c40;  1 drivers
v000001dc6a534350_0 .net "cout", 0 0, L_000001dc6a61f190;  1 drivers
v000001dc6a534990_0 .net "sum", 0 0, L_000001dc6a61f040;  1 drivers
v000001dc6a5338b0_0 .net "temp1", 0 0, L_000001dc6a61e4e0;  1 drivers
v000001dc6a533950_0 .net "temp2", 0 0, L_000001dc6a61f0b0;  1 drivers
v000001dc6a532ff0_0 .net "temp3", 0 0, L_000001dc6a61f580;  1 drivers
S_000001dc6a531da0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a5225b0;
 .timescale -9 -9;
P_000001dc6a3c2150 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a61e160 .functor XOR 1, L_000001dc6a5a5d40, L_000001dc6a5a71e0, C4<0>, C4<0>;
v000001dc6a533db0_0 .net *"_ivl_4", 0 0, L_000001dc6a5a5d40;  1 drivers
v000001dc6a533b30_0 .net *"_ivl_5", 0 0, L_000001dc6a5a71e0;  1 drivers
S_000001dc6a530310 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a531da0;
 .timescale -9 -9;
L_000001dc6a61f660 .functor AND 1, L_000001dc6a5a6880, L_000001dc6a5a6d80, C4<1>, C4<1>;
v000001dc6a532690_0 .net *"_ivl_1", 0 0, L_000001dc6a5a6880;  1 drivers
v000001dc6a533310_0 .net *"_ivl_2", 0 0, L_000001dc6a5a6d80;  1 drivers
S_000001dc6a52ea10 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a531da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61dbb0 .functor XOR 1, L_000001dc6a5a6740, L_000001dc6a5a5840, L_000001dc6a5a67e0, C4<0>;
L_000001dc6a61f200 .functor AND 1, L_000001dc6a5a6740, L_000001dc6a5a67e0, C4<1>, C4<1>;
L_000001dc6a61f350 .functor AND 1, L_000001dc6a5a5840, L_000001dc6a5a67e0, C4<1>, C4<1>;
L_000001dc6a61f3c0 .functor AND 1, L_000001dc6a5a6740, L_000001dc6a5a5840, C4<1>, C4<1>;
L_000001dc6a61e0f0 .functor OR 1, L_000001dc6a61f200, L_000001dc6a61f350, L_000001dc6a61f3c0, C4<0>;
v000001dc6a5339f0_0 .net "a", 0 0, L_000001dc6a5a6740;  1 drivers
v000001dc6a533a90_0 .net "b", 0 0, L_000001dc6a5a5840;  1 drivers
v000001dc6a534670_0 .net "cin", 0 0, L_000001dc6a5a67e0;  1 drivers
v000001dc6a5325f0_0 .net "cout", 0 0, L_000001dc6a61e0f0;  1 drivers
v000001dc6a534a30_0 .net "sum", 0 0, L_000001dc6a61dbb0;  1 drivers
v000001dc6a533130_0 .net "temp1", 0 0, L_000001dc6a61f200;  1 drivers
v000001dc6a5331d0_0 .net "temp2", 0 0, L_000001dc6a61f350;  1 drivers
v000001dc6a534ad0_0 .net "temp3", 0 0, L_000001dc6a61f3c0;  1 drivers
S_000001dc6a52f050 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a5225b0;
 .timescale -9 -9;
P_000001dc6a3c1b10 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a61f890 .functor XOR 1, L_000001dc6a5a70a0, L_000001dc6a5a7280, C4<0>, C4<0>;
v000001dc6a533bd0_0 .net *"_ivl_4", 0 0, L_000001dc6a5a70a0;  1 drivers
v000001dc6a533270_0 .net *"_ivl_5", 0 0, L_000001dc6a5a7280;  1 drivers
S_000001dc6a52fff0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a52f050;
 .timescale -9 -9;
L_000001dc6a61f6d0 .functor AND 1, L_000001dc6a5a73c0, L_000001dc6a5a9f80, C4<1>, C4<1>;
v000001dc6a533090_0 .net *"_ivl_1", 0 0, L_000001dc6a5a73c0;  1 drivers
v000001dc6a5324b0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a9f80;  1 drivers
S_000001dc6a5318f0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a52f050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61fc10 .functor XOR 1, L_000001dc6a5a6920, L_000001dc6a5a69c0, L_000001dc6a5a6e20, C4<0>;
L_000001dc6a61fac0 .functor AND 1, L_000001dc6a5a6920, L_000001dc6a5a6e20, C4<1>, C4<1>;
L_000001dc6a61fb30 .functor AND 1, L_000001dc6a5a69c0, L_000001dc6a5a6e20, C4<1>, C4<1>;
L_000001dc6a61fba0 .functor AND 1, L_000001dc6a5a6920, L_000001dc6a5a69c0, C4<1>, C4<1>;
L_000001dc6a61f820 .functor OR 1, L_000001dc6a61fac0, L_000001dc6a61fb30, L_000001dc6a61fba0, C4<0>;
v000001dc6a534210_0 .net "a", 0 0, L_000001dc6a5a6920;  1 drivers
v000001dc6a534710_0 .net "b", 0 0, L_000001dc6a5a69c0;  1 drivers
v000001dc6a534b70_0 .net "cin", 0 0, L_000001dc6a5a6e20;  1 drivers
v000001dc6a533590_0 .net "cout", 0 0, L_000001dc6a61f820;  1 drivers
v000001dc6a5334f0_0 .net "sum", 0 0, L_000001dc6a61fc10;  1 drivers
v000001dc6a5336d0_0 .net "temp1", 0 0, L_000001dc6a61fac0;  1 drivers
v000001dc6a532eb0_0 .net "temp2", 0 0, L_000001dc6a61fb30;  1 drivers
v000001dc6a5348f0_0 .net "temp3", 0 0, L_000001dc6a61fba0;  1 drivers
S_000001dc6a52f1e0 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a5225b0;
 .timescale -9 -9;
P_000001dc6a3c1d10 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a61f740 .functor XOR 1, L_000001dc6a5a8400, L_000001dc6a5a9580, C4<0>, C4<0>;
v000001dc6a533450_0 .net *"_ivl_4", 0 0, L_000001dc6a5a8400;  1 drivers
v000001dc6a533c70_0 .net *"_ivl_5", 0 0, L_000001dc6a5a9580;  1 drivers
S_000001dc6a5315d0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a52f1e0;
 .timescale -9 -9;
L_000001dc6a61f5f0 .functor AND 1, L_000001dc6a5a9b20, L_000001dc6a5a84a0, C4<1>, C4<1>;
v000001dc6a533630_0 .net *"_ivl_1", 0 0, L_000001dc6a5a9b20;  1 drivers
v000001dc6a532f50_0 .net *"_ivl_2", 0 0, L_000001dc6a5a84a0;  1 drivers
S_000001dc6a531760 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a52f1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61fc80 .functor XOR 1, L_000001dc6a5a7460, L_000001dc6a5a7820, L_000001dc6a5a9760, C4<0>;
L_000001dc6a61fcf0 .functor AND 1, L_000001dc6a5a7460, L_000001dc6a5a9760, C4<1>, C4<1>;
L_000001dc6a61f900 .functor AND 1, L_000001dc6a5a7820, L_000001dc6a5a9760, C4<1>, C4<1>;
L_000001dc6a61f970 .functor AND 1, L_000001dc6a5a7460, L_000001dc6a5a7820, C4<1>, C4<1>;
L_000001dc6a61f9e0 .functor OR 1, L_000001dc6a61fcf0, L_000001dc6a61f900, L_000001dc6a61f970, C4<0>;
v000001dc6a533770_0 .net "a", 0 0, L_000001dc6a5a7460;  1 drivers
v000001dc6a534490_0 .net "b", 0 0, L_000001dc6a5a7820;  1 drivers
v000001dc6a5347b0_0 .net "cin", 0 0, L_000001dc6a5a9760;  1 drivers
v000001dc6a532550_0 .net "cout", 0 0, L_000001dc6a61f9e0;  1 drivers
v000001dc6a5327d0_0 .net "sum", 0 0, L_000001dc6a61fc80;  1 drivers
v000001dc6a532870_0 .net "temp1", 0 0, L_000001dc6a61fcf0;  1 drivers
v000001dc6a5333b0_0 .net "temp2", 0 0, L_000001dc6a61f900;  1 drivers
v000001dc6a532910_0 .net "temp3", 0 0, L_000001dc6a61f970;  1 drivers
S_000001dc6a52eec0 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a5225b0;
 .timescale -9 -9;
P_000001dc6a3c1cd0 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a623920 .functor XOR 1, L_000001dc6a5a8e00, L_000001dc6a5a8b80, C4<0>, C4<0>;
v000001dc6a534170_0 .net *"_ivl_4", 0 0, L_000001dc6a5a8e00;  1 drivers
v000001dc6a532cd0_0 .net *"_ivl_5", 0 0, L_000001dc6a5a8b80;  1 drivers
S_000001dc6a52fe60 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a52eec0;
 .timescale -9 -9;
L_000001dc6a6234c0 .functor AND 1, L_000001dc6a5a7960, L_000001dc6a5a8680, C4<1>, C4<1>;
v000001dc6a534530_0 .net *"_ivl_1", 0 0, L_000001dc6a5a7960;  1 drivers
v000001dc6a533d10_0 .net *"_ivl_2", 0 0, L_000001dc6a5a8680;  1 drivers
S_000001dc6a531120 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a52eec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a61f7b0 .functor XOR 1, L_000001dc6a5a9a80, L_000001dc6a5a9da0, L_000001dc6a5a82c0, C4<0>;
L_000001dc6a61fa50 .functor AND 1, L_000001dc6a5a9a80, L_000001dc6a5a82c0, C4<1>, C4<1>;
L_000001dc6a622880 .functor AND 1, L_000001dc6a5a9da0, L_000001dc6a5a82c0, C4<1>, C4<1>;
L_000001dc6a622030 .functor AND 1, L_000001dc6a5a9a80, L_000001dc6a5a9da0, C4<1>, C4<1>;
L_000001dc6a6228f0 .functor OR 1, L_000001dc6a61fa50, L_000001dc6a622880, L_000001dc6a622030, C4<0>;
v000001dc6a534030_0 .net "a", 0 0, L_000001dc6a5a9a80;  1 drivers
v000001dc6a5345d0_0 .net "b", 0 0, L_000001dc6a5a9da0;  1 drivers
v000001dc6a533e50_0 .net "cin", 0 0, L_000001dc6a5a82c0;  1 drivers
v000001dc6a533ef0_0 .net "cout", 0 0, L_000001dc6a6228f0;  1 drivers
v000001dc6a532410_0 .net "sum", 0 0, L_000001dc6a61f7b0;  1 drivers
v000001dc6a5329b0_0 .net "temp1", 0 0, L_000001dc6a61fa50;  1 drivers
v000001dc6a5340d0_0 .net "temp2", 0 0, L_000001dc6a622880;  1 drivers
v000001dc6a532b90_0 .net "temp3", 0 0, L_000001dc6a622030;  1 drivers
S_000001dc6a530180 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a5225b0;
 .timescale -9 -9;
P_000001dc6a3c1810 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a622490 .functor XOR 1, L_000001dc6a5a87c0, L_000001dc6a5a78c0, C4<0>, C4<0>;
v000001dc6a5360b0_0 .net *"_ivl_4", 0 0, L_000001dc6a5a87c0;  1 drivers
v000001dc6a535250_0 .net *"_ivl_5", 0 0, L_000001dc6a5a78c0;  1 drivers
S_000001dc6a52e6f0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a530180;
 .timescale -9 -9;
L_000001dc6a622960 .functor AND 1, L_000001dc6a5a9ee0, L_000001dc6a5a89a0, C4<1>, C4<1>;
v000001dc6a532a50_0 .net *"_ivl_1", 0 0, L_000001dc6a5a9ee0;  1 drivers
v000001dc6a5342b0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a89a0;  1 drivers
S_000001dc6a5304a0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a530180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a623370 .functor XOR 1, L_000001dc6a5a8a40, L_000001dc6a5a8720, L_000001dc6a5a8d60, C4<0>;
L_000001dc6a622ab0 .functor AND 1, L_000001dc6a5a8a40, L_000001dc6a5a8d60, C4<1>, C4<1>;
L_000001dc6a622420 .functor AND 1, L_000001dc6a5a8720, L_000001dc6a5a8d60, C4<1>, C4<1>;
L_000001dc6a6229d0 .functor AND 1, L_000001dc6a5a8a40, L_000001dc6a5a8720, C4<1>, C4<1>;
L_000001dc6a6233e0 .functor OR 1, L_000001dc6a622ab0, L_000001dc6a622420, L_000001dc6a6229d0, C4<0>;
v000001dc6a5343f0_0 .net "a", 0 0, L_000001dc6a5a8a40;  1 drivers
v000001dc6a534850_0 .net "b", 0 0, L_000001dc6a5a8720;  1 drivers
v000001dc6a532c30_0 .net "cin", 0 0, L_000001dc6a5a8d60;  1 drivers
v000001dc6a532d70_0 .net "cout", 0 0, L_000001dc6a6233e0;  1 drivers
v000001dc6a532e10_0 .net "sum", 0 0, L_000001dc6a623370;  1 drivers
v000001dc6a536dd0_0 .net "temp1", 0 0, L_000001dc6a622ab0;  1 drivers
v000001dc6a536b50_0 .net "temp2", 0 0, L_000001dc6a622420;  1 drivers
v000001dc6a535bb0_0 .net "temp3", 0 0, L_000001dc6a6229d0;  1 drivers
S_000001dc6a530ae0 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a5225b0;
 .timescale -9 -9;
P_000001dc6a3c24d0 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a622650 .functor XOR 1, L_000001dc6a5a8180, L_000001dc6a5a9080, C4<0>, C4<0>;
v000001dc6a537050_0 .net *"_ivl_4", 0 0, L_000001dc6a5a8180;  1 drivers
v000001dc6a537190_0 .net *"_ivl_5", 0 0, L_000001dc6a5a9080;  1 drivers
S_000001dc6a530630 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a530ae0;
 .timescale -9 -9;
L_000001dc6a6230d0 .functor AND 1, L_000001dc6a5a8860, L_000001dc6a5a9620, C4<1>, C4<1>;
v000001dc6a535cf0_0 .net *"_ivl_1", 0 0, L_000001dc6a5a8860;  1 drivers
v000001dc6a534d50_0 .net *"_ivl_2", 0 0, L_000001dc6a5a9620;  1 drivers
S_000001dc6a52fb40 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a530ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a621e70 .functor XOR 1, L_000001dc6a5a8ea0, L_000001dc6a5a85e0, L_000001dc6a5a80e0, C4<0>;
L_000001dc6a623290 .functor AND 1, L_000001dc6a5a8ea0, L_000001dc6a5a80e0, C4<1>, C4<1>;
L_000001dc6a622b20 .functor AND 1, L_000001dc6a5a85e0, L_000001dc6a5a80e0, C4<1>, C4<1>;
L_000001dc6a6222d0 .functor AND 1, L_000001dc6a5a8ea0, L_000001dc6a5a85e0, C4<1>, C4<1>;
L_000001dc6a623530 .functor OR 1, L_000001dc6a623290, L_000001dc6a622b20, L_000001dc6a6222d0, C4<0>;
v000001dc6a535a70_0 .net "a", 0 0, L_000001dc6a5a8ea0;  1 drivers
v000001dc6a535e30_0 .net "b", 0 0, L_000001dc6a5a85e0;  1 drivers
v000001dc6a536fb0_0 .net "cin", 0 0, L_000001dc6a5a80e0;  1 drivers
v000001dc6a535ed0_0 .net "cout", 0 0, L_000001dc6a623530;  1 drivers
v000001dc6a535070_0 .net "sum", 0 0, L_000001dc6a621e70;  1 drivers
v000001dc6a5368d0_0 .net "temp1", 0 0, L_000001dc6a623290;  1 drivers
v000001dc6a536f10_0 .net "temp2", 0 0, L_000001dc6a622b20;  1 drivers
v000001dc6a536470_0 .net "temp3", 0 0, L_000001dc6a6222d0;  1 drivers
S_000001dc6a52f500 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a5225b0;
 .timescale -9 -9;
P_000001dc6a3c1d90 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a621f50 .functor XOR 1, L_000001dc6a5a9d00, L_000001dc6a5a96c0, C4<0>, C4<0>;
v000001dc6a5356b0_0 .net *"_ivl_4", 0 0, L_000001dc6a5a9d00;  1 drivers
v000001dc6a5365b0_0 .net *"_ivl_5", 0 0, L_000001dc6a5a96c0;  1 drivers
S_000001dc6a5307c0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a52f500;
 .timescale -9 -9;
L_000001dc6a622b90 .functor AND 1, L_000001dc6a5a8fe0, L_000001dc6a5a8540, C4<1>, C4<1>;
v000001dc6a534cb0_0 .net *"_ivl_1", 0 0, L_000001dc6a5a8fe0;  1 drivers
v000001dc6a535f70_0 .net *"_ivl_2", 0 0, L_000001dc6a5a8540;  1 drivers
S_000001dc6a530950 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a52f500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a622ea0 .functor XOR 1, L_000001dc6a5a8900, L_000001dc6a5a93a0, L_000001dc6a5a7a00, C4<0>;
L_000001dc6a6226c0 .functor AND 1, L_000001dc6a5a8900, L_000001dc6a5a7a00, C4<1>, C4<1>;
L_000001dc6a623450 .functor AND 1, L_000001dc6a5a93a0, L_000001dc6a5a7a00, C4<1>, C4<1>;
L_000001dc6a622a40 .functor AND 1, L_000001dc6a5a8900, L_000001dc6a5a93a0, C4<1>, C4<1>;
L_000001dc6a6225e0 .functor OR 1, L_000001dc6a6226c0, L_000001dc6a623450, L_000001dc6a622a40, C4<0>;
v000001dc6a536010_0 .net "a", 0 0, L_000001dc6a5a8900;  1 drivers
v000001dc6a537230_0 .net "b", 0 0, L_000001dc6a5a93a0;  1 drivers
v000001dc6a534df0_0 .net "cin", 0 0, L_000001dc6a5a7a00;  1 drivers
v000001dc6a536d30_0 .net "cout", 0 0, L_000001dc6a6225e0;  1 drivers
v000001dc6a535c50_0 .net "sum", 0 0, L_000001dc6a622ea0;  1 drivers
v000001dc6a536510_0 .net "temp1", 0 0, L_000001dc6a6226c0;  1 drivers
v000001dc6a536150_0 .net "temp2", 0 0, L_000001dc6a623450;  1 drivers
v000001dc6a5359d0_0 .net "temp3", 0 0, L_000001dc6a622a40;  1 drivers
S_000001dc6a52f370 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a522420;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a6237d0 .functor AND 1, L_000001dc6a5a9c60, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a622c00 .functor AND 1, L_000001dc6a5a7dc0, L_000001dc6a622e30, C4<1>, C4<1>;
L_000001dc6a622e30 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a622ce0 .functor OR 1, L_000001dc6a6237d0, L_000001dc6a622c00, C4<0>, C4<0>;
v000001dc6a5372d0_0 .net *"_ivl_2", 0 0, L_000001dc6a622e30;  1 drivers
v000001dc6a535750_0 .net "a", 0 0, L_000001dc6a5a9c60;  1 drivers
v000001dc6a5357f0_0 .net "b", 0 0, L_000001dc6a5a7dc0;  1 drivers
v000001dc6a536e70_0 .net "out", 0 0, L_000001dc6a622ce0;  1 drivers
v000001dc6a534c10_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a535390_0 .net "temp1", 0 0, L_000001dc6a6237d0;  1 drivers
v000001dc6a535430_0 .net "temp2", 0 0, L_000001dc6a622c00;  1 drivers
S_000001dc6a531f30 .scope generate, "named2[64]" "named2[64]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c2190 .param/l "i" 0 3 34, +C4<01000000>;
S_000001dc6a530c70 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a531f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c1890 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a620660 .functor BUFZ 1, L_000001dc6a5aafc0, C4<0>, C4<0>, C4<0>;
v000001dc6a53a750_0 .net *"_ivl_109", 0 0, L_000001dc6a6206d0;  1 drivers
v000001dc6a53aed0_0 .net *"_ivl_114", 0 0, L_000001dc6a621a80;  1 drivers
v000001dc6a53bbf0_0 .net *"_ivl_122", 0 0, L_000001dc6a620660;  1 drivers
L_000001dc6a5b6828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a53bdd0_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6828;  1 drivers
L_000001dc6a5b6870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a53af70_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6870;  1 drivers
v000001dc6a53acf0_0 .net *"_ivl_18", 0 0, L_000001dc6a6236f0;  1 drivers
v000001dc6a53b150_0 .net *"_ivl_22", 0 0, L_000001dc6a622ff0;  1 drivers
v000001dc6a53bfb0_0 .net *"_ivl_33", 0 0, L_000001dc6a6238b0;  1 drivers
v000001dc6a539d50_0 .net *"_ivl_37", 0 0, L_000001dc6a622f80;  1 drivers
v000001dc6a53abb0_0 .net *"_ivl_48", 0 0, L_000001dc6a622180;  1 drivers
v000001dc6a53b290_0 .net *"_ivl_52", 0 0, L_000001dc6a6221f0;  1 drivers
v000001dc6a53c050_0 .net *"_ivl_63", 0 0, L_000001dc6a6227a0;  1 drivers
v000001dc6a53b470_0 .net *"_ivl_67", 0 0, L_000001dc6a623e60;  1 drivers
v000001dc6a539fd0_0 .net *"_ivl_7", 0 0, L_000001dc6a623680;  1 drivers
v000001dc6a53b510_0 .net *"_ivl_78", 0 0, L_000001dc6a623bc0;  1 drivers
v000001dc6a53b5b0_0 .net *"_ivl_82", 0 0, L_000001dc6a624100;  1 drivers
v000001dc6a53a570_0 .net *"_ivl_93", 0 0, L_000001dc6a623b50;  1 drivers
v000001dc6a53c230_0 .net *"_ivl_97", 0 0, L_000001dc6a624090;  1 drivers
v000001dc6a53b650_0 .net "a", 7 0, L_000001dc6a5abc40;  1 drivers
v000001dc6a53b8d0_0 .net "b", 7 0, L_000001dc6a5aade0;  1 drivers
v000001dc6a53c2d0_0 .net "cin", 0 0, L_000001dc6a5aafc0;  1 drivers
v000001dc6a53a930_0 .net "cout", 8 0, L_000001dc6a5aa980;  1 drivers
v000001dc6a53c370_0 .net "kcout", 0 0, L_000001dc6a5aad40;  1 drivers
RS_000001dc6a4b40d8 .resolv tri, L_000001dc6a5ab560, L_000001dc6a5abb00;
v000001dc6a539c10_0 .net8 "moderator", 7 0, RS_000001dc6a4b40d8;  2 drivers
v000001dc6a539df0_0 .net "moderator_and", 7 0, L_000001dc6a5aa0c0;  1 drivers
v000001dc6a53a890_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a53a1b0_0 .net "sum", 7 0, L_000001dc6a5ab240;  1 drivers
L_000001dc6a5a9120 .part L_000001dc6a5abc40, 0, 1;
L_000001dc6a5a9440 .part L_000001dc6a5aade0, 0, 1;
L_000001dc6a5a8c20 .part L_000001dc6a5aa980, 0, 1;
L_000001dc6a5a7e60 .part L_000001dc6a5abc40, 0, 1;
L_000001dc6a5a94e0 .part L_000001dc6a5aade0, 0, 1;
L_000001dc6a5a8f40 .part L_000001dc6a5abc40, 1, 1;
L_000001dc6a5a91c0 .part L_000001dc6a5aade0, 1, 1;
L_000001dc6a5a7f00 .part L_000001dc6a5aa980, 1, 1;
L_000001dc6a5a7fa0 .part L_000001dc6a5abc40, 1, 1;
L_000001dc6a5a8040 .part L_000001dc6a5aade0, 1, 1;
L_000001dc6a5a8220 .part L_000001dc6a5aa0c0, 0, 1;
L_000001dc6a5a8ae0 .part RS_000001dc6a4b40d8, 1, 1;
L_000001dc6a5a9260 .part L_000001dc6a5abc40, 2, 1;
L_000001dc6a5a9300 .part L_000001dc6a5aade0, 2, 1;
L_000001dc6a5a9940 .part L_000001dc6a5aa980, 2, 1;
L_000001dc6a5a99e0 .part L_000001dc6a5abc40, 2, 1;
L_000001dc6a5abf60 .part L_000001dc6a5aade0, 2, 1;
L_000001dc6a5aa3e0 .part L_000001dc6a5aa0c0, 1, 1;
L_000001dc6a5aaf20 .part RS_000001dc6a4b40d8, 2, 1;
L_000001dc6a5aa200 .part L_000001dc6a5abc40, 3, 1;
L_000001dc6a5ac140 .part L_000001dc6a5aade0, 3, 1;
L_000001dc6a5aa480 .part L_000001dc6a5aa980, 3, 1;
L_000001dc6a5aa7a0 .part L_000001dc6a5abc40, 3, 1;
L_000001dc6a5aaca0 .part L_000001dc6a5aade0, 3, 1;
L_000001dc6a5ab6a0 .part L_000001dc6a5aa0c0, 2, 1;
L_000001dc6a5aab60 .part RS_000001dc6a4b40d8, 3, 1;
L_000001dc6a5ab920 .part L_000001dc6a5abc40, 4, 1;
L_000001dc6a5abe20 .part L_000001dc6a5aade0, 4, 1;
L_000001dc6a5abce0 .part L_000001dc6a5aa980, 4, 1;
L_000001dc6a5ab4c0 .part L_000001dc6a5abc40, 4, 1;
L_000001dc6a5abba0 .part L_000001dc6a5aade0, 4, 1;
L_000001dc6a5ac0a0 .part L_000001dc6a5aa0c0, 3, 1;
L_000001dc6a5ac320 .part RS_000001dc6a4b40d8, 4, 1;
L_000001dc6a5aa020 .part L_000001dc6a5abc40, 5, 1;
L_000001dc6a5aa520 .part L_000001dc6a5aade0, 5, 1;
L_000001dc6a5ab1a0 .part L_000001dc6a5aa980, 5, 1;
L_000001dc6a5aac00 .part L_000001dc6a5abc40, 5, 1;
L_000001dc6a5aa2a0 .part L_000001dc6a5aade0, 5, 1;
L_000001dc6a5aa160 .part L_000001dc6a5aa0c0, 4, 1;
L_000001dc6a5ac3c0 .part RS_000001dc6a4b40d8, 5, 1;
L_000001dc6a5ab600 .part L_000001dc6a5abc40, 6, 1;
L_000001dc6a5aa340 .part L_000001dc6a5aade0, 6, 1;
L_000001dc6a5ab740 .part L_000001dc6a5aa980, 6, 1;
L_000001dc6a5ab7e0 .part L_000001dc6a5abc40, 6, 1;
L_000001dc6a5ac1e0 .part L_000001dc6a5aade0, 6, 1;
L_000001dc6a5ac280 .part L_000001dc6a5aa0c0, 5, 1;
L_000001dc6a5ac460 .part RS_000001dc6a4b40d8, 6, 1;
L_000001dc6a5ab060 .part L_000001dc6a5abc40, 7, 1;
L_000001dc6a5aa5c0 .part L_000001dc6a5aade0, 7, 1;
L_000001dc6a5ac500 .part L_000001dc6a5aa980, 7, 1;
LS_000001dc6a5ab240_0_0 .concat8 [ 1 1 1 1], L_000001dc6a623990, L_000001dc6a622dc0, L_000001dc6a623840, L_000001dc6a6231b0;
LS_000001dc6a5ab240_0_4 .concat8 [ 1 1 1 1], L_000001dc6a622260, L_000001dc6a623a00, L_000001dc6a623ca0, L_000001dc6a623d80;
L_000001dc6a5ab240 .concat8 [ 4 4 0 0], LS_000001dc6a5ab240_0_0, LS_000001dc6a5ab240_0_4;
LS_000001dc6a5ab560_0_0 .concat8 [ 1 1 1 1], L_000001dc6a623680, L_000001dc6a6236f0, L_000001dc6a6238b0, L_000001dc6a622180;
LS_000001dc6a5ab560_0_4 .concat8 [ 1 1 1 1], L_000001dc6a6227a0, L_000001dc6a623bc0, L_000001dc6a623b50, L_000001dc6a6206d0;
L_000001dc6a5ab560 .concat8 [ 4 4 0 0], LS_000001dc6a5ab560_0_0, LS_000001dc6a5ab560_0_4;
L_000001dc6a5ab100 .part L_000001dc6a5abc40, 7, 1;
L_000001dc6a5ab880 .part L_000001dc6a5aade0, 7, 1;
L_000001dc6a5aba60 .part L_000001dc6a5aa0c0, 6, 1;
L_000001dc6a5ab9c0 .part RS_000001dc6a4b40d8, 7, 1;
LS_000001dc6a5aa980_0_0 .concat8 [ 1 1 1 1], L_000001dc6a620660, L_000001dc6a623610, L_000001dc6a622730, L_000001dc6a6220a0;
LS_000001dc6a5aa980_0_4 .concat8 [ 1 1 1 1], L_000001dc6a622110, L_000001dc6a622570, L_000001dc6a623fb0, L_000001dc6a623f40;
LS_000001dc6a5aa980_0_8 .concat8 [ 1 0 0 0], L_000001dc6a621af0;
L_000001dc6a5aa980 .concat8 [ 4 4 1 0], LS_000001dc6a5aa980_0_0, LS_000001dc6a5aa980_0_4, LS_000001dc6a5aa980_0_8;
L_000001dc6a5abb00 .part/pv L_000001dc6a5b6828, 0, 1, 8;
LS_000001dc6a5aa0c0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6870, L_000001dc6a622ff0, L_000001dc6a622f80, L_000001dc6a6221f0;
LS_000001dc6a5aa0c0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a623e60, L_000001dc6a624100, L_000001dc6a624090, L_000001dc6a621a80;
L_000001dc6a5aa0c0 .concat8 [ 4 4 0 0], LS_000001dc6a5aa0c0_0_0, LS_000001dc6a5aa0c0_0_4;
L_000001dc6a5ab2e0 .part L_000001dc6a5aa0c0, 7, 1;
L_000001dc6a5aad40 .part L_000001dc6a5aa980, 8, 1;
S_000001dc6a5312b0 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a530c70;
 .timescale -9 -9;
P_000001dc6a3c1f50 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a623680 .functor XOR 1, L_000001dc6a5a7e60, L_000001dc6a5a94e0, C4<0>, C4<0>;
v000001dc6a5381d0_0 .net *"_ivl_4", 0 0, L_000001dc6a5a7e60;  1 drivers
v000001dc6a537730_0 .net *"_ivl_5", 0 0, L_000001dc6a5a94e0;  1 drivers
S_000001dc6a530e00 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a5312b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a623990 .functor XOR 1, L_000001dc6a5a9120, L_000001dc6a5a9440, L_000001dc6a5a8c20, C4<0>;
L_000001dc6a622d50 .functor AND 1, L_000001dc6a5a9120, L_000001dc6a5a8c20, C4<1>, C4<1>;
L_000001dc6a6235a0 .functor AND 1, L_000001dc6a5a9440, L_000001dc6a5a8c20, C4<1>, C4<1>;
L_000001dc6a623300 .functor AND 1, L_000001dc6a5a9120, L_000001dc6a5a9440, C4<1>, C4<1>;
L_000001dc6a623610 .functor OR 1, L_000001dc6a622d50, L_000001dc6a6235a0, L_000001dc6a623300, C4<0>;
v000001dc6a5354d0_0 .net "a", 0 0, L_000001dc6a5a9120;  1 drivers
v000001dc6a5375f0_0 .net "b", 0 0, L_000001dc6a5a9440;  1 drivers
v000001dc6a539ad0_0 .net "cin", 0 0, L_000001dc6a5a8c20;  1 drivers
v000001dc6a537a50_0 .net "cout", 0 0, L_000001dc6a623610;  1 drivers
v000001dc6a537690_0 .net "sum", 0 0, L_000001dc6a623990;  1 drivers
v000001dc6a538950_0 .net "temp1", 0 0, L_000001dc6a622d50;  1 drivers
v000001dc6a539170_0 .net "temp2", 0 0, L_000001dc6a6235a0;  1 drivers
v000001dc6a537eb0_0 .net "temp3", 0 0, L_000001dc6a623300;  1 drivers
S_000001dc6a52eba0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a530c70;
 .timescale -9 -9;
P_000001dc6a3c1f90 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a6236f0 .functor XOR 1, L_000001dc6a5a7fa0, L_000001dc6a5a8040, C4<0>, C4<0>;
v000001dc6a537910_0 .net *"_ivl_4", 0 0, L_000001dc6a5a7fa0;  1 drivers
v000001dc6a537870_0 .net *"_ivl_5", 0 0, L_000001dc6a5a8040;  1 drivers
S_000001dc6a52f690 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a52eba0;
 .timescale -9 -9;
L_000001dc6a622ff0 .functor AND 1, L_000001dc6a5a8220, L_000001dc6a5a8ae0, C4<1>, C4<1>;
v000001dc6a5388b0_0 .net *"_ivl_1", 0 0, L_000001dc6a5a8220;  1 drivers
v000001dc6a537af0_0 .net *"_ivl_2", 0 0, L_000001dc6a5a8ae0;  1 drivers
S_000001dc6a530f90 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a52eba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a622dc0 .functor XOR 1, L_000001dc6a5a8f40, L_000001dc6a5a91c0, L_000001dc6a5a7f00, C4<0>;
L_000001dc6a622f10 .functor AND 1, L_000001dc6a5a8f40, L_000001dc6a5a7f00, C4<1>, C4<1>;
L_000001dc6a622810 .functor AND 1, L_000001dc6a5a91c0, L_000001dc6a5a7f00, C4<1>, C4<1>;
L_000001dc6a623760 .functor AND 1, L_000001dc6a5a8f40, L_000001dc6a5a91c0, C4<1>, C4<1>;
L_000001dc6a622730 .functor OR 1, L_000001dc6a622f10, L_000001dc6a622810, L_000001dc6a623760, C4<0>;
v000001dc6a539b70_0 .net "a", 0 0, L_000001dc6a5a8f40;  1 drivers
v000001dc6a539490_0 .net "b", 0 0, L_000001dc6a5a91c0;  1 drivers
v000001dc6a537f50_0 .net "cin", 0 0, L_000001dc6a5a7f00;  1 drivers
v000001dc6a538ef0_0 .net "cout", 0 0, L_000001dc6a622730;  1 drivers
v000001dc6a539530_0 .net "sum", 0 0, L_000001dc6a622dc0;  1 drivers
v000001dc6a539710_0 .net "temp1", 0 0, L_000001dc6a622f10;  1 drivers
v000001dc6a537550_0 .net "temp2", 0 0, L_000001dc6a622810;  1 drivers
v000001dc6a5377d0_0 .net "temp3", 0 0, L_000001dc6a623760;  1 drivers
S_000001dc6a531440 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a530c70;
 .timescale -9 -9;
P_000001dc6a3c2010 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a6238b0 .functor XOR 1, L_000001dc6a5a99e0, L_000001dc6a5abf60, C4<0>, C4<0>;
v000001dc6a537b90_0 .net *"_ivl_4", 0 0, L_000001dc6a5a99e0;  1 drivers
v000001dc6a5379b0_0 .net *"_ivl_5", 0 0, L_000001dc6a5abf60;  1 drivers
S_000001dc6a52f820 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a531440;
 .timescale -9 -9;
L_000001dc6a622f80 .functor AND 1, L_000001dc6a5aa3e0, L_000001dc6a5aaf20, C4<1>, C4<1>;
v000001dc6a538f90_0 .net *"_ivl_1", 0 0, L_000001dc6a5aa3e0;  1 drivers
v000001dc6a539350_0 .net *"_ivl_2", 0 0, L_000001dc6a5aaf20;  1 drivers
S_000001dc6a531a80 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a531440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a623840 .functor XOR 1, L_000001dc6a5a9260, L_000001dc6a5a9300, L_000001dc6a5a9940, C4<0>;
L_000001dc6a623060 .functor AND 1, L_000001dc6a5a9260, L_000001dc6a5a9940, C4<1>, C4<1>;
L_000001dc6a623140 .functor AND 1, L_000001dc6a5a9300, L_000001dc6a5a9940, C4<1>, C4<1>;
L_000001dc6a621e00 .functor AND 1, L_000001dc6a5a9260, L_000001dc6a5a9300, C4<1>, C4<1>;
L_000001dc6a6220a0 .functor OR 1, L_000001dc6a623060, L_000001dc6a623140, L_000001dc6a621e00, C4<0>;
v000001dc6a537ff0_0 .net "a", 0 0, L_000001dc6a5a9260;  1 drivers
v000001dc6a539210_0 .net "b", 0 0, L_000001dc6a5a9300;  1 drivers
v000001dc6a538c70_0 .net "cin", 0 0, L_000001dc6a5a9940;  1 drivers
v000001dc6a5386d0_0 .net "cout", 0 0, L_000001dc6a6220a0;  1 drivers
v000001dc6a5395d0_0 .net "sum", 0 0, L_000001dc6a623840;  1 drivers
v000001dc6a538090_0 .net "temp1", 0 0, L_000001dc6a623060;  1 drivers
v000001dc6a539990_0 .net "temp2", 0 0, L_000001dc6a623140;  1 drivers
v000001dc6a539a30_0 .net "temp3", 0 0, L_000001dc6a621e00;  1 drivers
S_000001dc6a531c10 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a530c70;
 .timescale -9 -9;
P_000001dc6a3c2050 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a622180 .functor XOR 1, L_000001dc6a5aa7a0, L_000001dc6a5aaca0, C4<0>, C4<0>;
v000001dc6a5383b0_0 .net *"_ivl_4", 0 0, L_000001dc6a5aa7a0;  1 drivers
v000001dc6a537cd0_0 .net *"_ivl_5", 0 0, L_000001dc6a5aaca0;  1 drivers
S_000001dc6a5320c0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a531c10;
 .timescale -9 -9;
L_000001dc6a6221f0 .functor AND 1, L_000001dc6a5ab6a0, L_000001dc6a5aab60, C4<1>, C4<1>;
v000001dc6a538bd0_0 .net *"_ivl_1", 0 0, L_000001dc6a5ab6a0;  1 drivers
v000001dc6a537410_0 .net *"_ivl_2", 0 0, L_000001dc6a5aab60;  1 drivers
S_000001dc6a52e3d0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a531c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6231b0 .functor XOR 1, L_000001dc6a5aa200, L_000001dc6a5ac140, L_000001dc6a5aa480, C4<0>;
L_000001dc6a623220 .functor AND 1, L_000001dc6a5aa200, L_000001dc6a5aa480, C4<1>, C4<1>;
L_000001dc6a621ee0 .functor AND 1, L_000001dc6a5ac140, L_000001dc6a5aa480, C4<1>, C4<1>;
L_000001dc6a621fc0 .functor AND 1, L_000001dc6a5aa200, L_000001dc6a5ac140, C4<1>, C4<1>;
L_000001dc6a622110 .functor OR 1, L_000001dc6a623220, L_000001dc6a621ee0, L_000001dc6a621fc0, C4<0>;
v000001dc6a537c30_0 .net "a", 0 0, L_000001dc6a5aa200;  1 drivers
v000001dc6a5389f0_0 .net "b", 0 0, L_000001dc6a5ac140;  1 drivers
v000001dc6a537d70_0 .net "cin", 0 0, L_000001dc6a5aa480;  1 drivers
v000001dc6a538db0_0 .net "cout", 0 0, L_000001dc6a622110;  1 drivers
v000001dc6a538d10_0 .net "sum", 0 0, L_000001dc6a6231b0;  1 drivers
v000001dc6a539030_0 .net "temp1", 0 0, L_000001dc6a623220;  1 drivers
v000001dc6a5392b0_0 .net "temp2", 0 0, L_000001dc6a621ee0;  1 drivers
v000001dc6a5390d0_0 .net "temp3", 0 0, L_000001dc6a621fc0;  1 drivers
S_000001dc6a52e560 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a530c70;
 .timescale -9 -9;
P_000001dc6a3c18d0 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a6227a0 .functor XOR 1, L_000001dc6a5ab4c0, L_000001dc6a5abba0, C4<0>, C4<0>;
v000001dc6a5397b0_0 .net *"_ivl_4", 0 0, L_000001dc6a5ab4c0;  1 drivers
v000001dc6a539850_0 .net *"_ivl_5", 0 0, L_000001dc6a5abba0;  1 drivers
S_000001dc6a52e880 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a52e560;
 .timescale -9 -9;
L_000001dc6a623e60 .functor AND 1, L_000001dc6a5ac0a0, L_000001dc6a5ac320, C4<1>, C4<1>;
v000001dc6a537e10_0 .net *"_ivl_1", 0 0, L_000001dc6a5ac0a0;  1 drivers
v000001dc6a538590_0 .net *"_ivl_2", 0 0, L_000001dc6a5ac320;  1 drivers
S_000001dc6a52ed30 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a52e560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a622260 .functor XOR 1, L_000001dc6a5ab920, L_000001dc6a5abe20, L_000001dc6a5abce0, C4<0>;
L_000001dc6a622340 .functor AND 1, L_000001dc6a5ab920, L_000001dc6a5abce0, C4<1>, C4<1>;
L_000001dc6a6223b0 .functor AND 1, L_000001dc6a5abe20, L_000001dc6a5abce0, C4<1>, C4<1>;
L_000001dc6a622500 .functor AND 1, L_000001dc6a5ab920, L_000001dc6a5abe20, C4<1>, C4<1>;
L_000001dc6a622570 .functor OR 1, L_000001dc6a622340, L_000001dc6a6223b0, L_000001dc6a622500, C4<0>;
v000001dc6a538a90_0 .net "a", 0 0, L_000001dc6a5ab920;  1 drivers
v000001dc6a538630_0 .net "b", 0 0, L_000001dc6a5abe20;  1 drivers
v000001dc6a538270_0 .net "cin", 0 0, L_000001dc6a5abce0;  1 drivers
v000001dc6a538770_0 .net "cout", 0 0, L_000001dc6a622570;  1 drivers
v000001dc6a538130_0 .net "sum", 0 0, L_000001dc6a622260;  1 drivers
v000001dc6a539670_0 .net "temp1", 0 0, L_000001dc6a622340;  1 drivers
v000001dc6a538450_0 .net "temp2", 0 0, L_000001dc6a6223b0;  1 drivers
v000001dc6a538310_0 .net "temp3", 0 0, L_000001dc6a622500;  1 drivers
S_000001dc6a52f9b0 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a530c70;
 .timescale -9 -9;
P_000001dc6a3c2310 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a623bc0 .functor XOR 1, L_000001dc6a5aac00, L_000001dc6a5aa2a0, C4<0>, C4<0>;
v000001dc6a53be70_0 .net *"_ivl_4", 0 0, L_000001dc6a5aac00;  1 drivers
v000001dc6a539f30_0 .net *"_ivl_5", 0 0, L_000001dc6a5aa2a0;  1 drivers
S_000001dc6a553fa0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a52f9b0;
 .timescale -9 -9;
L_000001dc6a624100 .functor AND 1, L_000001dc6a5aa160, L_000001dc6a5ac3c0, C4<1>, C4<1>;
v000001dc6a5374b0_0 .net *"_ivl_1", 0 0, L_000001dc6a5aa160;  1 drivers
v000001dc6a5384f0_0 .net *"_ivl_2", 0 0, L_000001dc6a5ac3c0;  1 drivers
S_000001dc6a552510 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a52f9b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a623a00 .functor XOR 1, L_000001dc6a5aa020, L_000001dc6a5aa520, L_000001dc6a5ab1a0, C4<0>;
L_000001dc6a623d10 .functor AND 1, L_000001dc6a5aa020, L_000001dc6a5ab1a0, C4<1>, C4<1>;
L_000001dc6a623ae0 .functor AND 1, L_000001dc6a5aa520, L_000001dc6a5ab1a0, C4<1>, C4<1>;
L_000001dc6a623ed0 .functor AND 1, L_000001dc6a5aa020, L_000001dc6a5aa520, C4<1>, C4<1>;
L_000001dc6a623fb0 .functor OR 1, L_000001dc6a623d10, L_000001dc6a623ae0, L_000001dc6a623ed0, C4<0>;
v000001dc6a5393f0_0 .net "a", 0 0, L_000001dc6a5aa020;  1 drivers
v000001dc6a538810_0 .net "b", 0 0, L_000001dc6a5aa520;  1 drivers
v000001dc6a538b30_0 .net "cin", 0 0, L_000001dc6a5ab1a0;  1 drivers
v000001dc6a538e50_0 .net "cout", 0 0, L_000001dc6a623fb0;  1 drivers
v000001dc6a5398f0_0 .net "sum", 0 0, L_000001dc6a623a00;  1 drivers
v000001dc6a53bf10_0 .net "temp1", 0 0, L_000001dc6a623d10;  1 drivers
v000001dc6a53bc90_0 .net "temp2", 0 0, L_000001dc6a623ae0;  1 drivers
v000001dc6a53b790_0 .net "temp3", 0 0, L_000001dc6a623ed0;  1 drivers
S_000001dc6a554130 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a530c70;
 .timescale -9 -9;
P_000001dc6a3c2350 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a623b50 .functor XOR 1, L_000001dc6a5ab7e0, L_000001dc6a5ac1e0, C4<0>, C4<0>;
v000001dc6a53c190_0 .net *"_ivl_4", 0 0, L_000001dc6a5ab7e0;  1 drivers
v000001dc6a53bb50_0 .net *"_ivl_5", 0 0, L_000001dc6a5ac1e0;  1 drivers
S_000001dc6a555710 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a554130;
 .timescale -9 -9;
L_000001dc6a624090 .functor AND 1, L_000001dc6a5ac280, L_000001dc6a5ac460, C4<1>, C4<1>;
v000001dc6a53c0f0_0 .net *"_ivl_1", 0 0, L_000001dc6a5ac280;  1 drivers
v000001dc6a53a110_0 .net *"_ivl_2", 0 0, L_000001dc6a5ac460;  1 drivers
S_000001dc6a553320 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a554130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a623ca0 .functor XOR 1, L_000001dc6a5ab600, L_000001dc6a5aa340, L_000001dc6a5ab740, C4<0>;
L_000001dc6a623a70 .functor AND 1, L_000001dc6a5ab600, L_000001dc6a5ab740, C4<1>, C4<1>;
L_000001dc6a623c30 .functor AND 1, L_000001dc6a5aa340, L_000001dc6a5ab740, C4<1>, C4<1>;
L_000001dc6a624020 .functor AND 1, L_000001dc6a5ab600, L_000001dc6a5aa340, C4<1>, C4<1>;
L_000001dc6a623f40 .functor OR 1, L_000001dc6a623a70, L_000001dc6a623c30, L_000001dc6a624020, C4<0>;
v000001dc6a53b0b0_0 .net "a", 0 0, L_000001dc6a5ab600;  1 drivers
v000001dc6a539e90_0 .net "b", 0 0, L_000001dc6a5aa340;  1 drivers
v000001dc6a53a9d0_0 .net "cin", 0 0, L_000001dc6a5ab740;  1 drivers
v000001dc6a53b830_0 .net "cout", 0 0, L_000001dc6a623f40;  1 drivers
v000001dc6a53b6f0_0 .net "sum", 0 0, L_000001dc6a623ca0;  1 drivers
v000001dc6a53b3d0_0 .net "temp1", 0 0, L_000001dc6a623a70;  1 drivers
v000001dc6a53a070_0 .net "temp2", 0 0, L_000001dc6a623c30;  1 drivers
v000001dc6a53a6b0_0 .net "temp3", 0 0, L_000001dc6a624020;  1 drivers
S_000001dc6a555580 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a530c70;
 .timescale -9 -9;
P_000001dc6a3c2510 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a6206d0 .functor XOR 1, L_000001dc6a5ab100, L_000001dc6a5ab880, C4<0>, C4<0>;
v000001dc6a53ae30_0 .net *"_ivl_4", 0 0, L_000001dc6a5ab100;  1 drivers
v000001dc6a53ba10_0 .net *"_ivl_5", 0 0, L_000001dc6a5ab880;  1 drivers
S_000001dc6a554770 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a555580;
 .timescale -9 -9;
L_000001dc6a621a80 .functor AND 1, L_000001dc6a5aba60, L_000001dc6a5ab9c0, C4<1>, C4<1>;
v000001dc6a53b1f0_0 .net *"_ivl_1", 0 0, L_000001dc6a5aba60;  1 drivers
v000001dc6a53b330_0 .net *"_ivl_2", 0 0, L_000001dc6a5ab9c0;  1 drivers
S_000001dc6a556200 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a555580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a623d80 .functor XOR 1, L_000001dc6a5ab060, L_000001dc6a5aa5c0, L_000001dc6a5ac500, C4<0>;
L_000001dc6a623df0 .functor AND 1, L_000001dc6a5ab060, L_000001dc6a5ac500, C4<1>, C4<1>;
L_000001dc6a620eb0 .functor AND 1, L_000001dc6a5aa5c0, L_000001dc6a5ac500, C4<1>, C4<1>;
L_000001dc6a620510 .functor AND 1, L_000001dc6a5ab060, L_000001dc6a5aa5c0, C4<1>, C4<1>;
L_000001dc6a621af0 .functor OR 1, L_000001dc6a623df0, L_000001dc6a620eb0, L_000001dc6a620510, C4<0>;
v000001dc6a53aa70_0 .net "a", 0 0, L_000001dc6a5ab060;  1 drivers
v000001dc6a539cb0_0 .net "b", 0 0, L_000001dc6a5aa5c0;  1 drivers
v000001dc6a53b970_0 .net "cin", 0 0, L_000001dc6a5ac500;  1 drivers
v000001dc6a53bab0_0 .net "cout", 0 0, L_000001dc6a621af0;  1 drivers
v000001dc6a53bd30_0 .net "sum", 0 0, L_000001dc6a623d80;  1 drivers
v000001dc6a53b010_0 .net "temp1", 0 0, L_000001dc6a623df0;  1 drivers
v000001dc6a53ab10_0 .net "temp2", 0 0, L_000001dc6a620eb0;  1 drivers
v000001dc6a53a430_0 .net "temp3", 0 0, L_000001dc6a620510;  1 drivers
S_000001dc6a5542c0 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a531f30;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a621b60 .functor AND 1, L_000001dc6a5ab380, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a620580 .functor AND 1, L_000001dc6a5abd80, L_000001dc6a621c40, C4<1>, C4<1>;
L_000001dc6a621c40 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a621bd0 .functor OR 1, L_000001dc6a621b60, L_000001dc6a620580, C4<0>, C4<0>;
v000001dc6a53ac50_0 .net *"_ivl_2", 0 0, L_000001dc6a621c40;  1 drivers
v000001dc6a53a250_0 .net "a", 0 0, L_000001dc6a5ab380;  1 drivers
v000001dc6a53ad90_0 .net "b", 0 0, L_000001dc6a5abd80;  1 drivers
v000001dc6a53a2f0_0 .net "out", 0 0, L_000001dc6a621bd0;  1 drivers
v000001dc6a53a390_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a53a4d0_0 .net "temp1", 0 0, L_000001dc6a621b60;  1 drivers
v000001dc6a53a610_0 .net "temp2", 0 0, L_000001dc6a620580;  1 drivers
S_000001dc6a5558a0 .scope generate, "named2[72]" "named2[72]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c1f10 .param/l "i" 0 3 34, +C4<01001000>;
S_000001dc6a552ce0 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a5558a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c3250 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a62c080 .functor BUFZ 1, L_000001dc6a5ae260, C4<0>, C4<0>, C4<0>;
v000001dc6a53ff70_0 .net *"_ivl_109", 0 0, L_000001dc6a620a50;  1 drivers
v000001dc6a540470_0 .net *"_ivl_114", 0 0, L_000001dc6a62bfa0;  1 drivers
v000001dc6a53fcf0_0 .net *"_ivl_122", 0 0, L_000001dc6a62c080;  1 drivers
L_000001dc6a5b68b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a53f7f0_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b68b8;  1 drivers
L_000001dc6a5b6900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a540290_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6900;  1 drivers
v000001dc6a540650_0 .net *"_ivl_18", 0 0, L_000001dc6a621930;  1 drivers
v000001dc6a5406f0_0 .net *"_ivl_22", 0 0, L_000001dc6a621460;  1 drivers
v000001dc6a53f890_0 .net *"_ivl_33", 0 0, L_000001dc6a621d90;  1 drivers
v000001dc6a53fe30_0 .net *"_ivl_37", 0 0, L_000001dc6a620200;  1 drivers
v000001dc6a540330_0 .net *"_ivl_48", 0 0, L_000001dc6a620430;  1 drivers
v000001dc6a540830_0 .net *"_ivl_52", 0 0, L_000001dc6a620c80;  1 drivers
v000001dc6a53f070_0 .net *"_ivl_63", 0 0, L_000001dc6a621a10;  1 drivers
v000001dc6a540a10_0 .net *"_ivl_67", 0 0, L_000001dc6a620b30;  1 drivers
v000001dc6a540510_0 .net *"_ivl_7", 0 0, L_000001dc6a6219a0;  1 drivers
v000001dc6a540ab0_0 .net *"_ivl_78", 0 0, L_000001dc6a620f90;  1 drivers
v000001dc6a540790_0 .net *"_ivl_82", 0 0, L_000001dc6a620740;  1 drivers
v000001dc6a5408d0_0 .net *"_ivl_93", 0 0, L_000001dc6a6214d0;  1 drivers
v000001dc6a540fb0_0 .net *"_ivl_97", 0 0, L_000001dc6a6215b0;  1 drivers
v000001dc6a540b50_0 .net "a", 7 0, L_000001dc6a5adea0;  1 drivers
v000001dc6a53f110_0 .net "b", 7 0, L_000001dc6a5acbe0;  1 drivers
v000001dc6a540bf0_0 .net "cin", 0 0, L_000001dc6a5ae260;  1 drivers
v000001dc6a540c90_0 .net "cout", 8 0, L_000001dc6a5ade00;  1 drivers
v000001dc6a53f1b0_0 .net "kcout", 0 0, L_000001dc6a5ac8c0;  1 drivers
RS_000001dc6a4b61d8 .resolv tri, L_000001dc6a5add60, L_000001dc6a5ae8a0;
v000001dc6a5412d0_0 .net8 "moderator", 7 0, RS_000001dc6a4b61d8;  2 drivers
v000001dc6a540d30_0 .net "moderator_and", 7 0, L_000001dc6a5aef80;  1 drivers
v000001dc6a540dd0_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a541050_0 .net "sum", 7 0, L_000001dc6a5aeee0;  1 drivers
L_000001dc6a5ac5a0 .part L_000001dc6a5adea0, 0, 1;
L_000001dc6a5ab420 .part L_000001dc6a5acbe0, 0, 1;
L_000001dc6a5abec0 .part L_000001dc6a5ade00, 0, 1;
L_000001dc6a5ac000 .part L_000001dc6a5adea0, 0, 1;
L_000001dc6a5aa700 .part L_000001dc6a5acbe0, 0, 1;
L_000001dc6a5ac640 .part L_000001dc6a5adea0, 1, 1;
L_000001dc6a5aa840 .part L_000001dc6a5acbe0, 1, 1;
L_000001dc6a5aa8e0 .part L_000001dc6a5ade00, 1, 1;
L_000001dc6a5ac6e0 .part L_000001dc6a5adea0, 1, 1;
L_000001dc6a5ac780 .part L_000001dc6a5acbe0, 1, 1;
L_000001dc6a5aaa20 .part L_000001dc6a5aef80, 0, 1;
L_000001dc6a5aaac0 .part RS_000001dc6a4b61d8, 1, 1;
L_000001dc6a5aae80 .part L_000001dc6a5adea0, 2, 1;
L_000001dc6a5ad680 .part L_000001dc6a5acbe0, 2, 1;
L_000001dc6a5ae620 .part L_000001dc6a5ade00, 2, 1;
L_000001dc6a5acaa0 .part L_000001dc6a5adea0, 2, 1;
L_000001dc6a5adb80 .part L_000001dc6a5acbe0, 2, 1;
L_000001dc6a5ac960 .part L_000001dc6a5aef80, 1, 1;
L_000001dc6a5ad180 .part RS_000001dc6a4b61d8, 2, 1;
L_000001dc6a5ae940 .part L_000001dc6a5adea0, 3, 1;
L_000001dc6a5adcc0 .part L_000001dc6a5acbe0, 3, 1;
L_000001dc6a5aed00 .part L_000001dc6a5ade00, 3, 1;
L_000001dc6a5aca00 .part L_000001dc6a5adea0, 3, 1;
L_000001dc6a5acb40 .part L_000001dc6a5acbe0, 3, 1;
L_000001dc6a5adf40 .part L_000001dc6a5aef80, 2, 1;
L_000001dc6a5ad0e0 .part RS_000001dc6a4b61d8, 3, 1;
L_000001dc6a5ad9a0 .part L_000001dc6a5adea0, 4, 1;
L_000001dc6a5ae9e0 .part L_000001dc6a5acbe0, 4, 1;
L_000001dc6a5adae0 .part L_000001dc6a5ade00, 4, 1;
L_000001dc6a5ae760 .part L_000001dc6a5adea0, 4, 1;
L_000001dc6a5ad7c0 .part L_000001dc6a5acbe0, 4, 1;
L_000001dc6a5aebc0 .part L_000001dc6a5aef80, 3, 1;
L_000001dc6a5ad720 .part RS_000001dc6a4b61d8, 4, 1;
L_000001dc6a5acf00 .part L_000001dc6a5adea0, 5, 1;
L_000001dc6a5aec60 .part L_000001dc6a5acbe0, 5, 1;
L_000001dc6a5aea80 .part L_000001dc6a5ade00, 5, 1;
L_000001dc6a5aeb20 .part L_000001dc6a5adea0, 5, 1;
L_000001dc6a5ae080 .part L_000001dc6a5acbe0, 5, 1;
L_000001dc6a5aeda0 .part L_000001dc6a5aef80, 4, 1;
L_000001dc6a5ae1c0 .part RS_000001dc6a4b61d8, 5, 1;
L_000001dc6a5ad860 .part L_000001dc6a5adea0, 6, 1;
L_000001dc6a5ad220 .part L_000001dc6a5acbe0, 6, 1;
L_000001dc6a5ad360 .part L_000001dc6a5ade00, 6, 1;
L_000001dc6a5ae6c0 .part L_000001dc6a5adea0, 6, 1;
L_000001dc6a5aee40 .part L_000001dc6a5acbe0, 6, 1;
L_000001dc6a5adfe0 .part L_000001dc6a5aef80, 5, 1;
L_000001dc6a5adc20 .part RS_000001dc6a4b61d8, 6, 1;
L_000001dc6a5ad900 .part L_000001dc6a5adea0, 7, 1;
L_000001dc6a5ae120 .part L_000001dc6a5acbe0, 7, 1;
L_000001dc6a5ad4a0 .part L_000001dc6a5ade00, 7, 1;
LS_000001dc6a5aeee0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a621230, L_000001dc6a621cb0, L_000001dc6a6217e0, L_000001dc6a620cf0;
LS_000001dc6a5aeee0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a6210e0, L_000001dc6a620e40, L_000001dc6a6207b0, L_000001dc6a621620;
L_000001dc6a5aeee0 .concat8 [ 4 4 0 0], LS_000001dc6a5aeee0_0_0, LS_000001dc6a5aeee0_0_4;
LS_000001dc6a5add60_0_0 .concat8 [ 1 1 1 1], L_000001dc6a6219a0, L_000001dc6a621930, L_000001dc6a621d90, L_000001dc6a620430;
LS_000001dc6a5add60_0_4 .concat8 [ 1 1 1 1], L_000001dc6a621a10, L_000001dc6a620f90, L_000001dc6a6214d0, L_000001dc6a620a50;
L_000001dc6a5add60 .concat8 [ 4 4 0 0], LS_000001dc6a5add60_0_0, LS_000001dc6a5add60_0_4;
L_000001dc6a5ad400 .part L_000001dc6a5adea0, 7, 1;
L_000001dc6a5ad2c0 .part L_000001dc6a5acbe0, 7, 1;
L_000001dc6a5ae580 .part L_000001dc6a5aef80, 6, 1;
L_000001dc6a5ae800 .part RS_000001dc6a4b61d8, 7, 1;
LS_000001dc6a5ade00_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62c080, L_000001dc6a6211c0, L_000001dc6a6202e0, L_000001dc6a620900;
LS_000001dc6a5ade00_0_4 .concat8 [ 1 1 1 1], L_000001dc6a6203c0, L_000001dc6a6218c0, L_000001dc6a620f20, L_000001dc6a620820;
LS_000001dc6a5ade00_0_8 .concat8 [ 1 0 0 0], L_000001dc6a6209e0;
L_000001dc6a5ade00 .concat8 [ 4 4 1 0], LS_000001dc6a5ade00_0_0, LS_000001dc6a5ade00_0_4, LS_000001dc6a5ade00_0_8;
L_000001dc6a5ae8a0 .part/pv L_000001dc6a5b68b8, 0, 1, 8;
LS_000001dc6a5aef80_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6900, L_000001dc6a621460, L_000001dc6a620200, L_000001dc6a620c80;
LS_000001dc6a5aef80_0_4 .concat8 [ 1 1 1 1], L_000001dc6a620b30, L_000001dc6a620740, L_000001dc6a6215b0, L_000001dc6a62bfa0;
L_000001dc6a5aef80 .concat8 [ 4 4 0 0], LS_000001dc6a5aef80_0_0, LS_000001dc6a5aef80_0_4;
L_000001dc6a5ac820 .part L_000001dc6a5aef80, 7, 1;
L_000001dc6a5ac8c0 .part L_000001dc6a5ade00, 8, 1;
S_000001dc6a555a30 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a552ce0;
 .timescale -9 -9;
P_000001dc6a3c3410 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a6219a0 .functor XOR 1, L_000001dc6a5ac000, L_000001dc6a5aa700, C4<0>, C4<0>;
v000001dc6a53c550_0 .net *"_ivl_4", 0 0, L_000001dc6a5ac000;  1 drivers
v000001dc6a53de50_0 .net *"_ivl_5", 0 0, L_000001dc6a5aa700;  1 drivers
S_000001dc6a5545e0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a555a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a621230 .functor XOR 1, L_000001dc6a5ac5a0, L_000001dc6a5ab420, L_000001dc6a5abec0, C4<0>;
L_000001dc6a621150 .functor AND 1, L_000001dc6a5ac5a0, L_000001dc6a5abec0, C4<1>, C4<1>;
L_000001dc6a620350 .functor AND 1, L_000001dc6a5ab420, L_000001dc6a5abec0, C4<1>, C4<1>;
L_000001dc6a621540 .functor AND 1, L_000001dc6a5ac5a0, L_000001dc6a5ab420, C4<1>, C4<1>;
L_000001dc6a6211c0 .functor OR 1, L_000001dc6a621150, L_000001dc6a620350, L_000001dc6a621540, C4<0>;
v000001dc6a53a7f0_0 .net "a", 0 0, L_000001dc6a5ac5a0;  1 drivers
v000001dc6a53d6d0_0 .net "b", 0 0, L_000001dc6a5ab420;  1 drivers
v000001dc6a53def0_0 .net "cin", 0 0, L_000001dc6a5abec0;  1 drivers
v000001dc6a53dbd0_0 .net "cout", 0 0, L_000001dc6a6211c0;  1 drivers
v000001dc6a53c870_0 .net "sum", 0 0, L_000001dc6a621230;  1 drivers
v000001dc6a53ea30_0 .net "temp1", 0 0, L_000001dc6a621150;  1 drivers
v000001dc6a53ddb0_0 .net "temp2", 0 0, L_000001dc6a620350;  1 drivers
v000001dc6a53c690_0 .net "temp3", 0 0, L_000001dc6a621540;  1 drivers
S_000001dc6a5534b0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a552ce0;
 .timescale -9 -9;
P_000001dc6a3c2e90 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a621930 .functor XOR 1, L_000001dc6a5ac6e0, L_000001dc6a5ac780, C4<0>, C4<0>;
v000001dc6a53ceb0_0 .net *"_ivl_4", 0 0, L_000001dc6a5ac6e0;  1 drivers
v000001dc6a53c910_0 .net *"_ivl_5", 0 0, L_000001dc6a5ac780;  1 drivers
S_000001dc6a555bc0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a5534b0;
 .timescale -9 -9;
L_000001dc6a621460 .functor AND 1, L_000001dc6a5aaa20, L_000001dc6a5aaac0, C4<1>, C4<1>;
v000001dc6a53c5f0_0 .net *"_ivl_1", 0 0, L_000001dc6a5aaa20;  1 drivers
v000001dc6a53ead0_0 .net *"_ivl_2", 0 0, L_000001dc6a5aaac0;  1 drivers
S_000001dc6a5529c0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a5534b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a621cb0 .functor XOR 1, L_000001dc6a5ac640, L_000001dc6a5aa840, L_000001dc6a5aa8e0, C4<0>;
L_000001dc6a620d60 .functor AND 1, L_000001dc6a5ac640, L_000001dc6a5aa8e0, C4<1>, C4<1>;
L_000001dc6a621d20 .functor AND 1, L_000001dc6a5aa840, L_000001dc6a5aa8e0, C4<1>, C4<1>;
L_000001dc6a620dd0 .functor AND 1, L_000001dc6a5ac640, L_000001dc6a5aa840, C4<1>, C4<1>;
L_000001dc6a6202e0 .functor OR 1, L_000001dc6a620d60, L_000001dc6a621d20, L_000001dc6a620dd0, C4<0>;
v000001dc6a53e170_0 .net "a", 0 0, L_000001dc6a5ac640;  1 drivers
v000001dc6a53e2b0_0 .net "b", 0 0, L_000001dc6a5aa840;  1 drivers
v000001dc6a53dd10_0 .net "cin", 0 0, L_000001dc6a5aa8e0;  1 drivers
v000001dc6a53df90_0 .net "cout", 0 0, L_000001dc6a6202e0;  1 drivers
v000001dc6a53e210_0 .net "sum", 0 0, L_000001dc6a621cb0;  1 drivers
v000001dc6a53c730_0 .net "temp1", 0 0, L_000001dc6a620d60;  1 drivers
v000001dc6a53ca50_0 .net "temp2", 0 0, L_000001dc6a621d20;  1 drivers
v000001dc6a53c9b0_0 .net "temp3", 0 0, L_000001dc6a620dd0;  1 drivers
S_000001dc6a5526a0 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a552ce0;
 .timescale -9 -9;
P_000001dc6a3c2dd0 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a621d90 .functor XOR 1, L_000001dc6a5acaa0, L_000001dc6a5adb80, C4<0>, C4<0>;
v000001dc6a53d950_0 .net *"_ivl_4", 0 0, L_000001dc6a5acaa0;  1 drivers
v000001dc6a53e030_0 .net *"_ivl_5", 0 0, L_000001dc6a5adb80;  1 drivers
S_000001dc6a552830 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a5526a0;
 .timescale -9 -9;
L_000001dc6a620200 .functor AND 1, L_000001dc6a5ac960, L_000001dc6a5ad180, C4<1>, C4<1>;
v000001dc6a53d590_0 .net *"_ivl_1", 0 0, L_000001dc6a5ac960;  1 drivers
v000001dc6a53e670_0 .net *"_ivl_2", 0 0, L_000001dc6a5ad180;  1 drivers
S_000001dc6a555d50 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a5526a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6217e0 .functor XOR 1, L_000001dc6a5aae80, L_000001dc6a5ad680, L_000001dc6a5ae620, C4<0>;
L_000001dc6a6212a0 .functor AND 1, L_000001dc6a5aae80, L_000001dc6a5ae620, C4<1>, C4<1>;
L_000001dc6a621000 .functor AND 1, L_000001dc6a5ad680, L_000001dc6a5ae620, C4<1>, C4<1>;
L_000001dc6a621770 .functor AND 1, L_000001dc6a5aae80, L_000001dc6a5ad680, C4<1>, C4<1>;
L_000001dc6a620900 .functor OR 1, L_000001dc6a6212a0, L_000001dc6a621000, L_000001dc6a621770, C4<0>;
v000001dc6a53d8b0_0 .net "a", 0 0, L_000001dc6a5aae80;  1 drivers
v000001dc6a53c4b0_0 .net "b", 0 0, L_000001dc6a5ad680;  1 drivers
v000001dc6a53caf0_0 .net "cin", 0 0, L_000001dc6a5ae620;  1 drivers
v000001dc6a53d770_0 .net "cout", 0 0, L_000001dc6a620900;  1 drivers
v000001dc6a53d810_0 .net "sum", 0 0, L_000001dc6a6217e0;  1 drivers
v000001dc6a53c7d0_0 .net "temp1", 0 0, L_000001dc6a6212a0;  1 drivers
v000001dc6a53e0d0_0 .net "temp2", 0 0, L_000001dc6a621000;  1 drivers
v000001dc6a53e710_0 .net "temp3", 0 0, L_000001dc6a621770;  1 drivers
S_000001dc6a554db0 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a552ce0;
 .timescale -9 -9;
P_000001dc6a3c2fd0 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a620430 .functor XOR 1, L_000001dc6a5aca00, L_000001dc6a5acb40, C4<0>, C4<0>;
v000001dc6a53cf50_0 .net *"_ivl_4", 0 0, L_000001dc6a5aca00;  1 drivers
v000001dc6a53e3f0_0 .net *"_ivl_5", 0 0, L_000001dc6a5acb40;  1 drivers
S_000001dc6a552b50 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a554db0;
 .timescale -9 -9;
L_000001dc6a620c80 .functor AND 1, L_000001dc6a5adf40, L_000001dc6a5ad0e0, C4<1>, C4<1>;
v000001dc6a53d9f0_0 .net *"_ivl_1", 0 0, L_000001dc6a5adf40;  1 drivers
v000001dc6a53ccd0_0 .net *"_ivl_2", 0 0, L_000001dc6a5ad0e0;  1 drivers
S_000001dc6a555ee0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a554db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a620cf0 .functor XOR 1, L_000001dc6a5ae940, L_000001dc6a5adcc0, L_000001dc6a5aed00, C4<0>;
L_000001dc6a621850 .functor AND 1, L_000001dc6a5ae940, L_000001dc6a5aed00, C4<1>, C4<1>;
L_000001dc6a620270 .functor AND 1, L_000001dc6a5adcc0, L_000001dc6a5aed00, C4<1>, C4<1>;
L_000001dc6a620ac0 .functor AND 1, L_000001dc6a5ae940, L_000001dc6a5adcc0, C4<1>, C4<1>;
L_000001dc6a6203c0 .functor OR 1, L_000001dc6a621850, L_000001dc6a620270, L_000001dc6a620ac0, C4<0>;
v000001dc6a53da90_0 .net "a", 0 0, L_000001dc6a5ae940;  1 drivers
v000001dc6a53ce10_0 .net "b", 0 0, L_000001dc6a5adcc0;  1 drivers
v000001dc6a53cd70_0 .net "cin", 0 0, L_000001dc6a5aed00;  1 drivers
v000001dc6a53d3b0_0 .net "cout", 0 0, L_000001dc6a6203c0;  1 drivers
v000001dc6a53e7b0_0 .net "sum", 0 0, L_000001dc6a620cf0;  1 drivers
v000001dc6a53d270_0 .net "temp1", 0 0, L_000001dc6a621850;  1 drivers
v000001dc6a53d4f0_0 .net "temp2", 0 0, L_000001dc6a620270;  1 drivers
v000001dc6a53e350_0 .net "temp3", 0 0, L_000001dc6a620ac0;  1 drivers
S_000001dc6a554f40 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a552ce0;
 .timescale -9 -9;
P_000001dc6a3c2750 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a621a10 .functor XOR 1, L_000001dc6a5ae760, L_000001dc6a5ad7c0, C4<0>, C4<0>;
v000001dc6a53eb70_0 .net *"_ivl_4", 0 0, L_000001dc6a5ae760;  1 drivers
v000001dc6a53c410_0 .net *"_ivl_5", 0 0, L_000001dc6a5ad7c0;  1 drivers
S_000001dc6a556070 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a554f40;
 .timescale -9 -9;
L_000001dc6a620b30 .functor AND 1, L_000001dc6a5aebc0, L_000001dc6a5ad720, C4<1>, C4<1>;
v000001dc6a53d450_0 .net *"_ivl_1", 0 0, L_000001dc6a5aebc0;  1 drivers
v000001dc6a53e8f0_0 .net *"_ivl_2", 0 0, L_000001dc6a5ad720;  1 drivers
S_000001dc6a5550d0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a554f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6210e0 .functor XOR 1, L_000001dc6a5ad9a0, L_000001dc6a5ae9e0, L_000001dc6a5adae0, C4<0>;
L_000001dc6a621310 .functor AND 1, L_000001dc6a5ad9a0, L_000001dc6a5adae0, C4<1>, C4<1>;
L_000001dc6a6204a0 .functor AND 1, L_000001dc6a5ae9e0, L_000001dc6a5adae0, C4<1>, C4<1>;
L_000001dc6a621380 .functor AND 1, L_000001dc6a5ad9a0, L_000001dc6a5ae9e0, C4<1>, C4<1>;
L_000001dc6a6218c0 .functor OR 1, L_000001dc6a621310, L_000001dc6a6204a0, L_000001dc6a621380, C4<0>;
v000001dc6a53e990_0 .net "a", 0 0, L_000001dc6a5ad9a0;  1 drivers
v000001dc6a53d1d0_0 .net "b", 0 0, L_000001dc6a5ae9e0;  1 drivers
v000001dc6a53db30_0 .net "cin", 0 0, L_000001dc6a5adae0;  1 drivers
v000001dc6a53cb90_0 .net "cout", 0 0, L_000001dc6a6218c0;  1 drivers
v000001dc6a53cc30_0 .net "sum", 0 0, L_000001dc6a6210e0;  1 drivers
v000001dc6a53d630_0 .net "temp1", 0 0, L_000001dc6a621310;  1 drivers
v000001dc6a53d310_0 .net "temp2", 0 0, L_000001dc6a6204a0;  1 drivers
v000001dc6a53e850_0 .net "temp3", 0 0, L_000001dc6a621380;  1 drivers
S_000001dc6a553640 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a552ce0;
 .timescale -9 -9;
P_000001dc6a3c3290 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a620f90 .functor XOR 1, L_000001dc6a5aeb20, L_000001dc6a5ae080, C4<0>, C4<0>;
v000001dc6a53fed0_0 .net *"_ivl_4", 0 0, L_000001dc6a5aeb20;  1 drivers
v000001dc6a5403d0_0 .net *"_ivl_5", 0 0, L_000001dc6a5ae080;  1 drivers
S_000001dc6a555260 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a553640;
 .timescale -9 -9;
L_000001dc6a620740 .functor AND 1, L_000001dc6a5aeda0, L_000001dc6a5ae1c0, C4<1>, C4<1>;
v000001dc6a53cff0_0 .net *"_ivl_1", 0 0, L_000001dc6a5aeda0;  1 drivers
v000001dc6a53dc70_0 .net *"_ivl_2", 0 0, L_000001dc6a5ae1c0;  1 drivers
S_000001dc6a554450 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a553640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a620e40 .functor XOR 1, L_000001dc6a5acf00, L_000001dc6a5aec60, L_000001dc6a5aea80, C4<0>;
L_000001dc6a6205f0 .functor AND 1, L_000001dc6a5acf00, L_000001dc6a5aea80, C4<1>, C4<1>;
L_000001dc6a620ba0 .functor AND 1, L_000001dc6a5aec60, L_000001dc6a5aea80, C4<1>, C4<1>;
L_000001dc6a621690 .functor AND 1, L_000001dc6a5acf00, L_000001dc6a5aec60, C4<1>, C4<1>;
L_000001dc6a620f20 .functor OR 1, L_000001dc6a6205f0, L_000001dc6a620ba0, L_000001dc6a621690, C4<0>;
v000001dc6a53e490_0 .net "a", 0 0, L_000001dc6a5acf00;  1 drivers
v000001dc6a53d090_0 .net "b", 0 0, L_000001dc6a5aec60;  1 drivers
v000001dc6a53e530_0 .net "cin", 0 0, L_000001dc6a5aea80;  1 drivers
v000001dc6a53e5d0_0 .net "cout", 0 0, L_000001dc6a620f20;  1 drivers
v000001dc6a53d130_0 .net "sum", 0 0, L_000001dc6a620e40;  1 drivers
v000001dc6a53f6b0_0 .net "temp1", 0 0, L_000001dc6a6205f0;  1 drivers
v000001dc6a5400b0_0 .net "temp2", 0 0, L_000001dc6a620ba0;  1 drivers
v000001dc6a5410f0_0 .net "temp3", 0 0, L_000001dc6a621690;  1 drivers
S_000001dc6a553e10 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a552ce0;
 .timescale -9 -9;
P_000001dc6a3c31d0 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a6214d0 .functor XOR 1, L_000001dc6a5ae6c0, L_000001dc6a5aee40, C4<0>, C4<0>;
v000001dc6a5405b0_0 .net *"_ivl_4", 0 0, L_000001dc6a5ae6c0;  1 drivers
v000001dc6a540010_0 .net *"_ivl_5", 0 0, L_000001dc6a5aee40;  1 drivers
S_000001dc6a5553f0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a553e10;
 .timescale -9 -9;
L_000001dc6a6215b0 .functor AND 1, L_000001dc6a5adfe0, L_000001dc6a5adc20, C4<1>, C4<1>;
v000001dc6a53ee90_0 .net *"_ivl_1", 0 0, L_000001dc6a5adfe0;  1 drivers
v000001dc6a53fb10_0 .net *"_ivl_2", 0 0, L_000001dc6a5adc20;  1 drivers
S_000001dc6a5537d0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a553e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6207b0 .functor XOR 1, L_000001dc6a5ad860, L_000001dc6a5ad220, L_000001dc6a5ad360, C4<0>;
L_000001dc6a620c10 .functor AND 1, L_000001dc6a5ad860, L_000001dc6a5ad360, C4<1>, C4<1>;
L_000001dc6a6213f0 .functor AND 1, L_000001dc6a5ad220, L_000001dc6a5ad360, C4<1>, C4<1>;
L_000001dc6a621070 .functor AND 1, L_000001dc6a5ad860, L_000001dc6a5ad220, C4<1>, C4<1>;
L_000001dc6a620820 .functor OR 1, L_000001dc6a620c10, L_000001dc6a6213f0, L_000001dc6a621070, C4<0>;
v000001dc6a540150_0 .net "a", 0 0, L_000001dc6a5ad860;  1 drivers
v000001dc6a5401f0_0 .net "b", 0 0, L_000001dc6a5ad220;  1 drivers
v000001dc6a540e70_0 .net "cin", 0 0, L_000001dc6a5ad360;  1 drivers
v000001dc6a53edf0_0 .net "cout", 0 0, L_000001dc6a620820;  1 drivers
v000001dc6a541230_0 .net "sum", 0 0, L_000001dc6a6207b0;  1 drivers
v000001dc6a53f930_0 .net "temp1", 0 0, L_000001dc6a620c10;  1 drivers
v000001dc6a53f9d0_0 .net "temp2", 0 0, L_000001dc6a6213f0;  1 drivers
v000001dc6a541190_0 .net "temp3", 0 0, L_000001dc6a621070;  1 drivers
S_000001dc6a553af0 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a552ce0;
 .timescale -9 -9;
P_000001dc6a3c2ad0 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a620a50 .functor XOR 1, L_000001dc6a5ad400, L_000001dc6a5ad2c0, C4<0>, C4<0>;
v000001dc6a53ef30_0 .net *"_ivl_4", 0 0, L_000001dc6a5ad400;  1 drivers
v000001dc6a53efd0_0 .net *"_ivl_5", 0 0, L_000001dc6a5ad2c0;  1 drivers
S_000001dc6a552e70 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a553af0;
 .timescale -9 -9;
L_000001dc6a62bfa0 .functor AND 1, L_000001dc6a5ae580, L_000001dc6a5ae800, C4<1>, C4<1>;
v000001dc6a53fa70_0 .net *"_ivl_1", 0 0, L_000001dc6a5ae580;  1 drivers
v000001dc6a53f750_0 .net *"_ivl_2", 0 0, L_000001dc6a5ae800;  1 drivers
S_000001dc6a553960 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a553af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a621620 .functor XOR 1, L_000001dc6a5ad900, L_000001dc6a5ae120, L_000001dc6a5ad4a0, C4<0>;
L_000001dc6a620890 .functor AND 1, L_000001dc6a5ad900, L_000001dc6a5ad4a0, C4<1>, C4<1>;
L_000001dc6a620970 .functor AND 1, L_000001dc6a5ae120, L_000001dc6a5ad4a0, C4<1>, C4<1>;
L_000001dc6a621700 .functor AND 1, L_000001dc6a5ad900, L_000001dc6a5ae120, C4<1>, C4<1>;
L_000001dc6a6209e0 .functor OR 1, L_000001dc6a620890, L_000001dc6a620970, L_000001dc6a621700, C4<0>;
v000001dc6a53fbb0_0 .net "a", 0 0, L_000001dc6a5ad900;  1 drivers
v000001dc6a53fc50_0 .net "b", 0 0, L_000001dc6a5ae120;  1 drivers
v000001dc6a53f390_0 .net "cin", 0 0, L_000001dc6a5ad4a0;  1 drivers
v000001dc6a53fd90_0 .net "cout", 0 0, L_000001dc6a6209e0;  1 drivers
v000001dc6a53ecb0_0 .net "sum", 0 0, L_000001dc6a621620;  1 drivers
v000001dc6a540f10_0 .net "temp1", 0 0, L_000001dc6a620890;  1 drivers
v000001dc6a53ed50_0 .net "temp2", 0 0, L_000001dc6a620970;  1 drivers
v000001dc6a540970_0 .net "temp3", 0 0, L_000001dc6a621700;  1 drivers
S_000001dc6a553000 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a5558a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a62a8e0 .functor AND 1, L_000001dc6a5ada40, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a62a950 .functor AND 1, L_000001dc6a5ae300, L_000001dc6a62c1d0, C4<1>, C4<1>;
L_000001dc6a62c1d0 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a62b670 .functor OR 1, L_000001dc6a62a8e0, L_000001dc6a62a950, C4<0>, C4<0>;
v000001dc6a541370_0 .net *"_ivl_2", 0 0, L_000001dc6a62c1d0;  1 drivers
v000001dc6a53ec10_0 .net "a", 0 0, L_000001dc6a5ada40;  1 drivers
v000001dc6a53f250_0 .net "b", 0 0, L_000001dc6a5ae300;  1 drivers
v000001dc6a53f2f0_0 .net "out", 0 0, L_000001dc6a62b670;  1 drivers
v000001dc6a53f430_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a53f4d0_0 .net "temp1", 0 0, L_000001dc6a62a8e0;  1 drivers
v000001dc6a53f570_0 .net "temp2", 0 0, L_000001dc6a62a950;  1 drivers
S_000001dc6a553c80 .scope generate, "named2[80]" "named2[80]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c3690 .param/l "i" 0 3 34, +C4<01010000>;
S_000001dc6a554900 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a553c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c2710 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a62bbb0 .functor BUFZ 1, L_000001dc6a5af7a0, C4<0>, C4<0>, C4<0>;
v000001dc6a5623d0_0 .net *"_ivl_109", 0 0, L_000001dc6a62b360;  1 drivers
v000001dc6a562dd0_0 .net *"_ivl_114", 0 0, L_000001dc6a62afe0;  1 drivers
v000001dc6a5626f0_0 .net *"_ivl_122", 0 0, L_000001dc6a62bbb0;  1 drivers
L_000001dc6a5b6948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a562290_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6948;  1 drivers
L_000001dc6a5b6990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a560cb0_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6990;  1 drivers
v000001dc6a560fd0_0 .net *"_ivl_18", 0 0, L_000001dc6a62c010;  1 drivers
v000001dc6a561250_0 .net *"_ivl_22", 0 0, L_000001dc6a62b3d0;  1 drivers
v000001dc6a561390_0 .net *"_ivl_33", 0 0, L_000001dc6a62b8a0;  1 drivers
v000001dc6a562510_0 .net *"_ivl_37", 0 0, L_000001dc6a62bde0;  1 drivers
v000001dc6a561a70_0 .net *"_ivl_48", 0 0, L_000001dc6a62b210;  1 drivers
v000001dc6a562330_0 .net *"_ivl_52", 0 0, L_000001dc6a62c240;  1 drivers
v000001dc6a561f70_0 .net *"_ivl_63", 0 0, L_000001dc6a62ae20;  1 drivers
v000001dc6a562e70_0 .net *"_ivl_67", 0 0, L_000001dc6a62c390;  1 drivers
v000001dc6a562f10_0 .net *"_ivl_7", 0 0, L_000001dc6a62acd0;  1 drivers
v000001dc6a560a30_0 .net *"_ivl_78", 0 0, L_000001dc6a62ae90;  1 drivers
v000001dc6a562c90_0 .net *"_ivl_82", 0 0, L_000001dc6a62b9f0;  1 drivers
v000001dc6a560990_0 .net *"_ivl_93", 0 0, L_000001dc6a62bad0;  1 drivers
v000001dc6a561ed0_0 .net *"_ivl_97", 0 0, L_000001dc6a62adb0;  1 drivers
v000001dc6a560b70_0 .net "a", 7 0, L_000001dc6a5af700;  1 drivers
v000001dc6a561070_0 .net "b", 7 0, L_000001dc6a5afa20;  1 drivers
v000001dc6a5621f0_0 .net "cin", 0 0, L_000001dc6a5af7a0;  1 drivers
v000001dc6a561d90_0 .net "cout", 8 0, L_000001dc6a5af2a0;  1 drivers
v000001dc6a562a10_0 .net "kcout", 0 0, L_000001dc6a5af660;  1 drivers
RS_000001dc6a4b82d8 .resolv tri, L_000001dc6a5b02e0, L_000001dc6a5afe80;
v000001dc6a5607b0_0 .net8 "moderator", 7 0, RS_000001dc6a4b82d8;  2 drivers
v000001dc6a560850_0 .net "moderator_and", 7 0, L_000001dc6a5b0240;  1 drivers
v000001dc6a5614d0_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a560df0_0 .net "sum", 7 0, L_000001dc6a5b1780;  1 drivers
L_000001dc6a5ae3a0 .part L_000001dc6a5af700, 0, 1;
L_000001dc6a5ae440 .part L_000001dc6a5afa20, 0, 1;
L_000001dc6a5acc80 .part L_000001dc6a5af2a0, 0, 1;
L_000001dc6a5ae4e0 .part L_000001dc6a5af700, 0, 1;
L_000001dc6a5acd20 .part L_000001dc6a5afa20, 0, 1;
L_000001dc6a5acdc0 .part L_000001dc6a5af700, 1, 1;
L_000001dc6a5ace60 .part L_000001dc6a5afa20, 1, 1;
L_000001dc6a5acfa0 .part L_000001dc6a5af2a0, 1, 1;
L_000001dc6a5ad5e0 .part L_000001dc6a5af700, 1, 1;
L_000001dc6a5ad040 .part L_000001dc6a5afa20, 1, 1;
L_000001dc6a5b04c0 .part L_000001dc6a5b0240, 0, 1;
L_000001dc6a5b16e0 .part RS_000001dc6a4b82d8, 1, 1;
L_000001dc6a5b0560 .part L_000001dc6a5af700, 2, 1;
L_000001dc6a5b0880 .part L_000001dc6a5afa20, 2, 1;
L_000001dc6a5afc00 .part L_000001dc6a5af2a0, 2, 1;
L_000001dc6a5b15a0 .part L_000001dc6a5af700, 2, 1;
L_000001dc6a5b0ba0 .part L_000001dc6a5afa20, 2, 1;
L_000001dc6a5b1000 .part L_000001dc6a5b0240, 1, 1;
L_000001dc6a5af8e0 .part RS_000001dc6a4b82d8, 2, 1;
L_000001dc6a5af5c0 .part L_000001dc6a5af700, 3, 1;
L_000001dc6a5b0600 .part L_000001dc6a5afa20, 3, 1;
L_000001dc6a5b06a0 .part L_000001dc6a5af2a0, 3, 1;
L_000001dc6a5b0740 .part L_000001dc6a5af700, 3, 1;
L_000001dc6a5af520 .part L_000001dc6a5afa20, 3, 1;
L_000001dc6a5b07e0 .part L_000001dc6a5b0240, 2, 1;
L_000001dc6a5b1500 .part RS_000001dc6a4b82d8, 3, 1;
L_000001dc6a5b0b00 .part L_000001dc6a5af700, 4, 1;
L_000001dc6a5b0e20 .part L_000001dc6a5afa20, 4, 1;
L_000001dc6a5b0920 .part L_000001dc6a5af2a0, 4, 1;
L_000001dc6a5b09c0 .part L_000001dc6a5af700, 4, 1;
L_000001dc6a5b1280 .part L_000001dc6a5afa20, 4, 1;
L_000001dc6a5b0c40 .part L_000001dc6a5b0240, 3, 1;
L_000001dc6a5b10a0 .part RS_000001dc6a4b82d8, 4, 1;
L_000001dc6a5b0ce0 .part L_000001dc6a5af700, 5, 1;
L_000001dc6a5b13c0 .part L_000001dc6a5afa20, 5, 1;
L_000001dc6a5b0100 .part L_000001dc6a5af2a0, 5, 1;
L_000001dc6a5af340 .part L_000001dc6a5af700, 5, 1;
L_000001dc6a5b11e0 .part L_000001dc6a5afa20, 5, 1;
L_000001dc6a5b1320 .part L_000001dc6a5b0240, 4, 1;
L_000001dc6a5af160 .part RS_000001dc6a4b82d8, 5, 1;
L_000001dc6a5b0a60 .part L_000001dc6a5af700, 6, 1;
L_000001dc6a5b0d80 .part L_000001dc6a5afa20, 6, 1;
L_000001dc6a5b1460 .part L_000001dc6a5af2a0, 6, 1;
L_000001dc6a5afb60 .part L_000001dc6a5af700, 6, 1;
L_000001dc6a5b0f60 .part L_000001dc6a5afa20, 6, 1;
L_000001dc6a5b0ec0 .part L_000001dc6a5b0240, 5, 1;
L_000001dc6a5af980 .part RS_000001dc6a4b82d8, 6, 1;
L_000001dc6a5b1140 .part L_000001dc6a5af700, 7, 1;
L_000001dc6a5b1640 .part L_000001dc6a5afa20, 7, 1;
L_000001dc6a5b01a0 .part L_000001dc6a5af2a0, 7, 1;
LS_000001dc6a5b1780_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62c160, L_000001dc6a62b750, L_000001dc6a62b1a0, L_000001dc6a62ab10;
LS_000001dc6a5b1780_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62bd70, L_000001dc6a62b910, L_000001dc6a62be50, L_000001dc6a62b0c0;
L_000001dc6a5b1780 .concat8 [ 4 4 0 0], LS_000001dc6a5b1780_0_0, LS_000001dc6a5b1780_0_4;
LS_000001dc6a5b02e0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62acd0, L_000001dc6a62c010, L_000001dc6a62b8a0, L_000001dc6a62b210;
LS_000001dc6a5b02e0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62ae20, L_000001dc6a62ae90, L_000001dc6a62bad0, L_000001dc6a62b360;
L_000001dc6a5b02e0 .concat8 [ 4 4 0 0], LS_000001dc6a5b02e0_0_0, LS_000001dc6a5b02e0_0_4;
L_000001dc6a5af020 .part L_000001dc6a5af700, 7, 1;
L_000001dc6a5af0c0 .part L_000001dc6a5afa20, 7, 1;
L_000001dc6a5af3e0 .part L_000001dc6a5b0240, 6, 1;
L_000001dc6a5af200 .part RS_000001dc6a4b82d8, 7, 1;
LS_000001dc6a5af2a0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62bbb0, L_000001dc6a62a870, L_000001dc6a62bec0, L_000001dc6a62bf30;
LS_000001dc6a5af2a0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62a9c0, L_000001dc6a62c2b0, L_000001dc6a62b4b0, L_000001dc6a62ba60;
LS_000001dc6a5af2a0_0_8 .concat8 [ 1 0 0 0], L_000001dc6a62b2f0;
L_000001dc6a5af2a0 .concat8 [ 4 4 1 0], LS_000001dc6a5af2a0_0_0, LS_000001dc6a5af2a0_0_4, LS_000001dc6a5af2a0_0_8;
L_000001dc6a5afe80 .part/pv L_000001dc6a5b6948, 0, 1, 8;
LS_000001dc6a5b0240_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6990, L_000001dc6a62b3d0, L_000001dc6a62bde0, L_000001dc6a62c240;
LS_000001dc6a5b0240_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62c390, L_000001dc6a62b9f0, L_000001dc6a62adb0, L_000001dc6a62afe0;
L_000001dc6a5b0240 .concat8 [ 4 4 0 0], LS_000001dc6a5b0240_0_0, LS_000001dc6a5b0240_0_4;
L_000001dc6a5af480 .part L_000001dc6a5b0240, 7, 1;
L_000001dc6a5af660 .part L_000001dc6a5af2a0, 8, 1;
S_000001dc6a554a90 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a554900;
 .timescale -9 -9;
P_000001dc6a3c2850 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a62acd0 .functor XOR 1, L_000001dc6a5ae4e0, L_000001dc6a5acd20, C4<0>, C4<0>;
v000001dc6a541c30_0 .net *"_ivl_4", 0 0, L_000001dc6a5ae4e0;  1 drivers
v000001dc6a541730_0 .net *"_ivl_5", 0 0, L_000001dc6a5acd20;  1 drivers
S_000001dc6a554c20 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a554a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62c160 .functor XOR 1, L_000001dc6a5ae3a0, L_000001dc6a5ae440, L_000001dc6a5acc80, C4<0>;
L_000001dc6a62b440 .functor AND 1, L_000001dc6a5ae3a0, L_000001dc6a5acc80, C4<1>, C4<1>;
L_000001dc6a62b6e0 .functor AND 1, L_000001dc6a5ae440, L_000001dc6a5acc80, C4<1>, C4<1>;
L_000001dc6a62bc90 .functor AND 1, L_000001dc6a5ae3a0, L_000001dc6a5ae440, C4<1>, C4<1>;
L_000001dc6a62a870 .functor OR 1, L_000001dc6a62b440, L_000001dc6a62b6e0, L_000001dc6a62bc90, C4<0>;
v000001dc6a53f610_0 .net "a", 0 0, L_000001dc6a5ae3a0;  1 drivers
v000001dc6a541cd0_0 .net "b", 0 0, L_000001dc6a5ae440;  1 drivers
v000001dc6a5417d0_0 .net "cin", 0 0, L_000001dc6a5acc80;  1 drivers
v000001dc6a542270_0 .net "cout", 0 0, L_000001dc6a62a870;  1 drivers
v000001dc6a5415f0_0 .net "sum", 0 0, L_000001dc6a62c160;  1 drivers
v000001dc6a5421d0_0 .net "temp1", 0 0, L_000001dc6a62b440;  1 drivers
v000001dc6a541b90_0 .net "temp2", 0 0, L_000001dc6a62b6e0;  1 drivers
v000001dc6a541eb0_0 .net "temp3", 0 0, L_000001dc6a62bc90;  1 drivers
S_000001dc6a553190 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a554900;
 .timescale -9 -9;
P_000001dc6a3c2f90 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a62c010 .functor XOR 1, L_000001dc6a5ad5e0, L_000001dc6a5ad040, C4<0>, C4<0>;
v000001dc6a542130_0 .net *"_ivl_4", 0 0, L_000001dc6a5ad5e0;  1 drivers
v000001dc6a541870_0 .net *"_ivl_5", 0 0, L_000001dc6a5ad040;  1 drivers
S_000001dc6a557d80 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a553190;
 .timescale -9 -9;
L_000001dc6a62b3d0 .functor AND 1, L_000001dc6a5b04c0, L_000001dc6a5b16e0, C4<1>, C4<1>;
v000001dc6a541550_0 .net *"_ivl_1", 0 0, L_000001dc6a5b04c0;  1 drivers
v000001dc6a541af0_0 .net *"_ivl_2", 0 0, L_000001dc6a5b16e0;  1 drivers
S_000001dc6a55a620 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a553190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62b750 .functor XOR 1, L_000001dc6a5acdc0, L_000001dc6a5ace60, L_000001dc6a5acfa0, C4<0>;
L_000001dc6a62b830 .functor AND 1, L_000001dc6a5acdc0, L_000001dc6a5acfa0, C4<1>, C4<1>;
L_000001dc6a62c320 .functor AND 1, L_000001dc6a5ace60, L_000001dc6a5acfa0, C4<1>, C4<1>;
L_000001dc6a62b7c0 .functor AND 1, L_000001dc6a5acdc0, L_000001dc6a5ace60, C4<1>, C4<1>;
L_000001dc6a62bec0 .functor OR 1, L_000001dc6a62b830, L_000001dc6a62c320, L_000001dc6a62b7c0, C4<0>;
v000001dc6a541690_0 .net "a", 0 0, L_000001dc6a5acdc0;  1 drivers
v000001dc6a541a50_0 .net "b", 0 0, L_000001dc6a5ace60;  1 drivers
v000001dc6a541d70_0 .net "cin", 0 0, L_000001dc6a5acfa0;  1 drivers
v000001dc6a541e10_0 .net "cout", 0 0, L_000001dc6a62bec0;  1 drivers
v000001dc6a541ff0_0 .net "sum", 0 0, L_000001dc6a62b750;  1 drivers
v000001dc6a5419b0_0 .net "temp1", 0 0, L_000001dc6a62b830;  1 drivers
v000001dc6a541f50_0 .net "temp2", 0 0, L_000001dc6a62c320;  1 drivers
v000001dc6a542090_0 .net "temp3", 0 0, L_000001dc6a62b7c0;  1 drivers
S_000001dc6a559810 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a554900;
 .timescale -9 -9;
P_000001dc6a3c2b90 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a62b8a0 .functor XOR 1, L_000001dc6a5b15a0, L_000001dc6a5b0ba0, C4<0>, C4<0>;
v000001dc6a5602b0_0 .net *"_ivl_4", 0 0, L_000001dc6a5b15a0;  1 drivers
v000001dc6a55fb30_0 .net *"_ivl_5", 0 0, L_000001dc6a5b0ba0;  1 drivers
S_000001dc6a558a00 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a559810;
 .timescale -9 -9;
L_000001dc6a62bde0 .functor AND 1, L_000001dc6a5b1000, L_000001dc6a5af8e0, C4<1>, C4<1>;
v000001dc6a541410_0 .net *"_ivl_1", 0 0, L_000001dc6a5b1000;  1 drivers
v000001dc6a5414b0_0 .net *"_ivl_2", 0 0, L_000001dc6a5af8e0;  1 drivers
S_000001dc6a558870 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a559810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62b1a0 .functor XOR 1, L_000001dc6a5b0560, L_000001dc6a5b0880, L_000001dc6a5afc00, C4<0>;
L_000001dc6a62bd00 .functor AND 1, L_000001dc6a5b0560, L_000001dc6a5afc00, C4<1>, C4<1>;
L_000001dc6a62b520 .functor AND 1, L_000001dc6a5b0880, L_000001dc6a5afc00, C4<1>, C4<1>;
L_000001dc6a62ad40 .functor AND 1, L_000001dc6a5b0560, L_000001dc6a5b0880, C4<1>, C4<1>;
L_000001dc6a62bf30 .functor OR 1, L_000001dc6a62bd00, L_000001dc6a62b520, L_000001dc6a62ad40, C4<0>;
v000001dc6a541910_0 .net "a", 0 0, L_000001dc6a5b0560;  1 drivers
v000001dc6a5603f0_0 .net "b", 0 0, L_000001dc6a5b0880;  1 drivers
v000001dc6a55e870_0 .net "cin", 0 0, L_000001dc6a5afc00;  1 drivers
v000001dc6a55f3b0_0 .net "cout", 0 0, L_000001dc6a62bf30;  1 drivers
v000001dc6a55e410_0 .net "sum", 0 0, L_000001dc6a62b1a0;  1 drivers
v000001dc6a55fe50_0 .net "temp1", 0 0, L_000001dc6a62bd00;  1 drivers
v000001dc6a55fef0_0 .net "temp2", 0 0, L_000001dc6a62b520;  1 drivers
v000001dc6a55e9b0_0 .net "temp3", 0 0, L_000001dc6a62ad40;  1 drivers
S_000001dc6a559040 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a554900;
 .timescale -9 -9;
P_000001dc6a3c3010 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a62b210 .functor XOR 1, L_000001dc6a5b0740, L_000001dc6a5af520, C4<0>, C4<0>;
v000001dc6a55fdb0_0 .net *"_ivl_4", 0 0, L_000001dc6a5b0740;  1 drivers
v000001dc6a55f090_0 .net *"_ivl_5", 0 0, L_000001dc6a5af520;  1 drivers
S_000001dc6a5586e0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a559040;
 .timescale -9 -9;
L_000001dc6a62c240 .functor AND 1, L_000001dc6a5b07e0, L_000001dc6a5b1500, C4<1>, C4<1>;
v000001dc6a55f270_0 .net *"_ivl_1", 0 0, L_000001dc6a5b07e0;  1 drivers
v000001dc6a55e370_0 .net *"_ivl_2", 0 0, L_000001dc6a5b1500;  1 drivers
S_000001dc6a5578d0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a559040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62ab10 .functor XOR 1, L_000001dc6a5af5c0, L_000001dc6a5b0600, L_000001dc6a5b06a0, C4<0>;
L_000001dc6a62b590 .functor AND 1, L_000001dc6a5af5c0, L_000001dc6a5b06a0, C4<1>, C4<1>;
L_000001dc6a62b600 .functor AND 1, L_000001dc6a5b0600, L_000001dc6a5b06a0, C4<1>, C4<1>;
L_000001dc6a62aaa0 .functor AND 1, L_000001dc6a5af5c0, L_000001dc6a5b0600, C4<1>, C4<1>;
L_000001dc6a62a9c0 .functor OR 1, L_000001dc6a62b590, L_000001dc6a62b600, L_000001dc6a62aaa0, C4<0>;
v000001dc6a55eeb0_0 .net "a", 0 0, L_000001dc6a5af5c0;  1 drivers
v000001dc6a55fbd0_0 .net "b", 0 0, L_000001dc6a5b0600;  1 drivers
v000001dc6a55e050_0 .net "cin", 0 0, L_000001dc6a5b06a0;  1 drivers
v000001dc6a55fd10_0 .net "cout", 0 0, L_000001dc6a62a9c0;  1 drivers
v000001dc6a55ff90_0 .net "sum", 0 0, L_000001dc6a62ab10;  1 drivers
v000001dc6a55f450_0 .net "temp1", 0 0, L_000001dc6a62b590;  1 drivers
v000001dc6a55eb90_0 .net "temp2", 0 0, L_000001dc6a62b600;  1 drivers
v000001dc6a55eff0_0 .net "temp3", 0 0, L_000001dc6a62aaa0;  1 drivers
S_000001dc6a558b90 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a554900;
 .timescale -9 -9;
P_000001dc6a3c3450 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a62ae20 .functor XOR 1, L_000001dc6a5b09c0, L_000001dc6a5b1280, C4<0>, C4<0>;
v000001dc6a560170_0 .net *"_ivl_4", 0 0, L_000001dc6a5b09c0;  1 drivers
v000001dc6a560210_0 .net *"_ivl_5", 0 0, L_000001dc6a5b1280;  1 drivers
S_000001dc6a5580a0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a558b90;
 .timescale -9 -9;
L_000001dc6a62c390 .functor AND 1, L_000001dc6a5b0c40, L_000001dc6a5b10a0, C4<1>, C4<1>;
v000001dc6a560710_0 .net *"_ivl_1", 0 0, L_000001dc6a5b0c40;  1 drivers
v000001dc6a560350_0 .net *"_ivl_2", 0 0, L_000001dc6a5b10a0;  1 drivers
S_000001dc6a557f10 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a558b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62bd70 .functor XOR 1, L_000001dc6a5b0b00, L_000001dc6a5b0e20, L_000001dc6a5b0920, C4<0>;
L_000001dc6a62aa30 .functor AND 1, L_000001dc6a5b0b00, L_000001dc6a5b0920, C4<1>, C4<1>;
L_000001dc6a62b050 .functor AND 1, L_000001dc6a5b0e20, L_000001dc6a5b0920, C4<1>, C4<1>;
L_000001dc6a62c0f0 .functor AND 1, L_000001dc6a5b0b00, L_000001dc6a5b0e20, C4<1>, C4<1>;
L_000001dc6a62c2b0 .functor OR 1, L_000001dc6a62aa30, L_000001dc6a62b050, L_000001dc6a62c0f0, C4<0>;
v000001dc6a560030_0 .net "a", 0 0, L_000001dc6a5b0b00;  1 drivers
v000001dc6a55e4b0_0 .net "b", 0 0, L_000001dc6a5b0e20;  1 drivers
v000001dc6a55e550_0 .net "cin", 0 0, L_000001dc6a5b0920;  1 drivers
v000001dc6a55f4f0_0 .net "cout", 0 0, L_000001dc6a62c2b0;  1 drivers
v000001dc6a55f130_0 .net "sum", 0 0, L_000001dc6a62bd70;  1 drivers
v000001dc6a560530_0 .net "temp1", 0 0, L_000001dc6a62aa30;  1 drivers
v000001dc6a55fc70_0 .net "temp2", 0 0, L_000001dc6a62b050;  1 drivers
v000001dc6a5600d0_0 .net "temp3", 0 0, L_000001dc6a62c0f0;  1 drivers
S_000001dc6a559680 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a554900;
 .timescale -9 -9;
P_000001dc6a3c2810 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a62ae90 .functor XOR 1, L_000001dc6a5af340, L_000001dc6a5b11e0, C4<0>, C4<0>;
v000001dc6a560670_0 .net *"_ivl_4", 0 0, L_000001dc6a5af340;  1 drivers
v000001dc6a55dfb0_0 .net *"_ivl_5", 0 0, L_000001dc6a5b11e0;  1 drivers
S_000001dc6a559cc0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a559680;
 .timescale -9 -9;
L_000001dc6a62b9f0 .functor AND 1, L_000001dc6a5b1320, L_000001dc6a5af160, C4<1>, C4<1>;
v000001dc6a55f310_0 .net *"_ivl_1", 0 0, L_000001dc6a5b1320;  1 drivers
v000001dc6a55f770_0 .net *"_ivl_2", 0 0, L_000001dc6a5af160;  1 drivers
S_000001dc6a558d20 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a559680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62b910 .functor XOR 1, L_000001dc6a5b0ce0, L_000001dc6a5b13c0, L_000001dc6a5b0100, C4<0>;
L_000001dc6a62a800 .functor AND 1, L_000001dc6a5b0ce0, L_000001dc6a5b0100, C4<1>, C4<1>;
L_000001dc6a62b980 .functor AND 1, L_000001dc6a5b13c0, L_000001dc6a5b0100, C4<1>, C4<1>;
L_000001dc6a62ac60 .functor AND 1, L_000001dc6a5b0ce0, L_000001dc6a5b13c0, C4<1>, C4<1>;
L_000001dc6a62b4b0 .functor OR 1, L_000001dc6a62a800, L_000001dc6a62b980, L_000001dc6a62ac60, C4<0>;
v000001dc6a55e230_0 .net "a", 0 0, L_000001dc6a5b0ce0;  1 drivers
v000001dc6a560490_0 .net "b", 0 0, L_000001dc6a5b13c0;  1 drivers
v000001dc6a55e190_0 .net "cin", 0 0, L_000001dc6a5b0100;  1 drivers
v000001dc6a55ef50_0 .net "cout", 0 0, L_000001dc6a62b4b0;  1 drivers
v000001dc6a5605d0_0 .net "sum", 0 0, L_000001dc6a62b910;  1 drivers
v000001dc6a55e2d0_0 .net "temp1", 0 0, L_000001dc6a62a800;  1 drivers
v000001dc6a55e910_0 .net "temp2", 0 0, L_000001dc6a62b980;  1 drivers
v000001dc6a55f590_0 .net "temp3", 0 0, L_000001dc6a62ac60;  1 drivers
S_000001dc6a558eb0 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a554900;
 .timescale -9 -9;
P_000001dc6a3c2790 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a62bad0 .functor XOR 1, L_000001dc6a5afb60, L_000001dc6a5b0f60, C4<0>, C4<0>;
v000001dc6a55f810_0 .net *"_ivl_4", 0 0, L_000001dc6a5afb60;  1 drivers
v000001dc6a55f8b0_0 .net *"_ivl_5", 0 0, L_000001dc6a5b0f60;  1 drivers
S_000001dc6a558550 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a558eb0;
 .timescale -9 -9;
L_000001dc6a62adb0 .functor AND 1, L_000001dc6a5b0ec0, L_000001dc6a5af980, C4<1>, C4<1>;
v000001dc6a55f950_0 .net *"_ivl_1", 0 0, L_000001dc6a5b0ec0;  1 drivers
v000001dc6a55f630_0 .net *"_ivl_2", 0 0, L_000001dc6a5af980;  1 drivers
S_000001dc6a5583c0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a558eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62be50 .functor XOR 1, L_000001dc6a5b0a60, L_000001dc6a5b0d80, L_000001dc6a5b1460, C4<0>;
L_000001dc6a62b280 .functor AND 1, L_000001dc6a5b0a60, L_000001dc6a5b1460, C4<1>, C4<1>;
L_000001dc6a62ab80 .functor AND 1, L_000001dc6a5b0d80, L_000001dc6a5b1460, C4<1>, C4<1>;
L_000001dc6a62abf0 .functor AND 1, L_000001dc6a5b0a60, L_000001dc6a5b0d80, C4<1>, C4<1>;
L_000001dc6a62ba60 .functor OR 1, L_000001dc6a62b280, L_000001dc6a62ab80, L_000001dc6a62abf0, C4<0>;
v000001dc6a55e0f0_0 .net "a", 0 0, L_000001dc6a5b0a60;  1 drivers
v000001dc6a55f1d0_0 .net "b", 0 0, L_000001dc6a5b0d80;  1 drivers
v000001dc6a55ec30_0 .net "cin", 0 0, L_000001dc6a5b1460;  1 drivers
v000001dc6a55ea50_0 .net "cout", 0 0, L_000001dc6a62ba60;  1 drivers
v000001dc6a55e5f0_0 .net "sum", 0 0, L_000001dc6a62be50;  1 drivers
v000001dc6a55f6d0_0 .net "temp1", 0 0, L_000001dc6a62b280;  1 drivers
v000001dc6a55e690_0 .net "temp2", 0 0, L_000001dc6a62ab80;  1 drivers
v000001dc6a55ed70_0 .net "temp3", 0 0, L_000001dc6a62abf0;  1 drivers
S_000001dc6a557a60 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a554900;
 .timescale -9 -9;
P_000001dc6a3c3210 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a62b360 .functor XOR 1, L_000001dc6a5af020, L_000001dc6a5af0c0, C4<0>, C4<0>;
v000001dc6a561c50_0 .net *"_ivl_4", 0 0, L_000001dc6a5af020;  1 drivers
v000001dc6a560d50_0 .net *"_ivl_5", 0 0, L_000001dc6a5af0c0;  1 drivers
S_000001dc6a5599a0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a557a60;
 .timescale -9 -9;
L_000001dc6a62afe0 .functor AND 1, L_000001dc6a5af3e0, L_000001dc6a5af200, C4<1>, C4<1>;
v000001dc6a55e730_0 .net *"_ivl_1", 0 0, L_000001dc6a5af3e0;  1 drivers
v000001dc6a55e7d0_0 .net *"_ivl_2", 0 0, L_000001dc6a5af200;  1 drivers
S_000001dc6a559360 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a557a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62b0c0 .functor XOR 1, L_000001dc6a5b1140, L_000001dc6a5b1640, L_000001dc6a5b01a0, C4<0>;
L_000001dc6a62bb40 .functor AND 1, L_000001dc6a5b1140, L_000001dc6a5b01a0, C4<1>, C4<1>;
L_000001dc6a62af00 .functor AND 1, L_000001dc6a5b1640, L_000001dc6a5b01a0, C4<1>, C4<1>;
L_000001dc6a62af70 .functor AND 1, L_000001dc6a5b1140, L_000001dc6a5b1640, C4<1>, C4<1>;
L_000001dc6a62b2f0 .functor OR 1, L_000001dc6a62bb40, L_000001dc6a62af00, L_000001dc6a62af70, C4<0>;
v000001dc6a55eaf0_0 .net "a", 0 0, L_000001dc6a5b1140;  1 drivers
v000001dc6a55ee10_0 .net "b", 0 0, L_000001dc6a5b1640;  1 drivers
v000001dc6a55ecd0_0 .net "cin", 0 0, L_000001dc6a5b01a0;  1 drivers
v000001dc6a55f9f0_0 .net "cout", 0 0, L_000001dc6a62b2f0;  1 drivers
v000001dc6a55fa90_0 .net "sum", 0 0, L_000001dc6a62b0c0;  1 drivers
v000001dc6a562150_0 .net "temp1", 0 0, L_000001dc6a62bb40;  1 drivers
v000001dc6a562d30_0 .net "temp2", 0 0, L_000001dc6a62af00;  1 drivers
v000001dc6a561e30_0 .net "temp3", 0 0, L_000001dc6a62af70;  1 drivers
S_000001dc6a55a7b0 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a553c80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a62bc20 .functor AND 1, L_000001dc6a5af840, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a62b130 .functor AND 1, L_000001dc6a5afac0, L_000001dc6a62d740, C4<1>, C4<1>;
L_000001dc6a62d740 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a62cda0 .functor OR 1, L_000001dc6a62bc20, L_000001dc6a62b130, C4<0>, C4<0>;
v000001dc6a561bb0_0 .net *"_ivl_2", 0 0, L_000001dc6a62d740;  1 drivers
v000001dc6a561110_0 .net "a", 0 0, L_000001dc6a5af840;  1 drivers
v000001dc6a5611b0_0 .net "b", 0 0, L_000001dc6a5afac0;  1 drivers
v000001dc6a560e90_0 .net "out", 0 0, L_000001dc6a62cda0;  1 drivers
v000001dc6a5619d0_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a561610_0 .net "temp1", 0 0, L_000001dc6a62bc20;  1 drivers
v000001dc6a561cf0_0 .net "temp2", 0 0, L_000001dc6a62b130;  1 drivers
S_000001dc6a5591d0 .scope generate, "named2[88]" "named2[88]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c2bd0 .param/l "i" 0 3 34, +C4<01011000>;
S_000001dc6a5594f0 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a5591d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c2c10 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a62c940 .functor BUFZ 1, L_000001dc6a5b1e60, C4<0>, C4<0>, C4<0>;
v000001dc6a5667f0_0 .net *"_ivl_109", 0 0, L_000001dc6a62d040;  1 drivers
v000001dc6a567e70_0 .net *"_ivl_114", 0 0, L_000001dc6a62c400;  1 drivers
v000001dc6a565850_0 .net *"_ivl_122", 0 0, L_000001dc6a62c940;  1 drivers
L_000001dc6a5b69d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a566a70_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b69d8;  1 drivers
L_000001dc6a5b6a20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a567510_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6a20;  1 drivers
v000001dc6a566930_0 .net *"_ivl_18", 0 0, L_000001dc6a62d660;  1 drivers
v000001dc6a5666b0_0 .net *"_ivl_22", 0 0, L_000001dc6a62deb0;  1 drivers
v000001dc6a566b10_0 .net *"_ivl_33", 0 0, L_000001dc6a62d820;  1 drivers
v000001dc6a567b50_0 .net *"_ivl_37", 0 0, L_000001dc6a62d510;  1 drivers
v000001dc6a566890_0 .net *"_ivl_48", 0 0, L_000001dc6a62d580;  1 drivers
v000001dc6a567010_0 .net *"_ivl_52", 0 0, L_000001dc6a62d970;  1 drivers
v000001dc6a567ab0_0 .net *"_ivl_63", 0 0, L_000001dc6a62c6a0;  1 drivers
v000001dc6a566070_0 .net *"_ivl_67", 0 0, L_000001dc6a62d6d0;  1 drivers
v000001dc6a5671f0_0 .net *"_ivl_7", 0 0, L_000001dc6a62d270;  1 drivers
v000001dc6a5657b0_0 .net *"_ivl_78", 0 0, L_000001dc6a62c4e0;  1 drivers
v000001dc6a567150_0 .net *"_ivl_82", 0 0, L_000001dc6a62c550;  1 drivers
v000001dc6a567290_0 .net *"_ivl_93", 0 0, L_000001dc6a62ca20;  1 drivers
v000001dc6a566bb0_0 .net *"_ivl_97", 0 0, L_000001dc6a62db30;  1 drivers
v000001dc6a565df0_0 .net "a", 7 0, L_000001dc6a5b1c80;  1 drivers
v000001dc6a566f70_0 .net "b", 7 0, L_000001dc6a5b2860;  1 drivers
v000001dc6a5673d0_0 .net "cin", 0 0, L_000001dc6a5b1e60;  1 drivers
v000001dc6a566110_0 .net "cout", 8 0, L_000001dc6a5b1aa0;  1 drivers
v000001dc6a566c50_0 .net "kcout", 0 0, L_000001dc6a5b1be0;  1 drivers
RS_000001dc6a4ba3d8 .resolv tri, L_000001dc6a5b1dc0, L_000001dc6a5b18c0;
v000001dc6a565c10_0 .net8 "moderator", 7 0, RS_000001dc6a4ba3d8;  2 drivers
v000001dc6a567650_0 .net "moderator_and", 7 0, L_000001dc6a5b1960;  1 drivers
v000001dc6a566390_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a5661b0_0 .net "sum", 7 0, L_000001dc6a5b3620;  1 drivers
L_000001dc6a5afd40 .part L_000001dc6a5b1c80, 0, 1;
L_000001dc6a5afde0 .part L_000001dc6a5b2860, 0, 1;
L_000001dc6a5aff20 .part L_000001dc6a5b1aa0, 0, 1;
L_000001dc6a5affc0 .part L_000001dc6a5b1c80, 0, 1;
L_000001dc6a5b0060 .part L_000001dc6a5b2860, 0, 1;
L_000001dc6a5b0380 .part L_000001dc6a5b1c80, 1, 1;
L_000001dc6a5b0420 .part L_000001dc6a5b2860, 1, 1;
L_000001dc6a5b3da0 .part L_000001dc6a5b1aa0, 1, 1;
L_000001dc6a5b3300 .part L_000001dc6a5b1c80, 1, 1;
L_000001dc6a5b2b80 .part L_000001dc6a5b2860, 1, 1;
L_000001dc6a5b2fe0 .part L_000001dc6a5b1960, 0, 1;
L_000001dc6a5b2f40 .part RS_000001dc6a4ba3d8, 1, 1;
L_000001dc6a5b2360 .part L_000001dc6a5b1c80, 2, 1;
L_000001dc6a5b2400 .part L_000001dc6a5b2860, 2, 1;
L_000001dc6a5b3b20 .part L_000001dc6a5b1aa0, 2, 1;
L_000001dc6a5b3120 .part L_000001dc6a5b1c80, 2, 1;
L_000001dc6a5b2e00 .part L_000001dc6a5b2860, 2, 1;
L_000001dc6a5b38a0 .part L_000001dc6a5b1960, 1, 1;
L_000001dc6a5b2d60 .part RS_000001dc6a4ba3d8, 2, 1;
L_000001dc6a5b1d20 .part L_000001dc6a5b1c80, 3, 1;
L_000001dc6a5b3e40 .part L_000001dc6a5b2860, 3, 1;
L_000001dc6a5b2cc0 .part L_000001dc6a5b1aa0, 3, 1;
L_000001dc6a5b25e0 .part L_000001dc6a5b1c80, 3, 1;
L_000001dc6a5b3260 .part L_000001dc6a5b2860, 3, 1;
L_000001dc6a5b27c0 .part L_000001dc6a5b1960, 2, 1;
L_000001dc6a5b33a0 .part RS_000001dc6a4ba3d8, 3, 1;
L_000001dc6a5b22c0 .part L_000001dc6a5b1c80, 4, 1;
L_000001dc6a5b3ee0 .part L_000001dc6a5b2860, 4, 1;
L_000001dc6a5b3440 .part L_000001dc6a5b1aa0, 4, 1;
L_000001dc6a5b3940 .part L_000001dc6a5b1c80, 4, 1;
L_000001dc6a5b2540 .part L_000001dc6a5b2860, 4, 1;
L_000001dc6a5b39e0 .part L_000001dc6a5b1960, 3, 1;
L_000001dc6a5b36c0 .part RS_000001dc6a4ba3d8, 4, 1;
L_000001dc6a5b3bc0 .part L_000001dc6a5b1c80, 5, 1;
L_000001dc6a5b3080 .part L_000001dc6a5b2860, 5, 1;
L_000001dc6a5b3a80 .part L_000001dc6a5b1aa0, 5, 1;
L_000001dc6a5b29a0 .part L_000001dc6a5b1c80, 5, 1;
L_000001dc6a5b2ae0 .part L_000001dc6a5b2860, 5, 1;
L_000001dc6a5b2c20 .part L_000001dc6a5b1960, 4, 1;
L_000001dc6a5b2ea0 .part RS_000001dc6a4ba3d8, 5, 1;
L_000001dc6a5b24a0 .part L_000001dc6a5b1c80, 6, 1;
L_000001dc6a5b3800 .part L_000001dc6a5b2860, 6, 1;
L_000001dc6a5b34e0 .part L_000001dc6a5b1aa0, 6, 1;
L_000001dc6a5b2720 .part L_000001dc6a5b1c80, 6, 1;
L_000001dc6a5b31c0 .part L_000001dc6a5b2860, 6, 1;
L_000001dc6a5b1a00 .part L_000001dc6a5b1960, 5, 1;
L_000001dc6a5b3f80 .part RS_000001dc6a4ba3d8, 6, 1;
L_000001dc6a5b2a40 .part L_000001dc6a5b1c80, 7, 1;
L_000001dc6a5b2680 .part L_000001dc6a5b2860, 7, 1;
L_000001dc6a5b3580 .part L_000001dc6a5b1aa0, 7, 1;
LS_000001dc6a5b3620_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62ccc0, L_000001dc6a62cef0, L_000001dc6a62c780, L_000001dc6a62c470;
LS_000001dc6a5b3620_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62dba0, L_000001dc6a62c860, L_000001dc6a62c710, L_000001dc6a62df20;
L_000001dc6a5b3620 .concat8 [ 4 4 0 0], LS_000001dc6a5b3620_0_0, LS_000001dc6a5b3620_0_4;
LS_000001dc6a5b1dc0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62d270, L_000001dc6a62d660, L_000001dc6a62d820, L_000001dc6a62d580;
LS_000001dc6a5b1dc0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62c6a0, L_000001dc6a62c4e0, L_000001dc6a62ca20, L_000001dc6a62d040;
L_000001dc6a5b1dc0 .concat8 [ 4 4 0 0], LS_000001dc6a5b1dc0_0_0, LS_000001dc6a5b1dc0_0_4;
L_000001dc6a5b3760 .part L_000001dc6a5b1c80, 7, 1;
L_000001dc6a5b3c60 .part L_000001dc6a5b2860, 7, 1;
L_000001dc6a5b3d00 .part L_000001dc6a5b1960, 6, 1;
L_000001dc6a5b1820 .part RS_000001dc6a4ba3d8, 7, 1;
LS_000001dc6a5b1aa0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62c940, L_000001dc6a62ce10, L_000001dc6a62d9e0, L_000001dc6a62d350;
LS_000001dc6a5b1aa0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62d430, L_000001dc6a62d5f0, L_000001dc6a62c8d0, L_000001dc6a62dac0;
LS_000001dc6a5b1aa0_0_8 .concat8 [ 1 0 0 0], L_000001dc6a62ddd0;
L_000001dc6a5b1aa0 .concat8 [ 4 4 1 0], LS_000001dc6a5b1aa0_0_0, LS_000001dc6a5b1aa0_0_4, LS_000001dc6a5b1aa0_0_8;
L_000001dc6a5b18c0 .part/pv L_000001dc6a5b69d8, 0, 1, 8;
LS_000001dc6a5b1960_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6a20, L_000001dc6a62deb0, L_000001dc6a62d510, L_000001dc6a62d970;
LS_000001dc6a5b1960_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62d6d0, L_000001dc6a62c550, L_000001dc6a62db30, L_000001dc6a62c400;
L_000001dc6a5b1960 .concat8 [ 4 4 0 0], LS_000001dc6a5b1960_0_0, LS_000001dc6a5b1960_0_4;
L_000001dc6a5b1b40 .part L_000001dc6a5b1960, 7, 1;
L_000001dc6a5b1be0 .part L_000001dc6a5b1aa0, 8, 1;
S_000001dc6a559b30 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a5594f0;
 .timescale -9 -9;
P_000001dc6a3c3310 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a62d270 .functor XOR 1, L_000001dc6a5affc0, L_000001dc6a5b0060, C4<0>, C4<0>;
v000001dc6a562bf0_0 .net *"_ivl_4", 0 0, L_000001dc6a5affc0;  1 drivers
v000001dc6a5608f0_0 .net *"_ivl_5", 0 0, L_000001dc6a5b0060;  1 drivers
S_000001dc6a559e50 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a559b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62ccc0 .functor XOR 1, L_000001dc6a5afd40, L_000001dc6a5afde0, L_000001dc6a5aff20, C4<0>;
L_000001dc6a62d200 .functor AND 1, L_000001dc6a5afd40, L_000001dc6a5aff20, C4<1>, C4<1>;
L_000001dc6a62ca90 .functor AND 1, L_000001dc6a5afde0, L_000001dc6a5aff20, C4<1>, C4<1>;
L_000001dc6a62dc80 .functor AND 1, L_000001dc6a5afd40, L_000001dc6a5afde0, C4<1>, C4<1>;
L_000001dc6a62ce10 .functor OR 1, L_000001dc6a62d200, L_000001dc6a62ca90, L_000001dc6a62dc80, C4<0>;
v000001dc6a5616b0_0 .net "a", 0 0, L_000001dc6a5afd40;  1 drivers
v000001dc6a561b10_0 .net "b", 0 0, L_000001dc6a5afde0;  1 drivers
v000001dc6a562b50_0 .net "cin", 0 0, L_000001dc6a5aff20;  1 drivers
v000001dc6a562010_0 .net "cout", 0 0, L_000001dc6a62ce10;  1 drivers
v000001dc6a560c10_0 .net "sum", 0 0, L_000001dc6a62ccc0;  1 drivers
v000001dc6a562470_0 .net "temp1", 0 0, L_000001dc6a62d200;  1 drivers
v000001dc6a562ab0_0 .net "temp2", 0 0, L_000001dc6a62ca90;  1 drivers
v000001dc6a5620b0_0 .net "temp3", 0 0, L_000001dc6a62dc80;  1 drivers
S_000001dc6a559fe0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a5594f0;
 .timescale -9 -9;
P_000001dc6a3c3350 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a62d660 .functor XOR 1, L_000001dc6a5b3300, L_000001dc6a5b2b80, C4<0>, C4<0>;
v000001dc6a562830_0 .net *"_ivl_4", 0 0, L_000001dc6a5b3300;  1 drivers
v000001dc6a560f30_0 .net *"_ivl_5", 0 0, L_000001dc6a5b2b80;  1 drivers
S_000001dc6a55aad0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a559fe0;
 .timescale -9 -9;
L_000001dc6a62deb0 .functor AND 1, L_000001dc6a5b2fe0, L_000001dc6a5b2f40, C4<1>, C4<1>;
v000001dc6a560ad0_0 .net *"_ivl_1", 0 0, L_000001dc6a5b2fe0;  1 drivers
v000001dc6a5625b0_0 .net *"_ivl_2", 0 0, L_000001dc6a5b2f40;  1 drivers
S_000001dc6a55a170 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a559fe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62cef0 .functor XOR 1, L_000001dc6a5b0380, L_000001dc6a5b0420, L_000001dc6a5b3da0, C4<0>;
L_000001dc6a62cf60 .functor AND 1, L_000001dc6a5b0380, L_000001dc6a5b3da0, C4<1>, C4<1>;
L_000001dc6a62cd30 .functor AND 1, L_000001dc6a5b0420, L_000001dc6a5b3da0, C4<1>, C4<1>;
L_000001dc6a62c630 .functor AND 1, L_000001dc6a5b0380, L_000001dc6a5b0420, C4<1>, C4<1>;
L_000001dc6a62d9e0 .functor OR 1, L_000001dc6a62cf60, L_000001dc6a62cd30, L_000001dc6a62c630, C4<0>;
v000001dc6a5612f0_0 .net "a", 0 0, L_000001dc6a5b0380;  1 drivers
v000001dc6a561430_0 .net "b", 0 0, L_000001dc6a5b0420;  1 drivers
v000001dc6a561750_0 .net "cin", 0 0, L_000001dc6a5b3da0;  1 drivers
v000001dc6a562650_0 .net "cout", 0 0, L_000001dc6a62d9e0;  1 drivers
v000001dc6a5617f0_0 .net "sum", 0 0, L_000001dc6a62cef0;  1 drivers
v000001dc6a561890_0 .net "temp1", 0 0, L_000001dc6a62cf60;  1 drivers
v000001dc6a561930_0 .net "temp2", 0 0, L_000001dc6a62cd30;  1 drivers
v000001dc6a562790_0 .net "temp3", 0 0, L_000001dc6a62c630;  1 drivers
S_000001dc6a557bf0 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a5594f0;
 .timescale -9 -9;
P_000001dc6a3c34d0 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a62d820 .functor XOR 1, L_000001dc6a5b3120, L_000001dc6a5b2e00, C4<0>, C4<0>;
v000001dc6a563d70_0 .net *"_ivl_4", 0 0, L_000001dc6a5b3120;  1 drivers
v000001dc6a565530_0 .net *"_ivl_5", 0 0, L_000001dc6a5b2e00;  1 drivers
S_000001dc6a55a300 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a557bf0;
 .timescale -9 -9;
L_000001dc6a62d510 .functor AND 1, L_000001dc6a5b38a0, L_000001dc6a5b2d60, C4<1>, C4<1>;
v000001dc6a5628d0_0 .net *"_ivl_1", 0 0, L_000001dc6a5b38a0;  1 drivers
v000001dc6a561570_0 .net *"_ivl_2", 0 0, L_000001dc6a5b2d60;  1 drivers
S_000001dc6a55a490 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a557bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62c780 .functor XOR 1, L_000001dc6a5b2360, L_000001dc6a5b2400, L_000001dc6a5b3b20, C4<0>;
L_000001dc6a62d4a0 .functor AND 1, L_000001dc6a5b2360, L_000001dc6a5b3b20, C4<1>, C4<1>;
L_000001dc6a62cb70 .functor AND 1, L_000001dc6a5b2400, L_000001dc6a5b3b20, C4<1>, C4<1>;
L_000001dc6a62d2e0 .functor AND 1, L_000001dc6a5b2360, L_000001dc6a5b2400, C4<1>, C4<1>;
L_000001dc6a62d350 .functor OR 1, L_000001dc6a62d4a0, L_000001dc6a62cb70, L_000001dc6a62d2e0, C4<0>;
v000001dc6a562970_0 .net "a", 0 0, L_000001dc6a5b2360;  1 drivers
v000001dc6a5630f0_0 .net "b", 0 0, L_000001dc6a5b2400;  1 drivers
v000001dc6a563910_0 .net "cin", 0 0, L_000001dc6a5b3b20;  1 drivers
v000001dc6a564d10_0 .net "cout", 0 0, L_000001dc6a62d350;  1 drivers
v000001dc6a564450_0 .net "sum", 0 0, L_000001dc6a62c780;  1 drivers
v000001dc6a565490_0 .net "temp1", 0 0, L_000001dc6a62d4a0;  1 drivers
v000001dc6a5632d0_0 .net "temp2", 0 0, L_000001dc6a62cb70;  1 drivers
v000001dc6a5644f0_0 .net "temp3", 0 0, L_000001dc6a62d2e0;  1 drivers
S_000001dc6a558230 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a5594f0;
 .timescale -9 -9;
P_000001dc6a3c4510 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a62d580 .functor XOR 1, L_000001dc6a5b25e0, L_000001dc6a5b3260, C4<0>, C4<0>;
v000001dc6a563f50_0 .net *"_ivl_4", 0 0, L_000001dc6a5b25e0;  1 drivers
v000001dc6a564590_0 .net *"_ivl_5", 0 0, L_000001dc6a5b3260;  1 drivers
S_000001dc6a55a940 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a558230;
 .timescale -9 -9;
L_000001dc6a62d970 .functor AND 1, L_000001dc6a5b27c0, L_000001dc6a5b33a0, C4<1>, C4<1>;
v000001dc6a563b90_0 .net *"_ivl_1", 0 0, L_000001dc6a5b27c0;  1 drivers
v000001dc6a5655d0_0 .net *"_ivl_2", 0 0, L_000001dc6a5b33a0;  1 drivers
S_000001dc6a55ac60 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a558230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62c470 .functor XOR 1, L_000001dc6a5b1d20, L_000001dc6a5b3e40, L_000001dc6a5b2cc0, C4<0>;
L_000001dc6a62c7f0 .functor AND 1, L_000001dc6a5b1d20, L_000001dc6a5b2cc0, C4<1>, C4<1>;
L_000001dc6a62d3c0 .functor AND 1, L_000001dc6a5b3e40, L_000001dc6a5b2cc0, C4<1>, C4<1>;
L_000001dc6a62de40 .functor AND 1, L_000001dc6a5b1d20, L_000001dc6a5b3e40, C4<1>, C4<1>;
L_000001dc6a62d430 .functor OR 1, L_000001dc6a62c7f0, L_000001dc6a62d3c0, L_000001dc6a62de40, C4<0>;
v000001dc6a564770_0 .net "a", 0 0, L_000001dc6a5b1d20;  1 drivers
v000001dc6a565670_0 .net "b", 0 0, L_000001dc6a5b3e40;  1 drivers
v000001dc6a565710_0 .net "cin", 0 0, L_000001dc6a5b2cc0;  1 drivers
v000001dc6a563230_0 .net "cout", 0 0, L_000001dc6a62d430;  1 drivers
v000001dc6a5643b0_0 .net "sum", 0 0, L_000001dc6a62c470;  1 drivers
v000001dc6a563370_0 .net "temp1", 0 0, L_000001dc6a62c7f0;  1 drivers
v000001dc6a564ef0_0 .net "temp2", 0 0, L_000001dc6a62d3c0;  1 drivers
v000001dc6a563eb0_0 .net "temp3", 0 0, L_000001dc6a62de40;  1 drivers
S_000001dc6a55adf0 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a5594f0;
 .timescale -9 -9;
P_000001dc6a3c4590 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a62c6a0 .functor XOR 1, L_000001dc6a5b3940, L_000001dc6a5b2540, C4<0>, C4<0>;
v000001dc6a563e10_0 .net *"_ivl_4", 0 0, L_000001dc6a5b3940;  1 drivers
v000001dc6a5652b0_0 .net *"_ivl_5", 0 0, L_000001dc6a5b2540;  1 drivers
S_000001dc6a55af80 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a55adf0;
 .timescale -9 -9;
L_000001dc6a62d6d0 .functor AND 1, L_000001dc6a5b39e0, L_000001dc6a5b36c0, C4<1>, C4<1>;
v000001dc6a562fb0_0 .net *"_ivl_1", 0 0, L_000001dc6a5b39e0;  1 drivers
v000001dc6a564db0_0 .net *"_ivl_2", 0 0, L_000001dc6a5b36c0;  1 drivers
S_000001dc6a55b110 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a55adf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62dba0 .functor XOR 1, L_000001dc6a5b22c0, L_000001dc6a5b3ee0, L_000001dc6a5b3440, C4<0>;
L_000001dc6a62c5c0 .functor AND 1, L_000001dc6a5b22c0, L_000001dc6a5b3440, C4<1>, C4<1>;
L_000001dc6a62d900 .functor AND 1, L_000001dc6a5b3ee0, L_000001dc6a5b3440, C4<1>, C4<1>;
L_000001dc6a62ce80 .functor AND 1, L_000001dc6a5b22c0, L_000001dc6a5b3ee0, C4<1>, C4<1>;
L_000001dc6a62d5f0 .functor OR 1, L_000001dc6a62c5c0, L_000001dc6a62d900, L_000001dc6a62ce80, C4<0>;
v000001dc6a564a90_0 .net "a", 0 0, L_000001dc6a5b22c0;  1 drivers
v000001dc6a5637d0_0 .net "b", 0 0, L_000001dc6a5b3ee0;  1 drivers
v000001dc6a563870_0 .net "cin", 0 0, L_000001dc6a5b3440;  1 drivers
v000001dc6a563550_0 .net "cout", 0 0, L_000001dc6a62d5f0;  1 drivers
v000001dc6a5641d0_0 .net "sum", 0 0, L_000001dc6a62dba0;  1 drivers
v000001dc6a563c30_0 .net "temp1", 0 0, L_000001dc6a62c5c0;  1 drivers
v000001dc6a563410_0 .net "temp2", 0 0, L_000001dc6a62d900;  1 drivers
v000001dc6a564bd0_0 .net "temp3", 0 0, L_000001dc6a62ce80;  1 drivers
S_000001dc6a55b2a0 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a5594f0;
 .timescale -9 -9;
P_000001dc6a3c36d0 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a62c4e0 .functor XOR 1, L_000001dc6a5b29a0, L_000001dc6a5b2ae0, C4<0>, C4<0>;
v000001dc6a564810_0 .net *"_ivl_4", 0 0, L_000001dc6a5b29a0;  1 drivers
v000001dc6a565170_0 .net *"_ivl_5", 0 0, L_000001dc6a5b2ae0;  1 drivers
S_000001dc6a55b430 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a55b2a0;
 .timescale -9 -9;
L_000001dc6a62c550 .functor AND 1, L_000001dc6a5b2c20, L_000001dc6a5b2ea0, C4<1>, C4<1>;
v000001dc6a564e50_0 .net *"_ivl_1", 0 0, L_000001dc6a5b2c20;  1 drivers
v000001dc6a564130_0 .net *"_ivl_2", 0 0, L_000001dc6a5b2ea0;  1 drivers
S_000001dc6a557740 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a55b2a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62c860 .functor XOR 1, L_000001dc6a5b3bc0, L_000001dc6a5b3080, L_000001dc6a5b3a80, C4<0>;
L_000001dc6a62cfd0 .functor AND 1, L_000001dc6a5b3bc0, L_000001dc6a5b3a80, C4<1>, C4<1>;
L_000001dc6a62dcf0 .functor AND 1, L_000001dc6a5b3080, L_000001dc6a5b3a80, C4<1>, C4<1>;
L_000001dc6a62df90 .functor AND 1, L_000001dc6a5b3bc0, L_000001dc6a5b3080, C4<1>, C4<1>;
L_000001dc6a62c8d0 .functor OR 1, L_000001dc6a62cfd0, L_000001dc6a62dcf0, L_000001dc6a62df90, C4<0>;
v000001dc6a565350_0 .net "a", 0 0, L_000001dc6a5b3bc0;  1 drivers
v000001dc6a564270_0 .net "b", 0 0, L_000001dc6a5b3080;  1 drivers
v000001dc6a5634b0_0 .net "cin", 0 0, L_000001dc6a5b3a80;  1 drivers
v000001dc6a564630_0 .net "cout", 0 0, L_000001dc6a62c8d0;  1 drivers
v000001dc6a563ff0_0 .net "sum", 0 0, L_000001dc6a62c860;  1 drivers
v000001dc6a563730_0 .net "temp1", 0 0, L_000001dc6a62cfd0;  1 drivers
v000001dc6a5649f0_0 .net "temp2", 0 0, L_000001dc6a62dcf0;  1 drivers
v000001dc6a5646d0_0 .net "temp3", 0 0, L_000001dc6a62df90;  1 drivers
S_000001dc6a57db50 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a5594f0;
 .timescale -9 -9;
P_000001dc6a3c4450 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a62ca20 .functor XOR 1, L_000001dc6a5b2720, L_000001dc6a5b31c0, C4<0>, C4<0>;
v000001dc6a5639b0_0 .net *"_ivl_4", 0 0, L_000001dc6a5b2720;  1 drivers
v000001dc6a564310_0 .net *"_ivl_5", 0 0, L_000001dc6a5b31c0;  1 drivers
S_000001dc6a57ca20 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a57db50;
 .timescale -9 -9;
L_000001dc6a62db30 .functor AND 1, L_000001dc6a5b1a00, L_000001dc6a5b3f80, C4<1>, C4<1>;
v000001dc6a5635f0_0 .net *"_ivl_1", 0 0, L_000001dc6a5b1a00;  1 drivers
v000001dc6a5648b0_0 .net *"_ivl_2", 0 0, L_000001dc6a5b3f80;  1 drivers
S_000001dc6a57d060 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57db50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62c710 .functor XOR 1, L_000001dc6a5b24a0, L_000001dc6a5b3800, L_000001dc6a5b34e0, C4<0>;
L_000001dc6a62d7b0 .functor AND 1, L_000001dc6a5b24a0, L_000001dc6a5b34e0, C4<1>, C4<1>;
L_000001dc6a62d890 .functor AND 1, L_000001dc6a5b3800, L_000001dc6a5b34e0, C4<1>, C4<1>;
L_000001dc6a62da50 .functor AND 1, L_000001dc6a5b24a0, L_000001dc6a5b3800, C4<1>, C4<1>;
L_000001dc6a62dac0 .functor OR 1, L_000001dc6a62d7b0, L_000001dc6a62d890, L_000001dc6a62da50, C4<0>;
v000001dc6a564090_0 .net "a", 0 0, L_000001dc6a5b24a0;  1 drivers
v000001dc6a564f90_0 .net "b", 0 0, L_000001dc6a5b3800;  1 drivers
v000001dc6a564b30_0 .net "cin", 0 0, L_000001dc6a5b34e0;  1 drivers
v000001dc6a563050_0 .net "cout", 0 0, L_000001dc6a62dac0;  1 drivers
v000001dc6a564950_0 .net "sum", 0 0, L_000001dc6a62c710;  1 drivers
v000001dc6a565030_0 .net "temp1", 0 0, L_000001dc6a62d7b0;  1 drivers
v000001dc6a563190_0 .net "temp2", 0 0, L_000001dc6a62d890;  1 drivers
v000001dc6a563690_0 .net "temp3", 0 0, L_000001dc6a62da50;  1 drivers
S_000001dc6a57d9c0 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a5594f0;
 .timescale -9 -9;
P_000001dc6a3c44d0 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a62d040 .functor XOR 1, L_000001dc6a5b3760, L_000001dc6a5b3c60, C4<0>, C4<0>;
v000001dc6a567f10_0 .net *"_ivl_4", 0 0, L_000001dc6a5b3760;  1 drivers
v000001dc6a567dd0_0 .net *"_ivl_5", 0 0, L_000001dc6a5b3c60;  1 drivers
S_000001dc6a57c700 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a57d9c0;
 .timescale -9 -9;
L_000001dc6a62c400 .functor AND 1, L_000001dc6a5b3d00, L_000001dc6a5b1820, C4<1>, C4<1>;
v000001dc6a563a50_0 .net *"_ivl_1", 0 0, L_000001dc6a5b3d00;  1 drivers
v000001dc6a563af0_0 .net *"_ivl_2", 0 0, L_000001dc6a5b1820;  1 drivers
S_000001dc6a57cbb0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57d9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62df20 .functor XOR 1, L_000001dc6a5b2a40, L_000001dc6a5b2680, L_000001dc6a5b3580, C4<0>;
L_000001dc6a62d190 .functor AND 1, L_000001dc6a5b2a40, L_000001dc6a5b3580, C4<1>, C4<1>;
L_000001dc6a62dc10 .functor AND 1, L_000001dc6a5b2680, L_000001dc6a5b3580, C4<1>, C4<1>;
L_000001dc6a62dd60 .functor AND 1, L_000001dc6a5b2a40, L_000001dc6a5b2680, C4<1>, C4<1>;
L_000001dc6a62ddd0 .functor OR 1, L_000001dc6a62d190, L_000001dc6a62dc10, L_000001dc6a62dd60, C4<0>;
v000001dc6a564c70_0 .net "a", 0 0, L_000001dc6a5b2a40;  1 drivers
v000001dc6a5650d0_0 .net "b", 0 0, L_000001dc6a5b2680;  1 drivers
v000001dc6a565210_0 .net "cin", 0 0, L_000001dc6a5b3580;  1 drivers
v000001dc6a5653f0_0 .net "cout", 0 0, L_000001dc6a62ddd0;  1 drivers
v000001dc6a563cd0_0 .net "sum", 0 0, L_000001dc6a62df20;  1 drivers
v000001dc6a565d50_0 .net "temp1", 0 0, L_000001dc6a62d190;  1 drivers
v000001dc6a5669d0_0 .net "temp2", 0 0, L_000001dc6a62dc10;  1 drivers
v000001dc6a566610_0 .net "temp3", 0 0, L_000001dc6a62dd60;  1 drivers
S_000001dc6a57e960 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a5591d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a62c9b0 .functor AND 1, L_000001dc6a5b1f00, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a62cb00 .functor AND 1, L_000001dc6a5b1fa0, L_000001dc6a62cbe0, C4<1>, C4<1>;
L_000001dc6a62cbe0 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a62cc50 .functor OR 1, L_000001dc6a62c9b0, L_000001dc6a62cb00, C4<0>, C4<0>;
v000001dc6a5658f0_0 .net *"_ivl_2", 0 0, L_000001dc6a62cbe0;  1 drivers
v000001dc6a567a10_0 .net "a", 0 0, L_000001dc6a5b1f00;  1 drivers
v000001dc6a566250_0 .net "b", 0 0, L_000001dc6a5b1fa0;  1 drivers
v000001dc6a566cf0_0 .net "out", 0 0, L_000001dc6a62cc50;  1 drivers
v000001dc6a565990_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a565b70_0 .net "temp1", 0 0, L_000001dc6a62c9b0;  1 drivers
v000001dc6a567bf0_0 .net "temp2", 0 0, L_000001dc6a62cb00;  1 drivers
S_000001dc6a57e4b0 .scope generate, "named2[96]" "named2[96]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c32d0 .param/l "i" 0 3 34, +C4<01100000>;
S_000001dc6a57f130 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a57e4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c4490 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a62f8f0 .functor BUFZ 1, L_000001dc6a6401a0, C4<0>, C4<0>, C4<0>;
v000001dc6a56a8f0_0 .net *"_ivl_109", 0 0, L_000001dc6a62e230;  1 drivers
v000001dc6a56c470_0 .net *"_ivl_114", 0 0, L_000001dc6a62e700;  1 drivers
v000001dc6a56bc50_0 .net *"_ivl_122", 0 0, L_000001dc6a62f8f0;  1 drivers
L_000001dc6a5b6a68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a56ad50_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6a68;  1 drivers
L_000001dc6a5b6ab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a56bcf0_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6ab0;  1 drivers
v000001dc6a56b570_0 .net *"_ivl_18", 0 0, L_000001dc6a62ea10;  1 drivers
v000001dc6a56c510_0 .net *"_ivl_22", 0 0, L_000001dc6a62f420;  1 drivers
v000001dc6a56af30_0 .net *"_ivl_33", 0 0, L_000001dc6a62f500;  1 drivers
v000001dc6a56c330_0 .net *"_ivl_37", 0 0, L_000001dc6a62e150;  1 drivers
v000001dc6a56c6f0_0 .net *"_ivl_48", 0 0, L_000001dc6a62f9d0;  1 drivers
v000001dc6a56afd0_0 .net *"_ivl_52", 0 0, L_000001dc6a62f110;  1 drivers
v000001dc6a56b250_0 .net *"_ivl_63", 0 0, L_000001dc6a62ef50;  1 drivers
v000001dc6a56b390_0 .net *"_ivl_67", 0 0, L_000001dc6a62e0e0;  1 drivers
v000001dc6a56c5b0_0 .net *"_ivl_7", 0 0, L_000001dc6a62f650;  1 drivers
v000001dc6a56c010_0 .net *"_ivl_78", 0 0, L_000001dc6a62f730;  1 drivers
v000001dc6a56ba70_0 .net *"_ivl_82", 0 0, L_000001dc6a62e8c0;  1 drivers
v000001dc6a56aad0_0 .net *"_ivl_93", 0 0, L_000001dc6a62ed90;  1 drivers
v000001dc6a56cdd0_0 .net *"_ivl_97", 0 0, L_000001dc6a62f810;  1 drivers
v000001dc6a56ce70_0 .net "a", 7 0, L_000001dc6a640e20;  1 drivers
v000001dc6a56aa30_0 .net "b", 7 0, L_000001dc6a641000;  1 drivers
v000001dc6a56cc90_0 .net "cin", 0 0, L_000001dc6a6401a0;  1 drivers
v000001dc6a56ab70_0 .net "cout", 8 0, L_000001dc6a640600;  1 drivers
v000001dc6a56a990_0 .net "kcout", 0 0, L_000001dc6a6406a0;  1 drivers
RS_000001dc6a4bc4d8 .resolv tri, L_000001dc6a5b5060, L_000001dc6a63fca0;
v000001dc6a56be30_0 .net8 "moderator", 7 0, RS_000001dc6a4bc4d8;  2 drivers
v000001dc6a56ac10_0 .net "moderator_and", 7 0, L_000001dc6a63f2a0;  1 drivers
v000001dc6a56b070_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a56b6b0_0 .net "sum", 7 0, L_000001dc6a5b4d40;  1 drivers
L_000001dc6a5b20e0 .part L_000001dc6a640e20, 0, 1;
L_000001dc6a5b2900 .part L_000001dc6a641000, 0, 1;
L_000001dc6a5b2180 .part L_000001dc6a640600, 0, 1;
L_000001dc6a5b2220 .part L_000001dc6a640e20, 0, 1;
L_000001dc6a5b4660 .part L_000001dc6a641000, 0, 1;
L_000001dc6a5b4840 .part L_000001dc6a640e20, 1, 1;
L_000001dc6a5b4c00 .part L_000001dc6a641000, 1, 1;
L_000001dc6a5b51a0 .part L_000001dc6a640600, 1, 1;
L_000001dc6a5b4e80 .part L_000001dc6a640e20, 1, 1;
L_000001dc6a5b45c0 .part L_000001dc6a641000, 1, 1;
L_000001dc6a5b4a20 .part L_000001dc6a63f2a0, 0, 1;
L_000001dc6a5b4700 .part RS_000001dc6a4bc4d8, 1, 1;
L_000001dc6a5b48e0 .part L_000001dc6a640e20, 2, 1;
L_000001dc6a5b4980 .part L_000001dc6a641000, 2, 1;
L_000001dc6a5b5ba0 .part L_000001dc6a640600, 2, 1;
L_000001dc6a5b5380 .part L_000001dc6a640e20, 2, 1;
L_000001dc6a5b5100 .part L_000001dc6a641000, 2, 1;
L_000001dc6a5b42a0 .part L_000001dc6a63f2a0, 1, 1;
L_000001dc6a5b40c0 .part RS_000001dc6a4bc4d8, 2, 1;
L_000001dc6a5b5880 .part L_000001dc6a640e20, 3, 1;
L_000001dc6a5b47a0 .part L_000001dc6a641000, 3, 1;
L_000001dc6a5b4fc0 .part L_000001dc6a640600, 3, 1;
L_000001dc6a5b4160 .part L_000001dc6a640e20, 3, 1;
L_000001dc6a5b4200 .part L_000001dc6a641000, 3, 1;
L_000001dc6a5b54c0 .part L_000001dc6a63f2a0, 2, 1;
L_000001dc6a5b5a60 .part RS_000001dc6a4bc4d8, 3, 1;
L_000001dc6a5b5e20 .part L_000001dc6a640e20, 4, 1;
L_000001dc6a5b5560 .part L_000001dc6a641000, 4, 1;
L_000001dc6a5b4340 .part L_000001dc6a640600, 4, 1;
L_000001dc6a5b4ac0 .part L_000001dc6a640e20, 4, 1;
L_000001dc6a5b5420 .part L_000001dc6a641000, 4, 1;
L_000001dc6a5b5920 .part L_000001dc6a63f2a0, 3, 1;
L_000001dc6a5b5b00 .part RS_000001dc6a4bc4d8, 4, 1;
L_000001dc6a5b52e0 .part L_000001dc6a640e20, 5, 1;
L_000001dc6a5b5c40 .part L_000001dc6a641000, 5, 1;
L_000001dc6a5b43e0 .part L_000001dc6a640600, 5, 1;
L_000001dc6a5b5ec0 .part L_000001dc6a640e20, 5, 1;
L_000001dc6a5b5600 .part L_000001dc6a641000, 5, 1;
L_000001dc6a5b5ce0 .part L_000001dc6a63f2a0, 4, 1;
L_000001dc6a5b4020 .part RS_000001dc6a4bc4d8, 5, 1;
L_000001dc6a5b59c0 .part L_000001dc6a640e20, 6, 1;
L_000001dc6a5b4b60 .part L_000001dc6a641000, 6, 1;
L_000001dc6a5b56a0 .part L_000001dc6a640600, 6, 1;
L_000001dc6a5b5d80 .part L_000001dc6a640e20, 6, 1;
L_000001dc6a5b4520 .part L_000001dc6a641000, 6, 1;
L_000001dc6a5b5740 .part L_000001dc6a63f2a0, 5, 1;
L_000001dc6a5b4ca0 .part RS_000001dc6a4bc4d8, 6, 1;
L_000001dc6a5b57e0 .part L_000001dc6a640e20, 7, 1;
L_000001dc6a5b4480 .part L_000001dc6a641000, 7, 1;
L_000001dc6a5b4de0 .part L_000001dc6a640600, 7, 1;
LS_000001dc6a5b4d40_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62d0b0, L_000001dc6a62ee70, L_000001dc6a62f2d0, L_000001dc6a62e690;
LS_000001dc6a5b4d40_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62fab0, L_000001dc6a62e3f0, L_000001dc6a62ecb0, L_000001dc6a62e4d0;
L_000001dc6a5b4d40 .concat8 [ 4 4 0 0], LS_000001dc6a5b4d40_0_0, LS_000001dc6a5b4d40_0_4;
LS_000001dc6a5b5060_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62f650, L_000001dc6a62ea10, L_000001dc6a62f500, L_000001dc6a62f9d0;
LS_000001dc6a5b5060_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62ef50, L_000001dc6a62f730, L_000001dc6a62ed90, L_000001dc6a62e230;
L_000001dc6a5b5060 .concat8 [ 4 4 0 0], LS_000001dc6a5b5060_0_0, LS_000001dc6a5b5060_0_4;
L_000001dc6a5b4f20 .part L_000001dc6a640e20, 7, 1;
L_000001dc6a5b5240 .part L_000001dc6a641000, 7, 1;
L_000001dc6a63fde0 .part L_000001dc6a63f2a0, 6, 1;
L_000001dc6a6407e0 .part RS_000001dc6a4bc4d8, 7, 1;
LS_000001dc6a640600_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62f8f0, L_000001dc6a62f490, L_000001dc6a62f340, L_000001dc6a62eee0;
LS_000001dc6a640600_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62f6c0, L_000001dc6a62e1c0, L_000001dc6a62fb20, L_000001dc6a62f0a0;
LS_000001dc6a640600_0_8 .concat8 [ 1 0 0 0], L_000001dc6a62fb90;
L_000001dc6a640600 .concat8 [ 4 4 1 0], LS_000001dc6a640600_0_0, LS_000001dc6a640600_0_4, LS_000001dc6a640600_0_8;
L_000001dc6a63fca0 .part/pv L_000001dc6a5b6a68, 0, 1, 8;
LS_000001dc6a63f2a0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6ab0, L_000001dc6a62f420, L_000001dc6a62e150, L_000001dc6a62f110;
LS_000001dc6a63f2a0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62e0e0, L_000001dc6a62e8c0, L_000001dc6a62f810, L_000001dc6a62e700;
L_000001dc6a63f2a0 .concat8 [ 4 4 0 0], LS_000001dc6a63f2a0_0_0, LS_000001dc6a63f2a0_0_4;
L_000001dc6a63f660 .part L_000001dc6a63f2a0, 7, 1;
L_000001dc6a6406a0 .part L_000001dc6a640600, 8, 1;
S_000001dc6a57f2c0 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a57f130;
 .timescale -9 -9;
P_000001dc6a3c45d0 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a62f650 .functor XOR 1, L_000001dc6a5b2220, L_000001dc6a5b4660, C4<0>, C4<0>;
v000001dc6a5676f0_0 .net *"_ivl_4", 0 0, L_000001dc6a5b2220;  1 drivers
v000001dc6a566ed0_0 .net *"_ivl_5", 0 0, L_000001dc6a5b4660;  1 drivers
S_000001dc6a57e000 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57f2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62d0b0 .functor XOR 1, L_000001dc6a5b20e0, L_000001dc6a5b2900, L_000001dc6a5b2180, C4<0>;
L_000001dc6a62d120 .functor AND 1, L_000001dc6a5b20e0, L_000001dc6a5b2180, C4<1>, C4<1>;
L_000001dc6a62f880 .functor AND 1, L_000001dc6a5b2900, L_000001dc6a5b2180, C4<1>, C4<1>;
L_000001dc6a62e070 .functor AND 1, L_000001dc6a5b20e0, L_000001dc6a5b2900, C4<1>, C4<1>;
L_000001dc6a62f490 .functor OR 1, L_000001dc6a62d120, L_000001dc6a62f880, L_000001dc6a62e070, C4<0>;
v000001dc6a566d90_0 .net "a", 0 0, L_000001dc6a5b20e0;  1 drivers
v000001dc6a5678d0_0 .net "b", 0 0, L_000001dc6a5b2900;  1 drivers
v000001dc6a566e30_0 .net "cin", 0 0, L_000001dc6a5b2180;  1 drivers
v000001dc6a567c90_0 .net "cout", 0 0, L_000001dc6a62f490;  1 drivers
v000001dc6a5675b0_0 .net "sum", 0 0, L_000001dc6a62d0b0;  1 drivers
v000001dc6a5670b0_0 .net "temp1", 0 0, L_000001dc6a62d120;  1 drivers
v000001dc6a567330_0 .net "temp2", 0 0, L_000001dc6a62f880;  1 drivers
v000001dc6a567470_0 .net "temp3", 0 0, L_000001dc6a62e070;  1 drivers
S_000001dc6a57eaf0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a57f130;
 .timescale -9 -9;
P_000001dc6a3c39d0 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a62ea10 .functor XOR 1, L_000001dc6a5b4e80, L_000001dc6a5b45c0, C4<0>, C4<0>;
v000001dc6a5664d0_0 .net *"_ivl_4", 0 0, L_000001dc6a5b4e80;  1 drivers
v000001dc6a567970_0 .net *"_ivl_5", 0 0, L_000001dc6a5b45c0;  1 drivers
S_000001dc6a57f450 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a57eaf0;
 .timescale -9 -9;
L_000001dc6a62f420 .functor AND 1, L_000001dc6a5b4a20, L_000001dc6a5b4700, C4<1>, C4<1>;
v000001dc6a565a30_0 .net *"_ivl_1", 0 0, L_000001dc6a5b4a20;  1 drivers
v000001dc6a565e90_0 .net *"_ivl_2", 0 0, L_000001dc6a5b4700;  1 drivers
S_000001dc6a57b8f0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57eaf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62ee70 .functor XOR 1, L_000001dc6a5b4840, L_000001dc6a5b4c00, L_000001dc6a5b51a0, C4<0>;
L_000001dc6a62e9a0 .functor AND 1, L_000001dc6a5b4840, L_000001dc6a5b51a0, C4<1>, C4<1>;
L_000001dc6a62f570 .functor AND 1, L_000001dc6a5b4c00, L_000001dc6a5b51a0, C4<1>, C4<1>;
L_000001dc6a62e850 .functor AND 1, L_000001dc6a5b4840, L_000001dc6a5b4c00, C4<1>, C4<1>;
L_000001dc6a62f340 .functor OR 1, L_000001dc6a62e9a0, L_000001dc6a62f570, L_000001dc6a62e850, C4<0>;
v000001dc6a565cb0_0 .net "a", 0 0, L_000001dc6a5b4840;  1 drivers
v000001dc6a5662f0_0 .net "b", 0 0, L_000001dc6a5b4c00;  1 drivers
v000001dc6a567790_0 .net "cin", 0 0, L_000001dc6a5b51a0;  1 drivers
v000001dc6a567830_0 .net "cout", 0 0, L_000001dc6a62f340;  1 drivers
v000001dc6a567d30_0 .net "sum", 0 0, L_000001dc6a62ee70;  1 drivers
v000001dc6a565ad0_0 .net "temp1", 0 0, L_000001dc6a62e9a0;  1 drivers
v000001dc6a565f30_0 .net "temp2", 0 0, L_000001dc6a62f570;  1 drivers
v000001dc6a565fd0_0 .net "temp3", 0 0, L_000001dc6a62e850;  1 drivers
S_000001dc6a57d380 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a57f130;
 .timescale -9 -9;
P_000001dc6a3c37d0 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a62f500 .functor XOR 1, L_000001dc6a5b5380, L_000001dc6a5b5100, C4<0>, C4<0>;
v000001dc6a5691d0_0 .net *"_ivl_4", 0 0, L_000001dc6a5b5380;  1 drivers
v000001dc6a568050_0 .net *"_ivl_5", 0 0, L_000001dc6a5b5100;  1 drivers
S_000001dc6a57c3e0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a57d380;
 .timescale -9 -9;
L_000001dc6a62e150 .functor AND 1, L_000001dc6a5b42a0, L_000001dc6a5b40c0, C4<1>, C4<1>;
v000001dc6a566430_0 .net *"_ivl_1", 0 0, L_000001dc6a5b42a0;  1 drivers
v000001dc6a566750_0 .net *"_ivl_2", 0 0, L_000001dc6a5b40c0;  1 drivers
S_000001dc6a57c570 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57d380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62f2d0 .functor XOR 1, L_000001dc6a5b48e0, L_000001dc6a5b4980, L_000001dc6a5b5ba0, C4<0>;
L_000001dc6a62e460 .functor AND 1, L_000001dc6a5b48e0, L_000001dc6a5b5ba0, C4<1>, C4<1>;
L_000001dc6a62f3b0 .functor AND 1, L_000001dc6a5b4980, L_000001dc6a5b5ba0, C4<1>, C4<1>;
L_000001dc6a62ee00 .functor AND 1, L_000001dc6a5b48e0, L_000001dc6a5b4980, C4<1>, C4<1>;
L_000001dc6a62eee0 .functor OR 1, L_000001dc6a62e460, L_000001dc6a62f3b0, L_000001dc6a62ee00, C4<0>;
v000001dc6a566570_0 .net "a", 0 0, L_000001dc6a5b48e0;  1 drivers
v000001dc6a56a5d0_0 .net "b", 0 0, L_000001dc6a5b4980;  1 drivers
v000001dc6a5698b0_0 .net "cin", 0 0, L_000001dc6a5b5ba0;  1 drivers
v000001dc6a56a170_0 .net "cout", 0 0, L_000001dc6a62eee0;  1 drivers
v000001dc6a56a670_0 .net "sum", 0 0, L_000001dc6a62f2d0;  1 drivers
v000001dc6a569130_0 .net "temp1", 0 0, L_000001dc6a62e460;  1 drivers
v000001dc6a569090_0 .net "temp2", 0 0, L_000001dc6a62f3b0;  1 drivers
v000001dc6a56a210_0 .net "temp3", 0 0, L_000001dc6a62ee00;  1 drivers
S_000001dc6a57ba80 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a57f130;
 .timescale -9 -9;
P_000001dc6a3c3950 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a62f9d0 .functor XOR 1, L_000001dc6a5b4160, L_000001dc6a5b4200, C4<0>, C4<0>;
v000001dc6a569e50_0 .net *"_ivl_4", 0 0, L_000001dc6a5b4160;  1 drivers
v000001dc6a5689b0_0 .net *"_ivl_5", 0 0, L_000001dc6a5b4200;  1 drivers
S_000001dc6a57bc10 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a57ba80;
 .timescale -9 -9;
L_000001dc6a62f110 .functor AND 1, L_000001dc6a5b54c0, L_000001dc6a5b5a60, C4<1>, C4<1>;
v000001dc6a5694f0_0 .net *"_ivl_1", 0 0, L_000001dc6a5b54c0;  1 drivers
v000001dc6a568870_0 .net *"_ivl_2", 0 0, L_000001dc6a5b5a60;  1 drivers
S_000001dc6a57cd40 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57ba80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62e690 .functor XOR 1, L_000001dc6a5b5880, L_000001dc6a5b47a0, L_000001dc6a5b4fc0, C4<0>;
L_000001dc6a62eaf0 .functor AND 1, L_000001dc6a5b5880, L_000001dc6a5b4fc0, C4<1>, C4<1>;
L_000001dc6a62f5e0 .functor AND 1, L_000001dc6a5b47a0, L_000001dc6a5b4fc0, C4<1>, C4<1>;
L_000001dc6a62ea80 .functor AND 1, L_000001dc6a5b5880, L_000001dc6a5b47a0, C4<1>, C4<1>;
L_000001dc6a62f6c0 .functor OR 1, L_000001dc6a62eaf0, L_000001dc6a62f5e0, L_000001dc6a62ea80, C4<0>;
v000001dc6a569950_0 .net "a", 0 0, L_000001dc6a5b5880;  1 drivers
v000001dc6a569a90_0 .net "b", 0 0, L_000001dc6a5b47a0;  1 drivers
v000001dc6a568af0_0 .net "cin", 0 0, L_000001dc6a5b4fc0;  1 drivers
v000001dc6a568d70_0 .net "cout", 0 0, L_000001dc6a62f6c0;  1 drivers
v000001dc6a569d10_0 .net "sum", 0 0, L_000001dc6a62e690;  1 drivers
v000001dc6a569f90_0 .net "temp1", 0 0, L_000001dc6a62eaf0;  1 drivers
v000001dc6a569bd0_0 .net "temp2", 0 0, L_000001dc6a62f5e0;  1 drivers
v000001dc6a568910_0 .net "temp3", 0 0, L_000001dc6a62ea80;  1 drivers
S_000001dc6a57dce0 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a57f130;
 .timescale -9 -9;
P_000001dc6a3c3bd0 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a62ef50 .functor XOR 1, L_000001dc6a5b4ac0, L_000001dc6a5b5420, C4<0>, C4<0>;
v000001dc6a568e10_0 .net *"_ivl_4", 0 0, L_000001dc6a5b4ac0;  1 drivers
v000001dc6a568eb0_0 .net *"_ivl_5", 0 0, L_000001dc6a5b5420;  1 drivers
S_000001dc6a57ced0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a57dce0;
 .timescale -9 -9;
L_000001dc6a62e0e0 .functor AND 1, L_000001dc6a5b5920, L_000001dc6a5b5b00, C4<1>, C4<1>;
v000001dc6a56a530_0 .net *"_ivl_1", 0 0, L_000001dc6a5b5920;  1 drivers
v000001dc6a569270_0 .net *"_ivl_2", 0 0, L_000001dc6a5b5b00;  1 drivers
S_000001dc6a57c890 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57dce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62fab0 .functor XOR 1, L_000001dc6a5b5e20, L_000001dc6a5b5560, L_000001dc6a5b4340, C4<0>;
L_000001dc6a62eb60 .functor AND 1, L_000001dc6a5b5e20, L_000001dc6a5b4340, C4<1>, C4<1>;
L_000001dc6a62f030 .functor AND 1, L_000001dc6a5b5560, L_000001dc6a5b4340, C4<1>, C4<1>;
L_000001dc6a62f1f0 .functor AND 1, L_000001dc6a5b5e20, L_000001dc6a5b5560, C4<1>, C4<1>;
L_000001dc6a62e1c0 .functor OR 1, L_000001dc6a62eb60, L_000001dc6a62f030, L_000001dc6a62f1f0, C4<0>;
v000001dc6a56a710_0 .net "a", 0 0, L_000001dc6a5b5e20;  1 drivers
v000001dc6a5693b0_0 .net "b", 0 0, L_000001dc6a5b5560;  1 drivers
v000001dc6a5680f0_0 .net "cin", 0 0, L_000001dc6a5b4340;  1 drivers
v000001dc6a568190_0 .net "cout", 0 0, L_000001dc6a62e1c0;  1 drivers
v000001dc6a569c70_0 .net "sum", 0 0, L_000001dc6a62fab0;  1 drivers
v000001dc6a568f50_0 .net "temp1", 0 0, L_000001dc6a62eb60;  1 drivers
v000001dc6a5684b0_0 .net "temp2", 0 0, L_000001dc6a62f030;  1 drivers
v000001dc6a56a490_0 .net "temp3", 0 0, L_000001dc6a62f1f0;  1 drivers
S_000001dc6a57b760 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a57f130;
 .timescale -9 -9;
P_000001dc6a3c3c10 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a62f730 .functor XOR 1, L_000001dc6a5b5ec0, L_000001dc6a5b5600, C4<0>, C4<0>;
v000001dc6a569310_0 .net *"_ivl_4", 0 0, L_000001dc6a5b5ec0;  1 drivers
v000001dc6a569630_0 .net *"_ivl_5", 0 0, L_000001dc6a5b5600;  1 drivers
S_000001dc6a57bda0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a57b760;
 .timescale -9 -9;
L_000001dc6a62e8c0 .functor AND 1, L_000001dc6a5b5ce0, L_000001dc6a5b4020, C4<1>, C4<1>;
v000001dc6a569450_0 .net *"_ivl_1", 0 0, L_000001dc6a5b5ce0;  1 drivers
v000001dc6a568b90_0 .net *"_ivl_2", 0 0, L_000001dc6a5b4020;  1 drivers
S_000001dc6a57ec80 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62e3f0 .functor XOR 1, L_000001dc6a5b52e0, L_000001dc6a5b5c40, L_000001dc6a5b43e0, C4<0>;
L_000001dc6a62e310 .functor AND 1, L_000001dc6a5b52e0, L_000001dc6a5b43e0, C4<1>, C4<1>;
L_000001dc6a62ebd0 .functor AND 1, L_000001dc6a5b5c40, L_000001dc6a5b43e0, C4<1>, C4<1>;
L_000001dc6a62ec40 .functor AND 1, L_000001dc6a5b52e0, L_000001dc6a5b5c40, C4<1>, C4<1>;
L_000001dc6a62fb20 .functor OR 1, L_000001dc6a62e310, L_000001dc6a62ebd0, L_000001dc6a62ec40, C4<0>;
v000001dc6a56a030_0 .net "a", 0 0, L_000001dc6a5b52e0;  1 drivers
v000001dc6a569590_0 .net "b", 0 0, L_000001dc6a5b5c40;  1 drivers
v000001dc6a569db0_0 .net "cin", 0 0, L_000001dc6a5b43e0;  1 drivers
v000001dc6a568230_0 .net "cout", 0 0, L_000001dc6a62fb20;  1 drivers
v000001dc6a5685f0_0 .net "sum", 0 0, L_000001dc6a62e3f0;  1 drivers
v000001dc6a569ef0_0 .net "temp1", 0 0, L_000001dc6a62e310;  1 drivers
v000001dc6a568ff0_0 .net "temp2", 0 0, L_000001dc6a62ebd0;  1 drivers
v000001dc6a568c30_0 .net "temp3", 0 0, L_000001dc6a62ec40;  1 drivers
S_000001dc6a57bf30 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a57f130;
 .timescale -9 -9;
P_000001dc6a3c3cd0 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a62ed90 .functor XOR 1, L_000001dc6a5b5d80, L_000001dc6a5b4520, C4<0>, C4<0>;
v000001dc6a569b30_0 .net *"_ivl_4", 0 0, L_000001dc6a5b5d80;  1 drivers
v000001dc6a5696d0_0 .net *"_ivl_5", 0 0, L_000001dc6a5b4520;  1 drivers
S_000001dc6a57c0c0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a57bf30;
 .timescale -9 -9;
L_000001dc6a62f810 .functor AND 1, L_000001dc6a5b5740, L_000001dc6a5b4ca0, C4<1>, C4<1>;
v000001dc6a56a2b0_0 .net *"_ivl_1", 0 0, L_000001dc6a5b5740;  1 drivers
v000001dc6a56a0d0_0 .net *"_ivl_2", 0 0, L_000001dc6a5b4ca0;  1 drivers
S_000001dc6a57de70 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57bf30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62ecb0 .functor XOR 1, L_000001dc6a5b59c0, L_000001dc6a5b4b60, L_000001dc6a5b56a0, C4<0>;
L_000001dc6a62f7a0 .functor AND 1, L_000001dc6a5b59c0, L_000001dc6a5b56a0, C4<1>, C4<1>;
L_000001dc6a62e620 .functor AND 1, L_000001dc6a5b4b60, L_000001dc6a5b56a0, C4<1>, C4<1>;
L_000001dc6a62efc0 .functor AND 1, L_000001dc6a5b59c0, L_000001dc6a5b4b60, C4<1>, C4<1>;
L_000001dc6a62f0a0 .functor OR 1, L_000001dc6a62f7a0, L_000001dc6a62e620, L_000001dc6a62efc0, C4<0>;
v000001dc6a567fb0_0 .net "a", 0 0, L_000001dc6a5b59c0;  1 drivers
v000001dc6a5682d0_0 .net "b", 0 0, L_000001dc6a5b4b60;  1 drivers
v000001dc6a56a350_0 .net "cin", 0 0, L_000001dc6a5b56a0;  1 drivers
v000001dc6a568410_0 .net "cout", 0 0, L_000001dc6a62f0a0;  1 drivers
v000001dc6a569810_0 .net "sum", 0 0, L_000001dc6a62ecb0;  1 drivers
v000001dc6a56a3f0_0 .net "temp1", 0 0, L_000001dc6a62f7a0;  1 drivers
v000001dc6a5699f0_0 .net "temp2", 0 0, L_000001dc6a62e620;  1 drivers
v000001dc6a568730_0 .net "temp3", 0 0, L_000001dc6a62efc0;  1 drivers
S_000001dc6a57c250 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a57f130;
 .timescale -9 -9;
P_000001dc6a3c3d10 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a62e230 .functor XOR 1, L_000001dc6a5b4f20, L_000001dc6a5b5240, C4<0>, C4<0>;
v000001dc6a56c290_0 .net *"_ivl_4", 0 0, L_000001dc6a5b4f20;  1 drivers
v000001dc6a56bbb0_0 .net *"_ivl_5", 0 0, L_000001dc6a5b5240;  1 drivers
S_000001dc6a57d1f0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a57c250;
 .timescale -9 -9;
L_000001dc6a62e700 .functor AND 1, L_000001dc6a63fde0, L_000001dc6a6407e0, C4<1>, C4<1>;
v000001dc6a568a50_0 .net *"_ivl_1", 0 0, L_000001dc6a63fde0;  1 drivers
v000001dc6a568370_0 .net *"_ivl_2", 0 0, L_000001dc6a6407e0;  1 drivers
S_000001dc6a57d510 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57c250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62e4d0 .functor XOR 1, L_000001dc6a5b57e0, L_000001dc6a5b4480, L_000001dc6a5b4de0, C4<0>;
L_000001dc6a62e380 .functor AND 1, L_000001dc6a5b57e0, L_000001dc6a5b4de0, C4<1>, C4<1>;
L_000001dc6a62ed20 .functor AND 1, L_000001dc6a5b4480, L_000001dc6a5b4de0, C4<1>, C4<1>;
L_000001dc6a62f180 .functor AND 1, L_000001dc6a5b57e0, L_000001dc6a5b4480, C4<1>, C4<1>;
L_000001dc6a62fb90 .functor OR 1, L_000001dc6a62e380, L_000001dc6a62ed20, L_000001dc6a62f180, C4<0>;
v000001dc6a569770_0 .net "a", 0 0, L_000001dc6a5b57e0;  1 drivers
v000001dc6a568550_0 .net "b", 0 0, L_000001dc6a5b4480;  1 drivers
v000001dc6a568690_0 .net "cin", 0 0, L_000001dc6a5b4de0;  1 drivers
v000001dc6a5687d0_0 .net "cout", 0 0, L_000001dc6a62fb90;  1 drivers
v000001dc6a568cd0_0 .net "sum", 0 0, L_000001dc6a62e4d0;  1 drivers
v000001dc6a56cd30_0 .net "temp1", 0 0, L_000001dc6a62e380;  1 drivers
v000001dc6a56c0b0_0 .net "temp2", 0 0, L_000001dc6a62ed20;  1 drivers
v000001dc6a56b930_0 .net "temp3", 0 0, L_000001dc6a62f180;  1 drivers
S_000001dc6a57e190 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a57e4b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a62f960 .functor AND 1, L_000001dc6a63ea80, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a62e2a0 .functor AND 1, L_000001dc6a63f840, L_000001dc6a62e540, C4<1>, C4<1>;
L_000001dc6a62e540 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a62e5b0 .functor OR 1, L_000001dc6a62f960, L_000001dc6a62e2a0, C4<0>, C4<0>;
v000001dc6a56b4d0_0 .net *"_ivl_2", 0 0, L_000001dc6a62e540;  1 drivers
v000001dc6a56cf10_0 .net "a", 0 0, L_000001dc6a63ea80;  1 drivers
v000001dc6a56b7f0_0 .net "b", 0 0, L_000001dc6a63f840;  1 drivers
v000001dc6a56b110_0 .net "out", 0 0, L_000001dc6a62e5b0;  1 drivers
v000001dc6a56b9d0_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a56bb10_0 .net "temp1", 0 0, L_000001dc6a62f960;  1 drivers
v000001dc6a56b890_0 .net "temp2", 0 0, L_000001dc6a62e2a0;  1 drivers
S_000001dc6a57d6a0 .scope generate, "named2[104]" "named2[104]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c3d90 .param/l "i" 0 3 34, +C4<01101000>;
S_000001dc6a57d830 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a57d6a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3c4110 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a628ce0 .functor BUFZ 1, L_000001dc6a6413c0, C4<0>, C4<0>, C4<0>;
v000001dc6a570b10_0 .net *"_ivl_109", 0 0, L_000001dc6a629760;  1 drivers
v000001dc6a56fc10_0 .net *"_ivl_114", 0 0, L_000001dc6a629060;  1 drivers
v000001dc6a570cf0_0 .net *"_ivl_122", 0 0, L_000001dc6a628ce0;  1 drivers
L_000001dc6a5b6af8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a570070_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6af8;  1 drivers
L_000001dc6a5b6b40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a5711f0_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6b40;  1 drivers
v000001dc6a571ab0_0 .net *"_ivl_18", 0 0, L_000001dc6a62fdc0;  1 drivers
v000001dc6a571010_0 .net *"_ivl_22", 0 0, L_000001dc6a62fff0;  1 drivers
v000001dc6a570e30_0 .net *"_ivl_33", 0 0, L_000001dc6a62fe30;  1 drivers
v000001dc6a570bb0_0 .net *"_ivl_37", 0 0, L_000001dc6a62fc70;  1 drivers
v000001dc6a571d30_0 .net *"_ivl_48", 0 0, L_000001dc6a62fce0;  1 drivers
v000001dc6a5704d0_0 .net *"_ivl_52", 0 0, L_000001dc6a62fea0;  1 drivers
v000001dc6a570250_0 .net *"_ivl_63", 0 0, L_000001dc6a630530;  1 drivers
v000001dc6a571830_0 .net *"_ivl_67", 0 0, L_000001dc6a62ff10;  1 drivers
v000001dc6a570c50_0 .net *"_ivl_7", 0 0, L_000001dc6a62e7e0;  1 drivers
v000001dc6a5715b0_0 .net *"_ivl_78", 0 0, L_000001dc6a630290;  1 drivers
v000001dc6a56f990_0 .net *"_ivl_82", 0 0, L_000001dc6a630370;  1 drivers
v000001dc6a571970_0 .net *"_ivl_93", 0 0, L_000001dc6a629530;  1 drivers
v000001dc6a570750_0 .net *"_ivl_97", 0 0, L_000001dc6a629c30;  1 drivers
v000001dc6a570d90_0 .net "a", 7 0, L_000001dc6a6427c0;  1 drivers
v000001dc6a5713d0_0 .net "b", 7 0, L_000001dc6a642ea0;  1 drivers
v000001dc6a571f10_0 .net "cin", 0 0, L_000001dc6a6413c0;  1 drivers
v000001dc6a570ed0_0 .net "cout", 8 0, L_000001dc6a642540;  1 drivers
v000001dc6a570570_0 .net "kcout", 0 0, L_000001dc6a6420e0;  1 drivers
RS_000001dc6a4be5d8 .resolv tri, L_000001dc6a642040, L_000001dc6a641e60;
v000001dc6a5710b0_0 .net8 "moderator", 7 0, RS_000001dc6a4be5d8;  2 drivers
v000001dc6a571b50_0 .net "moderator_and", 7 0, L_000001dc6a642400;  1 drivers
v000001dc6a570f70_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a570930_0 .net "sum", 7 0, L_000001dc6a63fc00;  1 drivers
L_000001dc6a63fd40 .part L_000001dc6a6427c0, 0, 1;
L_000001dc6a63eb20 .part L_000001dc6a642ea0, 0, 1;
L_000001dc6a640b00 .part L_000001dc6a642540, 0, 1;
L_000001dc6a63f340 .part L_000001dc6a6427c0, 0, 1;
L_000001dc6a640060 .part L_000001dc6a642ea0, 0, 1;
L_000001dc6a63e940 .part L_000001dc6a6427c0, 1, 1;
L_000001dc6a63ebc0 .part L_000001dc6a642ea0, 1, 1;
L_000001dc6a63fe80 .part L_000001dc6a642540, 1, 1;
L_000001dc6a63ff20 .part L_000001dc6a6427c0, 1, 1;
L_000001dc6a640560 .part L_000001dc6a642ea0, 1, 1;
L_000001dc6a640240 .part L_000001dc6a642400, 0, 1;
L_000001dc6a63eee0 .part RS_000001dc6a4be5d8, 1, 1;
L_000001dc6a63ec60 .part L_000001dc6a6427c0, 2, 1;
L_000001dc6a63f7a0 .part L_000001dc6a642ea0, 2, 1;
L_000001dc6a640740 .part L_000001dc6a642540, 2, 1;
L_000001dc6a63ffc0 .part L_000001dc6a6427c0, 2, 1;
L_000001dc6a640ba0 .part L_000001dc6a642ea0, 2, 1;
L_000001dc6a640100 .part L_000001dc6a642400, 1, 1;
L_000001dc6a63f0c0 .part RS_000001dc6a4be5d8, 2, 1;
L_000001dc6a63f980 .part L_000001dc6a6427c0, 3, 1;
L_000001dc6a63e8a0 .part L_000001dc6a642ea0, 3, 1;
L_000001dc6a6402e0 .part L_000001dc6a642540, 3, 1;
L_000001dc6a63f700 .part L_000001dc6a6427c0, 3, 1;
L_000001dc6a640c40 .part L_000001dc6a642ea0, 3, 1;
L_000001dc6a63f480 .part L_000001dc6a642400, 2, 1;
L_000001dc6a640d80 .part RS_000001dc6a4be5d8, 3, 1;
L_000001dc6a640380 .part L_000001dc6a6427c0, 4, 1;
L_000001dc6a63f5c0 .part L_000001dc6a642ea0, 4, 1;
L_000001dc6a640ec0 .part L_000001dc6a642540, 4, 1;
L_000001dc6a640420 .part L_000001dc6a6427c0, 4, 1;
L_000001dc6a640f60 .part L_000001dc6a642ea0, 4, 1;
L_000001dc6a6404c0 .part L_000001dc6a642400, 3, 1;
L_000001dc6a640920 .part RS_000001dc6a4be5d8, 4, 1;
L_000001dc6a63f8e0 .part L_000001dc6a6427c0, 5, 1;
L_000001dc6a63e9e0 .part L_000001dc6a642ea0, 5, 1;
L_000001dc6a63fa20 .part L_000001dc6a642540, 5, 1;
L_000001dc6a63ed00 .part L_000001dc6a6427c0, 5, 1;
L_000001dc6a63fac0 .part L_000001dc6a642ea0, 5, 1;
L_000001dc6a640880 .part L_000001dc6a642400, 4, 1;
L_000001dc6a6409c0 .part RS_000001dc6a4be5d8, 5, 1;
L_000001dc6a63f200 .part L_000001dc6a6427c0, 6, 1;
L_000001dc6a63ee40 .part L_000001dc6a642ea0, 6, 1;
L_000001dc6a640a60 .part L_000001dc6a642540, 6, 1;
L_000001dc6a640ce0 .part L_000001dc6a6427c0, 6, 1;
L_000001dc6a63ef80 .part L_000001dc6a642ea0, 6, 1;
L_000001dc6a63f020 .part L_000001dc6a642400, 5, 1;
L_000001dc6a63f160 .part RS_000001dc6a4be5d8, 6, 1;
L_000001dc6a63f3e0 .part L_000001dc6a6427c0, 7, 1;
L_000001dc6a63fb60 .part L_000001dc6a642ea0, 7, 1;
L_000001dc6a63f520 .part L_000001dc6a642540, 7, 1;
LS_000001dc6a63fc00_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62f260, L_000001dc6a630920, L_000001dc6a630450, L_000001dc6a6300d0;
LS_000001dc6a63fc00_0_4 .concat8 [ 1 1 1 1], L_000001dc6a6307d0, L_000001dc6a630060, L_000001dc6a629450, L_000001dc6a629a70;
L_000001dc6a63fc00 .concat8 [ 4 4 0 0], LS_000001dc6a63fc00_0_0, LS_000001dc6a63fc00_0_4;
LS_000001dc6a642040_0_0 .concat8 [ 1 1 1 1], L_000001dc6a62e7e0, L_000001dc6a62fdc0, L_000001dc6a62fe30, L_000001dc6a62fce0;
LS_000001dc6a642040_0_4 .concat8 [ 1 1 1 1], L_000001dc6a630530, L_000001dc6a630290, L_000001dc6a629530, L_000001dc6a629760;
L_000001dc6a642040 .concat8 [ 4 4 0 0], LS_000001dc6a642040_0_0, LS_000001dc6a642040_0_4;
L_000001dc6a641dc0 .part L_000001dc6a6427c0, 7, 1;
L_000001dc6a641aa0 .part L_000001dc6a642ea0, 7, 1;
L_000001dc6a6411e0 .part L_000001dc6a642400, 6, 1;
L_000001dc6a641d20 .part RS_000001dc6a4be5d8, 7, 1;
LS_000001dc6a642540_0_0 .concat8 [ 1 1 1 1], L_000001dc6a628ce0, L_000001dc6a62e000, L_000001dc6a62fd50, L_000001dc6a6308b0;
LS_000001dc6a642540_0_4 .concat8 [ 1 1 1 1], L_000001dc6a6304c0, L_000001dc6a6306f0, L_000001dc6a630680, L_000001dc6a629140;
LS_000001dc6a642540_0_8 .concat8 [ 1 0 0 0], L_000001dc6a629d80;
L_000001dc6a642540 .concat8 [ 4 4 1 0], LS_000001dc6a642540_0_0, LS_000001dc6a642540_0_4, LS_000001dc6a642540_0_8;
L_000001dc6a641e60 .part/pv L_000001dc6a5b6af8, 0, 1, 8;
LS_000001dc6a642400_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6b40, L_000001dc6a62fff0, L_000001dc6a62fc70, L_000001dc6a62fea0;
LS_000001dc6a642400_0_4 .concat8 [ 1 1 1 1], L_000001dc6a62ff10, L_000001dc6a630370, L_000001dc6a629c30, L_000001dc6a629060;
L_000001dc6a642400 .concat8 [ 4 4 0 0], LS_000001dc6a642400_0_0, LS_000001dc6a642400_0_4;
L_000001dc6a641fa0 .part L_000001dc6a642400, 7, 1;
L_000001dc6a6420e0 .part L_000001dc6a642540, 8, 1;
S_000001dc6a57e320 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a57d830;
 .timescale -9 -9;
P_000001dc6a3c3e50 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a62e7e0 .functor XOR 1, L_000001dc6a63f340, L_000001dc6a640060, C4<0>, C4<0>;
v000001dc6a56bd90_0 .net *"_ivl_4", 0 0, L_000001dc6a63f340;  1 drivers
v000001dc6a56c1f0_0 .net *"_ivl_5", 0 0, L_000001dc6a640060;  1 drivers
S_000001dc6a57e640 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57e320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62f260 .functor XOR 1, L_000001dc6a63fd40, L_000001dc6a63eb20, L_000001dc6a640b00, C4<0>;
L_000001dc6a62fa40 .functor AND 1, L_000001dc6a63fd40, L_000001dc6a640b00, C4<1>, C4<1>;
L_000001dc6a62e930 .functor AND 1, L_000001dc6a63eb20, L_000001dc6a640b00, C4<1>, C4<1>;
L_000001dc6a62e770 .functor AND 1, L_000001dc6a63fd40, L_000001dc6a63eb20, C4<1>, C4<1>;
L_000001dc6a62e000 .functor OR 1, L_000001dc6a62fa40, L_000001dc6a62e930, L_000001dc6a62e770, C4<0>;
v000001dc6a56b430_0 .net "a", 0 0, L_000001dc6a63fd40;  1 drivers
v000001dc6a56ca10_0 .net "b", 0 0, L_000001dc6a63eb20;  1 drivers
v000001dc6a56c150_0 .net "cin", 0 0, L_000001dc6a640b00;  1 drivers
v000001dc6a56bed0_0 .net "cout", 0 0, L_000001dc6a62e000;  1 drivers
v000001dc6a56b2f0_0 .net "sum", 0 0, L_000001dc6a62f260;  1 drivers
v000001dc6a56b610_0 .net "temp1", 0 0, L_000001dc6a62fa40;  1 drivers
v000001dc6a56c650_0 .net "temp2", 0 0, L_000001dc6a62e930;  1 drivers
v000001dc6a56bf70_0 .net "temp3", 0 0, L_000001dc6a62e770;  1 drivers
S_000001dc6a57e7d0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a57d830;
 .timescale -9 -9;
P_000001dc6a3c4250 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a62fdc0 .functor XOR 1, L_000001dc6a63ff20, L_000001dc6a640560, C4<0>, C4<0>;
v000001dc6a56cb50_0 .net *"_ivl_4", 0 0, L_000001dc6a63ff20;  1 drivers
v000001dc6a56cbf0_0 .net *"_ivl_5", 0 0, L_000001dc6a640560;  1 drivers
S_000001dc6a57ee10 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a57e7d0;
 .timescale -9 -9;
L_000001dc6a62fff0 .functor AND 1, L_000001dc6a640240, L_000001dc6a63eee0, C4<1>, C4<1>;
v000001dc6a56b750_0 .net *"_ivl_1", 0 0, L_000001dc6a640240;  1 drivers
v000001dc6a56c3d0_0 .net *"_ivl_2", 0 0, L_000001dc6a63eee0;  1 drivers
S_000001dc6a57efa0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a57e7d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a630920 .functor XOR 1, L_000001dc6a63e940, L_000001dc6a63ebc0, L_000001dc6a63fe80, C4<0>;
L_000001dc6a630a70 .functor AND 1, L_000001dc6a63e940, L_000001dc6a63fe80, C4<1>, C4<1>;
L_000001dc6a630760 .functor AND 1, L_000001dc6a63ebc0, L_000001dc6a63fe80, C4<1>, C4<1>;
L_000001dc6a630300 .functor AND 1, L_000001dc6a63e940, L_000001dc6a63ebc0, C4<1>, C4<1>;
L_000001dc6a62fd50 .functor OR 1, L_000001dc6a630a70, L_000001dc6a630760, L_000001dc6a630300, C4<0>;
v000001dc6a56b1b0_0 .net "a", 0 0, L_000001dc6a63e940;  1 drivers
v000001dc6a56c790_0 .net "b", 0 0, L_000001dc6a63ebc0;  1 drivers
v000001dc6a56c830_0 .net "cin", 0 0, L_000001dc6a63fe80;  1 drivers
v000001dc6a56cab0_0 .net "cout", 0 0, L_000001dc6a62fd50;  1 drivers
v000001dc6a56acb0_0 .net "sum", 0 0, L_000001dc6a630920;  1 drivers
v000001dc6a56a850_0 .net "temp1", 0 0, L_000001dc6a630a70;  1 drivers
v000001dc6a56c8d0_0 .net "temp2", 0 0, L_000001dc6a630760;  1 drivers
v000001dc6a56c970_0 .net "temp3", 0 0, L_000001dc6a630300;  1 drivers
S_000001dc6a58afc0 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a57d830;
 .timescale -9 -9;
P_000001dc6a3c4190 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a62fe30 .functor XOR 1, L_000001dc6a63ffc0, L_000001dc6a640ba0, C4<0>, C4<0>;
v000001dc6a56e630_0 .net *"_ivl_4", 0 0, L_000001dc6a63ffc0;  1 drivers
v000001dc6a56d370_0 .net *"_ivl_5", 0 0, L_000001dc6a640ba0;  1 drivers
S_000001dc6a588400 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58afc0;
 .timescale -9 -9;
L_000001dc6a62fc70 .functor AND 1, L_000001dc6a640100, L_000001dc6a63f0c0, C4<1>, C4<1>;
v000001dc6a56a7b0_0 .net *"_ivl_1", 0 0, L_000001dc6a640100;  1 drivers
v000001dc6a56adf0_0 .net *"_ivl_2", 0 0, L_000001dc6a63f0c0;  1 drivers
S_000001dc6a58d3b0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58afc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a630450 .functor XOR 1, L_000001dc6a63ec60, L_000001dc6a63f7a0, L_000001dc6a640740, C4<0>;
L_000001dc6a630990 .functor AND 1, L_000001dc6a63ec60, L_000001dc6a640740, C4<1>, C4<1>;
L_000001dc6a630a00 .functor AND 1, L_000001dc6a63f7a0, L_000001dc6a640740, C4<1>, C4<1>;
L_000001dc6a6301b0 .functor AND 1, L_000001dc6a63ec60, L_000001dc6a63f7a0, C4<1>, C4<1>;
L_000001dc6a6308b0 .functor OR 1, L_000001dc6a630990, L_000001dc6a630a00, L_000001dc6a6301b0, C4<0>;
v000001dc6a56ae90_0 .net "a", 0 0, L_000001dc6a63ec60;  1 drivers
v000001dc6a56e270_0 .net "b", 0 0, L_000001dc6a63f7a0;  1 drivers
v000001dc6a56d2d0_0 .net "cin", 0 0, L_000001dc6a640740;  1 drivers
v000001dc6a56d410_0 .net "cout", 0 0, L_000001dc6a6308b0;  1 drivers
v000001dc6a56da50_0 .net "sum", 0 0, L_000001dc6a630450;  1 drivers
v000001dc6a56e950_0 .net "temp1", 0 0, L_000001dc6a630990;  1 drivers
v000001dc6a56d230_0 .net "temp2", 0 0, L_000001dc6a630a00;  1 drivers
v000001dc6a56e3b0_0 .net "temp3", 0 0, L_000001dc6a6301b0;  1 drivers
S_000001dc6a58aca0 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a57d830;
 .timescale -9 -9;
P_000001dc6a3c3e90 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a62fce0 .functor XOR 1, L_000001dc6a63f700, L_000001dc6a640c40, C4<0>, C4<0>;
v000001dc6a56ebd0_0 .net *"_ivl_4", 0 0, L_000001dc6a63f700;  1 drivers
v000001dc6a56e090_0 .net *"_ivl_5", 0 0, L_000001dc6a640c40;  1 drivers
S_000001dc6a58b150 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58aca0;
 .timescale -9 -9;
L_000001dc6a62fea0 .functor AND 1, L_000001dc6a63f480, L_000001dc6a640d80, C4<1>, C4<1>;
v000001dc6a56daf0_0 .net *"_ivl_1", 0 0, L_000001dc6a63f480;  1 drivers
v000001dc6a56dcd0_0 .net *"_ivl_2", 0 0, L_000001dc6a640d80;  1 drivers
S_000001dc6a58d540 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58aca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6300d0 .functor XOR 1, L_000001dc6a63f980, L_000001dc6a63e8a0, L_000001dc6a6402e0, C4<0>;
L_000001dc6a630ae0 .functor AND 1, L_000001dc6a63f980, L_000001dc6a6402e0, C4<1>, C4<1>;
L_000001dc6a62fc00 .functor AND 1, L_000001dc6a63e8a0, L_000001dc6a6402e0, C4<1>, C4<1>;
L_000001dc6a6303e0 .functor AND 1, L_000001dc6a63f980, L_000001dc6a63e8a0, C4<1>, C4<1>;
L_000001dc6a6304c0 .functor OR 1, L_000001dc6a630ae0, L_000001dc6a62fc00, L_000001dc6a6303e0, C4<0>;
v000001dc6a56d910_0 .net "a", 0 0, L_000001dc6a63f980;  1 drivers
v000001dc6a56e9f0_0 .net "b", 0 0, L_000001dc6a63e8a0;  1 drivers
v000001dc6a56e310_0 .net "cin", 0 0, L_000001dc6a6402e0;  1 drivers
v000001dc6a56dd70_0 .net "cout", 0 0, L_000001dc6a6304c0;  1 drivers
v000001dc6a56d7d0_0 .net "sum", 0 0, L_000001dc6a6300d0;  1 drivers
v000001dc6a56d870_0 .net "temp1", 0 0, L_000001dc6a630ae0;  1 drivers
v000001dc6a56f170_0 .net "temp2", 0 0, L_000001dc6a62fc00;  1 drivers
v000001dc6a56eef0_0 .net "temp3", 0 0, L_000001dc6a6303e0;  1 drivers
S_000001dc6a5899e0 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a57d830;
 .timescale -9 -9;
P_000001dc6a3c41d0 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a630530 .functor XOR 1, L_000001dc6a640420, L_000001dc6a640f60, C4<0>, C4<0>;
v000001dc6a56e4f0_0 .net *"_ivl_4", 0 0, L_000001dc6a640420;  1 drivers
v000001dc6a56d4b0_0 .net *"_ivl_5", 0 0, L_000001dc6a640f60;  1 drivers
S_000001dc6a58c730 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a5899e0;
 .timescale -9 -9;
L_000001dc6a62ff10 .functor AND 1, L_000001dc6a6404c0, L_000001dc6a640920, C4<1>, C4<1>;
v000001dc6a56f490_0 .net *"_ivl_1", 0 0, L_000001dc6a6404c0;  1 drivers
v000001dc6a56e450_0 .net *"_ivl_2", 0 0, L_000001dc6a640920;  1 drivers
S_000001dc6a58ab10 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a5899e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6307d0 .functor XOR 1, L_000001dc6a640380, L_000001dc6a63f5c0, L_000001dc6a640ec0, C4<0>;
L_000001dc6a630610 .functor AND 1, L_000001dc6a640380, L_000001dc6a640ec0, C4<1>, C4<1>;
L_000001dc6a62ff80 .functor AND 1, L_000001dc6a63f5c0, L_000001dc6a640ec0, C4<1>, C4<1>;
L_000001dc6a630220 .functor AND 1, L_000001dc6a640380, L_000001dc6a63f5c0, C4<1>, C4<1>;
L_000001dc6a6306f0 .functor OR 1, L_000001dc6a630610, L_000001dc6a62ff80, L_000001dc6a630220, C4<0>;
v000001dc6a56d9b0_0 .net "a", 0 0, L_000001dc6a640380;  1 drivers
v000001dc6a56db90_0 .net "b", 0 0, L_000001dc6a63f5c0;  1 drivers
v000001dc6a56df50_0 .net "cin", 0 0, L_000001dc6a640ec0;  1 drivers
v000001dc6a56edb0_0 .net "cout", 0 0, L_000001dc6a6306f0;  1 drivers
v000001dc6a56ec70_0 .net "sum", 0 0, L_000001dc6a6307d0;  1 drivers
v000001dc6a56eb30_0 .net "temp1", 0 0, L_000001dc6a630610;  1 drivers
v000001dc6a56f710_0 .net "temp2", 0 0, L_000001dc6a62ff80;  1 drivers
v000001dc6a56de10_0 .net "temp3", 0 0, L_000001dc6a630220;  1 drivers
S_000001dc6a587aa0 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a57d830;
 .timescale -9 -9;
P_000001dc6a3c3f50 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a630290 .functor XOR 1, L_000001dc6a63ed00, L_000001dc6a63fac0, C4<0>, C4<0>;
v000001dc6a56e770_0 .net *"_ivl_4", 0 0, L_000001dc6a63ed00;  1 drivers
v000001dc6a56f030_0 .net *"_ivl_5", 0 0, L_000001dc6a63fac0;  1 drivers
S_000001dc6a58c0f0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a587aa0;
 .timescale -9 -9;
L_000001dc6a630370 .functor AND 1, L_000001dc6a640880, L_000001dc6a6409c0, C4<1>, C4<1>;
v000001dc6a56d550_0 .net *"_ivl_1", 0 0, L_000001dc6a640880;  1 drivers
v000001dc6a56d5f0_0 .net *"_ivl_2", 0 0, L_000001dc6a6409c0;  1 drivers
S_000001dc6a58a020 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a587aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a630060 .functor XOR 1, L_000001dc6a63f8e0, L_000001dc6a63e9e0, L_000001dc6a63fa20, C4<0>;
L_000001dc6a630140 .functor AND 1, L_000001dc6a63f8e0, L_000001dc6a63fa20, C4<1>, C4<1>;
L_000001dc6a6305a0 .functor AND 1, L_000001dc6a63e9e0, L_000001dc6a63fa20, C4<1>, C4<1>;
L_000001dc6a630840 .functor AND 1, L_000001dc6a63f8e0, L_000001dc6a63e9e0, C4<1>, C4<1>;
L_000001dc6a630680 .functor OR 1, L_000001dc6a630140, L_000001dc6a6305a0, L_000001dc6a630840, C4<0>;
v000001dc6a56ed10_0 .net "a", 0 0, L_000001dc6a63f8e0;  1 drivers
v000001dc6a56ef90_0 .net "b", 0 0, L_000001dc6a63e9e0;  1 drivers
v000001dc6a56e6d0_0 .net "cin", 0 0, L_000001dc6a63fa20;  1 drivers
v000001dc6a56d690_0 .net "cout", 0 0, L_000001dc6a630680;  1 drivers
v000001dc6a56e130_0 .net "sum", 0 0, L_000001dc6a630060;  1 drivers
v000001dc6a56f0d0_0 .net "temp1", 0 0, L_000001dc6a630140;  1 drivers
v000001dc6a56dc30_0 .net "temp2", 0 0, L_000001dc6a6305a0;  1 drivers
v000001dc6a56e590_0 .net "temp3", 0 0, L_000001dc6a630840;  1 drivers
S_000001dc6a588270 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a57d830;
 .timescale -9 -9;
P_000001dc6a3c3f10 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a629530 .functor XOR 1, L_000001dc6a640ce0, L_000001dc6a63ef80, C4<0>, C4<0>;
v000001dc6a56ee50_0 .net *"_ivl_4", 0 0, L_000001dc6a640ce0;  1 drivers
v000001dc6a56f2b0_0 .net *"_ivl_5", 0 0, L_000001dc6a63ef80;  1 drivers
S_000001dc6a587dc0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a588270;
 .timescale -9 -9;
L_000001dc6a629c30 .functor AND 1, L_000001dc6a63f020, L_000001dc6a63f160, C4<1>, C4<1>;
v000001dc6a56f530_0 .net *"_ivl_1", 0 0, L_000001dc6a63f020;  1 drivers
v000001dc6a56f210_0 .net *"_ivl_2", 0 0, L_000001dc6a63f160;  1 drivers
S_000001dc6a58c280 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a588270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a629450 .functor XOR 1, L_000001dc6a63f200, L_000001dc6a63ee40, L_000001dc6a640a60, C4<0>;
L_000001dc6a628d50 .functor AND 1, L_000001dc6a63f200, L_000001dc6a640a60, C4<1>, C4<1>;
L_000001dc6a628f10 .functor AND 1, L_000001dc6a63ee40, L_000001dc6a640a60, C4<1>, C4<1>;
L_000001dc6a62a5d0 .functor AND 1, L_000001dc6a63f200, L_000001dc6a63ee40, C4<1>, C4<1>;
L_000001dc6a629140 .functor OR 1, L_000001dc6a628d50, L_000001dc6a628f10, L_000001dc6a62a5d0, C4<0>;
v000001dc6a56deb0_0 .net "a", 0 0, L_000001dc6a63f200;  1 drivers
v000001dc6a56ea90_0 .net "b", 0 0, L_000001dc6a63ee40;  1 drivers
v000001dc6a56e810_0 .net "cin", 0 0, L_000001dc6a640a60;  1 drivers
v000001dc6a56e8b0_0 .net "cout", 0 0, L_000001dc6a629140;  1 drivers
v000001dc6a56d190_0 .net "sum", 0 0, L_000001dc6a629450;  1 drivers
v000001dc6a56f670_0 .net "temp1", 0 0, L_000001dc6a628d50;  1 drivers
v000001dc6a56dff0_0 .net "temp2", 0 0, L_000001dc6a628f10;  1 drivers
v000001dc6a56e1d0_0 .net "temp3", 0 0, L_000001dc6a62a5d0;  1 drivers
S_000001dc6a589b70 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a57d830;
 .timescale -9 -9;
P_000001dc6a3c3f90 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a629760 .functor XOR 1, L_000001dc6a641dc0, L_000001dc6a641aa0, C4<0>, C4<0>;
v000001dc6a570a70_0 .net *"_ivl_4", 0 0, L_000001dc6a641dc0;  1 drivers
v000001dc6a5709d0_0 .net *"_ivl_5", 0 0, L_000001dc6a641aa0;  1 drivers
S_000001dc6a58cbe0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a589b70;
 .timescale -9 -9;
L_000001dc6a629060 .functor AND 1, L_000001dc6a6411e0, L_000001dc6a641d20, C4<1>, C4<1>;
v000001dc6a56f350_0 .net *"_ivl_1", 0 0, L_000001dc6a6411e0;  1 drivers
v000001dc6a56f3f0_0 .net *"_ivl_2", 0 0, L_000001dc6a641d20;  1 drivers
S_000001dc6a5880e0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a589b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a629a70 .functor XOR 1, L_000001dc6a63f3e0, L_000001dc6a63fb60, L_000001dc6a63f520, C4<0>;
L_000001dc6a6293e0 .functor AND 1, L_000001dc6a63f3e0, L_000001dc6a63f520, C4<1>, C4<1>;
L_000001dc6a62a480 .functor AND 1, L_000001dc6a63fb60, L_000001dc6a63f520, C4<1>, C4<1>;
L_000001dc6a62a100 .functor AND 1, L_000001dc6a63f3e0, L_000001dc6a63fb60, C4<1>, C4<1>;
L_000001dc6a629d80 .functor OR 1, L_000001dc6a6293e0, L_000001dc6a62a480, L_000001dc6a62a100, C4<0>;
v000001dc6a56d730_0 .net "a", 0 0, L_000001dc6a63f3e0;  1 drivers
v000001dc6a56f5d0_0 .net "b", 0 0, L_000001dc6a63fb60;  1 drivers
v000001dc6a56cfb0_0 .net "cin", 0 0, L_000001dc6a63f520;  1 drivers
v000001dc6a56d050_0 .net "cout", 0 0, L_000001dc6a629d80;  1 drivers
v000001dc6a56d0f0_0 .net "sum", 0 0, L_000001dc6a629a70;  1 drivers
v000001dc6a570890_0 .net "temp1", 0 0, L_000001dc6a6293e0;  1 drivers
v000001dc6a571a10_0 .net "temp2", 0 0, L_000001dc6a62a480;  1 drivers
v000001dc6a56f8f0_0 .net "temp3", 0 0, L_000001dc6a62a100;  1 drivers
S_000001dc6a58ae30 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a57d6a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a628f80 .functor AND 1, L_000001dc6a641f00, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a629990 .functor AND 1, L_000001dc6a6418c0, L_000001dc6a62a640, C4<1>, C4<1>;
L_000001dc6a62a640 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a62a720 .functor OR 1, L_000001dc6a628f80, L_000001dc6a629990, C4<0>, C4<0>;
v000001dc6a571150_0 .net *"_ivl_2", 0 0, L_000001dc6a62a640;  1 drivers
v000001dc6a571290_0 .net "a", 0 0, L_000001dc6a641f00;  1 drivers
v000001dc6a571bf0_0 .net "b", 0 0, L_000001dc6a6418c0;  1 drivers
v000001dc6a571330_0 .net "out", 0 0, L_000001dc6a62a720;  1 drivers
v000001dc6a56fcb0_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a571470_0 .net "temp1", 0 0, L_000001dc6a628f80;  1 drivers
v000001dc6a571510_0 .net "temp2", 0 0, L_000001dc6a629990;  1 drivers
S_000001dc6a58b920 .scope generate, "named2[112]" "named2[112]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3c3dd0 .param/l "i" 0 3 34, +C4<01110000>;
S_000001dc6a58b470 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a58b920;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3bd050 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a66dda0 .functor BUFZ 1, L_000001dc6a645b00, C4<0>, C4<0>, C4<0>;
v000001dc6a576c90_0 .net *"_ivl_109", 0 0, L_000001dc6a66d010;  1 drivers
v000001dc6a575c50_0 .net *"_ivl_114", 0 0, L_000001dc6a66cd00;  1 drivers
v000001dc6a575570_0 .net *"_ivl_122", 0 0, L_000001dc6a66dda0;  1 drivers
L_000001dc6a5b6b88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a575e30_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6b88;  1 drivers
L_000001dc6a5b6bd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a5748f0_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6bd0;  1 drivers
v000001dc6a574c10_0 .net *"_ivl_18", 0 0, L_000001dc6a62a250;  1 drivers
v000001dc6a575930_0 .net *"_ivl_22", 0 0, L_000001dc6a629bc0;  1 drivers
v000001dc6a5768d0_0 .net *"_ivl_33", 0 0, L_000001dc6a629290;  1 drivers
v000001dc6a575cf0_0 .net *"_ivl_37", 0 0, L_000001dc6a62a3a0;  1 drivers
v000001dc6a574a30_0 .net *"_ivl_48", 0 0, L_000001dc6a629d10;  1 drivers
v000001dc6a575610_0 .net *"_ivl_52", 0 0, L_000001dc6a629680;  1 drivers
v000001dc6a576330_0 .net *"_ivl_63", 0 0, L_000001dc6a6296f0;  1 drivers
v000001dc6a576830_0 .net *"_ivl_67", 0 0, L_000001dc6a6297d0;  1 drivers
v000001dc6a575390_0 .net *"_ivl_7", 0 0, L_000001dc6a629b50;  1 drivers
v000001dc6a575250_0 .net *"_ivl_78", 0 0, L_000001dc6a6298b0;  1 drivers
v000001dc6a576150_0 .net *"_ivl_82", 0 0, L_000001dc6a629ed0;  1 drivers
v000001dc6a576970_0 .net *"_ivl_93", 0 0, L_000001dc6a66d400;  1 drivers
v000001dc6a574ad0_0 .net *"_ivl_97", 0 0, L_000001dc6a66d550;  1 drivers
v000001dc6a574990_0 .net "a", 7 0, L_000001dc6a645740;  1 drivers
v000001dc6a5765b0_0 .net "b", 7 0, L_000001dc6a645a60;  1 drivers
v000001dc6a574cb0_0 .net "cin", 0 0, L_000001dc6a645b00;  1 drivers
v000001dc6a575070_0 .net "cout", 8 0, L_000001dc6a645240;  1 drivers
v000001dc6a5761f0_0 .net "kcout", 0 0, L_000001dc6a644b60;  1 drivers
RS_000001dc6a4c06d8 .resolv tri, L_000001dc6a6452e0, L_000001dc6a644480;
v000001dc6a575d90_0 .net8 "moderator", 7 0, RS_000001dc6a4c06d8;  2 drivers
v000001dc6a576a10_0 .net "moderator_and", 7 0, L_000001dc6a6440c0;  1 drivers
v000001dc6a574d50_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a5752f0_0 .net "sum", 7 0, L_000001dc6a645600;  1 drivers
L_000001dc6a642cc0 .part L_000001dc6a645740, 0, 1;
L_000001dc6a643580 .part L_000001dc6a645a60, 0, 1;
L_000001dc6a641820 .part L_000001dc6a645240, 0, 1;
L_000001dc6a642d60 .part L_000001dc6a645740, 0, 1;
L_000001dc6a6425e0 .part L_000001dc6a645a60, 0, 1;
L_000001dc6a642f40 .part L_000001dc6a645740, 1, 1;
L_000001dc6a642180 .part L_000001dc6a645a60, 1, 1;
L_000001dc6a643620 .part L_000001dc6a645240, 1, 1;
L_000001dc6a642fe0 .part L_000001dc6a645740, 1, 1;
L_000001dc6a643120 .part L_000001dc6a645a60, 1, 1;
L_000001dc6a642e00 .part L_000001dc6a6440c0, 0, 1;
L_000001dc6a642680 .part RS_000001dc6a4c06d8, 1, 1;
L_000001dc6a641c80 .part L_000001dc6a645740, 2, 1;
L_000001dc6a643080 .part L_000001dc6a645a60, 2, 1;
L_000001dc6a643300 .part L_000001dc6a645240, 2, 1;
L_000001dc6a642220 .part L_000001dc6a645740, 2, 1;
L_000001dc6a6424a0 .part L_000001dc6a645a60, 2, 1;
L_000001dc6a641b40 .part L_000001dc6a6440c0, 1, 1;
L_000001dc6a642360 .part RS_000001dc6a4c06d8, 2, 1;
L_000001dc6a6422c0 .part L_000001dc6a645740, 3, 1;
L_000001dc6a6433a0 .part L_000001dc6a645a60, 3, 1;
L_000001dc6a6431c0 .part L_000001dc6a645240, 3, 1;
L_000001dc6a643260 .part L_000001dc6a645740, 3, 1;
L_000001dc6a642720 .part L_000001dc6a645a60, 3, 1;
L_000001dc6a643440 .part L_000001dc6a6440c0, 2, 1;
L_000001dc6a642860 .part RS_000001dc6a4c06d8, 3, 1;
L_000001dc6a6416e0 .part L_000001dc6a645740, 4, 1;
L_000001dc6a641640 .part L_000001dc6a645a60, 4, 1;
L_000001dc6a642900 .part L_000001dc6a645240, 4, 1;
L_000001dc6a641460 .part L_000001dc6a645740, 4, 1;
L_000001dc6a643800 .part L_000001dc6a645a60, 4, 1;
L_000001dc6a6415a0 .part L_000001dc6a6440c0, 3, 1;
L_000001dc6a6434e0 .part RS_000001dc6a4c06d8, 4, 1;
L_000001dc6a641960 .part L_000001dc6a645740, 5, 1;
L_000001dc6a641280 .part L_000001dc6a645a60, 5, 1;
L_000001dc6a6436c0 .part L_000001dc6a645240, 5, 1;
L_000001dc6a6410a0 .part L_000001dc6a645740, 5, 1;
L_000001dc6a641a00 .part L_000001dc6a645a60, 5, 1;
L_000001dc6a641140 .part L_000001dc6a6440c0, 4, 1;
L_000001dc6a6429a0 .part RS_000001dc6a4c06d8, 5, 1;
L_000001dc6a641320 .part L_000001dc6a645740, 6, 1;
L_000001dc6a641500 .part L_000001dc6a645a60, 6, 1;
L_000001dc6a641780 .part L_000001dc6a645240, 6, 1;
L_000001dc6a641be0 .part L_000001dc6a645740, 6, 1;
L_000001dc6a642a40 .part L_000001dc6a645a60, 6, 1;
L_000001dc6a642ae0 .part L_000001dc6a6440c0, 5, 1;
L_000001dc6a642b80 .part RS_000001dc6a4c06d8, 6, 1;
L_000001dc6a642c20 .part L_000001dc6a645740, 7, 1;
L_000001dc6a644ca0 .part L_000001dc6a645a60, 7, 1;
L_000001dc6a6439e0 .part L_000001dc6a645240, 7, 1;
LS_000001dc6a645600_0_0 .concat8 [ 1 1 1 1], L_000001dc6a629920, L_000001dc6a6290d0, L_000001dc6a6291b0, L_000001dc6a628e30;
LS_000001dc6a645600_0_4 .concat8 [ 1 1 1 1], L_000001dc6a629300, L_000001dc6a629370, L_000001dc6a62a090, L_000001dc6a66c2f0;
L_000001dc6a645600 .concat8 [ 4 4 0 0], LS_000001dc6a645600_0_0, LS_000001dc6a645600_0_4;
LS_000001dc6a6452e0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a629b50, L_000001dc6a62a250, L_000001dc6a629290, L_000001dc6a629d10;
LS_000001dc6a6452e0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a6296f0, L_000001dc6a6298b0, L_000001dc6a66d400, L_000001dc6a66d010;
L_000001dc6a6452e0 .concat8 [ 4 4 0 0], LS_000001dc6a6452e0_0_0, LS_000001dc6a6452e0_0_4;
L_000001dc6a644700 .part L_000001dc6a645740, 7, 1;
L_000001dc6a644340 .part L_000001dc6a645a60, 7, 1;
L_000001dc6a644fc0 .part L_000001dc6a6440c0, 6, 1;
L_000001dc6a644160 .part RS_000001dc6a4c06d8, 7, 1;
LS_000001dc6a645240_0_0 .concat8 [ 1 1 1 1], L_000001dc6a66dda0, L_000001dc6a628dc0, L_000001dc6a6294c0, L_000001dc6a628c00;
LS_000001dc6a645240_0_4 .concat8 [ 1 1 1 1], L_000001dc6a629610, L_000001dc6a62a4f0, L_000001dc6a62a560, L_000001dc6a66ca60;
LS_000001dc6a645240_0_8 .concat8 [ 1 0 0 0], L_000001dc6a66d160;
L_000001dc6a645240 .concat8 [ 4 4 1 0], LS_000001dc6a645240_0_0, LS_000001dc6a645240_0_4, LS_000001dc6a645240_0_8;
L_000001dc6a644480 .part/pv L_000001dc6a5b6b88, 0, 1, 8;
LS_000001dc6a6440c0_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6bd0, L_000001dc6a629bc0, L_000001dc6a62a3a0, L_000001dc6a629680;
LS_000001dc6a6440c0_0_4 .concat8 [ 1 1 1 1], L_000001dc6a6297d0, L_000001dc6a629ed0, L_000001dc6a66d550, L_000001dc6a66cd00;
L_000001dc6a6440c0 .concat8 [ 4 4 0 0], LS_000001dc6a6440c0_0_0, LS_000001dc6a6440c0_0_4;
L_000001dc6a6459c0 .part L_000001dc6a6440c0, 7, 1;
L_000001dc6a644b60 .part L_000001dc6a645240, 8, 1;
S_000001dc6a588720 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a58b470;
 .timescale -9 -9;
P_000001dc6a3bd390 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a629b50 .functor XOR 1, L_000001dc6a642d60, L_000001dc6a6425e0, C4<0>, C4<0>;
v000001dc6a571dd0_0 .net *"_ivl_4", 0 0, L_000001dc6a642d60;  1 drivers
v000001dc6a5701b0_0 .net *"_ivl_5", 0 0, L_000001dc6a6425e0;  1 drivers
S_000001dc6a588d60 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a588720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a629920 .functor XOR 1, L_000001dc6a642cc0, L_000001dc6a643580, L_000001dc6a641820, C4<0>;
L_000001dc6a629a00 .functor AND 1, L_000001dc6a642cc0, L_000001dc6a641820, C4<1>, C4<1>;
L_000001dc6a629ae0 .functor AND 1, L_000001dc6a643580, L_000001dc6a641820, C4<1>, C4<1>;
L_000001dc6a629f40 .functor AND 1, L_000001dc6a642cc0, L_000001dc6a643580, C4<1>, C4<1>;
L_000001dc6a628dc0 .functor OR 1, L_000001dc6a629a00, L_000001dc6a629ae0, L_000001dc6a629f40, C4<0>;
v000001dc6a56fd50_0 .net "a", 0 0, L_000001dc6a642cc0;  1 drivers
v000001dc6a571650_0 .net "b", 0 0, L_000001dc6a643580;  1 drivers
v000001dc6a570390_0 .net "cin", 0 0, L_000001dc6a641820;  1 drivers
v000001dc6a5702f0_0 .net "cout", 0 0, L_000001dc6a628dc0;  1 drivers
v000001dc6a5716f0_0 .net "sum", 0 0, L_000001dc6a629920;  1 drivers
v000001dc6a571790_0 .net "temp1", 0 0, L_000001dc6a629a00;  1 drivers
v000001dc6a5718d0_0 .net "temp2", 0 0, L_000001dc6a629ae0;  1 drivers
v000001dc6a571c90_0 .net "temp3", 0 0, L_000001dc6a629f40;  1 drivers
S_000001dc6a58bab0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a58b470;
 .timescale -9 -9;
P_000001dc6a3bced0 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a62a250 .functor XOR 1, L_000001dc6a642fe0, L_000001dc6a643120, C4<0>, C4<0>;
v000001dc6a56fb70_0 .net *"_ivl_4", 0 0, L_000001dc6a642fe0;  1 drivers
v000001dc6a5706b0_0 .net *"_ivl_5", 0 0, L_000001dc6a643120;  1 drivers
S_000001dc6a587c30 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58bab0;
 .timescale -9 -9;
L_000001dc6a629bc0 .functor AND 1, L_000001dc6a642e00, L_000001dc6a642680, C4<1>, C4<1>;
v000001dc6a570110_0 .net *"_ivl_1", 0 0, L_000001dc6a642e00;  1 drivers
v000001dc6a5707f0_0 .net *"_ivl_2", 0 0, L_000001dc6a642680;  1 drivers
S_000001dc6a58d6d0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58bab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6290d0 .functor XOR 1, L_000001dc6a642f40, L_000001dc6a642180, L_000001dc6a643620, C4<0>;
L_000001dc6a62a6b0 .functor AND 1, L_000001dc6a642f40, L_000001dc6a643620, C4<1>, C4<1>;
L_000001dc6a628ff0 .functor AND 1, L_000001dc6a642180, L_000001dc6a643620, C4<1>, C4<1>;
L_000001dc6a62a170 .functor AND 1, L_000001dc6a642f40, L_000001dc6a642180, C4<1>, C4<1>;
L_000001dc6a6294c0 .functor OR 1, L_000001dc6a62a6b0, L_000001dc6a628ff0, L_000001dc6a62a170, C4<0>;
v000001dc6a571e70_0 .net "a", 0 0, L_000001dc6a642f40;  1 drivers
v000001dc6a570610_0 .net "b", 0 0, L_000001dc6a642180;  1 drivers
v000001dc6a56f7b0_0 .net "cin", 0 0, L_000001dc6a643620;  1 drivers
v000001dc6a56f850_0 .net "cout", 0 0, L_000001dc6a6294c0;  1 drivers
v000001dc6a56ff30_0 .net "sum", 0 0, L_000001dc6a6290d0;  1 drivers
v000001dc6a56fdf0_0 .net "temp1", 0 0, L_000001dc6a62a6b0;  1 drivers
v000001dc6a56fa30_0 .net "temp2", 0 0, L_000001dc6a628ff0;  1 drivers
v000001dc6a56fad0_0 .net "temp3", 0 0, L_000001dc6a62a170;  1 drivers
S_000001dc6a58a660 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a58b470;
 .timescale -9 -9;
P_000001dc6a3bd150 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a629290 .functor XOR 1, L_000001dc6a642220, L_000001dc6a6424a0, C4<0>, C4<0>;
v000001dc6a573950_0 .net *"_ivl_4", 0 0, L_000001dc6a642220;  1 drivers
v000001dc6a5733b0_0 .net *"_ivl_5", 0 0, L_000001dc6a6424a0;  1 drivers
S_000001dc6a589210 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58a660;
 .timescale -9 -9;
L_000001dc6a62a3a0 .functor AND 1, L_000001dc6a641b40, L_000001dc6a642360, C4<1>, C4<1>;
v000001dc6a56fe90_0 .net *"_ivl_1", 0 0, L_000001dc6a641b40;  1 drivers
v000001dc6a56ffd0_0 .net *"_ivl_2", 0 0, L_000001dc6a642360;  1 drivers
S_000001dc6a587f50 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58a660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a6291b0 .functor XOR 1, L_000001dc6a641c80, L_000001dc6a643080, L_000001dc6a643300, C4<0>;
L_000001dc6a6295a0 .functor AND 1, L_000001dc6a641c80, L_000001dc6a643300, C4<1>, C4<1>;
L_000001dc6a62a2c0 .functor AND 1, L_000001dc6a643080, L_000001dc6a643300, C4<1>, C4<1>;
L_000001dc6a629220 .functor AND 1, L_000001dc6a641c80, L_000001dc6a643080, C4<1>, C4<1>;
L_000001dc6a628c00 .functor OR 1, L_000001dc6a6295a0, L_000001dc6a62a2c0, L_000001dc6a629220, C4<0>;
v000001dc6a570430_0 .net "a", 0 0, L_000001dc6a641c80;  1 drivers
v000001dc6a572230_0 .net "b", 0 0, L_000001dc6a643080;  1 drivers
v000001dc6a572eb0_0 .net "cin", 0 0, L_000001dc6a643300;  1 drivers
v000001dc6a573310_0 .net "cout", 0 0, L_000001dc6a628c00;  1 drivers
v000001dc6a573770_0 .net "sum", 0 0, L_000001dc6a6291b0;  1 drivers
v000001dc6a5736d0_0 .net "temp1", 0 0, L_000001dc6a6295a0;  1 drivers
v000001dc6a572190_0 .net "temp2", 0 0, L_000001dc6a62a2c0;  1 drivers
v000001dc6a5745d0_0 .net "temp3", 0 0, L_000001dc6a629220;  1 drivers
S_000001dc6a588bd0 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a58b470;
 .timescale -9 -9;
P_000001dc6a3bca10 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a629d10 .functor XOR 1, L_000001dc6a643260, L_000001dc6a642720, C4<0>, C4<0>;
v000001dc6a5722d0_0 .net *"_ivl_4", 0 0, L_000001dc6a643260;  1 drivers
v000001dc6a572370_0 .net *"_ivl_5", 0 0, L_000001dc6a642720;  1 drivers
S_000001dc6a58c5a0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a588bd0;
 .timescale -9 -9;
L_000001dc6a629680 .functor AND 1, L_000001dc6a643440, L_000001dc6a642860, C4<1>, C4<1>;
v000001dc6a572e10_0 .net *"_ivl_1", 0 0, L_000001dc6a643440;  1 drivers
v000001dc6a572870_0 .net *"_ivl_2", 0 0, L_000001dc6a642860;  1 drivers
S_000001dc6a58d9f0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a588bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a628e30 .functor XOR 1, L_000001dc6a6422c0, L_000001dc6a6433a0, L_000001dc6a6431c0, C4<0>;
L_000001dc6a629ca0 .functor AND 1, L_000001dc6a6422c0, L_000001dc6a6431c0, C4<1>, C4<1>;
L_000001dc6a62a790 .functor AND 1, L_000001dc6a6433a0, L_000001dc6a6431c0, C4<1>, C4<1>;
L_000001dc6a628c70 .functor AND 1, L_000001dc6a6422c0, L_000001dc6a6433a0, C4<1>, C4<1>;
L_000001dc6a629610 .functor OR 1, L_000001dc6a629ca0, L_000001dc6a62a790, L_000001dc6a628c70, C4<0>;
v000001dc6a572d70_0 .net "a", 0 0, L_000001dc6a6422c0;  1 drivers
v000001dc6a572ff0_0 .net "b", 0 0, L_000001dc6a6433a0;  1 drivers
v000001dc6a572730_0 .net "cin", 0 0, L_000001dc6a6431c0;  1 drivers
v000001dc6a573130_0 .net "cout", 0 0, L_000001dc6a629610;  1 drivers
v000001dc6a572050_0 .net "sum", 0 0, L_000001dc6a628e30;  1 drivers
v000001dc6a574210_0 .net "temp1", 0 0, L_000001dc6a629ca0;  1 drivers
v000001dc6a5720f0_0 .net "temp2", 0 0, L_000001dc6a62a790;  1 drivers
v000001dc6a573d10_0 .net "temp3", 0 0, L_000001dc6a628c70;  1 drivers
S_000001dc6a58a7f0 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a58b470;
 .timescale -9 -9;
P_000001dc6a3bd1d0 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a6296f0 .functor XOR 1, L_000001dc6a641460, L_000001dc6a643800, C4<0>, C4<0>;
v000001dc6a573090_0 .net *"_ivl_4", 0 0, L_000001dc6a641460;  1 drivers
v000001dc6a572af0_0 .net *"_ivl_5", 0 0, L_000001dc6a643800;  1 drivers
S_000001dc6a589d00 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58a7f0;
 .timescale -9 -9;
L_000001dc6a6297d0 .functor AND 1, L_000001dc6a6415a0, L_000001dc6a6434e0, C4<1>, C4<1>;
v000001dc6a5727d0_0 .net *"_ivl_1", 0 0, L_000001dc6a6415a0;  1 drivers
v000001dc6a573450_0 .net *"_ivl_2", 0 0, L_000001dc6a6434e0;  1 drivers
S_000001dc6a58b790 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58a7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a629300 .functor XOR 1, L_000001dc6a6416e0, L_000001dc6a641640, L_000001dc6a642900, C4<0>;
L_000001dc6a628ea0 .functor AND 1, L_000001dc6a6416e0, L_000001dc6a642900, C4<1>, C4<1>;
L_000001dc6a62a330 .functor AND 1, L_000001dc6a641640, L_000001dc6a642900, C4<1>, C4<1>;
L_000001dc6a62a410 .functor AND 1, L_000001dc6a6416e0, L_000001dc6a641640, C4<1>, C4<1>;
L_000001dc6a62a4f0 .functor OR 1, L_000001dc6a628ea0, L_000001dc6a62a330, L_000001dc6a62a410, C4<0>;
v000001dc6a573b30_0 .net "a", 0 0, L_000001dc6a6416e0;  1 drivers
v000001dc6a573ef0_0 .net "b", 0 0, L_000001dc6a641640;  1 drivers
v000001dc6a573db0_0 .net "cin", 0 0, L_000001dc6a642900;  1 drivers
v000001dc6a573f90_0 .net "cout", 0 0, L_000001dc6a62a4f0;  1 drivers
v000001dc6a573bd0_0 .net "sum", 0 0, L_000001dc6a629300;  1 drivers
v000001dc6a572410_0 .net "temp1", 0 0, L_000001dc6a628ea0;  1 drivers
v000001dc6a5734f0_0 .net "temp2", 0 0, L_000001dc6a62a330;  1 drivers
v000001dc6a5724b0_0 .net "temp3", 0 0, L_000001dc6a62a410;  1 drivers
S_000001dc6a58c410 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a58b470;
 .timescale -9 -9;
P_000001dc6a3bcd10 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a6298b0 .functor XOR 1, L_000001dc6a6410a0, L_000001dc6a641a00, C4<0>, C4<0>;
v000001dc6a573810_0 .net *"_ivl_4", 0 0, L_000001dc6a6410a0;  1 drivers
v000001dc6a572a50_0 .net *"_ivl_5", 0 0, L_000001dc6a641a00;  1 drivers
S_000001dc6a587780 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58c410;
 .timescale -9 -9;
L_000001dc6a629ed0 .functor AND 1, L_000001dc6a641140, L_000001dc6a6429a0, C4<1>, C4<1>;
v000001dc6a5731d0_0 .net *"_ivl_1", 0 0, L_000001dc6a641140;  1 drivers
v000001dc6a5729b0_0 .net *"_ivl_2", 0 0, L_000001dc6a6429a0;  1 drivers
S_000001dc6a58bc40 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58c410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a629370 .functor XOR 1, L_000001dc6a641960, L_000001dc6a641280, L_000001dc6a6436c0, C4<0>;
L_000001dc6a629840 .functor AND 1, L_000001dc6a641960, L_000001dc6a6436c0, C4<1>, C4<1>;
L_000001dc6a629df0 .functor AND 1, L_000001dc6a641280, L_000001dc6a6436c0, C4<1>, C4<1>;
L_000001dc6a629e60 .functor AND 1, L_000001dc6a641960, L_000001dc6a641280, C4<1>, C4<1>;
L_000001dc6a62a560 .functor OR 1, L_000001dc6a629840, L_000001dc6a629df0, L_000001dc6a629e60, C4<0>;
v000001dc6a5742b0_0 .net "a", 0 0, L_000001dc6a641960;  1 drivers
v000001dc6a572550_0 .net "b", 0 0, L_000001dc6a641280;  1 drivers
v000001dc6a572910_0 .net "cin", 0 0, L_000001dc6a6436c0;  1 drivers
v000001dc6a573e50_0 .net "cout", 0 0, L_000001dc6a62a560;  1 drivers
v000001dc6a573590_0 .net "sum", 0 0, L_000001dc6a629370;  1 drivers
v000001dc6a574490_0 .net "temp1", 0 0, L_000001dc6a629840;  1 drivers
v000001dc6a5725f0_0 .net "temp2", 0 0, L_000001dc6a629df0;  1 drivers
v000001dc6a573630_0 .net "temp3", 0 0, L_000001dc6a629e60;  1 drivers
S_000001dc6a588590 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a58b470;
 .timescale -9 -9;
P_000001dc6a3bd5d0 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a66d400 .functor XOR 1, L_000001dc6a641be0, L_000001dc6a642a40, C4<0>, C4<0>;
v000001dc6a573270_0 .net *"_ivl_4", 0 0, L_000001dc6a641be0;  1 drivers
v000001dc6a573a90_0 .net *"_ivl_5", 0 0, L_000001dc6a642a40;  1 drivers
S_000001dc6a5893a0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a588590;
 .timescale -9 -9;
L_000001dc6a66d550 .functor AND 1, L_000001dc6a642ae0, L_000001dc6a642b80, C4<1>, C4<1>;
v000001dc6a572b90_0 .net *"_ivl_1", 0 0, L_000001dc6a642ae0;  1 drivers
v000001dc6a574530_0 .net *"_ivl_2", 0 0, L_000001dc6a642b80;  1 drivers
S_000001dc6a58bdd0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a588590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a62a090 .functor XOR 1, L_000001dc6a641320, L_000001dc6a641500, L_000001dc6a641780, C4<0>;
L_000001dc6a629fb0 .functor AND 1, L_000001dc6a641320, L_000001dc6a641780, C4<1>, C4<1>;
L_000001dc6a62a020 .functor AND 1, L_000001dc6a641500, L_000001dc6a641780, C4<1>, C4<1>;
L_000001dc6a62a1e0 .functor AND 1, L_000001dc6a641320, L_000001dc6a641500, C4<1>, C4<1>;
L_000001dc6a66ca60 .functor OR 1, L_000001dc6a629fb0, L_000001dc6a62a020, L_000001dc6a62a1e0, C4<0>;
v000001dc6a5738b0_0 .net "a", 0 0, L_000001dc6a641320;  1 drivers
v000001dc6a574670_0 .net "b", 0 0, L_000001dc6a641500;  1 drivers
v000001dc6a574710_0 .net "cin", 0 0, L_000001dc6a641780;  1 drivers
v000001dc6a572690_0 .net "cout", 0 0, L_000001dc6a66ca60;  1 drivers
v000001dc6a5739f0_0 .net "sum", 0 0, L_000001dc6a62a090;  1 drivers
v000001dc6a572c30_0 .net "temp1", 0 0, L_000001dc6a629fb0;  1 drivers
v000001dc6a574030_0 .net "temp2", 0 0, L_000001dc6a62a020;  1 drivers
v000001dc6a572f50_0 .net "temp3", 0 0, L_000001dc6a62a1e0;  1 drivers
S_000001dc6a58b2e0 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a58b470;
 .timescale -9 -9;
P_000001dc6a3bcb10 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a66d010 .functor XOR 1, L_000001dc6a644700, L_000001dc6a644340, C4<0>, C4<0>;
v000001dc6a575110_0 .net *"_ivl_4", 0 0, L_000001dc6a644700;  1 drivers
v000001dc6a575750_0 .net *"_ivl_5", 0 0, L_000001dc6a644340;  1 drivers
S_000001dc6a589850 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58b2e0;
 .timescale -9 -9;
L_000001dc6a66cd00 .functor AND 1, L_000001dc6a644fc0, L_000001dc6a644160, C4<1>, C4<1>;
v000001dc6a572cd0_0 .net *"_ivl_1", 0 0, L_000001dc6a644fc0;  1 drivers
v000001dc6a573c70_0 .net *"_ivl_2", 0 0, L_000001dc6a644160;  1 drivers
S_000001dc6a58b600 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58b2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a66c2f0 .functor XOR 1, L_000001dc6a642c20, L_000001dc6a644ca0, L_000001dc6a6439e0, C4<0>;
L_000001dc6a66c600 .functor AND 1, L_000001dc6a642c20, L_000001dc6a6439e0, C4<1>, C4<1>;
L_000001dc6a66d0f0 .functor AND 1, L_000001dc6a644ca0, L_000001dc6a6439e0, C4<1>, C4<1>;
L_000001dc6a66dcc0 .functor AND 1, L_000001dc6a642c20, L_000001dc6a644ca0, C4<1>, C4<1>;
L_000001dc6a66d160 .functor OR 1, L_000001dc6a66c600, L_000001dc6a66d0f0, L_000001dc6a66dcc0, C4<0>;
v000001dc6a5740d0_0 .net "a", 0 0, L_000001dc6a642c20;  1 drivers
v000001dc6a571fb0_0 .net "b", 0 0, L_000001dc6a644ca0;  1 drivers
v000001dc6a574170_0 .net "cin", 0 0, L_000001dc6a6439e0;  1 drivers
v000001dc6a574350_0 .net "cout", 0 0, L_000001dc6a66d160;  1 drivers
v000001dc6a5743f0_0 .net "sum", 0 0, L_000001dc6a66c2f0;  1 drivers
v000001dc6a575a70_0 .net "temp1", 0 0, L_000001dc6a66c600;  1 drivers
v000001dc6a576f10_0 .net "temp2", 0 0, L_000001dc6a66d0f0;  1 drivers
v000001dc6a574b70_0 .net "temp3", 0 0, L_000001dc6a66dcc0;  1 drivers
S_000001dc6a58bf60 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a58b920;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a66d860 .functor AND 1, L_000001dc6a645f60, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a66d1d0 .functor AND 1, L_000001dc6a646000, L_000001dc6a66de10, C4<1>, C4<1>;
L_000001dc6a66de10 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a66c280 .functor OR 1, L_000001dc6a66d860, L_000001dc6a66d1d0, C4<0>, C4<0>;
v000001dc6a576650_0 .net *"_ivl_2", 0 0, L_000001dc6a66de10;  1 drivers
v000001dc6a575b10_0 .net "a", 0 0, L_000001dc6a645f60;  1 drivers
v000001dc6a5756b0_0 .net "b", 0 0, L_000001dc6a646000;  1 drivers
v000001dc6a576290_0 .net "out", 0 0, L_000001dc6a66c280;  1 drivers
v000001dc6a574fd0_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a576ab0_0 .net "temp1", 0 0, L_000001dc6a66d860;  1 drivers
v000001dc6a5766f0_0 .net "temp2", 0 0, L_000001dc6a66d1d0;  1 drivers
S_000001dc6a588ef0 .scope generate, "named2[120]" "named2[120]" 3 34, 3 34 0, S_000001dc6a135ee0;
 .timescale -9 -9;
P_000001dc6a3bc750 .param/l "i" 0 3 34, +C4<01111000>;
S_000001dc6a5888b0 .scope module, "uut" "b_bit_adder" 3 35, 4 4 0, S_000001dc6a588ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "kcout";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 8 "sum";
P_000001dc6a3bd310 .param/l "W" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001dc6a66ecf0 .functor BUFZ 1, L_000001dc6a646dc0, C4<0>, C4<0>, C4<0>;
v000001dc6a57aed0_0 .net *"_ivl_109", 0 0, L_000001dc6a66e6d0;  1 drivers
v000001dc6a57af70_0 .net *"_ivl_114", 0 0, L_000001dc6a66eac0;  1 drivers
v000001dc6a579f30_0 .net *"_ivl_122", 0 0, L_000001dc6a66ecf0;  1 drivers
L_000001dc6a5b6c18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a57a9d0_0 .net/2s *"_ivl_125", 0 0, L_000001dc6a5b6c18;  1 drivers
L_000001dc6a5b6c60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc6a57ab10_0 .net/2s *"_ivl_130", 0 0, L_000001dc6a5b6c60;  1 drivers
v000001dc6a57ad90_0 .net *"_ivl_18", 0 0, L_000001dc6a66d7f0;  1 drivers
v000001dc6a57acf0_0 .net *"_ivl_22", 0 0, L_000001dc6a66c3d0;  1 drivers
v000001dc6a57abb0_0 .net *"_ivl_33", 0 0, L_000001dc6a66d9b0;  1 drivers
v000001dc6a57b1f0_0 .net *"_ivl_37", 0 0, L_000001dc6a66dd30;  1 drivers
v000001dc6a57a110_0 .net *"_ivl_48", 0 0, L_000001dc6a66c7c0;  1 drivers
v000001dc6a57ac50_0 .net *"_ivl_52", 0 0, L_000001dc6a66d2b0;  1 drivers
v000001dc6a579a30_0 .net *"_ivl_63", 0 0, L_000001dc6a66db00;  1 drivers
v000001dc6a57a7f0_0 .net *"_ivl_67", 0 0, L_000001dc6a66dbe0;  1 drivers
v000001dc6a579ad0_0 .net *"_ivl_7", 0 0, L_000001dc6a66da90;  1 drivers
v000001dc6a57ae30_0 .net *"_ivl_78", 0 0, L_000001dc6a66ce50;  1 drivers
v000001dc6a57a390_0 .net *"_ivl_82", 0 0, L_000001dc6a66c590;  1 drivers
v000001dc6a57a430_0 .net *"_ivl_93", 0 0, L_000001dc6a66c910;  1 drivers
v000001dc6a57b0b0_0 .net *"_ivl_97", 0 0, L_000001dc6a66cf30;  1 drivers
v000001dc6a57a4d0_0 .net "a", 7 0, L_000001dc6a6474a0;  1 drivers
v000001dc6a57b470_0 .net "b", 7 0, L_000001dc6a647f40;  1 drivers
v000001dc6a57aa70_0 .net "cin", 0 0, L_000001dc6a646dc0;  1 drivers
v000001dc6a57b150_0 .net "cout", 8 0, L_000001dc6a646c80;  1 drivers
v000001dc6a57b290_0 .net "kcout", 0 0, L_000001dc6a647540;  1 drivers
RS_000001dc6a4c27d8 .resolv tri, L_000001dc6a648580, L_000001dc6a646f00;
v000001dc6a579b70_0 .net8 "moderator", 7 0, RS_000001dc6a4c27d8;  2 drivers
v000001dc6a57a570_0 .net "moderator_and", 7 0, L_000001dc6a646d20;  1 drivers
v000001dc6a57b330_0 .net8 "p", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a57a750_0 .net "sum", 7 0, L_000001dc6a648300;  1 drivers
L_000001dc6a644020 .part L_000001dc6a6474a0, 0, 1;
L_000001dc6a645420 .part L_000001dc6a647f40, 0, 1;
L_000001dc6a645380 .part L_000001dc6a646c80, 0, 1;
L_000001dc6a644d40 .part L_000001dc6a6474a0, 0, 1;
L_000001dc6a6457e0 .part L_000001dc6a647f40, 0, 1;
L_000001dc6a645560 .part L_000001dc6a6474a0, 1, 1;
L_000001dc6a6454c0 .part L_000001dc6a647f40, 1, 1;
L_000001dc6a6451a0 .part L_000001dc6a646c80, 1, 1;
L_000001dc6a6456a0 .part L_000001dc6a6474a0, 1, 1;
L_000001dc6a644de0 .part L_000001dc6a647f40, 1, 1;
L_000001dc6a645880 .part L_000001dc6a646d20, 0, 1;
L_000001dc6a644840 .part RS_000001dc6a4c27d8, 1, 1;
L_000001dc6a643b20 .part L_000001dc6a6474a0, 2, 1;
L_000001dc6a644660 .part L_000001dc6a647f40, 2, 1;
L_000001dc6a645920 .part L_000001dc6a646c80, 2, 1;
L_000001dc6a6448e0 .part L_000001dc6a6474a0, 2, 1;
L_000001dc6a645ba0 .part L_000001dc6a647f40, 2, 1;
L_000001dc6a645060 .part L_000001dc6a646d20, 1, 1;
L_000001dc6a645100 .part RS_000001dc6a4c27d8, 2, 1;
L_000001dc6a643d00 .part L_000001dc6a6474a0, 3, 1;
L_000001dc6a644200 .part L_000001dc6a647f40, 3, 1;
L_000001dc6a645c40 .part L_000001dc6a646c80, 3, 1;
L_000001dc6a645ce0 .part L_000001dc6a6474a0, 3, 1;
L_000001dc6a643da0 .part L_000001dc6a647f40, 3, 1;
L_000001dc6a643ee0 .part L_000001dc6a646d20, 2, 1;
L_000001dc6a644520 .part RS_000001dc6a4c27d8, 3, 1;
L_000001dc6a645d80 .part L_000001dc6a6474a0, 4, 1;
L_000001dc6a645e20 .part L_000001dc6a647f40, 4, 1;
L_000001dc6a645ec0 .part L_000001dc6a646c80, 4, 1;
L_000001dc6a643940 .part L_000001dc6a6474a0, 4, 1;
L_000001dc6a643a80 .part L_000001dc6a647f40, 4, 1;
L_000001dc6a643bc0 .part L_000001dc6a646d20, 3, 1;
L_000001dc6a6442a0 .part RS_000001dc6a4c27d8, 4, 1;
L_000001dc6a643c60 .part L_000001dc6a6474a0, 5, 1;
L_000001dc6a6445c0 .part L_000001dc6a647f40, 5, 1;
L_000001dc6a644e80 .part L_000001dc6a646c80, 5, 1;
L_000001dc6a643e40 .part L_000001dc6a6474a0, 5, 1;
L_000001dc6a643f80 .part L_000001dc6a647f40, 5, 1;
L_000001dc6a6447a0 .part L_000001dc6a646d20, 4, 1;
L_000001dc6a644c00 .part RS_000001dc6a4c27d8, 5, 1;
L_000001dc6a6443e0 .part L_000001dc6a6474a0, 6, 1;
L_000001dc6a644980 .part L_000001dc6a647f40, 6, 1;
L_000001dc6a644a20 .part L_000001dc6a646c80, 6, 1;
L_000001dc6a644ac0 .part L_000001dc6a6474a0, 6, 1;
L_000001dc6a644f20 .part L_000001dc6a647f40, 6, 1;
L_000001dc6a648260 .part L_000001dc6a646d20, 5, 1;
L_000001dc6a647360 .part RS_000001dc6a4c27d8, 6, 1;
L_000001dc6a648760 .part L_000001dc6a6474a0, 7, 1;
L_000001dc6a648800 .part L_000001dc6a647f40, 7, 1;
L_000001dc6a646e60 .part L_000001dc6a646c80, 7, 1;
LS_000001dc6a648300_0_0 .concat8 [ 1 1 1 1], L_000001dc6a66db70, L_000001dc6a66cb40, L_000001dc6a66d940, L_000001dc6a66c670;
LS_000001dc6a648300_0_4 .concat8 [ 1 1 1 1], L_000001dc6a66da20, L_000001dc6a66d710, L_000001dc6a66d780, L_000001dc6a66cfa0;
L_000001dc6a648300 .concat8 [ 4 4 0 0], LS_000001dc6a648300_0_0, LS_000001dc6a648300_0_4;
LS_000001dc6a648580_0_0 .concat8 [ 1 1 1 1], L_000001dc6a66da90, L_000001dc6a66d7f0, L_000001dc6a66d9b0, L_000001dc6a66c7c0;
LS_000001dc6a648580_0_4 .concat8 [ 1 1 1 1], L_000001dc6a66db00, L_000001dc6a66ce50, L_000001dc6a66c910, L_000001dc6a66e6d0;
L_000001dc6a648580 .concat8 [ 4 4 0 0], LS_000001dc6a648580_0_0, LS_000001dc6a648580_0_4;
L_000001dc6a646780 .part L_000001dc6a6474a0, 7, 1;
L_000001dc6a647400 .part L_000001dc6a647f40, 7, 1;
L_000001dc6a648620 .part L_000001dc6a646d20, 6, 1;
L_000001dc6a647c20 .part RS_000001dc6a4c27d8, 7, 1;
LS_000001dc6a646c80_0_0 .concat8 [ 1 1 1 1], L_000001dc6a66ecf0, L_000001dc6a66d080, L_000001dc6a66cbb0, L_000001dc6a66c6e0;
LS_000001dc6a646c80_0_4 .concat8 [ 1 1 1 1], L_000001dc6a66c750, L_000001dc6a66d630, L_000001dc6a66c520, L_000001dc6a66c830;
LS_000001dc6a646c80_0_8 .concat8 [ 1 0 0 0], L_000001dc6a66e9e0;
L_000001dc6a646c80 .concat8 [ 4 4 1 0], LS_000001dc6a646c80_0_0, LS_000001dc6a646c80_0_4, LS_000001dc6a646c80_0_8;
L_000001dc6a646f00 .part/pv L_000001dc6a5b6c18, 0, 1, 8;
LS_000001dc6a646d20_0_0 .concat8 [ 1 1 1 1], L_000001dc6a5b6c60, L_000001dc6a66c3d0, L_000001dc6a66dd30, L_000001dc6a66d2b0;
LS_000001dc6a646d20_0_4 .concat8 [ 1 1 1 1], L_000001dc6a66dbe0, L_000001dc6a66c590, L_000001dc6a66cf30, L_000001dc6a66eac0;
L_000001dc6a646d20 .concat8 [ 4 4 0 0], LS_000001dc6a646d20_0_0, LS_000001dc6a646d20_0_4;
L_000001dc6a648080 .part L_000001dc6a646d20, 7, 1;
L_000001dc6a647540 .part L_000001dc6a646c80, 8, 1;
S_000001dc6a58d860 .scope generate, "genblk1[0]" "genblk1[0]" 4 23, 4 23 0, S_000001dc6a5888b0;
 .timescale -9 -9;
P_000001dc6a3bc850 .param/l "i" 0 4 23, +C4<00>;
L_000001dc6a66da90 .functor XOR 1, L_000001dc6a644d40, L_000001dc6a6457e0, C4<0>, C4<0>;
v000001dc6a575430_0 .net *"_ivl_4", 0 0, L_000001dc6a644d40;  1 drivers
v000001dc6a576dd0_0 .net *"_ivl_5", 0 0, L_000001dc6a6457e0;  1 drivers
S_000001dc6a58a980 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58d860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a66db70 .functor XOR 1, L_000001dc6a644020, L_000001dc6a645420, L_000001dc6a645380, C4<0>;
L_000001dc6a66d8d0 .functor AND 1, L_000001dc6a644020, L_000001dc6a645380, C4<1>, C4<1>;
L_000001dc6a66cad0 .functor AND 1, L_000001dc6a645420, L_000001dc6a645380, C4<1>, C4<1>;
L_000001dc6a66cc20 .functor AND 1, L_000001dc6a644020, L_000001dc6a645420, C4<1>, C4<1>;
L_000001dc6a66d080 .functor OR 1, L_000001dc6a66d8d0, L_000001dc6a66cad0, L_000001dc6a66cc20, C4<0>;
v000001dc6a5757f0_0 .net "a", 0 0, L_000001dc6a644020;  1 drivers
v000001dc6a575ed0_0 .net "b", 0 0, L_000001dc6a645420;  1 drivers
v000001dc6a574850_0 .net "cin", 0 0, L_000001dc6a645380;  1 drivers
v000001dc6a574e90_0 .net "cout", 0 0, L_000001dc6a66d080;  1 drivers
v000001dc6a576b50_0 .net "sum", 0 0, L_000001dc6a66db70;  1 drivers
v000001dc6a575bb0_0 .net "temp1", 0 0, L_000001dc6a66d8d0;  1 drivers
v000001dc6a574df0_0 .net "temp2", 0 0, L_000001dc6a66cad0;  1 drivers
v000001dc6a576010_0 .net "temp3", 0 0, L_000001dc6a66cc20;  1 drivers
S_000001dc6a58c8c0 .scope generate, "genblk1[1]" "genblk1[1]" 4 23, 4 23 0, S_000001dc6a5888b0;
 .timescale -9 -9;
P_000001dc6a3bd250 .param/l "i" 0 4 23, +C4<01>;
L_000001dc6a66d7f0 .functor XOR 1, L_000001dc6a6456a0, L_000001dc6a644de0, C4<0>, C4<0>;
v000001dc6a5759d0_0 .net *"_ivl_4", 0 0, L_000001dc6a6456a0;  1 drivers
v000001dc6a576bf0_0 .net *"_ivl_5", 0 0, L_000001dc6a644de0;  1 drivers
S_000001dc6a589e90 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58c8c0;
 .timescale -9 -9;
L_000001dc6a66c3d0 .functor AND 1, L_000001dc6a645880, L_000001dc6a644840, C4<1>, C4<1>;
v000001dc6a5754d0_0 .net *"_ivl_1", 0 0, L_000001dc6a645880;  1 drivers
v000001dc6a5763d0_0 .net *"_ivl_2", 0 0, L_000001dc6a644840;  1 drivers
S_000001dc6a5896c0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58c8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a66cb40 .functor XOR 1, L_000001dc6a645560, L_000001dc6a6454c0, L_000001dc6a6451a0, C4<0>;
L_000001dc6a66c360 .functor AND 1, L_000001dc6a645560, L_000001dc6a6451a0, C4<1>, C4<1>;
L_000001dc6a66d240 .functor AND 1, L_000001dc6a6454c0, L_000001dc6a6451a0, C4<1>, C4<1>;
L_000001dc6a66c980 .functor AND 1, L_000001dc6a645560, L_000001dc6a6454c0, C4<1>, C4<1>;
L_000001dc6a66cbb0 .functor OR 1, L_000001dc6a66c360, L_000001dc6a66d240, L_000001dc6a66c980, C4<0>;
v000001dc6a575f70_0 .net "a", 0 0, L_000001dc6a645560;  1 drivers
v000001dc6a576790_0 .net "b", 0 0, L_000001dc6a6454c0;  1 drivers
v000001dc6a575890_0 .net "cin", 0 0, L_000001dc6a6451a0;  1 drivers
v000001dc6a5760b0_0 .net "cout", 0 0, L_000001dc6a66cbb0;  1 drivers
v000001dc6a576470_0 .net "sum", 0 0, L_000001dc6a66cb40;  1 drivers
v000001dc6a574f30_0 .net "temp1", 0 0, L_000001dc6a66c360;  1 drivers
v000001dc6a576510_0 .net "temp2", 0 0, L_000001dc6a66d240;  1 drivers
v000001dc6a5751b0_0 .net "temp3", 0 0, L_000001dc6a66c980;  1 drivers
S_000001dc6a58ca50 .scope generate, "genblk1[2]" "genblk1[2]" 4 23, 4 23 0, S_000001dc6a5888b0;
 .timescale -9 -9;
P_000001dc6a3bce50 .param/l "i" 0 4 23, +C4<010>;
L_000001dc6a66d9b0 .functor XOR 1, L_000001dc6a6448e0, L_000001dc6a645ba0, C4<0>, C4<0>;
v000001dc6a578d10_0 .net *"_ivl_4", 0 0, L_000001dc6a6448e0;  1 drivers
v000001dc6a578270_0 .net *"_ivl_5", 0 0, L_000001dc6a645ba0;  1 drivers
S_000001dc6a58cd70 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58ca50;
 .timescale -9 -9;
L_000001dc6a66dd30 .functor AND 1, L_000001dc6a645060, L_000001dc6a645100, C4<1>, C4<1>;
v000001dc6a576d30_0 .net *"_ivl_1", 0 0, L_000001dc6a645060;  1 drivers
v000001dc6a576e70_0 .net *"_ivl_2", 0 0, L_000001dc6a645100;  1 drivers
S_000001dc6a58a1b0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58ca50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a66d940 .functor XOR 1, L_000001dc6a643b20, L_000001dc6a644660, L_000001dc6a645920, C4<0>;
L_000001dc6a66cc90 .functor AND 1, L_000001dc6a643b20, L_000001dc6a645920, C4<1>, C4<1>;
L_000001dc6a66cd70 .functor AND 1, L_000001dc6a644660, L_000001dc6a645920, C4<1>, C4<1>;
L_000001dc6a66d470 .functor AND 1, L_000001dc6a643b20, L_000001dc6a644660, C4<1>, C4<1>;
L_000001dc6a66c6e0 .functor OR 1, L_000001dc6a66cc90, L_000001dc6a66cd70, L_000001dc6a66d470, C4<0>;
v000001dc6a5747b0_0 .net "a", 0 0, L_000001dc6a643b20;  1 drivers
v000001dc6a579710_0 .net "b", 0 0, L_000001dc6a644660;  1 drivers
v000001dc6a5775f0_0 .net "cin", 0 0, L_000001dc6a645920;  1 drivers
v000001dc6a578db0_0 .net "cout", 0 0, L_000001dc6a66c6e0;  1 drivers
v000001dc6a577ff0_0 .net "sum", 0 0, L_000001dc6a66d940;  1 drivers
v000001dc6a577730_0 .net "temp1", 0 0, L_000001dc6a66cc90;  1 drivers
v000001dc6a5781d0_0 .net "temp2", 0 0, L_000001dc6a66cd70;  1 drivers
v000001dc6a578130_0 .net "temp3", 0 0, L_000001dc6a66d470;  1 drivers
S_000001dc6a587910 .scope generate, "genblk1[3]" "genblk1[3]" 4 23, 4 23 0, S_000001dc6a5888b0;
 .timescale -9 -9;
P_000001dc6a3bc990 .param/l "i" 0 4 23, +C4<011>;
L_000001dc6a66c7c0 .functor XOR 1, L_000001dc6a645ce0, L_000001dc6a643da0, C4<0>, C4<0>;
v000001dc6a578e50_0 .net *"_ivl_4", 0 0, L_000001dc6a645ce0;  1 drivers
v000001dc6a578ef0_0 .net *"_ivl_5", 0 0, L_000001dc6a643da0;  1 drivers
S_000001dc6a58cf00 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a587910;
 .timescale -9 -9;
L_000001dc6a66d2b0 .functor AND 1, L_000001dc6a643ee0, L_000001dc6a644520, C4<1>, C4<1>;
v000001dc6a577410_0 .net *"_ivl_1", 0 0, L_000001dc6a643ee0;  1 drivers
v000001dc6a5784f0_0 .net *"_ivl_2", 0 0, L_000001dc6a644520;  1 drivers
S_000001dc6a589080 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a587910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a66c670 .functor XOR 1, L_000001dc6a643d00, L_000001dc6a644200, L_000001dc6a645c40, C4<0>;
L_000001dc6a66d320 .functor AND 1, L_000001dc6a643d00, L_000001dc6a645c40, C4<1>, C4<1>;
L_000001dc6a66c9f0 .functor AND 1, L_000001dc6a644200, L_000001dc6a645c40, C4<1>, C4<1>;
L_000001dc6a66d390 .functor AND 1, L_000001dc6a643d00, L_000001dc6a644200, C4<1>, C4<1>;
L_000001dc6a66c750 .functor OR 1, L_000001dc6a66d320, L_000001dc6a66c9f0, L_000001dc6a66d390, C4<0>;
v000001dc6a578450_0 .net "a", 0 0, L_000001dc6a643d00;  1 drivers
v000001dc6a577910_0 .net "b", 0 0, L_000001dc6a644200;  1 drivers
v000001dc6a579530_0 .net "cin", 0 0, L_000001dc6a645c40;  1 drivers
v000001dc6a578b30_0 .net "cout", 0 0, L_000001dc6a66c750;  1 drivers
v000001dc6a578310_0 .net "sum", 0 0, L_000001dc6a66c670;  1 drivers
v000001dc6a577690_0 .net "temp1", 0 0, L_000001dc6a66d320;  1 drivers
v000001dc6a577b90_0 .net "temp2", 0 0, L_000001dc6a66c9f0;  1 drivers
v000001dc6a578f90_0 .net "temp3", 0 0, L_000001dc6a66d390;  1 drivers
S_000001dc6a589530 .scope generate, "genblk1[4]" "genblk1[4]" 4 23, 4 23 0, S_000001dc6a5888b0;
 .timescale -9 -9;
P_000001dc6a3bd290 .param/l "i" 0 4 23, +C4<0100>;
L_000001dc6a66db00 .functor XOR 1, L_000001dc6a643940, L_000001dc6a643a80, C4<0>, C4<0>;
v000001dc6a578630_0 .net *"_ivl_4", 0 0, L_000001dc6a643940;  1 drivers
v000001dc6a577d70_0 .net *"_ivl_5", 0 0, L_000001dc6a643a80;  1 drivers
S_000001dc6a58d090 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a589530;
 .timescale -9 -9;
L_000001dc6a66dbe0 .functor AND 1, L_000001dc6a643bc0, L_000001dc6a6442a0, C4<1>, C4<1>;
v000001dc6a578c70_0 .net *"_ivl_1", 0 0, L_000001dc6a643bc0;  1 drivers
v000001dc6a5795d0_0 .net *"_ivl_2", 0 0, L_000001dc6a6442a0;  1 drivers
S_000001dc6a58a340 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a589530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a66da20 .functor XOR 1, L_000001dc6a645d80, L_000001dc6a645e20, L_000001dc6a645ec0, C4<0>;
L_000001dc6a66d4e0 .functor AND 1, L_000001dc6a645d80, L_000001dc6a645ec0, C4<1>, C4<1>;
L_000001dc6a66d5c0 .functor AND 1, L_000001dc6a645e20, L_000001dc6a645ec0, C4<1>, C4<1>;
L_000001dc6a66c440 .functor AND 1, L_000001dc6a645d80, L_000001dc6a645e20, C4<1>, C4<1>;
L_000001dc6a66d630 .functor OR 1, L_000001dc6a66d4e0, L_000001dc6a66d5c0, L_000001dc6a66c440, C4<0>;
v000001dc6a577af0_0 .net "a", 0 0, L_000001dc6a645d80;  1 drivers
v000001dc6a578a90_0 .net "b", 0 0, L_000001dc6a645e20;  1 drivers
v000001dc6a577370_0 .net "cin", 0 0, L_000001dc6a645ec0;  1 drivers
v000001dc6a578590_0 .net "cout", 0 0, L_000001dc6a66d630;  1 drivers
v000001dc6a5770f0_0 .net "sum", 0 0, L_000001dc6a66da20;  1 drivers
v000001dc6a5779b0_0 .net "temp1", 0 0, L_000001dc6a66d4e0;  1 drivers
v000001dc6a577190_0 .net "temp2", 0 0, L_000001dc6a66d5c0;  1 drivers
v000001dc6a577f50_0 .net "temp3", 0 0, L_000001dc6a66c440;  1 drivers
S_000001dc6a58d220 .scope generate, "genblk1[5]" "genblk1[5]" 4 23, 4 23 0, S_000001dc6a5888b0;
 .timescale -9 -9;
P_000001dc6a3bc890 .param/l "i" 0 4 23, +C4<0101>;
L_000001dc6a66ce50 .functor XOR 1, L_000001dc6a643e40, L_000001dc6a643f80, C4<0>, C4<0>;
v000001dc6a577eb0_0 .net *"_ivl_4", 0 0, L_000001dc6a643e40;  1 drivers
v000001dc6a5774b0_0 .net *"_ivl_5", 0 0, L_000001dc6a643f80;  1 drivers
S_000001dc6a588a40 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58d220;
 .timescale -9 -9;
L_000001dc6a66c590 .functor AND 1, L_000001dc6a6447a0, L_000001dc6a644c00, C4<1>, C4<1>;
v000001dc6a5783b0_0 .net *"_ivl_1", 0 0, L_000001dc6a6447a0;  1 drivers
v000001dc6a5786d0_0 .net *"_ivl_2", 0 0, L_000001dc6a644c00;  1 drivers
S_000001dc6a58a4d0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58d220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a66d710 .functor XOR 1, L_000001dc6a643c60, L_000001dc6a6445c0, L_000001dc6a644e80, C4<0>;
L_000001dc6a66c4b0 .functor AND 1, L_000001dc6a643c60, L_000001dc6a644e80, C4<1>, C4<1>;
L_000001dc6a66cde0 .functor AND 1, L_000001dc6a6445c0, L_000001dc6a644e80, C4<1>, C4<1>;
L_000001dc6a66d6a0 .functor AND 1, L_000001dc6a643c60, L_000001dc6a6445c0, C4<1>, C4<1>;
L_000001dc6a66c520 .functor OR 1, L_000001dc6a66c4b0, L_000001dc6a66cde0, L_000001dc6a66d6a0, C4<0>;
v000001dc6a577e10_0 .net "a", 0 0, L_000001dc6a643c60;  1 drivers
v000001dc6a578bd0_0 .net "b", 0 0, L_000001dc6a6445c0;  1 drivers
v000001dc6a579030_0 .net "cin", 0 0, L_000001dc6a644e80;  1 drivers
v000001dc6a577c30_0 .net "cout", 0 0, L_000001dc6a66c520;  1 drivers
v000001dc6a579670_0 .net "sum", 0 0, L_000001dc6a66d710;  1 drivers
v000001dc6a576fb0_0 .net "temp1", 0 0, L_000001dc6a66c4b0;  1 drivers
v000001dc6a577050_0 .net "temp2", 0 0, L_000001dc6a66cde0;  1 drivers
v000001dc6a5790d0_0 .net "temp3", 0 0, L_000001dc6a66d6a0;  1 drivers
S_000001dc6a58e4e0 .scope generate, "genblk1[6]" "genblk1[6]" 4 23, 4 23 0, S_000001dc6a5888b0;
 .timescale -9 -9;
P_000001dc6a3bcc10 .param/l "i" 0 4 23, +C4<0110>;
L_000001dc6a66c910 .functor XOR 1, L_000001dc6a644ac0, L_000001dc6a644f20, C4<0>, C4<0>;
v000001dc6a5789f0_0 .net *"_ivl_4", 0 0, L_000001dc6a644ac0;  1 drivers
v000001dc6a579210_0 .net *"_ivl_5", 0 0, L_000001dc6a644f20;  1 drivers
S_000001dc6a58efd0 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58e4e0;
 .timescale -9 -9;
L_000001dc6a66cf30 .functor AND 1, L_000001dc6a648260, L_000001dc6a647360, C4<1>, C4<1>;
v000001dc6a5788b0_0 .net *"_ivl_1", 0 0, L_000001dc6a648260;  1 drivers
v000001dc6a578090_0 .net *"_ivl_2", 0 0, L_000001dc6a647360;  1 drivers
S_000001dc6a58db80 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58e4e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a66d780 .functor XOR 1, L_000001dc6a6443e0, L_000001dc6a644980, L_000001dc6a644a20, C4<0>;
L_000001dc6a66cec0 .functor AND 1, L_000001dc6a6443e0, L_000001dc6a644a20, C4<1>, C4<1>;
L_000001dc6a66dc50 .functor AND 1, L_000001dc6a644980, L_000001dc6a644a20, C4<1>, C4<1>;
L_000001dc6a66c8a0 .functor AND 1, L_000001dc6a6443e0, L_000001dc6a644980, C4<1>, C4<1>;
L_000001dc6a66c830 .functor OR 1, L_000001dc6a66cec0, L_000001dc6a66dc50, L_000001dc6a66c8a0, C4<0>;
v000001dc6a579170_0 .net "a", 0 0, L_000001dc6a6443e0;  1 drivers
v000001dc6a578770_0 .net "b", 0 0, L_000001dc6a644980;  1 drivers
v000001dc6a577550_0 .net "cin", 0 0, L_000001dc6a644a20;  1 drivers
v000001dc6a5777d0_0 .net "cout", 0 0, L_000001dc6a66c830;  1 drivers
v000001dc6a577230_0 .net "sum", 0 0, L_000001dc6a66d780;  1 drivers
v000001dc6a577870_0 .net "temp1", 0 0, L_000001dc6a66cec0;  1 drivers
v000001dc6a578810_0 .net "temp2", 0 0, L_000001dc6a66dc50;  1 drivers
v000001dc6a578950_0 .net "temp3", 0 0, L_000001dc6a66c8a0;  1 drivers
S_000001dc6a58f160 .scope generate, "genblk1[7]" "genblk1[7]" 4 23, 4 23 0, S_000001dc6a5888b0;
 .timescale -9 -9;
P_000001dc6a3bc950 .param/l "i" 0 4 23, +C4<0111>;
L_000001dc6a66e6d0 .functor XOR 1, L_000001dc6a646780, L_000001dc6a647400, C4<0>, C4<0>;
v000001dc6a57b010_0 .net *"_ivl_4", 0 0, L_000001dc6a646780;  1 drivers
v000001dc6a579e90_0 .net *"_ivl_5", 0 0, L_000001dc6a647400;  1 drivers
S_000001dc6a58e670 .scope generate, "genblk1" "genblk1" 4 26, 4 26 0, S_000001dc6a58f160;
 .timescale -9 -9;
L_000001dc6a66eac0 .functor AND 1, L_000001dc6a648620, L_000001dc6a647c20, C4<1>, C4<1>;
v000001dc6a5792b0_0 .net *"_ivl_1", 0 0, L_000001dc6a648620;  1 drivers
v000001dc6a579350_0 .net *"_ivl_2", 0 0, L_000001dc6a647c20;  1 drivers
S_000001dc6a58dea0 .scope module, "uut" "full_adder" 4 24, 5 1 0, S_000001dc6a58f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001dc6a66cfa0 .functor XOR 1, L_000001dc6a648760, L_000001dc6a648800, L_000001dc6a646e60, C4<0>;
L_000001dc6a66eb30 .functor AND 1, L_000001dc6a648760, L_000001dc6a646e60, C4<1>, C4<1>;
L_000001dc6a66e4a0 .functor AND 1, L_000001dc6a648800, L_000001dc6a646e60, C4<1>, C4<1>;
L_000001dc6a66ea50 .functor AND 1, L_000001dc6a648760, L_000001dc6a648800, C4<1>, C4<1>;
L_000001dc6a66e9e0 .functor OR 1, L_000001dc6a66eb30, L_000001dc6a66e4a0, L_000001dc6a66ea50, C4<0>;
v000001dc6a5793f0_0 .net "a", 0 0, L_000001dc6a648760;  1 drivers
v000001dc6a577a50_0 .net "b", 0 0, L_000001dc6a648800;  1 drivers
v000001dc6a579490_0 .net "cin", 0 0, L_000001dc6a646e60;  1 drivers
v000001dc6a5772d0_0 .net "cout", 0 0, L_000001dc6a66e9e0;  1 drivers
v000001dc6a577cd0_0 .net "sum", 0 0, L_000001dc6a66cfa0;  1 drivers
v000001dc6a57b510_0 .net "temp1", 0 0, L_000001dc6a66eb30;  1 drivers
v000001dc6a57a930_0 .net "temp2", 0 0, L_000001dc6a66e4a0;  1 drivers
v000001dc6a57a070_0 .net "temp3", 0 0, L_000001dc6a66ea50;  1 drivers
S_000001dc6a58ecb0 .scope module, "uut2" "mux" 3 36, 6 1 0, S_000001dc6a588ef0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "switch";
L_000001dc6a66e2e0 .functor AND 1, L_000001dc6a647e00, RS_000001dc6a4a3908, C4<1>, C4<1>;
L_000001dc6a66f460 .functor AND 1, L_000001dc6a6475e0, L_000001dc6a66ec80, C4<1>, C4<1>;
L_000001dc6a66ec80 .functor NOT 1, RS_000001dc6a4a3908, C4<0>, C4<0>, C4<0>;
L_000001dc6a66df60 .functor OR 1, L_000001dc6a66e2e0, L_000001dc6a66f460, C4<0>, C4<0>;
v000001dc6a57b3d0_0 .net *"_ivl_2", 0 0, L_000001dc6a66ec80;  1 drivers
v000001dc6a579c10_0 .net "a", 0 0, L_000001dc6a647e00;  1 drivers
v000001dc6a57b5b0_0 .net "b", 0 0, L_000001dc6a6475e0;  1 drivers
v000001dc6a57b650_0 .net "out", 0 0, L_000001dc6a66df60;  1 drivers
v000001dc6a5797b0_0 .net8 "switch", 0 0, RS_000001dc6a4a3908;  alias, 16 drivers
v000001dc6a579850_0 .net "temp1", 0 0, L_000001dc6a66e2e0;  1 drivers
v000001dc6a579cb0_0 .net "temp2", 0 0, L_000001dc6a66f460;  1 drivers
    .scope S_000001dc6a135ee0;
T_0 ;
    %wait E_000001dc6a12b5a0;
    %load/vec4 v000001dc6a55cc50_0;
    %pad/u 1;
    %assign/vec4 v000001dc6a55d790_0, 0;
    %load/vec4 v000001dc6a55c110_0;
    %pad/u 1;
    %assign/vec4 v000001dc6a55d3d0_0, 0;
    %load/vec4 v000001dc6a55cbb0_0;
    %assign/vec4 v000001dc6a55c070_0, 0;
    %load/vec4 v000001dc6a55cf70_0;
    %assign/vec4 v000001dc6a55d510_0, 0;
    %load/vec4 v000001dc6a55c2f0_0;
    %assign/vec4 v000001dc6a55ce30_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dc6a135d50;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "storm_breaker_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dc6a135d50 {0 0 0};
    %vpi_call 2 15 "$monitor", "inputs", v000001dc6a55c7f0_0, " ", v000001dc6a55c390_0, " ", v000001dc6a55d5b0_0, " outputs ", v000001dc6a55d0b0_0, " ", v000001dc6a55c610_0, " ", v000001dc6a55d330_0 {0 0 0};
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 1431655765, 0, 31;
    %store/vec4 v000001dc6a55c7f0_0, 0, 128;
    %pushi/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %store/vec4 v000001dc6a55c390_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc6a55d5b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1234, 0, 128;
    %store/vec4 v000001dc6a55c7f0_0, 0, 128;
    %pushi/vec4 1345, 0, 128;
    %store/vec4 v000001dc6a55c390_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc6a55d5b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1234, 0, 128;
    %store/vec4 v000001dc6a55c7f0_0, 0, 128;
    %pushi/vec4 1325, 0, 128;
    %store/vec4 v000001dc6a55c390_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc6a55d5b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1234, 0, 128;
    %store/vec4 v000001dc6a55c7f0_0, 0, 128;
    %pushi/vec4 2345, 0, 128;
    %store/vec4 v000001dc6a55c390_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc6a55d5b0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\storm_breaker_tb.v";
    "./storm_breaker.v";
    "./b_bit_adder.v";
    "./full_adder.v";
    "./mux.v";
