WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500211 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000211 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250212 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250212 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8745052 heartbeat IPC: 2.67 cumulative IPC: 2.004 (Simulation time: 00 hr 01 min 08 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 11407849 heartbeat IPC: 3.755 cumulative IPC: 2.908 (Simulation time: 00 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 15527359 heartbeat IPC: 2.427 cumulative IPC: 2.695 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 20087181 heartbeat IPC: 2.193 cumulative IPC: 2.529 (Simulation time: 00 hr 02 min 39 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 22865438 heartbeat IPC: 3.599 cumulative IPC: 2.708 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 26633598 heartbeat IPC: 2.654 cumulative IPC: 2.698 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 30711008 heartbeat IPC: 2.453 cumulative IPC: 2.657 (Simulation time: 00 hr 04 min 07 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 33657203 heartbeat IPC: 3.394 cumulative IPC: 2.737 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 37274164 heartbeat IPC: 2.765 cumulative IPC: 2.74 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 41093149 heartbeat IPC: 2.618 cumulative IPC: 2.727 (Simulation time: 00 hr 05 min 34 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_8.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 36401242 cumulative IPC: 2.747 (Simulation time: 00 hr 05 min 48 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 36401242 cumulative IPC: 2.747 (Simulation time: 00 hr 05 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_8.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.747 instructions: 100000001 cycles: 36401242
CPU 0 Branch Prediction Accuracy: 99.05% MPKI: 0.3133 Average ROB Occupancy at Mispredict: 156.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.105
BRANCH_CONDITIONAL: 0.208
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   33402935 HIT:   22423545 MISS:   10979390
L1D LOAD         ACCESS:   18592114 HIT:   18221336 MISS:     370778
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   14809907 HIT:    4202066 MISS:   10607841
L1D TRANSLATION  ACCESS:        914 HIT:        143 MISS:        771
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 18.09 cycles
L1I TOTAL        ACCESS:       6069 HIT:       6069 MISS:          0
L1I LOAD         ACCESS:       6069 HIT:       6069 MISS:          0
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: -nan cycles
L2C TOTAL        ACCESS:     845190 HIT:     527621 MISS:     317569
L2C LOAD         ACCESS:     258467 HIT:     238333 MISS:      20134
L2C RFO          ACCESS:     297906 HIT:       4084 MISS:     293822
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     288046 HIT:     284517 MISS:       3529
L2C TRANSLATION  ACCESS:        771 HIT:        687 MISS:         84
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 830.6 cycles
LLC TOTAL        ACCESS:     597237 HIT:     208926 MISS:     388311
LLC LOAD         ACCESS:      20133 HIT:      13318 MISS:       6815
LLC RFO          ACCESS:     293822 HIT:      82221 MISS:     211601
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     283198 HIT:     113336 MISS:     169862
LLC TRANSLATION  ACCESS:         84 HIT:         51 MISS:         33
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 662.5 cycles
cpu0_DTLB TOTAL        ACCESS:   24338298 HIT:   24324165 MISS:      14133
cpu0_DTLB LOAD         ACCESS:   24338298 HIT:   24324165 MISS:      14133
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.828 cycles
cpu0_ITLB TOTAL        ACCESS:       5226 HIT:       5066 MISS:        160
cpu0_ITLB LOAD         ACCESS:       5226 HIT:       5066 MISS:        160
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.312 cycles
cpu0_STLB TOTAL        ACCESS:       6630 HIT:       5716 MISS:        914
cpu0_STLB LOAD         ACCESS:       6630 HIT:       5716 MISS:        914
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 102.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     115030
  ROW_BUFFER_MISS:     103416
 AVG DBUS CONGESTED CYCLE: 3.988
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       8848
  FULL:     195505
