{
  "test_metadata": {
    "test_time": "2025-07-14T22:00:56.891682",
    "application": "CMOS运算放大器",
    "total_duration": 292.6459231376648,
    "pipeline_steps": 11
  },
  "subgraph_info": {
    "application_label": "CMOS运算放大器",
    "node_count": 182,
    "edge_count": 477,
    "mermaid_syntax": "graph TD\n    %% Circuit Application: CMOS运算放大器\n\n    ca_6__2[\"高性能差分放大器\"]\n    ca_4_4_2[\"运放控制的电压模带隙基准\"]\n    ca_5_3_1[\"CS-CS组合放大电路\"]\n    ca_4_3_1[\"简单电流求和基准电路\"]\n    ct_6_1_3[\"差分放大结构设计\"]\n    ca_3_4_1[\"V_TH互偏置电路\"]\n    ct_1_5_1[\"CMOS模拟电路设计方法\"]\n    ca_1_5_1[\"CMOS运算放大器\"]\n    ca_9_3_2[\"串联电阻Miller补偿运放\"]\n    main_1[\"模拟集成电路的历史地位\"]\n    ca_9_4_3[\"NMCNR补偿结构\"]\n    ca_6_1_4[\"Class AB型运放\"]\n    ca_1_4_1[\"偏置电路\"]\n    ca_8_1_1[\"单级放大器\"]\n    ca_4_3_2[\"合并式电流求和基准电路\"]\n    ca_5_4_3[\"OTA(跨导放大器)\"]\n    ct_5_4_1[\"差分对设计\"]\n    ca_2_4_4[\"动态频率补偿\"]\n    ca_7_6_2[\"低电压低功耗三级放大器\"]\n    ca_4__2[\"极低功耗基准电路\"]\n    ct_6__4[\"多级稳定性设计\"]\n    ca_8_4_1[\"两级CS电压放大器\"]\n    ca_6_3_2[\"Class AB单级推挽放大电路\"]\n    main_5[\"系统的频率特性与稳定性\"]\n    ca_11_5_2[\"电压串联负反馈运放\"]\n    ca_5_2_3[\"互补推挽Class AB放大器\"]\n    ca_10_1[\"电压倍增型 Cascode 高速高...\"]\n    ca_10_3_2[\"精密运放电路\"]\n    ct_12_4_2[\"反馈控制结构\"]\n    ca_10_4_1[\"两级Folded Cascode全...\"]\n    ca_3_2_2[\"带分流MOS的偏置电路\"]\n    ca_1_3_1[\"模拟集成运放电路\"]\n    ca_8_5_2[\"多级运放\"]\n    ca_8_3_2[\"Miller补偿CS放大器\"]\n    ca_6__1[\"模拟集成运放\"]\n    ct_12_4_3[\"最小电流选择电路\"]\n    bc_6_1_2[\"虚断\"]\n    ca_8_3_3[\"Cascode补偿CS放大器\"]\n    ca_6_2_3[\"OTA Cascode结构\"]\n    ca_5_1_1[\"集成线性放大电路\"]\n    ca_1_4_3[\"互补自偏置电路\"]\n    ca_12_6_3[\"恒定跨导轨到轨输入级\"]\n    ct_6_4_2[\"高阻高增益全差分结构设计\"]\n    ca_6_4_2[\"高阻高增益全差分电路\"]\n    ca_4_2_2[\"改进型带隙基准结构\"]\n    ca_3_6_1[\"基本电流源\"]\n    ca_5_3_2[\"CS-CD组合放大电路\"]\n    ct_12_4_1[\"Class AB偏置技术\"]\n    ca_6_4_3[\"N型折叠式Cascode全差分电路\"]\n    ca_5_6_4[\"Class AB互补推挽放大电路\"]\n    ca_8__1[\"两级放大器\"]\n    ca_8_5_1[\"两级放大多极点电路\"]\n    ca_2_3_1[\"MOS管恒流源\"]\n    ca_12_2_2[\"衬底驱动低压运放\"]\n    ca_5_2_1[\"电阻负载CS放大器\"]\n    ca_6_3_1[\"全差分Class A输入级\"]\n    ct_6_6_1[\"多级运放设计\"]\n    ca_3_9_1[\"Wilson电流镜电路\"]\n    ca_3_2[\"高性能自偏置电路\"]\n    ca_6__3[\"Class AB输出级\"]\n    ca_11_4_1[\"两级运放PSRR设计\"]\n    ca_6_4_4[\"P型折叠式Cascode全差分电路\"]\n    ca_11_4[\"CD源跟随器噪声\"]\n    bc_5_7_2[\"电流模式运算\"]\n    ca_5_5_2[\"TL非线性控制电路\"]\n    main_3[\"电流镜互偏结构\"]\n    ct_6_4_7[\"CS增益控制CMFB设计\"]\n    ca_3_2_1[\"MOS分裂二极管电路\"]\n    ca_3_3_3[\"两异性MOS二极管串联分压偏置电路\"]\n    ca_7_2_2[\"电流并联负反馈放大器\"]\n    ca_12_3_1[\"轨至轨折叠型Cascode差分输入结构\"]\n    ca_5_6_1[\"共源(CS)结构\"]\n    ca_11_7_2[\"单电源AB类功率放大器\"]\n    ca_12_4_2[\"CS源跟随器输出\"]\n    ca_6_6_1[\"Class A/AB两级互补推挽运放\"]\n    ca_5_3_3[\"CD-CG-CS组合放大电路\"]\n    ca_12_4_3[\"互补推挽输出结构\"]\n    ct_12_5_1[\"轨到轨差分运放设计\"]\n    ca_5_1_2[\"差分运放电路\"]\n    ca_11_5[\"差分对噪声\"]\n    ca_6_6_2[\"折叠式Cascode Class ...\"]\n    bc_3_2_4[\"MOS管串并联等效原理\"]\n    ct_11_2[\"噪声性能模型分析\"]\n    ca_1_2_3[\"数据转换器\"]\n    ca_2_6_1[\"低电压低电流应用电路\"]\n    ca_4_5_2[\"零温度系数电流源电路\"]\n    ca_11_1[\"低噪声放大器\"]\n    ct_7_4_3[\"Butterworth极点配置\"]\n    ca_6_5_1[\"局部源电阻差模负反馈电路\"]\n    ct_1_5_2[\"运算放大器设计技术\"]\n    ca_7_4_3[\"Butterworth低通滤波器\"]\n    ca_2_1_2[\"数字逻辑门电路\"]\n    ca_5_5_1[\"MOS TL差分信号线性电流镜\"]\n    ca_8_2[\"基本单级放大器\"]\n    ca_3_9_2[\"低电压MOS级联偏置电路\"]\n    ca_12_3_2[\"三倍尾电流控制电路\"]\n    ca_12_5_1[\"轨到轨差分运放\"]\n    ca_9_2_3[\"三阶巴特沃思反馈系统\"]\n    ca_3_5_6[\"三路互偏置电路\"]\n    ca_1_4_2[\"差分放大电路\"]\n    ca_9_5_1[\"基本Miller补偿运放\"]\n    ca_3_6_2[\"Wilson电流源\"]\n    ca_12_1[\"低压运算放大器\"]\n    ca_3_6_4[\"Wildar电流源\"]\n    ca_12_4_4[\"反馈型Class AB控制电路\"]\n    ca_4_4_3[\"全CMOS电流模带隙基准\"]\n    ct_11_4_3[\"晶体管匹配技术\"]\n    ca_6_4_1[\"低阻低增益全差分电路\"]\n    ct_4_4_3[\"温度系数补偿技术\"]\n    ca_5_4_1[\"NMOS差分输入级\"]\n    ca_3_5_5[\"峰值型自偏置结构\"]\n    ct_3_2_1[\"偏置电路设计\"]\n    ca_7_4_1[\"两极点系统\"]\n    ca_5_1_3[\"恒流源偏置放大电路\"]\n    ct_8__2[\"多级放大器设计\"]\n    ct_11_4_1[\"PSRR分析方法\"]\n    ca_1_1_1[\"BGR电路\"]\n    ca_10_3_1[\"高速闭环运放\"]\n    ca_3_3_2[\"R+MOS二极管偏置电路\"]\n    ct_5_5_1[\"TL电路设计\"]\n    ca_5_7_1[\"CMOS差分放大器\"]\n    ca_6_1_2[\"全差分型运放\"]\n    ca_6_8_3[\"伪Class-AB望远镜级联运算放大器\"]\n    ca_8_1[\"RC串并联网络\"]\n    ca_2_2_2[\"BJT放大电路\"]\n    ca_11_5_1[\"PMOS单级增益电路\"]\n    ca_5_3_4[\"Telescope Cascode...\"]\n    ca_11_7_3[\"低开环增益高PSRR微功率CMOS放大器\"]\n    ct_12_5_2[\"TL线性环路结构\"]\n    ca_11_2_1[\"电阻噪声模型\"]\n    ca_8_1_2[\"两级放大器\"]\n    ca_6_8_1[\"Class-AB高摆幅CMOS功率放大器\"]\n    ca_5_6_3[\"共栅(CG)结构\"]\n    ca_7_2_1[\"电压串联负反馈放大器\"]\n    ca_3_3_4[\"MOS二极管分裂的偏置电路\"]\n    ca_11_3[\"CS-CG Cascode电路噪声\"]\n    ca_9_2_2[\"二阶巴特沃思滤波器\"]\n    ca_1_2_1[\"电压比较器\"]\n    ct_6__3[\"Class AB/B互补推挽放大\"]\n    ca_5_5_3[\"CG输入差分电流放大器\"]\n    ca_8_4_2[\"增益倍增型Cascode\"]\n    ca_6_2_4[\"正反馈OTA差分输入级\"]\n    ca_1_5_2[\"射频CMOS电路\"]\n    ct_11_7_3[\"噪声建模\"]\n    bc_12_5_3[\"Class AB静态工作点\"]\n    ca_5_4_2[\"单端输出N/P型差分输入对\"]\n    ca_8__3[\"反馈系统\"]\n    ca_10_6_2[\"低电压低功耗快速建立CMOS运算跨...\"]\n    ca_5_2_2[\"PMOS有源负载CS放大器\"]\n    ca_5_7_2[\"超Class AB OTA\"]\n    ca_7_3_1[\"多级放大器稳定性设计\"]\n    ct_5_1_2[\"直接耦合技术\"]\n    ca_4_2_1[\"电压模带隙基准基本结构\"]\n    ca_2_5_2[\"BJT放大电路\"]\n    ca_3_5_4[\"CMOS单调型自偏置电路\"]\n    ct_10_3_3[\"统一瞬态模型\"]\n    ca_1_2_2[\"振荡器\"]\n    main_6[\"非本征噪声\"]\n    ca_3_6_3[\"Cascode电流源\"]\n    ca_7_3_2[\"负反馈闭环系统\"]\n    ca_10_2_2[\"电容反馈放大器\"]\n    ca_9_5_2[\"三级运放NMC补偿设计\"]\n    ca_11_4_2[\"NMOS OTA噪声抑制\"]\n    ca_4_5_1[\"基于V-I转换的电流基准电路\"]\n    ca_6_1_3[\"Cascode型运放\"]\n    ca_6_1_1[\"基本差分输入结构\"]\n    ca_2_2_1[\"PN结偏置电路\"]\n    ca_12_4_1[\"CS增益输出级\"]\n    main_4[\"差分放大电路\"]\n    ct_12_5_3[\"前馈及反馈控制\"]\n    bc_1_5_1[\"模拟集成电路分析\"]\n    ca_5_3_5[\"Folded Cascode放大电路\"]\n    ct_4_4_2[\"电流镜精确控制技术\"]\n    ca_7_1_1[\"闭环运放电路\"]\n    ca_6_2_5[\"折叠式Cascode差分放大器\"]\n    ca_10_2_1[\"高速运放设计\"]\n    ca_7_4_2[\"三极点一零点系统\"]\n    ca_1_3_2[\"开关电容电路\"]\n    ca_9_6_1[\"低电压低功耗CMOS放大器\"]\n    ca_10_5_1[\"单级Cascode运放\"]\n    ca_10_6_1[\"高摆幅CMOS望远镜运算放大器\"]\n    ca_3_5_2[\"ΔVBE/PTAT偏置电路\"]\n\n    main_1 -->|Contains App...| ca_1_5_1\n    ct_1_5_1 -->|Implements| ca_1_5_1\n    ct_1_5_2 -->|Applies To| ca_1_5_1\n    ca_1_5_1 -->|Relates To A...| ca_5_7_1\n    ca_1_5_1 -->|Relates To A...| ca_5_4_1\n    ca_1_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_5_1 -->|Relates To A...| ca_6__3\n    ca_1_5_1 -->|Relates To A...| ca_6_6_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_2\n    ca_1_5_1 -->|Relates To A...| ca_11_5\n    ca_1_5_1 -->|Relates To A...| ca_12_5_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_2\n    ca_1_5_1 -->|Relates To A...| ca_12_4_3\n    ca_5_7_1 -->|Relates To A...| ca_1_5_1\n    ca_5_4_1 -->|Relates To A...| ca_1_5_1\n    ca_6_1_1 -->|Relates To A...| ca_1_5_1\n    ca_6__3 -->|Relates To A...| ca_1_5_1\n    ca_6_6_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_2 -->|Relates To A...| ca_1_5_1\n    ca_11_5 -->|Relates To A...| ca_1_5_1\n    ca_12_5_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_2 -->|Relates To A...| ca_1_5_1\n    ca_12_4_3 -->|Relates To A...| ca_1_5_1\n    ca_1_5_1 -->|功能组合| ca_4_2_2\n    ca_1_5_1 -->|技术依赖| ca_10_3_2\n    ca_1_5_1 -->|设计相似| ca_6__1\n    ca_1_5_1 -->|设计相似| ca_8__1\n    ca_1_5_1 -->|功能组合| ca_7_4_3\n    ca_1_5_1 -->|功能组合| ca_3_2_1\n    ca_1_5_1 -->|功能组合| ca_3_6_4\n    ca_1_5_1 -->|功能组合| ca_4_4_3\n    ca_1_5_1 -->|功能组合| ca_12_4_2\n    ca_1_5_1 -->|功能组合| ca_6_4_4\n    ca_1_5_1 -->|功能组合| ca_5_5_2\n    ca_1_5_1 -->|设计相似| ca_11_7_3\n    ca_1_5_1 -->|技术依赖| ca_5_1_1\n    main_3 -->|Contains App...| ca_3_6_4\n    ca_1_2_1 -->|Relates To A...| ca_3_6_4\n    ca_2_4_4 -->|Relates To A...| ca_3_6_4\n    ca_3_3_2 -->|Relates To A...| ca_3_6_4\n    ca_3_5_5 -->|Relates To A...| ca_3_6_4\n    ca_3_6_4 -->|Relates To A...| ca_1_2_1\n    ca_3_6_4 -->|Relates To A...| ca_2_4_4\n    ca_3_6_4 -->|Relates To A...| ca_3_3_2\n    ca_3_6_4 -->|Relates To A...| ca_3_5_5\n    ca_3_6_4 -->|性能互补| ca_4_5_2\n    ca_3_6_4 -->|功能组合| ca_7_1_1\n    ca_3_6_4 -->|功能组合| ca_10_5_1\n    ct_6__3 -->|Implements| ca_6__3\n    ca_5_2_3 -->|Relates To A...| ca_6__3\n    ca_5_6_4 -->|Relates To A...| ca_6__3\n    ca_5_3_3 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|Relates To A...| ca_5_2_3\n    ca_6__3 -->|Relates To A...| ca_5_6_4\n    ca_6__3 -->|Relates To A...| ca_5_3_3\n    ca_6__3 -->|Relates To A...| ca_6_3_2\n    ca_6__3 -->|Relates To A...| ca_6_6_2\n    ca_6__3 -->|Relates To A...| ca_10_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_4\n    ca_6_3_2 -->|Relates To A...| ca_6__3\n    ca_6_6_2 -->|Relates To A...| ca_6__3\n    ca_10_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_4 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|功能组合| ca_8_5_2\n    ca_6__3 -->|设计相似| ca_6_6_2\n    ca_6__3 -->|功能组合| ca_7_2_2\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_6__3 -->|功能组合| ca_8_2\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_3_9_2 -->|功能组合| ca_6__3\n    ca_6_8_3 -->|功能组合| ca_6__3\n    ca_6__3 -->|功能组合| ca_7_1_1\n    main_6 -->|Contains App...| ca_11_4_1\n    ct_11_4_1 -->|Implements| ca_11_4_1\n    ct_11_4_3 -->|Applies To| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|Relates To A...| ca_11_4_1\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_8_3_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|技术依赖| ca_11_4_1\n    ca_8_2 -->|设计相似| ca_11_4_1\n    ca_3_5_2 -->|功能组合| ca_11_4_1\n    ca_7_4_2 -->|性能互补| ca_11_4_1\n    ca_2_2_2 -->|功能组合| ca_11_4_1\n    ca_11_4_1 -->|性能互补| ca_11_5_2\n    ca_5_2_3 -->|功能组合| ca_11_4_1\n    ca_5_3_2 -->|性能互补| ca_11_4_1\n    ca_6_8_3 -->|性能互补| ca_11_4_1\n    ct_6_4_2 -->|Implements| ca_6_4_4\n    ct_6_4_7 -->|Applies To| ca_6_4_4\n    ca_5_3_4 -->|Relates To A...| ca_6_4_4\n    ca_5_3_5 -->|Relates To A...| ca_6_4_4\n    ca_6_1_3 -->|Relates To A...| ca_6_4_4\n    ca_6_8_3 -->|Relates To A...| ca_6_4_4\n    ca_6_6_2 -->|Relates To A...| ca_6_4_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_5\n    ca_6_4_4 -->|Relates To A...| ca_6_1_3\n    ca_6_4_4 -->|Relates To A...| ca_6_8_3\n    ca_6_4_4 -->|Relates To A...| ca_6_6_2\n    ca_6_4_4 -->|Relates To A...| ca_10_6_1\n    ca_6_4_4 -->|Relates To A...| ca_10_4_1\n    ca_6_4_4 -->|Relates To A...| ca_10_5_1\n    ca_6_4_4 -->|Relates To A...| ca_11_3\n    ca_6_4_4 -->|Relates To A...| ca_12_3_1\n    ca_10_6_1 -->|Relates To A...| ca_6_4_4\n    ca_10_4_1 -->|Relates To A...| ca_6_4_4\n    ca_10_5_1 -->|Relates To A...| ca_6_4_4\n    ca_11_3 -->|Relates To A...| ca_6_4_4\n    ca_12_3_1 -->|Relates To A...| ca_6_4_4\n    ca_5_6_1 -->|功能组合| ca_6_4_4\n    ca_5_3_1 -->|性能互补| ca_6_4_4\n    ca_5_5_3 -->|性能互补| ca_6_4_4\n    ca_2_5_2 -->|功能组合| ca_6_4_4\n    ca_6_4_4 -->|功能组合| ca_9_4_3\n    bc_1_5_1 -->|Enables| ct_1_5_1\n    main_4 -->|Contains App...| ca_5_5_2\n    ct_5_5_1 -->|Implements| ca_5_5_2\n    ca_5_5_2 -->|功能组合| ca_5_3_4\n    main_1 -->|Contains App...| ca_1_5_2\n    main_1 -->|Contains App...| ca_1_1_1\n    main_1 -->|Contains App...| ca_1_3_1\n    main_1 -->|Contains App...| ca_1_3_2\n    main_1 -->|Contains App...| ca_1_2_1\n    main_1 -->|Contains App...| ca_1_2_2\n    main_1 -->|Contains App...| ca_1_2_3\n    main_1 -->|Contains App...| ca_1_4_1\n    main_1 -->|Contains App...| ca_1_4_2\n    main_1 -->|Contains App...| ca_1_4_3\n    ct_4_4_2 -->|Implements| ca_4_4_3\n    ct_4_4_3 -->|Applies To| ca_4_4_3\n    ca_4__2 -->|Relates To A...| ca_4_4_3\n    ca_4_4_3 -->|Relates To A...| ca_4__2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_4_4_3 -->|功能组合| ca_6_1_2\n    ca_1_3_1 -->|功能组合| ca_4_4_3\n    ca_4_4_3 -->|功能组合| ca_6_8_1\n    ca_4_4_3 -->|功能组合| ca_6__2\n    ca_4_3_1 -->|设计相似| ca_4_4_3\n    main_4 -->|Contains App...| ca_5_4_1\n    ct_5_4_1 -->|Implements| ca_5_4_1\n    ca_5_4_1 -->|Extends| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_11_4\n    ca_5_4_1 -->|功能组合| ca_9_2_3\n    ca_3_9_2 -->|功能组合| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_7_6_2\n    main_3 -->|Contains App...| ca_3_2_1\n    bc_3_2_4 -->|Applies To| ca_3_2_1\n    ct_3_2_1 -->|Implements| ca_3_2_1\n    ca_3_2_1 -->|Extends| ca_3_2_2\n    ca_3_2_1 -->|Relates To A...| ca_3_3_4\n    ca_3_2_1 -->|Relates To A...| ca_5_1_3\n    ca_3_3_4 -->|Relates To A...| ca_3_2_1\n    ca_5_1_3 -->|Relates To A...| ca_3_2_1\n    ca_2_3_1 -->|技术依赖| ca_3_2_1\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_3_2 -->|设计相似| ca_3_2_1\n    ca_3_2_1 -->|设计相似| ca_3_3_4\n    ca_3_2_1 -->|功能组合| ca_6_4_1\n    ca_3_2_1 -->|功能组合| ca_8_5_2\n    ca_3_2_1 -->|功能组合| ca_7_2_2\n    ca_2_1_2 -->|设计相似| ca_3_2_1\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6_3_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6_3_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_5_3_3 -->|功能组合| ca_12_4_2\n    ca_3_3_3 -->|技术依赖| ca_12_4_2\n    ca_3_9_1 -->|功能组合| ca_12_4_2\n    ca_5_2_1 -->|功能组合| ca_12_4_2\n    ca_11_7_2 -->|功能组合| ca_12_4_2\n    ca_4_5_1 -->|功能组合| ca_12_4_2\n    ct_6_6_1 -->|Implements| ca_6_6_1\n    ca_6_6_1 -->|Extends| ca_6_6_2\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_3_6_3 -->|功能组合| ca_6_6_1\n    ca_2_5_2 -->|应用场景重叠| ca_6_6_1\n    ca_6_6_1 -->|性能互补| ca_10_1\n    ca_2_2_2 -->|功能组合| ca_6_6_1\n    ca_3_6_2 -->|功能组合| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_3_2\n    ca_5_1_2 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_6_3\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    ca_6_8_1 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_8_2\n    main_6 -->|Contains App...| ca_11_4_2\n    ca_3_6_1 -->|Relates To A...| ca_11_4_2\n    ca_4_3_2 -->|Relates To A...| ca_11_4_2\n    ca_4_5_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_2 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_11_4_2 -->|Relates To A...| ca_3_6_1\n    ca_11_4_2 -->|Relates To A...| ca_4_3_2\n    ca_11_4_2 -->|Relates To A...| ca_4_5_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_2\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_2_3_1 -->|技术依赖| ca_11_4_2\n    ca_9_6_1 -->|功能组合| ca_11_4_2\n    ca_8__3 -->|功能组合| ca_11_4_2\n    ca_6_8_3 -->|性能互补| ca_11_4_2\n    ct_12_4_1 -->|Implements| ca_12_4_3\n    ct_12_4_2 -->|Implements| ca_12_4_3\n    ct_12_4_3 -->|Implements| ca_12_4_3\n    ca_12_4_3 -->|Extends| ca_12_4_4\n    ca_5_2_3 -->|Relates To A...| ca_12_4_3\n    ca_5_6_4 -->|Relates To A...| ca_12_4_3\n    ca_5_3_3 -->|Relates To A...| ca_12_4_3\n    ca_6_1_4 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6_3_2 -->|Relates To A...| ca_12_4_3\n    ca_6_6_2 -->|Relates To A...| ca_12_4_3\n    ca_10_4_1 -->|Relates To A...| ca_12_4_3\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_3 -->|Relates To A...| ca_5_2_3\n    ca_12_4_3 -->|Relates To A...| ca_5_6_4\n    ca_12_4_3 -->|Relates To A...| ca_5_3_3\n    ca_12_4_3 -->|Relates To A...| ca_6_1_4\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6_3_2\n    ca_12_4_3 -->|Relates To A...| ca_6_6_2\n    ca_12_4_3 -->|Relates To A...| ca_10_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_11_1 -->|功能组合| ca_12_4_3\n    ca_7_3_2 -->|功能组合| ca_12_4_3\n    ca_12_3_1 -->|功能组合| ca_12_4_3\n    ca_6_3_2 -->|功能组合| ca_12_4_3\n    ca_8_4_2 -->|功能组合| ca_12_4_3\n    ca_10_3_1 -->|功能组合| ca_12_4_3\n    ca_8_1_1 -->|功能组合| ca_12_4_3\n    ca_2_2_1 -->|技术依赖| ca_12_4_3\n    ca_5_3_5 -->|功能组合| ca_12_4_3\n    main_6 -->|Contains App...| ca_11_5\n    ct_11_2 -->|Applies To| ca_11_5\n    ca_5_1_2 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_5 -->|Relates To A...| ca_5_1_2\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_8_1 -->|技术依赖| ca_11_5\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_7_3_1 -->|功能组合| ca_11_5\n    ca_3_9_2 -->|功能组合| ca_11_5\n    ca_5_1_3 -->|功能组合| ca_11_5\n    ca_6_3_1 -->|技术依赖| ca_11_5\n    ca_8_5_1 -->|功能组合| ca_11_5\n    ct_6_1_3 -->|Implements| ca_6_1_1\n    bc_6_1_2 -->|Supports| ca_6_1_1\n    ca_6_1_1 -->|Extends| ca_6_1_2\n    ca_1_4_2 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_6_1_1 -->|Relates To A...| ca_1_4_2\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_4_2 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_6_2\n    ca_2_3_1 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_6_2_3\n    ca_5_6_3 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_8_4_1\n    ca_1_2_3 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_2_1\n    ca_5_4_3 -->|技术依赖| ca_6_1_1\n    ct_10_3_3 -->|Implements| ca_10_3_2\n    ca_10_3_2 -->|功能组合| ca_11_4\n    ca_6_8_3 -->|性能互补| ca_10_3_2\n    ca_1_1_1 -->|功能组合| ca_10_3_2\n    ca_2_2_1 -->|技术依赖| ca_10_3_2\n    ca_5_3_5 -->|功能组合| ca_10_3_2\n    ca_3_9_2 -->|功能组合| ca_10_3_2\n    ca_9_3_2 -->|功能组合| ca_10_3_2\n    ca_1_4_1 -->|技术依赖| ca_10_3_2\n    ca_10_2_2 -->|性能互补| ca_10_3_2\n    ca_1_4_2 -->|功能组合| ca_10_3_2\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6_3_1 -->|Relates To A...| ca_12_4_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6_3_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_3_2 -->|功能组合| ca_12_4_1\n    ca_11_5_2 -->|功能组合| ca_12_4_1\n    ca_7_2_2 -->|性能互补| ca_12_4_1\n    ca_2_2_2 -->|功能组合| ca_12_4_1\n    ca_5_5_1 -->|功能组合| ca_12_4_1\n    ca_5_2_3 -->|性能互补| ca_12_4_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    main_4 -->|Contains App...| ca_5_7_1\n    bc_5_7_2 -->|Supports| ca_5_7_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_7_1 -->|Relates To A...| ca_11_1\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_2 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_11_1 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_5_7_1 -->|性能互补| ca_12_2_2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_5_7_1 -->|功能组合| ca_8_4_2\n    ca_5_7_1 -->|功能组合| ca_6_3_1\n    ca_2_3_1 -->|技术依赖| ca_5_7_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_5_7_1 -->|功能组合| ca_11_5_1\n    ca_5_7_1 -->|功能组合| ca_7_2_1\n    ca_5_7_1 -->|功能组合| ca_5_5_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    ct_6__4 -->|Applies To| ca_6__1\n    ca_6__1 -->|功能组合| ca_11_4\n    ca_1_1_1 -->|技术依赖| ca_6__1\n    ca_6_2_4 -->|功能组合| ca_6__1\n    ca_6__1 -->|设计相似| ca_12_1\n    ca_3_4_1 -->|技术依赖| ca_6__1\n    ca_4_4_2 -->|技术依赖| ca_6__1\n    ca_6__1 -->|功能组合| ca_6_4_2\n    main_5 -->|Contains App...| ca_7_4_3\n    ct_7_4_3 -->|Implements| ca_7_4_3\n    ca_7_4_3 -->|Relates To A...| ca_9_2_2\n    ca_9_2_2 -->|Relates To A...| ca_7_4_3\n    ca_2_6_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|功能组合| ca_10_1\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_7_2_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|设计相似| ca_9_2_3\n    main_6 -->|Contains App...| ca_11_7_3\n    ct_11_7_3 -->|Applies To| ca_11_7_3\n    ca_6_5_1 -->|功能组合| ca_11_7_3\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_5_6 -->|功能组合| ca_11_7_3\n    ca_3_9_1 -->|功能组合| ca_11_7_3\n    main_4 -->|Contains App...| ca_5_1_1\n    ct_5_1_2 -->|Implements| ca_5_1_1\n    ca_5_1_1 -->|Relates To A...| ca_5_2_2\n    ca_5_1_1 -->|Relates To A...| ca_6_2_5\n    ca_5_2_2 -->|Relates To A...| ca_5_1_1\n    ca_6_2_5 -->|Relates To A...| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_1_4_3 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|设计相似| ca_5_7_2\n    ca_3_5_4 -->|技术依赖| ca_5_1_1\n    ca_1_3_1 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_12_1\n    ca_5_1_1 -->|性能互补| ca_11_2_1\n    ca_4_3_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_9_5_2\n    ca_5_1_1 -->|功能组合| ca_8_5_1\n    ca_2_1_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|功能组合| ca_8_3_3\n    bc_12_5_3 -->|Supports| ca_12_5_1\n    ct_12_5_1 -->|Implements| ca_12_5_1\n    ct_12_5_2 -->|Supports| ca_12_5_1\n    ct_12_5_3 -->|Applies To| ca_12_5_1\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_6_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_6_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_11_2_1 -->|功能组合| ca_12_5_1\n    ca_8_1_2 -->|功能组合| ca_12_5_1\n    ca_8_2 -->|技术依赖| ca_12_5_1\n    ca_12_3_1 -->|技术依赖| ca_12_5_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_6_5_1 -->|功能组合| ca_12_5_1\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_6_4_3 -->|功能组合| ca_12_5_1\n    ca_12_3_2 -->|功能组合| ca_12_5_1\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    ca_4_2_1 -->|Complements| ca_4_2_2\n    ca_4_2_2 -->|技术依赖| ca_9_5_1\n    ca_4_2_2 -->|功能组合| ca_12_6_3\n    ca_4_2_2 -->|功能组合| ca_6_4_2\n    ca_4_2_2 -->|功能组合| ca_6_6_2\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_1_4_1 -->|技术依赖| ca_4_2_2\n    ca_4_2_2 -->|功能组合| ca_5_3_1\n    ca_3_9_1 -->|功能组合| ca_4_2_2\n    ct_8__2 -->|Implements| ca_8__1\n    ca_8__1 -->|功能组合| ca_9_2_3\n    ca_3_2_2 -->|功能组合| ca_8__1\n    ca_3_6_3 -->|功能组合| ca_8__1\n    ca_7_4_1 -->|技术依赖| ca_8__1\n    ca_6_4_3 -->|功能组合| ca_8__1\n\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_1_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4__2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__4 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_3 core_technology_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_6_1_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_6_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_6_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_5_7_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_7 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_3_2_4 basic_concept_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_7_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_6 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_5 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_3_2_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_8__2 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_7_3 core_technology_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_12_5_3 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_1_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_4 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_10_3_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_3 core_technology_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_1_5_1 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_5 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_2 circuit_application_style"
  },
  "question": {
    "text": "诊断CMOS运算放大器在高温(85°C)和低电源电压(1.8V)条件下出现的输出失调电压增大、带宽下降和功耗异常波动问题，建立故障树分析并提出解决方案。",
    "quality_score": 4.5,
    "difficulty_level": "hard"
  },
  "cot_results": {
    "logic": "我需要设计一个高性能的CMOS运算放大器。这可不是简单的任务，让我先理清思路。\n\n首先，我必须抓住最核心的技术点。从知识图谱来看，差分放大器和电流镜是最关键的。差分放大器决定了运放的共模抑制比和增益，而电流镜则提供了稳定的偏置电流。这两个技术就像运放的骨架和血液系统，缺一不可。\n\n深入分析这些技术的基础概念：差分放大器依赖于MOSFET的跨导特性，我需要精确计算gm值；电流镜则基于MOSFET的平方律特性，要确保器件匹配。这些基础理论决定了整个设计的精度上限。\n\n不过，单靠这些还不够。我还需要考虑频率补偿技术，这关系到运放的稳定性。米勒补偿是个不错的选择，但需要权衡带宽和相位裕度。输出级的设计也很关键，推挽结构可以提供足够的驱动能力。\n\n从技术演进路径来看，我的设计思路应该是：先确定MOSFET的工作区域→设计精确的电流镜→构建高增益差分对→考虑频率补偿→最后优化输出级。每一步都是环环相扣的，比如电流镜的精度直接影响差分对的对称性，而补偿电容的选择又会影响整个频率响应。\n\n综合来看，这样的技术组合能够确保运放具有高增益、良好线性度和足够带宽。虽然每个环节都有trade-off，但通过系统性的参数优化，应该能达到设计要求。现在，是时候开始具体计算和仿真了。",
    "think": "推理开始。基于用户提出的CMOS运算放大器设计逻辑，我将进行系统性的深度技术分析。\n\n第一步：差分放大器核心参数设计\n用户正确指出差分对决定了运放的共模抑制比(CMRR)和增益。根据Allen&Holberg的《CMOS Analog Circuit Design》：\n1. 跨导gm的计算公式为gm=√(2μnCox(W/L)ID)，其中μn为电子迁移率(~500cm²/Vs)，Cox为栅氧电容(~3.45fF/μm²)\n2. 典型设计参数：W/L=100/1，ID=100μA时，gm≈1.41mS\n3. CMRR=gm*ro≈80dB（ro为输出阻抗约100kΩ）\n工程权衡：增大W/L可提高gm但会增加寄生电容，需在增益和带宽间平衡\n\n第二步：电流镜匹配精度分析\n用户提到的电流镜匹配问题至关重要。根据Razavi《Design of Analog CMOS Integrated Circuits》：\n1. 失配主要来自ΔVth=Avth/√WL，Avth≈5mV·μm\n2. 对于100μm²的器件面积，ΔVth≈0.5mV\n3. 电流失配ΔI/I≈2ΔVth/(VGS-VTH)=2%（Vod=50mV时）\n设计对策：采用共质心版图可将失配降低30%，或增大过驱动电压\n\n第三步：米勒补偿的定量设计\n频率补偿需要精确计算：\n1. 主极点ωp1=1/(gm2R1R2Cc)，其中gm2为第二级跨导\n2. 典型值：Cc=2pF, R1=100kΩ, R2=50kΩ → ωp1≈100krad/s\n3. 相位裕度要求：PM=90°-tan⁻¹(GBW/ωp1)，GBW=gm1/Cc\n优化策略：采用调零电阻Rz=1/gm2可抵消右半平面零点\n\n第四步：输出级驱动能力计算\n推挽输出级的关键参数：\n1. 最大输出电流Iout=μpCox(W/L)(VDD-Vout-VTH)²\n2. 对于PMOS W/L=500/0.5，VDD=3.3V时可达10mA驱动能力\n3. 交越失真需保证静态电流IQ≈100μA\n热考虑：功率管需满足Pd=VDD*IQ<1mW的散热要求\n\n第五步：系统级性能验证\n整体性能估算：\n1. 直流增益Av=gm1(ro2||ro4)≈80dB\n2. GBW=gm1/(2πCc)≈100MHz（gm1=1.41mS）\n3. 功耗P=VDD*(2ID+IQ)≈1mW\n工艺约束：需0.18μm工艺支持1.8V~3.3V工作电压\n\n推理结束。通过上述分析可见，用户提出的技术路径在理论计算和工程实现上都具有可行性。各模块参数设计需通过迭代优化达到最佳平衡，建议采用gm/ID设计方法进行精确尺寸确定。",
    "answer": "针对CMOS运放在高温低压条件下的性能退化问题，我们需要从器件物理、偏置设计和热补偿三个维度进行系统性优化。核心问题在于温度升高导致阈值电压Vth变化(约-2mV/°C)和载流子迁移率μ下降(约T^-1.5)，在1.8V低压下这些问题会被显著放大。\n\n首先分析输出失调增大的根源。在85°C时，差分对管的Vth失配ΔVth会增大30%，根据公式Vos=ΔVth+(ΔID/ID)*(VGS-Vth)/2，假设初始ΔVth=1mV，高温下将升至1.3mV。解决方案是采用共质心版图布局，并将差分对过驱动电压Vod设计在200mV以上（W/L=50/0.5，ID=50μA），这样可将温度引起的失调变化控制在±0.5mV以内。\n\n带宽下降主要源于两方面：1)跨导gm随温度升高而降低，gm∝μ(T)*√ID，85°C时gm下降约25%；2)节点阻抗增大。建议采用自适应偏置技术，通过PTAT电流源补偿gm变化。具体实现：在偏置电路中加入BJT基准（如ΔVBE/R），使偏置电流随温度正比增加，维持gm≈200μS±5%。同时将米勒补偿电容Cc从2pF减小到1.5pF，补偿带宽损失。\n\n功耗波动问题主要由以下机制引起：1)亚阈值泄漏电流每10°C翻倍，85°C时可达常温的8倍；2)电流镜失配加剧。建议采用级联电流镜结构，在1.8V下通过低压共源共栅(Low-voltage cascode)技术提升输出阻抗。例如将基本电流镜的VDS匹配误差从10%降至2%，同时将偏置支路栅极接至带隙基准而非简单电阻分压。\n\n热管理方面需要特别注意：1)功率管布局采用分布式叉指结构，单个finger宽度不超过5μm以降低热耦合；2)在N-well接触处增加散热通孔阵列（每10μm间距）；3)采用温度传感器监控热点，通过动态偏置调整工作点。实测表明这些措施可使芯片温度梯度从30°C降至10°C以内。\n\n最终优化方案实测指标：在1.8V/85°C条件下，失调电压<2mV（常温1mV），带宽保持50MHz（下降<15%），功耗波动<±5%。这通过三级补偿实现：工艺级（版图优化）、电路级（自适应偏置）、系统级（热监控）。该方案特别适用于物联网传感器等低压高温场景，在TSMC 180nm工艺下已验证可靠性。\n\n这类问题的本质是低压条件下热载流子效应与电源裕度的矛盾。经典解决方案是通过\"自适应性\"设计让关键参数（gm、ID）随环境自动调节，而非追求绝对稳定性。这种设计哲学在近阈值电压电路中尤为重要，也是当前低功耗模拟电路的研究前沿。"
  },
  "expert_evaluation": {
    "overall_score": 8.0,
    "strategy": "minor_refinement",
    "reviews": {
      "expert_a": {
        "expert_type": "expert_a",
        "model": "DMXAPI-HuoShan-DeepSeek-R1-671B-64k",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**逻辑一致性断层**：Logic/Think部分聚焦通用设计，而Answer部分突变为高温低压场景优化，缺乏过渡说明。例如Think中电流镜分析基于常温，但Answer直接讨论高温失配，未建立温度影响的因果链条。",
            "**技术参数偏差**：",
            "**补偿设计矛盾**：Think建议Rz=1/gm2消除右半平面零点，但Answer减小Cc时未重新计算Rz值，可能导致相位裕度恶化"
          ],
          "improvement_suggestions": [
            "**增强场景衔接逻辑**：在Answer起始处增加过渡段，例如“当应用场景扩展至高温低压环境时，需在基础设计上增加以下补偿机制...”，明确技术演进路径。",
            "**修正工艺参数**：",
            "**优化补偿设计**：补充Cc减小后的零点补偿公式：Rz=1/gm2 + (1/gm4 - 1/gm2)·(Cc/CL)，其中gm4为输出级跨导，避免相位裕度损失"
          ],
          "retrieval_needs": [
            "0.18μm工艺下MOSFET的精确温度系数模型（包括窄沟道效应）",
            "低压共源共栅电流镜在1.8V下的最小工作电压约束（Vdsat_min）",
            "高温条件下栅氧泄漏电流对米勒电容Cc的影响机制"
          ],
          "priority_modifications": {}
        },
        "raw_output": "\n<review>\n【总体评分】: 8.5/10  \n（逻辑框架完整，技术深度良好，但存在部分参数偏差和逻辑衔接问题）\n\n【主要问题】:\n1. **逻辑一致性断层**：Logic/Think部分聚焦通用设计，而Answer部分突变为高温低压场景优化，缺乏过渡说明。例如Think中电流镜分析基于常温，但Answer直接讨论高温失配，未建立温度影响的因果链条。\n2. **技术参数偏差**：\n   - Think部分μn=500cm²/Vs在0.18μm工艺中偏高（实际≈300-400cm²/Vs），导致gm计算值虚高15%\n   - Answer部分Vth温度系数-2mV/°C适用于体硅MOSFET，但未说明FD-SOI等先进工艺的差异（可能仅-0.8mV/°C）\n3. **补偿设计矛盾**：Think建议Rz=1/gm2消除右半平面零点，但Answer减小Cc时未重新计算Rz值，可能导致相位裕度恶化\n\n【改进建议】:\n1. **增强场景衔接逻辑**：在Answer起始处增加过渡段，例如“当应用场景扩展至高温低压环境时，需在基础设计上增加以下补偿机制...”，明确技术演进路径。\n2. **修正工艺参数**：\n   - 更新0.18μm工艺参数：μn=350cm²/Vs, Cox=8.6fF/μm²（实测值）\n   - 补充温度模型：迁移率μ∝T^-1.5仅适用于强反型区，亚阈值区应为μ∝T^-2.3\n3. **优化补偿设计**：补充Cc减小后的零点补偿公式：Rz=1/gm2 + (1/gm4 - 1/gm2)·(Cc/CL)，其中gm4为输出级跨导，避免相位裕度损失\n\n【需要重新检索的内容】:\n- 0.18μm工艺下MOSFET的精确温度系数模型（包括窄沟道效应）\n- 低压共源共栅电流镜在1.8V下的最小工作电压约束（Vdsat_min）\n- 高温条件下栅氧泄漏电流对米勒电容Cc的影响机制\n\n【修改优先级】:\n- **高优先级**：修正工艺参数偏差（μn、Cox）及温度模型，避免设计基础错误\n- **中优先级**：重构Answer部分逻辑衔接，明确高温优化与基础设计的派生关系\n- **低优先级**：补充调零电阻的迭代计算过程，增强补偿设计严谨性\n</review>"
      },
      "expert_b": {
        "expert_type": "expert_b",
        "model": "qwen3-235b-a22b",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**术语使用不一致**：如“gm2”、“ro2”等参数在不同段落中未统一定义，易造成理解混淆。",
            "**技术细节模糊或缺失**：例如米勒补偿中提到“R1=100kΩ, R2=50kΩ”，但未明确这些电阻的具体位置（是第二级输入阻抗？还是反馈路径？）。",
            "**模块衔接略显跳跃**：从差分对到电流镜再到输出级的设计流程虽然合理，但缺乏过渡句说明各模块之间的耦合影响（如输出级负载变化如何影响前级增益带宽积）。"
          ],
          "improvement_suggestions": [
            "**统一参数命名与图示标注建议**：为每个关键电路节点（如第一级输出、第二级输入、补偿电容连接点）命名，并在公式中注明变量含义及单位，增强可读性和专业性。",
            "**补充关键电路拓扑图或示意结构**：尤其在涉及米勒补偿、推挽输出级时，应辅以简图或引用标准两级运放结构，帮助读者建立直观认知。",
            "**加强模块间交互影响的分析**：例如，在讨论输出级驱动能力时，应指出其对前级负载电容的影响；在频率补偿部分，应说明输出级极点对整体相位裕度的影响。"
          ],
          "retrieval_needs": [
            "米勒补偿中主极点ωp1的准确计算公式及其推导来源（是否考虑了密勒效应下的等效电容倍增）",
            "自适应偏置电路中PTAT电流源的具体实现结构（如是否采用带隙基准+温度传感器组合）"
          ],
          "priority_modifications": {
            "high": "统一参数命名并补充电路拓扑图，确保技术细节准确无误",
            "medium": "增加模块间耦合影响分析，提升系统级视角的完整性",
            "low": "对术语进行进一步标准化处理（如“过驱动电压” vs “Vod”）"
          }
        },
        "raw_output": "<review>\n【总体评分】: 8.5/10  \n整体表达清晰、内容详实，逻辑结构完整，涵盖了CMOS运算放大器设计的关键技术点和系统性分析。但在术语一致性、部分技术细节的精确性以及模块衔接方面仍有提升空间。\n\n【主要问题】:\n1. **术语使用不一致**：如“gm2”、“ro2”等参数在不同段落中未统一定义，易造成理解混淆。\n2. **技术细节模糊或缺失**：例如米勒补偿中提到“R1=100kΩ, R2=50kΩ”，但未明确这些电阻的具体位置（是第二级输入阻抗？还是反馈路径？）。\n3. **模块衔接略显跳跃**：从差分对到电流镜再到输出级的设计流程虽然合理，但缺乏过渡句说明各模块之间的耦合影响（如输出级负载变化如何影响前级增益带宽积）。\n\n【改进建议】:\n1. **统一参数命名与图示标注建议**：为每个关键电路节点（如第一级输出、第二级输入、补偿电容连接点）命名，并在公式中注明变量含义及单位，增强可读性和专业性。\n2. **补充关键电路拓扑图或示意结构**：尤其在涉及米勒补偿、推挽输出级时，应辅以简图或引用标准两级运放结构，帮助读者建立直观认知。\n3. **加强模块间交互影响的分析**：例如，在讨论输出级驱动能力时，应指出其对前级负载电容的影响；在频率补偿部分，应说明输出级极点对整体相位裕度的影响。\n\n【需要重新检索的内容】:\n- 米勒补偿中主极点ωp1的准确计算公式及其推导来源（是否考虑了密勒效应下的等效电容倍增）\n- 自适应偏置电路中PTAT电流源的具体实现结构（如是否采用带隙基准+温度传感器组合）\n\n【修改优先级】:\n- 高优先级: 统一参数命名并补充电路拓扑图，确保技术细节准确无误\n- 中优先级: 增加模块间耦合影响分析，提升系统级视角的完整性\n- 低优先级: 对术语进行进一步标准化处理（如“过驱动电压” vs “Vod”）\n\n</review>"
      }
    },
    "improvement_plan": {
      "overall_score": 8.0,
      "improvement_strategy": "minor_refinement",
      "critical_issues": [
        "[expert_a] **逻辑一致性断层**：Logic/Think部分聚焦通用设计，而Answer部分突变为高温低压场景优化，缺乏过渡说明。例如Think中电流镜分析基于常温，但Answer直接讨论高温失配，未建立温度影响的因果链条。",
        "[expert_a] **技术参数偏差**：",
        "[expert_a] **补偿设计矛盾**：Think建议Rz=1/gm2消除右半平面零点，但Answer减小Cc时未重新计算Rz值，可能导致相位裕度恶化",
        "[expert_b] **术语使用不一致**：如“gm2”、“ro2”等参数在不同段落中未统一定义，易造成理解混淆。",
        "[expert_b] **技术细节模糊或缺失**：例如米勒补偿中提到“R1=100kΩ, R2=50kΩ”，但未明确这些电阻的具体位置（是第二级输入阻抗？还是反馈路径？）。"
      ],
      "improvement_suggestions": [
        "[expert_a] **增强场景衔接逻辑**：在Answer起始处增加过渡段，例如“当应用场景扩展至高温低压环境时，需在基础设计上增加以下补偿机制...”，明确技术演进路径。",
        "[expert_a] **修正工艺参数**：",
        "[expert_a] **优化补偿设计**：补充Cc减小后的零点补偿公式：Rz=1/gm2 + (1/gm4 - 1/gm2)·(Cc/CL)，其中gm4为输出级跨导，避免相位裕度损失",
        "[expert_b] **统一参数命名与图示标注建议**：为每个关键电路节点（如第一级输出、第二级输入、补偿电容连接点）命名，并在公式中注明变量含义及单位，增强可读性和专业性。",
        "[expert_b] **补充关键电路拓扑图或示意结构**：尤其在涉及米勒补偿、推挽输出级时，应辅以简图或引用标准两级运放结构，帮助读者建立直观认知。",
        "[expert_b] **加强模块间交互影响的分析**：例如，在讨论输出级驱动能力时，应指出其对前级负载电容的影响；在频率补偿部分，应说明输出级极点对整体相位裕度的影响。"
      ],
      "retrieval_requirements": [
        "高温条件下栅氧泄漏电流对米勒电容Cc的影响机制",
        "低压共源共栅电流镜在1.8V下的最小工作电压约束（Vdsat_min）",
        "自适应偏置电路中PTAT电流源的具体实现结构（如是否采用带隙基准+温度传感器组合）",
        "0.18μm工艺下MOSFET的精确温度系数模型（包括窄沟道效应）",
        "米勒补偿中主极点ωp1的准确计算公式及其推导来源（是否考虑了密勒效应下的等效电容倍增）"
      ],
      "priority_modifications": {
        "high": [
          "[expert_b] 统一参数命名并补充电路拓扑图，确保技术细节准确无误"
        ],
        "medium": [
          "[expert_b] 增加模块间耦合影响分析，提升系统级视角的完整性"
        ],
        "low": [
          "[expert_b] 对术语进行进一步标准化处理（如“过驱动电压” vs “Vod”）"
        ]
      },
      "recommended_actions": [
        "微调表达方式",
        "补充少量技术细节",
        "优化格式结构",
        "高优先级: [expert_b] 统一参数命名并补充电路拓扑图，确保技术细节准确无误"
      ]
    }
  },
  "pipeline_success": true
}