# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/RelativeCompare.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/read_reg.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/rcomp.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/Relative_Check2.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/Rc2.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/opctl.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/ctl2.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/ctl1.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/ac.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/imports/new/register_nbits.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/imports/new/rom.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/Relative_Check1.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/imports/new/regfile.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/Re2.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/imports/new/ram.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/NPC.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/Mem_WB.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/IR.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/IF_ID.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/ID_EX.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/imports/classdesign/dclk.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/Control.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/ALUctl.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/imports/new/alu.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/7_trans.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/EX_Mem.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/imports/sources_1/new/main.v"
verilog xil_defaultlib  "../../../CPU.srcs/sim_1/imports/new/trl_s.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
