#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 24 12:48:36 2024
# Process ID: 10020
# Current directory: D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11616 D:\self_learning\RISC-V-RV32I-CPU\1\risc_v_cpu1\risc_v_cpu1.xpr
# Log file: D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/vivado.log
# Journal file: D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/risc_v_cpu1.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/control_unit.v w ]
add_files D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/control_unit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/risc_v_cpu1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/risc_v_cpu1.srcs/sim_1/new/CPU_tb.v w ]
add_files -fileset sim_1 D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/risc_v_cpu1.srcs/sim_1/new/CPU_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source CPU_tb.tcl
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/CPU_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/CPU_tb_behav.wcfg
set_property xsim.view D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/CPU_tb_behav.wcfg [get_filesets sim_1]
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/CPU_tb_behav.wcfg}
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/CPU_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/CPU_tb_behav.wcfg}
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/CPU_tb_behav.wcfg}
save_wave_config {D:/self_learning/RISC-V-RV32I-CPU/1/risc_v_cpu1/CPU_tb_behav.wcfg}
