$comment
	File created using the following command:
		vcd file aula13.msim.vcd -direction
$end
$date
	Thu Oct 27 17:23:30 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula13_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " Ctrl_write $end
$var wire 1 # Funct [5] $end
$var wire 1 $ Funct [4] $end
$var wire 1 % Funct [3] $end
$var wire 1 & Funct [2] $end
$var wire 1 ' Funct [1] $end
$var wire 1 ( Funct [0] $end
$var wire 1 ) Instru_opcode [5] $end
$var wire 1 * Instru_opcode [4] $end
$var wire 1 + Instru_opcode [3] $end
$var wire 1 , Instru_opcode [2] $end
$var wire 1 - Instru_opcode [1] $end
$var wire 1 . Instru_opcode [0] $end
$var wire 1 / PC_OUT [31] $end
$var wire 1 0 PC_OUT [30] $end
$var wire 1 1 PC_OUT [29] $end
$var wire 1 2 PC_OUT [28] $end
$var wire 1 3 PC_OUT [27] $end
$var wire 1 4 PC_OUT [26] $end
$var wire 1 5 PC_OUT [25] $end
$var wire 1 6 PC_OUT [24] $end
$var wire 1 7 PC_OUT [23] $end
$var wire 1 8 PC_OUT [22] $end
$var wire 1 9 PC_OUT [21] $end
$var wire 1 : PC_OUT [20] $end
$var wire 1 ; PC_OUT [19] $end
$var wire 1 < PC_OUT [18] $end
$var wire 1 = PC_OUT [17] $end
$var wire 1 > PC_OUT [16] $end
$var wire 1 ? PC_OUT [15] $end
$var wire 1 @ PC_OUT [14] $end
$var wire 1 A PC_OUT [13] $end
$var wire 1 B PC_OUT [12] $end
$var wire 1 C PC_OUT [11] $end
$var wire 1 D PC_OUT [10] $end
$var wire 1 E PC_OUT [9] $end
$var wire 1 F PC_OUT [8] $end
$var wire 1 G PC_OUT [7] $end
$var wire 1 H PC_OUT [6] $end
$var wire 1 I PC_OUT [5] $end
$var wire 1 J PC_OUT [4] $end
$var wire 1 K PC_OUT [3] $end
$var wire 1 L PC_OUT [2] $end
$var wire 1 M PC_OUT [1] $end
$var wire 1 N PC_OUT [0] $end
$var wire 1 O Rd_End [4] $end
$var wire 1 P Rd_End [3] $end
$var wire 1 Q Rd_End [2] $end
$var wire 1 R Rd_End [1] $end
$var wire 1 S Rd_End [0] $end
$var wire 1 T Rs_End [4] $end
$var wire 1 U Rs_End [3] $end
$var wire 1 V Rs_End [2] $end
$var wire 1 W Rs_End [1] $end
$var wire 1 X Rs_End [0] $end
$var wire 1 Y RS_OUT [31] $end
$var wire 1 Z RS_OUT [30] $end
$var wire 1 [ RS_OUT [29] $end
$var wire 1 \ RS_OUT [28] $end
$var wire 1 ] RS_OUT [27] $end
$var wire 1 ^ RS_OUT [26] $end
$var wire 1 _ RS_OUT [25] $end
$var wire 1 ` RS_OUT [24] $end
$var wire 1 a RS_OUT [23] $end
$var wire 1 b RS_OUT [22] $end
$var wire 1 c RS_OUT [21] $end
$var wire 1 d RS_OUT [20] $end
$var wire 1 e RS_OUT [19] $end
$var wire 1 f RS_OUT [18] $end
$var wire 1 g RS_OUT [17] $end
$var wire 1 h RS_OUT [16] $end
$var wire 1 i RS_OUT [15] $end
$var wire 1 j RS_OUT [14] $end
$var wire 1 k RS_OUT [13] $end
$var wire 1 l RS_OUT [12] $end
$var wire 1 m RS_OUT [11] $end
$var wire 1 n RS_OUT [10] $end
$var wire 1 o RS_OUT [9] $end
$var wire 1 p RS_OUT [8] $end
$var wire 1 q RS_OUT [7] $end
$var wire 1 r RS_OUT [6] $end
$var wire 1 s RS_OUT [5] $end
$var wire 1 t RS_OUT [4] $end
$var wire 1 u RS_OUT [3] $end
$var wire 1 v RS_OUT [2] $end
$var wire 1 w RS_OUT [1] $end
$var wire 1 x RS_OUT [0] $end
$var wire 1 y Rt_End [4] $end
$var wire 1 z Rt_End [3] $end
$var wire 1 { Rt_End [2] $end
$var wire 1 | Rt_End [1] $end
$var wire 1 } Rt_End [0] $end
$var wire 1 ~ RT_OUT [31] $end
$var wire 1 !! RT_OUT [30] $end
$var wire 1 "! RT_OUT [29] $end
$var wire 1 #! RT_OUT [28] $end
$var wire 1 $! RT_OUT [27] $end
$var wire 1 %! RT_OUT [26] $end
$var wire 1 &! RT_OUT [25] $end
$var wire 1 '! RT_OUT [24] $end
$var wire 1 (! RT_OUT [23] $end
$var wire 1 )! RT_OUT [22] $end
$var wire 1 *! RT_OUT [21] $end
$var wire 1 +! RT_OUT [20] $end
$var wire 1 ,! RT_OUT [19] $end
$var wire 1 -! RT_OUT [18] $end
$var wire 1 .! RT_OUT [17] $end
$var wire 1 /! RT_OUT [16] $end
$var wire 1 0! RT_OUT [15] $end
$var wire 1 1! RT_OUT [14] $end
$var wire 1 2! RT_OUT [13] $end
$var wire 1 3! RT_OUT [12] $end
$var wire 1 4! RT_OUT [11] $end
$var wire 1 5! RT_OUT [10] $end
$var wire 1 6! RT_OUT [9] $end
$var wire 1 7! RT_OUT [8] $end
$var wire 1 8! RT_OUT [7] $end
$var wire 1 9! RT_OUT [6] $end
$var wire 1 :! RT_OUT [5] $end
$var wire 1 ;! RT_OUT [4] $end
$var wire 1 <! RT_OUT [3] $end
$var wire 1 =! RT_OUT [2] $end
$var wire 1 >! RT_OUT [1] $end
$var wire 1 ?! RT_OUT [0] $end
$var wire 1 @! Sel_ULA [1] $end
$var wire 1 A! Sel_ULA [0] $end
$var wire 1 B! ULAA_OUT [31] $end
$var wire 1 C! ULAA_OUT [30] $end
$var wire 1 D! ULAA_OUT [29] $end
$var wire 1 E! ULAA_OUT [28] $end
$var wire 1 F! ULAA_OUT [27] $end
$var wire 1 G! ULAA_OUT [26] $end
$var wire 1 H! ULAA_OUT [25] $end
$var wire 1 I! ULAA_OUT [24] $end
$var wire 1 J! ULAA_OUT [23] $end
$var wire 1 K! ULAA_OUT [22] $end
$var wire 1 L! ULAA_OUT [21] $end
$var wire 1 M! ULAA_OUT [20] $end
$var wire 1 N! ULAA_OUT [19] $end
$var wire 1 O! ULAA_OUT [18] $end
$var wire 1 P! ULAA_OUT [17] $end
$var wire 1 Q! ULAA_OUT [16] $end
$var wire 1 R! ULAA_OUT [15] $end
$var wire 1 S! ULAA_OUT [14] $end
$var wire 1 T! ULAA_OUT [13] $end
$var wire 1 U! ULAA_OUT [12] $end
$var wire 1 V! ULAA_OUT [11] $end
$var wire 1 W! ULAA_OUT [10] $end
$var wire 1 X! ULAA_OUT [9] $end
$var wire 1 Y! ULAA_OUT [8] $end
$var wire 1 Z! ULAA_OUT [7] $end
$var wire 1 [! ULAA_OUT [6] $end
$var wire 1 \! ULAA_OUT [5] $end
$var wire 1 ]! ULAA_OUT [4] $end
$var wire 1 ^! ULAA_OUT [3] $end
$var wire 1 _! ULAA_OUT [2] $end
$var wire 1 `! ULAA_OUT [1] $end
$var wire 1 a! ULAA_OUT [0] $end

$scope module i1 $end
$var wire 1 b! gnd $end
$var wire 1 c! vcc $end
$var wire 1 d! unknown $end
$var wire 1 e! devoe $end
$var wire 1 f! devclrn $end
$var wire 1 g! devpor $end
$var wire 1 h! ww_devoe $end
$var wire 1 i! ww_devclrn $end
$var wire 1 j! ww_devpor $end
$var wire 1 k! ww_CLOCK_50 $end
$var wire 1 l! ww_Ctrl_write $end
$var wire 1 m! ww_Sel_ULA [1] $end
$var wire 1 n! ww_Sel_ULA [0] $end
$var wire 1 o! ww_Instru_opcode [5] $end
$var wire 1 p! ww_Instru_opcode [4] $end
$var wire 1 q! ww_Instru_opcode [3] $end
$var wire 1 r! ww_Instru_opcode [2] $end
$var wire 1 s! ww_Instru_opcode [1] $end
$var wire 1 t! ww_Instru_opcode [0] $end
$var wire 1 u! ww_Funct [5] $end
$var wire 1 v! ww_Funct [4] $end
$var wire 1 w! ww_Funct [3] $end
$var wire 1 x! ww_Funct [2] $end
$var wire 1 y! ww_Funct [1] $end
$var wire 1 z! ww_Funct [0] $end
$var wire 1 {! ww_ULAA_OUT [31] $end
$var wire 1 |! ww_ULAA_OUT [30] $end
$var wire 1 }! ww_ULAA_OUT [29] $end
$var wire 1 ~! ww_ULAA_OUT [28] $end
$var wire 1 !" ww_ULAA_OUT [27] $end
$var wire 1 "" ww_ULAA_OUT [26] $end
$var wire 1 #" ww_ULAA_OUT [25] $end
$var wire 1 $" ww_ULAA_OUT [24] $end
$var wire 1 %" ww_ULAA_OUT [23] $end
$var wire 1 &" ww_ULAA_OUT [22] $end
$var wire 1 '" ww_ULAA_OUT [21] $end
$var wire 1 (" ww_ULAA_OUT [20] $end
$var wire 1 )" ww_ULAA_OUT [19] $end
$var wire 1 *" ww_ULAA_OUT [18] $end
$var wire 1 +" ww_ULAA_OUT [17] $end
$var wire 1 ," ww_ULAA_OUT [16] $end
$var wire 1 -" ww_ULAA_OUT [15] $end
$var wire 1 ." ww_ULAA_OUT [14] $end
$var wire 1 /" ww_ULAA_OUT [13] $end
$var wire 1 0" ww_ULAA_OUT [12] $end
$var wire 1 1" ww_ULAA_OUT [11] $end
$var wire 1 2" ww_ULAA_OUT [10] $end
$var wire 1 3" ww_ULAA_OUT [9] $end
$var wire 1 4" ww_ULAA_OUT [8] $end
$var wire 1 5" ww_ULAA_OUT [7] $end
$var wire 1 6" ww_ULAA_OUT [6] $end
$var wire 1 7" ww_ULAA_OUT [5] $end
$var wire 1 8" ww_ULAA_OUT [4] $end
$var wire 1 9" ww_ULAA_OUT [3] $end
$var wire 1 :" ww_ULAA_OUT [2] $end
$var wire 1 ;" ww_ULAA_OUT [1] $end
$var wire 1 <" ww_ULAA_OUT [0] $end
$var wire 1 =" ww_RS_OUT [31] $end
$var wire 1 >" ww_RS_OUT [30] $end
$var wire 1 ?" ww_RS_OUT [29] $end
$var wire 1 @" ww_RS_OUT [28] $end
$var wire 1 A" ww_RS_OUT [27] $end
$var wire 1 B" ww_RS_OUT [26] $end
$var wire 1 C" ww_RS_OUT [25] $end
$var wire 1 D" ww_RS_OUT [24] $end
$var wire 1 E" ww_RS_OUT [23] $end
$var wire 1 F" ww_RS_OUT [22] $end
$var wire 1 G" ww_RS_OUT [21] $end
$var wire 1 H" ww_RS_OUT [20] $end
$var wire 1 I" ww_RS_OUT [19] $end
$var wire 1 J" ww_RS_OUT [18] $end
$var wire 1 K" ww_RS_OUT [17] $end
$var wire 1 L" ww_RS_OUT [16] $end
$var wire 1 M" ww_RS_OUT [15] $end
$var wire 1 N" ww_RS_OUT [14] $end
$var wire 1 O" ww_RS_OUT [13] $end
$var wire 1 P" ww_RS_OUT [12] $end
$var wire 1 Q" ww_RS_OUT [11] $end
$var wire 1 R" ww_RS_OUT [10] $end
$var wire 1 S" ww_RS_OUT [9] $end
$var wire 1 T" ww_RS_OUT [8] $end
$var wire 1 U" ww_RS_OUT [7] $end
$var wire 1 V" ww_RS_OUT [6] $end
$var wire 1 W" ww_RS_OUT [5] $end
$var wire 1 X" ww_RS_OUT [4] $end
$var wire 1 Y" ww_RS_OUT [3] $end
$var wire 1 Z" ww_RS_OUT [2] $end
$var wire 1 [" ww_RS_OUT [1] $end
$var wire 1 \" ww_RS_OUT [0] $end
$var wire 1 ]" ww_RT_OUT [31] $end
$var wire 1 ^" ww_RT_OUT [30] $end
$var wire 1 _" ww_RT_OUT [29] $end
$var wire 1 `" ww_RT_OUT [28] $end
$var wire 1 a" ww_RT_OUT [27] $end
$var wire 1 b" ww_RT_OUT [26] $end
$var wire 1 c" ww_RT_OUT [25] $end
$var wire 1 d" ww_RT_OUT [24] $end
$var wire 1 e" ww_RT_OUT [23] $end
$var wire 1 f" ww_RT_OUT [22] $end
$var wire 1 g" ww_RT_OUT [21] $end
$var wire 1 h" ww_RT_OUT [20] $end
$var wire 1 i" ww_RT_OUT [19] $end
$var wire 1 j" ww_RT_OUT [18] $end
$var wire 1 k" ww_RT_OUT [17] $end
$var wire 1 l" ww_RT_OUT [16] $end
$var wire 1 m" ww_RT_OUT [15] $end
$var wire 1 n" ww_RT_OUT [14] $end
$var wire 1 o" ww_RT_OUT [13] $end
$var wire 1 p" ww_RT_OUT [12] $end
$var wire 1 q" ww_RT_OUT [11] $end
$var wire 1 r" ww_RT_OUT [10] $end
$var wire 1 s" ww_RT_OUT [9] $end
$var wire 1 t" ww_RT_OUT [8] $end
$var wire 1 u" ww_RT_OUT [7] $end
$var wire 1 v" ww_RT_OUT [6] $end
$var wire 1 w" ww_RT_OUT [5] $end
$var wire 1 x" ww_RT_OUT [4] $end
$var wire 1 y" ww_RT_OUT [3] $end
$var wire 1 z" ww_RT_OUT [2] $end
$var wire 1 {" ww_RT_OUT [1] $end
$var wire 1 |" ww_RT_OUT [0] $end
$var wire 1 }" ww_Rs_End [4] $end
$var wire 1 ~" ww_Rs_End [3] $end
$var wire 1 !# ww_Rs_End [2] $end
$var wire 1 "# ww_Rs_End [1] $end
$var wire 1 ## ww_Rs_End [0] $end
$var wire 1 $# ww_Rt_End [4] $end
$var wire 1 %# ww_Rt_End [3] $end
$var wire 1 &# ww_Rt_End [2] $end
$var wire 1 '# ww_Rt_End [1] $end
$var wire 1 (# ww_Rt_End [0] $end
$var wire 1 )# ww_Rd_End [4] $end
$var wire 1 *# ww_Rd_End [3] $end
$var wire 1 +# ww_Rd_End [2] $end
$var wire 1 ,# ww_Rd_End [1] $end
$var wire 1 -# ww_Rd_End [0] $end
$var wire 1 .# ww_PC_OUT [31] $end
$var wire 1 /# ww_PC_OUT [30] $end
$var wire 1 0# ww_PC_OUT [29] $end
$var wire 1 1# ww_PC_OUT [28] $end
$var wire 1 2# ww_PC_OUT [27] $end
$var wire 1 3# ww_PC_OUT [26] $end
$var wire 1 4# ww_PC_OUT [25] $end
$var wire 1 5# ww_PC_OUT [24] $end
$var wire 1 6# ww_PC_OUT [23] $end
$var wire 1 7# ww_PC_OUT [22] $end
$var wire 1 8# ww_PC_OUT [21] $end
$var wire 1 9# ww_PC_OUT [20] $end
$var wire 1 :# ww_PC_OUT [19] $end
$var wire 1 ;# ww_PC_OUT [18] $end
$var wire 1 <# ww_PC_OUT [17] $end
$var wire 1 =# ww_PC_OUT [16] $end
$var wire 1 ># ww_PC_OUT [15] $end
$var wire 1 ?# ww_PC_OUT [14] $end
$var wire 1 @# ww_PC_OUT [13] $end
$var wire 1 A# ww_PC_OUT [12] $end
$var wire 1 B# ww_PC_OUT [11] $end
$var wire 1 C# ww_PC_OUT [10] $end
$var wire 1 D# ww_PC_OUT [9] $end
$var wire 1 E# ww_PC_OUT [8] $end
$var wire 1 F# ww_PC_OUT [7] $end
$var wire 1 G# ww_PC_OUT [6] $end
$var wire 1 H# ww_PC_OUT [5] $end
$var wire 1 I# ww_PC_OUT [4] $end
$var wire 1 J# ww_PC_OUT [3] $end
$var wire 1 K# ww_PC_OUT [2] $end
$var wire 1 L# ww_PC_OUT [1] $end
$var wire 1 M# ww_PC_OUT [0] $end
$var wire 1 N# \Instru_opcode[0]~output_o\ $end
$var wire 1 O# \Instru_opcode[1]~output_o\ $end
$var wire 1 P# \Instru_opcode[2]~output_o\ $end
$var wire 1 Q# \Instru_opcode[3]~output_o\ $end
$var wire 1 R# \Instru_opcode[4]~output_o\ $end
$var wire 1 S# \Instru_opcode[5]~output_o\ $end
$var wire 1 T# \Funct[0]~output_o\ $end
$var wire 1 U# \Funct[1]~output_o\ $end
$var wire 1 V# \Funct[2]~output_o\ $end
$var wire 1 W# \Funct[3]~output_o\ $end
$var wire 1 X# \Funct[4]~output_o\ $end
$var wire 1 Y# \Funct[5]~output_o\ $end
$var wire 1 Z# \ULAA_OUT[0]~output_o\ $end
$var wire 1 [# \ULAA_OUT[1]~output_o\ $end
$var wire 1 \# \ULAA_OUT[2]~output_o\ $end
$var wire 1 ]# \ULAA_OUT[3]~output_o\ $end
$var wire 1 ^# \ULAA_OUT[4]~output_o\ $end
$var wire 1 _# \ULAA_OUT[5]~output_o\ $end
$var wire 1 `# \ULAA_OUT[6]~output_o\ $end
$var wire 1 a# \ULAA_OUT[7]~output_o\ $end
$var wire 1 b# \ULAA_OUT[8]~output_o\ $end
$var wire 1 c# \ULAA_OUT[9]~output_o\ $end
$var wire 1 d# \ULAA_OUT[10]~output_o\ $end
$var wire 1 e# \ULAA_OUT[11]~output_o\ $end
$var wire 1 f# \ULAA_OUT[12]~output_o\ $end
$var wire 1 g# \ULAA_OUT[13]~output_o\ $end
$var wire 1 h# \ULAA_OUT[14]~output_o\ $end
$var wire 1 i# \ULAA_OUT[15]~output_o\ $end
$var wire 1 j# \ULAA_OUT[16]~output_o\ $end
$var wire 1 k# \ULAA_OUT[17]~output_o\ $end
$var wire 1 l# \ULAA_OUT[18]~output_o\ $end
$var wire 1 m# \ULAA_OUT[19]~output_o\ $end
$var wire 1 n# \ULAA_OUT[20]~output_o\ $end
$var wire 1 o# \ULAA_OUT[21]~output_o\ $end
$var wire 1 p# \ULAA_OUT[22]~output_o\ $end
$var wire 1 q# \ULAA_OUT[23]~output_o\ $end
$var wire 1 r# \ULAA_OUT[24]~output_o\ $end
$var wire 1 s# \ULAA_OUT[25]~output_o\ $end
$var wire 1 t# \ULAA_OUT[26]~output_o\ $end
$var wire 1 u# \ULAA_OUT[27]~output_o\ $end
$var wire 1 v# \ULAA_OUT[28]~output_o\ $end
$var wire 1 w# \ULAA_OUT[29]~output_o\ $end
$var wire 1 x# \ULAA_OUT[30]~output_o\ $end
$var wire 1 y# \ULAA_OUT[31]~output_o\ $end
$var wire 1 z# \RS_OUT[0]~output_o\ $end
$var wire 1 {# \RS_OUT[1]~output_o\ $end
$var wire 1 |# \RS_OUT[2]~output_o\ $end
$var wire 1 }# \RS_OUT[3]~output_o\ $end
$var wire 1 ~# \RS_OUT[4]~output_o\ $end
$var wire 1 !$ \RS_OUT[5]~output_o\ $end
$var wire 1 "$ \RS_OUT[6]~output_o\ $end
$var wire 1 #$ \RS_OUT[7]~output_o\ $end
$var wire 1 $$ \RS_OUT[8]~output_o\ $end
$var wire 1 %$ \RS_OUT[9]~output_o\ $end
$var wire 1 &$ \RS_OUT[10]~output_o\ $end
$var wire 1 '$ \RS_OUT[11]~output_o\ $end
$var wire 1 ($ \RS_OUT[12]~output_o\ $end
$var wire 1 )$ \RS_OUT[13]~output_o\ $end
$var wire 1 *$ \RS_OUT[14]~output_o\ $end
$var wire 1 +$ \RS_OUT[15]~output_o\ $end
$var wire 1 ,$ \RS_OUT[16]~output_o\ $end
$var wire 1 -$ \RS_OUT[17]~output_o\ $end
$var wire 1 .$ \RS_OUT[18]~output_o\ $end
$var wire 1 /$ \RS_OUT[19]~output_o\ $end
$var wire 1 0$ \RS_OUT[20]~output_o\ $end
$var wire 1 1$ \RS_OUT[21]~output_o\ $end
$var wire 1 2$ \RS_OUT[22]~output_o\ $end
$var wire 1 3$ \RS_OUT[23]~output_o\ $end
$var wire 1 4$ \RS_OUT[24]~output_o\ $end
$var wire 1 5$ \RS_OUT[25]~output_o\ $end
$var wire 1 6$ \RS_OUT[26]~output_o\ $end
$var wire 1 7$ \RS_OUT[27]~output_o\ $end
$var wire 1 8$ \RS_OUT[28]~output_o\ $end
$var wire 1 9$ \RS_OUT[29]~output_o\ $end
$var wire 1 :$ \RS_OUT[30]~output_o\ $end
$var wire 1 ;$ \RS_OUT[31]~output_o\ $end
$var wire 1 <$ \RT_OUT[0]~output_o\ $end
$var wire 1 =$ \RT_OUT[1]~output_o\ $end
$var wire 1 >$ \RT_OUT[2]~output_o\ $end
$var wire 1 ?$ \RT_OUT[3]~output_o\ $end
$var wire 1 @$ \RT_OUT[4]~output_o\ $end
$var wire 1 A$ \RT_OUT[5]~output_o\ $end
$var wire 1 B$ \RT_OUT[6]~output_o\ $end
$var wire 1 C$ \RT_OUT[7]~output_o\ $end
$var wire 1 D$ \RT_OUT[8]~output_o\ $end
$var wire 1 E$ \RT_OUT[9]~output_o\ $end
$var wire 1 F$ \RT_OUT[10]~output_o\ $end
$var wire 1 G$ \RT_OUT[11]~output_o\ $end
$var wire 1 H$ \RT_OUT[12]~output_o\ $end
$var wire 1 I$ \RT_OUT[13]~output_o\ $end
$var wire 1 J$ \RT_OUT[14]~output_o\ $end
$var wire 1 K$ \RT_OUT[15]~output_o\ $end
$var wire 1 L$ \RT_OUT[16]~output_o\ $end
$var wire 1 M$ \RT_OUT[17]~output_o\ $end
$var wire 1 N$ \RT_OUT[18]~output_o\ $end
$var wire 1 O$ \RT_OUT[19]~output_o\ $end
$var wire 1 P$ \RT_OUT[20]~output_o\ $end
$var wire 1 Q$ \RT_OUT[21]~output_o\ $end
$var wire 1 R$ \RT_OUT[22]~output_o\ $end
$var wire 1 S$ \RT_OUT[23]~output_o\ $end
$var wire 1 T$ \RT_OUT[24]~output_o\ $end
$var wire 1 U$ \RT_OUT[25]~output_o\ $end
$var wire 1 V$ \RT_OUT[26]~output_o\ $end
$var wire 1 W$ \RT_OUT[27]~output_o\ $end
$var wire 1 X$ \RT_OUT[28]~output_o\ $end
$var wire 1 Y$ \RT_OUT[29]~output_o\ $end
$var wire 1 Z$ \RT_OUT[30]~output_o\ $end
$var wire 1 [$ \RT_OUT[31]~output_o\ $end
$var wire 1 \$ \Rs_End[0]~output_o\ $end
$var wire 1 ]$ \Rs_End[1]~output_o\ $end
$var wire 1 ^$ \Rs_End[2]~output_o\ $end
$var wire 1 _$ \Rs_End[3]~output_o\ $end
$var wire 1 `$ \Rs_End[4]~output_o\ $end
$var wire 1 a$ \Rt_End[0]~output_o\ $end
$var wire 1 b$ \Rt_End[1]~output_o\ $end
$var wire 1 c$ \Rt_End[2]~output_o\ $end
$var wire 1 d$ \Rt_End[3]~output_o\ $end
$var wire 1 e$ \Rt_End[4]~output_o\ $end
$var wire 1 f$ \Rd_End[0]~output_o\ $end
$var wire 1 g$ \Rd_End[1]~output_o\ $end
$var wire 1 h$ \Rd_End[2]~output_o\ $end
$var wire 1 i$ \Rd_End[3]~output_o\ $end
$var wire 1 j$ \Rd_End[4]~output_o\ $end
$var wire 1 k$ \PC_OUT[0]~output_o\ $end
$var wire 1 l$ \PC_OUT[1]~output_o\ $end
$var wire 1 m$ \PC_OUT[2]~output_o\ $end
$var wire 1 n$ \PC_OUT[3]~output_o\ $end
$var wire 1 o$ \PC_OUT[4]~output_o\ $end
$var wire 1 p$ \PC_OUT[5]~output_o\ $end
$var wire 1 q$ \PC_OUT[6]~output_o\ $end
$var wire 1 r$ \PC_OUT[7]~output_o\ $end
$var wire 1 s$ \PC_OUT[8]~output_o\ $end
$var wire 1 t$ \PC_OUT[9]~output_o\ $end
$var wire 1 u$ \PC_OUT[10]~output_o\ $end
$var wire 1 v$ \PC_OUT[11]~output_o\ $end
$var wire 1 w$ \PC_OUT[12]~output_o\ $end
$var wire 1 x$ \PC_OUT[13]~output_o\ $end
$var wire 1 y$ \PC_OUT[14]~output_o\ $end
$var wire 1 z$ \PC_OUT[15]~output_o\ $end
$var wire 1 {$ \PC_OUT[16]~output_o\ $end
$var wire 1 |$ \PC_OUT[17]~output_o\ $end
$var wire 1 }$ \PC_OUT[18]~output_o\ $end
$var wire 1 ~$ \PC_OUT[19]~output_o\ $end
$var wire 1 !% \PC_OUT[20]~output_o\ $end
$var wire 1 "% \PC_OUT[21]~output_o\ $end
$var wire 1 #% \PC_OUT[22]~output_o\ $end
$var wire 1 $% \PC_OUT[23]~output_o\ $end
$var wire 1 %% \PC_OUT[24]~output_o\ $end
$var wire 1 &% \PC_OUT[25]~output_o\ $end
$var wire 1 '% \PC_OUT[26]~output_o\ $end
$var wire 1 (% \PC_OUT[27]~output_o\ $end
$var wire 1 )% \PC_OUT[28]~output_o\ $end
$var wire 1 *% \PC_OUT[29]~output_o\ $end
$var wire 1 +% \PC_OUT[30]~output_o\ $end
$var wire 1 ,% \PC_OUT[31]~output_o\ $end
$var wire 1 -% \CLOCK_50~input_o\ $end
$var wire 1 .% \REG_PC|DOUT[2]~0_combout\ $end
$var wire 1 /% \somador|Add0~1_sumout\ $end
$var wire 1 0% \somador|Add0~2\ $end
$var wire 1 1% \somador|Add0~9_sumout\ $end
$var wire 1 2% \somador|Add0~10\ $end
$var wire 1 3% \somador|Add0~5_sumout\ $end
$var wire 1 4% \somador|Add0~6\ $end
$var wire 1 5% \somador|Add0~17_sumout\ $end
$var wire 1 6% \somador|Add0~18\ $end
$var wire 1 7% \somador|Add0~13_sumout\ $end
$var wire 1 8% \ROM1|memROM~0_combout\ $end
$var wire 1 9% \ROM1|memROM~1_combout\ $end
$var wire 1 :% \ROM1|memROM~2_combout\ $end
$var wire 1 ;% \ROM1|memROM~3_combout\ $end
$var wire 1 <% \BANCO_REG|saidaA[1]~0_combout\ $end
$var wire 1 =% \Sel_ULA[1]~input_o\ $end
$var wire 1 >% \BANCO_REG|registrador~1062_combout\ $end
$var wire 1 ?% \ROM1|memROM~4_combout\ $end
$var wire 1 @% \Sel_ULA[0]~input_o\ $end
$var wire 1 A% \Ctrl_write~input_o\ $end
$var wire 1 B% \BANCO_REG|registrador~1089_combout\ $end
$var wire 1 C% \BANCO_REG|registrador~294_q\ $end
$var wire 1 D% \BANCO_REG|saidaA[0]~1_combout\ $end
$var wire 1 E% \BANCO_REG|saidaA[0]~2_combout\ $end
$var wire 1 F% \BANCO_REG|registrador~1063_combout\ $end
$var wire 1 G% \ULA1|Add0~130_cout\ $end
$var wire 1 H% \ULA1|Add0~1_sumout\ $end
$var wire 1 I% \BANCO_REG|registrador~1088_combout\ $end
$var wire 1 J% \BANCO_REG|registrador~38_q\ $end
$var wire 1 K% \BANCO_REG|saidaB[0]~0_combout\ $end
$var wire 1 L% \ULA1|saida[0]~0_combout\ $end
$var wire 1 M% \ULA1|saida[0]~1_combout\ $end
$var wire 1 N% \BANCO_REG|registrador~295_q\ $end
$var wire 1 O% \BANCO_REG|saidaA[1]~3_combout\ $end
$var wire 1 P% \BANCO_REG|registrador~1064_combout\ $end
$var wire 1 Q% \ULA1|Add0~2\ $end
$var wire 1 R% \ULA1|Add0~5_sumout\ $end
$var wire 1 S% \ULA1|Add0~5_wirecell_combout\ $end
$var wire 1 T% \ULA1|saida[1]~2_wirecell_combout\ $end
$var wire 1 U% \BANCO_REG|registrador~39_q\ $end
$var wire 1 V% \BANCO_REG|saidaB[1]~1_combout\ $end
$var wire 1 W% \ULA1|saida[1]~2_combout\ $end
$var wire 1 X% \ULA1|saida[1]~3_combout\ $end
$var wire 1 Y% \BANCO_REG|registrador~296_q\ $end
$var wire 1 Z% \BANCO_REG|saidaA[2]~4_combout\ $end
$var wire 1 [% \BANCO_REG|registrador~1065_combout\ $end
$var wire 1 \% \ULA1|Add0~6\ $end
$var wire 1 ]% \ULA1|Add0~9_sumout\ $end
$var wire 1 ^% \BANCO_REG|registrador~40_q\ $end
$var wire 1 _% \BANCO_REG|saidaB[2]~2_combout\ $end
$var wire 1 `% \ULA1|saida[2]~4_combout\ $end
$var wire 1 a% \ULA1|saida[2]~5_combout\ $end
$var wire 1 b% \BANCO_REG|registrador~297_q\ $end
$var wire 1 c% \BANCO_REG|saidaA[3]~5_combout\ $end
$var wire 1 d% \BANCO_REG|registrador~1066_combout\ $end
$var wire 1 e% \ULA1|Add0~10\ $end
$var wire 1 f% \ULA1|Add0~13_sumout\ $end
$var wire 1 g% \ULA1|Add0~13_wirecell_combout\ $end
$var wire 1 h% \ULA1|saida[3]~6_wirecell_combout\ $end
$var wire 1 i% \BANCO_REG|registrador~41_q\ $end
$var wire 1 j% \BANCO_REG|saidaB[3]~3_combout\ $end
$var wire 1 k% \ULA1|saida[3]~6_combout\ $end
$var wire 1 l% \ULA1|saida[3]~7_combout\ $end
$var wire 1 m% \BANCO_REG|registrador~298_q\ $end
$var wire 1 n% \BANCO_REG|saidaA[4]~6_combout\ $end
$var wire 1 o% \BANCO_REG|registrador~1067_combout\ $end
$var wire 1 p% \ULA1|Add0~14\ $end
$var wire 1 q% \ULA1|Add0~17_sumout\ $end
$var wire 1 r% \BANCO_REG|registrador~42_q\ $end
$var wire 1 s% \BANCO_REG|saidaB[4]~4_combout\ $end
$var wire 1 t% \ULA1|saida[4]~8_combout\ $end
$var wire 1 u% \ULA1|saida[4]~9_combout\ $end
$var wire 1 v% \BANCO_REG|registrador~299_q\ $end
$var wire 1 w% \BANCO_REG|saidaA[5]~7_combout\ $end
$var wire 1 x% \BANCO_REG|registrador~1068_combout\ $end
$var wire 1 y% \ULA1|Add0~18\ $end
$var wire 1 z% \ULA1|Add0~21_sumout\ $end
$var wire 1 {% \ULA1|Add0~21_wirecell_combout\ $end
$var wire 1 |% \ULA1|saida[5]~10_wirecell_combout\ $end
$var wire 1 }% \BANCO_REG|registrador~43_q\ $end
$var wire 1 ~% \BANCO_REG|saidaB[5]~5_combout\ $end
$var wire 1 !& \ULA1|saida[5]~10_combout\ $end
$var wire 1 "& \ULA1|saida[5]~11_combout\ $end
$var wire 1 #& \BANCO_REG|registrador~300_q\ $end
$var wire 1 $& \BANCO_REG|saidaA[6]~8_combout\ $end
$var wire 1 %& \BANCO_REG|registrador~1069_combout\ $end
$var wire 1 && \ULA1|Add0~22\ $end
$var wire 1 '& \ULA1|Add0~25_sumout\ $end
$var wire 1 (& \BANCO_REG|registrador~44_q\ $end
$var wire 1 )& \BANCO_REG|saidaB[6]~6_combout\ $end
$var wire 1 *& \ULA1|saida[6]~12_combout\ $end
$var wire 1 +& \ULA1|saida[6]~13_combout\ $end
$var wire 1 ,& \BANCO_REG|registrador~301_q\ $end
$var wire 1 -& \BANCO_REG|saidaA[7]~9_combout\ $end
$var wire 1 .& \BANCO_REG|registrador~1070_combout\ $end
$var wire 1 /& \ULA1|Add0~26\ $end
$var wire 1 0& \ULA1|Add0~29_sumout\ $end
$var wire 1 1& \ULA1|Add0~29_wirecell_combout\ $end
$var wire 1 2& \ULA1|saida[7]~14_wirecell_combout\ $end
$var wire 1 3& \BANCO_REG|registrador~45_q\ $end
$var wire 1 4& \BANCO_REG|saidaB[7]~7_combout\ $end
$var wire 1 5& \ULA1|saida[7]~14_combout\ $end
$var wire 1 6& \ULA1|saida[7]~15_combout\ $end
$var wire 1 7& \BANCO_REG|registrador~302_q\ $end
$var wire 1 8& \BANCO_REG|saidaA[8]~10_combout\ $end
$var wire 1 9& \BANCO_REG|registrador~1071_combout\ $end
$var wire 1 :& \ULA1|Add0~30\ $end
$var wire 1 ;& \ULA1|Add0~33_sumout\ $end
$var wire 1 <& \BANCO_REG|registrador~46_q\ $end
$var wire 1 =& \BANCO_REG|saidaB[8]~8_combout\ $end
$var wire 1 >& \ULA1|saida[8]~16_combout\ $end
$var wire 1 ?& \ULA1|saida[8]~17_combout\ $end
$var wire 1 @& \BANCO_REG|registrador~303_q\ $end
$var wire 1 A& \BANCO_REG|saidaA[9]~11_combout\ $end
$var wire 1 B& \BANCO_REG|registrador~1072_combout\ $end
$var wire 1 C& \ULA1|Add0~34\ $end
$var wire 1 D& \ULA1|Add0~37_sumout\ $end
$var wire 1 E& \ULA1|Add0~37_wirecell_combout\ $end
$var wire 1 F& \ULA1|saida[9]~18_wirecell_combout\ $end
$var wire 1 G& \BANCO_REG|registrador~47_q\ $end
$var wire 1 H& \BANCO_REG|saidaB[9]~9_combout\ $end
$var wire 1 I& \ULA1|saida[9]~18_combout\ $end
$var wire 1 J& \ULA1|saida[9]~19_combout\ $end
$var wire 1 K& \BANCO_REG|registrador~304_q\ $end
$var wire 1 L& \BANCO_REG|saidaA[10]~12_combout\ $end
$var wire 1 M& \BANCO_REG|registrador~1073_combout\ $end
$var wire 1 N& \ULA1|Add0~38\ $end
$var wire 1 O& \ULA1|Add0~41_sumout\ $end
$var wire 1 P& \BANCO_REG|registrador~48_q\ $end
$var wire 1 Q& \BANCO_REG|saidaB[10]~10_combout\ $end
$var wire 1 R& \ULA1|saida[10]~20_combout\ $end
$var wire 1 S& \ULA1|saida[10]~21_combout\ $end
$var wire 1 T& \BANCO_REG|registrador~305_q\ $end
$var wire 1 U& \BANCO_REG|saidaA[11]~13_combout\ $end
$var wire 1 V& \BANCO_REG|registrador~1074_combout\ $end
$var wire 1 W& \ULA1|Add0~42\ $end
$var wire 1 X& \ULA1|Add0~45_sumout\ $end
$var wire 1 Y& \ULA1|Add0~45_wirecell_combout\ $end
$var wire 1 Z& \ULA1|saida[11]~22_wirecell_combout\ $end
$var wire 1 [& \BANCO_REG|registrador~49_q\ $end
$var wire 1 \& \BANCO_REG|saidaB[11]~11_combout\ $end
$var wire 1 ]& \ULA1|saida[11]~22_combout\ $end
$var wire 1 ^& \ULA1|saida[11]~23_combout\ $end
$var wire 1 _& \BANCO_REG|registrador~306_q\ $end
$var wire 1 `& \BANCO_REG|saidaA[12]~14_combout\ $end
$var wire 1 a& \BANCO_REG|registrador~1075_combout\ $end
$var wire 1 b& \ULA1|Add0~46\ $end
$var wire 1 c& \ULA1|Add0~49_sumout\ $end
$var wire 1 d& \BANCO_REG|registrador~50_q\ $end
$var wire 1 e& \BANCO_REG|saidaB[12]~12_combout\ $end
$var wire 1 f& \ULA1|saida[12]~24_combout\ $end
$var wire 1 g& \ULA1|saida[12]~25_combout\ $end
$var wire 1 h& \BANCO_REG|registrador~307_q\ $end
$var wire 1 i& \BANCO_REG|saidaA[13]~15_combout\ $end
$var wire 1 j& \BANCO_REG|registrador~1076_combout\ $end
$var wire 1 k& \ULA1|Add0~50\ $end
$var wire 1 l& \ULA1|Add0~53_sumout\ $end
$var wire 1 m& \ULA1|Add0~53_wirecell_combout\ $end
$var wire 1 n& \ULA1|saida[13]~26_wirecell_combout\ $end
$var wire 1 o& \BANCO_REG|registrador~51_q\ $end
$var wire 1 p& \BANCO_REG|saidaB[13]~13_combout\ $end
$var wire 1 q& \ULA1|saida[13]~26_combout\ $end
$var wire 1 r& \ULA1|saida[13]~27_combout\ $end
$var wire 1 s& \BANCO_REG|registrador~308_q\ $end
$var wire 1 t& \BANCO_REG|saidaA[14]~16_combout\ $end
$var wire 1 u& \BANCO_REG|registrador~1077_combout\ $end
$var wire 1 v& \ULA1|Add0~54\ $end
$var wire 1 w& \ULA1|Add0~57_sumout\ $end
$var wire 1 x& \BANCO_REG|registrador~52_q\ $end
$var wire 1 y& \BANCO_REG|saidaB[14]~14_combout\ $end
$var wire 1 z& \ULA1|saida[14]~28_combout\ $end
$var wire 1 {& \ULA1|saida[14]~29_combout\ $end
$var wire 1 |& \BANCO_REG|registrador~309_q\ $end
$var wire 1 }& \BANCO_REG|saidaA[15]~17_combout\ $end
$var wire 1 ~& \BANCO_REG|registrador~1078_combout\ $end
$var wire 1 !' \ULA1|Add0~58\ $end
$var wire 1 "' \ULA1|Add0~61_sumout\ $end
$var wire 1 #' \ULA1|Add0~61_wirecell_combout\ $end
$var wire 1 $' \ULA1|saida[15]~30_wirecell_combout\ $end
$var wire 1 %' \BANCO_REG|registrador~53_q\ $end
$var wire 1 &' \BANCO_REG|saidaB[15]~15_combout\ $end
$var wire 1 '' \ULA1|saida[15]~30_combout\ $end
$var wire 1 (' \ULA1|saida[15]~31_combout\ $end
$var wire 1 )' \BANCO_REG|registrador~310_q\ $end
$var wire 1 *' \BANCO_REG|saidaA[16]~18_combout\ $end
$var wire 1 +' \BANCO_REG|registrador~1079_combout\ $end
$var wire 1 ,' \ULA1|Add0~62\ $end
$var wire 1 -' \ULA1|Add0~65_sumout\ $end
$var wire 1 .' \BANCO_REG|registrador~54_q\ $end
$var wire 1 /' \BANCO_REG|saidaB[16]~16_combout\ $end
$var wire 1 0' \ULA1|saida[16]~32_combout\ $end
$var wire 1 1' \ULA1|saida[16]~33_combout\ $end
$var wire 1 2' \BANCO_REG|registrador~311_q\ $end
$var wire 1 3' \BANCO_REG|saidaA[17]~19_combout\ $end
$var wire 1 4' \BANCO_REG|registrador~1080_combout\ $end
$var wire 1 5' \ULA1|Add0~66\ $end
$var wire 1 6' \ULA1|Add0~69_sumout\ $end
$var wire 1 7' \ULA1|Add0~69_wirecell_combout\ $end
$var wire 1 8' \ULA1|saida[17]~34_wirecell_combout\ $end
$var wire 1 9' \BANCO_REG|registrador~55_q\ $end
$var wire 1 :' \BANCO_REG|saidaB[17]~17_combout\ $end
$var wire 1 ;' \ULA1|saida[17]~34_combout\ $end
$var wire 1 <' \ULA1|saida[17]~35_combout\ $end
$var wire 1 =' \BANCO_REG|registrador~312_q\ $end
$var wire 1 >' \BANCO_REG|saidaA[18]~20_combout\ $end
$var wire 1 ?' \BANCO_REG|registrador~1081_combout\ $end
$var wire 1 @' \ULA1|Add0~70\ $end
$var wire 1 A' \ULA1|Add0~73_sumout\ $end
$var wire 1 B' \BANCO_REG|registrador~56_q\ $end
$var wire 1 C' \BANCO_REG|saidaB[18]~18_combout\ $end
$var wire 1 D' \ULA1|saida[18]~36_combout\ $end
$var wire 1 E' \ULA1|saida[18]~37_combout\ $end
$var wire 1 F' \BANCO_REG|registrador~313_q\ $end
$var wire 1 G' \BANCO_REG|saidaA[19]~21_combout\ $end
$var wire 1 H' \BANCO_REG|registrador~1082_combout\ $end
$var wire 1 I' \ULA1|Add0~74\ $end
$var wire 1 J' \ULA1|Add0~77_sumout\ $end
$var wire 1 K' \ULA1|Add0~77_wirecell_combout\ $end
$var wire 1 L' \ULA1|saida[19]~38_wirecell_combout\ $end
$var wire 1 M' \BANCO_REG|registrador~57_q\ $end
$var wire 1 N' \BANCO_REG|saidaB[19]~19_combout\ $end
$var wire 1 O' \ULA1|saida[19]~38_combout\ $end
$var wire 1 P' \ULA1|saida[19]~39_combout\ $end
$var wire 1 Q' \BANCO_REG|registrador~314_q\ $end
$var wire 1 R' \BANCO_REG|saidaA[20]~22_combout\ $end
$var wire 1 S' \BANCO_REG|registrador~1083_combout\ $end
$var wire 1 T' \ULA1|Add0~78\ $end
$var wire 1 U' \ULA1|Add0~81_sumout\ $end
$var wire 1 V' \BANCO_REG|registrador~58_q\ $end
$var wire 1 W' \BANCO_REG|saidaB[20]~20_combout\ $end
$var wire 1 X' \ULA1|saida[20]~40_combout\ $end
$var wire 1 Y' \ULA1|saida[20]~41_combout\ $end
$var wire 1 Z' \BANCO_REG|registrador~315_q\ $end
$var wire 1 [' \BANCO_REG|saidaA[21]~23_combout\ $end
$var wire 1 \' \BANCO_REG|registrador~1084_combout\ $end
$var wire 1 ]' \ULA1|Add0~82\ $end
$var wire 1 ^' \ULA1|Add0~85_sumout\ $end
$var wire 1 _' \ULA1|Add0~85_wirecell_combout\ $end
$var wire 1 `' \ULA1|saida[21]~42_wirecell_combout\ $end
$var wire 1 a' \BANCO_REG|registrador~59_q\ $end
$var wire 1 b' \BANCO_REG|saidaB[21]~21_combout\ $end
$var wire 1 c' \ULA1|saida[21]~42_combout\ $end
$var wire 1 d' \ULA1|saida[21]~43_combout\ $end
$var wire 1 e' \BANCO_REG|registrador~316_q\ $end
$var wire 1 f' \BANCO_REG|saidaA[22]~24_combout\ $end
$var wire 1 g' \BANCO_REG|registrador~1085_combout\ $end
$var wire 1 h' \ULA1|Add0~86\ $end
$var wire 1 i' \ULA1|Add0~89_sumout\ $end
$var wire 1 j' \BANCO_REG|registrador~60_q\ $end
$var wire 1 k' \BANCO_REG|saidaB[22]~22_combout\ $end
$var wire 1 l' \ULA1|saida[22]~44_combout\ $end
$var wire 1 m' \ULA1|saida[22]~45_combout\ $end
$var wire 1 n' \BANCO_REG|registrador~317_q\ $end
$var wire 1 o' \BANCO_REG|saidaA[23]~25_combout\ $end
$var wire 1 p' \BANCO_REG|registrador~1086_combout\ $end
$var wire 1 q' \ULA1|Add0~90\ $end
$var wire 1 r' \ULA1|Add0~93_sumout\ $end
$var wire 1 s' \ULA1|Add0~93_wirecell_combout\ $end
$var wire 1 t' \ULA1|saida[23]~46_wirecell_combout\ $end
$var wire 1 u' \BANCO_REG|registrador~61_q\ $end
$var wire 1 v' \BANCO_REG|saidaB[23]~23_combout\ $end
$var wire 1 w' \ULA1|saida[23]~46_combout\ $end
$var wire 1 x' \ULA1|saida[23]~47_combout\ $end
$var wire 1 y' \BANCO_REG|registrador~318_q\ $end
$var wire 1 z' \BANCO_REG|saidaA[24]~26_combout\ $end
$var wire 1 {' \BANCO_REG|registrador~1087_combout\ $end
$var wire 1 |' \ULA1|Add0~94\ $end
$var wire 1 }' \ULA1|Add0~97_sumout\ $end
$var wire 1 ~' \BANCO_REG|registrador~62_q\ $end
$var wire 1 !( \BANCO_REG|saidaB[24]~24_combout\ $end
$var wire 1 "( \ULA1|saida[24]~48_combout\ $end
$var wire 1 #( \ULA1|saida[24]~49_combout\ $end
$var wire 1 $( \BANCO_REG|saidaA[25]~27_combout\ $end
$var wire 1 %( \ULA1|Add0~101_wirecell_combout\ $end
$var wire 1 &( \ULA1|saida[25]~50_wirecell_combout\ $end
$var wire 1 '( \BANCO_REG|registrador~63_q\ $end
$var wire 1 (( \BANCO_REG|registrador~1090_combout\ $end
$var wire 1 )( \ULA1|Add0~98\ $end
$var wire 1 *( \ULA1|Add0~101_sumout\ $end
$var wire 1 +( \BANCO_REG|registrador~319_q\ $end
$var wire 1 ,( \BANCO_REG|saidaB[25]~25_combout\ $end
$var wire 1 -( \ULA1|saida[25]~50_combout\ $end
$var wire 1 .( \ULA1|saida[25]~51_combout\ $end
$var wire 1 /( \BANCO_REG|saidaA[26]~28_combout\ $end
$var wire 1 0( \BANCO_REG|registrador~64_q\ $end
$var wire 1 1( \BANCO_REG|registrador~1091_combout\ $end
$var wire 1 2( \ULA1|Add0~102\ $end
$var wire 1 3( \ULA1|Add0~105_sumout\ $end
$var wire 1 4( \BANCO_REG|registrador~320_q\ $end
$var wire 1 5( \BANCO_REG|saidaB[26]~26_combout\ $end
$var wire 1 6( \ULA1|saida[26]~52_combout\ $end
$var wire 1 7( \ULA1|saida[26]~53_combout\ $end
$var wire 1 8( \BANCO_REG|saidaA[27]~29_combout\ $end
$var wire 1 9( \ULA1|Add0~109_wirecell_combout\ $end
$var wire 1 :( \ULA1|saida[27]~54_wirecell_combout\ $end
$var wire 1 ;( \BANCO_REG|registrador~65_q\ $end
$var wire 1 <( \BANCO_REG|registrador~1092_combout\ $end
$var wire 1 =( \ULA1|Add0~106\ $end
$var wire 1 >( \ULA1|Add0~109_sumout\ $end
$var wire 1 ?( \BANCO_REG|registrador~321_q\ $end
$var wire 1 @( \BANCO_REG|saidaB[27]~27_combout\ $end
$var wire 1 A( \ULA1|saida[27]~54_combout\ $end
$var wire 1 B( \ULA1|saida[27]~55_combout\ $end
$var wire 1 C( \BANCO_REG|saidaA[28]~30_combout\ $end
$var wire 1 D( \BANCO_REG|registrador~66_q\ $end
$var wire 1 E( \BANCO_REG|registrador~1093_combout\ $end
$var wire 1 F( \ULA1|Add0~110\ $end
$var wire 1 G( \ULA1|Add0~113_sumout\ $end
$var wire 1 H( \BANCO_REG|registrador~322_q\ $end
$var wire 1 I( \BANCO_REG|saidaB[28]~28_combout\ $end
$var wire 1 J( \ULA1|saida[28]~56_combout\ $end
$var wire 1 K( \ULA1|saida[28]~57_combout\ $end
$var wire 1 L( \BANCO_REG|saidaA[29]~31_combout\ $end
$var wire 1 M( \ULA1|Add0~117_wirecell_combout\ $end
$var wire 1 N( \ULA1|saida[29]~58_wirecell_combout\ $end
$var wire 1 O( \BANCO_REG|registrador~67_q\ $end
$var wire 1 P( \BANCO_REG|registrador~1094_combout\ $end
$var wire 1 Q( \ULA1|Add0~114\ $end
$var wire 1 R( \ULA1|Add0~117_sumout\ $end
$var wire 1 S( \BANCO_REG|registrador~323_q\ $end
$var wire 1 T( \BANCO_REG|saidaB[29]~29_combout\ $end
$var wire 1 U( \ULA1|saida[29]~58_combout\ $end
$var wire 1 V( \ULA1|saida[29]~59_combout\ $end
$var wire 1 W( \BANCO_REG|saidaA[30]~32_combout\ $end
$var wire 1 X( \BANCO_REG|registrador~68_q\ $end
$var wire 1 Y( \BANCO_REG|registrador~1095_combout\ $end
$var wire 1 Z( \ULA1|Add0~118\ $end
$var wire 1 [( \ULA1|Add0~121_sumout\ $end
$var wire 1 \( \BANCO_REG|registrador~324_q\ $end
$var wire 1 ]( \BANCO_REG|saidaB[30]~30_combout\ $end
$var wire 1 ^( \ULA1|saida[30]~60_combout\ $end
$var wire 1 _( \ULA1|saida[30]~61_combout\ $end
$var wire 1 `( \BANCO_REG|saidaA[31]~33_combout\ $end
$var wire 1 a( \ULA1|Add0~125_wirecell_combout\ $end
$var wire 1 b( \ULA1|saida[31]~62_wirecell_combout\ $end
$var wire 1 c( \BANCO_REG|registrador~69_q\ $end
$var wire 1 d( \BANCO_REG|registrador~1096_combout\ $end
$var wire 1 e( \ULA1|Add0~122\ $end
$var wire 1 f( \ULA1|Add0~125_sumout\ $end
$var wire 1 g( \BANCO_REG|registrador~325_q\ $end
$var wire 1 h( \BANCO_REG|saidaB[31]~31_combout\ $end
$var wire 1 i( \ULA1|saida[31]~62_combout\ $end
$var wire 1 j( \ULA1|saida[31]~63_combout\ $end
$var wire 1 k( \ROM1|memROM~5_combout\ $end
$var wire 1 l( \somador|Add0~14\ $end
$var wire 1 m( \somador|Add0~21_sumout\ $end
$var wire 1 n( \somador|Add0~22\ $end
$var wire 1 o( \somador|Add0~25_sumout\ $end
$var wire 1 p( \somador|Add0~26\ $end
$var wire 1 q( \somador|Add0~29_sumout\ $end
$var wire 1 r( \somador|Add0~30\ $end
$var wire 1 s( \somador|Add0~33_sumout\ $end
$var wire 1 t( \somador|Add0~34\ $end
$var wire 1 u( \somador|Add0~37_sumout\ $end
$var wire 1 v( \somador|Add0~38\ $end
$var wire 1 w( \somador|Add0~41_sumout\ $end
$var wire 1 x( \somador|Add0~42\ $end
$var wire 1 y( \somador|Add0~45_sumout\ $end
$var wire 1 z( \somador|Add0~46\ $end
$var wire 1 {( \somador|Add0~49_sumout\ $end
$var wire 1 |( \somador|Add0~50\ $end
$var wire 1 }( \somador|Add0~53_sumout\ $end
$var wire 1 ~( \somador|Add0~54\ $end
$var wire 1 !) \somador|Add0~57_sumout\ $end
$var wire 1 ") \somador|Add0~58\ $end
$var wire 1 #) \somador|Add0~61_sumout\ $end
$var wire 1 $) \somador|Add0~62\ $end
$var wire 1 %) \somador|Add0~65_sumout\ $end
$var wire 1 &) \somador|Add0~66\ $end
$var wire 1 ') \somador|Add0~69_sumout\ $end
$var wire 1 () \somador|Add0~70\ $end
$var wire 1 )) \somador|Add0~73_sumout\ $end
$var wire 1 *) \somador|Add0~74\ $end
$var wire 1 +) \somador|Add0~77_sumout\ $end
$var wire 1 ,) \somador|Add0~78\ $end
$var wire 1 -) \somador|Add0~81_sumout\ $end
$var wire 1 .) \somador|Add0~82\ $end
$var wire 1 /) \somador|Add0~85_sumout\ $end
$var wire 1 0) \somador|Add0~86\ $end
$var wire 1 1) \somador|Add0~89_sumout\ $end
$var wire 1 2) \somador|Add0~90\ $end
$var wire 1 3) \somador|Add0~93_sumout\ $end
$var wire 1 4) \somador|Add0~94\ $end
$var wire 1 5) \somador|Add0~97_sumout\ $end
$var wire 1 6) \somador|Add0~98\ $end
$var wire 1 7) \somador|Add0~101_sumout\ $end
$var wire 1 8) \somador|Add0~102\ $end
$var wire 1 9) \somador|Add0~105_sumout\ $end
$var wire 1 :) \somador|Add0~106\ $end
$var wire 1 ;) \somador|Add0~109_sumout\ $end
$var wire 1 <) \somador|Add0~110\ $end
$var wire 1 =) \somador|Add0~113_sumout\ $end
$var wire 1 >) \REG_PC|DOUT\ [31] $end
$var wire 1 ?) \REG_PC|DOUT\ [30] $end
$var wire 1 @) \REG_PC|DOUT\ [29] $end
$var wire 1 A) \REG_PC|DOUT\ [28] $end
$var wire 1 B) \REG_PC|DOUT\ [27] $end
$var wire 1 C) \REG_PC|DOUT\ [26] $end
$var wire 1 D) \REG_PC|DOUT\ [25] $end
$var wire 1 E) \REG_PC|DOUT\ [24] $end
$var wire 1 F) \REG_PC|DOUT\ [23] $end
$var wire 1 G) \REG_PC|DOUT\ [22] $end
$var wire 1 H) \REG_PC|DOUT\ [21] $end
$var wire 1 I) \REG_PC|DOUT\ [20] $end
$var wire 1 J) \REG_PC|DOUT\ [19] $end
$var wire 1 K) \REG_PC|DOUT\ [18] $end
$var wire 1 L) \REG_PC|DOUT\ [17] $end
$var wire 1 M) \REG_PC|DOUT\ [16] $end
$var wire 1 N) \REG_PC|DOUT\ [15] $end
$var wire 1 O) \REG_PC|DOUT\ [14] $end
$var wire 1 P) \REG_PC|DOUT\ [13] $end
$var wire 1 Q) \REG_PC|DOUT\ [12] $end
$var wire 1 R) \REG_PC|DOUT\ [11] $end
$var wire 1 S) \REG_PC|DOUT\ [10] $end
$var wire 1 T) \REG_PC|DOUT\ [9] $end
$var wire 1 U) \REG_PC|DOUT\ [8] $end
$var wire 1 V) \REG_PC|DOUT\ [7] $end
$var wire 1 W) \REG_PC|DOUT\ [6] $end
$var wire 1 X) \REG_PC|DOUT\ [5] $end
$var wire 1 Y) \REG_PC|DOUT\ [4] $end
$var wire 1 Z) \REG_PC|DOUT\ [3] $end
$var wire 1 [) \REG_PC|DOUT\ [2] $end
$var wire 1 \) \REG_PC|DOUT\ [1] $end
$var wire 1 ]) \REG_PC|DOUT\ [0] $end
$var wire 1 ^) \ALT_INV_Ctrl_write~input_o\ $end
$var wire 1 _) \ALT_INV_CLOCK_50~input_o\ $end
$var wire 1 `) \ALT_INV_Sel_ULA[0]~input_o\ $end
$var wire 1 a) \ALT_INV_Sel_ULA[1]~input_o\ $end
$var wire 1 b) \BANCO_REG|ALT_INV_registrador~1096_combout\ $end
$var wire 1 c) \BANCO_REG|ALT_INV_registrador~1095_combout\ $end
$var wire 1 d) \BANCO_REG|ALT_INV_registrador~1094_combout\ $end
$var wire 1 e) \BANCO_REG|ALT_INV_registrador~1093_combout\ $end
$var wire 1 f) \BANCO_REG|ALT_INV_registrador~1092_combout\ $end
$var wire 1 g) \BANCO_REG|ALT_INV_registrador~1091_combout\ $end
$var wire 1 h) \BANCO_REG|ALT_INV_registrador~1090_combout\ $end
$var wire 1 i) \REG_PC|ALT_INV_DOUT\ [31] $end
$var wire 1 j) \REG_PC|ALT_INV_DOUT\ [30] $end
$var wire 1 k) \REG_PC|ALT_INV_DOUT\ [29] $end
$var wire 1 l) \REG_PC|ALT_INV_DOUT\ [28] $end
$var wire 1 m) \REG_PC|ALT_INV_DOUT\ [27] $end
$var wire 1 n) \REG_PC|ALT_INV_DOUT\ [26] $end
$var wire 1 o) \REG_PC|ALT_INV_DOUT\ [25] $end
$var wire 1 p) \REG_PC|ALT_INV_DOUT\ [24] $end
$var wire 1 q) \REG_PC|ALT_INV_DOUT\ [23] $end
$var wire 1 r) \REG_PC|ALT_INV_DOUT\ [22] $end
$var wire 1 s) \REG_PC|ALT_INV_DOUT\ [21] $end
$var wire 1 t) \REG_PC|ALT_INV_DOUT\ [20] $end
$var wire 1 u) \REG_PC|ALT_INV_DOUT\ [19] $end
$var wire 1 v) \REG_PC|ALT_INV_DOUT\ [18] $end
$var wire 1 w) \REG_PC|ALT_INV_DOUT\ [17] $end
$var wire 1 x) \REG_PC|ALT_INV_DOUT\ [16] $end
$var wire 1 y) \REG_PC|ALT_INV_DOUT\ [15] $end
$var wire 1 z) \REG_PC|ALT_INV_DOUT\ [14] $end
$var wire 1 {) \REG_PC|ALT_INV_DOUT\ [13] $end
$var wire 1 |) \REG_PC|ALT_INV_DOUT\ [12] $end
$var wire 1 }) \REG_PC|ALT_INV_DOUT\ [11] $end
$var wire 1 ~) \REG_PC|ALT_INV_DOUT\ [10] $end
$var wire 1 !* \REG_PC|ALT_INV_DOUT\ [9] $end
$var wire 1 "* \REG_PC|ALT_INV_DOUT\ [8] $end
$var wire 1 #* \REG_PC|ALT_INV_DOUT\ [7] $end
$var wire 1 $* \REG_PC|ALT_INV_DOUT\ [6] $end
$var wire 1 %* \REG_PC|ALT_INV_DOUT\ [5] $end
$var wire 1 &* \REG_PC|ALT_INV_DOUT\ [4] $end
$var wire 1 '* \REG_PC|ALT_INV_DOUT\ [3] $end
$var wire 1 (* \REG_PC|ALT_INV_DOUT\ [2] $end
$var wire 1 )* \ULA1|ALT_INV_saida[31]~62_combout\ $end
$var wire 1 ** \BANCO_REG|ALT_INV_saidaA[31]~33_combout\ $end
$var wire 1 +* \BANCO_REG|ALT_INV_saidaB[31]~31_combout\ $end
$var wire 1 ,* \ULA1|ALT_INV_saida[30]~60_combout\ $end
$var wire 1 -* \BANCO_REG|ALT_INV_saidaA[30]~32_combout\ $end
$var wire 1 .* \BANCO_REG|ALT_INV_saidaB[30]~30_combout\ $end
$var wire 1 /* \ULA1|ALT_INV_saida[29]~58_combout\ $end
$var wire 1 0* \BANCO_REG|ALT_INV_saidaA[29]~31_combout\ $end
$var wire 1 1* \BANCO_REG|ALT_INV_saidaB[29]~29_combout\ $end
$var wire 1 2* \ULA1|ALT_INV_saida[28]~56_combout\ $end
$var wire 1 3* \BANCO_REG|ALT_INV_saidaA[28]~30_combout\ $end
$var wire 1 4* \BANCO_REG|ALT_INV_saidaB[28]~28_combout\ $end
$var wire 1 5* \ULA1|ALT_INV_saida[27]~54_combout\ $end
$var wire 1 6* \BANCO_REG|ALT_INV_saidaA[27]~29_combout\ $end
$var wire 1 7* \BANCO_REG|ALT_INV_saidaB[27]~27_combout\ $end
$var wire 1 8* \ULA1|ALT_INV_saida[26]~52_combout\ $end
$var wire 1 9* \BANCO_REG|ALT_INV_saidaA[26]~28_combout\ $end
$var wire 1 :* \BANCO_REG|ALT_INV_saidaB[26]~26_combout\ $end
$var wire 1 ;* \ULA1|ALT_INV_saida[25]~50_combout\ $end
$var wire 1 <* \BANCO_REG|ALT_INV_saidaA[25]~27_combout\ $end
$var wire 1 =* \BANCO_REG|ALT_INV_saidaB[25]~25_combout\ $end
$var wire 1 >* \ULA1|ALT_INV_saida[24]~48_combout\ $end
$var wire 1 ?* \BANCO_REG|ALT_INV_saidaA[24]~26_combout\ $end
$var wire 1 @* \BANCO_REG|ALT_INV_saidaB[24]~24_combout\ $end
$var wire 1 A* \BANCO_REG|ALT_INV_registrador~1087_combout\ $end
$var wire 1 B* \ULA1|ALT_INV_saida[23]~46_combout\ $end
$var wire 1 C* \BANCO_REG|ALT_INV_saidaA[23]~25_combout\ $end
$var wire 1 D* \BANCO_REG|ALT_INV_saidaB[23]~23_combout\ $end
$var wire 1 E* \BANCO_REG|ALT_INV_registrador~1086_combout\ $end
$var wire 1 F* \ULA1|ALT_INV_saida[22]~44_combout\ $end
$var wire 1 G* \BANCO_REG|ALT_INV_saidaA[22]~24_combout\ $end
$var wire 1 H* \BANCO_REG|ALT_INV_saidaB[22]~22_combout\ $end
$var wire 1 I* \BANCO_REG|ALT_INV_registrador~1085_combout\ $end
$var wire 1 J* \ULA1|ALT_INV_saida[21]~42_combout\ $end
$var wire 1 K* \BANCO_REG|ALT_INV_saidaA[21]~23_combout\ $end
$var wire 1 L* \BANCO_REG|ALT_INV_saidaB[21]~21_combout\ $end
$var wire 1 M* \BANCO_REG|ALT_INV_registrador~1084_combout\ $end
$var wire 1 N* \ULA1|ALT_INV_Add0~125_sumout\ $end
$var wire 1 O* \BANCO_REG|ALT_INV_registrador~325_q\ $end
$var wire 1 P* \BANCO_REG|ALT_INV_registrador~69_q\ $end
$var wire 1 Q* \ULA1|ALT_INV_Add0~121_sumout\ $end
$var wire 1 R* \BANCO_REG|ALT_INV_registrador~324_q\ $end
$var wire 1 S* \BANCO_REG|ALT_INV_registrador~68_q\ $end
$var wire 1 T* \ULA1|ALT_INV_Add0~117_sumout\ $end
$var wire 1 U* \BANCO_REG|ALT_INV_registrador~323_q\ $end
$var wire 1 V* \BANCO_REG|ALT_INV_registrador~67_q\ $end
$var wire 1 W* \ULA1|ALT_INV_Add0~113_sumout\ $end
$var wire 1 X* \BANCO_REG|ALT_INV_registrador~322_q\ $end
$var wire 1 Y* \BANCO_REG|ALT_INV_registrador~66_q\ $end
$var wire 1 Z* \ULA1|ALT_INV_Add0~109_sumout\ $end
$var wire 1 [* \BANCO_REG|ALT_INV_registrador~321_q\ $end
$var wire 1 \* \BANCO_REG|ALT_INV_registrador~65_q\ $end
$var wire 1 ]* \ULA1|ALT_INV_Add0~105_sumout\ $end
$var wire 1 ^* \BANCO_REG|ALT_INV_registrador~320_q\ $end
$var wire 1 _* \BANCO_REG|ALT_INV_registrador~64_q\ $end
$var wire 1 `* \ULA1|ALT_INV_Add0~101_sumout\ $end
$var wire 1 a* \BANCO_REG|ALT_INV_registrador~319_q\ $end
$var wire 1 b* \BANCO_REG|ALT_INV_registrador~63_q\ $end
$var wire 1 c* \ULA1|ALT_INV_Add0~97_sumout\ $end
$var wire 1 d* \BANCO_REG|ALT_INV_registrador~318_q\ $end
$var wire 1 e* \BANCO_REG|ALT_INV_registrador~62_q\ $end
$var wire 1 f* \ULA1|ALT_INV_Add0~93_sumout\ $end
$var wire 1 g* \BANCO_REG|ALT_INV_registrador~317_q\ $end
$var wire 1 h* \BANCO_REG|ALT_INV_registrador~61_q\ $end
$var wire 1 i* \ULA1|ALT_INV_Add0~89_sumout\ $end
$var wire 1 j* \BANCO_REG|ALT_INV_registrador~316_q\ $end
$var wire 1 k* \BANCO_REG|ALT_INV_registrador~60_q\ $end
$var wire 1 l* \ULA1|ALT_INV_Add0~85_sumout\ $end
$var wire 1 m* \BANCO_REG|ALT_INV_registrador~315_q\ $end
$var wire 1 n* \BANCO_REG|ALT_INV_registrador~59_q\ $end
$var wire 1 o* \ULA1|ALT_INV_Add0~81_sumout\ $end
$var wire 1 p* \BANCO_REG|ALT_INV_registrador~314_q\ $end
$var wire 1 q* \BANCO_REG|ALT_INV_registrador~58_q\ $end
$var wire 1 r* \ULA1|ALT_INV_Add0~77_sumout\ $end
$var wire 1 s* \BANCO_REG|ALT_INV_registrador~313_q\ $end
$var wire 1 t* \BANCO_REG|ALT_INV_registrador~57_q\ $end
$var wire 1 u* \ULA1|ALT_INV_Add0~73_sumout\ $end
$var wire 1 v* \BANCO_REG|ALT_INV_registrador~312_q\ $end
$var wire 1 w* \BANCO_REG|ALT_INV_registrador~56_q\ $end
$var wire 1 x* \ULA1|ALT_INV_Add0~69_sumout\ $end
$var wire 1 y* \BANCO_REG|ALT_INV_registrador~311_q\ $end
$var wire 1 z* \BANCO_REG|ALT_INV_registrador~55_q\ $end
$var wire 1 {* \ULA1|ALT_INV_Add0~65_sumout\ $end
$var wire 1 |* \BANCO_REG|ALT_INV_registrador~310_q\ $end
$var wire 1 }* \BANCO_REG|ALT_INV_registrador~54_q\ $end
$var wire 1 ~* \ULA1|ALT_INV_Add0~61_sumout\ $end
$var wire 1 !+ \BANCO_REG|ALT_INV_registrador~309_q\ $end
$var wire 1 "+ \BANCO_REG|ALT_INV_registrador~53_q\ $end
$var wire 1 #+ \ULA1|ALT_INV_Add0~57_sumout\ $end
$var wire 1 $+ \BANCO_REG|ALT_INV_registrador~308_q\ $end
$var wire 1 %+ \BANCO_REG|ALT_INV_registrador~52_q\ $end
$var wire 1 &+ \ULA1|ALT_INV_Add0~53_sumout\ $end
$var wire 1 '+ \BANCO_REG|ALT_INV_registrador~307_q\ $end
$var wire 1 (+ \BANCO_REG|ALT_INV_registrador~51_q\ $end
$var wire 1 )+ \ULA1|ALT_INV_Add0~49_sumout\ $end
$var wire 1 *+ \BANCO_REG|ALT_INV_registrador~306_q\ $end
$var wire 1 ++ \BANCO_REG|ALT_INV_registrador~50_q\ $end
$var wire 1 ,+ \ULA1|ALT_INV_Add0~45_sumout\ $end
$var wire 1 -+ \BANCO_REG|ALT_INV_registrador~305_q\ $end
$var wire 1 .+ \BANCO_REG|ALT_INV_registrador~49_q\ $end
$var wire 1 /+ \ULA1|ALT_INV_Add0~41_sumout\ $end
$var wire 1 0+ \BANCO_REG|ALT_INV_registrador~304_q\ $end
$var wire 1 1+ \BANCO_REG|ALT_INV_registrador~48_q\ $end
$var wire 1 2+ \ULA1|ALT_INV_Add0~37_sumout\ $end
$var wire 1 3+ \BANCO_REG|ALT_INV_registrador~303_q\ $end
$var wire 1 4+ \BANCO_REG|ALT_INV_registrador~47_q\ $end
$var wire 1 5+ \ULA1|ALT_INV_Add0~33_sumout\ $end
$var wire 1 6+ \BANCO_REG|ALT_INV_registrador~302_q\ $end
$var wire 1 7+ \BANCO_REG|ALT_INV_registrador~46_q\ $end
$var wire 1 8+ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 9+ \BANCO_REG|ALT_INV_registrador~301_q\ $end
$var wire 1 :+ \BANCO_REG|ALT_INV_registrador~45_q\ $end
$var wire 1 ;+ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 <+ \BANCO_REG|ALT_INV_registrador~300_q\ $end
$var wire 1 =+ \BANCO_REG|ALT_INV_registrador~44_q\ $end
$var wire 1 >+ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ?+ \BANCO_REG|ALT_INV_registrador~299_q\ $end
$var wire 1 @+ \BANCO_REG|ALT_INV_registrador~43_q\ $end
$var wire 1 A+ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 B+ \BANCO_REG|ALT_INV_registrador~298_q\ $end
$var wire 1 C+ \BANCO_REG|ALT_INV_registrador~42_q\ $end
$var wire 1 D+ \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 E+ \BANCO_REG|ALT_INV_registrador~297_q\ $end
$var wire 1 F+ \BANCO_REG|ALT_INV_registrador~41_q\ $end
$var wire 1 G+ \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 H+ \BANCO_REG|ALT_INV_registrador~296_q\ $end
$var wire 1 I+ \BANCO_REG|ALT_INV_registrador~40_q\ $end
$var wire 1 J+ \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 K+ \BANCO_REG|ALT_INV_registrador~295_q\ $end
$var wire 1 L+ \BANCO_REG|ALT_INV_registrador~39_q\ $end
$var wire 1 M+ \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 N+ \BANCO_REG|ALT_INV_registrador~294_q\ $end
$var wire 1 O+ \BANCO_REG|ALT_INV_registrador~38_q\ $end
$var wire 1 P+ \ULA1|ALT_INV_saida[20]~40_combout\ $end
$var wire 1 Q+ \BANCO_REG|ALT_INV_saidaA[20]~22_combout\ $end
$var wire 1 R+ \BANCO_REG|ALT_INV_saidaB[20]~20_combout\ $end
$var wire 1 S+ \BANCO_REG|ALT_INV_registrador~1083_combout\ $end
$var wire 1 T+ \ULA1|ALT_INV_saida[19]~38_combout\ $end
$var wire 1 U+ \BANCO_REG|ALT_INV_saidaA[19]~21_combout\ $end
$var wire 1 V+ \BANCO_REG|ALT_INV_saidaB[19]~19_combout\ $end
$var wire 1 W+ \BANCO_REG|ALT_INV_registrador~1082_combout\ $end
$var wire 1 X+ \ULA1|ALT_INV_saida[18]~36_combout\ $end
$var wire 1 Y+ \BANCO_REG|ALT_INV_saidaA[18]~20_combout\ $end
$var wire 1 Z+ \BANCO_REG|ALT_INV_saidaB[18]~18_combout\ $end
$var wire 1 [+ \BANCO_REG|ALT_INV_registrador~1081_combout\ $end
$var wire 1 \+ \ULA1|ALT_INV_saida[17]~34_combout\ $end
$var wire 1 ]+ \BANCO_REG|ALT_INV_saidaA[17]~19_combout\ $end
$var wire 1 ^+ \BANCO_REG|ALT_INV_saidaB[17]~17_combout\ $end
$var wire 1 _+ \BANCO_REG|ALT_INV_registrador~1080_combout\ $end
$var wire 1 `+ \ULA1|ALT_INV_saida[16]~32_combout\ $end
$var wire 1 a+ \BANCO_REG|ALT_INV_saidaA[16]~18_combout\ $end
$var wire 1 b+ \BANCO_REG|ALT_INV_saidaB[16]~16_combout\ $end
$var wire 1 c+ \BANCO_REG|ALT_INV_registrador~1079_combout\ $end
$var wire 1 d+ \ULA1|ALT_INV_saida[15]~30_combout\ $end
$var wire 1 e+ \BANCO_REG|ALT_INV_saidaA[15]~17_combout\ $end
$var wire 1 f+ \BANCO_REG|ALT_INV_saidaB[15]~15_combout\ $end
$var wire 1 g+ \BANCO_REG|ALT_INV_registrador~1078_combout\ $end
$var wire 1 h+ \ULA1|ALT_INV_saida[14]~28_combout\ $end
$var wire 1 i+ \BANCO_REG|ALT_INV_saidaA[14]~16_combout\ $end
$var wire 1 j+ \BANCO_REG|ALT_INV_saidaB[14]~14_combout\ $end
$var wire 1 k+ \BANCO_REG|ALT_INV_registrador~1077_combout\ $end
$var wire 1 l+ \ULA1|ALT_INV_saida[13]~26_combout\ $end
$var wire 1 m+ \BANCO_REG|ALT_INV_saidaA[13]~15_combout\ $end
$var wire 1 n+ \BANCO_REG|ALT_INV_saidaB[13]~13_combout\ $end
$var wire 1 o+ \BANCO_REG|ALT_INV_registrador~1076_combout\ $end
$var wire 1 p+ \ULA1|ALT_INV_saida[12]~24_combout\ $end
$var wire 1 q+ \BANCO_REG|ALT_INV_saidaA[12]~14_combout\ $end
$var wire 1 r+ \BANCO_REG|ALT_INV_saidaB[12]~12_combout\ $end
$var wire 1 s+ \BANCO_REG|ALT_INV_registrador~1075_combout\ $end
$var wire 1 t+ \ULA1|ALT_INV_saida[11]~22_combout\ $end
$var wire 1 u+ \BANCO_REG|ALT_INV_saidaA[11]~13_combout\ $end
$var wire 1 v+ \BANCO_REG|ALT_INV_saidaB[11]~11_combout\ $end
$var wire 1 w+ \BANCO_REG|ALT_INV_registrador~1074_combout\ $end
$var wire 1 x+ \ULA1|ALT_INV_saida[10]~20_combout\ $end
$var wire 1 y+ \BANCO_REG|ALT_INV_saidaA[10]~12_combout\ $end
$var wire 1 z+ \BANCO_REG|ALT_INV_saidaB[10]~10_combout\ $end
$var wire 1 {+ \BANCO_REG|ALT_INV_registrador~1073_combout\ $end
$var wire 1 |+ \ULA1|ALT_INV_saida[9]~18_combout\ $end
$var wire 1 }+ \BANCO_REG|ALT_INV_saidaA[9]~11_combout\ $end
$var wire 1 ~+ \BANCO_REG|ALT_INV_saidaB[9]~9_combout\ $end
$var wire 1 !, \BANCO_REG|ALT_INV_registrador~1072_combout\ $end
$var wire 1 ", \ULA1|ALT_INV_saida[8]~16_combout\ $end
$var wire 1 #, \BANCO_REG|ALT_INV_saidaA[8]~10_combout\ $end
$var wire 1 $, \BANCO_REG|ALT_INV_saidaB[8]~8_combout\ $end
$var wire 1 %, \BANCO_REG|ALT_INV_registrador~1071_combout\ $end
$var wire 1 &, \ULA1|ALT_INV_saida[7]~14_combout\ $end
$var wire 1 ', \BANCO_REG|ALT_INV_saidaA[7]~9_combout\ $end
$var wire 1 (, \BANCO_REG|ALT_INV_saidaB[7]~7_combout\ $end
$var wire 1 ), \BANCO_REG|ALT_INV_registrador~1070_combout\ $end
$var wire 1 *, \ULA1|ALT_INV_saida[6]~12_combout\ $end
$var wire 1 +, \BANCO_REG|ALT_INV_saidaA[6]~8_combout\ $end
$var wire 1 ,, \BANCO_REG|ALT_INV_saidaB[6]~6_combout\ $end
$var wire 1 -, \BANCO_REG|ALT_INV_registrador~1069_combout\ $end
$var wire 1 ., \ULA1|ALT_INV_saida[5]~10_combout\ $end
$var wire 1 /, \BANCO_REG|ALT_INV_saidaA[5]~7_combout\ $end
$var wire 1 0, \BANCO_REG|ALT_INV_saidaB[5]~5_combout\ $end
$var wire 1 1, \BANCO_REG|ALT_INV_registrador~1068_combout\ $end
$var wire 1 2, \ULA1|ALT_INV_saida[4]~8_combout\ $end
$var wire 1 3, \BANCO_REG|ALT_INV_saidaA[4]~6_combout\ $end
$var wire 1 4, \BANCO_REG|ALT_INV_saidaB[4]~4_combout\ $end
$var wire 1 5, \BANCO_REG|ALT_INV_registrador~1067_combout\ $end
$var wire 1 6, \ULA1|ALT_INV_saida[3]~6_combout\ $end
$var wire 1 7, \BANCO_REG|ALT_INV_saidaA[3]~5_combout\ $end
$var wire 1 8, \BANCO_REG|ALT_INV_saidaB[3]~3_combout\ $end
$var wire 1 9, \BANCO_REG|ALT_INV_registrador~1066_combout\ $end
$var wire 1 :, \ULA1|ALT_INV_saida[2]~4_combout\ $end
$var wire 1 ;, \BANCO_REG|ALT_INV_saidaA[2]~4_combout\ $end
$var wire 1 <, \BANCO_REG|ALT_INV_saidaB[2]~2_combout\ $end
$var wire 1 =, \BANCO_REG|ALT_INV_registrador~1065_combout\ $end
$var wire 1 >, \ULA1|ALT_INV_saida[1]~2_combout\ $end
$var wire 1 ?, \BANCO_REG|ALT_INV_saidaA[1]~3_combout\ $end
$var wire 1 @, \BANCO_REG|ALT_INV_saidaB[1]~1_combout\ $end
$var wire 1 A, \BANCO_REG|ALT_INV_registrador~1064_combout\ $end
$var wire 1 B, \ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 C, \BANCO_REG|ALT_INV_saidaA[0]~2_combout\ $end
$var wire 1 D, \BANCO_REG|ALT_INV_saidaA[0]~1_combout\ $end
$var wire 1 E, \BANCO_REG|ALT_INV_saidaB[0]~0_combout\ $end
$var wire 1 F, \BANCO_REG|ALT_INV_registrador~1063_combout\ $end
$var wire 1 G, \BANCO_REG|ALT_INV_registrador~1062_combout\ $end
$var wire 1 H, \BANCO_REG|ALT_INV_saidaA[1]~0_combout\ $end
$var wire 1 I, \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 J, \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 K, \ROM1|ALT_INV_memROM~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0b!
1c!
xd!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
1Y#
1Z#
0[#
1\#
0]#
1^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
1{#
0|#
1}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
1<$
1=$
0>$
1?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
1\$
0]$
0^$
1_$
0`$
0a$
1b$
0c$
1d$
0e$
0f$
0g$
0h$
1i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
1-%
1.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
18%
09%
1:%
0;%
1<%
0=%
0>%
1?%
1@%
1A%
1B%
0C%
1D%
0E%
1F%
0G%
1H%
0I%
0J%
1K%
1L%
1M%
0N%
1O%
1P%
0Q%
0R%
1S%
0T%
0U%
1V%
1W%
0X%
0Y%
0Z%
0[%
1\%
1]%
0^%
0_%
0`%
1a%
0b%
1c%
1d%
0e%
0f%
1g%
0h%
0i%
1j%
1k%
0l%
0m%
0n%
0o%
1p%
1q%
0r%
0s%
0t%
1u%
0v%
0w%
0x%
0y%
0z%
1{%
1|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
11&
12&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
1E&
1F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
1Y&
1Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
1m&
1n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
1#'
1$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
17'
18'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
1K'
1L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
1_'
1`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
1s'
1t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
1%(
1&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
19(
1:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
1M(
1N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
1a(
1b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
1k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0^)
0_)
0`)
1a)
1b)
1c)
1d)
1e)
1f)
1g)
1h)
1)*
1**
1+*
1,*
1-*
1.*
1/*
10*
11*
12*
13*
14*
15*
16*
17*
18*
19*
1:*
1;*
1<*
1=*
1>*
1?*
1@*
1A*
1B*
1C*
1D*
1E*
1F*
1G*
1H*
1I*
1J*
1K*
1L*
1M*
1N*
1O*
1P*
1Q*
1R*
1S*
1T*
1U*
1V*
1W*
1X*
1Y*
1Z*
1[*
1\*
1]*
1^*
1_*
1`*
1a*
1b*
1c*
1d*
1e*
1f*
1g*
1h*
1i*
1j*
1k*
1l*
1m*
1n*
1o*
1p*
1q*
1r*
1s*
1t*
1u*
1v*
1w*
1x*
1y*
1z*
1{*
1|*
1}*
1~*
1!+
1"+
1#+
1$+
1%+
1&+
1'+
1(+
1)+
1*+
1++
1,+
1-+
1.+
1/+
10+
11+
12+
13+
14+
15+
16+
17+
18+
19+
1:+
1;+
1<+
1=+
1>+
1?+
1@+
0A+
1B+
1C+
1D+
1E+
1F+
0G+
1H+
1I+
1J+
1K+
1L+
0M+
1N+
1O+
1P+
1Q+
1R+
1S+
1T+
1U+
1V+
1W+
1X+
1Y+
1Z+
1[+
1\+
1]+
1^+
1_+
1`+
1a+
1b+
1c+
1d+
1e+
1f+
1g+
1h+
1i+
1j+
1k+
1l+
1m+
1n+
1o+
1p+
1q+
1r+
1s+
1t+
1u+
1v+
1w+
1x+
1y+
1z+
1{+
1|+
1}+
1~+
1!,
1",
1#,
1$,
1%,
1&,
1',
1(,
1),
1*,
1+,
1,,
1-,
1.,
1/,
10,
11,
12,
13,
14,
15,
06,
07,
08,
09,
1:,
1;,
1<,
1=,
0>,
0?,
0@,
0A,
0B,
1C,
0D,
0E,
0F,
1G,
0H,
0I,
0J,
0K,
0@!
1A!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
18"
09"
1:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
0z"
1{"
1|"
0}"
1~"
0!#
0"#
1##
0$#
1%#
0&#
1'#
0(#
0)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
x\)
x])
1i)
1j)
1k)
1l)
1m)
1n)
1o)
1p)
1q)
1r)
1s)
1t)
1u)
1v)
1w)
1x)
1y)
1z)
1{)
1|)
1})
1~)
1!*
1"*
1#*
1$*
1%*
1&*
1'*
1(*
1#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
1U
0V
0W
1X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
0v
1w
0x
0y
1z
0{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
1>!
1?!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1]!
0^!
1_!
0`!
1a!
$end
#20000
0!
0k!
0-%
1_)
1C%
1Y%
1m%
0B+
0H+
0N+
#40000
1!
1@!
1k!
1m!
1=%
1-%
0_)
0a)
1[)
1G%
0H%
0L%
1R%
0\%
1X%
0]%
1e%
0a%
1f%
0p%
1l%
0q%
1y%
0u%
1z%
1'&
10&
1;&
1D&
1O&
1X&
1c&
1l&
1w&
1"'
1-'
16'
1A'
1J'
1U'
1^'
1i'
1r'
1}'
1*(
13(
1>(
1G(
1R(
1[(
1f(
0(*
0N*
0Q*
0T*
0W*
0Z*
0]*
0`*
0c*
0f*
0i*
0l*
0o*
0r*
0u*
0x*
0{*
0~*
0#+
0&+
0)+
0,+
0/+
02+
05+
08+
0;+
0>+
1A+
0D+
1G+
0J+
1B,
1M+
0.%
1/%
08%
1;%
0D%
0k(
0z%
1&&
1q%
0y%
0f%
1p%
1]%
0e%
1H%
0M%
0S%
0g%
0{%
01&
0E&
0Y&
0m&
0#'
07'
0K'
0_'
0s'
0%(
09(
0M(
0a(
0M+
0G+
1D+
0A+
1>+
1D,
1K,
1m$
1f%
0p%
0q%
1y%
1z%
0&&
0'&
1/&
0^#
1]#
0\#
1[#
0P%
0V%
1[%
1_%
0d%
0j%
1o%
1s%
1E%
0O%
1Z%
0c%
1n%
1{%
1g%
1;+
0>+
1A+
0D+
1K#
00&
1:&
1'&
0/&
0z%
1&&
1q%
0y%
03,
17,
0;,
1?,
0C,
04,
05,
18,
19,
0<,
0=,
1@,
1A,
08"
19"
0:"
1;"
1L
0\$
1V#
0b$
0g%
0{%
0A+
1>+
0;+
18+
1`!
0_!
1^!
0]!
0Z#
0H%
1Q%
1L%
0W%
1`%
0k%
1t%
1z%
0&&
0'&
1/&
10&
0:&
0;&
1C&
0##
1x!
0'#
11&
1{%
15+
08+
1;+
0>+
02,
16,
0:,
1>,
0B,
1M+
0<"
0X
1&
0|
1~#
0}#
1|#
0{#
1z#
1@$
0?$
1>$
0=$
0D&
1N&
1;&
0C&
00&
1:&
1'&
0/&
0R%
1\%
0a!
1M%
1T%
0X%
1a%
1h%
0l%
1u%
0{%
01&
1J+
0;+
18+
05+
12+
1X"
0Y"
1Z"
0["
1\"
1x"
0y"
1z"
0{"
0]%
1e%
10&
0:&
0;&
1C&
1D&
0N&
0O&
1W&
1x
0w
1v
0u
1t
0>!
1=!
0<!
1;!
1E&
11&
1S%
1/+
02+
15+
08+
1G+
0X&
1b&
1O&
0W&
0D&
1N&
1;&
0C&
0f%
1p%
01&
0E&
1D+
05+
12+
0/+
1,+
1^#
0]#
1\#
0[#
1Z#
0q%
1y%
1D&
0N&
0O&
1W&
1X&
0b&
0c&
1k&
1Y&
1E&
1g%
1)+
0,+
1/+
02+
1A+
18"
09"
1:"
0;"
1<"
0l&
1v&
1c&
0k&
0X&
1b&
1O&
0W&
0z%
1&&
1a!
0`!
1_!
0^!
1]!
0E&
0Y&
1>+
0/+
1,+
0)+
1&+
0'&
1/&
1X&
0b&
0c&
1k&
1l&
0v&
0w&
1!'
1m&
1Y&
1{%
1#+
0&+
1)+
0,+
1;+
0"'
1,'
1w&
0!'
0l&
1v&
1c&
0k&
00&
1:&
0Y&
0m&
18+
0)+
1&+
0#+
1~*
0;&
1C&
1l&
0v&
0w&
1!'
1"'
0,'
0-'
15'
1#'
1m&
11&
1{*
0~*
1#+
0&+
15+
06'
1@'
1-'
05'
0"'
1,'
1w&
0!'
0D&
1N&
0m&
0#'
12+
0#+
1~*
0{*
1x*
0O&
1W&
1"'
0,'
0-'
15'
16'
0@'
0A'
1I'
17'
1#'
1E&
1u*
0x*
1{*
0~*
1/+
0J'
1T'
1A'
0I'
06'
1@'
1-'
05'
0X&
1b&
0#'
07'
1,+
0{*
1x*
0u*
1r*
0c&
1k&
16'
0@'
0A'
1I'
1J'
0T'
0U'
1]'
1K'
17'
1Y&
1o*
0r*
1u*
0x*
1)+
0^'
1h'
1U'
0]'
0J'
1T'
1A'
0I'
0l&
1v&
07'
0K'
1&+
0u*
1r*
0o*
1l*
0w&
1!'
1J'
0T'
0U'
1]'
1^'
0h'
0i'
1q'
1_'
1K'
1m&
1i*
0l*
1o*
0r*
1#+
0r'
1|'
1i'
0q'
0^'
1h'
1U'
0]'
0"'
1,'
0K'
0_'
1~*
0o*
1l*
0i*
1f*
0-'
15'
1^'
0h'
0i'
1q'
1r'
0|'
0}'
1)(
1s'
1_'
1#'
1c*
0f*
1i*
0l*
1{*
0*(
12(
1}'
0)(
0r'
1|'
1i'
0q'
06'
1@'
0_'
0s'
1x*
0i*
1f*
0c*
1`*
0A'
1I'
1r'
0|'
0}'
1)(
1*(
02(
03(
1=(
1%(
1s'
17'
1]*
0`*
1c*
0f*
1u*
0>(
1F(
13(
0=(
0*(
12(
1}'
0)(
0J'
1T'
0s'
0%(
1r*
0c*
1`*
0]*
1Z*
0U'
1]'
1*(
02(
03(
1=(
1>(
0F(
0G(
1Q(
19(
1%(
1K'
1W*
0Z*
1]*
0`*
1o*
0R(
1Z(
1G(
0Q(
0>(
1F(
13(
0=(
0^'
1h'
0%(
09(
1l*
0]*
1Z*
0W*
1T*
0i'
1q'
1>(
0F(
0G(
1Q(
1R(
0Z(
0[(
1e(
1M(
19(
1_'
1Q*
0T*
1W*
0Z*
1i*
0f(
1[(
0e(
0R(
1Z(
1G(
0Q(
0r'
1|'
09(
0M(
1f*
0W*
1T*
0Q*
1N*
0}'
1)(
1R(
0Z(
0[(
1e(
1f(
1a(
1M(
1s'
0N*
1Q*
0T*
1c*
0f(
1[(
0e(
0*(
12(
0M(
0a(
1`*
0Q*
1N*
03(
1=(
1f(
1a(
1%(
0N*
1]*
0>(
1F(
0a(
1Z*
0G(
1Q(
19(
1W*
0R(
1Z(
1T*
0[(
1e(
1M(
1Q*
0f(
1N*
1a(
#60000
0!
0k!
0-%
1_)
#80000
1!
0@!
0A!
1k!
0n!
0m!
0=%
0@%
1-%
0_)
1`)
1a)
0[)
1Z)
0M%
0a%
0u%
0'*
1(*
1.%
18%
0;%
0K,
1n$
0m$
0^#
0\#
0Z#
19%
1P%
1V%
0[%
0_%
1d%
1j%
0o%
0s%
1J#
0K#
14,
15,
08,
09,
1<,
1=,
0@,
0A,
08"
0:"
0<"
0L
1K
0V#
1b$
0a!
0_!
0]!
1R%
0\%
1W%
1]%
0`%
1f%
0p%
1k%
1q%
0t%
0x!
1'#
12,
0A+
06,
0D+
1:,
0G+
0>,
0J+
0&
1|
0@$
1?$
0>$
1=$
1U#
0q%
0]%
0S%
0T%
1X%
1a%
0g%
0h%
1l%
1u%
1G+
1A+
0x"
1y"
0z"
1{"
1y!
1>!
0=!
1<!
0;!
1'
0u%
0a%
1^#
1]#
1\#
1[#
18"
19"
1:"
1;"
0\#
0^#
1`!
1_!
1^!
1]!
0:"
08"
0_!
0]!
#100000
0!
0k!
0-%
1_)
0C%
1N%
0Y%
1b%
0m%
1B+
0E+
1H+
0K+
1N+
0E%
1O%
0Z%
1c%
0n%
13,
07,
1;,
0?,
1C,
1H%
0Q%
0R%
1\%
1]%
0e%
0f%
1p%
1q%
0y%
0A+
1D+
0G+
1J+
0M+
0~#
1}#
0|#
1{#
0z#
1z%
0&&
0q%
1y%
1f%
0p%
0]%
1e%
1R%
0\%
1M%
1S%
0X%
1a%
1g%
0l%
1u%
0J+
1G+
0D+
1A+
0>+
0X"
1Y"
0Z"
1["
0\"
1]%
0e%
0f%
1p%
1q%
0y%
0z%
1&&
1'&
0/&
0x
1w
0v
1u
0t
0{%
1"&
0u%
0g%
1l%
0a%
0S%
1X%
0;+
1>+
0A+
1D+
0G+
10&
0:&
0'&
1/&
1z%
0&&
0q%
1y%
1f%
0p%
1a%
1g%
0l%
1u%
1{%
0"&
1+&
0D+
1A+
0>+
1;+
08+
1^#
0]#
1\#
0[#
1Z#
1q%
0y%
0z%
1&&
1'&
0/&
00&
1:&
1;&
0C&
01&
16&
0+&
0{%
1"&
0u%
0g%
1l%
05+
18+
0;+
1>+
0A+
18"
09"
1:"
0;"
1<"
1[#
0\#
1]#
0^#
1_#
1D&
0N&
0;&
1C&
10&
0:&
0'&
1/&
1z%
0&&
1a!
0`!
1_!
0^!
1]!
1u%
1{%
0"&
1+&
11&
06&
1?&
0>+
1;+
08+
15+
02+
1;"
0:"
19"
08"
17"
1`#
0_#
1^#
0]#
1\#
1'&
0/&
00&
1:&
1;&
0C&
0D&
1N&
1O&
0W&
1`!
0_!
1^!
0]!
1\!
0E&
1J&
0?&
01&
16&
0+&
0{%
1"&
0/+
12+
05+
18+
0;+
16"
07"
18"
09"
1:"
1]#
0^#
1_#
0`#
1a#
1X&
0b&
0O&
1W&
1D&
0N&
0;&
1C&
10&
0:&
1_!
0^!
1]!
0\!
1[!
1+&
11&
06&
1?&
1E&
0J&
1S&
08+
15+
02+
1/+
0,+
19"
08"
17"
06"
15"
1b#
0a#
1`#
0_#
1^#
1;&
0C&
0D&
1N&
1O&
0W&
0X&
1b&
1c&
0k&
1^!
0]!
1\!
0[!
1Z!
0Y&
1^&
0S&
0E&
1J&
0?&
01&
16&
0)+
1,+
0/+
12+
05+
14"
05"
16"
07"
18"
1_#
0`#
1a#
0b#
1c#
1l&
0v&
0c&
1k&
1X&
0b&
0O&
1W&
1D&
0N&
1]!
0\!
1[!
0Z!
1Y!
1?&
1E&
0J&
1S&
1Y&
0^&
1g&
02+
1/+
0,+
1)+
0&+
17"
06"
15"
04"
13"
1d#
0c#
1b#
0a#
1`#
1O&
0W&
0X&
1b&
1c&
0k&
0l&
1v&
1w&
0!'
1\!
0[!
1Z!
0Y!
1X!
0m&
1r&
0g&
0Y&
1^&
0S&
0E&
1J&
0#+
1&+
0)+
1,+
0/+
12"
03"
14"
05"
16"
1a#
0b#
1c#
0d#
1e#
1"'
0,'
0w&
1!'
1l&
0v&
0c&
1k&
1X&
0b&
1[!
0Z!
1Y!
0X!
1W!
1S&
1Y&
0^&
1g&
1m&
0r&
1{&
0,+
1)+
0&+
1#+
0~*
15"
04"
13"
02"
11"
1f#
0e#
1d#
0c#
1b#
1c&
0k&
0l&
1v&
1w&
0!'
0"'
1,'
1-'
05'
1Z!
0Y!
1X!
0W!
1V!
0#'
1('
0{&
0m&
1r&
0g&
0Y&
1^&
0{*
1~*
0#+
1&+
0)+
10"
01"
12"
03"
14"
1c#
0d#
1e#
0f#
1g#
16'
0@'
0-'
15'
1"'
0,'
0w&
1!'
1l&
0v&
1Y!
0X!
1W!
0V!
1U!
1g&
1m&
0r&
1{&
1#'
0('
11'
0&+
1#+
0~*
1{*
0x*
13"
02"
11"
00"
1/"
1h#
0g#
1f#
0e#
1d#
1w&
0!'
0"'
1,'
1-'
05'
06'
1@'
1A'
0I'
1X!
0W!
1V!
0U!
1T!
07'
1<'
01'
0#'
1('
0{&
0m&
1r&
0u*
1x*
0{*
1~*
0#+
1."
0/"
10"
01"
12"
1e#
0f#
1g#
0h#
1i#
1J'
0T'
0A'
1I'
16'
0@'
0-'
15'
1"'
0,'
1W!
0V!
1U!
0T!
1S!
1{&
1#'
0('
11'
17'
0<'
1E'
0~*
1{*
0x*
1u*
0r*
11"
00"
1/"
0."
1-"
1j#
0i#
1h#
0g#
1f#
1-'
05'
06'
1@'
1A'
0I'
0J'
1T'
1U'
0]'
1V!
0U!
1T!
0S!
1R!
0K'
1P'
0E'
07'
1<'
01'
0#'
1('
0o*
1r*
0u*
1x*
0{*
1,"
0-"
1."
0/"
10"
1g#
0h#
1i#
0j#
1k#
1^'
0h'
0U'
1]'
1J'
0T'
0A'
1I'
16'
0@'
1U!
0T!
1S!
0R!
1Q!
11'
17'
0<'
1E'
1K'
0P'
1Y'
0x*
1u*
0r*
1o*
0l*
1/"
0."
1-"
0,"
1+"
1l#
0k#
1j#
0i#
1h#
1A'
0I'
0J'
1T'
1U'
0]'
0^'
1h'
1i'
0q'
1T!
0S!
1R!
0Q!
1P!
0_'
1d'
0Y'
0K'
1P'
0E'
07'
1<'
0i*
1l*
0o*
1r*
0u*
1*"
0+"
1,"
0-"
1."
1i#
0j#
1k#
0l#
1m#
1r'
0|'
0i'
1q'
1^'
0h'
0U'
1]'
1J'
0T'
1S!
0R!
1Q!
0P!
1O!
1E'
1K'
0P'
1Y'
1_'
0d'
1m'
0r*
1o*
0l*
1i*
0f*
1-"
0,"
1+"
0*"
1)"
1n#
0m#
1l#
0k#
1j#
1U'
0]'
0^'
1h'
1i'
0q'
0r'
1|'
1}'
0)(
1R!
0Q!
1P!
0O!
1N!
0s'
1x'
0m'
0_'
1d'
0Y'
0K'
1P'
0c*
1f*
0i*
1l*
0o*
1("
0)"
1*"
0+"
1,"
1k#
0l#
1m#
0n#
1o#
1*(
02(
0}'
1)(
1r'
0|'
0i'
1q'
1^'
0h'
1Q!
0P!
1O!
0N!
1M!
1Y'
1_'
0d'
1m'
1s'
0x'
1#(
0l*
1i*
0f*
1c*
0`*
1+"
0*"
1)"
0("
1'"
1p#
0o#
1n#
0m#
1l#
1i'
0q'
0r'
1|'
1}'
0)(
0*(
12(
13(
0=(
1P!
0O!
1N!
0M!
1L!
0%(
1.(
0#(
0s'
1x'
0m'
0_'
1d'
0]*
1`*
0c*
1f*
0i*
1&"
0'"
1("
0)"
1*"
1m#
0n#
1o#
0p#
1q#
1>(
0F(
03(
1=(
1*(
02(
0}'
1)(
1r'
0|'
1O!
0N!
1M!
0L!
1K!
1m'
1s'
0x'
1#(
1%(
0.(
17(
0f*
1c*
0`*
1]*
0Z*
1)"
0("
1'"
0&"
1%"
1r#
0q#
1p#
0o#
1n#
1}'
0)(
0*(
12(
13(
0=(
0>(
1F(
1G(
0Q(
1N!
0M!
1L!
0K!
1J!
09(
1B(
07(
0%(
1.(
0#(
0s'
1x'
0W*
1Z*
0]*
1`*
0c*
1$"
0%"
1&"
0'"
1("
1o#
0p#
1q#
0r#
1s#
1R(
0Z(
0G(
1Q(
1>(
0F(
03(
1=(
1*(
02(
1M!
0L!
1K!
0J!
1I!
1#(
1%(
0.(
17(
19(
0B(
1K(
0`*
1]*
0Z*
1W*
0T*
1'"
0&"
1%"
0$"
1#"
1t#
0s#
1r#
0q#
1p#
13(
0=(
0>(
1F(
1G(
0Q(
0R(
1Z(
1[(
0e(
1L!
0K!
1J!
0I!
1H!
0M(
1V(
0K(
09(
1B(
07(
0%(
1.(
0Q*
1T*
0W*
1Z*
0]*
1""
0#"
1$"
0%"
1&"
1q#
0r#
1s#
0t#
1u#
1f(
0[(
1e(
1R(
0Z(
0G(
1Q(
1>(
0F(
1K!
0J!
1I!
0H!
1G!
17(
19(
0B(
1K(
1M(
0V(
1_(
0Z*
1W*
0T*
1Q*
0N*
1%"
0$"
1#"
0""
1!"
1v#
0u#
1t#
0s#
1r#
1G(
0Q(
0R(
1Z(
1[(
0e(
0f(
1J!
0I!
1H!
0G!
1F!
0a(
1j(
0_(
0M(
1V(
0K(
09(
1B(
1N*
0Q*
1T*
0W*
1~!
0!"
1""
0#"
1$"
1s#
0t#
1u#
0v#
1w#
1f(
0[(
1e(
1R(
0Z(
1I!
0H!
1G!
0F!
1E!
1K(
1M(
0V(
1_(
1a(
0j(
0T*
1Q*
0N*
1#"
0""
1!"
0~!
1}!
1x#
0w#
1v#
0u#
1t#
1[(
0e(
0f(
1H!
0G!
1F!
0E!
1D!
0a(
1j(
0_(
0M(
1V(
1N*
0Q*
1|!
0}!
1~!
0!"
1""
1u#
0v#
1w#
0x#
1y#
1f(
1G!
0F!
1E!
0D!
1C!
1_(
1a(
0j(
0N*
1!"
0~!
1}!
0|!
1{!
0y#
1x#
0w#
1v#
1F!
0E!
1D!
0C!
1B!
0a(
1j(
0{!
1|!
0}!
1~!
1w#
0x#
1y#
1E!
0D!
1C!
0B!
1}!
0|!
1{!
0y#
1x#
1D!
0C!
1B!
0{!
1|!
1y#
1C!
0B!
1{!
1B!
#120000
1!
0"
1k!
0l!
0A%
1-%
0_)
1^)
1[)
0B%
0(*
0.%
0/%
10%
08%
0<%
1>%
0?%
1I,
0G,
1H,
1K,
1m$
11%
09%
1((
1<(
1P(
1d(
0H%
1Q%
0R%
1\%
0f%
1p%
0F%
0K%
0O%
0V%
0c%
0j%
1x%
1.&
1B&
1V&
1j&
1~&
14'
1H'
1\'
1p'
1K#
0E*
0M*
0W+
0_+
0g+
0o+
0w+
0!,
0),
01,
18,
17,
1@,
1?,
1E,
1F,
1D+
1J+
1M+
0b)
0d)
0f)
0h)
1L
0Y#
0_$
0d$
0i$
0b$
0q%
1y%
0]%
1e%
1R%
0M%
1S%
0X%
1g%
0l%
0L%
0R%
0W%
1f%
0p%
0k%
0J+
1G+
1A+
0u!
0~"
0%#
0*#
0'#
0f%
1p%
0z%
1&&
16,
0D+
1>,
1J+
1B,
0#
0U
0|
0z
0P
0?$
0}#
0=$
0{#
0<$
0U#
0u%
0a%
0S%
1X%
1q%
0y%
1>+
1D+
1S%
1T%
0X%
0g%
1h%
1l%
0'&
1/&
0q%
1y%
0A+
0y"
0Y"
0{"
0["
0|"
0y!
1g%
0l%
1{%
0"&
1z%
0&&
1A+
1;+
0?!
0>!
0<!
0w
0u
0'
0]#
0[#
0Z#
1u%
0z%
1&&
00&
1:&
0>+
0+&
0u%
1'&
0/&
18+
1>+
09"
0;"
0<"
1[#
0\#
0^#
0{%
1"&
0;&
1C&
0'&
1/&
0;+
0a!
0`!
0^!
1]#
0[#
1{%
0"&
11&
06&
10&
0:&
1;+
15+
1;"
0:"
08"
0_#
0]#
1+&
00&
1:&
0D&
1N&
08+
19"
0;"
1`!
0_!
0]!
1^#
0?&
0+&
1;&
0C&
12+
18+
07"
09"
0`!
1^!
0^#
0`#
01&
16&
0O&
1W&
0;&
1C&
05+
18"
0^!
0\!
1_#
11&
06&
1E&
0J&
1D&
0N&
15+
1/+
08"
06"
1]!
0a#
0_#
1?&
0D&
1N&
0X&
1b&
02+
17"
0]!
0[!
1`#
0S&
0?&
1O&
0W&
1,+
12+
05"
07"
1\!
0`#
0b#
0E&
1J&
0c&
1k&
0O&
1W&
0/+
16"
0\!
0Z!
1a#
1E&
0J&
1Y&
0^&
1X&
0b&
1/+
1)+
06"
04"
1[!
0c#
0a#
1S&
0X&
1b&
0l&
1v&
0,+
15"
0[!
0Y!
1b#
0g&
0S&
1c&
0k&
1&+
1,+
03"
05"
1Z!
0b#
0d#
0Y&
1^&
0w&
1!'
0c&
1k&
0)+
14"
0Z!
0X!
1c#
1Y&
0^&
1m&
0r&
1l&
0v&
1)+
1#+
04"
02"
1Y!
0e#
0c#
1g&
0l&
1v&
0"'
1,'
0&+
13"
0Y!
0W!
1d#
0{&
0g&
1w&
0!'
1~*
1&+
01"
03"
1X!
0d#
0f#
0m&
1r&
0-'
15'
0w&
1!'
0#+
12"
0X!
0V!
1e#
1m&
0r&
1#'
0('
1"'
0,'
1#+
1{*
02"
00"
1W!
0g#
0e#
1{&
0"'
1,'
06'
1@'
0~*
11"
0W!
0U!
1f#
01'
0{&
1-'
05'
1x*
1~*
0/"
01"
1V!
0f#
0h#
0#'
1('
0A'
1I'
0-'
15'
0{*
10"
0V!
0T!
1g#
1#'
0('
17'
0<'
16'
0@'
1{*
1u*
00"
0."
1U!
0i#
0g#
11'
06'
1@'
0J'
1T'
0x*
1/"
0U!
0S!
1h#
0E'
01'
1A'
0I'
1r*
1x*
0-"
0/"
1T!
0h#
0j#
07'
1<'
0U'
1]'
0A'
1I'
0u*
1."
0T!
0R!
1i#
17'
0<'
1K'
0P'
1J'
0T'
1u*
1o*
0."
0,"
1S!
0k#
0i#
1E'
0J'
1T'
0^'
1h'
0r*
1-"
0S!
0Q!
1j#
0Y'
0E'
1U'
0]'
1l*
1r*
0+"
0-"
1R!
0j#
0l#
0K'
1P'
0i'
1q'
0U'
1]'
0o*
1,"
0R!
0P!
1k#
1K'
0P'
1_'
0d'
1^'
0h'
1o*
1i*
0,"
0*"
1Q!
0m#
0k#
1Y'
0^'
1h'
0r'
1|'
0l*
1+"
0Q!
0O!
1l#
0m'
0Y'
1i'
0q'
1f*
1l*
0)"
0+"
1P!
0l#
0n#
0_'
1d'
0}'
1)(
0i'
1q'
0i*
1*"
0P!
0N!
1m#
1_'
0d'
1s'
0x'
1r'
0|'
1i*
1c*
0*"
0("
1O!
0o#
0m#
1m'
0r'
1|'
0*(
12(
0f*
1)"
0O!
0M!
1n#
0#(
0m'
1}'
0)(
1`*
1f*
0'"
0)"
1N!
0n#
0p#
0s'
1x'
03(
1=(
0}'
1)(
0c*
1("
0N!
0L!
1o#
1s'
0x'
1%(
0.(
1*(
02(
1c*
1]*
0("
0&"
1M!
0q#
0o#
1#(
0*(
12(
0>(
1F(
0`*
1'"
0M!
0K!
1p#
07(
0#(
13(
0=(
1Z*
1`*
0%"
0'"
1L!
0p#
0r#
0%(
1.(
0G(
1Q(
03(
1=(
0]*
1&"
0L!
0J!
1q#
1%(
0.(
19(
0B(
1>(
0F(
1]*
1W*
0&"
0$"
1K!
0s#
0q#
17(
0>(
1F(
0R(
1Z(
0Z*
1%"
0K!
0I!
1r#
0K(
07(
1G(
0Q(
1T*
1Z*
0#"
0%"
1J!
0r#
0t#
09(
1B(
0[(
1e(
0G(
1Q(
0W*
1$"
0J!
0H!
1s#
19(
0B(
1M(
0V(
1R(
0Z(
1W*
1Q*
0$"
0""
1I!
0u#
0s#
1K(
0R(
1Z(
0f(
0T*
1#"
0I!
0G!
1t#
0_(
0K(
1[(
0e(
1N*
1T*
0!"
0#"
1H!
0t#
0v#
0M(
1V(
0[(
1e(
0Q*
1""
0H!
0F!
1u#
1M(
0V(
1a(
0j(
1f(
1Q*
0""
0~!
1G!
0w#
0u#
1_(
0f(
0N*
1!"
0G!
0E!
1v#
0_(
1N*
0}!
0!"
1F!
0v#
0x#
0a(
1j(
1~!
0F!
0D!
1w#
1a(
0j(
0~!
0|!
1E!
0y#
0w#
1}!
0E!
0C!
1x#
0{!
0}!
1D!
0x#
1|!
0D!
0B!
1y#
0|!
1C!
0y#
1{!
0C!
0{!
1B!
0B!
#140000
0!
0k!
0-%
1_)
#160000
1!
1k!
1-%
0_)
0[)
0Z)
1Y)
0&*
1'*
1(*
1.%
00%
01%
12%
1o$
0n$
0m$
13%
11%
02%
1I#
0J#
0K#
03%
0L
0K
1J
#180000
0!
0k!
0-%
1_)
#200000
1!
1k!
1-%
0_)
1[)
0(*
0.%
1/%
1m$
1K#
1L
#220000
0!
0k!
0-%
1_)
#240000
