// Seed: 4022202432
module module_0 ();
  wire id_1;
  supply1 id_2;
  assign id_2 = 1;
  id_3(
      .id_0(1), .id_1(id_2), .id_2(1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input tri id_2,
    input logic id_3,
    output wand id_4,
    output supply1 id_5,
    output wand id_6
);
  always @(id_3 or negedge 1 * 1 | 1) begin
    id_1 <= id_3(1);
  end
  module_0();
endmodule
