# compile vhdl design source files
vhdl xil_defaultlib  "../../../../fsm.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/imports/RL-generator-2021-2022-main/gen_testbench_no_reset.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/imports/Test Bench Progetto/tb_seq_min.vhd"

# Do not sort compile order
nosort
