# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../gray_scale.srcs/sources_1/new/grayscale_top.sv" \
"../../../../../../custom_verilog_blocks/rgb-to-grayscale/rgb_to_grayscale.sv" \
"../../../../gray_scale.srcs/sim_2/new/axis_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
