// Seed: 3716878858
module module_0 (
    input  supply1 id_0,
    output supply0 id_1
);
  always begin : LABEL_0
    id_1.id_0 = !1;
    wait (id_0 - 1);
  end
  assign module_1.type_1 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd80,
    parameter id_8 = 32'd98
) (
    output wor  id_0,
    input  wand id_1,
    output wor  id_2
);
  supply1 id_4;
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign id_5[1] = 1'b0;
  wire id_6;
  defparam id_7.id_8 = id_4;
  wire id_9, id_10;
endmodule
