// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Reorder_fft_HH_
#define _Reorder_fft_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Reorder_fft_fadd_hbi.h"
#include "Reorder_fft_mux_4ibs.h"
#include "Reorder_fft_lut_rbkb.h"
#include "Reorder_fft_lut_rcud.h"
#include "Reorder_fft_lut_rdEe.h"
#include "Reorder_fft_lut_reOg.h"
#include "Reorder_fft_lut_rfYi.h"
#include "Reorder_fft_lut_rg8j.h"

namespace ap_rtl {

struct Reorder_fft : public sc_module {
    // Port declarations 47
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > num_word;
    sc_out< sc_lv<12> > Real_0_address0;
    sc_out< sc_logic > Real_0_ce0;
    sc_out< sc_logic > Real_0_we0;
    sc_out< sc_lv<32> > Real_0_d0;
    sc_in< sc_lv<32> > Real_0_q0;
    sc_out< sc_lv<12> > Real_1_address0;
    sc_out< sc_logic > Real_1_ce0;
    sc_out< sc_logic > Real_1_we0;
    sc_out< sc_lv<32> > Real_1_d0;
    sc_in< sc_lv<32> > Real_1_q0;
    sc_out< sc_lv<12> > Real_2_address0;
    sc_out< sc_logic > Real_2_ce0;
    sc_out< sc_logic > Real_2_we0;
    sc_out< sc_lv<32> > Real_2_d0;
    sc_in< sc_lv<32> > Real_2_q0;
    sc_out< sc_lv<12> > Real_3_address0;
    sc_out< sc_logic > Real_3_ce0;
    sc_out< sc_logic > Real_3_we0;
    sc_out< sc_lv<32> > Real_3_d0;
    sc_in< sc_lv<32> > Real_3_q0;
    sc_out< sc_lv<12> > Imag_0_address0;
    sc_out< sc_logic > Imag_0_ce0;
    sc_out< sc_logic > Imag_0_we0;
    sc_out< sc_lv<32> > Imag_0_d0;
    sc_in< sc_lv<32> > Imag_0_q0;
    sc_out< sc_lv<12> > Imag_1_address0;
    sc_out< sc_logic > Imag_1_ce0;
    sc_out< sc_logic > Imag_1_we0;
    sc_out< sc_lv<32> > Imag_1_d0;
    sc_in< sc_lv<32> > Imag_1_q0;
    sc_out< sc_lv<12> > Imag_2_address0;
    sc_out< sc_logic > Imag_2_ce0;
    sc_out< sc_logic > Imag_2_we0;
    sc_out< sc_lv<32> > Imag_2_d0;
    sc_in< sc_lv<32> > Imag_2_q0;
    sc_out< sc_lv<12> > Imag_3_address0;
    sc_out< sc_logic > Imag_3_ce0;
    sc_out< sc_logic > Imag_3_we0;
    sc_out< sc_lv<32> > Imag_3_d0;
    sc_in< sc_lv<32> > Imag_3_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Reorder_fft(sc_module_name name);
    SC_HAS_PROCESS(Reorder_fft);

    ~Reorder_fft();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Reorder_fft_lut_rbkb* lut_reorder_I_1024_U;
    Reorder_fft_lut_rcud* lut_reorder_J_1024_U;
    Reorder_fft_lut_rdEe* lut_reorder_I_4096_U;
    Reorder_fft_lut_reOg* lut_reorder_J_4096_U;
    Reorder_fft_lut_rfYi* lut_reorder_I_16384_U;
    Reorder_fft_lut_rg8j* lut_reorder_J_16384_U;
    Reorder_fft_fadd_hbi<1,8,32,32,32>* Reorder_fft_fadd_hbi_U1;
    Reorder_fft_fadd_hbi<1,8,32,32,32>* Reorder_fft_fadd_hbi_U2;
    Reorder_fft_fadd_hbi<1,8,32,32,32>* Reorder_fft_fadd_hbi_U3;
    Reorder_fft_fadd_hbi<1,8,32,32,32>* Reorder_fft_fadd_hbi_U4;
    Reorder_fft_fadd_hbi<1,8,32,32,32>* Reorder_fft_fadd_hbi_U5;
    Reorder_fft_fadd_hbi<1,8,32,32,32>* Reorder_fft_fadd_hbi_U6;
    Reorder_fft_fadd_hbi<1,8,32,32,32>* Reorder_fft_fadd_hbi_U7;
    Reorder_fft_fadd_hbi<1,8,32,32,32>* Reorder_fft_fadd_hbi_U8;
    Reorder_fft_mux_4ibs<1,1,32,32,32,32,32,32>* Reorder_fft_mux_4ibs_U9;
    Reorder_fft_mux_4ibs<1,1,32,32,32,32,32,32>* Reorder_fft_mux_4ibs_U10;
    Reorder_fft_mux_4ibs<1,1,32,32,32,32,32,32>* Reorder_fft_mux_4ibs_U11;
    Reorder_fft_mux_4ibs<1,1,32,32,32,32,32,32>* Reorder_fft_mux_4ibs_U12;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > lut_reorder_I_1024_address0;
    sc_signal< sc_logic > lut_reorder_I_1024_ce0;
    sc_signal< sc_lv<10> > lut_reorder_I_1024_q0;
    sc_signal< sc_lv<9> > lut_reorder_J_1024_address0;
    sc_signal< sc_logic > lut_reorder_J_1024_ce0;
    sc_signal< sc_lv<10> > lut_reorder_J_1024_q0;
    sc_signal< sc_lv<11> > lut_reorder_I_4096_address0;
    sc_signal< sc_logic > lut_reorder_I_4096_ce0;
    sc_signal< sc_lv<10> > lut_reorder_I_4096_q0;
    sc_signal< sc_lv<11> > lut_reorder_J_4096_address0;
    sc_signal< sc_logic > lut_reorder_J_4096_ce0;
    sc_signal< sc_lv<12> > lut_reorder_J_4096_q0;
    sc_signal< sc_lv<13> > lut_reorder_I_16384_address0;
    sc_signal< sc_logic > lut_reorder_I_16384_ce0;
    sc_signal< sc_lv<9> > lut_reorder_I_16384_q0;
    sc_signal< sc_lv<13> > lut_reorder_J_16384_address0;
    sc_signal< sc_logic > lut_reorder_J_16384_ce0;
    sc_signal< sc_lv<14> > lut_reorder_J_16384_q0;
    sc_signal< sc_lv<32> > c_reg_486;
    sc_signal< sc_lv<13> > i_reg_498;
    sc_signal< sc_lv<30> > p_lshr_reg_1053;
    sc_signal< sc_lv<1> > tmp_fu_557_p2;
    sc_signal< sc_lv<1> > tmp_reg_1058;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_1_fu_562_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_1065;
    sc_signal< sc_lv<1> > tmp_4_fu_575_p2;
    sc_signal< sc_lv<1> > tmp_4_reg_1070;
    sc_signal< sc_lv<12> > leng_reorder_2_fu_581_p3;
    sc_signal< sc_lv<12> > leng_reorder_2_reg_1075;
    sc_signal< sc_lv<32> > tmp_21_fu_640_p3;
    sc_signal< sc_lv<32> > tmp_21_reg_1080;
    sc_signal< sc_lv<1> > tmp_22_fu_648_p2;
    sc_signal< sc_lv<1> > tmp_22_reg_1085;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_22_reg_1085_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1085_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1085_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1085_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1085_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1085_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1085_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1085_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1085_pp0_iter9_reg;
    sc_signal< sc_lv<30> > newIndex_fu_653_p4;
    sc_signal< sc_lv<30> > newIndex_reg_1089;
    sc_signal< sc_lv<30> > newIndex_reg_1089_pp0_iter1_reg;
    sc_signal< sc_lv<30> > newIndex_reg_1089_pp0_iter2_reg;
    sc_signal< sc_lv<30> > newIndex_reg_1089_pp0_iter3_reg;
    sc_signal< sc_lv<30> > newIndex_reg_1089_pp0_iter4_reg;
    sc_signal< sc_lv<30> > newIndex_reg_1089_pp0_iter5_reg;
    sc_signal< sc_lv<30> > newIndex_reg_1089_pp0_iter6_reg;
    sc_signal< sc_lv<30> > newIndex_reg_1089_pp0_iter7_reg;
    sc_signal< sc_lv<30> > newIndex_reg_1089_pp0_iter8_reg;
    sc_signal< sc_lv<30> > newIndex_reg_1089_pp0_iter9_reg;
    sc_signal< sc_lv<12> > Real_0_addr_reg_1094;
    sc_signal< sc_lv<12> > Real_0_addr_reg_1094_pp0_iter1_reg;
    sc_signal< sc_lv<12> > Real_0_addr_reg_1094_pp0_iter2_reg;
    sc_signal< sc_lv<12> > Real_0_addr_reg_1094_pp0_iter3_reg;
    sc_signal< sc_lv<12> > Real_0_addr_reg_1094_pp0_iter4_reg;
    sc_signal< sc_lv<12> > Real_0_addr_reg_1094_pp0_iter5_reg;
    sc_signal< sc_lv<12> > Real_0_addr_reg_1094_pp0_iter6_reg;
    sc_signal< sc_lv<12> > Real_0_addr_reg_1094_pp0_iter7_reg;
    sc_signal< sc_lv<12> > Real_0_addr_reg_1094_pp0_iter8_reg;
    sc_signal< sc_lv<12> > Real_0_addr_reg_1094_pp0_iter9_reg;
    sc_signal< sc_lv<12> > Imag_0_addr_reg_1124;
    sc_signal< sc_lv<12> > Imag_0_addr_reg_1124_pp0_iter1_reg;
    sc_signal< sc_lv<12> > Imag_0_addr_reg_1124_pp0_iter2_reg;
    sc_signal< sc_lv<12> > Imag_0_addr_reg_1124_pp0_iter3_reg;
    sc_signal< sc_lv<12> > Imag_0_addr_reg_1124_pp0_iter4_reg;
    sc_signal< sc_lv<12> > Imag_0_addr_reg_1124_pp0_iter5_reg;
    sc_signal< sc_lv<12> > Imag_0_addr_reg_1124_pp0_iter6_reg;
    sc_signal< sc_lv<12> > Imag_0_addr_reg_1124_pp0_iter7_reg;
    sc_signal< sc_lv<12> > Imag_0_addr_reg_1124_pp0_iter8_reg;
    sc_signal< sc_lv<12> > Imag_0_addr_reg_1124_pp0_iter9_reg;
    sc_signal< sc_lv<32> > RE_vec_128_a_reg_1134;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state22_pp0_stage1_iter9;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > RE_vec_128_b_reg_1140;
    sc_signal< sc_lv<32> > Real_1_load_reg_1145;
    sc_signal< sc_lv<32> > Imag_1_load_reg_1151;
    sc_signal< sc_lv<32> > Real_3_load_reg_1157;
    sc_signal< sc_lv<32> > Imag_3_load_reg_1162;
    sc_signal< sc_lv<32> > IM_vec_128_a_reg_1167;
    sc_signal< sc_lv<32> > IM_vec_128_b_reg_1173;
    sc_signal< sc_lv<32> > tmp_11_1_neg_fu_679_p2;
    sc_signal< sc_lv<32> > tmp_11_1_neg_reg_1178;
    sc_signal< sc_lv<32> > tmp_15_1_neg_fu_689_p2;
    sc_signal< sc_lv<32> > tmp_15_1_neg_reg_1183;
    sc_signal< sc_lv<32> > tmp_19_1_neg_fu_699_p2;
    sc_signal< sc_lv<32> > tmp_19_1_neg_reg_1188;
    sc_signal< sc_lv<32> > tmp_21_1_neg_fu_709_p2;
    sc_signal< sc_lv<32> > tmp_21_1_neg_reg_1193;
    sc_signal< sc_lv<32> > c_1_fu_715_p2;
    sc_signal< sc_lv<32> > c_1_reg_1198;
    sc_signal< sc_lv<32> > tmp_11_1_fu_721_p1;
    sc_signal< sc_lv<32> > tmp_15_1_fu_725_p1;
    sc_signal< sc_lv<32> > tmp_19_1_fu_729_p1;
    sc_signal< sc_lv<32> > tmp_21_1_fu_733_p1;
    sc_signal< sc_lv<32> > grp_fu_509_p2;
    sc_signal< sc_lv<32> > tmp_5_reg_1223;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > grp_fu_513_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_1229;
    sc_signal< sc_lv<32> > grp_fu_517_p2;
    sc_signal< sc_lv<32> > tmp_9_reg_1235;
    sc_signal< sc_lv<32> > grp_fu_521_p2;
    sc_signal< sc_lv<32> > tmp_10_reg_1241;
    sc_signal< sc_lv<32> > grp_fu_525_p2;
    sc_signal< sc_lv<32> > tmp_12_1_reg_1247;
    sc_signal< sc_lv<32> > grp_fu_529_p2;
    sc_signal< sc_lv<32> > tmp_16_1_reg_1253;
    sc_signal< sc_lv<32> > grp_fu_533_p2;
    sc_signal< sc_lv<32> > tmp_20_1_reg_1259;
    sc_signal< sc_lv<32> > grp_fu_537_p2;
    sc_signal< sc_lv<32> > tmp_22_1_reg_1265;
    sc_signal< sc_lv<32> > tmp_23_1_neg_fu_740_p2;
    sc_signal< sc_lv<32> > tmp_23_1_neg_reg_1271;
    sc_signal< sc_lv<32> > tmp_17_2_neg_fu_749_p2;
    sc_signal< sc_lv<32> > tmp_17_2_neg_reg_1276;
    sc_signal< sc_lv<32> > tmp_23_2_neg_fu_758_p2;
    sc_signal< sc_lv<32> > tmp_23_2_neg_reg_1281;
    sc_signal< sc_lv<32> > tmp_17_3_neg_fu_767_p2;
    sc_signal< sc_lv<32> > tmp_17_3_neg_reg_1286;
    sc_signal< sc_lv<32> > tmp_23_1_fu_773_p1;
    sc_signal< sc_lv<32> > tmp_17_2_fu_777_p1;
    sc_signal< sc_lv<32> > tmp_23_2_fu_781_p1;
    sc_signal< sc_lv<32> > tmp_17_3_fu_785_p1;
    sc_signal< sc_lv<32> > tmp_7_reg_1311;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<32> > tmp_11_reg_1316;
    sc_signal< sc_lv<32> > tmp_18_1_reg_1321;
    sc_signal< sc_lv<32> > tmp_24_1_reg_1326;
    sc_signal< sc_lv<32> > tmp_18_2_reg_1331;
    sc_signal< sc_lv<32> > tmp_24_2_reg_1336;
    sc_signal< sc_lv<32> > tmp_18_3_reg_1341;
    sc_signal< sc_lv<32> > tmp_24_3_reg_1346;
    sc_signal< sc_lv<13> > tmp_14_fu_807_p1;
    sc_signal< sc_lv<13> > tmp_14_reg_1363;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > sel_tmp2_fu_815_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_1368;
    sc_signal< sc_lv<1> > sel_tmp7_fu_825_p2;
    sc_signal< sc_lv<1> > sel_tmp7_reg_1374;
    sc_signal< sc_lv<1> > exitcond_fu_831_p2;
    sc_signal< sc_lv<1> > exitcond_reg_1380;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<13> > i_1_fu_836_p2;
    sc_signal< sc_lv<13> > i_1_reg_1384;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<10> > indexI_1_reg_1419;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state25_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state29_pp1_stage1_iter1;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<10> > indexI_2_reg_1424;
    sc_signal< sc_lv<9> > indexI_4_reg_1429;
    sc_signal< sc_lv<2> > tmp_24_fu_888_p1;
    sc_signal< sc_lv<2> > tmp_24_reg_1434;
    sc_signal< sc_lv<30> > newIndex5_reg_1439;
    sc_signal< sc_lv<12> > Real_0_addr_2_reg_1444;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_state26_pp1_stage2_iter0;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< sc_lv<12> > Real_1_addr_2_reg_1449;
    sc_signal< sc_lv<12> > Real_2_addr_2_reg_1454;
    sc_signal< sc_lv<12> > Real_3_addr_2_reg_1459;
    sc_signal< sc_lv<12> > Imag_0_addr_2_reg_1464;
    sc_signal< sc_lv<12> > Imag_1_addr_2_reg_1469;
    sc_signal< sc_lv<12> > Imag_2_addr_2_reg_1474;
    sc_signal< sc_lv<12> > Imag_3_addr_2_reg_1479;
    sc_signal< sc_lv<2> > tmp_23_fu_951_p1;
    sc_signal< sc_lv<2> > tmp_23_reg_1484;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_state27_pp1_stage3_iter0;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< sc_lv<12> > Real_0_addr_1_reg_1489;
    sc_signal< sc_lv<12> > Real_1_addr_1_reg_1494;
    sc_signal< sc_lv<12> > Real_2_addr_1_reg_1499;
    sc_signal< sc_lv<12> > Real_3_addr_1_reg_1504;
    sc_signal< sc_lv<12> > Imag_0_addr_1_reg_1509;
    sc_signal< sc_lv<12> > Imag_1_addr_1_reg_1514;
    sc_signal< sc_lv<12> > Imag_2_addr_1_reg_1519;
    sc_signal< sc_lv<12> > Imag_3_addr_1_reg_1524;
    sc_signal< sc_lv<32> > tmp_16_fu_980_p6;
    sc_signal< sc_lv<32> > tmp_16_reg_1529;
    sc_signal< sc_lv<32> > tmp_17_fu_999_p6;
    sc_signal< sc_lv<32> > tmp_17_reg_1537;
    sc_signal< sc_lv<32> > tempr_fu_1016_p6;
    sc_signal< sc_lv<32> > tempr_reg_1545;
    sc_signal< sc_lv<32> > tempi_fu_1030_p6;
    sc_signal< sc_lv<32> > tempi_reg_1553;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_lv<32> > ap_phi_mux_c_phi_fu_490_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<13> > ap_phi_mux_i_phi_fu_502_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > newIndex1_fu_663_p1;
    sc_signal< sc_lv<64> > newIndex2_fu_792_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_s_fu_842_p1;
    sc_signal< sc_lv<64> > newIndex6_fu_907_p1;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_lv<64> > newIndex4_fu_965_p1;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_lv<32> > indexJ_fu_114;
    sc_signal< sc_lv<32> > indexJ_3_fu_881_p3;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<32> > indexI_fu_118;
    sc_signal< sc_lv<32> > indexI_3_fu_944_p3;
    sc_signal< sc_lv<32> > grp_fu_509_p0;
    sc_signal< sc_lv<32> > grp_fu_509_p1;
    sc_signal< sc_lv<32> > grp_fu_513_p0;
    sc_signal< sc_lv<32> > grp_fu_513_p1;
    sc_signal< sc_lv<32> > grp_fu_517_p0;
    sc_signal< sc_lv<32> > grp_fu_517_p1;
    sc_signal< sc_lv<32> > grp_fu_521_p0;
    sc_signal< sc_lv<32> > grp_fu_521_p1;
    sc_signal< sc_lv<32> > grp_fu_525_p0;
    sc_signal< sc_lv<32> > grp_fu_525_p1;
    sc_signal< sc_lv<32> > grp_fu_529_p0;
    sc_signal< sc_lv<32> > grp_fu_529_p1;
    sc_signal< sc_lv<32> > grp_fu_533_p0;
    sc_signal< sc_lv<32> > grp_fu_533_p1;
    sc_signal< sc_lv<32> > grp_fu_537_p0;
    sc_signal< sc_lv<32> > grp_fu_537_p1;
    sc_signal< sc_lv<32> > p_neg_fu_541_p2;
    sc_signal< sc_lv<12> > p_cast_fu_567_p3;
    sc_signal< sc_lv<32> > num_word_op_op_fu_596_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_601_p3;
    sc_signal< sc_lv<30> > p_neg_t_fu_609_p2;
    sc_signal< sc_lv<30> > tmp_18_fu_614_p4;
    sc_signal< sc_lv<1> > tmp_2_fu_589_p3;
    sc_signal< sc_lv<30> > tmp_19_fu_624_p3;
    sc_signal< sc_lv<30> > tmp_20_fu_632_p3;
    sc_signal< sc_lv<32> > tmp_11_1_to_int_fu_675_p1;
    sc_signal< sc_lv<32> > tmp_15_1_to_int_fu_685_p1;
    sc_signal< sc_lv<32> > tmp_19_1_to_int_fu_695_p1;
    sc_signal< sc_lv<32> > tmp_21_1_to_int_fu_705_p1;
    sc_signal< sc_lv<32> > tmp_23_1_to_int_fu_737_p1;
    sc_signal< sc_lv<32> > tmp_17_2_to_int_fu_746_p1;
    sc_signal< sc_lv<32> > tmp_23_2_to_int_fu_755_p1;
    sc_signal< sc_lv<32> > tmp_17_3_to_int_fu_764_p1;
    sc_signal< sc_lv<62> > tmp_13_fu_789_p1;
    sc_signal< sc_lv<1> > sel_tmp1_fu_810_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_802_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_820_p2;
    sc_signal< sc_lv<32> > indexJ_1_cast_fu_855_p1;
    sc_signal< sc_lv<32> > indexJ_2_cast_fu_859_p1;
    sc_signal< sc_lv<32> > indexJ_5_fu_867_p3;
    sc_signal< sc_lv<32> > indexJ_4_cast_fu_863_p1;
    sc_signal< sc_lv<32> > indexJ_6_fu_874_p3;
    sc_signal< sc_lv<32> > indexI_1_cast_fu_921_p1;
    sc_signal< sc_lv<32> > indexI_2_cast_fu_924_p1;
    sc_signal< sc_lv<32> > indexI_5_fu_930_p3;
    sc_signal< sc_lv<32> > indexI_4_cast_fu_927_p1;
    sc_signal< sc_lv<32> > indexI_6_fu_937_p3;
    sc_signal< sc_lv<30> > newIndex3_fu_955_p4;
    sc_signal< sc_lv<32> > arrayNo1_fu_977_p1;
    sc_signal< sc_lv<32> > arrayNo_fu_1013_p1;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_state23;
    static const sc_lv<10> ap_ST_fsm_pp1_stage0;
    static const sc_lv<10> ap_ST_fsm_pp1_stage1;
    static const sc_lv<10> ap_ST_fsm_pp1_stage2;
    static const sc_lv<10> ap_ST_fsm_pp1_stage3;
    static const sc_lv<10> ap_ST_fsm_state30;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_FFFFFFFD;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_400;
    static const sc_lv<32> ap_const_lv32_1000;
    static const sc_lv<12> ap_const_lv12_1E0;
    static const sc_lv<12> ap_const_lv12_7E0;
    static const sc_lv<12> ap_const_lv12_F80;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_4000;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Imag_0_address0();
    void thread_Imag_0_ce0();
    void thread_Imag_0_d0();
    void thread_Imag_0_we0();
    void thread_Imag_1_address0();
    void thread_Imag_1_ce0();
    void thread_Imag_1_d0();
    void thread_Imag_1_we0();
    void thread_Imag_2_address0();
    void thread_Imag_2_ce0();
    void thread_Imag_2_d0();
    void thread_Imag_2_we0();
    void thread_Imag_3_address0();
    void thread_Imag_3_ce0();
    void thread_Imag_3_d0();
    void thread_Imag_3_we0();
    void thread_Real_0_address0();
    void thread_Real_0_ce0();
    void thread_Real_0_d0();
    void thread_Real_0_we0();
    void thread_Real_1_address0();
    void thread_Real_1_ce0();
    void thread_Real_1_d0();
    void thread_Real_1_we0();
    void thread_Real_2_address0();
    void thread_Real_2_ce0();
    void thread_Real_2_d0();
    void thread_Real_2_we0();
    void thread_Real_3_address0();
    void thread_Real_3_ce0();
    void thread_Real_3_d0();
    void thread_Real_3_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state30();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_state10_pp0_stage1_iter3();
    void thread_ap_block_state11_pp0_stage0_iter4();
    void thread_ap_block_state12_pp0_stage1_iter4();
    void thread_ap_block_state13_pp0_stage0_iter5();
    void thread_ap_block_state14_pp0_stage1_iter5();
    void thread_ap_block_state15_pp0_stage0_iter6();
    void thread_ap_block_state16_pp0_stage1_iter6();
    void thread_ap_block_state17_pp0_stage0_iter7();
    void thread_ap_block_state18_pp0_stage1_iter7();
    void thread_ap_block_state19_pp0_stage0_iter8();
    void thread_ap_block_state20_pp0_stage1_iter8();
    void thread_ap_block_state21_pp0_stage0_iter9();
    void thread_ap_block_state22_pp0_stage1_iter9();
    void thread_ap_block_state24_pp1_stage0_iter0();
    void thread_ap_block_state25_pp1_stage1_iter0();
    void thread_ap_block_state26_pp1_stage2_iter0();
    void thread_ap_block_state27_pp1_stage3_iter0();
    void thread_ap_block_state28_pp1_stage0_iter1();
    void thread_ap_block_state29_pp1_stage1_iter1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage1_iter2();
    void thread_ap_block_state9_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state24();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_c_phi_fu_490_p4();
    void thread_ap_phi_mux_i_phi_fu_502_p4();
    void thread_ap_ready();
    void thread_arrayNo1_fu_977_p1();
    void thread_arrayNo_fu_1013_p1();
    void thread_c_1_fu_715_p2();
    void thread_exitcond_fu_831_p2();
    void thread_grp_fu_509_p0();
    void thread_grp_fu_509_p1();
    void thread_grp_fu_513_p0();
    void thread_grp_fu_513_p1();
    void thread_grp_fu_517_p0();
    void thread_grp_fu_517_p1();
    void thread_grp_fu_521_p0();
    void thread_grp_fu_521_p1();
    void thread_grp_fu_525_p0();
    void thread_grp_fu_525_p1();
    void thread_grp_fu_529_p0();
    void thread_grp_fu_529_p1();
    void thread_grp_fu_533_p0();
    void thread_grp_fu_533_p1();
    void thread_grp_fu_537_p0();
    void thread_grp_fu_537_p1();
    void thread_i_1_fu_836_p2();
    void thread_indexI_1_cast_fu_921_p1();
    void thread_indexI_2_cast_fu_924_p1();
    void thread_indexI_3_fu_944_p3();
    void thread_indexI_4_cast_fu_927_p1();
    void thread_indexI_5_fu_930_p3();
    void thread_indexI_6_fu_937_p3();
    void thread_indexJ_1_cast_fu_855_p1();
    void thread_indexJ_2_cast_fu_859_p1();
    void thread_indexJ_3_fu_881_p3();
    void thread_indexJ_4_cast_fu_863_p1();
    void thread_indexJ_5_fu_867_p3();
    void thread_indexJ_6_fu_874_p3();
    void thread_leng_reorder_2_fu_581_p3();
    void thread_lut_reorder_I_1024_address0();
    void thread_lut_reorder_I_1024_ce0();
    void thread_lut_reorder_I_16384_address0();
    void thread_lut_reorder_I_16384_ce0();
    void thread_lut_reorder_I_4096_address0();
    void thread_lut_reorder_I_4096_ce0();
    void thread_lut_reorder_J_1024_address0();
    void thread_lut_reorder_J_1024_ce0();
    void thread_lut_reorder_J_16384_address0();
    void thread_lut_reorder_J_16384_ce0();
    void thread_lut_reorder_J_4096_address0();
    void thread_lut_reorder_J_4096_ce0();
    void thread_newIndex1_fu_663_p1();
    void thread_newIndex2_fu_792_p1();
    void thread_newIndex3_fu_955_p4();
    void thread_newIndex4_fu_965_p1();
    void thread_newIndex6_fu_907_p1();
    void thread_newIndex_fu_653_p4();
    void thread_num_word_op_op_fu_596_p2();
    void thread_p_cast_fu_567_p3();
    void thread_p_neg_fu_541_p2();
    void thread_p_neg_t_fu_609_p2();
    void thread_sel_tmp1_fu_810_p2();
    void thread_sel_tmp2_fu_815_p2();
    void thread_sel_tmp6_fu_820_p2();
    void thread_sel_tmp7_fu_825_p2();
    void thread_tmp_11_1_fu_721_p1();
    void thread_tmp_11_1_neg_fu_679_p2();
    void thread_tmp_11_1_to_int_fu_675_p1();
    void thread_tmp_12_fu_601_p3();
    void thread_tmp_13_fu_789_p1();
    void thread_tmp_14_fu_807_p1();
    void thread_tmp_15_1_fu_725_p1();
    void thread_tmp_15_1_neg_fu_689_p2();
    void thread_tmp_15_1_to_int_fu_685_p1();
    void thread_tmp_17_2_fu_777_p1();
    void thread_tmp_17_2_neg_fu_749_p2();
    void thread_tmp_17_2_to_int_fu_746_p1();
    void thread_tmp_17_3_fu_785_p1();
    void thread_tmp_17_3_neg_fu_767_p2();
    void thread_tmp_17_3_to_int_fu_764_p1();
    void thread_tmp_18_fu_614_p4();
    void thread_tmp_19_1_fu_729_p1();
    void thread_tmp_19_1_neg_fu_699_p2();
    void thread_tmp_19_1_to_int_fu_695_p1();
    void thread_tmp_19_fu_624_p3();
    void thread_tmp_1_fu_562_p2();
    void thread_tmp_20_fu_632_p3();
    void thread_tmp_21_1_fu_733_p1();
    void thread_tmp_21_1_neg_fu_709_p2();
    void thread_tmp_21_1_to_int_fu_705_p1();
    void thread_tmp_21_fu_640_p3();
    void thread_tmp_22_fu_648_p2();
    void thread_tmp_23_1_fu_773_p1();
    void thread_tmp_23_1_neg_fu_740_p2();
    void thread_tmp_23_1_to_int_fu_737_p1();
    void thread_tmp_23_2_fu_781_p1();
    void thread_tmp_23_2_neg_fu_758_p2();
    void thread_tmp_23_2_to_int_fu_755_p1();
    void thread_tmp_23_fu_951_p1();
    void thread_tmp_24_fu_888_p1();
    void thread_tmp_2_fu_589_p3();
    void thread_tmp_4_fu_575_p2();
    void thread_tmp_8_fu_802_p2();
    void thread_tmp_fu_557_p2();
    void thread_tmp_s_fu_842_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
