/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [6:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  reg [7:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [2:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  reg [2:0] celloutsig_1_14z;
  wire [26:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  reg [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_0z[0] ? celloutsig_0_0z[2] : in_data[93]);
  assign celloutsig_1_0z = !(in_data[151] ? in_data[146] : in_data[175]);
  assign celloutsig_1_5z = !(celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_3z);
  assign celloutsig_0_5z = celloutsig_0_1z | in_data[6];
  assign celloutsig_0_14z = celloutsig_0_7z | celloutsig_0_4z;
  assign celloutsig_0_2z = in_data[85] | celloutsig_0_1z;
  assign celloutsig_1_7z = in_data[179] | celloutsig_1_6z;
  assign celloutsig_1_3z = { in_data[126:121], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } <= { in_data[122:116], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[149:148], celloutsig_1_2z } <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[30:18], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } < { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z } < in_data[94:85];
  assign celloutsig_0_17z = celloutsig_0_15z[4:0] < { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_9z = in_data[125:122] < { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_11z = { in_data[117:106], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z } % { 1'h1, in_data[158:149], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_11z[7:3], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z } % { 1'h1, celloutsig_1_11z[22:11] };
  assign celloutsig_1_15z = { celloutsig_1_11z[23:5], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_14z } % { 1'h1, celloutsig_1_13z[5:0], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_1_12z = { celloutsig_1_11z[24:6], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z } !== { celloutsig_1_11z[22:0], celloutsig_1_8z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } !== in_data[157:155];
  assign celloutsig_0_21z = & { celloutsig_0_17z, celloutsig_0_11z[5:2], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_4z = & in_data[167:163];
  assign celloutsig_1_10z = | { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, in_data[172:170] };
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[61:60], celloutsig_0_0z };
  assign celloutsig_0_22z = | { celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_15z[22:13], celloutsig_1_12z };
  assign celloutsig_0_8z = ~^ in_data[66:51];
  assign celloutsig_1_1z = ~^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = ~^ { in_data[113:108], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[57:55] << in_data[42:40];
  assign celloutsig_0_1z = ~((celloutsig_0_0z[1] & in_data[58]) | celloutsig_0_0z[0]);
  assign celloutsig_0_19z = ~((celloutsig_0_2z & celloutsig_0_17z) | in_data[2]);
  always_latch
    if (!clkin_data[128]) celloutsig_1_14z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_14z = { celloutsig_1_13z[11], celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_19z = celloutsig_1_11z[22:4];
  always_latch
    if (!clkin_data[96]) celloutsig_0_11z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_0z[1:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z };
  always_latch
    if (clkin_data[96]) celloutsig_0_15z = 8'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_15z = { celloutsig_0_11z[6:1], celloutsig_0_1z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_23z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_23z = celloutsig_0_11z[5:3];
  assign { out_data[128], out_data[114:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
