# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 980 3.2e-05 1024 230 1510 487424 66.3694 26.8386 926.643 835.091 1855.18 1855.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1220 0.001024 2048 220 420 16960 1.47482 13.1993 101.45 116.167 116.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 980 3.2e-05 1024 230 1510 488448 66.1883 26.886 1076.4 834.557 2004.27 2004.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1220 0.001024 2048 220 420 16920 1.46842 15.0104 101.37 117.893 117.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 980 3.2e-05 1024 230 1510 491520 66.0308 26.9395 1126.88 838.581 2058.67 2058.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 0.001024 2048 220 420 16960 1.48144 15.7498 101.534 118.809 118.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 980 3.2e-05 1024 230 1510 485376 65.9958 26.7419 1036.51 832.987 1962.46 1962.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 0.001024 2048 220 420 16896 1.47459 14.5695 101.396 117.484 117.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 980 3.2e-05 1024 230 1510 486400 66.0986 26.8308 1049.35 832.565 1975.07 1975.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 0.001024 2048 220 420 16900 1.47027 14.7501 101.381 117.647 117.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 980 3.2e-05 1024 230 1510 487424 66.3936 26.9123 1081.2 836.63 2011.37 2011.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 0.001024 2048 220 420 16912 1.47645 15.4262 101.448 118.393 118.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 980 3.2e-05 1024 230 1510 483840 66.6962 26.88 1077.35 834.847 2006.01 2006.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 0.001024 2048 220 420 16920 1.47661 15.4033 101.497 118.42 118.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 980 3.2e-05 1024 230 1510 483328 66.6571 26.8414 1039.19 834.999 1967.91 1968.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 0.001024 2048 220 420 16896 1.47866 14.6887 101.442 117.654 117.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 980 3.2e-05 1024 230 1510 479232 65.5302 26.4554 1040.88 825.048 1958.13 1958.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 0.001024 2048 220 420 16704 1.46842 14.8646 100.1 116.475 116.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 980 3.2e-05 1024 230 1510 473600 66.3753 26.5141 1107.86 824.967 2025.93 2026.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 0.001024 2048 220 420 16800 1.47165 15.845 101.427 118.784 118.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 980 3.2e-05 1024 230 1510 475136 67.9005 26.8405 1290.33 835.467 2220.76 2220.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 0.001024 2048 220 420 16640 1.46266 18.9395 100.057 120.502 120.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 980 3.2e-05 1024 230 1515 489472 66.2945 27.0418 915.569 838.7 1847.83 1848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1220 0.001024 2048 220 420 17024 1.47722 12.7445 101.576 115.84 115.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 980 3.2e-05 1024 230 1515 488960 66.5376 27.0276 925.267 838.512 1857.58 1857.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1220 0.001024 2048 220 420 17000 1.47866 12.9606 101.538 116.021 116.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 980 3.2e-05 1024 230 1515 488448 66.3833 26.9124 917.477 836.219 1847.22 1847.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 0.001024 2048 220 420 16992 1.47619 12.9353 101.483 115.938 115.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 980 3.2e-05 1024 230 1515 487424 66.6094 26.934 939.597 837.253 1870.63 1870.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 0.001024 2048 220 420 16968 1.47424 13.2814 101.499 116.3 116.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 980 3.2e-05 1024 230 1515 487424 66.1728 26.8383 949.592 835.085 1877.92 1878.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 0.001024 2048 220 420 16960 1.47853 13.6049 101.45 116.576 116.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 980 3.2e-05 1024 230 1515 488448 66.0665 26.8804 1092.99 834.547 2020.71 2020.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 0.001024 2048 220 420 16920 1.47638 15.3519 101.37 118.24 118.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 980 3.2e-05 1024 230 1515 486400 66.6351 26.938 1063.85 837.823 1995.49 1995.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 0.001024 2048 220 420 16960 1.47661 15.1634 101.493 118.176 118.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 980 3.2e-05 1024 230 1515 485376 65.8654 26.7409 1132.93 833.295 2059.06 2059.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 0.001024 2048 220 420 16896 1.47539 16.1833 101.414 119.116 119.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 980 3.2e-05 1024 230 1515 486400 66.0224 26.8268 1123.7 833.624 2050.4 2050.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 0.001024 2048 220 420 16900 1.47254 16.1204 101.427 119.063 119.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 980 3.2e-05 1024 230 1515 487424 66.3274 26.9105 1134.99 837.239 2065.7 2065.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 0.001024 2048 220 420 16912 1.47866 16.2476 101.486 119.255 119.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 980 3.2e-05 1024 230 1515 483840 66.6714 26.8839 1103.87 834.612 2032.26 2032.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 0.001024 2048 220 420 16920 1.47994 16.0027 101.501 119.028 119.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 980 3.2e-05 1024 230 1515 483328 66.617 26.8391 1057.81 835.193 1986.69 1986.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 0.001024 2048 220 420 16896 1.47754 15.2487 101.452 118.221 118.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 980 3.2e-05 1024 230 1515 479232 65.4969 26.4518 1230.22 824.443 2146.85 2147.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 0.001024 2048 220 420 16704 1.468 17.6353 100.098 119.246 119.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 980 3.2e-05 1024 230 1515 473600 66.3446 26.5191 1222 824.375 2139.47 2139.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 0.001024 2048 220 420 16800 1.47229 17.7398 101.387 120.642 120.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 980 3.2e-05 1024 230 1515 475136 67.9194 26.8419 1111.2 835.363 2041.55 2041.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 0.001024 2048 220 420 16640 1.46381 16.0072 100.051 117.565 117.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 980 3.2e-05 1024 230 1520 489472 66.2341 26.8919 870.533 838.404 1802.29 1802.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1220 0.001024 2048 220 420 17024 1.48205 12.1712 101.575 115.271 115.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 980 3.2e-05 1024 230 1520 488960 66.4396 26.9567 980.045 838.611 1912.28 1912.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1220 0.001024 2048 220 420 17000 1.47853 13.7415 101.532 116.797 116.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 980 3.2e-05 1024 230 1520 488448 66.3174 26.9151 911.902 836.449 1841.82 1841.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 0.001024 2048 220 420 16992 1.47405 12.7005 101.495 115.717 115.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 980 3.2e-05 1024 230 1520 487424 66.526 26.9401 926.693 836.611 1857.02 1857.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 0.001024 2048 220 420 16968 1.47341 13.1315 101.452 116.101 116.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 980 3.2e-05 1024 230 1520 487424 66.2038 26.9837 920.265 835.831 1849.5 1849.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 0.001024 2048 220 420 16960 1.47456 13.1359 101.495 116.148 116.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 980 3.2e-05 1024 230 1520 483840 66.6067 26.8787 1145.93 834.403 2074.05 2074.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 0.001024 2048 220 420 16920 1.47501 16.2617 101.364 119.145 119.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 980 3.2e-05 1024 230 1520 479232 66.1261 26.6262 792.307 829.125 1714.41 1714.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 0.001024 2048 220 420 16848 1.47251 11.567 101.411 114.492 114.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 980 3.2e-05 1024 230 1520 486400 66.5707 26.9343 1103.48 838.819 2036.04 2036.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 0.001024 2048 220 420 16960 1.48016 15.9171 101.54 118.98 119.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 980 3.2e-05 1024 230 1520 481280 67.1529 26.8975 769.121 838.161 1701.55 1701.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 0.001024 2048 220 420 16800 1.47251 11.0843 101.273 113.873 113.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 980 3.2e-05 1024 230 1520 485376 65.8853 26.7448 1033.75 832.579 1959.18 1959.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 0.001024 2048 220 420 16896 1.37072 14.5898 100.624 116.629 116.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 980 3.2e-05 1024 230 1520 479232 65.4894 26.4663 736.396 824.415 1652.99 1653.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 0.001024 2048 220 420 16704 1.46637 10.4232 100.058 111.991 112.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 980 3.2e-05 1024 230 1520 486400 65.9677 26.8368 1082.68 833.422 2009.13 2009.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 0.001024 2048 220 420 16900 1.47331 15.2975 101.432 118.248 118.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 980 3.2e-05 1024 230 1520 473600 66.3487 26.5148 746.117 824.125 1663.33 1663.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 0.001024 2048 220 420 16800 1.4719 10.7756 101.375 113.664 113.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 980 3.2e-05 1024 230 1520 487424 66.3382 26.9103 1383.2 836.365 2313.04 2313.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 0.001024 2048 220 420 16912 1.47437 19.71 101.511 122.739 122.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 980 3.2e-05 1024 230 1520 473088 66.5486 26.5246 878.24 827.064 1798.6 1798.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 0.001024 2048 220 420 16800 1.47251 13.1912 101.448 116.156 116.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 980 3.2e-05 1024 230 1520 483840 66.6341 26.8845 1313.96 834.275 2241.99 2242.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 0.001024 2048 220 420 16920 1.47661 18.9816 101.483 121.986 122.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 980 3.2e-05 1024 230 1520 476160 65.9758 26.4848 878.159 824.352 1795.2 1795.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 0.001024 2048 220 420 16800 1.47766 12.7613 101.493 115.777 115.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 980 3.2e-05 1024 230 1520 483328 66.5787 26.839 1270.7 835.867 2200.21 2200.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 0.001024 2048 220 420 16896 1.47661 18.3663 101.491 121.375 121.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 980 3.2e-05 1024 230 1520 475136 67.8892 26.8739 842.972 835.354 1773.31 1773.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 0.001024 2048 220 420 16640 1.46426 12.433 100.056 113.997 114.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 980 3.2e-05 1024 230 1520 479232 65.5027 26.4533 1102.86 824.961 2020 2020.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 0.001024 2048 220 420 16704 1.47034 15.9264 100.114 117.555 117.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 980 3.2e-05 1024 230 1520 466944 67.246 26.4577 760.264 824.645 1678.85 1679.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 0.001024 2048 220 420 16512 1.46259 11.1336 100.052 112.692 112.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 980 3.2e-05 1024 230 1520 473600 66.3824 26.6605 1138.38 824.299 2055.95 2056.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 0.001024 2048 220 420 16800 1.4727 16.1943 101.385 119.096 119.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 980 3.2e-05 1024 230 1520 460800 68.2811 26.4912 802.429 825.163 1722.59 1722.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 0.001024 2048 220 420 16400 1.45613 11.3048 99.8379 112.641 112.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 980 3.2e-05 1024 230 1512 489472 66.2228 26.9005 853.005 837.792 1784.16 1784.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1220 0.001024 2048 220 432 16928 1.47456 12.317 101.462 115.297 115.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 980 3.2e-05 1024 230 1512 488960 66.4429 26.9623 903.073 838.512 1835.22 1835.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1220 0.001024 2048 220 432 16920 1.47456 12.8988 101.509 115.928 115.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 980 3.2e-05 1024 230 1512 488448 66.2477 26.9101 893.532 837.045 1823.97 1824.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 0.001024 2048 220 432 16896 1.46896 13.0171 101.46 115.99 116.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 980 3.2e-05 1024 230 1512 485376 65.8655 26.7478 571.761 832.501 1497.1 1497.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1220 0.001024 2048 220 432 16800 1.47235 8.58726 101.295 111.4 111.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 980 3.2e-05 1024 230 1512 487424 66.4324 26.9296 1025.79 837.16 1956.53 1956.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 0.001024 2048 220 432 16912 1.47866 15.212 101.541 118.273 118.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 980 3.2e-05 1024 230 1512 487424 66.3038 26.9094 652.706 837.333 1583.48 1583.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 0.001024 2048 220 432 16800 1.46957 9.66781 101.379 112.558 112.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 980 3.2e-05 1024 230 1512 487424 66.0689 26.8335 979.434 835.223 1907.78 1907.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 0.001024 2048 220 432 16896 1.4728 14.6022 101.471 117.589 117.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 980 3.2e-05 1024 230 1512 483328 66.5751 26.8383 642.449 835.957 1572.05 1572.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 0.001024 2048 220 432 16768 1.46653 9.7801 101.341 112.633 112.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 980 3.2e-05 1024 230 1512 483840 66.5909 26.8832 1084.54 835.189 2013.43 2013.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 0.001024 2048 220 432 16848 1.47251 15.7731 101.411 118.701 118.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 980 3.2e-05 1024 230 1512 479232 66.1184 26.6028 756.201 828.465 1677.62 1677.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 0.001024 2048 220 432 16704 1.46842 11.0867 100.118 112.717 112.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 980 3.2e-05 1024 230 1512 486400 66.6235 26.9312 1035.63 838.556 1967.97 1968.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 0.001024 2048 220 432 16880 1.47546 15.183 101.51 118.211 118.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 980 3.2e-05 1024 230 1512 481280 67.1314 26.9025 738.243 838.763 1671.26 1671.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 0.001024 2048 220 432 16800 1.47546 10.914 101.512 113.944 114.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 980 3.2e-05 1024 230 1512 485376 65.8126 26.7441 1331.6 833.164 2257.55 2257.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 0.001024 2048 220 432 16800 1.468 19.4876 101.34 122.339 122.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 980 3.2e-05 1024 230 1512 479232 65.487 26.4564 841.724 825.076 1758.97 1759.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 0.001024 2048 220 432 16704 1.46637 12.8233 101.338 115.672 115.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 980 3.2e-05 1024 230 1512 486400 65.9907 26.8325 1306.79 833.42 2233.27 2233.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 0.001024 2048 220 432 16800 1.46829 19.2656 101.347 122.124 122.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 980 3.2e-05 1024 230 1512 473600 66.3459 26.5155 863.104 824.173 1780.36 1780.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 0.001024 2048 220 432 16600 1.46054 12.6928 99.9771 114.172 114.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 980 3.2e-05 1024 230 1512 487424 66.3184 26.9084 1278.98 837.243 2209.67 2209.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 0.001024 2048 220 432 16800 1.47085 18.7474 101.378 121.641 121.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 980 3.2e-05 1024 230 1512 473088 66.5449 26.5318 826.379 827.678 1747.36 1747.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 0.001024 2048 220 432 16576 1.4585 12.2976 100.023 113.823 113.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 980 3.2e-05 1024 230 1512 483840 66.6396 26.8864 1242.61 834.602 2170.96 2171.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 0.001024 2048 220 432 16800 1.47213 18.3085 101.364 121.188 121.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 980 3.2e-05 1024 230 1512 476160 65.9951 26.4838 790.455 824.956 1708.11 1708.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 0.001024 2048 220 432 16560 1.46246 11.8841 100.03 113.42 113.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 980 3.2e-05 1024 230 1512 483328 66.5896 26.8333 1185.9 835.98 2115.53 2115.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 0.001024 2048 220 432 16768 1.47046 17.2481 101.336 120.098 120.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 980 3.2e-05 1024 230 1512 475136 67.894 26.8358 785.008 836.136 1716.1 1716.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 0.001024 2048 220 432 16640 1.46637 11.954 101.343 114.806 114.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 980 3.2e-05 1024 230 1525 487424 66.476 26.8923 976.163 838.58 1908.34 1908.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1220 0.001024 2048 220 425 16992 1.47456 13.8098 101.574 116.904 116.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 980 3.2e-05 1024 230 1525 488960 66.4578 26.9626 879.316 837.803 1810.76 1810.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1220 0.001024 2048 220 425 16960 1.47488 12.2519 101.466 115.237 115.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 980 3.2e-05 1024 230 1525 486400 66.6571 26.9474 567.86 838.484 1500.19 1500.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1220 0.001024 2048 220 425 16880 1.47046 8.0896 101.396 111.002 111.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 980 3.2e-05 1024 230 1525 485376 66.6643 26.9134 930.338 837.026 1861.18 1861.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 0.001024 2048 220 425 16944 1.47459 13.271 101.479 116.269 116.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 980 3.2e-05 1024 230 1525 479232 66.6075 26.8979 593.521 832.41 1519.67 1519.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1220 0.001024 2048 220 425 16896 1.47408 8.62787 101.445 111.59 111.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 980 3.2e-05 1024 230 1525 487424 66.446 26.9346 997.488 837.015 1928.11 1928.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 0.001024 2048 220 425 16968 1.47754 14.5428 101.598 117.663 117.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 980 3.2e-05 1024 230 1525 487424 66.3059 26.9097 635.12 836.654 1565.22 1565.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 0.001024 2048 220 425 16912 1.47658 9.26698 101.527 112.314 112.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 980 3.2e-05 1024 230 1525 483328 66.5989 26.8326 1027.15 835.086 1955.9 1956.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 0.001024 2048 220 425 16960 1.47171 14.8581 101.523 117.895 117.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 980 3.2e-05 1024 230 1525 483328 66.5653 26.8514 674.121 835.185 1602.95 1603.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 0.001024 2048 220 425 16896 1.47603 9.98806 101.524 113.031 113.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 980 3.2e-05 1024 230 1525 483840 66.6236 26.8826 1098.01 834.432 2026.17 2026.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 0.001024 2048 220 425 16920 1.47251 15.786 101.433 118.734 118.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 980 3.2e-05 1024 230 1525 479232 66.1144 26.5989 785.377 829.228 1707.55 1707.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 0.001024 2048 220 425 16848 1.47456 11.4715 101.483 114.471 114.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 980 3.2e-05 1024 230 1525 486400 66.595 26.9337 1073.87 837.999 2005.62 2005.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 0.001024 2048 220 425 16880 1.47251 15.2197 101.361 118.095 118.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 980 3.2e-05 1024 230 1525 481280 67.1448 26.9028 750.089 837.954 1682.32 1682.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 0.001024 2048 220 425 16800 1.47251 10.9138 101.357 113.786 113.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 980 3.2e-05 1024 230 1525 479232 66.5464 26.7409 1289.9 833.173 2216.59 2216.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 0.001024 2048 220 425 16896 1.47043 19.0114 101.491 122.016 122.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 980 3.2e-05 1024 230 1525 466944 67.1792 26.4543 843.626 824.269 1761.77 1761.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 0.001024 2048 220 425 16704 1.46598 12.4374 100.125 114.074 114.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 980 3.2e-05 1024 230 1525 480000 66.7871 26.8289 1287.31 832.737 2213.89 2214.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 0.001024 2048 220 425 16900 1.47203 19.0034 101.463 121.982 122.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 980 3.2e-05 1024 230 1525 473600 66.3627 26.5071 852.736 824.888 1770.72 1770.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 0.001024 2048 220 425 16800 1.47251 12.8451 101.498 115.858 115.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 980 3.2e-05 1024 230 1525 487424 66.3192 26.9129 1278.23 836.537 2208.23 2208.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 0.001024 2048 220 425 16912 1.47894 18.1241 101.526 121.173 121.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 980 3.2e-05 1024 230 1525 473088 66.5624 26.5245 814.211 826.966 1734.49 1734.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 0.001024 2048 220 425 16800 1.47622 11.8262 101.52 114.864 114.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 980 3.2e-05 1024 230 1525 483840 66.6601 26.8891 1229.38 834.784 2157.94 2158.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 0.001024 2048 220 425 16800 1.4377 17.1131 100.201 118.793 118.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 980 3.2e-05 1024 230 1525 476160 65.9684 26.4921 800.942 824.469 1718.1 1718.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 0.001024 2048 220 425 16560 1.45613 11.7948 99.8828 113.177 113.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 980 3.2e-05 1024 230 1525 483328 66.5445 26.8382 1170.29 835.955 2099.85 2100.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 0.001024 2048 220 425 16896 1.47178 16.8507 101.587 119.952 120.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 980 3.2e-05 1024 230 1525 475136 67.8748 26.8356 810.327 836.136 1741.4 1741.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 0.001024 2048 220 425 16640 1.4639 12.126 100.18 113.812 113.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 980 3.2e-05 1024 230 1504 487424 66.5023 26.8892 849.42 837.731 1780.77 1780.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1220 0.001024 2048 220 416 17024 1.47562 11.7324 101.465 114.715 114.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 980 3.2e-05 1024 230 1504 483328 66.6113 26.8375 543.266 835.096 1472.03 1472.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1220 0.001024 2048 220 416 16960 1.4807 7.72374 101.386 110.634 110.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 980 3.2e-05 1024 230 1504 488960 66.4709 26.9597 871.651 837.598 1802.91 1803.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 0.001024 2048 220 416 17040 1.4807 12.3398 101.528 115.395 115.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 980 3.2e-05 1024 230 1504 486400 66.6102 26.9432 559.037 838.664 1491.48 1491.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1220 0.001024 2048 220 416 16960 1.47866 7.95606 101.473 110.952 111.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 980 3.2e-05 1024 230 1504 485376 66.6326 26.9087 931.505 836.22 1861.49 1861.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 0.001024 2048 220 416 16992 1.47795 13.3243 101.415 116.263 116.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 980 3.2e-05 1024 230 1504 479232 66.5549 26.7612 596.622 832.342 1522.51 1522.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 0.001024 2048 220 416 16896 1.47011 8.70784 101.296 111.517 111.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 980 3.2e-05 1024 230 1504 487424 66.4243 26.9388 931.324 836.585 1861.5 1861.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 0.001024 2048 220 416 17024 1.48758 13.2076 101.558 116.3 116.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 980 3.2e-05 1024 230 1504 487424 66.2913 26.9126 593.461 837.237 1524.13 1524.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 0.001024 2048 220 416 16912 1.47661 8.41328 101.429 111.361 111.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 980 3.2e-05 1024 230 1504 483840 66.8704 26.9537 485.771 837.302 1417.13 1417.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 0.001024 2048 220 416 16800 1.46435 7.17674 100.221 108.907 108.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 980 3.2e-05 1024 230 1504 483328 66.6391 26.842 922.228 834.972 1850.92 1851.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 0.001024 2048 220 416 16960 1.46854 13.2633 101.38 116.157 116.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 980 3.2e-05 1024 230 1504 483328 66.568 26.8445 613.482 835.968 1543.09 1543.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 0.001024 2048 220 416 16896 1.47344 9.24346 101.434 112.194 112.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 980 3.2e-05 1024 230 1504 466944 67.2009 26.4568 495.735 824.971 1414.58 1414.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 0.001024 2048 220 416 16704 1.46227 7.56013 100.036 109.102 109.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 980 3.2e-05 1024 230 1504 483840 66.5862 26.8927 1340.79 834.987 2269.49 2269.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 0.001024 2048 220 416 16992 1.48176 19.0034 101.523 122.052 122.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 980 3.2e-05 1024 230 1504 479232 66.13 26.6015 839.222 828.958 1761.14 1761.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 0.001024 2048 220 416 16848 1.47021 12.2304 101.34 115.086 115.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 980 3.2e-05 1024 230 1504 483840 66.6029 26.9128 701.704 835.228 1630.67 1630.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 0.001024 2048 220 416 16848 1.4801 10.1949 101.533 113.251 113.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 980 3.2e-05 1024 230 1504 486400 66.5741 26.9353 1248.61 838.659 2181.01 2181.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 0.001024 2048 220 416 16960 1.40525 17.3588 101.478 120.286 120.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 980 3.2e-05 1024 230 1504 481280 67.1484 26.9023 826.103 838.689 1759.07 1759.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 0.001024 2048 220 416 16800 1.46922 12.0607 100.201 113.776 113.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 980 3.2e-05 1024 230 1504 476160 65.9947 26.495 689.512 825.068 1607.3 1607.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 0.001024 2048 220 416 16800 1.48179 10.2277 101.471 113.225 113.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 980 3.2e-05 1024 230 1504 479232 66.5462 26.7428 1174.76 833.18 2101.47 2101.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 0.001024 2048 220 416 16896 1.47046 16.606 101.348 119.468 119.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 980 3.2e-05 1024 230 1504 466944 67.2396 26.4518 744.304 824.274 1662.5 1662.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 0.001024 2048 220 416 16704 1.46029 10.9568 99.9873 112.451 112.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 980 3.2e-05 1024 230 1504 460800 66.7196 26.2409 637.734 816.934 1547.86 1548.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 0.001024 2048 220 416 16704 1.46886 9.7751 101.337 112.627 112.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 980 3.2e-05 1024 230 1504 480000 66.7778 26.8338 1154.45 832.748 2081.03 2081.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 0.001024 2048 220 416 16900 1.47005 16.6414 101.317 119.471 119.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 980 3.2e-05 1024 230 1504 473600 66.3465 26.5093 790.69 825.07 1708.83 1709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 0.001024 2048 220 416 16800 1.46637 11.8397 101.366 114.713 114.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 980 3.2e-05 1024 230 1504 460800 68.4069 26.5365 642.08 825.232 1562.48 1562.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 0.001024 2048 220 416 16500 1.45187 9.62259 99.7848 110.903 110.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 980 3.2e-05 1024 230 1504 487424 66.3105 26.9271 1134.1 836.642 2064.2 2064.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 0.001024 2048 220 416 16912 1.47866 15.965 101.392 118.878 118.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 980 3.2e-05 1024 230 1504 473088 66.5664 26.5324 771.061 827.76 1692.15 1692.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 0.001024 2048 220 416 16800 1.47456 11.4196 101.429 114.365 114.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 980 3.2e-05 1024 230 1504 473088 68.3772 26.9169 637.837 837.605 1570.95 1571.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 0.001024 2048 220 416 16464 1.45101 9.40099 99.7836 110.68 110.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 980 3.2e-05 1024 230 1504 483840 66.6306 26.8861 1093.15 834.58 2021.46 2021.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 0.001024 2048 220 416 16920 1.48899 15.7901 101.433 118.757 118.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 980 3.2e-05 1024 230 1504 476160 65.9801 26.4853 782.162 824.937 1699.78 1699.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 0.001024 2048 220 416 16800 1.47955 11.4302 101.468 114.422 114.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 980 3.2e-05 1024 230 1504 483840 66.6742 26.9253 658.004 834.93 1586.75 1586.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 0.001024 2048 220 416 16560 1.46227 9.25546 100.057 110.817 110.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 980 3.2e-05 1024 230 1504 483328 66.6157 26.8377 1115.37 835.869 2044.92 2045.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 0.001024 2048 220 416 16896 1.47056 15.8593 101.433 118.805 118.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 980 3.2e-05 1024 230 1504 475136 67.8925 26.8457 744.696 836.136 1675.8 1675.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 0.001024 2048 220 416 16640 1.46032 10.8421 100.04 112.385 112.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 980 3.2e-05 1024 230 1504 466944 67.2289 26.454 655.881 825.29 1575.08 1575.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 0.001024 2048 220 416 16512 1.4616 10.0843 100.037 111.623 111.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 980 3.2e-05 1024 230 1520 487424 66.4501 26.8984 869.46 837.789 1800.82 1801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1220 0.001024 2048 220 440 16896 1.47456 12.7655 101.506 115.788 115.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 980 3.2e-05 1024 230 1520 483328 66.5934 26.8318 555.146 835.11 1483.91 1484.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1220 0.001024 2048 220 440 16832 1.47254 8.28698 101.422 111.225 111.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 980 3.2e-05 1024 230 1520 486400 66.6068 26.9638 972.707 838.594 1905.09 1905.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 0.001024 2048 220 440 16880 1.47661 14.6289 101.533 117.678 117.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 980 3.2e-05 1024 230 1520 486400 66.5538 26.9338 630.727 837.865 1562.31 1562.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1220 0.001024 2048 220 440 16800 1.46998 9.35936 101.377 112.25 112.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 980 3.2e-05 1024 230 1520 483840 66.635 26.8851 515.529 834.271 1443.54 1443.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1220 0.001024 2048 220 440 16800 1.47267 7.85552 101.473 110.845 110.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 980 3.2e-05 1024 230 1520 485376 66.6473 27.007 907.431 837.246 1838.55 1838.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 0.001024 2048 220 440 16848 1.47123 13.2526 101.469 116.234 116.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 980 3.2e-05 1024 230 1520 479232 66.5595 26.7451 587.439 832.38 1513.34 1513.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 0.001024 2048 220 440 16800 1.47136 8.87603 101.421 111.812 111.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 980 3.2e-05 1024 230 1520 479232 66.1349 26.5965 485.876 828.135 1406.97 1407.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1220 0.001024 2048 220 440 16704 1.47005 7.34413 101.282 110.139 110.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 980 3.2e-05 1024 230 1520 483840 66.8832 26.9334 1314.8 836.582 2245.43 2245.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 0.001024 2048 220 440 16856 1.47338 19.4949 101.468 122.479 122.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 980 3.2e-05 1024 230 1520 480256 67.2708 26.9148 816.602 836.334 1747.35 1747.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 0.001024 2048 220 440 16800 1.47293 12.3473 101.45 115.313 115.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 980 3.2e-05 1024 230 1520 483840 66.8618 26.9378 668.649 836.56 1599.24 1599.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 0.001024 2048 220 440 16632 1.46637 10.4475 100.11 112.068 112.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 980 3.2e-05 1024 230 1520 483328 66.5637 26.8329 1212.49 835.887 2141.99 2142.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 0.001024 2048 220 440 16832 1.47046 18.1155 101.467 121.097 121.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 980 3.2e-05 1024 230 1520 483328 66.5916 26.8447 766.457 835.962 1696.08 1696.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 0.001024 2048 220 440 16768 1.47107 11.8456 101.466 114.825 114.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 980 3.2e-05 1024 230 1520 466944 67.2309 26.4572 602.69 832.352 1528.95 1529.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 0.001024 2048 220 440 16704 1.47082 9.77872 101.909 113.202 113.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 980 3.2e-05 1024 230 1520 483840 66.6019 26.88 1249.55 834.414 2177.68 2177.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 0.001024 2048 220 440 16848 1.47226 18.309 101.484 121.308 121.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 980 3.2e-05 1024 230 1520 479232 66.1239 26.6011 802.501 828.347 1723.79 1723.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 0.001024 2048 220 440 16704 1.46861 11.7894 101.287 114.589 114.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 980 3.2e-05 1024 230 1520 483840 66.6599 26.8827 712.072 835.587 1641.43 1641.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 0.001024 2048 220 440 16632 1.47357 10.5295 101.341 113.385 113.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 980 3.2e-05 1024 230 1520 460800 66.7246 26.2508 606.723 816.168 1516.09 1516.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 0.001024 2048 220 440 16416 1.46038 9.71546 99.856 111.076 111.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 980 3.2e-05 1024 230 1520 486400 66.5637 26.9332 1171.68 838.031 2103.44 2103.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 0.001024 2048 220 440 16800 1.46819 17.213 101.37 120.094 120.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 980 3.2e-05 1024 230 1520 481280 67.1361 26.9014 788.851 838.775 1721.89 1722.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 0.001024 2048 220 440 16640 1.46195 11.7698 100.162 113.437 113.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 980 3.2e-05 1024 230 1520 476160 65.9602 26.4868 657.517 825.065 1575.25 1575.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 0.001024 2048 220 440 16560 1.46432 10.1618 100.156 111.822 111.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 980 3.2e-05 1024 230 1520 471040 66.4472 27.3654 631.039 824.576 1549.65 1549.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 0.001024 2048 220 440 16320 1.45123 9.78973 99.6897 110.974 111.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 980 3.2e-05 1024 230 1520 479232 66.5527 26.7464 1076.15 832.379 2002.05 2002.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 0.001024 2048 220 440 16800 1.47264 16.384 101.417 119.32 119.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 980 3.2e-05 1024 230 1520 466944 67.1663 26.4472 755.365 825.06 1674.26 1674.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 0.001024 2048 220 440 16704 1.47584 11.8391 101.466 114.823 114.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 980 3.2e-05 1024 230 1520 460800 66.7094 26.6304 616.993 816.18 1526.74 1526.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 0.001024 2048 220 440 16416 1.45914 9.73549 99.8551 111.095 111.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 980 3.2e-05 1024 230 1520 466944 67.2655 26.4615 586.903 824.515 1505.37 1505.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 0.001024 2048 220 440 16512 1.4807 8.65859 101.411 111.594 111.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 980 3.2e-05 1024 230 1520 480000 66.7893 26.9932 1131.49 833.528 2059.03 2059.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 0.001024 2048 220 440 16800 1.47232 16.9144 101.479 119.908 119.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 980 3.2e-05 1024 230 1520 473600 66.3706 26.5146 761.27 824.173 1678.56 1678.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 0.001024 2048 220 440 16600 1.46237 11.6011 100.102 113.208 113.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 980 3.2e-05 1024 230 1520 460800 68.3915 26.5321 640.437 824.205 1559.8 1559.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 0.001024 2048 220 440 16500 1.45869 9.88797 100.098 111.49 111.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 980 3.2e-05 1024 230 1520 460800 68.2781 26.4879 589.806 825.252 1510.04 1510.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 0.001024 2048 220 440 16400 1.47046 9.28762 100.151 110.953 111.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 980 3.2e-05 1024 230 1536 483328 66.8609 26.8944 934.484 845.839 1874.31 1874.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1220 0.001024 2048 220 432 16928 1.47443 13.9532 101.948 117.42 117.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 980 3.2e-05 1024 230 1536 479232 67.0789 26.8389 602.329 836.067 1532.54 1532.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1220 0.001024 2048 220 432 16896 1.47677 8.90867 101.508 111.936 111.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 980 3.2e-05 1024 230 1536 479232 66.5537 26.7469 498.368 832.995 1424.89 1425.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1220 0.001024 2048 220 432 16800 1.4679 7.41286 101.332 110.255 110.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 980 3.2e-05 1024 230 1536 483840 67.011 26.9578 911.473 837.829 1843.5 1843.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 0.001024 2048 220 432 16920 1.47859 13.0851 101.471 116.079 116.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 980 3.2e-05 1024 230 1536 481280 67.2506 26.9394 595.454 837.839 1527.72 1527.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1220 0.001024 2048 220 432 16880 1.46954 8.56067 101.479 111.557 111.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 980 3.2e-05 1024 230 1536 476160 67.7469 26.8836 484.881 834.462 1414.2 1414.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1220 0.001024 2048 220 432 16800 1.46736 7.30886 101.358 110.179 110.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 980 3.2e-05 1024 230 1536 482304 66.9137 26.9048 1288.69 837.128 2219.87 2220.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 0.001024 2048 220 432 16896 1.4688 18.709 101.47 121.694 121.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 980 3.2e-05 1024 230 1536 479232 66.5457 26.7416 799.448 832.52 1725.49 1725.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 0.001024 2048 220 432 16800 1.47046 11.8402 101.292 114.645 114.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 980 3.2e-05 1024 230 1536 470016 67.4753 26.6054 635.632 828.4 1558.34 1558.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 0.001024 2048 220 432 16704 1.46326 9.81725 100.115 111.439 111.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 980 3.2e-05 1024 230 1536 466944 67.186 26.4847 533.754 824.172 1451.83 1451.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1220 0.001024 2048 220 432 16704 1.4671 8.31741 101.29 111.12 111.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 980 3.2e-05 1024 230 1536 480256 67.371 26.9435 1188.08 837.064 2119.69 2119.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 0.001024 2048 220 432 16912 1.47312 17.3295 101.526 120.376 120.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 980 3.2e-05 1024 230 1536 480256 67.266 26.9137 748.834 837.323 1680.57 1680.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 0.001024 2048 220 432 16800 1.46682 11.0306 101.386 113.928 113.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 980 3.2e-05 1024 230 1536 473088 68.3753 26.9417 604.244 836.609 1536.39 1536.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 0.001024 2048 220 432 16800 1.47558 9.51091 101.487 112.517 112.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 980 3.2e-05 1024 230 1536 473088 66.5595 26.5277 545.017 827.071 1465.4 1465.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 0.001024 2048 220 432 16576 1.4607 8.1655 99.9846 109.654 109.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 980 3.2e-05 1024 230 1536 479232 67.0915 26.8388 1139.24 835.818 2069.22 2069.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 0.001024 2048 220 432 16896 1.47264 16.6076 101.51 119.633 119.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 980 3.2e-05 1024 230 1536 475136 67.8588 26.8432 726.842 835.754 1657.53 1657.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 0.001024 2048 220 432 16768 1.46749 10.9759 101.322 113.808 113.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 980 3.2e-05 1024 230 1536 466944 67.1589 26.4473 592.366 824.883 1511.08 1511.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 0.001024 2048 220 432 16704 1.47046 9.23034 101.329 112.073 112.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 980 3.2e-05 1024 230 1536 475136 67.8974 26.8411 531.433 836.053 1462.45 1462.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 0.001024 2048 220 432 16640 1.46531 8.12912 101.337 110.976 111.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 980 3.2e-05 1024 230 1536 479232 67.1157 26.88 1101.65 834.411 2030.29 2030.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 0.001024 2048 220 432 16848 1.47056 16.2796 101.36 119.155 119.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 980 3.2e-05 1024 230 1536 470016 67.4386 26.5957 759.718 828.109 1682.09 1682.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 0.001024 2048 220 432 16704 1.46483 11.4452 100.099 113.055 113.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 980 3.2e-05 1024 230 1536 470016 68.5492 26.882 644.993 834.602 1575.24 1575.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 0.001024 2048 220 432 16632 1.46288 10.0004 100.106 111.614 111.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 980 3.2e-05 1024 230 1536 460800 66.7252 26.2492 633.126 816.848 1543.17 1543.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 0.001024 2048 220 432 16416 1.46038 9.54787 99.7696 110.821 110.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 980 3.2e-05 1024 230 1536 481280 67.2233 26.9349 1091.83 837.673 2023.89 2024.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 0.001024 2048 220 432 16880 1.47866 16.2676 101.457 119.248 119.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 980 3.2e-05 1024 230 1536 481280 67.1301 26.9075 789.555 846.182 1730.01 1730.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 0.001024 2048 220 432 16800 1.47245 11.307 101.956 114.779 114.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 980 3.2e-05 1024 230 1536 460800 68.2511 26.4872 627.788 824.353 1547.11 1547.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 0.001024 2048 220 432 16560 1.46022 9.82666 99.9879 111.319 111.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 980 3.2e-05 1024 230 1536 471040 66.4966 26.4643 599.565 824.578 1517.34 1517.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 0.001024 2048 220 432 16640 1.47597 8.75315 101.464 111.737 111.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 980 3.2e-05 1024 230 1550 481280 67.1893 26.8984 972.235 837.929 1904.47 1904.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1220 0.001024 2048 220 450 16832 1.48227 14.8082 101.494 117.827 117.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 980 3.2e-05 1024 230 1550 479232 67.0636 26.8349 629.389 834.893 1558.4 1558.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1220 0.001024 2048 220 450 16768 1.47146 9.60515 101.397 112.519 112.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 980 3.2e-05 1024 230 1550 473088 67.5127 26.7448 511.049 833.186 1438.72 1438.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1220 0.001024 2048 220 450 16704 1.46765 8.13021 101.366 111.004 111.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 980 3.2e-05 1024 230 1550 481280 67.3892 26.9615 921.925 837.6 1854.12 1854.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 0.001024 2048 220 450 16840 1.4807 13.7012 101.525 116.752 116.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 980 3.2e-05 1024 230 1550 481280 67.2143 26.9335 593.165 837.865 1525.4 1525.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1220 0.001024 2048 220 450 16800 1.4807 8.8649 101.533 111.92 111.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 980 3.2e-05 1024 230 1550 476160 67.6941 27.009 491.825 835.261 1422.01 1422.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1220 0.001024 2048 220 450 16680 1.47158 7.6409 101.364 110.519 110.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 980 3.2e-05 1024 230 1550 481280 67.1463 26.9005 427.087 838.091 1359.45 1359.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1220 0.001024 2048 220 450 16640 1.46646 6.4449 101.329 109.286 109.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 980 3.2e-05 1024 230 1550 479232 67.3936 26.9145 1269.31 837.059 2200.91 2201.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 0.001024 2048 220 450 16800 1.47421 19.0144 101.488 122.021 122.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 980 3.2e-05 1024 230 1550 473088 67.5493 26.7406 775.113 832.367 1702 1702.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 0.001024 2048 220 450 16704 1.472 12.0355 101.319 114.868 114.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 980 3.2e-05 1024 230 1550 470016 67.4742 26.5953 628.435 828.913 1551.64 1551.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 0.001024 2048 220 450 16704 1.47376 9.88176 101.489 112.888 112.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 980 3.2e-05 1024 230 1550 466944 67.1902 26.4494 532.667 824.867 1451.4 1451.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1220 0.001024 2048 220 450 16512 1.46554 8.50355 100.049 110.062 110.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 980 3.2e-05 1024 230 1550 480256 67.332 26.9348 1172.56 836.988 2104.03 2104.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 0.001024 2048 220 450 16800 1.47366 17.5964 101.503 120.615 120.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 980 3.2e-05 1024 230 1550 480256 67.2485 26.9175 741.883 837.16 1673.44 1673.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 0.001024 2048 220 450 16688 1.47043 11.3078 101.356 114.179 114.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 980 3.2e-05 1024 230 1550 473088 68.3654 26.9355 596.821 837.419 1529.77 1529.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 0.001024 2048 220 450 16632 1.47517 9.67987 101.365 112.564 112.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 980 3.2e-05 1024 230 1550 473088 66.5652 26.5298 537.891 827.274 1458.49 1458.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 0.001024 2048 220 450 16576 1.47251 8.22682 101.321 111.064 111.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 980 3.2e-05 1024 230 1550 479232 67.0776 26.8392 1144.73 835.096 2073.96 2074.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 0.001024 2048 220 450 16768 1.47155 17.1149 101.405 120.034 120.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 980 3.2e-05 1024 230 1550 475136 67.8828 26.8452 733.732 835.957 1664.65 1664.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 0.001024 2048 220 450 16640 1.46515 11.4483 100.227 113.185 113.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 980 3.2e-05 1024 230 1550 466944 67.1916 26.4577 607.109 824.394 1525.39 1525.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 0.001024 2048 220 450 16512 1.46163 9.69318 100.018 111.219 111.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 980 3.2e-05 1024 230 1550 475136 67.9121 26.8739 544.88 836.056 1475.95 1476.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 0.001024 2048 220 450 16384 1.45802 8.64669 99.8842 110.032 110.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 980 3.2e-05 1024 230 1550 479232 67.1257 26.8801 1166.18 835.005 2095.42 2095.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 0.001024 2048 220 450 16776 1.47478 17.5329 101.485 120.538 120.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 980 3.2e-05 1024 230 1550 470016 67.462 26.6052 815.71 828.269 1738.28 1738.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 0.001024 2048 220 450 16704 1.47664 12.6864 101.445 115.654 115.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 980 3.2e-05 1024 230 1550 470016 68.548 26.8922 675.563 834.604 1605.84 1606.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 0.001024 2048 220 450 16632 1.47619 10.636 101.446 113.603 113.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 980 3.2e-05 1024 230 1550 460800 66.7158 26.2505 628.486 816.282 1537.96 1538.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 0.001024 2048 220 450 16416 1.45837 9.88243 100.014 111.398 111.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 980 3.2e-05 1024 230 1550 460800 70.0088 26.8946 576.604 834.759 1508.5 1508.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 0.001024 2048 220 450 16200 1.45187 8.67123 99.6254 109.793 109.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 980 3.2e-05 1024 230 1550 481280 67.2204 26.9387 1140.15 838.659 2073.19 2073.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 0.001024 2048 220 450 16800 1.47834 16.9098 101.583 120.012 120.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 980 3.2e-05 1024 230 1550 481280 67.1368 26.9073 786.258 838.693 1719.22 1719.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 0.001024 2048 220 450 16640 1.46787 11.561 101.365 114.435 114.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 980 3.2e-05 1024 230 1550 460800 68.234 26.4944 638.566 824.337 1557.87 1558.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 0.001024 2048 220 450 16560 1.46531 10.3001 101.319 113.128 113.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 980 3.2e-05 1024 230 1550 471040 66.4757 26.4594 604.261 825.029 1522.45 1522.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 0.001024 2048 220 450 16320 1.46502 9.0831 99.8775 110.472 110.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 980 3.2e-05 1024 230 1550 460800 68.2973 26.5443 566.378 824.46 1485.91 1486.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 0.001024 2048 220 450 16400 1.46666 9.2969 101.313 112.122 112.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 980 3.2e-05 1024 230 1560 485376 66.6204 26.8984 921.47 838.59 1853.8 1853.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1220 0.001024 2048 220 420 17024 1.47866 12.702 101.58 115.804 115.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 980 3.2e-05 1024 230 1560 483328 66.5597 26.8314 604.143 835.798 1533.55 1533.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1220 0.001024 2048 220 420 16960 1.47062 8.49626 101.488 111.498 111.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 980 3.2e-05 1024 230 1560 479232 66.5604 26.7366 488.406 832.535 1414.46 1414.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1220 0.001024 2048 220 420 16896 1.47046 7.26003 101.371 110.146 110.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 980 3.2e-05 1024 230 1560 483328 66.5532 26.8472 426.298 835.719 1355.64 1355.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1220 0.001024 2048 220 420 16896 1.47728 6.16851 101.486 109.176 109.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 980 3.2e-05 1024 230 1560 486400 66.6166 26.9508 1297.17 837.742 2228.7 2228.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 0.001024 2048 220 420 17000 1.47776 17.8715 101.487 120.878 120.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 980 3.2e-05 1024 230 1560 486400 66.5557 26.9332 801.959 837.927 1733.6 1733.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1220 0.001024 2048 220 420 16960 1.47242 11.0471 101.495 114.057 114.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 980 3.2e-05 1024 230 1560 483840 66.6139 26.9032 652.148 835.059 1580.95 1581.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1220 0.001024 2048 220 420 16920 1.47258 9.28944 101.675 112.479 112.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 980 3.2e-05 1024 230 1560 481280 67.1389 26.8996 550.223 838.574 1483.06 1483.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1220 0.001024 2048 220 420 16800 1.47126 7.78813 101.321 110.625 110.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 980 3.2e-05 1024 230 1560 485376 66.5381 26.9114 1191.83 836.443 2121.94 2122.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 0.001024 2048 220 420 16992 1.47456 16.7273 101.49 119.735 119.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 980 3.2e-05 1024 230 1560 479232 66.5557 26.7426 737.299 832.241 1663.06 1663.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 0.001024 2048 220 420 16896 1.46752 10.8963 101.356 113.762 113.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 980 3.2e-05 1024 230 1560 479232 66.1222 26.5961 602.784 829.14 1524.88 1525.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 0.001024 2048 220 420 16848 1.47114 9.09651 101.415 112.026 112.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 980 3.2e-05 1024 230 1560 466944 67.2015 26.452 529.059 824.236 1447.18 1447.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 0.001024 2048 220 420 16704 1.46803 7.42461 100.055 108.992 109.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 980 3.2e-05 1024 230 1560 476160 65.9792 26.4866 469.366 825.043 1387.1 1387.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1220 0.001024 2048 220 420 16800 1.48173 7.21306 101.536 110.277 110.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 980 3.2e-05 1024 230 1560 483840 66.8748 26.9362 1126.4 837.241 2057.69 2057.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 0.001024 2048 220 420 16968 1.47046 15.8173 101.494 118.826 118.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 980 3.2e-05 1024 230 1560 480256 67.2533 26.9073 710.043 836.646 1641.08 1641.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 0.001024 2048 220 420 16912 1.48237 10.2235 101.455 113.205 113.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 980 3.2e-05 1024 230 1560 483840 66.8528 26.9364 600.844 836.605 1531.47 1531.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 0.001024 2048 220 420 16800 1.47066 8.87914 101.294 111.686 111.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 980 3.2e-05 1024 230 1560 473088 66.5751 26.5274 515.388 827.073 1435.79 1435.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 0.001024 2048 220 420 16800 1.48208 7.4711 101.452 110.449 110.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 980 3.2e-05 1024 230 1560 465920 66.4586 26.3356 449.753 818.301 1361.07 1361.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 0.001024 2048 220 420 16520 1.45251 7.192 99.8528 108.542 108.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 980 3.2e-05 1024 230 1560 483328 66.5744 26.839 1066.97 835.101 1995.71 1995.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 0.001024 2048 220 420 16960 1.47866 15.2843 101.446 118.254 118.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 980 3.2e-05 1024 230 1560 483328 66.5893 26.8452 715.199 835.898 1644.76 1644.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 0.001024 2048 220 420 16896 1.47587 10.3424 101.497 113.357 113.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 980 3.2e-05 1024 230 1560 466944 67.2018 26.4481 574.44 824.412 1492.73 1492.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 0.001024 2048 220 420 16704 1.46432 8.26794 100.057 109.832 109.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 980 3.2e-05 1024 230 1560 475136 67.8873 26.8397 535.646 835.467 1466.06 1466.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 0.001024 2048 220 420 16640 1.46483 7.8975 100.053 109.46 109.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 980 3.2e-05 1024 230 1560 471040 66.49 26.454 486.374 825.062 1404.6 1404.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 0.001024 2048 220 420 16640 1.47046 7.50099 101.317 110.331 110.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 980 3.2e-05 1024 230 1536 483328 66.889 26.8911 900.08 838.494 1832.59 1832.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1220 0.001024 2048 220 448 16832 1.47456 13.5746 101.505 116.597 116.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 980 3.2e-05 1024 230 1536 479232 67.0933 26.8923 574.467 835.707 1504.38 1504.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1220 0.001024 2048 220 448 16768 1.4729 8.55523 101.413 111.486 111.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 980 3.2e-05 1024 230 1536 479232 66.5541 26.7426 477.038 832.974 1403.53 1403.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1220 0.001024 2048 220 448 16704 1.46742 7.21827 101.329 110.057 110.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 980 3.2e-05 1024 230 1536 475136 67.8561 26.8431 407.784 835.877 1338.59 1338.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1220 0.001024 2048 220 448 16640 1.47456 6.41229 100.194 108.123 108.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 980 3.2e-05 1024 230 1536 481280 67.3408 26.957 1218.99 838.599 2152.11 2152.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 0.001024 2048 220 448 16840 1.47674 18.2784 101.548 121.347 121.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 980 3.2e-05 1024 230 1536 481280 67.2206 26.942 747.809 838.004 1680.2 1680.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1220 0.001024 2048 220 448 16800 1.47306 11.3478 101.507 114.372 114.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 980 3.2e-05 1024 230 1536 476160 67.726 26.886 608.259 834.612 1537.71 1537.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1220 0.001024 2048 220 448 16680 1.47251 9.32102 101.29 112.126 112.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 980 3.2e-05 1024 230 1536 481280 67.1372 26.9019 528.1 837.985 1460.35 1460.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1220 0.001024 2048 220 448 16640 1.47712 8.03091 101.288 110.841 110.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 980 3.2e-05 1024 230 1536 460800 68.3461 29.0652 463.238 824.269 1385.14 1385.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1220 0.001024 2048 220 448 16600 1.47437 7.41917 101.289 110.225 110.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 980 3.2e-05 1024 230 1536 482304 66.9126 26.9087 1134.53 836.243 2064.81 2064.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 0.001024 2048 220 448 16800 1.47098 17.1704 101.409 120.094 120.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 980 3.2e-05 1024 230 1536 479232 66.5292 26.7404 705.693 833.079 1632.27 1632.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 0.001024 2048 220 448 16704 1.47344 10.6596 101.334 113.513 113.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 980 3.2e-05 1024 230 1536 470016 67.4775 26.5994 564.273 828.456 1487.03 1487.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 0.001024 2048 220 448 16704 1.47462 8.61027 101.418 111.547 111.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 980 3.2e-05 1024 230 1536 466944 67.1883 26.4475 497.899 825.076 1416.84 1417.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 0.001024 2048 220 448 16512 1.45901 7.46906 100.028 109.001 109.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 980 3.2e-05 1024 230 1536 460800 68.2531 26.4961 432.83 824.348 1352.15 1352.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1220 0.001024 2048 220 448 16560 1.46906 7.3833 101.289 110.187 110.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 980 3.2e-05 1024 230 1536 480256 67.3562 26.9372 1052.4 836.47 1983.39 1983.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 0.001024 2048 220 448 16800 1.47661 15.6661 101.434 118.621 118.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 980 3.2e-05 1024 230 1536 480256 67.2503 26.9074 666.778 836.68 1597.84 1598.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 0.001024 2048 220 448 16688 1.46621 10.4161 101.289 113.215 113.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 980 3.2e-05 1024 230 1536 473088 68.3863 26.9307 557.065 837.214 1489.83 1490
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 0.001024 2048 220 448 16632 1.46637 9.01939 101.325 111.855 111.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 980 3.2e-05 1024 230 1536 473088 66.5703 26.5256 489.976 827.889 1411.19 1411.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 0.001024 2048 220 448 16576 1.46966 7.6752 101.335 110.521 110.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 980 3.2e-05 1024 230 1536 465920 66.4601 26.3375 428.804 818.214 1340.05 1340.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 0.001024 2048 220 448 16520 1.47251 7.35277 101.335 110.204 110.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 980 3.2e-05 1024 230 1536 479232 67.0943 26.8387 1035.2 835.073 1964.44 1964.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 0.001024 2048 220 448 16768 1.4775 15.588 101.376 118.486 118.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 980 3.2e-05 1024 230 1536 475136 67.8615 26.837 682.828 835.904 1613.65 1613.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 0.001024 2048 220 448 16640 1.4697 10.7027 100.195 112.409 112.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 980 3.2e-05 1024 230 1536 466944 67.185 26.4569 554.978 824.073 1472.92 1473.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 0.001024 2048 220 448 16512 1.46381 8.60365 99.9721 110.082 110.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 980 3.2e-05 1024 230 1536 475136 67.8869 26.8465 515.085 836.134 1446.18 1446.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 0.001024 2048 220 448 16384 1.45408 8.1408 99.8514 109.49 109.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 980 3.2e-05 1024 230 1536 471040 66.4911 26.4571 472.443 824.285 1389.9 1390.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 0.001024 2048 220 448 16320 1.4609 7.82218 99.8057 109.132 109.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 980 3.2e-05 1024 230 1536 466944 67.2573 26.4658 440.711 824.651 1359.32 1359.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 0.001024 2048 220 448 16128 1.45078 7.58173 99.4796 108.556 108.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 980 3.2e-05 1024 230 1536 480256 67.4325 27.1647 906.808 837.557 1839.2 1839.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1220 0.001024 2048 220 512 16496 1.47648 25.2518 101.517 128.288 128.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 980 3.2e-05 1024 230 1536 479232 67.4621 26.9757 1034.46 838.58 1967.7 1967.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1220 0.001024 2048 220 512 16480 1.4833 17.1993 101.577 120.303 120.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 980 3.2e-05 1024 230 1536 475136 67.8676 26.8433 664.52 835.108 1594.57 1594.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1220 0.001024 2048 220 512 16448 1.47562 11.4152 101.527 114.46 114.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 980 3.2e-05 1024 230 1536 473088 67.5234 26.7578 537.126 832.166 1463.81 1463.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1220 0.001024 2048 220 512 16416 1.47306 9.6727 101.514 112.703 112.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 980 3.2e-05 1024 230 1536 475136 67.8873 26.9687 482.282 835.884 1413.25 1413.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1220 0.001024 2048 220 512 16384 1.47456 8.2944 101.572 111.385 111.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 980 3.2e-05 1024 230 1536 471040 68.7479 26.8997 439.074 838.577 1373.53 1373.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1220 0.001024 2048 220 512 16320 1.4807 7.18714 101.485 110.196 110.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 980 3.2e-05 1024 230 1536 466944 67.201 26.4545 402.236 824.967 1321.08 1321.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1220 0.001024 2048 220 512 16320 1.47526 6.61299 101.572 109.705 109.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 980 3.2e-05 1024 230 1536 458752 68.7509 26.6208 373.056 827.892 1296.54 1296.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1220 0.001024 2048 220 512 16128 1.46525 7.21062 100.088 108.807 108.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 980 3.2e-05 1024 230 1536 475136 67.8923 26.8452 366.597 835.346 1296.91 1297.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1220 0.001024 2048 220 512 16128 1.46586 6.24688 100.13 107.89 107.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 980 3.2e-05 1024 230 1560 473088 66.575 26.5318 347.467 827.073 1267.87 1268.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1220 0.001024 2048 220 420 16800 1.47904 21.6699 101.451 124.643 124.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 980 3.2e-05 1024 230 1536 473088 66.5797 26.5257 337.07 827.839 1258.24 1258.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1220 0.001024 2048 220 448 16576 1.47456 22.0434 101.338 124.9 124.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 980 3.2e-05 1024 230 1550 465920 66.4542 26.3373 342.384 818.21 1253.62 1253.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1220 0.001024 2048 220 450 16520 1.46733 22.5858 101.364 125.461 125.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 980 3.2e-05 1024 230 1536 465920 66.4631 26.3346 337.549 818.316 1248.88 1249.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1220 0.001024 2048 220 432 16520 1.46022 21.461 100.031 122.998 123.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 980 3.2e-05 1024 230 1504 483328 66.601 26.8436 391.864 835.784 1321.31 1321.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1220 0.001024 2048 220 416 16896 1.47504 20.6185 101.429 123.566 123.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 980 3.2e-05 1024 230 1504 460800 68.2084 26.4558 571.783 825.289 1491.96 1492.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1220 0.001024 2048 220 416 16320 1.45526 30.3941 99.7703 131.663 131.717
