==20454== Cachegrind, a cache and branch-prediction profiler
==20454== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20454== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20454== Command: ./srr-large
==20454== 
--20454-- warning: L3 cache found, using its data for the LL simulation.
--20454-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20454-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20454== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20454== (see section Limitations in user manual)
==20454== NOTE: further instances of this message will not be shown
==20454== 
==20454== I   refs:      919,217,731,559
==20454== I1  misses:              2,372
==20454== LLi misses:              1,679
==20454== I1  miss rate:            0.00%
==20454== LLi miss rate:            0.00%
==20454== 
==20454== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20454== D1  misses:     10,744,690,175  ( 10,597,836,630 rd   +     146,853,545 wr)
==20454== LLd misses:            816,213  (        260,553 rd   +         555,660 wr)
==20454== D1  miss rate:             3.0% (            4.4%     +             0.1%  )
==20454== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20454== 
==20454== LL refs:        10,744,692,547  ( 10,597,839,002 rd   +     146,853,545 wr)
==20454== LL misses:             817,892  (        262,232 rd   +         555,660 wr)
==20454== LL miss rate:              0.0% (            0.0%     +             0.0%  )
