Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /media/burak/XilinxSSD/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0951d874d97949f187c062cbccc3d326 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot histogram_equalizer_tb_behav xil_defaultlib.histogram_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.histogram_equalizer
Compiling module xil_defaultlib.histogram_equalizer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot histogram_equalizer_tb_behav
