// SPDX-License-Identifier: (GPL-2.0+ or MIT)
/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * Copyright (c) 2023 rengaomin@allwinnertech.com
 */

#ifndef _DT_BINDINGS_RESET_SUN8IW21_H_
#define _DT_BINDINGS_RESET_SUN8IW21_H_

#define RST_MBUS		0
#define RST_BUS_DE		1
#define RST_BUS_G2D		2
#define RST_BUS_CE_SY		3
#define RST_BUS_CE		4
#define RST_BUS_VE		5
#define RST_BUS_NPU		6
#define RST_BUS_DMA		7
#define RST_BUS_MSGBOX1		8
#define RST_BUS_MSGBOX0		9
#define RST_BUS_SPINLOCK	10
#define RST_BUS_HSTIME		11
#define RST_BUS_DBGSY		12
#define RST_BUS_PWM		13
#define RST_BUS_DRAM		14
#define RST_BUS_SMHC2		15
#define RST_BUS_SMHC1		16
#define RST_BUS_SMHC0		17
#define RST_BUS_UART3		18
#define RST_BUS_UART2		19
#define RST_BUS_UART1		20
#define RST_BUS_UART0		21
#define RST_BUS_TWI4		22
#define RST_BUS_TWI3		23
#define RST_BUS_TWI2		24
#define RST_BUS_TWI1		25
#define RST_BUS_TWI0		26
#define RST_BUS_SPIF		27
#define RST_BUS_SPI3		28
#define RST_BUS_SPI2		29
#define RST_BUS_SPI1		30
#define RST_BUS_SPI0		31
#define RST_BUS_GMAC		32
#define RST_BUS_GPADC		33
#define RST_BUS_TH		34
#define RST_BUS_I2S1		35
#define RST_BUS_I2S0		36
#define RST_BUS_DMIC		37
#define RST_BUS_AUDIO_CODEC	38
#define RST_USB_PHY0_RSTN	39
#define RST_USB_OTG0		40
#define RST_USB_EHCI0		41
#define RST_USB_OHCI0		42
#define RST_BUS_DPSS_TOP	43
#define RST_BUS_DSI		44
#define RST_BUS_TCONLCD		45
#define RST_BUS_CSI		46
#define RST_BUS_WIEGAND		47
#define RST_BUS_RISCV_CFG	48

#endif /* _DT_BINDINGS_RESET_SUN8IW21_H_ */
