Timing Analyzer report for pwmsin
Thu Apr 27 16:44:23 2006
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                                                          ; To                                                                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.500 ns    ; address[2]                                                                                    ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ;            ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.730 ns   ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[1]                                                                                          ; clock      ;          ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.223 ns   ; address[0]                                                                                    ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ;            ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                                                               ;                                                                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                       ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                            ; To Clock ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.500 ns   ; address[2] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 5.291 ns   ; address[5] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; clock    ;
; N/A   ; None         ; 4.967 ns   ; address[6] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; clock    ;
; N/A   ; None         ; 4.966 ns   ; address[1] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 4.665 ns   ; address[4] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 4.396 ns   ; address[3] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 4.371 ns   ; address[0] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                          ; To   ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 12.730 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; q[1] ; clock      ;
; N/A   ; None         ; 12.730 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; q[1] ; clock      ;
; N/A   ; None         ; 12.730 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; q[1] ; clock      ;
; N/A   ; None         ; 12.730 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; q[1] ; clock      ;
; N/A   ; None         ; 12.730 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; q[1] ; clock      ;
; N/A   ; None         ; 12.730 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; q[1] ; clock      ;
; N/A   ; None         ; 12.730 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[1] ; clock      ;
; N/A   ; None         ; 12.726 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; q[9] ; clock      ;
; N/A   ; None         ; 12.726 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; q[9] ; clock      ;
; N/A   ; None         ; 12.726 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; q[9] ; clock      ;
; N/A   ; None         ; 12.726 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; q[9] ; clock      ;
; N/A   ; None         ; 12.726 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; q[9] ; clock      ;
; N/A   ; None         ; 12.726 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; q[9] ; clock      ;
; N/A   ; None         ; 12.726 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[9] ; clock      ;
; N/A   ; None         ; 12.722 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; q[5] ; clock      ;
; N/A   ; None         ; 12.722 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; q[5] ; clock      ;
; N/A   ; None         ; 12.722 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; q[5] ; clock      ;
; N/A   ; None         ; 12.722 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; q[5] ; clock      ;
; N/A   ; None         ; 12.722 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; q[5] ; clock      ;
; N/A   ; None         ; 12.722 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; q[5] ; clock      ;
; N/A   ; None         ; 12.722 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[5] ; clock      ;
; N/A   ; None         ; 12.415 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; q[7] ; clock      ;
; N/A   ; None         ; 12.415 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; q[7] ; clock      ;
; N/A   ; None         ; 12.415 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; q[7] ; clock      ;
; N/A   ; None         ; 12.415 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; q[7] ; clock      ;
; N/A   ; None         ; 12.415 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; q[7] ; clock      ;
; N/A   ; None         ; 12.415 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; q[7] ; clock      ;
; N/A   ; None         ; 12.415 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[7] ; clock      ;
; N/A   ; None         ; 12.408 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; q[3] ; clock      ;
; N/A   ; None         ; 12.408 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; q[3] ; clock      ;
; N/A   ; None         ; 12.408 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; q[3] ; clock      ;
; N/A   ; None         ; 12.408 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; q[3] ; clock      ;
; N/A   ; None         ; 12.408 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; q[3] ; clock      ;
; N/A   ; None         ; 12.408 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; q[3] ; clock      ;
; N/A   ; None         ; 12.408 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[3] ; clock      ;
; N/A   ; None         ; 12.402 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; q[6] ; clock      ;
; N/A   ; None         ; 12.402 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; q[6] ; clock      ;
; N/A   ; None         ; 12.402 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; q[6] ; clock      ;
; N/A   ; None         ; 12.402 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; q[6] ; clock      ;
; N/A   ; None         ; 12.402 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; q[6] ; clock      ;
; N/A   ; None         ; 12.402 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; q[6] ; clock      ;
; N/A   ; None         ; 12.402 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[6] ; clock      ;
; N/A   ; None         ; 12.111 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; q[4] ; clock      ;
; N/A   ; None         ; 12.111 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; q[4] ; clock      ;
; N/A   ; None         ; 12.111 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; q[4] ; clock      ;
; N/A   ; None         ; 12.111 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; q[4] ; clock      ;
; N/A   ; None         ; 12.111 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; q[4] ; clock      ;
; N/A   ; None         ; 12.111 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; q[4] ; clock      ;
; N/A   ; None         ; 12.111 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[4] ; clock      ;
; N/A   ; None         ; 11.769 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; q[2] ; clock      ;
; N/A   ; None         ; 11.769 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; q[2] ; clock      ;
; N/A   ; None         ; 11.769 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; q[2] ; clock      ;
; N/A   ; None         ; 11.769 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; q[2] ; clock      ;
; N/A   ; None         ; 11.769 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; q[2] ; clock      ;
; N/A   ; None         ; 11.769 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; q[2] ; clock      ;
; N/A   ; None         ; 11.769 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[2] ; clock      ;
; N/A   ; None         ; 11.757 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; q[0] ; clock      ;
; N/A   ; None         ; 11.757 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; q[0] ; clock      ;
; N/A   ; None         ; 11.757 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; q[0] ; clock      ;
; N/A   ; None         ; 11.757 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; q[0] ; clock      ;
; N/A   ; None         ; 11.757 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; q[0] ; clock      ;
; N/A   ; None         ; 11.757 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; q[0] ; clock      ;
; N/A   ; None         ; 11.757 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[0] ; clock      ;
; N/A   ; None         ; 11.753 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; q[8] ; clock      ;
; N/A   ; None         ; 11.753 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; q[8] ; clock      ;
; N/A   ; None         ; 11.753 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; q[8] ; clock      ;
; N/A   ; None         ; 11.753 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; q[8] ; clock      ;
; N/A   ; None         ; 11.753 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; q[8] ; clock      ;
; N/A   ; None         ; 11.753 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; q[8] ; clock      ;
; N/A   ; None         ; 11.753 ns  ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; q[8] ; clock      ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                              ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                            ; To Clock ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -4.223 ns ; address[0] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -4.248 ns ; address[3] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -4.517 ns ; address[4] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -4.818 ns ; address[1] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -4.819 ns ; address[6] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg6 ; clock    ;
; N/A           ; None        ; -5.143 ns ; address[5] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg5 ; clock    ;
; N/A           ; None        ; -5.352 ns ; address[2] ; altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Thu Apr 27 16:44:22 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pwmsin -c pwmsin --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for memory "altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2" (data pin = "address[2]", clock pin = "clock") is 5.500 ns
    Info: + Longest pin to memory delay is 8.604 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_213; Fanout = 1; PIN Node = 'address[2]'
        Info: 2: + IC(6.746 ns) + CELL(0.383 ns) = 8.604 ns; Loc. = M4K_X33_Y26; Fanout = 10; MEM Node = 'altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.858 ns ( 21.59 % )
        Info: Total interconnect delay = 6.746 ns ( 78.41 % )
    Info: + Micro setup delay of destination is 0.093 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 3.197 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(1.006 ns) + CELL(0.722 ns) = 3.197 ns; Loc. = M4K_X33_Y26; Fanout = 10; MEM Node = 'altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 2.191 ns ( 68.53 % )
        Info: Total interconnect delay = 1.006 ns ( 31.47 % )
Info: tco from clock "clock" to destination pin "q[1]" through memory "altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0" is 12.730 ns
    Info: + Longest clock path from clock "clock" to source memory is 3.197 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(1.006 ns) + CELL(0.722 ns) = 3.197 ns; Loc. = M4K_X33_Y26; Fanout = 10; MEM Node = 'altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 2.191 ns ( 68.53 % )
        Info: Total interconnect delay = 1.006 ns ( 31.47 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 8.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y26; Fanout = 10; MEM Node = 'altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X33_Y26; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|q_a[1]'
        Info: 3: + IC(2.467 ns) + CELL(2.108 ns) = 8.883 ns; Loc. = PIN_188; Fanout = 0; PIN Node = 'q[1]'
        Info: Total cell delay = 6.416 ns ( 72.23 % )
        Info: Total interconnect delay = 2.467 ns ( 27.77 % )
Info: th for memory "altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "address[0]", clock pin = "clock") is -4.223 ns
    Info: + Longest clock path from clock "clock" to destination memory is 3.197 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(1.006 ns) + CELL(0.722 ns) = 3.197 ns; Loc. = M4K_X33_Y26; Fanout = 10; MEM Node = 'altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 2.191 ns ( 68.53 % )
        Info: Total interconnect delay = 1.006 ns ( 31.47 % )
    Info: + Micro hold delay of destination is 0.055 ns
    Info: - Shortest pin to memory delay is 7.475 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_202; Fanout = 1; PIN Node = 'address[0]'
        Info: 2: + IC(5.617 ns) + CELL(0.383 ns) = 7.475 ns; Loc. = M4K_X33_Y26; Fanout = 10; MEM Node = 'altsyncram:altsyncram_component|altsyncram_d6s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.858 ns ( 24.86 % )
        Info: Total interconnect delay = 5.617 ns ( 75.14 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Thu Apr 27 16:44:23 2006
    Info: Elapsed time: 00:00:01


