Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab8/shift_reg_8b_test_isim_beh.exe" -prj "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab8/shift_reg_8b_test_beh.prj" "work.shift_reg_8b_test" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab8/shift_reg_8b.v" into library work
WARNING:HDLCompiler:751 - "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab8/shift_reg_8b.v" Line 12: Redeclaration of ansi port Q is not allowed
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab8/shift_reg_8b_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95496 KB
Fuse CPU Usage: 470 ms
Compiling module shift_reg_8b
Compiling module shift_reg_8b_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab8/shift_reg_8b_test_isim_beh.exe
Fuse Memory Usage: 524588 KB
Fuse CPU Usage: 480 ms
GCC CPU Usage: 170 ms
