// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W (
      
    address0, ce0,
    d0, we0, 
    
      
    address1, ce1,
    
    q1, 
    
    reset, clk);

parameter DataWidth = 8;
parameter AddressWidth = 7;
parameter AddressRange = 128;
 
input[AddressWidth-1:0] address0;
input ce0;
input[DataWidth-1:0] d0;
input we0; 

 
input[AddressWidth-1:0] address1;
input ce1;

output wire[DataWidth-1:0] q1; 

input reset;
input clk;

(* ram_style = "auto"  *)reg [DataWidth-1:0] ram[0:AddressRange-1];
 
reg [DataWidth-1:0] q0_t0;
reg [DataWidth-1:0] q0_t1;  
reg [DataWidth-1:0] q1_t0;
reg [DataWidth-1:0] q1_t1; 



 

 
assign q1 = q1_t1;


always @(posedge clk)  
begin
 
  
 
    if (ce1) 
    begin
        q1_t1 <= q1_t0;
    end  
end 

 

always @(posedge clk)  
begin 
    if (ce0) begin
        if (we0) 
            ram[address0] <= d0; 
    end
end 



 
 



always @(posedge clk) 
begin 
    if (ce1) begin
        q1_t0 <= ram[address1];
    end
end 

 


endmodule

