Loading plugins phase: Elapsed time ==> 0s.131ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\ResearchDesign.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.960ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.102ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ResearchDesign.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\ResearchDesign.cyprj -dcpsoc3 ResearchDesign.v -verilog
======================================================================

======================================================================
Compiling:  ResearchDesign.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\ResearchDesign.cyprj -dcpsoc3 ResearchDesign.v -verilog
======================================================================

======================================================================
Compiling:  ResearchDesign.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\ResearchDesign.cyprj -dcpsoc3 -verilog ResearchDesign.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Mar 24 23:54:53 2020


======================================================================
Compiling:  ResearchDesign.v
Program  :   vpp
Options  :    -yv2 -q10 ResearchDesign.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Mar 24 23:54:53 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ResearchDesign.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ResearchDesign.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\ResearchDesign.cyprj -dcpsoc3 -verilog ResearchDesign.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Mar 24 23:54:53 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\codegentemp\ResearchDesign.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\codegentemp\ResearchDesign.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ResearchDesign.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\ResearchDesign.cyprj -dcpsoc3 -verilog ResearchDesign.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Mar 24 23:54:55 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\codegentemp\ResearchDesign.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\codegentemp\ResearchDesign.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_644
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_640
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	Net_147
	Net_145
	\PWM_2:Net_114\
	\Timer:Net_260\
	Net_660
	\Timer:Net_53\
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_cmode_0\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	\Timer:TimerUDB:ctrl_ic_1\
	\Timer:TimerUDB:ctrl_ic_0\
	Net_659
	\Timer:TimerUDB:zeros_3\
	\Timer:TimerUDB:zeros_2\
	\Timer:Net_102\
	\Timer:Net_266\
	Net_299
	Net_296
	\PWM_1:Net_114\
	Net_612
	Net_609
	\PWM_3:Net_114\
	Net_623
	Net_620
	\PWM_4:Net_114\
	\QuadDec_Motor2:Net_1129\
	\QuadDec_Motor2:Cnt16:Net_82\
	\QuadDec_Motor2:Cnt16:Net_95\
	\QuadDec_Motor2:Cnt16:Net_91\
	\QuadDec_Motor2:Cnt16:Net_102\
	\QuadDec_Motor2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Motor2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Motor2:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_Motor1:Net_1129\
	\QuadDec_Motor1:Cnt16:Net_82\
	\QuadDec_Motor1:Cnt16:Net_95\
	\QuadDec_Motor1:Cnt16:Net_91\
	\QuadDec_Motor1:Cnt16:Net_102\
	\QuadDec_Motor1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Motor1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Motor1:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_Motor4:Net_1129\
	\QuadDec_Motor4:Cnt16:Net_82\
	\QuadDec_Motor4:Cnt16:Net_95\
	\QuadDec_Motor4:Cnt16:Net_91\
	\QuadDec_Motor4:Cnt16:Net_102\
	\QuadDec_Motor4:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Motor4:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Motor4:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_Motor3:Net_1129\
	\QuadDec_Motor3:Cnt16:Net_82\
	\QuadDec_Motor3:Cnt16:Net_95\
	\QuadDec_Motor3:Cnt16:Net_91\
	\QuadDec_Motor3:Cnt16:Net_102\
	\QuadDec_Motor3:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Motor3:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Motor3:Cnt16:CounterUDB:ctrl_cmod_0\


Deleted 84 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_Encoder_2_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Encoder_2_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Pin_Encoder_2_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Pin_Encoder_2_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Pin_Encoder_2_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Pin_Encoder_2_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_Encoder_2_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing Net_625 to zero
Aliasing \PWM_2:Net_113\ to tmpOE__Pin_Encoder_2_net_0
Aliasing Net_108 to zero
Aliasing Net_716 to zero
Aliasing tmpOE__Pin_PWM_2_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing Net_163 to zero
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer:TimerUDB:trigger_enable\ to tmpOE__Pin_Encoder_2_net_0
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__Pin_Encoder_1_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing \PWM_1:Net_113\ to tmpOE__Pin_Encoder_2_net_0
Aliasing Net_452 to zero
Aliasing Net_723 to zero
Aliasing tmpOE__Pin_PWM_1_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing tmpOE__Pin_Encoder_3_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing tmpOE__Pin_Encoder_4_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing \PWM_3:Net_113\ to tmpOE__Pin_Encoder_2_net_0
Aliasing Net_319 to zero
Aliasing Net_614 to zero
Aliasing tmpOE__Pin_PWM_3_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing \PWM_4:Net_113\ to tmpOE__Pin_Encoder_2_net_0
Aliasing Net_347 to zero
Aliasing tmpOE__Pin_PWM_4_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing tmpOE__Pin_Encoder_2_2_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing \QuadDec_Motor2:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Motor2:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Motor2:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Motor2:Cnt16:CounterUDB:underflow\ to \QuadDec_Motor2:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Motor2:Cnt16:CounterUDB:tc_i\ to \QuadDec_Motor2:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Motor2:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Motor2:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Motor2:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Motor2:Net_1229\ to tmpOE__Pin_Encoder_2_net_0
Aliasing tmpOE__Pin_Encoder_1_2_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing \QuadDec_Motor1:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Motor1:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Motor1:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Motor1:Cnt16:CounterUDB:underflow\ to \QuadDec_Motor1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Motor1:Cnt16:CounterUDB:tc_i\ to \QuadDec_Motor1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Motor1:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Motor1:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Motor1:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Motor1:Net_1229\ to tmpOE__Pin_Encoder_2_net_0
Aliasing tmpOE__Pin_Encoder_4_2_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing \QuadDec_Motor4:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Motor4:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Motor4:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Motor4:Cnt16:CounterUDB:underflow\ to \QuadDec_Motor4:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Motor4:Cnt16:CounterUDB:tc_i\ to \QuadDec_Motor4:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Motor4:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Motor4:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Motor4:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Motor4:Net_1229\ to tmpOE__Pin_Encoder_2_net_0
Aliasing tmpOE__Pin_Encoder_3_2_net_0 to tmpOE__Pin_Encoder_2_net_0
Aliasing \QuadDec_Motor3:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Motor3:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Motor3:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Motor3:Cnt16:CounterUDB:underflow\ to \QuadDec_Motor3:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Motor3:Cnt16:CounterUDB:tc_i\ to \QuadDec_Motor3:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Motor3:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Motor3:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Motor3:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Motor3:Net_1229\ to tmpOE__Pin_Encoder_2_net_0
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \Timer:TimerUDB:capture_out_reg_i\\D\ to \Timer:TimerUDB:capt_fifo_load_int\
Aliasing \QuadDec_Motor2:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_Motor1:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_Motor4:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_Motor3:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[6] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:Net_61\[10] = \UART:Net_9\[9]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[14] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[15] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[16] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[17] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[18] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[19] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[20] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[21] = zero[2]
Removing Rhs of wire Net_638[28] = \UART:BUART:rx_interrupt_out\[29]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[33] = \UART:BUART:tx_bitclk_dp\[69]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[79] = \UART:BUART:tx_counter_dp\[70]
Removing Lhs of wire \UART:BUART:tx_status_6\[80] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[81] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[82] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[84] = \UART:BUART:tx_fifo_empty\[47]
Removing Lhs of wire \UART:BUART:tx_status_3\[86] = \UART:BUART:tx_fifo_notfull\[46]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[146] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[154] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[165]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[156] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[166]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[157] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[182]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[158] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[196]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[159] = \UART:BUART:sRX:s23Poll:MODIN1_1\[160]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[160] = \UART:BUART:pollcount_1\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[161] = \UART:BUART:sRX:s23Poll:MODIN1_0\[162]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[162] = \UART:BUART:pollcount_0\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[168] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[169] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[170] = \UART:BUART:pollcount_1\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[171] = \UART:BUART:pollcount_1\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[172] = \UART:BUART:pollcount_0\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[173] = \UART:BUART:pollcount_0\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[174] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[175] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[176] = \UART:BUART:pollcount_1\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[177] = \UART:BUART:pollcount_0\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[178] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[179] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[184] = \UART:BUART:pollcount_1\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[185] = \UART:BUART:pollcount_1\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[186] = \UART:BUART:pollcount_0\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[187] = \UART:BUART:pollcount_0\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[188] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[189] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[190] = \UART:BUART:pollcount_1\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[191] = \UART:BUART:pollcount_0\[155]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[192] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[193] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[200] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[201] = \UART:BUART:rx_parity_error_status\[202]
Removing Rhs of wire \UART:BUART:rx_status_3\[203] = \UART:BUART:rx_stop_bit_error\[204]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[214] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[263]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[218] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[219] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[220] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[221] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[222] = \UART:BUART:sRX:MODIN4_6\[223]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[223] = \UART:BUART:rx_count_6\[141]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[224] = \UART:BUART:sRX:MODIN4_5\[225]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[225] = \UART:BUART:rx_count_5\[142]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[226] = \UART:BUART:sRX:MODIN4_4\[227]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[227] = \UART:BUART:rx_count_4\[143]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[228] = \UART:BUART:sRX:MODIN4_3\[229]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[229] = \UART:BUART:rx_count_3\[144]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[230] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[231] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[232] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[233] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[234] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[235] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[236] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[237] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[238] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[239] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[240] = \UART:BUART:rx_count_6\[141]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[241] = \UART:BUART:rx_count_5\[142]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[242] = \UART:BUART:rx_count_4\[143]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[243] = \UART:BUART:rx_count_3\[144]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[244] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[245] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[246] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[247] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[248] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[249] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[250] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[265] = \UART:BUART:rx_postpoll\[100]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[266] = \UART:BUART:rx_parity_bit\[217]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[267] = \UART:BUART:rx_postpoll\[100]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[268] = \UART:BUART:rx_parity_bit\[217]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[269] = \UART:BUART:rx_postpoll\[100]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[270] = \UART:BUART:rx_parity_bit\[217]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[272] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[273] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[271]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[274] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[271]
Removing Lhs of wire tmpOE__Rx_1_net_0[296] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[301] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire Net_625[306] = zero[2]
Removing Lhs of wire \PWM_2:Net_107\[309] = zero[2]
Removing Lhs of wire \PWM_2:Net_113\[310] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire Net_108[311] = zero[2]
Removing Rhs of wire Net_153[315] = \PWM_2:Net_57\[313]
Removing Lhs of wire Net_716[318] = zero[2]
Removing Lhs of wire tmpOE__Pin_PWM_2_net_0[321] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire Net_163[328] = zero[2]
Removing Rhs of wire Net_649[330] = \Timer:Net_55\[331]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[347] = \Timer:TimerUDB:control_7\[339]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[349] = zero[2]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[358] = \Timer:TimerUDB:runmode_enable\[370]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[359] = \Timer:TimerUDB:hwEnable\[360]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[359] = \Timer:TimerUDB:control_7\[339]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[362] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[364] = \Timer:TimerUDB:status_tc\[361]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[369] = \Timer:TimerUDB:capt_fifo_load\[357]
Removing Lhs of wire \Timer:TimerUDB:status_6\[372] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_5\[373] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_4\[374] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_0\[375] = \Timer:TimerUDB:status_tc\[361]
Removing Lhs of wire \Timer:TimerUDB:status_1\[376] = \Timer:TimerUDB:capt_fifo_load\[357]
Removing Rhs of wire \Timer:TimerUDB:status_2\[377] = \Timer:TimerUDB:fifo_full\[378]
Removing Rhs of wire \Timer:TimerUDB:status_3\[379] = \Timer:TimerUDB:fifo_nempty\[380]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[382] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[383] = \Timer:TimerUDB:trig_reg\[371]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[384] = \Timer:TimerUDB:per_zero\[363]
Removing Lhs of wire tmpOE__Pin_Encoder_1_net_0[470] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \PWM_1:Net_107\[476] = zero[2]
Removing Lhs of wire \PWM_1:Net_113\[477] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire Net_452[478] = zero[2]
Removing Rhs of wire Net_305[482] = \PWM_1:Net_57\[480]
Removing Lhs of wire Net_723[485] = zero[2]
Removing Lhs of wire tmpOE__Pin_PWM_1_net_0[489] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire tmpOE__Pin_Encoder_3_net_0[495] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire tmpOE__Pin_Encoder_4_net_0[501] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \PWM_3:Net_107\[507] = zero[2]
Removing Lhs of wire \PWM_3:Net_113\[508] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire Net_319[509] = zero[2]
Removing Rhs of wire Net_595[513] = \PWM_3:Net_57\[511]
Removing Lhs of wire Net_614[516] = zero[2]
Removing Lhs of wire tmpOE__Pin_PWM_3_net_0[519] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \PWM_4:Net_107\[525] = zero[2]
Removing Lhs of wire \PWM_4:Net_113\[526] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire Net_347[527] = zero[2]
Removing Rhs of wire Net_629[531] = \PWM_4:Net_57\[529]
Removing Lhs of wire tmpOE__Pin_PWM_4_net_0[536] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire tmpOE__Pin_Encoder_2_2_net_0[542] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Rhs of wire \QuadDec_Motor2:Net_1275\[551] = \QuadDec_Motor2:Cnt16:Net_49\[552]
Removing Rhs of wire \QuadDec_Motor2:Net_1275\[551] = \QuadDec_Motor2:Cnt16:CounterUDB:tc_reg_i\[609]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:Net_89\[554] = \QuadDec_Motor2:Net_1251\[555]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:ctrl_capmode_1\[565] = zero[2]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:ctrl_capmode_0\[566] = zero[2]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:ctrl_enable\[578] = \QuadDec_Motor2:Cnt16:CounterUDB:control_7\[570]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:capt_rising\[580] = zero[2]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:capt_falling\[581] = \QuadDec_Motor2:Cnt16:CounterUDB:prevCapture\[579]
Removing Rhs of wire \QuadDec_Motor2:Net_1260\[585] = \QuadDec_Motor2:bQuadDec:state_2\[721]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:final_enable\[587] = \QuadDec_Motor2:Cnt16:CounterUDB:control_7\[570]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:counter_enable\[588] = \QuadDec_Motor2:Cnt16:CounterUDB:control_7\[570]
Removing Rhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:status_0\[589] = \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_status\[590]
Removing Rhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:status_1\[591] = \QuadDec_Motor2:Cnt16:CounterUDB:per_zero\[592]
Removing Rhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:status_2\[593] = \QuadDec_Motor2:Cnt16:CounterUDB:overflow_status\[594]
Removing Rhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:status_3\[595] = \QuadDec_Motor2:Cnt16:CounterUDB:underflow_status\[596]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:status_4\[597] = \QuadDec_Motor2:Cnt16:CounterUDB:hwCapture\[583]
Removing Rhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:status_5\[598] = \QuadDec_Motor2:Cnt16:CounterUDB:fifo_full\[599]
Removing Rhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:status_6\[600] = \QuadDec_Motor2:Cnt16:CounterUDB:fifo_nempty\[601]
Removing Rhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:overflow\[603] = \QuadDec_Motor2:Cnt16:CounterUDB:per_FF\[604]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:underflow\[605] = \QuadDec_Motor2:Cnt16:CounterUDB:status_1\[591]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:tc_i\[608] = \QuadDec_Motor2:Cnt16:CounterUDB:reload_tc\[586]
Removing Rhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_i\[610] = \QuadDec_Motor2:Cnt16:CounterUDB:cmp_equal\[611]
Removing Rhs of wire \QuadDec_Motor2:Net_1264\[614] = \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_reg_i\[613]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:dp_dir\[618] = \QuadDec_Motor2:Net_1251\[555]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:cs_addr_2\[619] = \QuadDec_Motor2:Net_1251\[555]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:cs_addr_1\[620] = \QuadDec_Motor2:Cnt16:CounterUDB:count_enable\[617]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:cs_addr_0\[621] = \QuadDec_Motor2:Cnt16:CounterUDB:reload\[584]
Removing Lhs of wire \QuadDec_Motor2:Net_1290\[698] = \QuadDec_Motor2:Net_1275\[551]
Removing Lhs of wire \QuadDec_Motor2:bQuadDec:index_filt\[719] = \QuadDec_Motor2:Net_1232\[720]
Removing Lhs of wire \QuadDec_Motor2:Net_1232\[720] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Rhs of wire \QuadDec_Motor2:bQuadDec:error\[722] = \QuadDec_Motor2:bQuadDec:state_3\[723]
Removing Lhs of wire \QuadDec_Motor2:bQuadDec:status_0\[726] = \QuadDec_Motor2:Net_530\[727]
Removing Lhs of wire \QuadDec_Motor2:bQuadDec:status_1\[728] = \QuadDec_Motor2:Net_611\[729]
Removing Lhs of wire \QuadDec_Motor2:bQuadDec:status_2\[730] = \QuadDec_Motor2:Net_1260\[585]
Removing Lhs of wire \QuadDec_Motor2:bQuadDec:status_3\[731] = \QuadDec_Motor2:bQuadDec:error\[722]
Removing Lhs of wire \QuadDec_Motor2:bQuadDec:status_4\[732] = zero[2]
Removing Lhs of wire \QuadDec_Motor2:bQuadDec:status_5\[733] = zero[2]
Removing Lhs of wire \QuadDec_Motor2:bQuadDec:status_6\[734] = zero[2]
Removing Lhs of wire \QuadDec_Motor2:Net_1229\[738] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \QuadDec_Motor2:Net_1272\[739] = \QuadDec_Motor2:Net_1264\[614]
Removing Lhs of wire tmpOE__Pin_Encoder_1_2_net_0[742] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Rhs of wire \QuadDec_Motor1:Net_1275\[751] = \QuadDec_Motor1:Cnt16:Net_49\[752]
Removing Rhs of wire \QuadDec_Motor1:Net_1275\[751] = \QuadDec_Motor1:Cnt16:CounterUDB:tc_reg_i\[808]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:Net_89\[754] = \QuadDec_Motor1:Net_1251\[755]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:ctrl_capmode_1\[764] = zero[2]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:ctrl_capmode_0\[765] = zero[2]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:ctrl_enable\[777] = \QuadDec_Motor1:Cnt16:CounterUDB:control_7\[769]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:capt_rising\[779] = zero[2]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:capt_falling\[780] = \QuadDec_Motor1:Cnt16:CounterUDB:prevCapture\[778]
Removing Rhs of wire \QuadDec_Motor1:Net_1260\[784] = \QuadDec_Motor1:bQuadDec:state_2\[920]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:final_enable\[786] = \QuadDec_Motor1:Cnt16:CounterUDB:control_7\[769]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:counter_enable\[787] = \QuadDec_Motor1:Cnt16:CounterUDB:control_7\[769]
Removing Rhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:status_0\[788] = \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_status\[789]
Removing Rhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:status_1\[790] = \QuadDec_Motor1:Cnt16:CounterUDB:per_zero\[791]
Removing Rhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:status_2\[792] = \QuadDec_Motor1:Cnt16:CounterUDB:overflow_status\[793]
Removing Rhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:status_3\[794] = \QuadDec_Motor1:Cnt16:CounterUDB:underflow_status\[795]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:status_4\[796] = \QuadDec_Motor1:Cnt16:CounterUDB:hwCapture\[782]
Removing Rhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:status_5\[797] = \QuadDec_Motor1:Cnt16:CounterUDB:fifo_full\[798]
Removing Rhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:status_6\[799] = \QuadDec_Motor1:Cnt16:CounterUDB:fifo_nempty\[800]
Removing Rhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:overflow\[802] = \QuadDec_Motor1:Cnt16:CounterUDB:per_FF\[803]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:underflow\[804] = \QuadDec_Motor1:Cnt16:CounterUDB:status_1\[790]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:tc_i\[807] = \QuadDec_Motor1:Cnt16:CounterUDB:reload_tc\[785]
Removing Rhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_i\[809] = \QuadDec_Motor1:Cnt16:CounterUDB:cmp_equal\[810]
Removing Rhs of wire \QuadDec_Motor1:Net_1264\[813] = \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_reg_i\[812]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:dp_dir\[817] = \QuadDec_Motor1:Net_1251\[755]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:cs_addr_2\[818] = \QuadDec_Motor1:Net_1251\[755]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:cs_addr_1\[819] = \QuadDec_Motor1:Cnt16:CounterUDB:count_enable\[816]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:cs_addr_0\[820] = \QuadDec_Motor1:Cnt16:CounterUDB:reload\[783]
Removing Lhs of wire \QuadDec_Motor1:Net_1290\[897] = \QuadDec_Motor1:Net_1275\[751]
Removing Lhs of wire \QuadDec_Motor1:bQuadDec:index_filt\[918] = \QuadDec_Motor1:Net_1232\[919]
Removing Lhs of wire \QuadDec_Motor1:Net_1232\[919] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Rhs of wire \QuadDec_Motor1:bQuadDec:error\[921] = \QuadDec_Motor1:bQuadDec:state_3\[922]
Removing Lhs of wire \QuadDec_Motor1:bQuadDec:status_0\[925] = \QuadDec_Motor1:Net_530\[926]
Removing Lhs of wire \QuadDec_Motor1:bQuadDec:status_1\[927] = \QuadDec_Motor1:Net_611\[928]
Removing Lhs of wire \QuadDec_Motor1:bQuadDec:status_2\[929] = \QuadDec_Motor1:Net_1260\[784]
Removing Lhs of wire \QuadDec_Motor1:bQuadDec:status_3\[930] = \QuadDec_Motor1:bQuadDec:error\[921]
Removing Lhs of wire \QuadDec_Motor1:bQuadDec:status_4\[931] = zero[2]
Removing Lhs of wire \QuadDec_Motor1:bQuadDec:status_5\[932] = zero[2]
Removing Lhs of wire \QuadDec_Motor1:bQuadDec:status_6\[933] = zero[2]
Removing Lhs of wire \QuadDec_Motor1:Net_1229\[937] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \QuadDec_Motor1:Net_1272\[938] = \QuadDec_Motor1:Net_1264\[813]
Removing Lhs of wire tmpOE__Pin_Encoder_4_2_net_0[942] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Rhs of wire \QuadDec_Motor4:Net_1275\[951] = \QuadDec_Motor4:Cnt16:Net_49\[952]
Removing Rhs of wire \QuadDec_Motor4:Net_1275\[951] = \QuadDec_Motor4:Cnt16:CounterUDB:tc_reg_i\[1008]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:Net_89\[954] = \QuadDec_Motor4:Net_1251\[955]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:ctrl_capmode_1\[964] = zero[2]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:ctrl_capmode_0\[965] = zero[2]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:ctrl_enable\[977] = \QuadDec_Motor4:Cnt16:CounterUDB:control_7\[969]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:capt_rising\[979] = zero[2]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:capt_falling\[980] = \QuadDec_Motor4:Cnt16:CounterUDB:prevCapture\[978]
Removing Rhs of wire \QuadDec_Motor4:Net_1260\[984] = \QuadDec_Motor4:bQuadDec:state_2\[1120]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:final_enable\[986] = \QuadDec_Motor4:Cnt16:CounterUDB:control_7\[969]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:counter_enable\[987] = \QuadDec_Motor4:Cnt16:CounterUDB:control_7\[969]
Removing Rhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:status_0\[988] = \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_status\[989]
Removing Rhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:status_1\[990] = \QuadDec_Motor4:Cnt16:CounterUDB:per_zero\[991]
Removing Rhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:status_2\[992] = \QuadDec_Motor4:Cnt16:CounterUDB:overflow_status\[993]
Removing Rhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:status_3\[994] = \QuadDec_Motor4:Cnt16:CounterUDB:underflow_status\[995]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:status_4\[996] = \QuadDec_Motor4:Cnt16:CounterUDB:hwCapture\[982]
Removing Rhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:status_5\[997] = \QuadDec_Motor4:Cnt16:CounterUDB:fifo_full\[998]
Removing Rhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:status_6\[999] = \QuadDec_Motor4:Cnt16:CounterUDB:fifo_nempty\[1000]
Removing Rhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:overflow\[1002] = \QuadDec_Motor4:Cnt16:CounterUDB:per_FF\[1003]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:underflow\[1004] = \QuadDec_Motor4:Cnt16:CounterUDB:status_1\[990]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:tc_i\[1007] = \QuadDec_Motor4:Cnt16:CounterUDB:reload_tc\[985]
Removing Rhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_i\[1009] = \QuadDec_Motor4:Cnt16:CounterUDB:cmp_equal\[1010]
Removing Rhs of wire \QuadDec_Motor4:Net_1264\[1013] = \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_reg_i\[1012]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:dp_dir\[1017] = \QuadDec_Motor4:Net_1251\[955]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:cs_addr_2\[1018] = \QuadDec_Motor4:Net_1251\[955]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:cs_addr_1\[1019] = \QuadDec_Motor4:Cnt16:CounterUDB:count_enable\[1016]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:cs_addr_0\[1020] = \QuadDec_Motor4:Cnt16:CounterUDB:reload\[983]
Removing Lhs of wire \QuadDec_Motor4:Net_1290\[1097] = \QuadDec_Motor4:Net_1275\[951]
Removing Lhs of wire \QuadDec_Motor4:bQuadDec:index_filt\[1118] = \QuadDec_Motor4:Net_1232\[1119]
Removing Lhs of wire \QuadDec_Motor4:Net_1232\[1119] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Rhs of wire \QuadDec_Motor4:bQuadDec:error\[1121] = \QuadDec_Motor4:bQuadDec:state_3\[1122]
Removing Lhs of wire \QuadDec_Motor4:bQuadDec:status_0\[1125] = \QuadDec_Motor4:Net_530\[1126]
Removing Lhs of wire \QuadDec_Motor4:bQuadDec:status_1\[1127] = \QuadDec_Motor4:Net_611\[1128]
Removing Lhs of wire \QuadDec_Motor4:bQuadDec:status_2\[1129] = \QuadDec_Motor4:Net_1260\[984]
Removing Lhs of wire \QuadDec_Motor4:bQuadDec:status_3\[1130] = \QuadDec_Motor4:bQuadDec:error\[1121]
Removing Lhs of wire \QuadDec_Motor4:bQuadDec:status_4\[1131] = zero[2]
Removing Lhs of wire \QuadDec_Motor4:bQuadDec:status_5\[1132] = zero[2]
Removing Lhs of wire \QuadDec_Motor4:bQuadDec:status_6\[1133] = zero[2]
Removing Lhs of wire \QuadDec_Motor4:Net_1229\[1137] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \QuadDec_Motor4:Net_1272\[1138] = \QuadDec_Motor4:Net_1264\[1013]
Removing Lhs of wire tmpOE__Pin_Encoder_3_2_net_0[1141] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Rhs of wire \QuadDec_Motor3:Net_1275\[1150] = \QuadDec_Motor3:Cnt16:Net_49\[1151]
Removing Rhs of wire \QuadDec_Motor3:Net_1275\[1150] = \QuadDec_Motor3:Cnt16:CounterUDB:tc_reg_i\[1207]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:Net_89\[1153] = \QuadDec_Motor3:Net_1251\[1154]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:ctrl_capmode_1\[1163] = zero[2]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:ctrl_capmode_0\[1164] = zero[2]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:ctrl_enable\[1176] = \QuadDec_Motor3:Cnt16:CounterUDB:control_7\[1168]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:capt_rising\[1178] = zero[2]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:capt_falling\[1179] = \QuadDec_Motor3:Cnt16:CounterUDB:prevCapture\[1177]
Removing Rhs of wire \QuadDec_Motor3:Net_1260\[1183] = \QuadDec_Motor3:bQuadDec:state_2\[1319]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:final_enable\[1185] = \QuadDec_Motor3:Cnt16:CounterUDB:control_7\[1168]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:counter_enable\[1186] = \QuadDec_Motor3:Cnt16:CounterUDB:control_7\[1168]
Removing Rhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:status_0\[1187] = \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_status\[1188]
Removing Rhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:status_1\[1189] = \QuadDec_Motor3:Cnt16:CounterUDB:per_zero\[1190]
Removing Rhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:status_2\[1191] = \QuadDec_Motor3:Cnt16:CounterUDB:overflow_status\[1192]
Removing Rhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:status_3\[1193] = \QuadDec_Motor3:Cnt16:CounterUDB:underflow_status\[1194]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:status_4\[1195] = \QuadDec_Motor3:Cnt16:CounterUDB:hwCapture\[1181]
Removing Rhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:status_5\[1196] = \QuadDec_Motor3:Cnt16:CounterUDB:fifo_full\[1197]
Removing Rhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:status_6\[1198] = \QuadDec_Motor3:Cnt16:CounterUDB:fifo_nempty\[1199]
Removing Rhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:overflow\[1201] = \QuadDec_Motor3:Cnt16:CounterUDB:per_FF\[1202]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:underflow\[1203] = \QuadDec_Motor3:Cnt16:CounterUDB:status_1\[1189]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:tc_i\[1206] = \QuadDec_Motor3:Cnt16:CounterUDB:reload_tc\[1184]
Removing Rhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_i\[1208] = \QuadDec_Motor3:Cnt16:CounterUDB:cmp_equal\[1209]
Removing Rhs of wire \QuadDec_Motor3:Net_1264\[1212] = \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_reg_i\[1211]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:dp_dir\[1216] = \QuadDec_Motor3:Net_1251\[1154]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:cs_addr_2\[1217] = \QuadDec_Motor3:Net_1251\[1154]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:cs_addr_1\[1218] = \QuadDec_Motor3:Cnt16:CounterUDB:count_enable\[1215]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:cs_addr_0\[1219] = \QuadDec_Motor3:Cnt16:CounterUDB:reload\[1182]
Removing Lhs of wire \QuadDec_Motor3:Net_1290\[1296] = \QuadDec_Motor3:Net_1275\[1150]
Removing Lhs of wire \QuadDec_Motor3:bQuadDec:index_filt\[1317] = \QuadDec_Motor3:Net_1232\[1318]
Removing Lhs of wire \QuadDec_Motor3:Net_1232\[1318] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Rhs of wire \QuadDec_Motor3:bQuadDec:error\[1320] = \QuadDec_Motor3:bQuadDec:state_3\[1321]
Removing Lhs of wire \QuadDec_Motor3:bQuadDec:status_0\[1324] = \QuadDec_Motor3:Net_530\[1325]
Removing Lhs of wire \QuadDec_Motor3:bQuadDec:status_1\[1326] = \QuadDec_Motor3:Net_611\[1327]
Removing Lhs of wire \QuadDec_Motor3:bQuadDec:status_2\[1328] = \QuadDec_Motor3:Net_1260\[1183]
Removing Lhs of wire \QuadDec_Motor3:bQuadDec:status_3\[1329] = \QuadDec_Motor3:bQuadDec:error\[1320]
Removing Lhs of wire \QuadDec_Motor3:bQuadDec:status_4\[1330] = zero[2]
Removing Lhs of wire \QuadDec_Motor3:bQuadDec:status_5\[1331] = zero[2]
Removing Lhs of wire \QuadDec_Motor3:bQuadDec:status_6\[1332] = zero[2]
Removing Lhs of wire \QuadDec_Motor3:Net_1229\[1336] = tmpOE__Pin_Encoder_2_net_0[1]
Removing Lhs of wire \QuadDec_Motor3:Net_1272\[1337] = \QuadDec_Motor3:Net_1264\[1212]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1339] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1354] = \UART:BUART:rx_bitclk_pre\[135]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1363] = \UART:BUART:rx_parity_error_pre\[212]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1364] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1368] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1369] = \Timer:TimerUDB:status_tc\[361]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1370] = \Timer:TimerUDB:control_7\[339]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1371] = \Timer:TimerUDB:capt_fifo_load\[357]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:prevCapture\\D\[1373] = zero[2]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:overflow_reg_i\\D\[1374] = \QuadDec_Motor2:Cnt16:CounterUDB:overflow\[603]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:underflow_reg_i\\D\[1375] = \QuadDec_Motor2:Cnt16:CounterUDB:status_1\[591]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:tc_reg_i\\D\[1376] = \QuadDec_Motor2:Cnt16:CounterUDB:reload_tc\[586]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\\D\[1377] = \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_i\[610]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1378] = \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_i\[610]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:count_stored_i\\D\[1379] = \QuadDec_Motor2:Net_1203\[616]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:prevCapture\\D\[1388] = zero[2]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:overflow_reg_i\\D\[1389] = \QuadDec_Motor1:Cnt16:CounterUDB:overflow\[802]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:underflow_reg_i\\D\[1390] = \QuadDec_Motor1:Cnt16:CounterUDB:status_1\[790]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:tc_reg_i\\D\[1391] = \QuadDec_Motor1:Cnt16:CounterUDB:reload_tc\[785]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\\D\[1392] = \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_i\[809]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1393] = \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_i\[809]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:count_stored_i\\D\[1394] = \QuadDec_Motor1:Net_1203\[815]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:prevCapture\\D\[1403] = zero[2]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:overflow_reg_i\\D\[1404] = \QuadDec_Motor4:Cnt16:CounterUDB:overflow\[1002]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:underflow_reg_i\\D\[1405] = \QuadDec_Motor4:Cnt16:CounterUDB:status_1\[990]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:tc_reg_i\\D\[1406] = \QuadDec_Motor4:Cnt16:CounterUDB:reload_tc\[985]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\\D\[1407] = \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_i\[1009]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1408] = \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_i\[1009]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:count_stored_i\\D\[1409] = \QuadDec_Motor4:Net_1203\[1015]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:prevCapture\\D\[1418] = zero[2]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:overflow_reg_i\\D\[1419] = \QuadDec_Motor3:Cnt16:CounterUDB:overflow\[1201]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:underflow_reg_i\\D\[1420] = \QuadDec_Motor3:Cnt16:CounterUDB:status_1\[1189]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:tc_reg_i\\D\[1421] = \QuadDec_Motor3:Cnt16:CounterUDB:reload_tc\[1184]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\\D\[1422] = \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_i\[1208]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1423] = \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_i\[1208]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:count_stored_i\\D\[1424] = \QuadDec_Motor3:Net_1203\[1214]

------------------------------------------------------
Aliased 0 equations, 344 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_Encoder_2_net_0' (cost = 0):
tmpOE__Pin_Encoder_2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\QuadDec_Motor2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Motor2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Motor2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Motor2:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Motor2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Motor2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Motor2:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Motor2:bQuadDec:A_j\' (cost = 1):
\QuadDec_Motor2:bQuadDec:A_j\ <= ((\QuadDec_Motor2:bQuadDec:quad_A_delayed_0\ and \QuadDec_Motor2:bQuadDec:quad_A_delayed_1\ and \QuadDec_Motor2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor2:bQuadDec:A_k\' (cost = 3):
\QuadDec_Motor2:bQuadDec:A_k\ <= ((not \QuadDec_Motor2:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Motor2:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Motor2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor2:bQuadDec:B_j\' (cost = 1):
\QuadDec_Motor2:bQuadDec:B_j\ <= ((\QuadDec_Motor2:bQuadDec:quad_B_delayed_0\ and \QuadDec_Motor2:bQuadDec:quad_B_delayed_1\ and \QuadDec_Motor2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor2:bQuadDec:B_k\' (cost = 3):
\QuadDec_Motor2:bQuadDec:B_k\ <= ((not \QuadDec_Motor2:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Motor2:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Motor2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor2:Net_1151\' (cost = 0):
\QuadDec_Motor2:Net_1151\ <= (not \QuadDec_Motor2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Motor2:Net_1287\' (cost = 0):
\QuadDec_Motor2:Net_1287\ <= (not \QuadDec_Motor2:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_Motor1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Motor1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Motor1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Motor1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Motor1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Motor1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Motor1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Motor1:bQuadDec:A_j\' (cost = 1):
\QuadDec_Motor1:bQuadDec:A_j\ <= ((\QuadDec_Motor1:bQuadDec:quad_A_delayed_0\ and \QuadDec_Motor1:bQuadDec:quad_A_delayed_1\ and \QuadDec_Motor1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor1:bQuadDec:A_k\' (cost = 3):
\QuadDec_Motor1:bQuadDec:A_k\ <= ((not \QuadDec_Motor1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Motor1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Motor1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor1:bQuadDec:B_j\' (cost = 1):
\QuadDec_Motor1:bQuadDec:B_j\ <= ((\QuadDec_Motor1:bQuadDec:quad_B_delayed_0\ and \QuadDec_Motor1:bQuadDec:quad_B_delayed_1\ and \QuadDec_Motor1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor1:bQuadDec:B_k\' (cost = 3):
\QuadDec_Motor1:bQuadDec:B_k\ <= ((not \QuadDec_Motor1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Motor1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Motor1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor1:Net_1151\' (cost = 0):
\QuadDec_Motor1:Net_1151\ <= (not \QuadDec_Motor1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Motor1:Net_1287\' (cost = 0):
\QuadDec_Motor1:Net_1287\ <= (not \QuadDec_Motor1:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_Motor4:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Motor4:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Motor4:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Motor4:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Motor4:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Motor4:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Motor4:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Motor4:bQuadDec:A_j\' (cost = 1):
\QuadDec_Motor4:bQuadDec:A_j\ <= ((\QuadDec_Motor4:bQuadDec:quad_A_delayed_0\ and \QuadDec_Motor4:bQuadDec:quad_A_delayed_1\ and \QuadDec_Motor4:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor4:bQuadDec:A_k\' (cost = 3):
\QuadDec_Motor4:bQuadDec:A_k\ <= ((not \QuadDec_Motor4:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Motor4:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Motor4:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor4:bQuadDec:B_j\' (cost = 1):
\QuadDec_Motor4:bQuadDec:B_j\ <= ((\QuadDec_Motor4:bQuadDec:quad_B_delayed_0\ and \QuadDec_Motor4:bQuadDec:quad_B_delayed_1\ and \QuadDec_Motor4:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor4:bQuadDec:B_k\' (cost = 3):
\QuadDec_Motor4:bQuadDec:B_k\ <= ((not \QuadDec_Motor4:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Motor4:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Motor4:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor4:Net_1151\' (cost = 0):
\QuadDec_Motor4:Net_1151\ <= (not \QuadDec_Motor4:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Motor4:Net_1287\' (cost = 0):
\QuadDec_Motor4:Net_1287\ <= (not \QuadDec_Motor4:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_Motor3:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Motor3:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Motor3:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Motor3:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Motor3:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Motor3:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Motor3:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Motor3:bQuadDec:A_j\' (cost = 1):
\QuadDec_Motor3:bQuadDec:A_j\ <= ((\QuadDec_Motor3:bQuadDec:quad_A_delayed_0\ and \QuadDec_Motor3:bQuadDec:quad_A_delayed_1\ and \QuadDec_Motor3:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor3:bQuadDec:A_k\' (cost = 3):
\QuadDec_Motor3:bQuadDec:A_k\ <= ((not \QuadDec_Motor3:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Motor3:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Motor3:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor3:bQuadDec:B_j\' (cost = 1):
\QuadDec_Motor3:bQuadDec:B_j\ <= ((\QuadDec_Motor3:bQuadDec:quad_B_delayed_0\ and \QuadDec_Motor3:bQuadDec:quad_B_delayed_1\ and \QuadDec_Motor3:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor3:bQuadDec:B_k\' (cost = 3):
\QuadDec_Motor3:bQuadDec:B_k\ <= ((not \QuadDec_Motor3:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Motor3:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Motor3:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor3:Net_1151\' (cost = 0):
\QuadDec_Motor3:Net_1151\ <= (not \QuadDec_Motor3:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Motor3:Net_1287\' (cost = 0):
\QuadDec_Motor3:Net_1287\ <= (not \QuadDec_Motor3:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\QuadDec_Motor2:Net_1248\' (cost = 2):
\QuadDec_Motor2:Net_1248\ <= ((not \QuadDec_Motor2:Net_1264\ and \QuadDec_Motor2:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_Motor1:Net_1248\' (cost = 2):
\QuadDec_Motor1:Net_1248\ <= ((not \QuadDec_Motor1:Net_1264\ and \QuadDec_Motor1:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_Motor4:Net_1248\' (cost = 2):
\QuadDec_Motor4:Net_1248\ <= ((not \QuadDec_Motor4:Net_1264\ and \QuadDec_Motor4:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_Motor3:Net_1248\' (cost = 2):
\QuadDec_Motor3:Net_1248\ <= ((not \QuadDec_Motor3:Net_1264\ and \QuadDec_Motor3:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_8 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_8 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_8 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_8 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_8 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 71 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \QuadDec_Motor2:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_Motor1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_Motor4:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_Motor3:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[99] = \UART:BUART:rx_bitclk\[147]
Removing Lhs of wire \UART:BUART:rx_status_0\[198] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[207] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load\[357] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[371] = \Timer:TimerUDB:control_7\[339]
Removing Lhs of wire \QuadDec_Motor2:Cnt16:CounterUDB:hwCapture\[583] = zero[2]
Removing Lhs of wire \QuadDec_Motor1:Cnt16:CounterUDB:hwCapture\[782] = zero[2]
Removing Lhs of wire \QuadDec_Motor4:Cnt16:CounterUDB:hwCapture\[982] = zero[2]
Removing Lhs of wire \QuadDec_Motor3:Cnt16:CounterUDB:hwCapture\[1181] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1346] = \UART:BUART:tx_ctrl_mark_last\[90]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1358] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1359] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1361] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1362] = \UART:BUART:rx_markspace_pre\[211]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1367] = \UART:BUART:rx_parity_bit\[217]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_8 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_8 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\ResearchDesign.cyprj" -dcpsoc3 ResearchDesign.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.637ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Tuesday, 24 March 2020 23:54:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Any\Documents\PSoC Creator\RosSpinal\2d-spine-control-hardware-master\psoc\ResearchDesign.cydsn\ResearchDesign.cyprj -d CY8C5888LTI-LP097 ResearchDesign.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Motor2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Motor1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Motor4:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Motor3:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_Quad'. Fanout=12, Signal=Net_708
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_PWM'. Fanout=4, Signal=Net_249
    Digital Clock 3: Automatic-assigning  clock 'Clock_Timer'. Fanout=2, Signal=Net_161
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Timer was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Timer, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Timer was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Timer, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor4:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor4:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor4:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor3:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor3:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor3:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_Quad was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Quad, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_Motor3:Net_1264\, Duplicate of \QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Motor3:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor3:Net_1264\ (fanout=2)

    Removing \QuadDec_Motor4:Net_1264\, Duplicate of \QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Motor4:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor4:Net_1264\ (fanout=2)

    Removing \QuadDec_Motor1:Net_1264\, Duplicate of \QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Motor1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor1:Net_1264\ (fanout=2)

    Removing \QuadDec_Motor2:Net_1264\, Duplicate of \QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Motor2:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor2:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Encoder_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_2(0)__PA ,
            fb => Net_662 ,
            pad => Pin_Encoder_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_8 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_3 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_2(0)__PA ,
            pin_input => Net_153 ,
            pad => Pin_PWM_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_1(0)__PA ,
            fb => Net_710 ,
            pad => Pin_Encoder_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_1(0)__PA ,
            pin_input => Net_305 ,
            pad => Pin_PWM_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_3(0)__PA ,
            fb => Net_702 ,
            pad => Pin_Encoder_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_4(0)__PA ,
            fb => Net_701 ,
            pad => Pin_Encoder_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_3(0)__PA ,
            pin_input => Net_595 ,
            pad => Pin_PWM_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_4(0)__PA ,
            pin_input => Net_629 ,
            pad => Pin_PWM_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_2_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_2_2(0)__PA ,
            fb => Net_705 ,
            pad => Pin_Encoder_2_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_1_2(0)__PA ,
            fb => Net_671 ,
            pad => Pin_Encoder_1_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_4_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_4_2(0)__PA ,
            fb => Net_678 ,
            pad => Pin_Encoder_4_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_3_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_3_2(0)__PA ,
            fb => Net_684 ,
            pad => Pin_Encoder_3_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_3, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_3 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_8 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor2:Net_1203\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Net_1275\ * \QuadDec_Motor2:Net_1251\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Net_1275\ * !\QuadDec_Motor2:Net_1251\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor2:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor1:Net_1203\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Net_1275\ * \QuadDec_Motor1:Net_1251\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Net_1275\ * !\QuadDec_Motor1:Net_1251\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor1:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor4:Net_1203\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor4:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Net_1275\ * \QuadDec_Motor4:Net_1251\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor4:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Net_1275\ * !\QuadDec_Motor4:Net_1251\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor4:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor3:Net_1203\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor3:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Net_1275\ * \QuadDec_Motor3:Net_1251\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor3:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Net_1275\ * !\QuadDec_Motor3:Net_1251\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor3:Net_611\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_662
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_705
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_710
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_671
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_701
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_678
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_702
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_684
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_8
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_8 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_8 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_8
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_8 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_8 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_8
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor2:Net_1251\ * !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:Net_1251\ * !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:Net_1251\ * !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\
            + \QuadDec_Motor2:Net_1251_split\
        );
        Output = \QuadDec_Motor2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor2:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor2:Net_1251\ * !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\
            + \QuadDec_Motor2:Net_1251\ * !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:Net_1251\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:Net_1251\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Net_1203\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor2:Net_1260\ * \QuadDec_Motor2:Net_1203\ * 
              \QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\
            + \QuadDec_Motor2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\
            + \QuadDec_Motor2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor2:Net_1260\ * !\QuadDec_Motor2:bQuadDec:error\
            + !\QuadDec_Motor2:Net_1260\ * !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor1:Net_1251\ * !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:Net_1251\ * !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:Net_1251\ * !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\
            + \QuadDec_Motor1:Net_1251_split\
        );
        Output = \QuadDec_Motor1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor1:Net_1251\ * !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\
            + \QuadDec_Motor1:Net_1251\ * !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:Net_1251\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:Net_1251\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Net_1203\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor1:Net_1260\ * \QuadDec_Motor1:Net_1203\ * 
              \QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\
            + \QuadDec_Motor1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\
            + \QuadDec_Motor1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor1:Net_1260\ * !\QuadDec_Motor1:bQuadDec:error\
            + !\QuadDec_Motor1:Net_1260\ * !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor4:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor4:Net_1251\ * !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:Net_1251\ * !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:Net_1251\ * !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\
            + \QuadDec_Motor4:Net_1251_split\
        );
        Output = \QuadDec_Motor4:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor4:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor4:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor4:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor4:Net_1251\ * !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\
            + \QuadDec_Motor4:Net_1251\ * !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:Net_1251\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:Net_1251\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Net_1203\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor4:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor4:Net_1260\ * \QuadDec_Motor4:Net_1203\ * 
              \QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor4:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\
            + \QuadDec_Motor4:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor4:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\
            + \QuadDec_Motor4:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor4:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor4:Net_1260\ * !\QuadDec_Motor4:bQuadDec:error\
            + !\QuadDec_Motor4:Net_1260\ * !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor4:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor3:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor3:Net_1251\ * !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:Net_1251\ * !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:Net_1251\ * !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\
            + \QuadDec_Motor3:Net_1251_split\
        );
        Output = \QuadDec_Motor3:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor3:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor3:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor3:Net_1251\ * !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\
            + \QuadDec_Motor3:Net_1251\ * !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:Net_1251\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:Net_1251\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Net_1203\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor3:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor3:Net_1260\ * \QuadDec_Motor3:Net_1203\ * 
              \QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor3:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\
            + \QuadDec_Motor3:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor3:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\
            + \QuadDec_Motor3:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor3:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor3:Net_1260\ * !\QuadDec_Motor3:bQuadDec:error\
            + !\QuadDec_Motor3:Net_1260\ * !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor3:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:bQuadDec:state_0\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_161 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_161 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_708 ,
            cs_addr_2 => \QuadDec_Motor2:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_708 ,
            cs_addr_2 => \QuadDec_Motor2:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Motor2:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Motor2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Motor2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Motor2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_708 ,
            cs_addr_2 => \QuadDec_Motor1:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_708 ,
            cs_addr_2 => \QuadDec_Motor1:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Motor1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Motor1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Motor1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Motor1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_708 ,
            cs_addr_2 => \QuadDec_Motor4:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor4:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor4:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_708 ,
            cs_addr_2 => \QuadDec_Motor4:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor4:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor4:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Motor4:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Motor4:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Motor4:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Motor4:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_708 ,
            cs_addr_2 => \QuadDec_Motor3:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor3:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor3:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_708 ,
            cs_addr_2 => \QuadDec_Motor3:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor3:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor3:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Motor3:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Motor3:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Motor3:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Motor3:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_638 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_161 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_0 => \Timer:TimerUDB:status_tc\ ,
            interrupt => Net_649 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor2:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Motor2:Net_1260\ ,
            clock => Net_708 ,
            status_6 => \QuadDec_Motor2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Motor2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Motor2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Motor2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Motor2:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Motor2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_708 ,
            status_3 => \QuadDec_Motor2:bQuadDec:error\ ,
            status_2 => \QuadDec_Motor2:Net_1260\ ,
            status_1 => \QuadDec_Motor2:Net_611\ ,
            status_0 => \QuadDec_Motor2:Net_530\ ,
            interrupt => Net_666 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Motor1:Net_1260\ ,
            clock => Net_708 ,
            status_6 => \QuadDec_Motor1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Motor1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Motor1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Motor1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Motor1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Motor1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_708 ,
            status_3 => \QuadDec_Motor1:bQuadDec:error\ ,
            status_2 => \QuadDec_Motor1:Net_1260\ ,
            status_1 => \QuadDec_Motor1:Net_611\ ,
            status_0 => \QuadDec_Motor1:Net_530\ ,
            interrupt => Net_675 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor4:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Motor4:Net_1260\ ,
            clock => Net_708 ,
            status_6 => \QuadDec_Motor4:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Motor4:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Motor4:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Motor4:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Motor4:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Motor4:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor4:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_708 ,
            status_3 => \QuadDec_Motor4:bQuadDec:error\ ,
            status_2 => \QuadDec_Motor4:Net_1260\ ,
            status_1 => \QuadDec_Motor4:Net_611\ ,
            status_0 => \QuadDec_Motor4:Net_530\ ,
            interrupt => Net_682 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor3:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Motor3:Net_1260\ ,
            clock => Net_708 ,
            status_6 => \QuadDec_Motor3:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Motor3:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Motor3:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Motor3:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Motor3:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Motor3:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor3:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_708 ,
            status_3 => \QuadDec_Motor3:bQuadDec:error\ ,
            status_2 => \QuadDec_Motor3:Net_1260\ ,
            status_1 => \QuadDec_Motor3:Net_611\ ,
            status_0 => \QuadDec_Motor3:Net_530\ ,
            interrupt => Net_688 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_161 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_Motor2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_708 ,
            control_7 => \QuadDec_Motor2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Motor2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Motor2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Motor2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Motor2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Motor2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Motor2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Motor2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_Motor1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_708 ,
            control_7 => \QuadDec_Motor1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Motor1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Motor1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Motor1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Motor1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Motor1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Motor1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Motor1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_Motor4:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_708 ,
            control_7 => \QuadDec_Motor4:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Motor4:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Motor4:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Motor4:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Motor4:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Motor4:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Motor4:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Motor4:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_Motor3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_708 ,
            control_7 => \QuadDec_Motor3:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Motor3:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Motor3:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Motor3:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Motor3:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Motor3:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Motor3:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Motor3:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_649 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_UART
        PORT MAP (
            interrupt => Net_638 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_Motor2:isr\
        PORT MAP (
            interrupt => Net_666 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_Motor1:isr\
        PORT MAP (
            interrupt => Net_675 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_Motor4:isr\
        PORT MAP (
            interrupt => Net_682 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_Motor3:isr\
        PORT MAP (
            interrupt => Net_688 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :  134 :   58 :  192 : 69.79 %
  Unique P-terms              :  245 :  139 :  384 : 63.80 %
  Total P-terms               :  262 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    StatusI Registers         :   11 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.283ms
Tech Mapping phase: Elapsed time ==> 0s.338ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : Pin_Encoder_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_Encoder_1_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_Encoder_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_Encoder_2_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_Encoder_3(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Pin_Encoder_3_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_Encoder_4(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_Encoder_4_2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin_PWM_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Pin_PWM_2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Pin_PWM_3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_PWM_4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.292ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.63
                   Pterms :            5.33
               Macrocells :            2.79
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.146ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.96 :       5.58
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor1:Net_1260\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor1:Net_1260\ * !\QuadDec_Motor1:bQuadDec:error\
            + !\QuadDec_Motor1:Net_1260\ * !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor1:Net_1251\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor1:Net_1251\ * !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:Net_1251\ * !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:Net_1251\ * !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\
            + \QuadDec_Motor1:Net_1251_split\
        );
        Output = \QuadDec_Motor1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\
            + \QuadDec_Motor1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor1:Net_1275\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_705
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor1:Net_1203\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor1:Net_1260\ * \QuadDec_Motor1:Net_1203\ * 
              \QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_708 ,
        cs_addr_2 => \QuadDec_Motor1:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Motor1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Motor1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Motor1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Motor1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Motor1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Motor1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Motor1:Net_1260\ ,
        clock => Net_708 ,
        status_6 => \QuadDec_Motor1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Motor1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Motor1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Motor1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Motor1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Motor1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Net_1203\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor1:Net_1203\
        );
        Output = \QuadDec_Motor1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_Motor1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_708 ,
        control_7 => \QuadDec_Motor1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Motor1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Motor1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Motor1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Motor1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Motor1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Motor1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Motor1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\
            + \QuadDec_Motor2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor2:Net_1203\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Net_1203\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_708 ,
        cs_addr_2 => \QuadDec_Motor2:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_Motor2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_708 ,
        control_7 => \QuadDec_Motor2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Motor2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Motor2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Motor2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Motor2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Motor2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Motor2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Motor2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_8 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_8
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_8 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_8 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_8 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_638 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_8
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_8 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_8
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor1:Net_1251\ * !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\
            + \QuadDec_Motor1:Net_1251\ * !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:Net_1251\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:Net_1251\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_708 ,
        cs_addr_2 => \QuadDec_Motor1:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Motor1:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor1:Net_530\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Net_1275\ * \QuadDec_Motor1:Net_1251\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor1:Net_611\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:Net_1275\ * !\QuadDec_Motor1:Net_1251\ * 
              !\QuadDec_Motor1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor4:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\
            + \QuadDec_Motor4:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              \QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
            + !\QuadDec_Motor1:Net_1260\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              \QuadDec_Motor1:bQuadDec:state_0\
            + \QuadDec_Motor1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor1:bQuadDec:error\ * 
              !\QuadDec_Motor1:bQuadDec:state_1\ * 
              !\QuadDec_Motor1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor1:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_Motor2:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Motor2:Net_1260\ ,
        clock => Net_708 ,
        status_6 => \QuadDec_Motor2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Motor2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Motor2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Motor2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Motor2:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Motor2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_678
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor2:Net_1260\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor2:Net_1260\ * !\QuadDec_Motor2:bQuadDec:error\
            + !\QuadDec_Motor2:Net_1260\ * !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor2:Net_1203\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor2:Net_1260\ * \QuadDec_Motor2:Net_1203\ * 
              \QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor2:Net_1275\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor2:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor2:Net_530\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Net_1275\ * \QuadDec_Motor2:Net_1251\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor2:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor2:Net_611\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:Net_1275\ * !\QuadDec_Motor2:Net_1251\ * 
              !\QuadDec_Motor2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor2:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_708 ,
        cs_addr_2 => \QuadDec_Motor2:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Motor2:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Motor2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Motor2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Motor2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Motor2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Motor2:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Motor2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_708 ,
        status_3 => \QuadDec_Motor2:bQuadDec:error\ ,
        status_2 => \QuadDec_Motor2:Net_1260\ ,
        status_1 => \QuadDec_Motor2:Net_611\ ,
        status_0 => \QuadDec_Motor2:Net_530\ ,
        interrupt => Net_666 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_702
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor3:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor3:Net_1251\ * !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\
            + \QuadDec_Motor3:Net_1251\ * !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:Net_1251\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:Net_1251\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_161 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor3:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\
            + \QuadDec_Motor3:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_Motor3:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Motor3:Net_1260\ ,
        clock => Net_708 ,
        status_6 => \QuadDec_Motor3:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Motor3:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Motor3:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Motor3:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Motor3:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Motor3:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_708 ,
        cs_addr_2 => \QuadDec_Motor3:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor3:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor3:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Motor3:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Motor3:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Motor3:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Motor3:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Motor3:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor4:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor4:Net_1251\ * !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\
            + \QuadDec_Motor4:Net_1251\ * !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:Net_1251\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:Net_1251\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor3:Net_1203\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor3:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor3:Net_1260\ * !\QuadDec_Motor3:bQuadDec:error\
            + !\QuadDec_Motor3:Net_1260\ * !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Net_1203\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_Motor1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_708 ,
        status_3 => \QuadDec_Motor1:bQuadDec:error\ ,
        status_2 => \QuadDec_Motor1:Net_1260\ ,
        status_1 => \QuadDec_Motor1:Net_611\ ,
        status_0 => \QuadDec_Motor1:Net_530\ ,
        interrupt => Net_675 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_Motor3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_708 ,
        control_7 => \QuadDec_Motor3:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Motor3:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Motor3:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Motor3:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Motor3:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Motor3:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Motor3:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Motor3:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor4:Net_1251\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor4:Net_1251\ * !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:Net_1251\ * !\QuadDec_Motor4:Net_1260\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + \QuadDec_Motor4:Net_1251\ * !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              \QuadDec_Motor4:bQuadDec:state_1\
            + \QuadDec_Motor4:Net_1251_split\
        );
        Output = \QuadDec_Motor4:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor4:Net_1275\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor4:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor4:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_701
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor4:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor4:Net_1260\ * !\QuadDec_Motor4:bQuadDec:error\
            + !\QuadDec_Motor4:Net_1260\ * !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor4:Net_1203\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor4:Net_1260\ * \QuadDec_Motor4:Net_1203\ * 
              \QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:Net_1260\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              \QuadDec_Motor4:bQuadDec:state_0\
            + !\QuadDec_Motor4:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor4:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor4:bQuadDec:error\ * 
              !\QuadDec_Motor4:bQuadDec:state_1\ * 
              !\QuadDec_Motor4:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor4:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor2:Net_1251\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor2:Net_1251\ * !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:Net_1251\ * !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:Net_1251\ * !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\
            + \QuadDec_Motor2:Net_1251_split\
        );
        Output = \QuadDec_Motor2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor2:Net_1251\ * !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\
            + \QuadDec_Motor2:Net_1251\ * !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:Net_1251\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + \QuadDec_Motor2:Net_1251\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              \QuadDec_Motor2:bQuadDec:state_1\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:Net_1260\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              \QuadDec_Motor2:bQuadDec:state_0\
            + !\QuadDec_Motor2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor2:bQuadDec:error\ * 
              !\QuadDec_Motor2:bQuadDec:state_1\ * 
              !\QuadDec_Motor2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_708 ,
        cs_addr_2 => \QuadDec_Motor4:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor4:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor4:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_710
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_671
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_684
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor3:Net_1251\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor3:Net_1251\ * !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:Net_1251\ * !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:Net_1251\ * !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\
            + \QuadDec_Motor3:Net_1251_split\
        );
        Output = \QuadDec_Motor3:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_161 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_161 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_0 => \Timer:TimerUDB:status_tc\ ,
        interrupt => Net_649 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_161 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor3:Net_1275\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor3:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_filt\
            + \QuadDec_Motor1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor3:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor3:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor3:Net_611\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Net_1275\ * !\QuadDec_Motor3:Net_1251\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor3:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor3:Net_530\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:Net_1275\ * \QuadDec_Motor3:Net_1251\ * 
              !\QuadDec_Motor3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor3:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_708 ,
        cs_addr_2 => \QuadDec_Motor3:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor3:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor3:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Motor3:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_Motor3:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_708 ,
        status_3 => \QuadDec_Motor3:bQuadDec:error\ ,
        status_2 => \QuadDec_Motor3:Net_1260\ ,
        status_1 => \QuadDec_Motor3:Net_611\ ,
        status_0 => \QuadDec_Motor3:Net_530\ ,
        interrupt => Net_688 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              \QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + \QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor3:Net_1203\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor3:Net_1260\ * \QuadDec_Motor3:Net_1203\ * 
              \QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:Net_1260\ * 
              !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              \QuadDec_Motor3:bQuadDec:state_0\
            + !\QuadDec_Motor3:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor3:bQuadDec:error\ * 
              !\QuadDec_Motor3:bQuadDec:state_1\ * 
              !\QuadDec_Motor3:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor3:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor3:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_filt\
            + \QuadDec_Motor3:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor3:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor3:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor3:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor3:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor3:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor4:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor4:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_filt\
            + \QuadDec_Motor4:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor4:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor4:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor4:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

controlcell: Name =\QuadDec_Motor4:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_708 ,
        control_7 => \QuadDec_Motor4:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Motor4:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Motor4:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Motor4:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Motor4:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Motor4:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Motor4:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Motor4:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_filt\
            + \QuadDec_Motor2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor4:Net_1203\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Net_1203\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_662
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor4:Net_530\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Net_1275\ * \QuadDec_Motor4:Net_1251\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor4:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor4:Net_611\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Net_1275\ * !\QuadDec_Motor4:Net_1251\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor4:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_Motor4:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_708 ,
        status_3 => \QuadDec_Motor4:bQuadDec:error\ ,
        status_2 => \QuadDec_Motor4:Net_1260\ ,
        status_1 => \QuadDec_Motor4:Net_611\ ,
        status_0 => \QuadDec_Motor4:Net_530\ ,
        interrupt => Net_682 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_708) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor4:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor4:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor4:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor4:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_708 ,
        cs_addr_2 => \QuadDec_Motor4:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor4:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor4:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Motor4:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Motor4:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Motor4:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Motor4:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Motor4:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Motor4:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Motor4:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Motor4:Net_1260\ ,
        clock => Net_708 ,
        status_6 => \QuadDec_Motor4:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Motor4:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Motor4:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Motor4:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Motor4:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Motor4:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\QuadDec_Motor1:isr\
        PORT MAP (
            interrupt => Net_675 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_Motor2:isr\
        PORT MAP (
            interrupt => Net_666 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\QuadDec_Motor3:isr\
        PORT MAP (
            interrupt => Net_688 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\QuadDec_Motor4:isr\
        PORT MAP (
            interrupt => Net_682 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_649 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_UART
        PORT MAP (
            interrupt => Net_638 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =Pin_Encoder_2
        PORT MAP (
            in_clock_en => tmpOE__Pin_Encoder_2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_Encoder_2_net_0 ,
            out_reset => zero );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Encoder_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_2(0)__PA ,
        fb => Net_662 ,
        pad => Pin_Encoder_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Encoder_2_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_2_2(0)__PA ,
        fb => Net_705 ,
        pad => Pin_Encoder_2_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PWM_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_2(0)__PA ,
        pin_input => Net_153 ,
        pad => Pin_PWM_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 generates interrupt for logical port:
    logicalport: Name =Pin_Encoder_4
        PORT MAP (
            in_clock_en => tmpOE__Pin_Encoder_2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_Encoder_2_net_0 ,
            out_reset => zero );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "1fbf8f84-860f-4901-a332-796149c7f640"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Encoder_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_4(0)__PA ,
        fb => Net_701 ,
        pad => Pin_Encoder_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Encoder_4_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_4_2(0)__PA ,
        fb => Net_678 ,
        pad => Pin_Encoder_4_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PWM_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_4(0)__PA ,
        pin_input => Net_629 ,
        pad => Pin_PWM_4(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =Pin_Encoder_1
        PORT MAP (
            in_clock_en => tmpOE__Pin_Encoder_2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_Encoder_2_net_0 ,
            out_reset => zero );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "233a8345-ee56-415f-9c25-71c996887623"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Encoder_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_1(0)__PA ,
        fb => Net_710 ,
        pad => Pin_Encoder_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Encoder_1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_1_2(0)__PA ,
        fb => Net_671 ,
        pad => Pin_Encoder_1_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PWM_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_1(0)__PA ,
        pin_input => Net_305 ,
        pad => Pin_PWM_1(0)_PAD );
    Properties:
    {
    }

Port 12 generates interrupt for logical port:
    logicalport: Name =Pin_Encoder_3
        PORT MAP (
            in_clock_en => tmpOE__Pin_Encoder_2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_Encoder_2_net_0 ,
            out_reset => zero );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "3cbe0ed1-7ede-4a34-a13a-416ab3a4ef2a"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Encoder_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_3(0)__PA ,
        fb => Net_702 ,
        pad => Pin_Encoder_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Encoder_3_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_3_2(0)__PA ,
        fb => Net_684 ,
        pad => Pin_Encoder_3_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PWM_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_3(0)__PA ,
        pin_input => Net_595 ,
        pad => Pin_PWM_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_8 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_3 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_708 ,
            dclk_0 => Net_708_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_249 ,
            dclk_2 => Net_249_local ,
            dclk_glb_3 => Net_161 ,
            dclk_3 => Net_161_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => Net_249 ,
            enable => __ONE__ ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_305 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_2:PWMHW\
        PORT MAP (
            clock => Net_249 ,
            enable => __ONE__ ,
            tc => \PWM_2:Net_63\ ,
            cmp => Net_153 ,
            irq => \PWM_2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PWM_3:PWMHW\
        PORT MAP (
            clock => Net_249 ,
            enable => __ONE__ ,
            tc => \PWM_3:Net_63\ ,
            cmp => Net_595 ,
            irq => \PWM_3:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\PWM_4:PWMHW\
        PORT MAP (
            clock => Net_249 ,
            enable => __ONE__ ,
            tc => \PWM_4:Net_63\ ,
            cmp => Net_629 ,
            irq => \PWM_4:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   0 |   0 |     * |    RISING |     HI_Z_DIGITAL |   Pin_Encoder_2(0) | FB(Net_662)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | Pin_Encoder_2_2(0) | FB(Net_705)
     |   4 |     * |      NONE |         CMOS_OUT |       Pin_PWM_2(0) | In(Net_153)
-----+-----+-------+-----------+------------------+--------------------+------------
   2 |   0 |     * |    RISING |     HI_Z_DIGITAL |   Pin_Encoder_4(0) | FB(Net_701)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | Pin_Encoder_4_2(0) | FB(Net_678)
     |   4 |     * |      NONE |         CMOS_OUT |       Pin_PWM_4(0) | In(Net_629)
-----+-----+-------+-----------+------------------+--------------------+------------
   3 |   0 |     * |    RISING |     HI_Z_DIGITAL |   Pin_Encoder_1(0) | FB(Net_710)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | Pin_Encoder_1_2(0) | FB(Net_671)
     |   4 |     * |      NONE |         CMOS_OUT |       Pin_PWM_1(0) | In(Net_305)
-----+-----+-------+-----------+------------------+--------------------+------------
  12 |   0 |     * |    RISING |     HI_Z_DIGITAL |   Pin_Encoder_3(0) | FB(Net_702)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | Pin_Encoder_3_2(0) | FB(Net_684)
     |   4 |     * |      NONE |         CMOS_OUT |       Pin_PWM_3(0) | In(Net_595)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            Rx_1(0) | FB(Net_8)
     |   7 |     * |      NONE |         CMOS_OUT |            Tx_1(0) | In(Net_3)
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.154ms
Digital Placement phase: Elapsed time ==> 3s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ResearchDesign_r.vh2" --pcf-path "ResearchDesign.pco" --des-name "ResearchDesign" --dsf-path "ResearchDesign.dsf" --sdc-path "ResearchDesign.sdc" --lib-path "ResearchDesign_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.211ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ResearchDesign_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.747ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.252ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.444ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.445ms
API generation phase: Elapsed time ==> 2s.057ms
Dependency generation phase: Elapsed time ==> 0s.022ms
Cleanup phase: Elapsed time ==> 0s.000ms
