
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max INF

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------

==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dco (input port)
Endpoint: clockp[1] (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.01    0.00    0.00    0.00 v dco (in)
                                         dco (net)
                  0.00    0.00    0.00 v input2/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
    26    0.32    1.30    3.10    3.10 v input2/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         net2 (net)
                  1.30    0.00    3.10 v _30_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_4)
     2    0.02    0.17    0.70    3.80 ^ _30_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_4)
                                         dstage[9].id.trim[0] (net)
                  0.17    0.00    3.80 ^ dstage[9].id.delayen0/EN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.21    0.31    4.12 v dstage[9].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.in (net)
                  0.21    0.00    4.12 v dstage[10].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.42    4.54 ^ dstage[10].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[10].id.d1 (net)
                  0.16    0.00    4.54 ^ dstage[10].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05    4.59 v dstage[10].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[10].id.d2 (net)
                  0.06    0.00    4.59 v dstage[10].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.30    0.48    5.07 ^ dstage[10].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.out (net)
                  0.30    0.00    5.07 ^ dstage[11].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36    5.43 v dstage[11].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[11].id.d1 (net)
                  0.15    0.00    5.43 v dstage[11].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.08    0.05    5.49 ^ dstage[11].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[11].id.d2 (net)
                  0.08    0.00    5.49 ^ dstage[11].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.22    0.45    5.94 v dstage[11].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[11].id.out (net)
                  0.22    0.00    5.94 v iss.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     4    0.05    0.14    0.47    6.41 ^ iss.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[0].id.in (net)
                  0.87    0.00    6.41 ^ dstage[0].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.38    6.79 v dstage[0].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[0].id.d1 (net)
                  0.14    0.00    6.79 v dstage[0].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05    6.83 ^ dstage[0].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[0].id.d2 (net)
                  0.06    0.00    6.83 ^ dstage[0].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.22    0.45    7.29 v dstage[0].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.out (net)
                  0.22    0.00    7.29 v dstage[1].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.42    7.71 ^ dstage[1].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[1].id.d1 (net)
                  0.16    0.00    7.71 ^ dstage[1].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05    7.76 v dstage[1].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[1].id.d2 (net)
                  0.06    0.00    7.76 v dstage[1].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.32    0.49    8.25 ^ dstage[1].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[1].id.out (net)
                  0.32    0.00    8.25 ^ dstage[2].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36    8.61 v dstage[2].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[2].id.d1 (net)
                  0.15    0.00    8.61 v dstage[2].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.07    0.05    8.66 ^ dstage[2].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[2].id.d2 (net)
                  0.07    0.00    8.66 ^ dstage[2].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.46    9.12 v dstage[2].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[2].id.out (net)
                  0.23    0.00    9.12 v dstage[3].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.43    9.55 ^ dstage[3].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[3].id.d1 (net)
                  0.17    0.00    9.55 ^ dstage[3].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05    9.60 v dstage[3].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[3].id.d2 (net)
                  0.06    0.00    9.60 v dstage[3].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.32    0.50   10.10 ^ dstage[3].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[3].id.out (net)
                  0.32    0.00   10.10 ^ dstage[4].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36   10.46 v dstage[4].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[4].id.d1 (net)
                  0.15    0.00   10.46 v dstage[4].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.08    0.05   10.51 ^ dstage[4].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[4].id.d2 (net)
                  0.08    0.00   10.51 ^ dstage[4].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.46   10.97 v dstage[4].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[4].id.out (net)
                  0.23    0.00   10.97 v dstage[5].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.11    0.43   11.40 ^ dstage[5].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[5].id.d1 (net)
                  0.17    0.00   11.40 ^ dstage[5].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05   11.45 v dstage[5].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[5].id.d2 (net)
                  0.06    0.00   11.45 v dstage[5].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     4    0.05    0.38    0.54   11.99 ^ dstage[5].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[5].id.out (net)
                  0.38    0.00   11.99 ^ dstage[6].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.37   12.35 v dstage[6].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[6].id.d1 (net)
                  0.15    0.00   12.35 v dstage[6].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.07    0.05   12.40 ^ dstage[6].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[6].id.d2 (net)
                  0.07    0.00   12.40 ^ dstage[6].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.46   12.86 v dstage[6].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[6].id.out (net)
                  0.23    0.00   12.86 v dstage[7].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.43   13.29 ^ dstage[7].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[7].id.d1 (net)
                  0.17    0.00   13.29 ^ dstage[7].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.06    0.05   13.34 v dstage[7].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[7].id.d2 (net)
                  0.06    0.00   13.34 v dstage[7].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.30    0.48   13.82 ^ dstage[7].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[7].id.out (net)
                  0.30    0.00   13.82 ^ dstage[8].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36   14.18 v dstage[8].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[8].id.d1 (net)
                  0.15    0.00   14.18 v dstage[8].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.07    0.05   14.23 ^ dstage[8].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[8].id.d2 (net)
                  0.07    0.00   14.23 ^ dstage[8].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.46   14.68 v dstage[8].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[8].id.out (net)
                  0.23    0.00   14.68 v dstage[9].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.38   15.06 ^ dstage[9].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[10].id.in (net)
                  0.30    0.00   15.06 ^ dstage[10].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.36   15.42 v dstage[10].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[10].id.out (net)
                  0.22    0.00   15.42 v dstage[11].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.45   15.87 ^ dstage[11].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[11].id.out (net)
                  0.31    0.00   15.87 ^ iss.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.13    0.39   16.26 v iss.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         iss.d1 (net)
                  0.13    0.00   16.26 v iss.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.13    0.12   16.38 ^ iss.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         iss.d2 (net)
                  0.13    0.00   16.38 ^ iss.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     4    0.05    0.28    0.51   16.89 v iss.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.in (net)
                  0.47    0.00   16.89 v dstage[0].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.52   17.41 ^ dstage[0].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[0].id.out (net)
                  0.30    0.00   17.41 ^ dstage[1].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.36   17.77 v dstage[1].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[1].id.out (net)
                  0.23    0.00   17.77 v dstage[2].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.45   18.23 ^ dstage[2].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[2].id.out (net)
                  0.32    0.00   18.23 ^ dstage[3].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.36   18.59 v dstage[3].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[3].id.out (net)
                  0.23    0.00   18.59 v dstage[4].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.45   19.05 ^ dstage[4].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[4].id.out (net)
                  0.32    0.00   19.05 ^ dstage[5].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     4    0.05    0.12    0.38   19.42 v dstage[5].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[5].id.out (net)
                  0.26    0.00   19.42 v ibufp10/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.03    0.27    0.24   19.66 ^ ibufp10/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         c[1] (net)
                  0.27    0.00   19.66 ^ ibufp11/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     1    0.00    0.07    0.05   19.72 v ibufp11/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                                         net58 (net)
                  0.07    0.00   19.72 v output58/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.01    0.21    2.17   21.89 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[1] (net)
                  0.21    0.00   21.89 v clockp[1] (out)
                                 21.89   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.9490041732788086

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5671

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2669830024242401

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.32179999351501465

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8297

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.64e-03   1.12e-03   2.10e-08   5.76e-03 100.0%
Clock                  0.00e+00   0.00e+00   1.31e-08   1.31e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.64e-03   1.12e-03   3.41e-08   5.76e-03 100.0%
                          80.6%      19.4%       0.0%
