m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2025.2 2025.05, May 31 2025
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/FPGA/verilog-labs/10-clock-divider/simulation/questa
T_opt
!i145 1
!i144 0
!s110 1770459851
VCa1Sb77O4V3o:Y;@AnlXW2
04 9 4 work testbench fast 0
=1-18c04d686960-698712c9-1ef-1308
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U2 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
tCvgOpt 0 defaultOptions 1107585188
n@_opt
OL;O;2025.2;82
vClockDivider
2D:/FPGA/verilog-labs/10-clock-divider/ClockDivider.v
!s110 1770459847
!i10b 1
!s100 7KicOXcJcdzzK=V]L8=D90
IZRIVHCJ]Rj=@zzfa5zEUP3
R1
w1770453836
8D:/FPGA/verilog-labs/10-clock-divider/ClockDivider.v
FD:/FPGA/verilog-labs/10-clock-divider/ClockDivider.v
!i122 0
L0 1 34
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2025.2;82
r1
!s85 0
31
!s108 1770459847.000000
!s107 D:/FPGA/verilog-labs/10-clock-divider/ClockDivider.v|
!s90 -reportprogress|300|-work|work|+incdir+D:/FPGA/verilog-labs/10-clock-divider|D:/FPGA/verilog-labs/10-clock-divider/ClockDivider.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 !s92 -work work +incdir+D:/FPGA/verilog-labs/10-clock-divider -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0 defaultOptions 1085333592
n@clock@divider
vtestbench
2D:/FPGA/verilog-labs/10-clock-divider/testbench.v
!s110 1770459848
!i10b 1
!s100 _@LgoUe@`:b34=FTfNdXd2
I_8F7lB?L_RoHlADDcY7iX0
R1
w1770459652
8D:/FPGA/verilog-labs/10-clock-divider/testbench.v
FD:/FPGA/verilog-labs/10-clock-divider/testbench.v
!i122 1
L0 2 28
R2
R3
r1
!s85 0
31
!s108 1770459848.000000
!s107 D:/FPGA/verilog-labs/10-clock-divider/testbench.v|
!s90 -reportprogress|300|-work|work|+incdir+D:/FPGA/verilog-labs/10-clock-divider|D:/FPGA/verilog-labs/10-clock-divider/testbench.v|
!i113 0
R4
R5
R6
