<stg><name>aes_mix_columns8</name>


<trans_list>

<trans id="103" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %constant_matrix_V_of = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %constant_matrix_V_offset)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_of"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %constant_matrix_V_of, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="4">
<![CDATA[
:2  %zext_ln101 = zext i4 %tmp to i5

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %column_index_0 = phi i3 [ 0, %0 ], [ %column_index, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="column_index_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln103 = icmp eq i3 %column_index_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %column_index = add i3 %column_index_0, 1

]]></Node>
<StgValue><ssdm name="column_index"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln103, label %3, label %arrayctor.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="3">
<![CDATA[
arrayctor.loop.preheader:0  %zext_ln106 = zext i3 %column_index_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:2  %state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.preheader:3  %xor_ln180 = xor i3 %column_index_0, -4

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="3">
<![CDATA[
arrayctor.loop.preheader:4  %zext_ln180_18 = zext i3 %xor_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_18"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:5  %state_matrix_V_addr_5 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_18

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:11  %state_matrix_V_load = load i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:12  %state_matrix_V_load_1 = load i16* %state_matrix_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln120"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
arrayctor.loop.preheader:6  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %column_index_0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:7  %state_matrix_V_addr_6 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_6"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="3">
<![CDATA[
arrayctor.loop.preheader:8  %sext_ln180 = sext i3 %xor_ln180 to i4

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:9  %zext_ln180_19 = zext i4 %sext_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_19"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:10  %state_matrix_V_addr_7 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_19

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_7"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:11  %state_matrix_V_load = load i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:12  %state_matrix_V_load_1 = load i16* %state_matrix_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:13  %state_matrix_V_load_2 = load i16* %state_matrix_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:14  %state_matrix_V_load_3 = load i16* %state_matrix_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_3"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:15  %trunc_ln544 = trunc i16 %state_matrix_V_load to i13

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:16  %trunc_ln544_1 = trunc i16 %state_matrix_V_load_1 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln544_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="3">
<![CDATA[
arrayctor.loop.preheader:1  %zext_ln180 = zext i3 %column_index_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:13  %state_matrix_V_load_2 = load i16* %state_matrix_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_2"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:14  %state_matrix_V_load_3 = load i16* %state_matrix_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:17  %trunc_ln544_2 = trunc i16 %state_matrix_V_load_2 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln544_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:18  %trunc_ln110 = trunc i16 %state_matrix_V_load_3 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.preheader:19  br label %1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %row_index_0 = phi i3 [ 0, %arrayctor.loop.preheader ], [ %row_index, %2 ]

]]></Node>
<StgValue><ssdm name="row_index_0"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln110 = icmp eq i3 %row_index_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %row_index = add i3 %row_index_0, 1

]]></Node>
<StgValue><ssdm name="row_index"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln110, label %.loopexit.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="3">
<![CDATA[
:0  %zext_ln180_20 = zext i3 %row_index_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln180_20"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:1  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="5">
<![CDATA[
:2  %zext_ln180_21 = zext i5 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln180_21"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln180 = add i6 %zext_ln180, %zext_ln180_21

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %add_ln544 = add i5 %zext_ln180_20, %zext_ln101

]]></Node>
<StgValue><ssdm name="add_ln544"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln544 = zext i5 %add_ln544 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %constant_matrix_0_V_1 = getelementptr [12 x i6]* %constant_matrix_0_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="constant_matrix_0_V_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %constant_matrix_1_V_1 = getelementptr [12 x i6]* %constant_matrix_1_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="constant_matrix_1_V_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %constant_matrix_2_V_1 = getelementptr [12 x i6]* %constant_matrix_2_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="constant_matrix_2_V_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %constant_matrix_3_V_1 = getelementptr [12 x i6]* %constant_matrix_3_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="constant_matrix_3_V_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="4">
<![CDATA[
:12  %constant_matrix_0_V_2 = load i6* %constant_matrix_0_V_1, align 1

]]></Node>
<StgValue><ssdm name="constant_matrix_0_V_2"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="4">
<![CDATA[
:19  %constant_matrix_1_V_2 = load i6* %constant_matrix_1_V_1, align 1

]]></Node>
<StgValue><ssdm name="constant_matrix_1_V_2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="4">
<![CDATA[
:26  %constant_matrix_2_V_2 = load i6* %constant_matrix_2_V_1, align 1

]]></Node>
<StgValue><ssdm name="constant_matrix_2_V_2"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="4">
<![CDATA[
:33  %constant_matrix_3_V_2 = load i6* %constant_matrix_3_V_1, align 1

]]></Node>
<StgValue><ssdm name="constant_matrix_3_V_2"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="4">
<![CDATA[
:12  %constant_matrix_0_V_2 = load i6* %constant_matrix_0_V_1, align 1

]]></Node>
<StgValue><ssdm name="constant_matrix_0_V_2"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="6">
<![CDATA[
:13  %trunc_ln78 = trunc i6 %constant_matrix_0_V_2 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
:14  %zext_ln78_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln78, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln78_cast"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:15  %add_ln78 = add i13 %trunc_ln544, %zext_ln78_cast

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="13">
<![CDATA[
:16  %sext_ln78 = sext i13 %add_ln78 to i64

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %multiplication_V_add = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln78

]]></Node>
<StgValue><ssdm name="multiplication_V_add"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="12">
<![CDATA[
:18  %multiplication_V_loa = load i8* %multiplication_V_add, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="4">
<![CDATA[
:19  %constant_matrix_1_V_2 = load i6* %constant_matrix_1_V_1, align 1

]]></Node>
<StgValue><ssdm name="constant_matrix_1_V_2"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="6">
<![CDATA[
:20  %trunc_ln719 = trunc i6 %constant_matrix_1_V_2 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
:21  %zext_ln719_1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_1_cast"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:22  %add_ln719 = add i13 %trunc_ln544_1, %zext_ln719_1_cast

]]></Node>
<StgValue><ssdm name="add_ln719"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="13">
<![CDATA[
:23  %sext_ln719 = sext i13 %add_ln719 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %multiplication_V_add_1 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719

]]></Node>
<StgValue><ssdm name="multiplication_V_add_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="12">
<![CDATA[
:25  %multiplication_V_loa_1 = load i8* %multiplication_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="4">
<![CDATA[
:26  %constant_matrix_2_V_2 = load i6* %constant_matrix_2_V_1, align 1

]]></Node>
<StgValue><ssdm name="constant_matrix_2_V_2"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="6">
<![CDATA[
:27  %trunc_ln719_1 = trunc i6 %constant_matrix_2_V_2 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
:28  %zext_ln719_2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_1, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_2_cast"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %add_ln719_1 = add i13 %trunc_ln544_2, %zext_ln719_2_cast

]]></Node>
<StgValue><ssdm name="add_ln719_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="4">
<![CDATA[
:33  %constant_matrix_3_V_2 = load i6* %constant_matrix_3_V_1, align 1

]]></Node>
<StgValue><ssdm name="constant_matrix_3_V_2"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="6">
<![CDATA[
:34  %trunc_ln719_2 = trunc i6 %constant_matrix_3_V_2 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
:35  %zext_ln719_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_2, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_3_cast"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:36  %add_ln719_2 = add i13 %trunc_ln110, %zext_ln719_3_cast

]]></Node>
<StgValue><ssdm name="add_ln719_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="12">
<![CDATA[
:18  %multiplication_V_loa = load i8* %multiplication_V_add, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="12">
<![CDATA[
:25  %multiplication_V_loa_1 = load i8* %multiplication_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_1"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="13">
<![CDATA[
:30  %sext_ln719_1 = sext i13 %add_ln719_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %multiplication_V_add_2 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_1

]]></Node>
<StgValue><ssdm name="multiplication_V_add_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="12">
<![CDATA[
:32  %multiplication_V_loa_2 = load i8* %multiplication_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_2"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="13">
<![CDATA[
:37  %sext_ln719_2 = sext i13 %add_ln719_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_2"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %multiplication_V_add_3 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_2

]]></Node>
<StgValue><ssdm name="multiplication_V_add_3"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="12">
<![CDATA[
:39  %multiplication_V_loa_3 = load i8* %multiplication_V_add_3, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln180_22 = zext i6 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_22"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %state_matrix_V_addr_8 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_22

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_8"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="12">
<![CDATA[
:32  %multiplication_V_loa_2 = load i8* %multiplication_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_2"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="12">
<![CDATA[
:39  %multiplication_V_loa_3 = load i8* %multiplication_V_add_3, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_3"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40  %xor_ln719 = xor i8 %multiplication_V_loa_1, %multiplication_V_loa

]]></Node>
<StgValue><ssdm name="xor_ln719"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %xor_ln719_1 = xor i8 %multiplication_V_loa_2, %multiplication_V_loa_3

]]></Node>
<StgValue><ssdm name="xor_ln719_1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %xor_ln719_2 = xor i8 %xor_ln719_1, %xor_ln719

]]></Node>
<StgValue><ssdm name="xor_ln719_2"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8">
<![CDATA[
:43  %zext_ln719 = zext i8 %xor_ln719_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln719"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:44  store i16 %zext_ln719, i16* %state_matrix_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
