/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [28:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  reg [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_85z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [22:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = celloutsig_0_17z ? celloutsig_0_0z : celloutsig_0_19z;
  assign celloutsig_0_0z = ~in_data[59];
  assign celloutsig_0_2z = ~in_data[44];
  assign celloutsig_0_3z = ~in_data[74];
  assign celloutsig_0_87z = ~((celloutsig_0_17z | celloutsig_0_56z) & celloutsig_0_85z[2]);
  assign celloutsig_0_88z = ~((celloutsig_0_87z | celloutsig_0_38z) & celloutsig_0_16z[4]);
  assign celloutsig_1_0z = ~((in_data[129] | in_data[125]) & in_data[123]);
  assign celloutsig_0_1z = ~((in_data[15] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_6z[1] | in_data[107]) & celloutsig_1_6z[3]);
  assign celloutsig_0_17z = ~((in_data[0] | celloutsig_0_12z) & celloutsig_0_12z);
  assign celloutsig_0_19z = ~((celloutsig_0_12z | celloutsig_0_12z) & celloutsig_0_6z);
  assign celloutsig_0_38z = ~((celloutsig_0_36z[2] | celloutsig_0_2z) & (celloutsig_0_18z | _00_));
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_6z) & (celloutsig_0_11z[8] | celloutsig_0_8z[1]));
  assign celloutsig_0_30z = celloutsig_0_7z[0] | ~(celloutsig_0_12z);
  assign celloutsig_0_5z = ~(celloutsig_0_3z ^ celloutsig_0_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_2z ^ in_data[24]);
  reg [11:0] _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _19_ <= 12'h000;
    else _19_ <= in_data[60:49];
  assign { _01_, _02_[10:4], _00_, _02_[2:0] } = _19_;
  assign celloutsig_1_4z = in_data[164:162] & celloutsig_1_1z[3:1];
  assign celloutsig_1_5z = { in_data[161:156], celloutsig_1_1z } & { in_data[172:166], celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z } & { _02_[9:4], _00_, _02_[2:0] };
  assign celloutsig_0_7z = { in_data[11:9], celloutsig_0_3z } * in_data[62:59];
  assign celloutsig_1_2z = { in_data[131:129], celloutsig_1_0z, celloutsig_1_0z } * { in_data[137:135], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_23z = { _02_[8:4], _00_, _02_[2], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_9z } * { celloutsig_0_11z[8:0], celloutsig_0_6z };
  assign celloutsig_1_18z = { in_data[175:171], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_10z } != celloutsig_1_14z[20:7];
  assign celloutsig_0_34z = celloutsig_0_11z[8:0] !== { in_data[25:18], celloutsig_0_22z };
  assign celloutsig_1_8z = celloutsig_1_6z[6:3] !== { celloutsig_1_6z[5:3], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[166:162], celloutsig_1_2z } !== { celloutsig_1_7z[2:0], celloutsig_1_6z };
  assign celloutsig_0_85z = ~ celloutsig_0_15z;
  assign celloutsig_1_6z = ~ { celloutsig_1_1z[4:1], celloutsig_1_4z };
  assign celloutsig_1_7z = celloutsig_1_1z[4:1] | celloutsig_1_6z[5:2];
  assign celloutsig_0_9z = & in_data[38:33];
  assign celloutsig_1_19z = & celloutsig_1_6z[1:0];
  assign celloutsig_0_56z = | { celloutsig_0_30z, celloutsig_0_21z, in_data[38:34] };
  assign celloutsig_0_89z = ~^ { _02_[6:5], celloutsig_0_20z, celloutsig_0_66z };
  assign celloutsig_0_18z = ~^ { in_data[62:58], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_36z = { celloutsig_0_23z[8:5], celloutsig_0_34z } << { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_1_1z = in_data[106:101] << in_data[164:159];
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z, 1'h1, celloutsig_1_5z, celloutsig_1_0z } << { celloutsig_1_1z[3:2], 1'h1, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_1z[3:0], 1'h1 } << in_data[189:185];
  assign celloutsig_0_15z = { _02_[5:4], _00_, _02_[2:1] } << { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_21z = celloutsig_0_16z[7:4] << { in_data[34:32], celloutsig_0_9z };
  assign celloutsig_0_8z = in_data[91:82] ^ { _01_, _02_[10:7], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_14z = { celloutsig_1_6z[6:5], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z } ^ { celloutsig_1_11z[22:3], celloutsig_1_0z };
  assign celloutsig_0_14z = { in_data[40:15], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } ^ { in_data[50:42], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_7z[2:1], celloutsig_0_1z } ^ { celloutsig_0_7z[1:0], celloutsig_0_18z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_16z = 11'h000;
    else if (!clkin_data[64]) celloutsig_0_16z = { in_data[17:9], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_6z = ~((in_data[0] & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_5z));
  assign celloutsig_0_66z = ~((celloutsig_0_13z & celloutsig_0_14z[28]) | (celloutsig_0_22z & celloutsig_0_34z));
  assign { _02_[11], _02_[3] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
