Analysis & Synthesis report for top
Wed Nov 24 18:52:55 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |System_Top|Read:Read|State
 11. State Machine - |System_Top|sensor:sensor_inst|FSM:FSM|Right_State
 12. State Machine - |System_Top|Key:Key_2|key_filter:key_filter_1|state
 13. State Machine - |System_Top|Key:Key_1|key_filter:key_filter_1|state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|altsyncram_skm1:FIFOram
 21. Parameter Settings for User Entity Instance: sensor:sensor_inst
 22. Parameter Settings for User Entity Instance: serial:serial
 23. Parameter Settings for User Entity Instance: Read:Read|Encoder:inst1
 24. Parameter Settings for User Entity Instance: Read:Read|Encoder:inst2
 25. Parameter Settings for User Entity Instance: Read:Read|Encoder:inst3
 26. Parameter Settings for User Entity Instance: Read:Read|Encoder:inst4
 27. Parameter Settings for User Entity Instance: drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component
 28. Parameter Settings for User Entity Instance: gui:gui
 29. Parameter Settings for User Entity Instance: lcd:lcd|lcd_driver:u_lcd_driver
 30. scfifo Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "lcd:lcd|lcd_driver:u_lcd_driver"
 32. Port Connectivity Checks: "fir_top:fir_top"
 33. Port Connectivity Checks: "Read:Read|Encoder:inst4"
 34. Port Connectivity Checks: "Read:Read|Encoder:inst3"
 35. Port Connectivity Checks: "serial:serial|uart_byte_tx:uart_byte_tx_2"
 36. Port Connectivity Checks: "dataram:dataram|binTobcd:inst1|adder3:add4"
 37. Port Connectivity Checks: "dataram:dataram|binTobcd:inst1|adder3:add1"
 38. Port Connectivity Checks: "dataram:dataram"
 39. Port Connectivity Checks: "sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1"
 40. Port Connectivity Checks: "sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 24 18:52:55 2021           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; System_Top                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 11,935                                          ;
;     Total combinational functions  ; 7,906                                           ;
;     Dedicated logic registers      ; 4,407                                           ;
; Total registers                    ; 4407                                            ;
; Total pins                         ; 48                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; System_Top         ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; ../rtl/Audio/Read.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/Audio/Read.v                   ;         ;
; ../rtl/Audio/Encoder.v                               ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/Audio/Encoder.v                ;         ;
; ../rtl/key/Beep.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/key/Beep.v                     ;         ;
; ../rtl/fir/m_filter.v                                ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/fir/m_filter.v                 ;         ;
; ../rtl/disp/char/Char.v                              ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v               ;         ;
; ../rtl/fir/fir_top.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/fir/fir_top.v                  ;         ;
; ../rtl/disp/drawwave.v                               ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/disp/drawwave.v                ;         ;
; ../rtl/disp/lcd/lcd_driver.v                         ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/disp/lcd/lcd_driver.v          ;         ;
; ../rtl/disp/lcd/lcd.v                                ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/disp/lcd/lcd.v                 ;         ;
; ../rtl/disp/lcd/clk_div.v                            ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/disp/lcd/clk_div.v             ;         ;
; ../rtl/disp/gui.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/disp/gui.v                     ;         ;
; ../rtl/data_proc/dataram.v                           ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v            ;         ;
; ../rtl/System_Top.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/System_Top.v                   ;         ;
; ../rtl/data_sensor/uart_byte_tx.v                    ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/data_sensor/uart_byte_tx.v     ;         ;
; ../rtl/data_sensor/uart_byte_rx.v                    ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/data_sensor/uart_byte_rx.v     ;         ;
; ../rtl/data_sensor/sensor.v                          ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/data_sensor/sensor.v           ;         ;
; ../rtl/data_sensor/FSM.v                             ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/data_sensor/FSM.v              ;         ;
; ../rtl/key/key_filter.v                              ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/key/key_filter.v               ;         ;
; ../rtl/key/Key.v                                     ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/key/Key.v                      ;         ;
; ../rtl/serial/serial.v                               ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/serial/serial.v                ;         ;
; ../rtl/bintobcd/binTobcd.v                           ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/bintobcd/binTobcd.v            ;         ;
; ../rtl/bintobcd/adder3.v                             ; yes             ; User Verilog HDL File        ; C:/Users/lonely/Desktop/test2/rtl/bintobcd/adder3.v              ;         ;
; ../rtl/fifo/fifo.v                                   ; yes             ; User Wizard-Generated File   ; C:/Users/lonely/Desktop/test2/rtl/fifo/fifo.v                    ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/five.txt   ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/five.txt               ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/six.txt    ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/six.txt                ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/seven.txt  ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/seven.txt              ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/mod.txt    ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/mod.txt                ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/eight.txt  ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/eight.txt              ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/nine.txt   ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/nine.txt               ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/two.txt    ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/two.txt                ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/per.txt    ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/per.txt                ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/four.txt   ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/four.txt               ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/one.txt    ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/one.txt                ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/spo2.txt   ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/spo2.txt               ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/rtime.txt  ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/rtime.txt              ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/zero.txt   ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/zero.txt               ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/hr.txt     ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/hr.txt                 ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/three.txt  ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/three.txt              ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/dw.txt     ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/dw.txt                 ;         ;
; /users/lonely/desktop/test2/rtl/disp/char/review.txt ; yes             ; Auto-Found File              ; /users/lonely/desktop/test2/rtl/disp/char/review.txt             ;         ;
; scfifo.tdf                                           ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf     ;         ;
; a_regfifo.inc                                        ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_regfifo.inc  ;         ;
; a_dpfifo.inc                                         ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_dpfifo.inc   ;         ;
; a_i2fifo.inc                                         ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_i2fifo.inc   ;         ;
; a_fffifo.inc                                         ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_fffifo.inc   ;         ;
; a_f2fifo.inc                                         ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_f2fifo.inc   ;         ;
; aglobal180.inc                                       ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc ;         ;
; db/scfifo_5431.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/lonely/Desktop/test2/prj/db/scfifo_5431.tdf             ;         ;
; db/a_dpfifo_ca31.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/lonely/Desktop/test2/prj/db/a_dpfifo_ca31.tdf           ;         ;
; db/a_fefifo_18e.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/lonely/Desktop/test2/prj/db/a_fefifo_18e.tdf            ;         ;
; db/cntr_fo7.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/lonely/Desktop/test2/prj/db/cntr_fo7.tdf                ;         ;
; db/altsyncram_skm1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/lonely/Desktop/test2/prj/db/altsyncram_skm1.tdf         ;         ;
; db/cntr_3ob.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/lonely/Desktop/test2/prj/db/cntr_3ob.tdf                ;         ;
+------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 11,935    ;
;                                             ;           ;
; Total combinational functions               ; 7906      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 6698      ;
;     -- 3 input functions                    ; 803       ;
;     -- <=2 input functions                  ; 405       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 7574      ;
;     -- arithmetic mode                      ; 332       ;
;                                             ;           ;
; Total registers                             ; 4407      ;
;     -- Dedicated logic registers            ; 4407      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 48        ;
; Total memory bits                           ; 2048      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 4371      ;
; Total fan-out                               ; 43793     ;
; Average fan-out                             ; 3.52      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Entity Name     ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |System_Top                                 ; 7906 (4)            ; 4407 (0)                  ; 2048        ; 0            ; 0       ; 0         ; 48   ; 0            ; |System_Top                                                                                                                                                       ; System_Top      ; work         ;
;    |Beep:Beep|                              ; 45 (45)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|Beep:Beep                                                                                                                                             ; Beep            ; work         ;
;    |Char:Char|                              ; 648 (648)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|Char:Char                                                                                                                                             ; Char            ; work         ;
;    |Key:Key_1|                              ; 43 (1)              ; 33 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|Key:Key_1                                                                                                                                             ; Key             ; work         ;
;       |key_filter:key_filter_1|             ; 42 (42)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|Key:Key_1|key_filter:key_filter_1                                                                                                                     ; key_filter      ; work         ;
;    |Key:Key_2|                              ; 43 (1)              ; 33 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|Key:Key_2                                                                                                                                             ; Key             ; work         ;
;       |key_filter:key_filter_1|             ; 42 (42)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|Key:Key_2|key_filter:key_filter_1                                                                                                                     ; key_filter      ; work         ;
;    |Read:Read|                              ; 53 (47)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|Read:Read                                                                                                                                             ; Read            ; work         ;
;       |Encoder:inst1|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|Read:Read|Encoder:inst1                                                                                                                               ; Encoder         ; work         ;
;       |Encoder:inst2|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|Read:Read|Encoder:inst2                                                                                                                               ; Encoder         ; work         ;
;    |dataram:dataram|                        ; 114 (62)            ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram                                                                                                                                       ; dataram         ; work         ;
;       |binTobcd:inst1|                      ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst1                                                                                                                        ; binTobcd        ; work         ;
;          |adder3:add1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst1|adder3:add1                                                                                                            ; adder3          ; work         ;
;          |adder3:add2|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst1|adder3:add2                                                                                                            ; adder3          ; work         ;
;          |adder3:add3|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst1|adder3:add3                                                                                                            ; adder3          ; work         ;
;          |adder3:add4|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst1|adder3:add4                                                                                                            ; adder3          ; work         ;
;          |adder3:add5|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst1|adder3:add5                                                                                                            ; adder3          ; work         ;
;          |adder3:add6|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst1|adder3:add6                                                                                                            ; adder3          ; work         ;
;          |adder3:add7|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst1|adder3:add7                                                                                                            ; adder3          ; work         ;
;       |binTobcd:inst2|                      ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst2                                                                                                                        ; binTobcd        ; work         ;
;          |adder3:add1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst2|adder3:add1                                                                                                            ; adder3          ; work         ;
;          |adder3:add2|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst2|adder3:add2                                                                                                            ; adder3          ; work         ;
;          |adder3:add3|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst2|adder3:add3                                                                                                            ; adder3          ; work         ;
;          |adder3:add4|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst2|adder3:add4                                                                                                            ; adder3          ; work         ;
;          |adder3:add5|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst2|adder3:add5                                                                                                            ; adder3          ; work         ;
;          |adder3:add6|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst2|adder3:add6                                                                                                            ; adder3          ; work         ;
;          |adder3:add7|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|dataram:dataram|binTobcd:inst2|adder3:add7                                                                                                            ; adder3          ; work         ;
;    |drawwave:drawwave|                      ; 6461 (6426)         ; 4112 (4086)               ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|drawwave:drawwave                                                                                                                                     ; drawwave        ; work         ;
;       |fifo:fifo_inst|                      ; 35 (0)              ; 26 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|drawwave:drawwave|fifo:fifo_inst                                                                                                                      ; fifo            ; work         ;
;          |scfifo:scfifo_component|          ; 35 (0)              ; 26 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;             |scfifo_5431:auto_generated|    ; 35 (0)              ; 26 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated                                                                   ; scfifo_5431     ; work         ;
;                |a_dpfifo_ca31:dpfifo|       ; 35 (1)              ; 26 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo                                              ; a_dpfifo_ca31   ; work         ;
;                   |a_fefifo_18e:fifo_state| ; 18 (10)             ; 10 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|a_fefifo_18e:fifo_state                      ; a_fefifo_18e    ; work         ;
;                      |cntr_fo7:count_usedw| ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw ; cntr_fo7        ; work         ;
;                   |altsyncram_skm1:FIFOram| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|altsyncram_skm1:FIFOram                      ; altsyncram_skm1 ; work         ;
;                   |cntr_3ob:rd_ptr_count|   ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|cntr_3ob:rd_ptr_count                        ; cntr_3ob        ; work         ;
;                   |cntr_3ob:wr_ptr|         ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|cntr_3ob:wr_ptr                              ; cntr_3ob        ; work         ;
;    |gui:gui|                                ; 228 (228)           ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|gui:gui                                                                                                                                               ; gui             ; work         ;
;    |lcd:lcd|                                ; 95 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|lcd:lcd                                                                                                                                               ; lcd             ; work         ;
;       |clk_div:u_clk_div|                   ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|lcd:lcd|clk_div:u_clk_div                                                                                                                             ; clk_div         ; work         ;
;       |lcd_driver:u_lcd_driver|             ; 93 (93)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|lcd:lcd|lcd_driver:u_lcd_driver                                                                                                                       ; lcd_driver      ; work         ;
;    |sensor:sensor_inst|                     ; 134 (0)             ; 99 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|sensor:sensor_inst                                                                                                                                    ; sensor          ; work         ;
;       |FSM:FSM|                             ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|sensor:sensor_inst|FSM:FSM                                                                                                                            ; FSM             ; work         ;
;       |uart_byte_rx:uart_byte_rx_1|         ; 95 (95)             ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1                                                                                                        ; uart_byte_rx    ; work         ;
;       |uart_byte_tx:uart_byte_tx_1|         ; 34 (34)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1                                                                                                        ; uart_byte_tx    ; work         ;
;    |serial:serial|                          ; 38 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|serial:serial                                                                                                                                         ; serial          ; work         ;
;       |uart_byte_tx:uart_byte_tx_2|         ; 38 (38)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |System_Top|serial:serial|uart_byte_tx:uart_byte_tx_2                                                                                                             ; uart_byte_tx    ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|altsyncram_skm1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+--------------------+
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |System_Top|drawwave:drawwave|fifo:fifo_inst ; ../rtl/fifo/fifo.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |System_Top|Read:Read|State                                                                                                            ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; State.00000111 ; State.00000110 ; State.00000101 ; State.00000100 ; State.00000011 ; State.00000010 ; State.00000001 ; State.00000000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; State.00000000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; State.00000001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; State.00000010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; State.00000011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; State.00000100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; State.00000101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; State.00000110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; State.00000111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |System_Top|sensor:sensor_inst|FSM:FSM|Right_State ;
+----------------+----------------+----------------+-----------------+
; Name           ; Right_State.S2 ; Right_State.S1 ; Right_State.S0  ;
+----------------+----------------+----------------+-----------------+
; Right_State.S0 ; 0              ; 0              ; 0               ;
; Right_State.S1 ; 0              ; 1              ; 1               ;
; Right_State.S2 ; 1              ; 0              ; 1               ;
+----------------+----------------+----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |System_Top|Key:Key_2|key_filter:key_filter_1|state     ;
+---------------+---------------+------------+---------------+------------+
; Name          ; state.FILTER1 ; state.DOWN ; state.FILTER0 ; state.IDEL ;
+---------------+---------------+------------+---------------+------------+
; state.IDEL    ; 0             ; 0          ; 0             ; 0          ;
; state.FILTER0 ; 0             ; 0          ; 1             ; 1          ;
; state.DOWN    ; 0             ; 1          ; 0             ; 1          ;
; state.FILTER1 ; 1             ; 0          ; 0             ; 1          ;
+---------------+---------------+------------+---------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |System_Top|Key:Key_1|key_filter:key_filter_1|state     ;
+---------------+---------------+------------+---------------+------------+
; Name          ; state.FILTER1 ; state.DOWN ; state.FILTER0 ; state.IDEL ;
+---------------+---------------+------------+---------------+------------+
; state.IDEL    ; 0             ; 0          ; 0             ; 0          ;
; state.FILTER0 ; 0             ; 0          ; 1             ; 1          ;
; state.DOWN    ; 0             ; 1          ; 0             ; 1          ;
; state.FILTER1 ; 1             ; 0          ; 0             ; 1          ;
+---------------+---------------+------------+---------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+-----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal        ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------+------------------------+
; dataram:dataram|show_bcd[15]                        ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[13]                        ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[14]                        ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[1]                         ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[0]                         ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[3]                         ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[4]                         ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[5]                         ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[6]                         ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[7]                         ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[2]                         ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[19]                        ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[17]                        ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[18]                        ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[12]                        ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[16]                        ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[20]                        ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[21]                        ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[8]                         ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|show_bcd[9]                         ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|proc_data2[1]                       ; dataram:dataram|proc_flag2 ; yes                    ;
; dataram:dataram|proc_data2[2]                       ; dataram:dataram|proc_flag2 ; yes                    ;
; dataram:dataram|proc_data2[3]                       ; dataram:dataram|proc_flag2 ; yes                    ;
; dataram:dataram|proc_data2[4]                       ; dataram:dataram|proc_flag2 ; yes                    ;
; dataram:dataram|proc_data2[5]                       ; dataram:dataram|proc_flag2 ; yes                    ;
; dataram:dataram|proc_data2[6]                       ; dataram:dataram|proc_flag2 ; yes                    ;
; dataram:dataram|proc_data2[7]                       ; dataram:dataram|proc_flag2 ; yes                    ;
; dataram:dataram|proc_data3[1]                       ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|proc_data3[2]                       ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|proc_data3[3]                       ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|proc_data3[4]                       ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|proc_data3[5]                       ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|proc_data3[6]                       ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|proc_data3[7]                       ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|proc_data3[0]                       ; dataram:dataram|proc_flag3 ; yes                    ;
; dataram:dataram|proc_data2[0]                       ; dataram:dataram|proc_flag2 ; yes                    ;
; dataram:dataram|proc_data1[7]                       ; dataram:dataram|proc_flag1 ; yes                    ;
; dataram:dataram|proc_data1[6]                       ; dataram:dataram|proc_flag1 ; yes                    ;
; dataram:dataram|proc_data1[5]                       ; dataram:dataram|proc_flag1 ; yes                    ;
; dataram:dataram|proc_data1[4]                       ; dataram:dataram|proc_flag1 ; yes                    ;
; dataram:dataram|proc_data1[3]                       ; dataram:dataram|proc_flag1 ; yes                    ;
; dataram:dataram|proc_data1[2]                       ; dataram:dataram|proc_flag1 ; yes                    ;
; dataram:dataram|proc_data1[1]                       ; dataram:dataram|proc_flag1 ; yes                    ;
; dataram:dataram|proc_data1[0]                       ; dataram:dataram|proc_flag1 ; yes                    ;
; Number of user-specified and inferred latches = 44  ;                            ;                        ;
+-----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                               ;
+----------------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                                        ;
+----------------------------------------------------------------------+---------------------------------------------------------------------------+
; lcd:lcd|lcd_driver:u_lcd_driver|h_back[0,5,8..10]                    ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_disp[8]                            ; Stuck at VCC due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_disp[0..4]                         ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_total[1,4,6,7]                     ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_sync[2,4..10]                      ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_sync[1]                            ; Stuck at VCC due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_sync[0]                            ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_back[2..4,6..10]                   ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_disp[9,10]                         ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_disp[8]                            ; Stuck at VCC due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_disp[0..3]                         ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_total[5..7,10]                     ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_total[2,3]                         ; Stuck at VCC due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_sync[6,8..10]                      ; Stuck at GND due to stuck port data_in                                    ;
; drawwave:drawwave|midleft[8..10]                                     ; Stuck at GND due to stuck port data_in                                    ;
; drawwave:drawwave|midright[8..10]                                    ; Stuck at GND due to stuck port data_in                                    ;
; fir_top:fir_top|m_filter:m_filter|oda_r[1..8]                        ; Lost fanout                                                               ;
; serial:serial|uart_byte_tx:uart_byte_tx_2|bps_DR[11,13..15]          ; Stuck at GND due to stuck port data_in                                    ;
; serial:serial|uart_byte_tx:uart_byte_tx_2|bps_DR[10]                 ; Stuck at VCC due to stuck port data_in                                    ;
; serial:serial|uart_byte_tx:uart_byte_tx_2|bps_DR[5,7,9]              ; Stuck at GND due to stuck port data_in                                    ;
; serial:serial|uart_byte_tx:uart_byte_tx_2|bps_DR[4]                  ; Stuck at VCC due to stuck port data_in                                    ;
; serial:serial|uart_byte_tx:uart_byte_tx_2|bps_DR[3]                  ; Stuck at GND due to stuck port data_in                                    ;
; serial:serial|uart_byte_tx:uart_byte_tx_2|bps_DR[0,2]                ; Stuck at VCC due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|bps_DR[7,9..15]       ; Stuck at GND due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|bps_DR[6]             ; Stuck at VCC due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|bps_DR[0,1,3,5]       ; Stuck at GND due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|bps_DR[11,13..15]     ; Stuck at GND due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|bps_DR[10]            ; Stuck at VCC due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|bps_DR[5,7,9]         ; Stuck at GND due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|bps_DR[4]             ; Stuck at VCC due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|bps_DR[3]             ; Stuck at GND due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|bps_DR[0,2]           ; Stuck at VCC due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_sync[1,2,4]                        ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_back[2,7]                          ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_disp[10]                           ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_disp[5]                            ; Stuck at VCC due to stuck port data_in                                    ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_total[8]                           ; Stuck at GND due to stuck port data_in                                    ;
; lcd:lcd|clk_div:u_clk_div|div_4_cnt                                  ; Lost fanout                                                               ;
; lcd:lcd|clk_div:u_clk_div|clk_12_5m                                  ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[2][0]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[0][7]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[0][6]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[0][5]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[0][4]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[0][3]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[0][2]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[0][1]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[0][0]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[1][7]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[1][6]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[1][5]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[1][4]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[1][3]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[1][2]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[1][1]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[1][0]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[2][7]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[2][6]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[2][5]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[2][4]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[2][3]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[2][2]                        ; Lost fanout                                                               ;
; fir_top:fir_top|m_filter:m_filter|array[2][1]                        ; Lost fanout                                                               ;
; sensor:sensor_inst|FSM:FSM|data_byte_send[7]                         ; Stuck at VCC due to stuck port data_in                                    ;
; sensor:sensor_inst|FSM:FSM|data_byte_send[4..6]                      ; Stuck at GND due to stuck port data_in                                    ;
; sensor:sensor_inst|FSM:FSM|data_byte_send[3]                         ; Stuck at VCC due to stuck port data_in                                    ;
; sensor:sensor_inst|FSM:FSM|data_byte_send[0,2]                       ; Stuck at GND due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|r_data_byte[0,2,4..6] ; Stuck at GND due to stuck port data_in                                    ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|r_data_byte[3]        ; Merged with sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|r_data_byte[7] ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_disp[9]                            ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_disp[7]                            ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_back[0,5]                          ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_sync[7]                            ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_total[1,4]                         ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_disp[6,7]                          ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_sync[0]                            ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_back[1]                            ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_total[0,2,3,9]                     ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_sync[3]                            ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_sync[5]                            ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_total[10]                          ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_total[0,9]                         ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_back[1]                            ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_total[8]                           ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_disp[6]                            ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_back[3]                            ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_disp[4,5]                          ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_back[4,6]                          ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_total[5]                           ; Merged with lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                     ;
; gui:gui|pixel_data[8..14]                                            ; Merged with gui:gui|pixel_data[15]                                        ;
; gui:gui|pixel_data[0..6]                                             ; Merged with gui:gui|pixel_data[7]                                         ;
; gui:gui|Char_x[7..10]                                                ; Lost fanout                                                               ;
; gui:gui|pixel_data[17..23]                                           ; Merged with gui:gui|pixel_data[16]                                        ;
; gui:gui|Char_n[6]                                                    ; Merged with gui:gui|Char_n[5]                                             ;
; sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|bps_DR[8]             ; Merged with sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|bps_DR[2]      ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|bps_DR[1,6,12]        ; Merged with sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|bps_DR[2]      ;
; serial:serial|uart_byte_tx:uart_byte_tx_2|bps_DR[1,6,12]             ; Merged with sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|bps_DR[2]      ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|bps_DR[8]             ; Merged with sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|bps_DR[4]      ;
; serial:serial|uart_byte_tx:uart_byte_tx_2|bps_DR[8]                  ; Merged with sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|bps_DR[4]      ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_sync[3]                            ; Stuck at GND due to stuck port data_in                                    ;
; drawwave:drawwave|div[9]                                             ; Lost fanout                                                               ;
; drawwave:drawwave|sum[9]                                             ; Lost fanout                                                               ;
; drawwave:drawwave|div[10]                                            ; Lost fanout                                                               ;
; drawwave:drawwave|sum[10]                                            ; Lost fanout                                                               ;
; drawwave:drawwave|wavehright[0..7]                                   ; Lost fanout                                                               ;
; drawwave:drawwave|wavehleft[0..7]                                    ; Lost fanout                                                               ;
; gui:gui|Char_n[5]                                                    ; Stuck at GND due to stuck port data_in                                    ;
; Read:Read|State~4                                                    ; Lost fanout                                                               ;
; Read:Read|State~5                                                    ; Lost fanout                                                               ;
; Read:Read|State~6                                                    ; Lost fanout                                                               ;
; Read:Read|State~7                                                    ; Lost fanout                                                               ;
; Read:Read|State~8                                                    ; Lost fanout                                                               ;
; Read:Read|State~9                                                    ; Lost fanout                                                               ;
; Read:Read|State~10                                                   ; Lost fanout                                                               ;
; Read:Read|State~11                                                   ; Lost fanout                                                               ;
; Total Number of Removed Registers = 242                              ;                                                                           ;
+----------------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                        ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------+
; lcd:lcd|lcd_driver:u_lcd_driver|v_sync[10]   ; Stuck at GND              ; drawwave:drawwave|sum[9], drawwave:drawwave|sum[10]           ;
;                                              ; due to stuck port data_in ;                                                               ;
; lcd:lcd|lcd_driver:u_lcd_driver|h_back[10]   ; Stuck at GND              ; lcd:lcd|clk_div:u_clk_div|clk_12_5m                           ;
;                                              ; due to stuck port data_in ;                                                               ;
; lcd:lcd|lcd_driver:u_lcd_driver|v_disp[10]   ; Stuck at GND              ; gui:gui|Char_n[5]                                             ;
;                                              ; due to stuck port data_in ;                                                               ;
; sensor:sensor_inst|FSM:FSM|data_byte_send[6] ; Stuck at GND              ; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|r_data_byte[6] ;
;                                              ; due to stuck port data_in ;                                                               ;
; sensor:sensor_inst|FSM:FSM|data_byte_send[5] ; Stuck at GND              ; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|r_data_byte[5] ;
;                                              ; due to stuck port data_in ;                                                               ;
; sensor:sensor_inst|FSM:FSM|data_byte_send[4] ; Stuck at GND              ; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|r_data_byte[4] ;
;                                              ; due to stuck port data_in ;                                                               ;
; sensor:sensor_inst|FSM:FSM|data_byte_send[2] ; Stuck at GND              ; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|r_data_byte[2] ;
;                                              ; due to stuck port data_in ;                                                               ;
; sensor:sensor_inst|FSM:FSM|data_byte_send[0] ; Stuck at GND              ; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|r_data_byte[0] ;
;                                              ; due to stuck port data_in ;                                                               ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4407  ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 320   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4163  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; Read:Read|Cpin[3]                                        ; 2       ;
; sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|Rs232_Tx  ; 1       ;
; serial:serial|uart_byte_tx:uart_byte_tx_2|Rs232_Tx       ; 1       ;
; Key:Key_1|key_filter:key_filter_1|key_state              ; 2       ;
; Key:Key_2|key_filter:key_filter_1|key_state              ; 2       ;
; sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|bps_DR[2] ; 4       ;
; Total number of inverted registers = 6                   ;         ;
+----------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1|div_cnt[10]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |System_Top|serial:serial|uart_byte_tx:uart_byte_tx_2|div_cnt[5]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|div_cnt[1]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |System_Top|Beep:Beep|delay[26]                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |System_Top|drawwave:drawwave|div[0]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |System_Top|gui:gui|Char_y[1]                                                ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|r_data_byte[7][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|r_data_byte[6][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|r_data_byte[5][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|r_data_byte[4][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|r_data_byte[3][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|r_data_byte[2][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|r_data_byte[1][0] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|r_data_byte[0][2] ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |System_Top|sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1|START_BIT[0]      ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |System_Top|gui:gui|Char_x[6]                                                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |System_Top|gui:gui|Char_n[3]                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |System_Top|Read:Read|Cpin[0]                                                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |System_Top|gui:gui|Char_n[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux18                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux19                                          ;
; 4:1                ; 104 bits  ; 208 LEs       ; 208 LEs              ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux23                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux18                                          ;
; 8:1                ; 120 bits  ; 600 LEs       ; 600 LEs              ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux18                                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux21                                          ;
; 501:1              ; 8 bits    ; 2672 LEs      ; 2672 LEs             ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|wave                                           ;
; 16:1               ; 48 bits   ; 480 LEs       ; 480 LEs              ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux20                                          ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux17                                          ;
; 46:1               ; 8 bits    ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux30                                          ;
; 64:1               ; 16 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux23                                          ;
; 54:1               ; 8 bits    ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux9                                           ;
; 57:1               ; 8 bits    ; 304 LEs       ; 304 LEs              ; 0 LEs                  ; No         ; |System_Top|drawwave:drawwave|Mux20                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|altsyncram_skm1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor:sensor_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; BAUD           ; 010   ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial:serial ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; Baud_Serial    ; 010   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Read:Read|Encoder:inst1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; mod            ; 0     ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Read:Read|Encoder:inst2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; mod            ; 1     ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Read:Read|Encoder:inst3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; mod            ; 0     ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Read:Read|Encoder:inst4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; mod            ; 1     ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                         ;
+-------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                               ;
; lpm_width               ; 8            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_5431  ; Untyped                                                      ;
+-------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gui:gui        ;
+----------------+--------------------------+-----------------+
; Parameter Name ; Value                    ; Type            ;
+----------------+--------------------------+-----------------+
; WHITE          ; 111111111111111111111111 ; Unsigned Binary ;
; BLACK          ; 000000000000000000000000 ; Unsigned Binary ;
; RED            ; 111111110000000000000000 ; Unsigned Binary ;
; GREEN          ; 000000001111111100000000 ; Unsigned Binary ;
; BLUE           ; 000000000000000011111111 ; Unsigned Binary ;
; CYAN           ; 000000001111111111111111 ; Unsigned Binary ;
; YELLOW         ; 111111111111111100000000 ; Unsigned Binary ;
; BX             ; 111111111111111111001101 ; Unsigned Binary ;
+----------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd:lcd|lcd_driver:u_lcd_driver ;
+----------------+-------------+-----------------------------------------------+
; Parameter Name ; Value       ; Type                                          ;
+----------------+-------------+-----------------------------------------------+
; H_SYNC_4342    ; 00000101001 ; Unsigned Binary                               ;
; H_BACK_4342    ; 00000000010 ; Unsigned Binary                               ;
; H_DISP_4342    ; 00111100000 ; Unsigned Binary                               ;
; H_FRONT_4342   ; 00000000010 ; Unsigned Binary                               ;
; H_TOTAL_4342   ; 01000001101 ; Unsigned Binary                               ;
; V_SYNC_4342    ; 00000001010 ; Unsigned Binary                               ;
; V_BACK_4342    ; 00000000010 ; Unsigned Binary                               ;
; V_DISP_4342    ; 00100010000 ; Unsigned Binary                               ;
; V_FRONT_4342   ; 00000000010 ; Unsigned Binary                               ;
; V_TOTAL_4342   ; 00100011110 ; Unsigned Binary                               ;
; H_SYNC_7084    ; 00010000000 ; Unsigned Binary                               ;
; H_BACK_7084    ; 00001011000 ; Unsigned Binary                               ;
; H_DISP_7084    ; 01100100000 ; Unsigned Binary                               ;
; H_FRONT_7084   ; 00000101000 ; Unsigned Binary                               ;
; H_TOTAL_7084   ; 10000100000 ; Unsigned Binary                               ;
; V_SYNC_7084    ; 00000000010 ; Unsigned Binary                               ;
; V_BACK_7084    ; 00000100001 ; Unsigned Binary                               ;
; V_DISP_7084    ; 00111100000 ; Unsigned Binary                               ;
; V_FRONT_7084   ; 00000001010 ; Unsigned Binary                               ;
; V_TOTAL_7084   ; 01000001101 ; Unsigned Binary                               ;
; H_SYNC_7016    ; 00000010100 ; Unsigned Binary                               ;
; H_BACK_7016    ; 00010001100 ; Unsigned Binary                               ;
; H_DISP_7016    ; 10000000000 ; Unsigned Binary                               ;
; H_FRONT_7016   ; 00010100000 ; Unsigned Binary                               ;
; H_TOTAL_7016   ; 10101000000 ; Unsigned Binary                               ;
; V_SYNC_7016    ; 00000000011 ; Unsigned Binary                               ;
; V_BACK_7016    ; 00000010100 ; Unsigned Binary                               ;
; V_DISP_7016    ; 01001011000 ; Unsigned Binary                               ;
; V_FRONT_7016   ; 00000001100 ; Unsigned Binary                               ;
; V_TOTAL_7016   ; 01001111011 ; Unsigned Binary                               ;
; H_SYNC_1018    ; 00000001010 ; Unsigned Binary                               ;
; H_BACK_1018    ; 00001010000 ; Unsigned Binary                               ;
; H_DISP_1018    ; 10100000000 ; Unsigned Binary                               ;
; H_FRONT_1018   ; 00001000110 ; Unsigned Binary                               ;
; H_TOTAL_1018   ; 10110100000 ; Unsigned Binary                               ;
; V_SYNC_1018    ; 00000000011 ; Unsigned Binary                               ;
; V_BACK_1018    ; 00000001010 ; Unsigned Binary                               ;
; V_DISP_1018    ; 01100100000 ; Unsigned Binary                               ;
; V_FRONT_1018   ; 00000001010 ; Unsigned Binary                               ;
; V_TOTAL_1018   ; 01100110111 ; Unsigned Binary                               ;
; H_SYNC_4384    ; 00010000000 ; Unsigned Binary                               ;
; H_BACK_4384    ; 00001011000 ; Unsigned Binary                               ;
; H_DISP_4384    ; 01100100000 ; Unsigned Binary                               ;
; H_FRONT_4384   ; 00000101000 ; Unsigned Binary                               ;
; H_TOTAL_4384   ; 10000100000 ; Unsigned Binary                               ;
; V_SYNC_4384    ; 00000000010 ; Unsigned Binary                               ;
; V_BACK_4384    ; 00000100001 ; Unsigned Binary                               ;
; V_DISP_4384    ; 00111100000 ; Unsigned Binary                               ;
; V_FRONT_4384   ; 00000001010 ; Unsigned Binary                               ;
; V_TOTAL_4384   ; 01000001101 ; Unsigned Binary                               ;
+----------------+-------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                          ;
+----------------------------+----------------------------------------------------------+
; Name                       ; Value                                                    ;
+----------------------------+----------------------------------------------------------+
; Number of entity instances ; 1                                                        ;
; Entity Instance            ; drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                             ;
;     -- lpm_width           ; 8                                                        ;
;     -- LPM_NUMWORDS        ; 256                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                      ;
;     -- USE_EAB             ; ON                                                       ;
+----------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:lcd|lcd_driver:u_lcd_driver"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; h_disp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v_disp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "fir_top:fir_top" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; pass ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Read:Read|Encoder:inst4"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; code ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Read:Read|Encoder:inst3"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; code ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial:serial|uart_byte_tx:uart_byte_tx_2"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; baud_set[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_set[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_set[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Tx_Done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_state  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "dataram:dataram|binTobcd:inst1|adder3:add4" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; x[3] ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "dataram:dataram|binTobcd:inst1|adder3:add1" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; x[3] ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataram:dataram"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; proc_data2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; proc_flag2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; proc_data3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; show_wave  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1" ;
+-------------+-------+----------+-------------------------------------------+
; Port        ; Type  ; Severity ; Details                                   ;
+-------------+-------+----------+-------------------------------------------+
; baud_set[2] ; Input ; Info     ; Stuck at GND                              ;
; baud_set[1] ; Input ; Info     ; Stuck at VCC                              ;
; baud_set[0] ; Input ; Info     ; Stuck at GND                              ;
+-------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; baud_set[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; baud_set[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; baud_set[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Tx_Done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_state  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 4407                        ;
;     CLR               ; 102                         ;
;     CLR SCLR          ; 104                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 4043                        ;
;     ENA CLR           ; 57                          ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SLD           ; 7                           ;
;     SLD               ; 9                           ;
;     plain             ; 28                          ;
; cycloneiii_io_obuf    ; 24                          ;
; cycloneiii_lcell_comb ; 7910                        ;
;     arith             ; 332                         ;
;         2 data inputs ; 229                         ;
;         3 data inputs ; 103                         ;
;     normal            ; 7578                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 700                         ;
;         4 data inputs ; 6698                        ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 8.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Nov 24 18:52:17 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/audio/read.v
    Info (12023): Found entity 1: Read File: C:/Users/lonely/Desktop/test2/rtl/Audio/Read.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/audio/encoder.v
    Info (12023): Found entity 1: Encoder File: C:/Users/lonely/Desktop/test2/rtl/Audio/Encoder.v Line: 1
Warning (10229): Verilog HDL Expression warning at Beep.v(19): truncated literal to match 8 bits File: C:/Users/lonely/Desktop/test2/rtl/key/Beep.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/key/beep.v
    Info (12023): Found entity 1: Beep File: C:/Users/lonely/Desktop/test2/rtl/key/Beep.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/fir/m_filter.v
    Info (12023): Found entity 1: m_filter File: C:/Users/lonely/Desktop/test2/rtl/fir/m_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/disp/char/char.v
    Info (12023): Found entity 1: Char File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/fir/fir_top.v
    Info (12023): Found entity 1: fir_top File: C:/Users/lonely/Desktop/test2/rtl/fir/fir_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/disp/drawwave.v
    Info (12023): Found entity 1: drawwave File: C:/Users/lonely/Desktop/test2/rtl/disp/drawwave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/disp/lcd/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver File: C:/Users/lonely/Desktop/test2/rtl/disp/lcd/lcd_driver.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/disp/lcd/lcd.v
    Info (12023): Found entity 1: lcd File: C:/Users/lonely/Desktop/test2/rtl/disp/lcd/lcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/disp/lcd/clk_div.v
    Info (12023): Found entity 1: clk_div File: C:/Users/lonely/Desktop/test2/rtl/disp/lcd/clk_div.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/disp/gui.v
    Info (12023): Found entity 1: gui File: C:/Users/lonely/Desktop/test2/rtl/disp/gui.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/data_proc/dataram.v
    Info (12023): Found entity 1: dataram File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/system_top.v
    Info (12023): Found entity 1: System_Top File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/data_sensor/uart_byte_tx.v
    Info (12023): Found entity 1: uart_byte_tx File: C:/Users/lonely/Desktop/test2/rtl/data_sensor/uart_byte_tx.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/data_sensor/uart_byte_rx.v
    Info (12023): Found entity 1: uart_byte_rx File: C:/Users/lonely/Desktop/test2/rtl/data_sensor/uart_byte_rx.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/data_sensor/sensor.v
    Info (12023): Found entity 1: sensor File: C:/Users/lonely/Desktop/test2/rtl/data_sensor/sensor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/data_sensor/fsm.v
    Info (12023): Found entity 1: FSM File: C:/Users/lonely/Desktop/test2/rtl/data_sensor/FSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/key/key_filter.v
    Info (12023): Found entity 1: key_filter File: C:/Users/lonely/Desktop/test2/rtl/key/key_filter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/key/key.v
    Info (12023): Found entity 1: Key File: C:/Users/lonely/Desktop/test2/rtl/key/Key.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/serial/serial.v
    Info (12023): Found entity 1: serial File: C:/Users/lonely/Desktop/test2/rtl/serial/serial.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/bintobcd/bintobcd.v
    Info (12023): Found entity 1: binTobcd File: C:/Users/lonely/Desktop/test2/rtl/bintobcd/binTobcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/bintobcd/adder3.v
    Info (12023): Found entity 1: adder3 File: C:/Users/lonely/Desktop/test2/rtl/bintobcd/adder3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/lonely/desktop/test2/rtl/fifo/fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/lonely/Desktop/test2/rtl/fifo/fifo.v Line: 39
Info (12127): Elaborating entity "System_Top" for the top level hierarchy
Info (12128): Elaborating entity "Key" for hierarchy "Key:Key_1" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 85
Info (12128): Elaborating entity "key_filter" for hierarchy "Key:Key_1|key_filter:key_filter_1" File: C:/Users/lonely/Desktop/test2/rtl/key/Key.v Line: 20
Info (12128): Elaborating entity "sensor" for hierarchy "sensor:sensor_inst" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 108
Info (12128): Elaborating entity "FSM" for hierarchy "sensor:sensor_inst|FSM:FSM" File: C:/Users/lonely/Desktop/test2/rtl/data_sensor/sensor.v Line: 25
Info (12128): Elaborating entity "uart_byte_tx" for hierarchy "sensor:sensor_inst|uart_byte_tx:uart_byte_tx_1" File: C:/Users/lonely/Desktop/test2/rtl/data_sensor/sensor.v Line: 36
Info (12128): Elaborating entity "uart_byte_rx" for hierarchy "sensor:sensor_inst|uart_byte_rx:uart_byte_rx_1" File: C:/Users/lonely/Desktop/test2/rtl/data_sensor/sensor.v Line: 45
Info (12128): Elaborating entity "dataram" for hierarchy "dataram:dataram" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 128
Info (10041): Inferred latch for "show_bcd[0]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[1]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[2]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[3]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[4]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[5]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[6]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[7]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[8]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[9]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[10]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[11]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[12]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[13]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[14]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[15]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[16]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[17]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[18]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[19]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[20]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[21]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[22]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "show_bcd[23]" at dataram.v(63) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 63
Info (10041): Inferred latch for "proc_data3[0]" at dataram.v(49) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 49
Info (10041): Inferred latch for "proc_data3[1]" at dataram.v(49) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 49
Info (10041): Inferred latch for "proc_data3[2]" at dataram.v(49) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 49
Info (10041): Inferred latch for "proc_data3[3]" at dataram.v(49) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 49
Info (10041): Inferred latch for "proc_data3[4]" at dataram.v(49) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 49
Info (10041): Inferred latch for "proc_data3[5]" at dataram.v(49) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 49
Info (10041): Inferred latch for "proc_data3[6]" at dataram.v(49) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 49
Info (10041): Inferred latch for "proc_data3[7]" at dataram.v(49) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 49
Info (10041): Inferred latch for "proc_data2[0]" at dataram.v(46) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 46
Info (10041): Inferred latch for "proc_data2[1]" at dataram.v(46) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 46
Info (10041): Inferred latch for "proc_data2[2]" at dataram.v(46) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 46
Info (10041): Inferred latch for "proc_data2[3]" at dataram.v(46) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 46
Info (10041): Inferred latch for "proc_data2[4]" at dataram.v(46) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 46
Info (10041): Inferred latch for "proc_data2[5]" at dataram.v(46) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 46
Info (10041): Inferred latch for "proc_data2[6]" at dataram.v(46) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 46
Info (10041): Inferred latch for "proc_data2[7]" at dataram.v(46) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 46
Info (10041): Inferred latch for "proc_data1[0]" at dataram.v(42) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 42
Info (10041): Inferred latch for "proc_data1[1]" at dataram.v(42) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 42
Info (10041): Inferred latch for "proc_data1[2]" at dataram.v(42) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 42
Info (10041): Inferred latch for "proc_data1[3]" at dataram.v(42) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 42
Info (10041): Inferred latch for "proc_data1[4]" at dataram.v(42) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 42
Info (10041): Inferred latch for "proc_data1[5]" at dataram.v(42) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 42
Info (10041): Inferred latch for "proc_data1[6]" at dataram.v(42) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 42
Info (10041): Inferred latch for "proc_data1[7]" at dataram.v(42) File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 42
Info (12128): Elaborating entity "binTobcd" for hierarchy "dataram:dataram|binTobcd:inst1" File: C:/Users/lonely/Desktop/test2/rtl/data_proc/dataram.v Line: 56
Info (12128): Elaborating entity "adder3" for hierarchy "dataram:dataram|binTobcd:inst1|adder3:add1" File: C:/Users/lonely/Desktop/test2/rtl/bintobcd/binTobcd.v Line: 9
Info (12128): Elaborating entity "serial" for hierarchy "serial:serial" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 137
Info (12128): Elaborating entity "Read" for hierarchy "Read:Read" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 150
Info (12128): Elaborating entity "Encoder" for hierarchy "Read:Read|Encoder:inst1" File: C:/Users/lonely/Desktop/test2/rtl/Audio/Read.v Line: 130
Info (12128): Elaborating entity "Encoder" for hierarchy "Read:Read|Encoder:inst2" File: C:/Users/lonely/Desktop/test2/rtl/Audio/Read.v Line: 141
Info (12128): Elaborating entity "fir_top" for hierarchy "fir_top:fir_top" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 162
Info (12128): Elaborating entity "m_filter" for hierarchy "fir_top:fir_top|m_filter:m_filter" File: C:/Users/lonely/Desktop/test2/rtl/fir/fir_top.v Line: 44
Warning (10230): Verilog HDL assignment warning at m_filter.v(23): truncated value with size 32 to match size of target (9) File: C:/Users/lonely/Desktop/test2/rtl/fir/m_filter.v Line: 23
Info (12128): Elaborating entity "drawwave" for hierarchy "drawwave:drawwave" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 176
Info (12128): Elaborating entity "fifo" for hierarchy "drawwave:drawwave|fifo:fifo_inst" File: C:/Users/lonely/Desktop/test2/rtl/disp/drawwave.v Line: 44
Info (12128): Elaborating entity "scfifo" for hierarchy "drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component" File: C:/Users/lonely/Desktop/test2/rtl/fifo/fifo.v Line: 76
Info (12130): Elaborated megafunction instantiation "drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component" File: C:/Users/lonely/Desktop/test2/rtl/fifo/fifo.v Line: 76
Info (12133): Instantiated megafunction "drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component" with the following parameter: File: C:/Users/lonely/Desktop/test2/rtl/fifo/fifo.v Line: 76
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5431.tdf
    Info (12023): Found entity 1: scfifo_5431 File: C:/Users/lonely/Desktop/test2/prj/db/scfifo_5431.tdf Line: 24
Info (12128): Elaborating entity "scfifo_5431" for hierarchy "drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ca31.tdf
    Info (12023): Found entity 1: a_dpfifo_ca31 File: C:/Users/lonely/Desktop/test2/prj/db/a_dpfifo_ca31.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_ca31" for hierarchy "drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo" File: C:/Users/lonely/Desktop/test2/prj/db/scfifo_5431.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf
    Info (12023): Found entity 1: a_fefifo_18e File: C:/Users/lonely/Desktop/test2/prj/db/a_fefifo_18e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_18e" for hierarchy "drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|a_fefifo_18e:fifo_state" File: C:/Users/lonely/Desktop/test2/prj/db/a_dpfifo_ca31.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf
    Info (12023): Found entity 1: cntr_fo7 File: C:/Users/lonely/Desktop/test2/prj/db/cntr_fo7.tdf Line: 25
Info (12128): Elaborating entity "cntr_fo7" for hierarchy "drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw" File: C:/Users/lonely/Desktop/test2/prj/db/a_fefifo_18e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_skm1.tdf
    Info (12023): Found entity 1: altsyncram_skm1 File: C:/Users/lonely/Desktop/test2/prj/db/altsyncram_skm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_skm1" for hierarchy "drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|altsyncram_skm1:FIFOram" File: C:/Users/lonely/Desktop/test2/prj/db/a_dpfifo_ca31.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf
    Info (12023): Found entity 1: cntr_3ob File: C:/Users/lonely/Desktop/test2/prj/db/cntr_3ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_3ob" for hierarchy "drawwave:drawwave|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5431:auto_generated|a_dpfifo_ca31:dpfifo|cntr_3ob:rd_ptr_count" File: C:/Users/lonely/Desktop/test2/prj/db/a_dpfifo_ca31.tdf Line: 42
Info (12128): Elaborating entity "Beep" for hierarchy "Beep:Beep" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 193
Info (12128): Elaborating entity "gui" for hierarchy "gui:gui" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 210
Info (12128): Elaborating entity "Char" for hierarchy "Char:Char" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 218
Warning (10240): Verilog HDL Always Construct warning at Char.v(86): inferring latch(es) for variable "zi_96", which holds its previous value in one or more paths through the always construct File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at Char.v(86): inferring latch(es) for variable "zi_64", which holds its previous value in one or more paths through the always construct File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at Char.v(86): inferring latch(es) for variable "SPO2_r", which holds its previous value in one or more paths through the always construct File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at Char.v(86): inferring latch(es) for variable "HR_r", which holds its previous value in one or more paths through the always construct File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at Char.v(86): inferring latch(es) for variable "zi_16", which holds its previous value in one or more paths through the always construct File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 86
Warning (10030): Net "Zero.data_a" at Char.v(17) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 17
Warning (10030): Net "Zero.waddr_a" at Char.v(17) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 17
Warning (10030): Net "One.data_a" at Char.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 18
Warning (10030): Net "One.waddr_a" at Char.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 18
Warning (10030): Net "Two.data_a" at Char.v(19) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 19
Warning (10030): Net "Two.waddr_a" at Char.v(19) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 19
Warning (10030): Net "Three.data_a" at Char.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 20
Warning (10030): Net "Three.waddr_a" at Char.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 20
Warning (10030): Net "Four.data_a" at Char.v(21) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 21
Warning (10030): Net "Four.waddr_a" at Char.v(21) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 21
Warning (10030): Net "Five.data_a" at Char.v(22) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 22
Warning (10030): Net "Five.waddr_a" at Char.v(22) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 22
Warning (10030): Net "Six.data_a" at Char.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 23
Warning (10030): Net "Six.waddr_a" at Char.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 23
Warning (10030): Net "Seven.data_a" at Char.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 24
Warning (10030): Net "Seven.waddr_a" at Char.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 24
Warning (10030): Net "Eight.data_a" at Char.v(25) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 25
Warning (10030): Net "Eight.waddr_a" at Char.v(25) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 25
Warning (10030): Net "Nine.data_a" at Char.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 26
Warning (10030): Net "Nine.waddr_a" at Char.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 26
Warning (10030): Net "Per.data_a" at Char.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 27
Warning (10030): Net "Per.waddr_a" at Char.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 27
Warning (10030): Net "HR.data_a" at Char.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 30
Warning (10030): Net "HR.waddr_a" at Char.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 30
Warning (10030): Net "SPO2.data_a" at Char.v(31) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 31
Warning (10030): Net "SPO2.waddr_a" at Char.v(31) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 31
Warning (10030): Net "TPM.data_a" at Char.v(32) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 32
Warning (10030): Net "TPM.waddr_a" at Char.v(32) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 32
Warning (10030): Net "review.data_a" at Char.v(33) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 33
Warning (10030): Net "review.waddr_a" at Char.v(33) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 33
Warning (10030): Net "r_time.data_a" at Char.v(34) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 34
Warning (10030): Net "r_time.waddr_a" at Char.v(34) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 34
Warning (10030): Net "mod.data_a" at Char.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 35
Warning (10030): Net "mod.waddr_a" at Char.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 35
Warning (10030): Net "Zero.we_a" at Char.v(17) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 17
Warning (10030): Net "One.we_a" at Char.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 18
Warning (10030): Net "Two.we_a" at Char.v(19) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 19
Warning (10030): Net "Three.we_a" at Char.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 20
Warning (10030): Net "Four.we_a" at Char.v(21) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 21
Warning (10030): Net "Five.we_a" at Char.v(22) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 22
Warning (10030): Net "Six.we_a" at Char.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 23
Warning (10030): Net "Seven.we_a" at Char.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 24
Warning (10030): Net "Eight.we_a" at Char.v(25) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 25
Warning (10030): Net "Nine.we_a" at Char.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 26
Warning (10030): Net "Per.we_a" at Char.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 27
Warning (10030): Net "HR.we_a" at Char.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 30
Warning (10030): Net "SPO2.we_a" at Char.v(31) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 31
Warning (10030): Net "TPM.we_a" at Char.v(32) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 32
Warning (10030): Net "review.we_a" at Char.v(33) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 33
Warning (10030): Net "r_time.we_a" at Char.v(34) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 34
Warning (10030): Net "mod.we_a" at Char.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 35
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:lcd" File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 237
Info (12128): Elaborating entity "clk_div" for hierarchy "lcd:lcd|clk_div:u_clk_div" File: C:/Users/lonely/Desktop/test2/rtl/disp/lcd/lcd.v Line: 46
Info (12128): Elaborating entity "lcd_driver" for hierarchy "lcd:lcd|lcd_driver:u_lcd_driver" File: C:/Users/lonely/Desktop/test2/rtl/disp/lcd/lcd.v Line: 68
Info (276014): Found 11 instances of uninferred RAM logic
    Info (276004): RAM logic "Char:Char|Zero" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 17
    Info (276004): RAM logic "Char:Char|One" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 18
    Info (276004): RAM logic "Char:Char|Two" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 19
    Info (276004): RAM logic "Char:Char|Three" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 20
    Info (276004): RAM logic "Char:Char|Four" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 21
    Info (276004): RAM logic "Char:Char|Five" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 22
    Info (276004): RAM logic "Char:Char|Six" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 23
    Info (276004): RAM logic "Char:Char|Seven" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 24
    Info (276004): RAM logic "Char:Char|Eight" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 25
    Info (276004): RAM logic "Char:Char|Nine" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 26
    Info (276004): RAM logic "Char:Char|Per" is uninferred due to inappropriate RAM size File: C:/Users/lonely/Desktop/test2/rtl/disp/char/Char.v Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Users/lonely/Desktop/test2/rtl/Audio/Read.v Line: 25
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_hs" is stuck at VCC File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 28
    Warning (13410): Pin "lcd_vs" is stuck at VCC File: C:/Users/lonely/Desktop/test2/rtl/System_Top.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 66 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lcd:lcd|clk_div:u_clk_div|Selector0" File: C:/Users/lonely/Desktop/test2/rtl/disp/lcd/clk_div.v Line: 57
Info (144001): Generated suppressed messages file C:/Users/lonely/Desktop/test2/prj/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12020 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 16 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 11964 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Wed Nov 24 18:52:55 2021
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lonely/Desktop/test2/prj/output_files/top.map.smsg.


