Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: ad9226_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ad9226_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ad9226_test"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : ad9226_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\test\fifo_test\fifo_wr.v" into library work
Parsing module <fifo_wr>.
Analyzing Verilog file "E:\test\fifo_test\fifo_rd.v" into library work
Parsing module <FIFO_rd>.
Analyzing Verilog file "E:\ad\30_ad9226_test\ipcore_dir\fifo_28_1024.v" into library work
Parsing module <fifo_28_1024>.
Analyzing Verilog file "E:\30_ad9226_test\rtl\uarttx.v" into library work
Parsing module <uarttx>.
Analyzing Verilog file "E:\30_ad9226_test\rtl\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\30_ad9226_test\rtl\bcd.v" into library work
Parsing module <bcd>.
Analyzing Verilog file "E:\test\fifo_test\FIFO_top.v" into library work
Parsing module <FIFO_top>.
Analyzing Verilog file "E:\30_ad9226_test\rtl\volt_cal.v" into library work
Parsing module <volt_cal>.
Analyzing Verilog file "E:\30_ad9226_test\rtl\uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "E:\30_ad9226_test\rtl\ad.v" into library work
Parsing module <ad>.
Analyzing Verilog file "E:\30_ad9226_test\rtl\ad9226_test.v" into library work
Parsing module <ad9226_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ad9226_test>.

Elaborating module <clkdiv>.

Elaborating module <ad>.

Elaborating module <volt_cal>.

Elaborating module <bcd>.
WARNING:HDLCompiler:189 - "E:\30_ad9226_test\rtl\volt_cal.v" Line 68: Size mismatch in connection of port <hex>. Formal port size is 17-bit while actual signal size is 16-bit.

Elaborating module <FIFO_top>.

Elaborating module <fifo_wr>.

Elaborating module <FIFO_rd>.

Elaborating module <fifo_28_1024>.
WARNING:HDLCompiler:1499 - "E:\ad\30_ad9226_test\ipcore_dir\fifo_28_1024.v" Line 39: Empty module <fifo_28_1024> remains a black box.
WARNING:HDLCompiler:1127 - "E:\test\fifo_test\FIFO_top.v" Line 60: Assignment to full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\test\fifo_test\FIFO_top.v" Line 63: Assignment to almost_empty ignored, since the identifier is never used

Elaborating module <uart>.
WARNING:HDLCompiler:91 - "E:\30_ad9226_test\rtl\uart.v" Line 25: Signal <uart_stat> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\30_ad9226_test\rtl\uart.v" Line 30: Signal <rdata> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\30_ad9226_test\rtl\uart.v" Line 31: Signal <rdata> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\30_ad9226_test\rtl\uart.v" Line 33: Signal <rdata> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\30_ad9226_test\rtl\uart.v" Line 34: Signal <rdata> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\30_ad9226_test\rtl\uart.v" Line 35: Signal <rdata> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <uarttx>.
WARNING:HDLCompiler:1127 - "E:\30_ad9226_test\rtl\uart.v" Line 142: Assignment to idle ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ad9226_test>.
    Related source file is "E:\30_ad9226_test\rtl\ad9226_test.v".
WARNING:Xst:647 - Input <rx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ad9226_test> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\30_ad9226_test\rtl\clkdiv.v".
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <clkout>.
    Found 16-bit adder for signal <cnt[15]_GND_2_o_add_4_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <ad>.
    Related source file is "E:\30_ad9226_test\rtl\ad.v".
    Found 12-bit register for signal <ad_ch1>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <ad> synthesized.

Synthesizing Unit <volt_cal>.
    Related source file is "E:\30_ad9226_test\rtl\volt_cal.v".
    Found 8-bit register for signal <ch1_sig>.
    Found 13-bit register for signal <ch1_reg>.
    Found 15-bit register for signal <ch1_data_reg<26:11>[25:11]>.
    Found 15-bit register for signal <ch1_vol<15:0>>.
    Found 13-bit subtractor for signal <GND_4_o_GND_4_o_add_3_OUT> created at line 34.
    Found 13x13-bit multiplier for signal <n0020> created at line 58.
    WARNING:Xst:2404 -  FFs/Latches <ch1_data_reg<20:15>> (without init value) have a constant value of 0 in block <volt_cal>.
    WARNING:Xst:2404 -  FFs/Latches <ch1_vol<15:0><26:26>> (without init value) have a constant value of 0 in block <volt_cal>.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <volt_cal> synthesized.

Synthesizing Unit <bcd>.
    Related source file is "E:\30_ad9226_test\rtl\bcd.v".
    Found 18-bit register for signal <rhexd>.
    Found 14-bit register for signal <rhexc>.
    Found 10-bit register for signal <rhexb>.
    Found 4-bit register for signal <rhexa>.
    Found 4-bit register for signal <resa<3:0>>.
    Found 4-bit register for signal <resb<3:0>>.
    Found 4-bit register for signal <resc<3:0>>.
    Found 4-bit register for signal <resd<3:0>>.
    Found 16-bit register for signal <n0078>.
    Found 3-bit register for signal <rese>.
    Found 16-bit adder for signal <hex[15]_GND_6_o_add_1_OUT> created at line 20.
    Found 5-bit adder for signal <n0166[4:0]> created at line 109.
    Found 6-bit adder for signal <BUS_0057_GND_6_o_add_31_OUT> created at line 111.
    Found 6-bit adder for signal <BUS_0057_GND_6_o_add_33_OUT> created at line 113.
    Found 6-bit adder for signal <BUS_0057_GND_6_o_add_35_OUT> created at line 115.
    Found 5-bit adder for signal <n0181[4:0]> created at line 109.
    Found 6-bit adder for signal <BUS_0117_GND_6_o_add_43_OUT> created at line 111.
    Found 6-bit adder for signal <BUS_0117_GND_6_o_add_45_OUT> created at line 113.
    Found 6-bit adder for signal <BUS_0117_GND_6_o_add_47_OUT> created at line 115.
    Found 3-bit adder for signal <n0196[2:0]> created at line 109.
    Found 5-bit adder for signal <n0199[4:0]> created at line 109.
    Found 6-bit adder for signal <n0203> created at line 109.
    Found 6-bit adder for signal <BUS_0178_GND_6_o_add_55_OUT> created at line 111.
    Found 6-bit adder for signal <BUS_0178_GND_6_o_add_57_OUT> created at line 113.
    Found 6-bit adder for signal <BUS_0178_GND_6_o_add_59_OUT> created at line 115.
    Found 3-bit adder for signal <n0211[2:0]> created at line 109.
    Found 5-bit adder for signal <n0151> created at line 109.
    Found 6-bit adder for signal <n0160> created at line 111.
    Found 6-bit adder for signal <n0159> created at line 113.
    Found 6-bit adder for signal <n0158> created at line 115.
    Found 3-bit adder for signal <n0223[2:0]> created at line 103.
    Found 6-bit adder for signal <_n0309> created at line 109.
    Found 6-bit adder for signal <n0173> created at line 109.
    Found 6-bit adder for signal <_n0311> created at line 109.
    Found 6-bit adder for signal <n0188> created at line 109.
    Found 16x14-bit Read Only RAM for signal <rhex[2][3]_PWR_6_o_wide_mux_19_OUT>
    Found 16x10-bit Read Only RAM for signal <rhex[1][3]_PWR_6_o_wide_mux_22_OUT>
    Found 8x18-bit Read Only RAM for signal <_n0307>
    Found 6-bit comparator greater for signal <GND_6_o_BUS_0057_LessThan_31_o> created at line 110
    Found 6-bit comparator greater for signal <GND_6_o_BUS_0057_LessThan_33_o> created at line 112
    Found 6-bit comparator greater for signal <GND_6_o_BUS_0057_LessThan_35_o> created at line 114
    Found 6-bit comparator greater for signal <GND_6_o_BUS_0117_LessThan_43_o> created at line 110
    Found 6-bit comparator greater for signal <GND_6_o_BUS_0117_LessThan_45_o> created at line 112
    Found 6-bit comparator greater for signal <GND_6_o_BUS_0117_LessThan_47_o> created at line 114
    Found 6-bit comparator greater for signal <GND_6_o_BUS_0178_LessThan_55_o> created at line 110
    Found 6-bit comparator greater for signal <GND_6_o_BUS_0178_LessThan_57_o> created at line 112
    Found 6-bit comparator greater for signal <GND_6_o_BUS_0178_LessThan_59_o> created at line 114
    Found 5-bit comparator greater for signal <PWR_6_o_BUS_0237_LessThan_66_o> created at line 110
    Found 5-bit comparator greater for signal <PWR_6_o_BUS_0237_LessThan_68_o> created at line 112
    Found 5-bit comparator greater for signal <GND_6_o_BUS_0237_LessThan_70_o> created at line 114
    WARNING:Xst:2404 -  FFs/Latches <rese<3:3>> (without init value) have a constant value of 0 in block <bcd>.
    Summary:
	inferred   3 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bcd> synthesized.

Synthesizing Unit <FIFO_top>.
    Related source file is "E:\test\fifo_test\FIFO_top.v".
INFO:Xst:3210 - "E:\test\fifo_test\FIFO_top.v" line 52: Output port <full> of the instance <f1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\test\fifo_test\FIFO_top.v" line 52: Output port <almost_empty> of the instance <f1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <FIFO_top> synthesized.

Synthesizing Unit <fifo_wr>.
    Related source file is "E:\test\fifo_test\fifo_wr.v".
    Found 1-bit register for signal <wr_en>.
    Found 28-bit register for signal <din>.
    Found 1-bit register for signal <flag>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <fifo_wr> synthesized.

Synthesizing Unit <FIFO_rd>.
    Related source file is "E:\test\fifo_test\fifo_rd.v".
    Found 1-bit register for signal <rdreq>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FIFO_rd> synthesized.

Synthesizing Unit <uart>.
    Related source file is "E:\30_ad9226_test\rtl\uart.v".
WARNING:Xst:647 - Input <rdata<19:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\30_ad9226_test\rtl\uart.v" line 138: Output port <idle> of the instance <u1> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <uart_cnt>.
    Found 3-bit register for signal <uart_stat>.
    Found 9-bit register for signal <k>.
    Found 8-bit register for signal <txdata>.
    Found 1-bit register for signal <wrsig>.
    Found finite state machine <FSM_0> for signal <uart_stat>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n_INV_41_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <n0210> created at line 31.
    Found 7-bit adder for signal <n0212> created at line 33.
    Found 7-bit adder for signal <n0214> created at line 34.
    Found 7-bit adder for signal <n0216> created at line 35.
    Found 9-bit adder for signal <k[8]_GND_11_o_add_25_OUT> created at line 115.
    Found 16-bit adder for signal <uart_cnt[15]_GND_11_o_add_26_OUT> created at line 118.
    Found 8-bit 13-to-1 multiplexer for signal <k[3]_X_10_o_wide_mux_22_OUT> created at line 108.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<9><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<9><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<9><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<9><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<9><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<9><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<9><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<8><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<8><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<8><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<8><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<8><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<8><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<8><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<8><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<7><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<7><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<7><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<7><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<6><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_ad<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred  38 Latch(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart> synthesized.

Synthesizing Unit <uarttx>.
    Related source file is "E:\30_ad9226_test\rtl\uarttx.v".
        paritymode = 1'b0
    Found 1-bit register for signal <wrsigrise>.
    Found 1-bit register for signal <send>.
    Found 1-bit register for signal <tx>.
    Found 1-bit register for signal <idle>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <presult>.
    Found 1-bit register for signal <wrsigbuf>.
    Found 8-bit adder for signal <cnt[7]_GND_116_o_add_5_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <uarttx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x10-bit single-port Read Only RAM                   : 1
 16x14-bit single-port Read Only RAM                   : 1
 8x18-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 13x13-bit multiplier                                  : 1
# Adders/Subtractors                                   : 33
 13-bit subtractor                                     : 1
 16-bit adder                                          : 4
 3-bit adder                                           : 3
 5-bit adder                                           : 4
 6-bit adder                                           : 15
 7-bit adder                                           : 4
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 34
 1-bit register                                        : 12
 10-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 1
 15-bit register                                       : 2
 16-bit register                                       : 4
 18-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 5
 8-bit register                                        : 3
 9-bit register                                        : 1
# Latches                                              : 38
 1-bit latch                                           : 38
# Comparators                                          : 12
 5-bit comparator greater                              : 3
 6-bit comparator greater                              : 9
# Multiplexers                                         : 19
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 12
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ch1_sig_4> in Unit <u2> is equivalent to the following 2 FFs/Latches, which will be removed : <ch1_sig_6> <ch1_sig_7> 
INFO:Xst:2261 - The FF/Latch <ch1_sig_0> in Unit <u2> is equivalent to the following 2 FFs/Latches, which will be removed : <ch1_sig_3> <ch1_sig_5> 
WARNING:Xst:1710 - FF/Latch <ch1_sig_0> (without init value) has a constant value of 1 in block <u2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ch1_sig_4> (without init value) has a constant value of 0 in block <u2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_19> (without init value) has a constant value of 0 in block <wr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_24> (without init value) has a constant value of 0 in block <wr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_26> (without init value) has a constant value of 0 in block <wr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_27> (without init value) has a constant value of 0 in block <wr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<8>_7> (without init value) has a constant value of 0 in block <u3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<6>_5> (without init value) has a constant value of 1 in block <u3>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <bcd>.
	The following adders/subtractors are grouped into adder tree <Madd_n02031> :
 	<Madd_n0196[2:0]> in block <bcd>, 	<Madd_n0199[4:0]> in block <bcd>, 	<Madd_n0203> in block <bcd>.
	The following adders/subtractors are grouped into adder tree <Madd_n01881> :
 	<Madd_n0181[4:0]> in block <bcd>, 	<Madd__n0311> in block <bcd>.
	The following adders/subtractors are grouped into adder tree <Madd_n01731> :
 	<Madd_n0166[4:0]> in block <bcd>, 	<Madd__n0309> in block <bcd>.
INFO:Xst:3231 - The small RAM <Mram_rhex[2][3]_PWR_6_o_wide_mux_19_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0078<11:8>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_rhex[1][3]_PWR_6_o_wide_mux_22_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0078<7:4>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0307> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 18-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0078<14:12>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bcd> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
Unit <uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x10-bit single-port distributed Read Only RAM       : 1
 16x14-bit single-port distributed Read Only RAM       : 1
 8x18-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 13x13-bit multiplier                                  : 1
# Adders/Subtractors                                   : 21
 13-bit subtractor                                     : 1
 16-bit adder                                          : 2
 3-bit adder                                           : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 10
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Adder Trees                                          : 3
 6-bit / 4-inputs adder tree                           : 3
# Counters                                             : 3
 16-bit up counter                                     : 2
 9-bit up counter                                      : 1
# Registers                                            : 216
 Flip-Flops                                            : 216
# Comparators                                          : 12
 5-bit comparator greater                              : 3
 6-bit comparator greater                              : 9
# Multiplexers                                         : 18
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 12
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ch1_sig_0> (without init value) has a constant value of 1 in block <volt_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1_sig_3> (without init value) has a constant value of 1 in block <volt_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1_sig_4> (without init value) has a constant value of 0 in block <volt_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1_sig_5> (without init value) has a constant value of 1 in block <volt_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1_sig_6> (without init value) has a constant value of 0 in block <volt_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1_sig_7> (without init value) has a constant value of 0 in block <volt_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<8>_7> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<6>_5> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u3/FSM_0> on signal <uart_stat[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
-------------------
WARNING:Xst:1710 - FF/Latch <rhexc_0> (without init value) has a constant value of 0 in block <bcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rhexb_0> (without init value) has a constant value of 0 in block <bcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rhexd_0> (without init value) has a constant value of 0 in block <bcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rhexd_11> (without init value) has a constant value of 0 in block <bcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rhexd_12> (without init value) has a constant value of 0 in block <bcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rhex_0_15> (without init value) has a constant value of 0 in block <bcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<9>_6> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<9>_5> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<9>_4> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<8>_6> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<8>_5> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<8>_4> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<7>_6> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<7>_5> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<7>_4> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<5>_4> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<5>_6> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_ad<5>_5> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rhexd_10> in Unit <bcd> is equivalent to the following FF/Latch, which will be removed : <rhexd_17> 
INFO:Xst:2261 - The FF/Latch <rhexd_1> in Unit <bcd> is equivalent to the following FF/Latch, which will be removed : <rhexd_4> 
INFO:Xst:2261 - The FF/Latch <rhexb_1> in Unit <bcd> is equivalent to the following FF/Latch, which will be removed : <rhexb_4> 
INFO:Xst:2261 - The FF/Latch <rhexd_2> in Unit <bcd> is equivalent to the following FF/Latch, which will be removed : <rhexd_14> 
INFO:Xst:2261 - The FF/Latch <rhexd_5> in Unit <bcd> is equivalent to the following FF/Latch, which will be removed : <rhexd_6> 
INFO:Xst:2261 - The FF/Latch <rhexd_13> in Unit <bcd> is equivalent to the following FF/Latch, which will be removed : <rhexd_16> 
INFO:Xst:2261 - The FF/Latch <rhexc_1> in Unit <bcd> is equivalent to the following FF/Latch, which will be removed : <rhexc_4> 

Optimizing unit <ad> ...

Optimizing unit <ad9226_test> ...

Optimizing unit <volt_cal> ...

Optimizing unit <bcd> ...

Optimizing unit <fifo_wr> ...

Optimizing unit <uart> ...

Optimizing unit <uarttx> ...
WARNING:Xst:1710 - FF/Latch <instance_name/wr1/din_27> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <instance_name/wr1/din_26> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <instance_name/wr1/din_24> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <instance_name/wr1/din_19> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/k_8> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/k_7> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/k_6> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/k_5> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/k_4> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/uart_cnt_15> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/uart_cnt_14> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/uart_cnt_13> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/uart_cnt_12> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/uart_cnt_11> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/uart_cnt_10> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/uart_cnt_9> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u3/uart_cnt_8> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u2/bcd1_ist/rese_2> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <instance_name/wr1/din_18> (without init value) has a constant value of 0 in block <ad9226_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <instance_name/wr1/din_25> in Unit <ad9226_test> is equivalent to the following 2 FFs/Latches, which will be removed : <instance_name/wr1/din_23> <instance_name/wr1/din_20> 
INFO:Xst:2261 - The FF/Latch <u0/clkout> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/clkout> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_0> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_0> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_1> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_1> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_2> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_2> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_3> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_3> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_4> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_4> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_5> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_5> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_6> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_6> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_7> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_7> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_8> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_8> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_9> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_9> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_10> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_10> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_11> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_11> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_12> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_12> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_13> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_13> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_14> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_14> 
INFO:Xst:2261 - The FF/Latch <u0/cnt_15> in Unit <ad9226_test> is equivalent to the following FF/Latch, which will be removed : <u3/u0/cnt_15> 
INFO:Xst:3203 - The FF/Latch <u2/ch1_sig_2> in Unit <ad9226_test> is the opposite to the following FF/Latch, which will be removed : <u2/ch1_sig_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ad9226_test, actual ratio is 1.
FlipFlop u2/bcd1_ist/rhexb_1 has been replicated 3 time(s)
FlipFlop u2/bcd1_ist/rhexc_1 has been replicated 1 time(s)
FlipFlop u2/bcd1_ist/rhexd_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <ad9226_test> :
	Found 3-bit shift register for signal <u2/bcd1_ist/resa_0>.
	Found 2-bit shift register for signal <u2/bcd1_ist/rhexa_3>.
	Found 2-bit shift register for signal <u2/bcd1_ist/rhexa_2>.
	Found 2-bit shift register for signal <u2/bcd1_ist/rhexa_1>.
Unit <ad9226_test> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 154
 Flip-Flops                                            : 154
# Shift Registers                                      : 4
 2-bit shift register                                  : 3
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ad9226_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 400
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 24
#      LUT2                        : 26
#      LUT3                        : 48
#      LUT4                        : 41
#      LUT5                        : 35
#      LUT6                        : 116
#      MUXCY                       : 37
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 181
#      FD                          : 72
#      FDC                         : 1
#      FDE                         : 11
#      FDR                         : 39
#      FDRE                        : 33
#      FDS                         : 1
#      LD                          : 24
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 16
#      IBUF                        : 14
#      OBUF                        : 2
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 1
#      fifo_28_1024                : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             181  out of  54576     0%  
 Number of Slice LUTs:                  314  out of  27288     1%  
    Number used as Logic:               310  out of  27288     1%  
    Number used as Memory:                4  out of   6408     0%  
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    374
   Number with an unused Flip Flop:     193  out of    374    51%  
   Number with an unused LUT:            60  out of    374    16%  
   Number of fully used LUT-FF pairs:   121  out of    374    32%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  16  out of    218     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
u0/clkout                          | BUFG                   | 38    |
clk50m                             | IBUF+BUFG              | 124   |
u3/uart_stat_FSM_FFd2              | BUFG                   | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 18.404ns (Maximum Frequency: 54.336MHz)
   Minimum input arrival time before clock: 4.468ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: 4.921ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50m'
  Clock period: 18.404ns (frequency: 54.336MHz)
  Total number of paths / destination ports: 24623167 / 161
-------------------------------------------------------------------------
Delay:               18.404ns (Levels of Logic = 15)
  Source:            u2/bcd1_ist/rhexc_1 (FF)
  Destination:       u2/bcd1_ist/rese_1 (FF)
  Source Clock:      clk50m rising
  Destination Clock: clk50m rising

  Data Path: u2/bcd1_ist/rhexc_1 to u2/bcd1_ist/rese_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.525   1.369  u2/bcd1_ist/rhexc_1 (u2/bcd1_ist/rhexc_1)
     LUT2:I0->O            2   0.250   0.834  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd1_lut<1>1 (u2/bcd1_ist/ADDERTREE_INTERNAL_Madd1_lut<1>)
     LUT6:I4->O           11   0.250   1.039  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21 (u2/bcd1_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2)
     LUT6:I5->O            1   0.254   0.910  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW1 (N156)
     LUT6:I3->O           11   0.235   1.039  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0> (u2/bcd1_ist/ADDERTREE_INTERNAL_Madd3_lut<0>)
     LUT6:I5->O            5   0.254   1.296  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>31 (u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_lut<0>3)
     LUT6:I0->O            1   0.254   0.000  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_G (N186)
     MUXF7:I1->O           6   0.175   0.876  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4 (u2/bcd1_ist/ADDERTREE_INTERNAL_Madd5_cy<0>3)
     LUT6:I5->O            6   0.254   0.984  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>_SW0 (N15)
     LUT6:I4->O            1   0.250   0.790  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd6_lut<0>_SW8 (N128)
     LUT6:I4->O           15   0.250   1.155  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd8_lut<0>21 (u2/bcd1_ist/ADDERTREE_INTERNAL_Madd8_lut<0>2)
     LUT6:I5->O            6   0.254   0.984  u2/bcd1_ist/ADDERTREE_INTERNAL_Madd8_xor<0>42 (u2/bcd1_ist/ADDERTREE_INTERNAL_Madd_38)
     LUT6:I4->O            8   0.250   1.172  u2/bcd1_ist/Madd_n01511 (u2/bcd1_ist/Madd_n01511)
     LUT5:I2->O            2   0.235   1.002  u2/bcd1_ist/Madd_n0151_xor<0>41 (u2/bcd1_ist/n0151<3>)
     LUT6:I2->O            1   0.254   0.682  u2/bcd1_ist/Madd_n0223[2:0]_xor<1>11_SW0 (N132)
     LUT6:I5->O            1   0.254   0.000  u2/bcd1_ist/Madd_n0223[2:0]_xor<1>11 (u2/bcd1_ist/n0223[2:0]<1>)
     FD:D                      0.074          u2/bcd1_ist/rese_1
    ----------------------------------------
    Total                     18.404ns (4.272ns logic, 14.132ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0/clkout'
  Clock period: 6.404ns (frequency: 156.152MHz)
  Total number of paths / destination ports: 505 / 67
-------------------------------------------------------------------------
Delay:               6.404ns (Levels of Logic = 5)
  Source:            u3/u1/cnt_4 (FF)
  Destination:       u3/u1/presult (FF)
  Source Clock:      u0/clkout rising
  Destination Clock: u0/clkout rising

  Data Path: u3/u1/cnt_4 to u3/u1/presult
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.297  u3/u1/cnt_4 (u3/u1/cnt_4)
     LUT3:I0->O            2   0.235   0.726  u3/u1/cnt[7]_presult_Select_36_o311 (u3/u1/cnt[7]_presult_Select_36_o31)
     LUT6:I5->O            1   0.254   0.958  u3/u1/cnt[7]_presult_Select_36_o3 (u3/u1/cnt[7]_presult_Select_36_o3)
     LUT6:I2->O            1   0.254   0.910  u3/u1/cnt[7]_presult_Select_36_o5 (u3/u1/cnt[7]_presult_Select_36_o5)
     LUT6:I3->O            1   0.235   0.682  u3/u1/cnt[7]_presult_Select_36_o6 (u3/u1/cnt[7]_presult_Select_36_o)
     LUT3:I2->O            1   0.254   0.000  u3/u1/presult_rstpot (u3/u1/presult_rstpot)
     FD:D                      0.074          u3/u1/presult
    ----------------------------------------
    Total                      6.404ns (1.831ns logic, 4.573ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0/clkout'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              4.468ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       instance_name/rd1/rdreq (FF)
  Destination Clock: u0/clkout rising

  Data Path: reset_n to instance_name/rd1/rdreq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   0.840  reset_n_IBUF (reset_n_IBUF)
     INV:I->O             36   0.255   1.586  instance_name/rd1/rst_n_inv1_INV_0 (instance_name/rd1/rst_n_inv)
     FDC:CLR                   0.459          instance_name/rd1/rdreq
    ----------------------------------------
    Total                      4.468ns (2.042ns logic, 2.426ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50m'
  Total number of paths / destination ports: 57 / 56
-------------------------------------------------------------------------
Offset:              4.468ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       instance_name/wr1/din_25 (FF)
  Destination Clock: clk50m rising

  Data Path: reset_n to instance_name/wr1/din_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   0.840  reset_n_IBUF (reset_n_IBUF)
     INV:I->O             36   0.255   1.586  instance_name/rd1/rst_n_inv1_INV_0 (instance_name/rd1/rst_n_inv)
     FDRE:R                    0.459          instance_name/wr1/din_0
    ----------------------------------------
    Total                      4.468ns (2.042ns logic, 2.426ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u3/uart_stat_FSM_FFd2'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.717ns (Levels of Logic = 0)
  Source:            instance_name/f1:dout<12> (PAD)
  Destination:       u3/uart_ad<5>_0 (LATCH)
  Destination Clock: u3/uart_stat_FSM_FFd2 rising

  Data Path: instance_name/f1:dout<12> to u3/uart_ad<5>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    fifo_28_1024:dout<12>    1   0.000   0.681  instance_name/f1 (rdata<12>)
     LD:D                      0.036          u3/uart_ad<5>_0
    ----------------------------------------
    Total                      0.717ns (0.036ns logic, 0.681ns route)
                                       (5.0% logic, 95.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0/clkout'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            u3/u1/tx (FF)
  Destination:       tx (PAD)
  Source Clock:      u0/clkout rising

  Data Path: u3/u1/tx to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.525   0.725  u3/u1/tx (u3/u1/tx)
     OBUF:I->O                 2.912          tx_OBUF (tx)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50m'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              1.206ns (Levels of Logic = 0)
  Source:            u0/clkout (FF)
  Destination:       instance_name/f1:rd_clk (PAD)
  Source Clock:      clk50m rising

  Data Path: u0/clkout to instance_name/f1:rd_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  u0/clkout (u0/clkout)
    fifo_28_1024:rd_clk        0.000          instance_name/f1
    ----------------------------------------
    Total                      1.206ns (0.525ns logic, 0.681ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               4.921ns (Levels of Logic = 2)
  Source:            clk50m (PAD)
  Destination:       ad1_clk (PAD)

  Data Path: clk50m to ad1_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  clk50m_IBUF (ad1_clk_OBUF)
     OBUF:I->O                 2.912          ad1_clk_OBUF (ad1_clk)
    ----------------------------------------
    Total                      4.921ns (4.240ns logic, 0.681ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50m         |   18.404|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0/clkout
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
u0/clkout            |    6.404|         |         |         |
u3/uart_stat_FSM_FFd2|    3.672|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.44 secs
 
--> 

Total memory usage is 264404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  107 (   0 filtered)
Number of infos    :   35 (   0 filtered)

