0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.sim/sim_1/behav/xsim/glbl.v,1544106880,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.srcs/sim_1/new/tb_sr_ff_160_163.v,1665469110,verilog,,,,tb_sr_ff_160_163,,,,,,,,
D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.srcs/sources_1/new/sr_ff_160_163.v,1668230602,verilog,,D:/HDL_PRAC/Lab/SR_FF_160_163/SR_FF_160_163.srcs/sim_1/new/tb_sr_ff_160_163.v,,sr_ff_160_163,,,,,,,,
