{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608045772259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608045772269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 16:22:51 2020 " "Processing started: Tue Dec 15 16:22:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608045772269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608045772269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pruebaLVDS -c pruebaLVDS " "Command: quartus_sta pruebaLVDS -c pruebaLVDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608045772269 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608045772607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608045773721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608045773722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045773773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045773773 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pruebaLVDS.sdc " "Synopsys Design Constraints File file not found: 'pruebaLVDS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608045774327 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045774327 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clk50 Clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clk50 Clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin\} -multiply_by 40 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin\} -multiply_by 40 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -phase 270.00 -duty_cycle 13.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -phase 270.00 -duty_cycle 13.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.01 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.01 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -phase 337.50 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -phase 337.50 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[0\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[0\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[1\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[1\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[1\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[1\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[2\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[2\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[2\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[2\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[3\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[3\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[3\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[3\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[4\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[4\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[4\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[4\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[5\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[5\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[5\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[5\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[6\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[6\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[6\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[6\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[7\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[7\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[7\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[7\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|writeclk\}\] " "set_false_path -from \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[0\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[0\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[1\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[1\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[1\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[1\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[2\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[2\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[2\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[2\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[3\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[3\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[3\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[3\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608045774329 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608045774329 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045774330 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1608045774331 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045774332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045774332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045774332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045774332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045774332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045774332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045774332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045774332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045774332 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608045774332 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608045774332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608045774333 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608045774333 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1608045774369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608045774384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608045774384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.921 " "Worst-case setup slack is -0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.921              -3.190 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   -0.921              -3.190 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.771               0.000 Clk50  " "   15.771               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  104.660               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "  104.660               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045774389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 Clk50  " "    0.434               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.676               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.981               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "   14.981               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045774394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608045774400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608045774404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.790               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    7.790               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.322               0.000 Clk50  " "    9.322               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.734               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   61.734               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.425               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   62.425               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045774408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045774408 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1608045774415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608045774452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608045778317 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045778435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045778435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045778435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045778435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045778435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045778435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045778435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045778435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045778435 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608045778435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608045778436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608045778442 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608045778442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.827 " "Worst-case setup slack is -0.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827              -2.688 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   -0.827              -2.688 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.776               0.000 Clk50  " "   15.776               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  105.093               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "  105.093               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045778446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.456 " "Worst-case hold slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 Clk50  " "    0.456               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.972               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.760               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "   14.760               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045778452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608045778457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608045778462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.799               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    7.799               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.191               0.000 Clk50  " "    9.191               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.706               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   61.706               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.461               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   62.461               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045778467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045778467 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1608045778473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608045778838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608045780548 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780606 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608045780606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608045780607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.020 " "Worst-case setup slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.020               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.831               0.000 Clk50  " "   17.831               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  106.963               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "  106.963               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045780613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.204 " "Worst-case hold slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 Clk50  " "    0.204               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.152               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.152               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.302               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "   15.302               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045780620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608045780626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608045780633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.797               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    7.797               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 Clk50  " "    9.416               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.071               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   62.071               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.478               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   62.478               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045780640 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1608045780646 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608045780855 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608045780855 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608045780857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.228 " "Worst-case setup slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.228               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.089               0.000 Clk50  " "   18.089               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  107.272               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "  107.272               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045780871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 Clk50  " "    0.185               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.161               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.161               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.220               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "   15.220               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045780877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608045780883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608045780888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.799               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    7.799               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.414               0.000 Clk50  " "    9.414               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.060               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   62.060               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.480               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   62.480               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608045780893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608045780893 ""}
{ "Info" "ISTA_REPORT_TCCS_INFO" "Report TCCS: " "Report TCCS:" { { "Info" "ISTA_REPORT_TCCS_INFO" "Maximum TCCS for all channels: 0.250 " "Maximum TCCS for all channels: 0.250" {  } {  } 0 332107 "%1!s!" 0 0 "Design Software" 0 -1 1608045782219 ""}  } {  } 0 332107 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608045782219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608045782233 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608045782233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1326 " "Peak virtual memory: 1326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608045782321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 16:23:02 2020 " "Processing ended: Tue Dec 15 16:23:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608045782321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608045782321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608045782321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608045782321 ""}
