# ğŸ§© Step 1 â€” Lightweight Handshake Integration  
**(Prefetch Handshake + DMA Read Trigger Migration)**  

---

## ğŸ¯ ëª©ì 
ê¸°ì¡´ ì‹œìŠ¤í…œì€ `sa_core` ëª¨ë“ˆì´ ì§ì ‘ `axi_dma_ctrl`ì— **Read/Write íŠ¸ë¦¬ê±°(`start_rd_wr`)** ë¥¼ ì „ë‹¬í•˜ì—¬  
ë°ì´í„° ì „ì†¡ì„ ìˆœì°¨ì ìœ¼ë¡œ ìˆ˜í–‰í•˜ê³  ìˆì—ˆë‹¤.  

**Step 1** ì˜ ëª©í‘œëŠ” ì´í›„ ë‹¨ê³„ì—ì„œ â€œì—°ì‚°â€“ì „ì†¡ ë³‘ë ¬í™” (Pipelining)â€ë¥¼ êµ¬í˜„í•˜ê¸° ìœ„í•œ ì‚¬ì „ì‘ì—…ìœ¼ë¡œ,  
ì—°ì‚° ëª¨ë“ˆê³¼ DMA ì œì–´ë¶€ ê°„ì— **ê²½ëŸ‰ í•¸ë“œì…°ì´í¬ ì‹ í˜¸ (prefetch / compute)** ë¥¼ ìƒˆë¡œ ì¶”ê°€í•˜ê³ ,  
DMA Read FSMì˜ **ì‹œì‘ íŠ¸ë¦¬ê±°ë¥¼ prefetch ìš”ì²­ ì‹ í˜¸ë¡œ êµì²´**í•˜ëŠ” ê²ƒì´ë‹¤.  

ì´ ë‹¨ê³„ì—ì„œëŠ” **ê¸°ëŠ¥ ë³€í™” ì—†ì´** ê¸°ì¡´ ë™ì‘ê³¼ ë™ì¼í•˜ê²Œ ë™ì‘í•˜ë„ë¡ ë°°ì„ ë§Œ êµ¬ì„±í•˜ë©°,  
ì¶”í›„ ë‹¨ê³„(ìŠ¤ì¼€ì¤„ëŸ¬ FSM ë° ì˜¤ë²„ë© êµ¬í˜„)ë¥¼ ìœ„í•œ êµ¬ì¡°ì  ê¸°ë°˜ì„ ë§ˆë ¨í•œë‹¤.

---

## âš™ï¸ ìˆ˜ì • ë‚´ì—­

### ğŸ”¹ `sa_core_pipeline.sv`
- **ì‹ ê·œ ë‚´ë¶€ ì‹ í˜¸ ì¶”ê°€**
  - `prefetch_req` : DMA Read ìš”ì²­ (pipeline â†’ DMA)
  - `prefetch_done` : DMA Read ì™„ë£Œ (DMA â†’ pipeline)
  - `compute_req` : ì—°ì‚° ì‹œì‘ (pipeline â†’ sa_core)
  - `compute_done` : ì—°ì‚° ì™„ë£Œ (sa_core â†’ pipeline)
- **ì„ì‹œ ë§¤í•‘ (ê¸°ëŠ¥ ë™ì¼ ìœ ì§€)**  
  ê¸°ì¡´ ì‹ í˜¸ë¥¼ ê·¸ëŒ€ë¡œ ì¬ì‚¬ìš©í•˜ì—¬ ë™ì‘ ë³€í™” ì—†ìŒ:
  ```verilog
  assign compute_req   = ap_start;
  assign compute_done  = done_core;
  assign prefetch_req  = (start_rd_wr == 2'b10);
  // prefetch_doneì€ ì»¨íŠ¸ë¡¤ëŸ¬ì—ì„œ ì˜¬ë¼ì˜¤ëŠ” ì™„ë£Œ ì‹ í˜¸ì™€ ë§µí•‘
  // assign prefetch_done = read_done; // ë˜ëŠ” u_dma_ctrl.o_prefetch_done

# ğŸ§© Step 2 â€” ì£¼ì†Œ ë”ë¸”ë§(Address Double-Buffering) + buf_idx í† ê¸€

---

## ğŸ¯ ëª©ì 

**Step 2**ì˜ ëª©í‘œëŠ” **DMA Read ê²½ë¡œì—ì„œ ì£¼ì†Œ ë”ë¸”ë²„í¼ êµ¬ì¡°ë¥¼ ë„ì…**í•˜ì—¬  
ê° íƒ€ì¼ì˜ ë°ì´í„° ë¡œë“œê°€ ëë‚˜ìë§ˆì ë‹¤ìŒ íƒ€ì¼ì˜ ë©”ëª¨ë¦¬ ì£¼ì†Œë¡œ ìë™ ì „í™˜ë˜ë„ë¡ ë§Œë“œëŠ” ê²ƒì´ë‹¤.  
ì´ë•Œ ì¶”ê°€ì ì¸ DMA ì±„ë„ì€ ë§Œë“¤ì§€ ì•Šìœ¼ë©°, ê¸°ì¡´ FSMì„ ìœ ì§€í•œ ì±„ **ì£¼ì†Œ ê´€ë¦¬ë§Œ í™•ì¥**í•œë‹¤.

---

## âš™ï¸ ìˆ˜ì • ë‚´ì—­

### ğŸ”¹ ëŒ€ìƒ íŒŒì¼
`axi_dma_ctrl.sv` (DMA ì œì–´ë¶€)

---

### ğŸ”¹ ë³€ê²½ ê°œìš”

| êµ¬ë¶„ | ë‚´ìš© |
|------|------|
| ì‹ ê·œ ì‹ í˜¸ | `base_addr_current`, `base_addr_next`, `tile_current_index`, `buf_idx`, `tile_stride_rd` |
| í•µì‹¬ ê°œë… | íƒ€ì¼ ë‹¨ìœ„ ì£¼ì†Œ ë”ë¸”ë§ (í•œ íƒ€ì¼ ì¢…ë£Œ ì‹œ `base_addr_current` â† `base_addr_next`) |
| ì˜í–¥ ë²”ìœ„ | DMA Read ê²½ë¡œ (Write FSMì€ ë³€ê²½ ì—†ìŒ) |
| ê¸°ì¡´ FSM | ìœ ì§€ (`ST_IDLE`, `ST_DMA`, `ST_DMA_WAIT`, `ST_DMA_SYNC`, `ST_DMA_DONE`) |

---

### ğŸ”¹ ìˆ˜ì • ìƒì„¸

#### â‘  ë‚´ë¶€ ì‹ í˜¸ ì¶”ê°€
```verilog
logic        buf_idx;                   // 0/1 í† ê¸€
logic [31:0] base_addr_current;         // í˜„ì¬ íƒ€ì¼ base ì£¼ì†Œ
logic [31:0] base_addr_next;            // ë‹¤ìŒ íƒ€ì¼ base ì£¼ì†Œ(ì˜ˆì¸¡)
logic [15:0] tile_current_index;        // í˜„ì¬ íƒ€ì¼ ì¸ë±ìŠ¤
wire [31:0]  tile_stride_rd = {max_req_blk_idx, 6'b0}; // ë¸”ë¡ ìˆ˜ * 64B
```

#### â‘¡ ë‹¨ì¼ always ë¸”ë¡ì—ì„œ ë¦¬ì…‹/ì˜ˆì¸¡/ë¡¤ì˜¤ë²„ í†µí•©
```verilog
wire last_read_of_tile = (req_blk_idx_rd == max_req_blk_idx - 16'd1);
wire tile_read_done    = (read_done && last_read_of_tile);

always_ff @(posedge clk or negedge rstn) begin
  if(~rstn) begin
    buf_idx            <= 1'b0;
    tile_current_index <= '0;
    base_addr_current  <= dram_base_addr_rd;
    base_addr_next     <= dram_base_addr_rd + tile_stride_rd;
  end else begin
    // í”„ë¦¬íŒ¨ì¹˜ ë“¤ì–´ì˜¬ ë•Œ ë‹¤ìŒ íƒ€ì¼ base ì˜ˆì¸¡
    if (i_prefetch_req)
      base_addr_next <= base_addr_current + tile_stride_rd;

    // íƒ€ì¼ ê²½ê³„ì—ì„œ ë¡¤ì˜¤ë²„ ë° buf_idx í† ê¸€
    if (tile_read_done) begin
      buf_idx            <= ~buf_idx;
      base_addr_current  <= base_addr_next;
      tile_current_index <= tile_current_index + 16'd1;
    end
  end
end
```

#### â‘¢ Read ì£¼ì†Œ ìƒì„±ë¶€ ì¹˜í™˜

Read ì£¼ì†Œ ìƒì„±ë¶€ì˜ base ì£¼ì†Œë¥¼ ê¸°ì¡´ì˜ `dram_base_addr_rd` ëŒ€ì‹   
`base_addr_current`ë¡œ ë³€ê²½í•˜ì—¬, íƒ€ì¼ ê²½ê³„ ì‹œ ìë™ìœ¼ë¡œ ìƒˆë¡œìš´ base ì£¼ì†Œì—ì„œ  
ë°ì´í„°ë¥¼ ì½ì–´ì˜¬ ìˆ˜ ìˆë„ë¡ ìˆ˜ì •í•œë‹¤.

```verilog
// ê¸°ì¡´ ì½”ë“œ
assign read_addr = dram_base_addr_rd + {req_blk_idx_rd, 6'b0};

// ë³€ê²½ ì½”ë“œ (Step 2 ì ìš©)
assign read_addr = base_addr_current + {req_blk_idx_rd, 6'b0};
```

## ğŸ§  ë™ì‘ ê°œë… ìš”ì•½

| íƒ€ì´ë° | ë™ì‘ |
|--------|------|
| **Reset í›„** | `base_addr_current` = ì‹œì‘ ì£¼ì†Œ, `base_addr_next` = base + stride |
| **i_prefetch_req â†‘** | ë‹¤ìŒ íƒ€ì¼ baseë¥¼ ì˜ˆì¸¡ (`base_addr_next = base_addr_current + stride`) |
| **íƒ€ì¼ ë‚´ë¶€** | `req_blk_idx_rd`ê°€ 0 â†’ `max_req_blk_idx-1`ê¹Œì§€ ì¦ê°€í•˜ë©° ë¸”ë¡ ë‹¨ìœ„ Read ìˆ˜í–‰ |
| **íƒ€ì¼ ê²½ê³„ (tile_read_done)** | `base_addr_current â† base_addr_next`, `buf_idx` í† ê¸€, `tile_current_index++` |
| **ì´í›„ Read** | ìƒˆë¡œìš´ base ì£¼ì†Œì—ì„œ ë‹¤ì‹œ ì‹œì‘ (`o_read_addr` base ë³€ê²½) |

ğŸ“˜ **ìš”ì•½ ì„¤ëª…:**  
- Step 2ëŠ” ê¸°ì¡´ DMA FSMì„ ë³€ê²½í•˜ì§€ ì•Šê³ , **ì£¼ì†Œ ê³„ì‚° êµ¬ì¡°ë§Œ ì´ì¤‘í™”(double buffering)** í–ˆë‹¤.  
- í•œ íƒ€ì¼ì˜ Readê°€ ëë‚˜ëŠ” ì‹œì (`tile_read_done`)ë§ˆë‹¤ ìë™ìœ¼ë¡œ **ë‹¤ìŒ íƒ€ì¼ base ì£¼ì†Œë¡œ ì „í™˜**ëœë‹¤.  
- `buf_idx`ëŠ” ë‹¨ìˆœíˆ í˜„ì¬/ë‹¤ìŒ ë²„í¼ì˜ êµëŒ€ ì—¬ë¶€ë¥¼ í‘œì‹œí•˜ë©°, ì´í›„ ë‹¨ê³„(ë²„í¼ë§ ìµœì í™”)ì— ì‚¬ìš©ëœë‹¤.

## âœ… ê²€ì¦ í¬ì¸íŠ¸ (ì‹œë®¬ë ˆì´ì…˜ ê¸°ì¤€)

| í•­ëª© | ê¸°ëŒ€ ê²°ê³¼ |
|------|------------|
| **â‘  i_prefetch_req** | í”„ë¦¬íŒ¨ì¹˜ ìš”ì²­ ì‹œì ë§ˆë‹¤ `base_addr_next`ê°€ ê°±ì‹  (`current + stride`) |
| **â‘¡ tile_read_done** | `req_blk_idx_rd == max_req_blk_idx-1` & `i_read_done` ì‹œì ì—ì„œ í„ìŠ¤ ë°œìƒ |
| **â‘¢ base_addr_current** | íƒ€ì¼ ê²½ê³„ ì§í›„ `base_addr_next` ê°’ìœ¼ë¡œ ë¡¤ì˜¤ë²„ |
| **â‘£ buf_idx** | íƒ€ì¼ ê²½ê³„ë§ˆë‹¤ 0â†”1 í† ê¸€ |
| **â‘¤ tile_current_index** | íƒ€ì¼ ê²½ê³„ë§ˆë‹¤ +1 ì¦ê°€ |
| **â‘¥ o_read_addr** | ìƒˆ base ì£¼ì†Œ(ì˜ˆ: 0x00000000 â†’ 0x00000080)ì—ì„œ ë‹¤ì‹œ ì‹œì‘ |
| **â‘¦ o_prefetch_done** | `i_read_done` ì‹¸ì´í´ê³¼ ë™ì¼í•˜ê²Œ 1í´ëŸ­ í„ìŠ¤ ë°œìƒ |

ğŸ§© **ê²€ì¦ ì¡°ê±´:**  
- ìµœì†Œ 2íƒ€ì¼ ì´ìƒì˜ ì‹œë‚˜ë¦¬ì˜¤ì—ì„œ ì‹œë®¬ë ˆì´ì…˜ ìˆ˜í–‰.  
- íŒŒí˜•ì— `base_addr_current`, `base_addr_next`, `buf_idx`, `tile_current_index`ë¥¼ í¬í•¨.  
- íƒ€ì¼ ê²½ê³„ ì‹œì (`tile_read_done`)ì—ì„œ ìœ„ ì¡°ê±´ë“¤ì´ ë™ì‹œì— ì¶©ì¡±ë˜ë©´ **Step 2 ì™„ë£Œ**ë¡œ ê°„ì£¼.

## ğŸ§© í˜„ì¬ ê²€ì¦ ìƒíƒœ

âœ… **Step 2 ì‹œë®¬ë ˆì´ì…˜ ì™„ë£Œ (ì •ìƒ ë™ì‘)**  

| ì‹ í˜¸ | ê´€ì°° ê²°ê³¼ | ì„¤ëª… |
|------|------------|------|
| `base_addr_current` | íƒ€ì¼ ê²½ê³„ì—ì„œ `0x00 â†’ 0x80` ë¡¤ì˜¤ë²„ | stride(0x80)ë§Œí¼ ì£¼ì†Œ ì „í™˜ |
| `base_addr_next` | 0x80ìœ¼ë¡œ ìœ ì§€ (2íƒ€ì¼ ì‹œë‚˜ë¦¬ì˜¤ ê¸°ì¤€) | ë‹¤ìŒ íƒ€ì¼ ì£¼ì†Œ ì˜ˆì¸¡ ì •ìƒ |
| `buf_idx` | ê²½ê³„ë§ˆë‹¤ 0â†”1 í† ê¸€ | ë²„í¼ êµëŒ€ í”Œë˜ê·¸ ì •ìƒ |
| `tile_current_index` | íƒ€ì¼ë§ˆë‹¤ +1 ì¦ê°€ | íƒ€ì¼ ì¸ë±ìŠ¤ ì •ìƒ ì¦ê°€ |
| `o_read_addr` | ìƒˆ base ì£¼ì†Œì—ì„œ ì¬ì‹œì‘ | ì£¼ì†Œ ë”ë¸”ë²„í¼ë§ ë™ì‘ í™•ì¸ |

ğŸ“˜ **ìš”ì•½:**  
- 2íƒ€ì¼ ê¸°ì¤€ìœ¼ë¡œ Step 2ì˜ ì£¼ì†Œ ì „í™˜ ë° í† ê¸€ ë™ì‘ì´ ì •ìƒ í™•ì¸ë˜ì—ˆë‹¤.  
- ë‹¤ìŒ ë‹¨ê³„(Step 3)ì—ì„œ ë‹¤ì¤‘ í”„ë¦¬íŒ¨ì¹˜(`base_addr_next` = 0x100, 0x180 â€¦) ë¡œì§ì´ ì¶”ê°€ë  ì˜ˆì •ì´ë©°,  
  ì´ë¥¼ í†µí•´ ì—°ì‚°â€“ì „ì†¡ ì˜¤ë²„ë©ì´ êµ¬í˜„ëœë‹¤.


# âš™ï¸ Step 3 â€” Lightweight Scheduler FSM (WARMUP â†’ STEADY â†’ DRAIN)

---

## ğŸ¯ ëª©ì 
ì´ ë‹¨ê³„ì˜ ëª©í‘œëŠ” **ì—°ì‚°â€“ë°ì´í„° ì „ì†¡ì˜ ì˜¤ë²„ë©(Overlap)** ì„ êµ¬í˜„í•˜ëŠ” ê²ƒì…ë‹ˆë‹¤.  
ì¦‰, ì´ì „ íƒ€ì¼ì„ **ì—°ì‚°(Compute)** í•˜ëŠ” ë™ì•ˆ ë‹¤ìŒ íƒ€ì¼ ë°ì´í„°ë¥¼ **í”„ë¦¬íŒ¨ì¹˜(Prefetch)** í•˜ì—¬  
**ë°ì´í„° ë¡œë“œ ì§€ì—°(latency)** ì„ ìˆ¨ê¸°ëŠ” ê²½ëŸ‰ ìŠ¤ì¼€ì¤„ëŸ¬ FSMì„ êµ¬ì¶•í•©ë‹ˆë‹¤.

Step 1~2 ë‹¨ê³„ì—ì„œ êµ¬ì¶•ëœ í•¸ë“œì…°ì´í¬(`prefetch_req`, `prefetch_done`, `compute_req`, `compute_done`)ì™€  
ì£¼ì†Œ ë”ë¸”ë²„í¼ë§(`base_addr_current`, `base_addr_next`)ì„ ê¸°ë°˜ìœ¼ë¡œ FSMì„ ì¶”ê°€í•©ë‹ˆë‹¤.

---

## ğŸ§  ë™ì‘ ê°œë…
FSMì€ 3 ë‹¨ê³„ë¡œ êµ¬ì„±ë©ë‹ˆë‹¤:

| ìƒíƒœ | ì—­í•  | ì„¤ëª… |
|------|------|------|
| **SCH_WARMUP** | ì´ˆê¸° ì¤€ë¹„ | ì²« íƒ€ì¼ ë°ì´í„°ë¥¼ í”„ë¦¬íŒ¨ì¹˜(`prefetch_req`)í•˜ê³  ì¤€ë¹„ ì™„ë£Œ í›„ `compute_req` 1íšŒ ë°œí–‰ |
| **SCH_STEADY** | ì˜¤ë²„ë© êµ¬ê°„ | ì½”ì–´ëŠ” ê³„ì† ì—°ì‚° ì¤‘ì´ë©°, DMAëŠ” ì´ì „ íƒ€ì¼ì´ ëë‚˜ëŠ” ì¦‰ì‹œ ë‹¤ìŒ íƒ€ì¼ì„ í”„ë¦¬íŒ¨ì¹˜ |
| **SCH_DRAIN** | ë§ˆì§€ë§‰ íƒ€ì¼ ë§ˆë¬´ë¦¬ | ë§ˆì§€ë§‰ íƒ€ì¼ì˜ ì—°ì‚°ë§Œ ë‚¨ì€ ìƒíƒœë¡œ ìƒˆë¡œìš´ í”„ë¦¬íŒ¨ì¹˜ëŠ” ì—†ìŒ |

FSMì€ ë‹¤ìŒ ê·œì¹™ìœ¼ë¡œ ë™ì‘í•©ë‹ˆë‹¤:
- `prefetch_req` ë°œí–‰ â†’ DMA Read ì‹œì‘(`i_prefetch_req`)  
- DMA Read FSM ë‚´ë¶€ì—ì„œ ëª¨ë“  ë¸”ë¡ ì „ì†¡ì´ ëë‚˜ë©´ `o_prefetch_done` 1 í„ìŠ¤ ë°œìƒ  
- `prefetch_done` ë°œìƒ í›„ `prefetch_inflight` 0 â†’ ë‹¤ìŒ íƒ€ì¼ ì˜ˆì•½ (`prefetch_req`)  
- `tile_current_index` ëŠ” `prefetch_done` ì‹œ +1 ë˜ì–´ íƒ€ì¼ ê²½ê³„ ì¶”ì   
- ë§ˆì§€ë§‰ íƒ€ì¼ì´ë©´ `has_next_tile = 0` â†’ í”„ë¦¬íŒ¨ì¹˜ ì¤‘ë‹¨, `SCH_DRAIN` ì§„ì…

---

## ğŸ§© ì£¼ìš” ìˆ˜ì • ë‚´ìš©

### 1ï¸âƒ£ FSM ì •ì˜ ì¶”ê°€ (`sa_core_pipeline.sv`)
```verilog
typedef enum logic [1:0] {SCH_WARMUP, SCH_STEADY, SCH_DRAIN} sch_e;
sch_e sstate, sstate_n;

logic prefetch_inflight;
logic [15:0] tile_current_index_q;
parameter int unsigned NUM_TILES_P = 8;
wire [15:0] num_tiles_w = NUM_TILES_P;
wire has_next_tile = (tile_current_index_q < (num_tiles_w - 16'd1));
```

## 2ï¸âƒ£ ìƒíƒœ / í† í° ê°±ì‹ 

FSMì˜ í˜„ì¬ ìƒíƒœ(`sstate`), í”„ë¦¬íŒ¨ì¹˜ í† í°(`prefetch_inflight`),  
ê·¸ë¦¬ê³  íƒ€ì¼ ì¸ë±ìŠ¤(`tile_current_index_q`)ë¥¼ ë§¤ í´ëŸ­ë§ˆë‹¤ ê°±ì‹ í•©ë‹ˆë‹¤.

- `prefetch_req` ë°œìƒ ì‹œ â†’ inflight=1  
- `prefetch_done` ë°œìƒ ì‹œ â†’ inflight=0  
- `prefetch_done` ë°œìƒ ì‹œ â†’ íƒ€ì¼ ì¸ë±ìŠ¤ +1  
- ë¦¬ì…‹ ì‹œ ëª¨ë“  ê°’ ì´ˆê¸°í™”

```verilog
always_ff @(posedge clk or negedge rst_n) begin
  if (!rst_n) begin
    sstate <= SCH_WARMUP;
    prefetch_inflight <= 1'b0;
    tile_current_index_q <= '0;
  end else begin
    sstate <= sstate_n;
    if (prefetch_req)  prefetch_inflight <= 1'b1;
    if (prefetch_done) prefetch_inflight <= 1'b0;
    if (prefetch_done) tile_current_index_q <= tile_current_index_q + 16'd1;
  end
end
```

## 3ï¸âƒ£ FSM ë™ì‘ ë…¼ë¦¬

FSMì€ **3ë‹¨ê³„**ë¡œ ë™ì‘í•©ë‹ˆë‹¤:  
`SCH_WARMUP` â†’ `SCH_STEADY` â†’ `SCH_DRAIN`.

- **WARMUP** : ì²« íƒ€ì¼ ì¤€ë¹„ ë° ì—°ì‚° ì‹œì‘ (`compute_req` 1íšŒ)  
- **STEADY** : í”„ë¦¬íŒ¨ì¹˜â€“ì»´í“¨íŠ¸ ì˜¤ë²„ë© ë°˜ë³µ  
- **DRAIN** : ë§ˆì§€ë§‰ íƒ€ì¼, ì¶”ê°€ í”„ë¦¬íŒ¨ì¹˜ ì—†ìŒ

```verilog
always_comb begin
  sstate_n = sstate;
  prefetch_req = 1'b0;
  compute_req  = 1'b0;

  unique case (sstate)
    // --- ì´ˆê¸° ì¤€ë¹„ ---
    SCH_WARMUP: begin
      if (has_next_tile && !prefetch_inflight)
        prefetch_req = 1'b1;          // ì²« íƒ€ì¼ í”„ë¦¬íŒ¨ì¹˜
      if (prefetch_done) begin
        compute_req = 1'b1;           // ì½”ì–´ ì „ì²´ ìŠ¤íƒ€íŠ¸(1íšŒ)
        if (has_next_tile && !prefetch_inflight)
          prefetch_req = 1'b1;        // ë‹¤ìŒ íƒ€ì¼ ì˜ˆì•½
        sstate_n = (num_tiles_w == 16'd1) ? SCH_DRAIN : SCH_STEADY;
      end
    end

    // --- ì˜¤ë²„ë© êµ¬ê°„ ---
    SCH_STEADY: begin
      if (has_next_tile && !prefetch_inflight)
        prefetch_req = 1'b1;          // ë‹¤ìŒ íƒ€ì¼ í”„ë¦¬íŒ¨ì¹˜
      if (tile_current_index_q == (num_tiles_w - 16'd1))
        sstate_n = SCH_DRAIN;
    end

    // --- ë§ˆì§€ë§‰ íƒ€ì¼ ---
    SCH_DRAIN: begin
      // í”„ë¦¬íŒ¨ì¹˜ ì—†ìŒ, computeë§Œ ì§€ì†
    end
  endcase
end
```

## 4ï¸âƒ£ DMA ì œì–´ ìˆ˜ì • (`axi_dma_ctrl.sv`)

ê¸°ì¡´ì—ëŠ” `o_prefetch_done`ì´ ë‹¨ì¼ read ë¸”ë¡(`i_read_done`) ê¸°ì¤€ì´ì—ˆì§€ë§Œ,  
Step 3ì—ì„œëŠ” **íƒ€ì¼ ì „ì²´ ì™„ë£Œ ì‹œì (ctrl_read_done)** ì„ ê¸°ì¤€ìœ¼ë¡œ ìˆ˜ì •í•´ì•¼ í•œë‹¤.

```diff
- assign o_prefetch_done = i_read_done;
+ assign o_prefetch_done = ctrl_read_done;   // íƒ€ì¼ ì „ì²´ ì™„ë£Œ í„ìŠ¤ë¡œ ë³€ê²½
```

---

## ğŸ§ª ê²€ì¦ í¬ì¸íŠ¸ (ì‹œë®¬ë ˆì´ì…˜)

| í•­ëª© | ê¸°ëŒ€ ê²°ê³¼ |
|------|-------------|
| FSM ì „ì´ | `SCH_WARMUP â†’ SCH_STEADY â†’ SCH_DRAIN` |
| Prefetch ìš”ì²­ | íƒ€ì¼ ìˆ˜(`NUM_TILES_P`) ë§Œí¼ ë°˜ë³µ ë°œí–‰ |
| `prefetch_inflight` | 1 â†’ 0 â†’ 1 â†’ 0 íŒ¨í„´ ë°˜ë³µ |
| `tile_current_index_q` | 0 â†’ 7 ê¹Œì§€ íƒ€ì¼ ë‹¨ìœ„ ì¦ê°€ |
| `base_addr_current` | `0x00 â†’ 0x80 â†’ 0x100 â†’ ...` íƒ€ì¼ë§ˆë‹¤ 1íšŒ ì¦ê°€ |
| DMA Read FSM | ê° íƒ€ì¼ë§ˆë‹¤ 0â†’2â†’0 ì‚¬ì´í´ ë°˜ë³µ |
| ë§ˆì§€ë§‰ íƒ€ì¼ | `has_next_tile=0`, FSM=`SCH_DRAIN`, í”„ë¦¬íŒ¨ì¹˜ ì¤‘ë‹¨ í™•ì¸ |

ğŸ§© **íŒŒí˜• ì˜ˆì‹œ ì£¼ìš” ì‹ í˜¸**
- `prefetch_req`, `prefetch_done`, `prefetch_inflight`
- `i_prefetch_req`, `o_prefetch_done`
- `o_ctrl_read`, `o_read_addr`, `base_addr_current`, `base_addr_next`
- `tile_current_index_q`, `current_state`

ğŸ“˜ **ê²€ì¦ ì„±ê³µ ê¸°ì¤€**
> íƒ€ì¼ ìˆ˜ë§Œí¼ `prefetch_req`ì™€ `prefetch_done`ì´ êµëŒ€ë¡œ ë°œìƒí•˜ê³ ,  
> `base_addr_current`ê°€ stride(0x80) ë‹¨ìœ„ë¡œ ì¦ê°€í•˜ë©°,  
> ë§ˆì§€ë§‰ íƒ€ì¼ì—ì„œ FSMì´ `SCH_DRAIN`ìœ¼ë¡œ ì „ì´ë˜ë©´ Step 3 ì„±ê³µ.

## âœ… ê²°ê³¼ ìš”ì•½

- FSM ìŠ¤ì¼€ì¤„ëŸ¬ê°€ **ì—°ì‚°â€“í”„ë¦¬íŒ¨ì¹˜ ì˜¤ë²„ë© êµ¬ì¡°**ë¡œ ì •ìƒ ë™ì‘í•¨ì„ í™•ì¸.  
- `prefetch_req` / `prefetch_done` / `compute_req` ì˜ íƒ€ì´ë°ì´ ì •í™•íˆ ì¼ì¹˜.  
- DMA Read ì£¼ì†Œ(`o_read_addr`)ê°€ íƒ€ì¼ë‹¹ stride(0x80)ì”© ì¦ê°€.  
- `prefetch_inflight` í† í°ê³¼ `has_next_tile` ì¡°ê±´ì´ ì •ìƒì ìœ¼ë¡œ í”„ë¦¬íŒ¨ì¹˜ ì¤‘ë³µì„ ë°©ì§€.  
- ë§ˆì§€ë§‰ íƒ€ì¼ì—ì„œ ìë™ìœ¼ë¡œ `SCH_DRAIN`ìœ¼ë¡œ ì „ì´ë˜ë©° í”„ë¦¬íŒ¨ì¹˜ ì¤‘ë‹¨.  

ğŸ“ˆ **ê²°ë¡ :**  
> Step 3ì—ì„œ ì—°ì‚°ê³¼ DMA ì „ì†¡ì´ ì™„ì „íˆ ê²¹ì¹˜ëŠ”  
> **Lightweight Pipeline Scheduler FSM** ì´ êµ¬í˜„ë˜ì—ˆë‹¤.  
> ì´í›„ Step 4(ë¯¸ë¦¬ì‹œì‘ í) ë° Step 5(íŒŒì´í”„ë¼ì¸ ì˜¤ì¼€ìŠ¤íŠ¸ë ˆì´ì…˜) ê°œë°œì˜ ê¸°ë°˜ì´ ë§ˆë ¨ë¨.

# ğŸ§© Step 4 â€” DMA Read 1-Entry Prefetch Queue (Pending Mechanism)

---

## ğŸ¯ ëª©ì 
Step 3ì—ì„œ DMA Read FSMì€ ì •ìƒì ì¸ íƒ€ì¼ ë‹¨ìœ„ ë™ì‘ì„ ìˆ˜í–‰í•˜ì§€ë§Œ,  
í”„ë¦¬íŒ¨ì¹˜(`prefetch_req`)ê°€ FSM í™œì„± ì¤‘(`rd_active = 1`)ì— ê²¹ì¹˜ëŠ” **ê²½ê³„ ê³µë°± ìƒí™©**ì´ ìƒê¸¸ ìˆ˜ ìˆë‹¤.

Step 4ì˜ ëª©í‘œëŠ” DMAê°€ ì•„ì§ ë°”ìœ ìƒíƒœì—ì„œë„ ìƒˆë¡œìš´ í”„ë¦¬íŒ¨ì¹˜ ìš”ì²­ì„ ë†“ì¹˜ì§€ ì•Šë„ë¡,  
**1-entry pending í (`rd_pending`)** ë¥¼ ë‘ì–´ ìš”ì²­ì„ ì„ì‹œ ì €ì¥í•˜ê³  IDLE ë˜ëŠ” DONE ì§„ì… ì§í›„ ì¦‰ì‹œ ì§‘í–‰í•˜ë„ë¡ í•˜ëŠ” ê²ƒì´ë‹¤.

> âœ… ì¦‰, DMA Readì˜ íƒ€ì´ë° ì—¬ìœ ë¥¼ ì¡°ê¸ˆ ì¤„ì—¬ë„ í”„ë¦¬íŒ¨ì¹˜ ëˆ„ë½ì´ ë°œìƒí•˜ì§€ ì•Šë„ë¡ í•˜ëŠ” ì•ˆì „ì¥ì¹˜ ì—­í• ì´ë‹¤.

---

## âš™ï¸ ìˆ˜ì • ë‚´ìš© (`axi_dma_ctrl.sv`)

| í•­ëª© | ì„¤ëª… |
|------|------|
| `rd_pending` ì‹ í˜¸ ì¶”ê°€ | ë°”ì  ë•Œ(`rd_active = 1`) ë“¤ì–´ì˜¨ `i_prefetch_req` 1íšŒ ì €ì¥ |
| `rd_active` ì‹ í˜¸ ì¶”ê°€ | FSM ì´ IDLEì´ ì•„ë‹ ë•Œ 1 (ë””ë²„ê·¸ ìš©ë„) |
| FSM ì „ì´ ë³´ê°• | `ST_IDLE`: `(i_prefetch_req || rd_pending)` ì´ë©´ ì°©ìˆ˜<br>`ST_DMA_DONE`: `rd_pending` ìˆìœ¼ë©´ ë°”ë¡œ ì¬ì‹œì‘ |
| ì™¸ë¶€ I/F | ì¶”ê°€ í¬íŠ¸ ì—†ìŒ (`i_prefetch_req`/`o_prefetch_done` ê·¸ëŒ€ë¡œ ì‚¬ìš©) |

í•µì‹¬ ë™ì‘ ìš”ì•½:
```verilog
// pending queue logic
if (i_prefetch_req && rd_active)
  rd_pending <= 1'b1;
if ((cstate_rd == ST_IDLE && i_prefetch_req) ||
    (cstate_rd == ST_DMA_DONE && rd_pending))
  rd_pending <= 1'b0;

// FSM ì „ì´
ST_IDLE: if (i_prefetch_req || rd_pending) nstate_rd = ST_DMA;
ST_DMA_DONE: nstate_rd = (rd_pending) ? ST_DMA : ST_IDLE;
```

## ğŸ§  ë™ì‘ ê°œë…

| ì‹œì  | ë™ì‘ |
|------|------|
| DMA í™œì„± ì¤‘ (`rd_active = 1`) | ìƒˆë¡œìš´ `prefetch_req` ë°œìƒ ì‹œ `rd_pending = 1` ë¡œ ì €ì¥ |
| DMA ì™„ë£Œ (`ST_DMA_DONE`) â†’ IDLE ë³µê·€ | `rd_pending = 1`ì´ë©´ ë°”ë¡œ ë‹¤ìŒ í´ëŸ­ì— ì¬ì°©ìˆ˜ (`ST_DMA`) |
| IDLE ìƒíƒœì—ì„œ ìš”ì²­ ë°œìƒ | ê¸°ì¡´ê³¼ ë™ì¼í•˜ê²Œ ì¦‰ì‹œ ì°©ìˆ˜ (`ctrl_read = 1`) |
| Reset ë˜ëŠ” Drain ì§„ì… | `rd_pending <= 0` ìœ¼ë¡œ ì´ˆê¸°í™” |

ğŸ“˜ **ìš”ì•½**  
> Step 4ì˜ pending íëŠ” DMAê°€ ë°”ì  ë•Œ ë“¤ì–´ì˜¨ ìš”ì²­ì„ 1íšŒ ì €ì¥í–ˆë‹¤ê°€,  
> IDLE ë˜ëŠ” DONEìœ¼ë¡œ ì „í™˜ë˜ìë§ˆì ì¦‰ì‹œ ì§‘í–‰í•¨ìœ¼ë¡œì¨ **ìš”ì²­ ëˆ„ë½ì„ ë°©ì§€**í•˜ê³   
> DMA Readì˜ **ê²½ê³„ ê³µë°±ì„ ìµœì†Œí™”**í•œë‹¤.

## âœ… ì‹œë®¬ë ˆì´ì…˜ ê´€ì°° í¬ì¸íŠ¸

| ì‹ í˜¸ | ê¸°ëŒ€ ë™ì‘ |
|------|------------|
| `rd_pending` | ê¸°ë³¸ ìƒí™©ì—ì„œëŠ” 0 ìœ ì§€ (ìŠ¤ì¼€ì¤„ëŸ¬ê°€ ì•ˆì „í•˜ê²Œ íƒ€ì´ë° ë³´ì¥) |
| `i_prefetch_req && rd_active` ë°œìƒ ì‹œ | `rd_pending = 1` â†’ ë‹¤ìŒ ì°©ìˆ˜ ì‹œ 0ìœ¼ë¡œ ì†Œì§„ |
| `ST_DMA_DONE â†’ ST_DMA` ì „ì´ | `rd_pending`ì´ ìˆì„ ë•Œ gap ì—†ì´ ì¬ì°©ìˆ˜ |
| `o_ctrl_read` | ì´ì „ê³¼ ë™ì¼í•œ ì£¼ì†Œ/ë²„ìŠ¤íŠ¸ ì‹œí€€ìŠ¤(0x80 stride) ìœ ì§€ |
| `o_prefetch_done` | íƒ€ì¼ ë‹¨ìœ„ ì™„ë£Œ í„ìŠ¤ ê·¸ëŒ€ë¡œ ìœ ì§€ |

ğŸ§© **ê´€ì°° íŒ**  
> íŒŒí˜•ì—ì„œ `rd_pending`ì´ ê±°ì˜ 0ì´ë¼ë©´ ì •ìƒì´ë©°,  
> DMAì™€ ìŠ¤ì¼€ì¤„ëŸ¬ê°€ ì™„ë²½íˆ ë™ê¸°í™”ëœ ìƒíƒœì„ì„ ì˜ë¯¸í•œë‹¤.

## ğŸ” í˜„ì¬ ê²€ì¦ ìƒí™©

- ìŠ¤ì¼€ì¤„ëŸ¬ê°€ `prefetch_req`ë¥¼ í•­ìƒ DMA IDLE íƒ€ì´ë°ì— ë‚´ë³´ë‚´ë¯€ë¡œ  
  `rd_pending`ì€ í™œì„±í™”ë˜ì§€ ì•ŠìŒ.  
- ì´ëŠ” **ì •ìƒ ë™ì‘ì´ë©°**, Step 4ì˜ í ê°€ë“œê°€ ì‹¤ì œë¡œëŠ” í•„ìš” ì—†ëŠ” ìƒíƒœì„ì„ ì˜ë¯¸í•œë‹¤.  
- ì¦‰, `rd_pending`ì€ **ë¹„ìƒìš© ì•ˆì „ì¥ì¹˜**ë¡œë§Œ ì¡´ì¬í•˜ë©°,  
  í–¥í›„ ìŠ¤ì¼€ì¤„ë§ì´ ë” ì´˜ì´˜í•˜ê±°ë‚˜ ë¹„ë™ê¸°ì ì¼ ë•Œ íš¨ê³¼ê°€ ë‚˜íƒ€ë‚œë‹¤.  

ğŸ“˜ **ìš”ì•½**  
> í˜„ì¬ íŒŒí˜•ì€ DMAì™€ ìŠ¤ì¼€ì¤„ëŸ¬ì˜ íƒ€ì´ë° ì •í•©ì´ ì™„ë²½íˆ ì´ë£¨ì–´ì§„ ìƒíƒœì´ë©°,  
> Step 4ëŠ” ì•ˆì •ì„±ì„ ê°•í™”í•˜ëŠ” êµ¬ì¡°ì  ì—¬ìœ  í™•ë³´ ë‹¨ê³„ë¡œ ê¸°ëŠ¥í•œë‹¤.

## ğŸ“ˆ ê²°ê³¼ ìš”ì•½

- DMA Read FSMì— **1-entry pending í**ê°€ ì¶”ê°€ë˜ì–´,  
  í”„ë¦¬íŒ¨ì¹˜ ìš”ì²­ì´ DMA í™œì„± ì¤‘ì¼ ë•Œë„ ì†ì‹¤ ì—†ì´ ì²˜ë¦¬ ê°€ëŠ¥.  
- Step 4ëŠ” ì‹¤ì§ˆì ì¸ ì„±ëŠ¥ í–¥ìƒë³´ë‹¤ëŠ” **ê²½ê³„ ì•ˆì •ì„± ê°•í™” ë° ìš”ì²­ ëˆ„ë½ ë°©ì§€** ëª©ì .  
- ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼, ê¸°ì¡´ ë™ì‘ì— ì˜í–¥ ì—†ì´ ì•ˆì •ì ìœ¼ë¡œ í†µí•© ì™„ë£Œë¨.  
- í–¥í›„ ë” íƒ€ì´íŠ¸í•œ íŒŒì´í”„ë¼ì´ë‹ì´ë‚˜ AXI íŠ¸ë˜í”½ í˜¼ì¡ ìƒí™©ì—ì„œë„  
  ì•ˆì •ì  DMA Read ì˜¤ë²„ë©ì´ ìœ ì§€ë  ê²ƒìœ¼ë¡œ ì˜ˆìƒë¨.  

âœ… **ê²°ë¡ **  
> Step 4 ì™„ë£Œ â€” DMA Read ê²½ê³„ ê³µë°± ë³´í˜¸ìš© pending ë©”ì»¤ë‹ˆì¦˜ì´ ì •ìƒ ì¶”ê°€ë˜ì—ˆìœ¼ë©°,  
> ê¸°ì¡´ ê¸°ëŠ¥ê³¼ íƒ€ì´ë°ì€ ê·¸ëŒ€ë¡œ ìœ ì§€ë¨.
