abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 2
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 40581054 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 2
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 79989955 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 2
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0_2786_12.7.blif
time = 118552889 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 2
n1115 is replaced by n441 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0_2783_12.7.blif
time = 157210046 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 2
n569 is replaced by n979 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0_2780_12.7.blif
time = 194749465 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 2
n409 is replaced by n770 with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0_2777_12.7.blif
time = 231832937 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 2
n292 is replaced by n574 with estimated error 0
error = 0
area = 2775
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0_2775_12.7.blif
time = 268359365 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 2
n325 is replaced by n286 with estimated error 0
error = 0
area = 2773
delay = 12.7
#gates = 1106
output circuit appNtk/alu4_8_0_2773_12.7.blif
time = 303303284 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 2
n967 is replaced by n345 with estimated error 0
error = 0
area = 2771
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_9_0_2771_12.7.blif
time = 336182769 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 2
n659 is replaced by n611 with estimated error 0
error = 0
area = 2769
delay = 12.7
#gates = 1104
output circuit appNtk/alu4_10_0_2769_12.7.blif
time = 369136265 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 2
n108 is replaced by n39 with estimated error 0
error = 0
area = 2767
delay = 12.7
#gates = 1103
output circuit appNtk/alu4_11_0_2767_12.7.blif
time = 396509745 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 2
n588 is replaced by n327 with estimated error 0
error = 0
area = 2765
delay = 12.7
#gates = 1102
output circuit appNtk/alu4_12_0_2765_12.7.blif
time = 414758393 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 2
n334 is replaced by n408 with estimated error 0
error = 0
area = 2764
delay = 12.7
#gates = 1101
output circuit appNtk/alu4_13_0_2764_12.7.blif
time = 430015342 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 2
n799 is replaced by n797 with estimated error 0
error = 0
area = 2763
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_14_0_2763_12.7.blif
time = 445785825 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 2
n1127 is replaced by one with estimated error 2e-05
error = 2e-05
area = 2758
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_15_2e-05_2758_12.7.blif
time = 463173808 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 2
n560 is replaced by n134 with estimated error 4e-05
error = 4e-05
area = 2754
delay = 12.7
#gates = 1097
output circuit appNtk/alu4_16_4e-05_2754_12.7.blif
time = 482234372 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 2
n317 is replaced by n1076 with estimated error 0.00013
error = 0.00013
area = 2745
delay = 12.7
#gates = 1094
output circuit appNtk/alu4_17_0.00013_2745_12.7.blif
time = 498789417 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 2
n858 is replaced by one with estimated error 0.0002
error = 0.0002
area = 2738
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_18_0.0002_2738_12.7.blif
time = 511490399 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 2
n559 is replaced by one with estimated error 0.00024
error = 0.00024
area = 2734
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_19_0.00024_2734_12.7.blif
time = 524069692 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 2
n629 is replaced by one with estimated error 0.00027
error = 0.00027
area = 2731
delay = 12.7
#gates = 1089
output circuit appNtk/alu4_20_0.00027_2731_12.7.blif
time = 536741578 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 2
n496 is replaced by one with estimated error 0.0003
error = 0.0003
area = 2728
delay = 12.7
#gates = 1088
output circuit appNtk/alu4_21_0.0003_2728_12.7.blif
time = 549320564 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 2
n940 is replaced by zero with estimated error 0.00032
error = 0.00032
area = 2724
delay = 12.7
#gates = 1087
output circuit appNtk/alu4_22_0.00032_2724_12.7.blif
time = 562048502 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 2
n507 is replaced by one with estimated error 0.00049
error = 0.00049
area = 2709
delay = 12.7
#gates = 1081
output circuit appNtk/alu4_23_0.00049_2709_12.7.blif
time = 574609392 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 2
n928 is replaced by one with estimated error 0.00049
error = 0.00049
area = 2705
delay = 12.7
#gates = 1080
output circuit appNtk/alu4_24_0.00049_2705_12.7.blif
time = 587047374 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 2
n515 is replaced by one with estimated error 0.00067
error = 0.00067
area = 2690
delay = 12.7
#gates = 1075
output circuit appNtk/alu4_25_0.00067_2690_12.7.blif
time = 599451983 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 2
n469 is replaced by one with estimated error 0.00077
error = 0.00077
area = 2682
delay = 12.7
#gates = 1072
output circuit appNtk/alu4_26_0.00077_2682_12.7.blif
time = 611695822 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 2
n950 is replaced by one with estimated error 0.00077
error = 0.00077
area = 2680
delay = 12.7
#gates = 1071
output circuit appNtk/alu4_27_0.00077_2680_12.7.blif
time = 623854011 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 2
n198 is replaced by n259 with estimated error 0.0008
error = 0.0008
area = 2677
delay = 12.7
#gates = 1069
output circuit appNtk/alu4_28_0.0008_2677_12.7.blif
time = 635943186 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 2
n640 is replaced by n1042 with estimated error 0.00088
error = 0.00088
area = 2671
delay = 12.7
#gates = 1067
output circuit appNtk/alu4_29_0.00088_2671_12.7.blif
time = 648075484 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 2
n497 is replaced by one with estimated error 0.00092
error = 0.00092
area = 2668
delay = 12.7
#gates = 1066
output circuit appNtk/alu4_30_0.00092_2668_12.7.blif
time = 660178121 us
--------------- round 31 ---------------
seed = 2531465778
maxLevel = 2
n896 is replaced by zero with estimated error 0.00096
error = 0.00096
area = 2665
delay = 12.7
#gates = 1065
output circuit appNtk/alu4_31_0.00096_2665_12.7.blif
time = 672251630 us
--------------- round 32 ---------------
seed = 2531465778
maxLevel = 2
n476 is replaced by one with estimated error 0.00119
error = 0.00119
area = 2648
delay = 12.7
#gates = 1060
output circuit appNtk/alu4_32_0.00119_2648_12.7.blif
time = 684267489 us
--------------- round 33 ---------------
seed = 2531465778
maxLevel = 2
n404 is replaced by n1077 with estimated error 0.00128
error = 0.00128
area = 2639
delay = 12.7
#gates = 1057
output circuit appNtk/alu4_33_0.00128_2639_12.7.blif
time = 696105403 us
--------------- round 34 ---------------
seed = 2531465778
maxLevel = 2
n318 is replaced by one with estimated error 0.00128
error = 0.00128
area = 2637
delay = 12.7
#gates = 1056
output circuit appNtk/alu4_34_0.00128_2637_12.7.blif
time = 707457840 us
--------------- round 35 ---------------
seed = 2531465778
maxLevel = 2
n489 is replaced by one with estimated error 0.00144
error = 0.00144
area = 2622
delay = 12.7
#gates = 1051
output circuit appNtk/alu4_35_0.00144_2622_12.7.blif
time = 718792029 us
--------------- round 36 ---------------
seed = 2531465778
maxLevel = 2
n285 is replaced by zero with estimated error 0.00152
error = 0.00152
area = 2616
delay = 12.7
#gates = 1049
output circuit appNtk/alu4_36_0.00152_2616_12.7.blif
time = 730024316 us
--------------- round 37 ---------------
seed = 2531465778
maxLevel = 2
n941 is replaced by one with estimated error 0.00164
error = 0.00164
area = 2608
delay = 12.7
#gates = 1046
output circuit appNtk/alu4_37_0.00164_2608_12.7.blif
time = 741191876 us
--------------- round 38 ---------------
seed = 2531465778
maxLevel = 2
n543 is replaced by one with estimated error 0.00173
error = 0.00173
area = 2602
delay = 12.7
#gates = 1044
output circuit appNtk/alu4_38_0.00173_2602_12.7.blif
time = 752299952 us
--------------- round 39 ---------------
seed = 2531465778
maxLevel = 2
n1084 is replaced by one with estimated error 0.00173
error = 0.00173
area = 2600
delay = 12.7
#gates = 1043
output circuit appNtk/alu4_39_0.00173_2600_12.7.blif
time = 763407901 us
--------------- round 40 ---------------
seed = 2531465778
maxLevel = 2
n343 is replaced by one with estimated error 0.00176
error = 0.00176
area = 2598
delay = 12.7
#gates = 1042
output circuit appNtk/alu4_40_0.00176_2598_12.7.blif
time = 774463841 us
--------------- round 41 ---------------
seed = 2531465778
maxLevel = 2
n834 is replaced by one with estimated error 0.00179
error = 0.00179
area = 2596
delay = 12.7
#gates = 1041
output circuit appNtk/alu4_41_0.00179_2596_12.7.blif
time = 785487941 us
--------------- round 42 ---------------
seed = 2531465778
maxLevel = 2
n562 is replaced by one with estimated error 0.00187
error = 0.00187
area = 2591
delay = 12.7
#gates = 1039
output circuit appNtk/alu4_42_0.00187_2591_12.7.blif
time = 796494874 us
--------------- round 43 ---------------
seed = 2531465778
maxLevel = 2
n379 is replaced by one with estimated error 0.00197
error = 0.00197
area = 2585
delay = 12.7
#gates = 1036
output circuit appNtk/alu4_43_0.00197_2585_12.7.blif
time = 807453828 us
--------------- round 44 ---------------
seed = 2531465778
maxLevel = 2
n230 is replaced by one with estimated error 0.00202
error = 0.00202
area = 2582
delay = 12.7
#gates = 1035
output circuit appNtk/alu4_44_0.00202_2582_12.7.blif
time = 818350274 us
--------------- round 45 ---------------
seed = 2531465778
maxLevel = 2
n995 is replaced by one with estimated error 0.00207
error = 0.00207
area = 2579
delay = 12.7
#gates = 1034
output circuit appNtk/alu4_45_0.00207_2579_12.7.blif
time = 829245393 us
--------------- round 46 ---------------
seed = 2531465778
maxLevel = 2
n568 is replaced by one with estimated error 0.00212
error = 0.00212
area = 2576
delay = 12.7
#gates = 1033
output circuit appNtk/alu4_46_0.00212_2576_12.7.blif
time = 840114205 us
--------------- round 47 ---------------
seed = 2531465778
maxLevel = 2
n633 is replaced by one with estimated error 0.00217
error = 0.00217
area = 2573
delay = 12.7
#gates = 1032
output circuit appNtk/alu4_47_0.00217_2573_12.7.blif
time = 850937732 us
--------------- round 48 ---------------
seed = 2531465778
maxLevel = 2
n933 is replaced by n267 with estimated error 0.00224
error = 0.00224
area = 2569
delay = 12.7
#gates = 1030
output circuit appNtk/alu4_48_0.00224_2569_12.7.blif
time = 861753571 us
--------------- round 49 ---------------
seed = 2531465778
maxLevel = 2
n843 is replaced by one with estimated error 0.00231
error = 0.00231
area = 2565
delay = 12.7
#gates = 1029
output circuit appNtk/alu4_49_0.00231_2565_12.7.blif
time = 872525112 us
--------------- round 50 ---------------
seed = 2531465778
maxLevel = 2
n391 is replaced by n1070 with estimated error 0.00287
error = 0.00287
area = 2537
delay = 12.7
#gates = 1018
output circuit appNtk/alu4_50_0.00287_2537_12.7.blif
time = 883300346 us
--------------- round 51 ---------------
seed = 2531465778
maxLevel = 2
n631 is replaced by one with estimated error 0.00287
error = 0.00287
area = 2534
delay = 12.7
#gates = 1016
output circuit appNtk/alu4_51_0.00287_2534_12.7.blif
time = 893824104 us
--------------- round 52 ---------------
seed = 2531465778
maxLevel = 2
n901 is replaced by one with estimated error 0.00299
error = 0.00299
area = 2528
delay = 12.7
#gates = 1014
output circuit appNtk/alu4_52_0.00299_2528_12.7.blif
time = 904316144 us
--------------- round 53 ---------------
seed = 2531465778
maxLevel = 2
n1129 is replaced by zero with estimated error 0.00307
error = 0.00307
area = 2523
delay = 12.7
#gates = 1012
output circuit appNtk/alu4_53_0.00307_2523_12.7.blif
time = 914752690 us
--------------- round 54 ---------------
seed = 2531465778
maxLevel = 2
n1130 is replaced by zero with estimated error 0.00307
error = 0.00307
area = 2521
delay = 12.7
#gates = 1011
output circuit appNtk/alu4_54_0.00307_2521_12.7.blif
time = 925079475 us
--------------- round 55 ---------------
seed = 2531465778
maxLevel = 2
n893 is replaced by zero with estimated error 0.00319
error = 0.00319
area = 2515
delay = 12.7
#gates = 1008
output circuit appNtk/alu4_55_0.00319_2515_12.7.blif
time = 935291540 us
--------------- round 56 ---------------
seed = 2531465778
maxLevel = 2
n887 is replaced by zero with estimated error 0.00319
error = 0.00319
area = 2514
delay = 12.7
#gates = 1007
output circuit appNtk/alu4_56_0.00319_2514_12.7.blif
time = 945489790 us
--------------- round 57 ---------------
seed = 2531465778
maxLevel = 2
n635 is replaced by one with estimated error 0.00327
error = 0.00327
area = 2510
delay = 12.7
#gates = 1006
output circuit appNtk/alu4_57_0.00327_2510_12.7.blif
time = 955705912 us
--------------- round 58 ---------------
seed = 2531465778
maxLevel = 2
n1026 is replaced by one with estimated error 0.00333
error = 0.00333
area = 2507
delay = 12.7
#gates = 1005
output circuit appNtk/alu4_58_0.00333_2507_12.7.blif
time = 965899624 us
--------------- round 59 ---------------
seed = 2531465778
maxLevel = 2
n993 is replaced by n572 with estimated error 0.00339
error = 0.00339
area = 2504
delay = 12.7
#gates = 1003
output circuit appNtk/alu4_59_0.00339_2504_12.7.blif
time = 976091435 us
--------------- round 60 ---------------
seed = 2531465778
maxLevel = 2
n1004 is replaced by one with estimated error 0.00339
error = 0.00339
area = 2501
delay = 12.7
#gates = 1002
output circuit appNtk/alu4_60_0.00339_2501_12.7.blif
time = 986195941 us
--------------- round 61 ---------------
seed = 2531465778
maxLevel = 2
n308 is replaced by n1027 with estimated error 0.00375
error = 0.00375
area = 2483
delay = 12.7
#gates = 995
output circuit appNtk/alu4_61_0.00375_2483_12.7.blif
time = 996291690 us
--------------- round 62 ---------------
seed = 2531465778
maxLevel = 2
n1018 is replaced by n258 with estimated error 0.00372
error = 0.00372
area = 2481
delay = 12.7
#gates = 994
output circuit appNtk/alu4_62_0.00372_2481_12.7.blif
time = 1006226456 us
--------------- round 63 ---------------
seed = 2531465778
maxLevel = 2
n1113 is replaced by zero with estimated error 0.00372
error = 0.00372
area = 2476
delay = 12.7
#gates = 992
output circuit appNtk/alu4_63_0.00372_2476_12.7.blif
time = 1016144660 us
--------------- round 64 ---------------
seed = 2531465778
maxLevel = 2
n1114 is replaced by one with estimated error 0.00375
error = 0.00375
area = 2473
delay = 12.7
#gates = 991
output circuit appNtk/alu4_64_0.00375_2473_12.7.blif
time = 1026014711 us
--------------- round 65 ---------------
seed = 2531465778
maxLevel = 2
n957 is replaced by one with estimated error 0.00394
error = 0.00394
area = 2463
delay = 12.7
#gates = 987
output circuit appNtk/alu4_65_0.00394_2463_12.7.blif
time = 1035879036 us
--------------- round 66 ---------------
seed = 2531465778
maxLevel = 2
n844 is replaced by zero with estimated error 0.00411
error = 0.00411
area = 2455
delay = 12.7
#gates = 984
output circuit appNtk/alu4_66_0.00411_2455_12.7.blif
time = 1045679356 us
--------------- round 67 ---------------
seed = 2531465778
maxLevel = 2
n840 is replaced by n789 with estimated error 0.00415
error = 0.00415
area = 2451
delay = 12.7
#gates = 982
output circuit appNtk/alu4_67_0.00415_2451_12.7.blif
time = 1055436814 us
--------------- round 68 ---------------
seed = 2531465778
maxLevel = 2
n465 is replaced by one with estimated error 0.00439
error = 0.00439
area = 2440
delay = 12.7
#gates = 977
output circuit appNtk/alu4_68_0.00439_2440_12.7.blif
time = 1065158809 us
--------------- round 69 ---------------
seed = 2531465778
maxLevel = 2
n1055 is replaced by n770 with estimated error 0.00463
error = 0.00463
area = 2426
delay = 12.7
#gates = 971
output circuit appNtk/alu4_69_0.00463_2426_12.7.blif
time = 1074801767 us
--------------- round 70 ---------------
seed = 2531465778
maxLevel = 2
n931 is replaced by n929 with estimated error 0.0047
error = 0.0047
area = 2420
delay = 12.7
#gates = 968
output circuit appNtk/alu4_70_0.0047_2420_12.7.blif
time = 1084306603 us
--------------- round 71 ---------------
seed = 2531465778
maxLevel = 2
n1070 is replaced by one with estimated error 0.00492
error = 0.00492
area = 2406
delay = 12.7
#gates = 962
output circuit appNtk/alu4_71_0.00492_2406_12.7.blif
time = 1093754929 us
--------------- round 72 ---------------
seed = 2531465778
maxLevel = 2
n1025 is replaced by n602 with estimated error 0.00502
error = 0.00502
area = 2399
delay = 12.7
#gates = 960
output circuit appNtk/alu4_72_0.00502_2399_12.7.blif
time = 1103074582 us
--------------- round 73 ---------------
seed = 2531465778
maxLevel = 2
n410 is replaced by n1056 with estimated error 0.00512
error = 0.00512
area = 2393
delay = 12.7
#gates = 958
output circuit appNtk/alu4_73_0.00512_2393_12.7.blif
time = 1112358876 us
--------------- round 74 ---------------
seed = 2531465778
maxLevel = 2
n449 is replaced by one with estimated error 0.00542
error = 0.00542
area = 2377
delay = 12.7
#gates = 951
output circuit appNtk/alu4_74_0.00542_2377_12.7.blif
time = 1121608614 us
--------------- round 75 ---------------
seed = 2531465778
maxLevel = 2
n1116 is replaced by zero with estimated error 0.00551
error = 0.00551
area = 2372
delay = 12.7
#gates = 949
output circuit appNtk/alu4_75_0.00551_2372_12.7.blif
time = 1130722233 us
--------------- round 76 ---------------
seed = 2531465778
maxLevel = 2
n999 is replaced by n997 with estimated error 0.00584
error = 0.00584
area = 2357
delay = 12.7
#gates = 943
output circuit appNtk/alu4_76_0.00584_2357_12.7.blif
time = 1139759475 us
--------------- round 77 ---------------
seed = 2531465778
maxLevel = 2
n1077 is replaced by one with estimated error 0.00606
error = 0.00606
area = 2347
delay = 12.7
#gates = 939
output circuit appNtk/alu4_77_0.00606_2347_12.7.blif
time = 1148721573 us
--------------- round 78 ---------------
seed = 2531465778
maxLevel = 2
n1086 is replaced by n1104 with estimated error 0.00615
error = 0.00615
area = 2343
delay = 12.7
#gates = 938
output circuit appNtk/alu4_78_0.00615_2343_12.7.blif
time = 1157595289 us
--------------- round 79 ---------------
seed = 2531465778
maxLevel = 2
n958 is replaced by n945 with estimated error 0.0065
error = 0.0065
area = 2328
delay = 12.7
#gates = 933
output circuit appNtk/alu4_79_0.0065_2328_12.7.blif
time = 1166443020 us
--------------- round 80 ---------------
seed = 2531465778
maxLevel = 2
n240 is replaced by zero with estimated error 0.00657
error = 0.00657
area = 2323
delay = 12.7
#gates = 931
output circuit appNtk/alu4_80_0.00657_2323_12.7.blif
time = 1175175830 us
--------------- round 81 ---------------
seed = 2531465778
maxLevel = 2
n871 is replaced by one with estimated error 0.00672
error = 0.00672
area = 2317
delay = 12.7
#gates = 929
output circuit appNtk/alu4_81_0.00672_2317_12.7.blif
time = 1183903365 us
--------------- round 82 ---------------
seed = 2531465778
maxLevel = 2
n419 is replaced by zero with estimated error 0.00677
error = 0.00677
area = 2315
delay = 12.7
#gates = 928
output circuit appNtk/alu4_82_0.00677_2315_12.7.blif
time = 1192587140 us
--------------- round 83 ---------------
seed = 2531465778
maxLevel = 2
n996 is replaced by n508 with estimated error 0.00682
error = 0.00682
area = 2313
delay = 12.7
#gates = 927
output circuit appNtk/alu4_83_0.00682_2313_12.7.blif
time = 1201330199 us
--------------- round 84 ---------------
seed = 2531465778
maxLevel = 2
n986 is replaced by zero with estimated error 0.00687
error = 0.00687
area = 2311
delay = 12.7
#gates = 926
output circuit appNtk/alu4_84_0.00687_2311_12.7.blif
time = 1209987764 us
--------------- round 85 ---------------
seed = 2531465778
maxLevel = 2
n988 is replaced by one with estimated error 0.0071
error = 0.0071
area = 2302
delay = 12.7
#gates = 923
output circuit appNtk/alu4_85_0.0071_2302_12.7.blif
time = 1218639348 us
--------------- round 86 ---------------
seed = 2531465778
maxLevel = 2
n347 is replaced by zero with estimated error 0.00723
error = 0.00723
area = 2297
delay = 12.7
#gates = 921
output circuit appNtk/alu4_86_0.00723_2297_12.7.blif
time = 1227234524 us
--------------- round 87 ---------------
seed = 2531465778
maxLevel = 2
n345 is replaced by n444 with estimated error 0.00723
error = 0.00723
area = 2295
delay = 12.7
#gates = 920
output circuit appNtk/alu4_87_0.00723_2295_12.7.blif
time = 1235787403 us
--------------- round 88 ---------------
seed = 2531465778
maxLevel = 2
n289 is replaced by one with estimated error 0.00731
error = 0.00731
area = 2292
delay = 12.7
#gates = 919
output circuit appNtk/alu4_88_0.00731_2292_12.7.blif
time = 1244298590 us
--------------- round 89 ---------------
seed = 2531465778
maxLevel = 2
n883 is replaced by one with estimated error 0.0074
error = 0.0074
area = 2288
delay = 12.7
#gates = 918
output circuit appNtk/alu4_89_0.0074_2288_12.7.blif
time = 1252784998 us
--------------- round 90 ---------------
seed = 2531465778
maxLevel = 2
n944 is replaced by one with estimated error 0.00748
error = 0.00748
area = 2285
delay = 12.7
#gates = 917
output circuit appNtk/alu4_90_0.00748_2285_12.7.blif
time = 1261269236 us
--------------- round 91 ---------------
seed = 2531465778
maxLevel = 2
n1005 is replaced by zero with estimated error 0.00756
error = 0.00756
area = 2282
delay = 12.7
#gates = 916
output circuit appNtk/alu4_91_0.00756_2282_12.7.blif
time = 1269740335 us
--------------- round 92 ---------------
seed = 2531465778
maxLevel = 2
n1120 is replaced by one with estimated error 0.00783
error = 0.00783
area = 2273
delay = 12.7
#gates = 913
output circuit appNtk/alu4_92_0.00783_2273_12.7.blif
time = 1278215192 us
--------------- round 93 ---------------
seed = 2531465778
maxLevel = 2
n874 is replaced by one with estimated error 0.00795
error = 0.00795
area = 2269
delay = 12.7
#gates = 912
output circuit appNtk/alu4_93_0.00795_2269_12.7.blif
time = 1286582267 us
--------------- round 94 ---------------
seed = 2531465778
maxLevel = 2
n1087 is replaced by one with estimated error 0.00808
error = 0.00808
area = 2265
delay = 12.7
#gates = 910
output circuit appNtk/alu4_94_0.00808_2265_12.7.blif
time = 1294884913 us
--------------- round 95 ---------------
seed = 2531465778
maxLevel = 2
n52 is replaced by n807 with estimated error 0.00808
error = 0.00808
area = 2264
delay = 12.7
#gates = 909
output circuit appNtk/alu4_95_0.00808_2264_12.7.blif
time = 1303040311 us
--------------- round 96 ---------------
seed = 2531465778
maxLevel = 2
n1102 is replaced by n740 with estimated error 0.00814
error = 0.00814
area = 2262
delay = 12.7
#gates = 908
output circuit appNtk/alu4_96_0.00814_2262_12.7.blif
time = 1311195835 us
--------------- round 97 ---------------
seed = 2531465778
maxLevel = 2
n1006 is replaced by one with estimated error 0.0085
error = 0.0085
area = 2251
delay = 12.7
#gates = 903
output circuit appNtk/alu4_97_0.0085_2251_12.7.blif
time = 1319329303 us
--------------- round 98 ---------------
seed = 2531465778
maxLevel = 2
n906 is replaced by one with estimated error 0.00869
error = 0.00869
area = 2243
delay = 12.7
#gates = 900
output circuit appNtk/alu4_98_0.00869_2243_12.7.blif
time = 1327370987 us
--------------- round 99 ---------------
seed = 2531465778
maxLevel = 2
n450 is replaced by one with estimated error 0.00879
error = 0.00879
area = 2240
delay = 12.7
#gates = 899
output circuit appNtk/alu4_99_0.00879_2240_12.7.blif
time = 1335356602 us
--------------- round 100 ---------------
seed = 2531465778
maxLevel = 2
n434 is replaced by n78 with estimated error 0.00885
error = 0.00885
area = 2237
delay = 12.7
#gates = 898
output circuit appNtk/alu4_100_0.00885_2237_12.7.blif
time = 1343322051 us
--------------- round 101 ---------------
seed = 2531465778
maxLevel = 2
n438 is replaced by one with estimated error 0.00911
error = 0.00911
area = 2226
delay = 12.7
#gates = 894
output circuit appNtk/alu4_101_0.00911_2226_12.7.blif
time = 1351280448 us
--------------- round 102 ---------------
seed = 2531465778
maxLevel = 2
n907 is replaced by zero with estimated error 0.00945
error = 0.00945
area = 2216
delay = 12.7
#gates = 890
output circuit appNtk/alu4_102_0.00945_2216_12.7.blif
time = 1359155092 us
--------------- round 103 ---------------
seed = 2531465778
maxLevel = 2
n1000 is replaced by zero with estimated error 0.00969
error = 0.00969
area = 2209
delay = 12.7
#gates = 888
output circuit appNtk/alu4_103_0.00969_2209_12.7.blif
time = 1366962648 us
--------------- round 104 ---------------
seed = 2531465778
maxLevel = 2
n624 is replaced by one with estimated error 0.01
error = 0.01
area = 2200
delay = 12.7
#gates = 885
output circuit appNtk/alu4_104_0.01_2200_12.7.blif
time = 1374746096 us
--------------- round 105 ---------------
seed = 2531465778
maxLevel = 2
n613 is replaced by n160 with estimated error 0.01003
error = 0.01003
area = 2198
delay = 12.7
#gates = 884
output circuit appNtk/alu4_105_0.01003_2198_12.7.blif
time = 1382479162 us
--------------- round 106 ---------------
seed = 2531465778
maxLevel = 2
n728 is replaced by one with estimated error 0.01024
error = 0.01024
area = 2192
delay = 12.7
#gates = 881
output circuit appNtk/alu4_106_0.01024_2192_12.7.blif
time = 1390195787 us
--------------- round 107 ---------------
seed = 2531465778
maxLevel = 2
n1081 is replaced by one with estimated error 0.01031
error = 0.01031
area = 2190
delay = 12.7
#gates = 880
output circuit appNtk/alu4_107_0.01031_2190_12.7.blif
time = 1397866112 us
--------------- round 108 ---------------
seed = 2531465778
maxLevel = 2
n547 is replaced by one with estimated error 0.01038
error = 0.01038
area = 2188
delay = 12.7
#gates = 879
output circuit appNtk/alu4_108_0.01038_2188_12.7.blif
time = 1405516925 us
--------------- round 109 ---------------
seed = 2531465778
maxLevel = 2
n885 is replaced by one with estimated error 0.01149
error = 0.01149
area = 2157
delay = 12.7
#gates = 869
output circuit appNtk/alu4_109_0.01149_2157_12.7.blif
time = 1413139193 us
--------------- round 110 ---------------
seed = 2531465778
maxLevel = 2
n570 is replaced by n770 with estimated error 0.01167
error = 0.01167
area = 2152
delay = 12.7
#gates = 867
output circuit appNtk/alu4_110_0.01167_2152_12.7.blif
time = 1420586266 us
--------------- round 111 ---------------
seed = 2531465778
maxLevel = 2
n552 is replaced by one with estimated error 0.01207
error = 0.01207
area = 2141
delay = 12.7
#gates = 863
output circuit appNtk/alu4_111_0.01207_2141_12.7.blif
time = 1428000032 us
--------------- round 112 ---------------
seed = 2531465778
maxLevel = 2
n610 is replaced by one with estimated error 0.01222
error = 0.01222
area = 2137
delay = 12.7
#gates = 862
output circuit appNtk/alu4_112_0.01222_2137_12.7.blif
time = 1435345656 us
--------------- round 113 ---------------
seed = 2531465778
maxLevel = 2
n662 is replaced by n40 with estimated error 0.01225
error = 0.01225
area = 2135
delay = 12.7
#gates = 861
output circuit appNtk/alu4_113_0.01225_2135_12.7.blif
time = 1442675231 us
--------------- round 114 ---------------
seed = 2531465778
maxLevel = 2
n1013 is replaced by one with estimated error 0.01259
error = 0.01259
area = 2126
delay = 12.7
#gates = 857
output circuit appNtk/alu4_114_0.01259_2126_12.7.blif
time = 1449986743 us
--------------- round 115 ---------------
seed = 2531465778
maxLevel = 2
n1027 is replaced by one with estimated error 0.01298
error = 0.01298
area = 2116
delay = 12.7
#gates = 853
output circuit appNtk/alu4_115_0.01298_2116_12.7.blif
time = 1457216108 us
--------------- round 116 ---------------
seed = 2531465778
maxLevel = 2
n572 is replaced by zero with estimated error 0.01298
error = 0.01298
area = 2114
delay = 12.7
#gates = 852
output circuit appNtk/alu4_116_0.01298_2114_12.7.blif
time = 1464360709 us
--------------- round 117 ---------------
seed = 2531465778
maxLevel = 2
n191 is replaced by zero with estimated error 0.01306
error = 0.01306
area = 2111
delay = 12.7
#gates = 851
output circuit appNtk/alu4_117_0.01306_2111_12.7.blif
time = 1471491431 us
--------------- round 118 ---------------
seed = 2531465778
maxLevel = 2
n1042 is replaced by n890 with inverter with estimated error 0.0133
error = 0.0133
area = 2105
delay = 12.7
#gates = 849
output circuit appNtk/alu4_118_0.0133_2105_12.7.blif
time = 1478600200 us
--------------- round 119 ---------------
seed = 2531465778
maxLevel = 2
n894 is replaced by n1139 with estimated error 0.0133
error = 0.0133
area = 2102
delay = 12.7
#gates = 848
output circuit appNtk/alu4_119_0.0133_2102_12.7.blif
time = 1485678123 us
--------------- round 120 ---------------
seed = 2531465778
maxLevel = 2
n592 is replaced by n845 with estimated error 0.01349
error = 0.01349
area = 2095
delay = 12.7
#gates = 846
output circuit appNtk/alu4_120_0.01349_2095_12.7.blif
time = 1492742657 us
--------------- round 121 ---------------
seed = 2531465778
maxLevel = 2
n1036 is replaced by one with estimated error 0.01351
error = 0.01351
area = 2093
delay = 12.7
#gates = 845
output circuit appNtk/alu4_121_0.01351_2093_12.7.blif
time = 1499766215 us
--------------- round 122 ---------------
seed = 2531465778
maxLevel = 2
n586 is replaced by n322 with inverter with estimated error 0.01367
error = 0.01367
area = 2089
delay = 12.7
#gates = 844
output circuit appNtk/alu4_122_0.01367_2089_12.7.blif
time = 1506773958 us
--------------- round 123 ---------------
seed = 2531465778
maxLevel = 2
n1044 is replaced by zero with estimated error 0.01375
error = 0.01375
area = 2087
delay = 12.7
#gates = 843
output circuit appNtk/alu4_123_0.01375_2087_12.7.blif
time = 1513767072 us
--------------- round 124 ---------------
seed = 2531465778
maxLevel = 2
n1043 is replaced by zero with estimated error 0.01375
error = 0.01375
area = 2086
delay = 12.7
#gates = 842
output circuit appNtk/alu4_124_0.01375_2086_12.7.blif
time = 1520742487 us
--------------- round 125 ---------------
seed = 2531465778
maxLevel = 2
n934 is replaced by zero with estimated error 0.01397
error = 0.01397
area = 2078
delay = 12.7
#gates = 839
output circuit appNtk/alu4_125_0.01397_2078_12.7.blif
time = 1527701659 us
--------------- round 126 ---------------
seed = 2531465778
maxLevel = 2
n1122 is replaced by zero with estimated error 0.01405
error = 0.01405
area = 2076
delay = 12.7
#gates = 838
output circuit appNtk/alu4_126_0.01405_2076_12.7.blif
time = 1534612315 us
--------------- round 127 ---------------
seed = 2531465778
maxLevel = 2
n1032 is replaced by one with estimated error 0.01442
error = 0.01442
area = 2067
delay = 12.7
#gates = 835
output circuit appNtk/alu4_127_0.01442_2067_12.7.blif
time = 1541505332 us
--------------- round 128 ---------------
seed = 2531465778
maxLevel = 2
n564 is replaced by zero with estimated error 0.01468
error = 0.01468
area = 2061
delay = 12.7
#gates = 833
output circuit appNtk/alu4_128_0.01468_2061_12.7.blif
time = 1548351556 us
--------------- round 129 ---------------
seed = 2531465778
maxLevel = 2
n344 is replaced by n443 with estimated error 0.01481
error = 0.01481
area = 2058
delay = 12.7
#gates = 832
output circuit appNtk/alu4_129_0.01481_2058_12.7.blif
time = 1555178656 us
--------------- round 130 ---------------
seed = 2531465778
maxLevel = 2
n776 is replaced by n178 with estimated error 0.01494
error = 0.01494
area = 2055
delay = 12.7
#gates = 831
output circuit appNtk/alu4_130_0.01494_2055_12.7.blif
time = 1561974983 us
--------------- round 131 ---------------
seed = 2531465778
maxLevel = 2
n1074 is replaced by zero with estimated error 0.01516
error = 0.01516
area = 2050
delay = 12.7
#gates = 829
output circuit appNtk/alu4_131_0.01516_2050_12.7.blif
time = 1568753158 us
--------------- round 132 ---------------
seed = 2531465778
maxLevel = 2
n1131 is replaced by one with estimated error 0.01534
error = 0.01534
area = 2046
delay = 12.7
#gates = 828
output circuit appNtk/alu4_132_0.01534_2046_12.7.blif
time = 1575497588 us
--------------- round 133 ---------------
seed = 2531465778
maxLevel = 2
n914 is replaced by n443 with estimated error 0.01543
error = 0.01543
area = 2044
delay = 12.7
#gates = 827
output circuit appNtk/alu4_133_0.01543_2044_12.7.blif
time = 1582225403 us
--------------- round 134 ---------------
seed = 2531465778
maxLevel = 2
n921 is replaced by one with estimated error 0.01552
error = 0.01552
area = 2042
delay = 12.7
#gates = 826
output circuit appNtk/alu4_134_0.01552_2042_12.7.blif
time = 1588940694 us
--------------- round 135 ---------------
seed = 2531465778
maxLevel = 2
n860 is replaced by one with estimated error 0.01625
error = 0.01625
area = 2026
delay = 12.7
#gates = 819
output circuit appNtk/alu4_135_0.01625_2026_12.7.blif
time = 1595637586 us
--------------- round 136 ---------------
seed = 2531465778
maxLevel = 2
n1045 is replaced by one with estimated error 0.01646
error = 0.01646
area = 2019
delay = 12.7
#gates = 817
output circuit appNtk/alu4_136_0.01646_2019_12.7.blif
time = 1602219953 us
--------------- round 137 ---------------
seed = 2531465778
maxLevel = 2
n1090 is replaced by one with estimated error 0.01817
error = 0.01817
area = 1978
delay = 12.7
#gates = 803
output circuit appNtk/alu4_137_0.01817_1978_12.7.blif
time = 1608773809 us
--------------- round 138 ---------------
seed = 2531465778
maxLevel = 2
n845 is replaced by zero with estimated error 0.01817
error = 0.01817
area = 1976
delay = 12.7
#gates = 802
output circuit appNtk/alu4_138_0.01817_1976_12.7.blif
time = 1615125997 us
--------------- round 139 ---------------
seed = 2531465778
maxLevel = 2
n920 is replaced by one with estimated error 0.01839
error = 0.01839
area = 1963
delay = 12.7
#gates = 796
output circuit appNtk/alu4_139_0.01839_1963_12.7.blif
time = 1621465299 us
--------------- round 140 ---------------
seed = 2531465778
maxLevel = 2
n923 is replaced by zero with estimated error 0.01887
error = 0.01887
area = 1948
delay = 12.7
#gates = 790
output circuit appNtk/alu4_140_0.01887_1948_12.7.blif
time = 1627715816 us
--------------- round 141 ---------------
seed = 2531465778
maxLevel = 2
n910 is replaced by zero with estimated error 0.01887
error = 0.01887
area = 1944
delay = 12.7
#gates = 788
output circuit appNtk/alu4_141_0.01887_1944_12.7.blif
time = 1633872822 us
--------------- round 142 ---------------
seed = 2531465778
maxLevel = 2
n352 is replaced by one with estimated error 0.01891
error = 0.01891
area = 1942
delay = 12.7
#gates = 787
output circuit appNtk/alu4_142_0.01891_1942_12.7.blif
time = 1640009082 us
--------------- round 143 ---------------
seed = 2531465778
maxLevel = 2
n312 is replaced by one with estimated error 0.01905
error = 0.01905
area = 1938
delay = 12.7
#gates = 786
output circuit appNtk/alu4_143_0.01905_1938_12.7.blif
time = 1646132555 us
--------------- round 144 ---------------
seed = 2531465778
maxLevel = 2
n742 is replaced by one with estimated error 0.01926
error = 0.01926
area = 1932
delay = 12.7
#gates = 784
output circuit appNtk/alu4_144_0.01926_1932_12.7.blif
time = 1652238952 us
--------------- round 145 ---------------
seed = 2531465778
maxLevel = 2
n1121 is replaced by zero with estimated error 0.01967
error = 0.01967
area = 1922
delay = 12.7
#gates = 780
output circuit appNtk/alu4_145_0.01967_1922_12.7.blif
time = 1658311131 us
--------------- round 146 ---------------
seed = 2531465778
maxLevel = 2
n917 is replaced by n512 with estimated error 0.01968
error = 0.01968
area = 1919
delay = 12.7
#gates = 778
output circuit appNtk/alu4_146_0.01968_1919_12.7.blif
time = 1664320751 us
--------------- round 147 ---------------
seed = 2531465778
maxLevel = 2
n1123 is replaced by n724 with estimated error 0.01981
error = 0.01981
area = 1915
delay = 12.7
#gates = 776
output circuit appNtk/alu4_147_0.01981_1915_12.7.blif
time = 1670302990 us
--------------- round 148 ---------------
seed = 2531465778
maxLevel = 2
n362 is replaced by n422 with estimated error 0.01995
error = 0.01995
area = 1912
delay = 12.7
#gates = 775
output circuit appNtk/alu4_148_0.01995_1912_12.7.blif
time = 1676255664 us
--------------- round 149 ---------------
seed = 2531465778
maxLevel = 2
n361 is replaced by n336 with estimated error 0.01995
error = 0.01995
area = 1909
delay = 12.7
#gates = 773
output circuit appNtk/alu4_149_0.01995_1909_12.7.blif
time = 1682190147 us
--------------- round 150 ---------------
seed = 2531465778
maxLevel = 2
n490 is replaced by zero with estimated error 0.02009
error = 0.02009
area = 1906
delay = 12.7
#gates = 772
output circuit appNtk/alu4_150_0.02009_1906_12.7.blif
time = 1688098997 us
--------------- round 151 ---------------
seed = 2531465778
maxLevel = 2
n732 is replaced by n365 with inverter with estimated error 0.02043
error = 0.02043
area = 1899
delay = 12.7
#gates = 770
output circuit appNtk/alu4_151_0.02043_1899_12.7.blif
time = 1693990514 us
--------------- round 152 ---------------
seed = 2531465778
maxLevel = 2
n265 is replaced by n171 with estimated error 0.02092
error = 0.02092
area = 1889
delay = 12.7
#gates = 766
output circuit appNtk/alu4_152_0.02092_1889_12.7.blif
time = 1699848566 us
--------------- round 153 ---------------
seed = 2531465778
maxLevel = 2
n171 is replaced by one with estimated error 0.02098
error = 0.02196
area = 1884
delay = 12.7
#gates = 764
output circuit appNtk/alu4_153_0.02196_1884_12.7.blif
time = 1705646558 us
--------------- round 154 ---------------
seed = 2531465778
maxLevel = 2
n184 is replaced by n217 with estimated error 0.02136
error = 0.02136
area = 1883
delay = 12.7
#gates = 763
output circuit appNtk/alu4_154_0.02136_1883_12.7.blif
time = 1711407399 us
--------------- round 155 ---------------
seed = 2531465778
maxLevel = 2
n259 is replaced by zero with estimated error 0.02142
error = 0.02142
area = 1880
delay = 12.7
#gates = 762
output circuit appNtk/alu4_155_0.02142_1880_12.7.blif
time = 1717139772 us
--------------- round 156 ---------------
seed = 2531465778
maxLevel = 2
n164 is replaced by one with estimated error 0.02149
error = 0.02149
area = 1878
delay = 12.7
#gates = 761
output circuit appNtk/alu4_156_0.02149_1878_12.7.blif
time = 1722861786 us
--------------- round 157 ---------------
seed = 2531465778
maxLevel = 2
n761 is replaced by one with estimated error 0.02213
error = 0.02213
area = 1865
delay = 12.7
#gates = 755
output circuit appNtk/alu4_157_0.02213_1865_12.7.blif
time = 1728570255 us
--------------- round 158 ---------------
seed = 2531465778
maxLevel = 2
n195 is replaced by zero with estimated error 0.02213
error = 0.02213
area = 1864
delay = 12.7
#gates = 754
output circuit appNtk/alu4_158_0.02213_1864_12.7.blif
time = 1734206954 us
--------------- round 159 ---------------
seed = 2531465778
maxLevel = 2
n244 is replaced by one with estimated error 0.02229
error = 0.02229
area = 1860
delay = 12.7
#gates = 752
output circuit appNtk/alu4_159_0.02229_1860_12.7.blif
time = 1739826302 us
--------------- round 160 ---------------
seed = 2531465778
maxLevel = 2
n501 is replaced by one with estimated error 0.02309
error = 0.02309
area = 1844
delay = 12.7
#gates = 746
output circuit appNtk/alu4_160_0.02309_1844_12.7.blif
time = 1745416299 us
--------------- round 161 ---------------
seed = 2531465778
maxLevel = 2
n258 is replaced by one with estimated error 0.02379
error = 0.02379
area = 1830
delay = 12.7
#gates = 741
output circuit appNtk/alu4_161_0.02379_1830_12.7.blif
time = 1750923517 us
--------------- round 162 ---------------
seed = 2531465778
maxLevel = 2
n279 is replaced by n1017 with estimated error 0.02379
error = 0.02379
area = 1826
delay = 12.7
#gates = 740
output circuit appNtk/alu4_162_0.02379_1826_12.7.blif
time = 1756354024 us
--------------- round 163 ---------------
seed = 2531465778
maxLevel = 2
n762 is replaced by one with estimated error 0.02405
error = 0.02405
area = 1821
delay = 12.7
#gates = 738
output circuit appNtk/alu4_163_0.02405_1821_12.7.blif
time = 1761770309 us
--------------- round 164 ---------------
seed = 2531465778
maxLevel = 2
n531 is replaced by one with estimated error 0.02431
error = 0.02431
area = 1816
delay = 12.7
#gates = 736
output circuit appNtk/alu4_164_0.02431_1816_12.7.blif
time = 1767155797 us
--------------- round 165 ---------------
seed = 2531465778
maxLevel = 2
n664 is replaced by n1033 with estimated error 0.02494
error = 0.02494
area = 1804
delay = 12.7
#gates = 731
output circuit appNtk/alu4_165_0.02494_1804_12.7.blif
time = 1772509479 us
--------------- round 166 ---------------
seed = 2531465778
maxLevel = 2
n612 is replaced by zero with estimated error 0.02525
error = 0.02525
area = 1798
delay = 12.7
#gates = 729
output circuit appNtk/alu4_166_0.02525_1798_12.7.blif
time = 1777790137 us
--------------- round 167 ---------------
seed = 2531465778
maxLevel = 2
n1033 is replaced by one with estimated error 0.02525
error = 0.02525
area = 1796
delay = 12.7
#gates = 728
output circuit appNtk/alu4_167_0.02525_1796_12.7.blif
time = 1783037973 us
--------------- round 168 ---------------
seed = 2531465778
maxLevel = 2
n1030 is replaced by one with estimated error 0.026
error = 0.026
area = 1780
delay = 12.7
#gates = 721
output circuit appNtk/alu4_168_0.026_1780_12.7.blif
time = 1788272297 us
--------------- round 169 ---------------
seed = 2531465778
maxLevel = 2
n1039 is replaced by zero with estimated error 0.02624
error = 0.02624
area = 1776
delay = 12.7
#gates = 719
output circuit appNtk/alu4_169_0.02624_1776_12.7.blif
time = 1793409837 us
--------------- round 170 ---------------
seed = 2531465778
maxLevel = 2
n393 is replaced by one with estimated error 0.02642
error = 0.02642
area = 1773
delay = 12.7
#gates = 718
output circuit appNtk/alu4_170_0.02642_1773_12.7.blif
time = 1798525902 us
--------------- round 171 ---------------
seed = 2531465778
maxLevel = 2
n959 is replaced by one with estimated error 0.02686
error = 0.02686
area = 1766
delay = 12.7
#gates = 716
output circuit appNtk/alu4_171_0.02686_1766_12.7.blif
time = 1803621771 us
--------------- round 172 ---------------
seed = 2531465778
maxLevel = 2
n358 is replaced by n149 with estimated error 0.02705
error = 0.02705
area = 1763
delay = 12.7
#gates = 715
output circuit appNtk/alu4_172_0.02705_1763_12.7.blif
time = 1808682062 us
--------------- round 173 ---------------
seed = 2531465778
maxLevel = 2
n1063 is replaced by one with estimated error 0.02737
error = 0.02737
area = 1758
delay = 12.7
#gates = 713
output circuit appNtk/alu4_173_0.02737_1758_12.7.blif
time = 1813723184 us
--------------- round 174 ---------------
seed = 2531465778
maxLevel = 2
n719 is replaced by one with estimated error 0.0275
error = 0.0275
area = 1756
delay = 12.7
#gates = 712
output circuit appNtk/alu4_174_0.0275_1756_12.7.blif
time = 1818735166 us
--------------- round 175 ---------------
seed = 2531465778
maxLevel = 2
n888 is replaced by n821 with estimated error 0.02777
error = 0.02777
area = 1752
delay = 12.7
#gates = 711
output circuit appNtk/alu4_175_0.02777_1752_12.7.blif
time = 1823731919 us
--------------- round 176 ---------------
seed = 2531465778
maxLevel = 2
n889 is replaced by one with estimated error 0.02798
error = 0.02802
area = 1748
delay = 12.7
#gates = 710
output circuit appNtk/alu4_176_0.02802_1748_12.7.blif
time = 1828713764 us
--------------- round 177 ---------------
seed = 2531465778
maxLevel = 2
n523 is replaced by n1069 with estimated error 0.02963
error = 0.02963
area = 1725
delay = 12.7
#gates = 701
output circuit appNtk/alu4_177_0.02963_1725_12.7.blif
time = 1833680159 us
--------------- round 178 ---------------
seed = 2531465778
maxLevel = 2
n366 is replaced by n1141 with estimated error 0.02984
error = 0.02984
area = 1722
delay = 12.7
#gates = 700
output circuit appNtk/alu4_178_0.02984_1722_12.7.blif
time = 1838519135 us
--------------- round 179 ---------------
seed = 2531465778
maxLevel = 2
n606 is replaced by zero with estimated error 0.02993
error = 0.02993
area = 1721
delay = 12.7
#gates = 699
output circuit appNtk/alu4_179_0.02993_1721_12.7.blif
time = 1843341939 us
--------------- round 180 ---------------
seed = 2531465778
maxLevel = 2
exceed error bound
