#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000006d3220 .scope module, "LEGv8" "LEGv8" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "restart_cpu"
v0000000001f53240_0 .net *"_s6", 0 0, L_0000000001faeb20;  1 drivers
v0000000001f532e0_0 .net *"_s7", 0 0, L_0000000001faebc0;  1 drivers
o0000000001ef6908 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001f53380_0 .net "clk", 0 0, o0000000001ef6908;  0 drivers
v0000000001f53420_0 .var "microcode_restart", 0 0;
o0000000001ef64b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001f534c0_0 .net "restart_cpu", 0 0, o0000000001ef64b8;  0 drivers
E_0000000001ee9ef0 .event edge, v0000000001f474e0_0, v0000000001f4c840_0;
L_0000000001faec60 .concat [ 1 1 0 0], L_0000000001faebc0, L_0000000001faeb20;
S_00000000006d33a0 .scope module, "stage1_fetch" "Stage1_Fetch" 2 22, 3 33 0, S_00000000006d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "new_pc"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "next"
    .port_info 3 /INPUT 1 "branch_flag"
    .port_info 4 /INPUT 1 "uncond_branch_flag"
    .port_info 5 /INPUT 1 "zero_flag"
L_0000000001ee7510 .functor AND 1, L_0000000001fad4a0, L_0000000001fae9e0, C4<1>, C4<1>;
L_0000000001ee7580 .functor OR 1, L_0000000001ee7510, L_0000000001fad540, C4<0>, C4<0>;
v0000000001f47620_0 .net *"_s0", 0 0, L_0000000001ee7510;  1 drivers
v0000000001f476c0_0 .net *"_s2", 0 0, L_0000000001ee7580;  1 drivers
L_0000000001f54098 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001f47760_0 .net/2u *"_s4", 63 0, L_0000000001f54098;  1 drivers
v0000000001f4c0c0_0 .net *"_s6", 63 0, L_0000000001f53560;  1 drivers
v0000000001f4c160_0 .net "branch_flag", 0 0, L_0000000001fad4a0;  1 drivers
v0000000001f4c200_0 .net "instruction", 31 0, L_0000000001ee75f0;  1 drivers
v0000000001f4c2a0_0 .net "new_pc", 63 0, L_0000000001fadd60;  1 drivers
v0000000001f4c340_0 .net "next", 0 0, L_0000000001fad400;  1 drivers
v0000000001f4c3e0_0 .net "pc_out", 63 0, v0000000001f47440_0;  1 drivers
v0000000001f4c480_0 .var "pipe_in", 95 0;
v0000000001f4c520_0 .var "pipe_out", 95 0;
v0000000001f4c5c0_0 .net "reset", 0 0, o0000000001ef64b8;  alias, 0 drivers
v0000000001f4c660_0 .net "uncond_branch_flag", 0 0, L_0000000001fad540;  1 drivers
v0000000001f4c700_0 .net "zero_flag", 0 0, L_0000000001fae9e0;  1 drivers
E_0000000001eea4f0 .event edge, v0000000001f47580_0;
L_0000000001f53560 .arith/sum 64, v0000000001f47440_0, L_0000000001f54098;
L_0000000001f53600 .functor MUXZ 64, L_0000000001f53560, L_0000000001fadd60, L_0000000001ee7580, C4<>;
L_0000000001fad680 .part L_0000000001ee75f0, 21, 11;
L_0000000001faed00 .part L_0000000001ee75f0, 21, 11;
S_00000000006d2d40 .scope module, "imem" "Instruction_Memory" 3 45, 4 11 0, S_00000000006d33a0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address"
    .port_info 1 /OUTPUT 32 "instruction"
L_0000000001ee7660 .functor OR 32, L_0000000001f539c0, L_0000000001f53d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001ee76d0 .functor OR 32, L_0000000001ee7660, L_0000000001fad220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001ee75f0 .functor OR 32, L_0000000001ee76d0, L_0000000001fad2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001f45a00_0 .net *"_s0", 7 0, L_0000000001f536a0;  1 drivers
v0000000001f45aa0_0 .net *"_s10", 31 0, L_0000000001f53880;  1 drivers
L_0000000001f54170 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001f45b40_0 .net *"_s13", 23 0, L_0000000001f54170;  1 drivers
v0000000001f45be0_0 .net *"_s14", 31 0, L_0000000001f539c0;  1 drivers
v0000000001f45c80_0 .net *"_s16", 7 0, L_0000000001f53920;  1 drivers
L_0000000001f541b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001f45d20_0 .net *"_s18", 23 0, L_0000000001f541b8;  1 drivers
v0000000001f45dc0_0 .net *"_s2", 64 0, L_0000000001f53740;  1 drivers
v0000000001f45e60_0 .net *"_s20", 7 0, L_0000000001f53a60;  1 drivers
v0000000001f45f00_0 .net *"_s22", 64 0, L_0000000001f53b00;  1 drivers
L_0000000001f54200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001f45fa0_0 .net *"_s25", 0 0, L_0000000001f54200;  1 drivers
L_0000000001f54248 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000001f46040_0 .net/2u *"_s26", 64 0, L_0000000001f54248;  1 drivers
v0000000001f460e0_0 .net *"_s28", 64 0, L_0000000001f53ba0;  1 drivers
v0000000001f46180_0 .net *"_s30", 31 0, L_0000000001f53c40;  1 drivers
L_0000000001f54290 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001f46220_0 .net *"_s33", 23 0, L_0000000001f54290;  1 drivers
v0000000001f462c0_0 .net *"_s34", 31 0, L_0000000001f53d80;  1 drivers
v0000000001f46360_0 .net *"_s36", 15 0, L_0000000001f53ce0;  1 drivers
L_0000000001f542d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001f46400_0 .net *"_s38", 15 0, L_0000000001f542d8;  1 drivers
v0000000001f464a0_0 .net *"_s40", 31 0, L_0000000001ee7660;  1 drivers
v0000000001f46540_0 .net *"_s42", 7 0, L_0000000001f53e20;  1 drivers
v0000000001f465e0_0 .net *"_s44", 64 0, L_0000000001f53ec0;  1 drivers
L_0000000001f54320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001f46680_0 .net *"_s47", 0 0, L_0000000001f54320;  1 drivers
L_0000000001f54368 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001f46720_0 .net/2u *"_s48", 64 0, L_0000000001f54368;  1 drivers
L_0000000001f540e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001f467c0_0 .net *"_s5", 0 0, L_0000000001f540e0;  1 drivers
v0000000001f46860_0 .net *"_s50", 64 0, L_0000000001f53f60;  1 drivers
v0000000001f46900_0 .net *"_s52", 31 0, L_0000000001fad0e0;  1 drivers
L_0000000001f543b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001f469a0_0 .net *"_s55", 23 0, L_0000000001f543b0;  1 drivers
v0000000001f46a40_0 .net *"_s56", 31 0, L_0000000001fad220;  1 drivers
v0000000001f46ae0_0 .net *"_s58", 23 0, L_0000000001fad180;  1 drivers
L_0000000001f54128 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000001f46b80_0 .net/2u *"_s6", 64 0, L_0000000001f54128;  1 drivers
L_0000000001f543f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000001f46c20_0 .net *"_s60", 7 0, L_0000000001f543f8;  1 drivers
v0000000001f46cc0_0 .net *"_s62", 31 0, L_0000000001ee76d0;  1 drivers
v0000000001f46d60_0 .net *"_s64", 7 0, L_0000000001fad360;  1 drivers
v0000000001f46e00_0 .net *"_s66", 31 0, L_0000000001fad2c0;  1 drivers
L_0000000001f54440 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001f46ea0_0 .net *"_s69", 23 0, L_0000000001f54440;  1 drivers
v0000000001f46f40_0 .net *"_s8", 64 0, L_0000000001f537e0;  1 drivers
v0000000001f46fe0_0 .net "address", 63 0, v0000000001f47440_0;  alias, 1 drivers
v0000000001f47080_0 .var/i "aligned_pc", 31 0;
v0000000001f47120_0 .net "instruction", 31 0, L_0000000001ee75f0;  alias, 1 drivers
v0000000001f471c0 .array "mem", 256 0, 7 0;
v0000000001f47260_0 .var/i "write_counter", 31 0;
L_0000000001f536a0 .array/port v0000000001f471c0, L_0000000001f537e0;
L_0000000001f53740 .concat [ 64 1 0 0], v0000000001f47440_0, L_0000000001f540e0;
L_0000000001f537e0 .arith/sum 65, L_0000000001f53740, L_0000000001f54128;
L_0000000001f53880 .concat [ 8 24 0 0], L_0000000001f536a0, L_0000000001f54170;
L_0000000001f53920 .part L_0000000001f53880, 0, 8;
L_0000000001f539c0 .concat [ 24 8 0 0], L_0000000001f541b8, L_0000000001f53920;
L_0000000001f53a60 .array/port v0000000001f471c0, L_0000000001f53ba0;
L_0000000001f53b00 .concat [ 64 1 0 0], v0000000001f47440_0, L_0000000001f54200;
L_0000000001f53ba0 .arith/sum 65, L_0000000001f53b00, L_0000000001f54248;
L_0000000001f53c40 .concat [ 8 24 0 0], L_0000000001f53a60, L_0000000001f54290;
L_0000000001f53ce0 .part L_0000000001f53c40, 0, 16;
L_0000000001f53d80 .concat [ 16 16 0 0], L_0000000001f542d8, L_0000000001f53ce0;
L_0000000001f53e20 .array/port v0000000001f471c0, L_0000000001f53f60;
L_0000000001f53ec0 .concat [ 64 1 0 0], v0000000001f47440_0, L_0000000001f54320;
L_0000000001f53f60 .arith/sum 65, L_0000000001f53ec0, L_0000000001f54368;
L_0000000001fad0e0 .concat [ 8 24 0 0], L_0000000001f53e20, L_0000000001f543b0;
L_0000000001fad180 .part L_0000000001fad0e0, 0, 24;
L_0000000001fad220 .concat [ 8 24 0 0], L_0000000001f543f8, L_0000000001fad180;
L_0000000001fad360 .array/port v0000000001f471c0, v0000000001f47440_0;
L_0000000001fad2c0 .concat [ 8 24 0 0], L_0000000001fad360, L_0000000001f54440;
S_00000000006d2ec0 .scope task, "write_b" "write_b" 4 72, 4 72 0, S_00000000006d2d40;
 .timescale 0 0;
v0000000001eef670_0 .var "br_addr", 25 0;
v0000000001eefc10_0 .var "opcode", 10 0;
TD_LEGv8.stage1_fetch.imem.write_b ;
    %load/vec4 v0000000001f47260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001f47080_0, 0, 32;
    %load/vec4 v0000000001eefc10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0000000001eef670_0;
    %parti/s 2, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001eef670_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001eef670_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001eef670_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 4, v0000000001f47080_0;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001f47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001f47260_0, 0, 32;
    %end;
S_00000000006c5c60 .scope task, "write_cb" "write_cb" 4 87, 4 87 0, S_00000000006d2d40;
 .timescale 0 0;
v0000000001eefcb0_0 .var "cond_br_addr", 18 0;
v0000000001eefd50_0 .var "opcode", 10 0;
v0000000001eefdf0_0 .var "rt", 4 0;
TD_LEGv8.stage1_fetch.imem.write_cb ;
    %load/vec4 v0000000001f47260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001f47080_0, 0, 32;
    %load/vec4 v0000000001eefd50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001eefcb0_0;
    %parti/s 8, 11, 5;
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001eefcb0_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001eefcb0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001eefdf0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001f47080_0;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001f47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001f47260_0, 0, 32;
    %end;
S_00000000006c5de0 .scope task, "write_d" "write_d" 4 54, 4 54 0, S_00000000006d2d40;
 .timescale 0 0;
v0000000001eefe90_0 .var "dt_addr", 8 0;
v0000000001eeff30_0 .var "op", 1 0;
v0000000001eeffd0_0 .var "opcode", 10 0;
v0000000001ef0070_0 .var "rn", 4 0;
v0000000001ef0110_0 .var "rt", 4 0;
TD_LEGv8.stage1_fetch.imem.write_d ;
    %load/vec4 v0000000001f47260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001f47080_0, 0, 32;
    %load/vec4 v0000000001eeffd0_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001eeffd0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001eefe90_0;
    %parti/s 5, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001eefe90_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000000001eeff30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ef0070_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001ef0070_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001ef0110_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001f47080_0;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001f47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001f47260_0, 0, 32;
    %end;
S_00000000006be2a0 .scope task, "write_i" "write_i" 4 38, 4 38 0, S_00000000006d2d40;
 .timescale 0 0;
v0000000001ef01b0_0 .var "alui", 11 0;
v0000000001ef0250_0 .var "opcode", 10 0;
v0000000001ef02f0_0 .var "rd", 4 0;
v0000000001ef0390_0 .var "rn", 4 0;
TD_LEGv8.stage1_fetch.imem.write_i ;
    %load/vec4 v0000000001f47260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001f47080_0, 0, 32;
    %load/vec4 v0000000001ef0250_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001ef0250_0;
    %parti/s 2, 1, 2;
    %load/vec4 v0000000001ef01b0_0;
    %parti/s 6, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001ef01b0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0000000001ef0390_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001ef0390_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001ef02f0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001f47080_0;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001f47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001f47260_0, 0, 32;
    %end;
S_00000000006be420 .scope task, "write_iw" "write_iw" 4 102, 4 102 0, S_00000000006d2d40;
 .timescale 0 0;
v0000000001ef0430_0 .var "movi", 15 0;
v0000000001ef04d0_0 .var "opcode", 10 0;
v0000000001ef0570_0 .var "rd", 4 0;
TD_LEGv8.stage1_fetch.imem.write_iw ;
    %load/vec4 v0000000001f47260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001f47080_0, 0, 32;
    %load/vec4 v0000000001ef04d0_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001ef04d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001ef0430_0;
    %parti/s 5, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001ef0430_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001ef0430_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001ef0570_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001f47080_0;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001f47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001f47260_0, 0, 32;
    %end;
S_00000000006c1860 .scope task, "write_r" "write_r" 4 21, 4 21 0, S_00000000006d2d40;
 .timescale 0 0;
v0000000001ef0610_0 .var "opcode", 10 0;
v0000000001ef06b0_0 .var "rd", 4 0;
v0000000001ef0750_0 .var "rm", 4 0;
v0000000001f458c0_0 .var "rn", 4 0;
v0000000001f45960_0 .var "shamt", 5 0;
TD_LEGv8.stage1_fetch.imem.write_r ;
    %load/vec4 v0000000001f47260_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001f47080_0, 0, 32;
    %load/vec4 v0000000001ef0610_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001ef0610_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001ef0750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001f45960_0;
    %load/vec4 v0000000001f458c0_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001f47080_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001f458c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001ef06b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001f47080_0;
    %store/vec4a v0000000001f471c0, 4, 0;
    %load/vec4 v0000000001f47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001f47260_0, 0, 32;
    %end;
S_00000000006bae00 .scope module, "pc" "Program_Counter" 3 44, 3 12 0, S_00000000006d33a0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "addr_in"
    .port_info 1 /INPUT 1 "wr"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 64 "addr_out"
v0000000001f47300_0 .net "addr_in", 63 0, L_0000000001f53600;  1 drivers
v0000000001f473a0_0 .net "addr_out", 63 0, v0000000001f47440_0;  alias, 1 drivers
v0000000001f47440_0 .var "latched_addr", 63 0;
v0000000001f474e0_0 .net "reset", 0 0, o0000000001ef64b8;  alias, 0 drivers
v0000000001f47580_0 .net "wr", 0 0, L_0000000001fad400;  alias, 1 drivers
E_0000000001eea470 .event edge, v0000000001f474e0_0, v0000000001f47580_0;
S_00000000006baf80 .scope module, "stage2_decode" "Stage2_Decode" 2 29, 5 42 0, S_00000000006d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 64 "writedata"
    .port_info 3 /INPUT 1 "reg2loc"
    .port_info 4 /INPUT 1 "regwrite"
L_0000000001f54488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001f4cde0_0 .net/2u *"_s0", 31 0, L_0000000001f54488;  1 drivers
v0000000001f4ce80_0 .net *"_s7", 4 0, L_0000000001fad860;  1 drivers
v0000000001f4cf20_0 .net *"_s9", 4 0, L_0000000001fad900;  1 drivers
v0000000001f4cfc0_0 .net "clk", 0 0, o0000000001ef6908;  alias, 0 drivers
v0000000001f4d060_0 .net "instruction", 31 0, L_0000000001ee75f0;  alias, 1 drivers
v0000000001f4d100_0 .net "outA", 63 0, v0000000001f4c8e0_0;  1 drivers
v0000000001f4d1a0_0 .net "outB", 63 0, v0000000001f4c980_0;  1 drivers
v0000000001f4d240_0 .net "reg2loc", 0 0, L_0000000001fadae0;  1 drivers
v0000000001f4d2e0_0 .net "regwrite", 0 0, L_0000000001fadb80;  1 drivers
v0000000001f4d380_0 .net "sign_ext", 63 0, L_0000000001fad720;  1 drivers
v0000000001f4d420_0 .net "writedata", 63 0, L_0000000001fb0180;  1 drivers
L_0000000001fad720 .concat [ 32 32 0 0], L_0000000001ee75f0, L_0000000001f54488;
L_0000000001fad7c0 .part L_0000000001ee75f0, 5, 5;
L_0000000001fad860 .part L_0000000001ee75f0, 0, 5;
L_0000000001fad900 .part L_0000000001ee75f0, 16, 5;
L_0000000001fad9a0 .functor MUXZ 5, L_0000000001fad900, L_0000000001fad860, L_0000000001fadae0, C4<>;
L_0000000001fada40 .part L_0000000001ee75f0, 0, 5;
S_00000000006d36c0 .scope module, "registers" "Registers" 5 52, 5 11 0, S_00000000006baf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "readreg1"
    .port_info 2 /INPUT 5 "readreg2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 64 "writedata"
    .port_info 5 /OUTPUT 64 "outA"
    .port_info 6 /OUTPUT 64 "outB"
    .port_info 7 /INPUT 1 "regwr"
v0000000001f4c840_0 .net "clk", 0 0, o0000000001ef6908;  alias, 0 drivers
v0000000001f4c8e0_0 .var "outA", 63 0;
v0000000001f4c980_0 .var "outB", 63 0;
v0000000001f4ca20_0 .net "readreg1", 4 0, L_0000000001fad7c0;  1 drivers
v0000000001f4cac0_0 .net "readreg2", 4 0, L_0000000001fad9a0;  1 drivers
v0000000001f4cb60 .array "regfile", 32 0, 63 0;
v0000000001f4cc00_0 .net "regwr", 0 0, L_0000000001fadb80;  alias, 1 drivers
v0000000001f4cca0_0 .net "writedata", 63 0, L_0000000001fb0180;  alias, 1 drivers
v0000000001f4cd40_0 .net "writereg", 4 0, L_0000000001fada40;  1 drivers
E_0000000001eea5f0 .event edge, v0000000001f4cc00_0, v0000000001f4c840_0;
S_00000000006d3840 .scope begin, "$unm_blk_35" "$unm_blk_35" 5 31, 5 31 0, S_00000000006d36c0;
 .timescale 0 0;
v0000000001f4c7a0_0 .var/i "i", 31 0;
S_00000000006a8900 .scope module, "stage3_execute" "Stage3_Execute" 2 32, 6 31 0, S_00000000006d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "opA"
    .port_info 1 /INPUT 64 "opB"
    .port_info 2 /INPUT 64 "pc"
    .port_info 3 /INPUT 64 "sign_ext"
    .port_info 4 /INPUT 2 "aluop"
    .port_info 5 /INPUT 11 "opcode"
    .port_info 6 /INPUT 1 "alusrc"
v0000000001f4eca0_0 .net *"_s0", 63 0, L_0000000001fadcc0;  1 drivers
v0000000001f4ed40_0 .net *"_s2", 61 0, L_0000000001fadc20;  1 drivers
L_0000000001f544d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001f4ede0_0 .net *"_s4", 1 0, L_0000000001f544d0;  1 drivers
v0000000001f4ee80_0 .net "add_uncond", 63 0, L_0000000001fadd60;  alias, 1 drivers
v0000000001f4ef20_0 .net "aluop", 1 0, L_0000000001faec60;  1 drivers
v0000000001f4efc0_0 .net "alusrc", 0 0, L_0000000001faeda0;  1 drivers
v0000000001f4f060_0 .net "opA", 63 0, v0000000001f4c8e0_0;  alias, 1 drivers
v0000000001f4f100_0 .net "opB", 63 0, v0000000001f4c980_0;  alias, 1 drivers
v0000000001f4f1a0_0 .net "opcode", 10 0, L_0000000001faed00;  1 drivers
v0000000001f4f240_0 .net "pc", 63 0, v0000000001f47440_0;  alias, 1 drivers
v0000000001f4f2e0_0 .net "result", 63 0, L_0000000001fae760;  1 drivers
v0000000001f4f380_0 .net "sign_ext", 63 0, L_0000000001fad720;  alias, 1 drivers
v0000000001f4f420_0 .net "zero", 0 0, L_0000000001fae9e0;  alias, 1 drivers
L_0000000001fadc20 .part L_0000000001fad720, 0, 62;
L_0000000001fadcc0 .concat [ 2 62 0 0], L_0000000001f544d0, L_0000000001fadc20;
L_0000000001fadd60 .arith/sum 64, L_0000000001fadcc0, v0000000001f47440_0;
L_0000000001fae940 .functor MUXZ 64, v0000000001f4c980_0, L_0000000001fad720, L_0000000001faeda0, C4<>;
S_00000000006a8a80 .scope module, "alu" "ALU" 6 44, 6 11 0, S_00000000006a8900;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "opA"
    .port_info 1 /INPUT 64 "opB"
    .port_info 2 /INPUT 4 "func"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 64 "result"
L_0000000001ee7740 .functor AND 64, v0000000001f4c8e0_0, L_0000000001fae940, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0000000001ee77b0 .functor OR 64, v0000000001f4c8e0_0, L_0000000001fae940, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000000001ee7820 .functor OR 64, v0000000001f4c8e0_0, L_0000000001fae940, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000000001ee7890 .functor NOT 64, L_0000000001ee7820, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000000001f54518 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000001f4d4c0_0 .net/2u *"_s0", 3 0, L_0000000001f54518;  1 drivers
v0000000001f4d560_0 .net *"_s10", 63 0, L_0000000001ee77b0;  1 drivers
L_0000000001f545a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000000001f4d600_0 .net/2u *"_s12", 3 0, L_0000000001f545a8;  1 drivers
v0000000001f4d6a0_0 .net *"_s14", 0 0, L_0000000001fadf40;  1 drivers
v0000000001f4d740_0 .net *"_s16", 63 0, L_0000000001fadfe0;  1 drivers
L_0000000001f545f0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000000001f4d7e0_0 .net/2u *"_s18", 3 0, L_0000000001f545f0;  1 drivers
v0000000001f4d880_0 .net *"_s2", 0 0, L_0000000001fade00;  1 drivers
v0000000001f4d920_0 .net *"_s20", 0 0, L_0000000001fae080;  1 drivers
v0000000001f4d9c0_0 .net *"_s22", 63 0, L_0000000001fae120;  1 drivers
L_0000000001f54638 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000000001f4da60_0 .net/2u *"_s24", 3 0, L_0000000001f54638;  1 drivers
v0000000001f4db00_0 .net *"_s26", 0 0, L_0000000001fae1c0;  1 drivers
v0000000001f4dba0_0 .net *"_s28", 0 0, L_0000000001fae260;  1 drivers
L_0000000001f54680 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001f4dc40_0 .net/2u *"_s30", 63 0, L_0000000001f54680;  1 drivers
L_0000000001f546c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001f4dce0_0 .net/2u *"_s32", 63 0, L_0000000001f546c8;  1 drivers
v0000000001f4dd80_0 .net *"_s34", 63 0, L_0000000001fae300;  1 drivers
L_0000000001f54710 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0000000001f4de20_0 .net/2u *"_s36", 3 0, L_0000000001f54710;  1 drivers
v0000000001f4dec0_0 .net *"_s38", 0 0, L_0000000001fae3a0;  1 drivers
v0000000001f4df60_0 .net *"_s4", 63 0, L_0000000001ee7740;  1 drivers
v0000000001f4e0c0_0 .net *"_s40", 63 0, L_0000000001ee7820;  1 drivers
v0000000001f4e160_0 .net *"_s42", 63 0, L_0000000001ee7890;  1 drivers
L_0000000001f54758 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000000001f4e200_0 .net *"_s44", 63 0, L_0000000001f54758;  1 drivers
v0000000001f4e2a0_0 .net *"_s46", 63 0, L_0000000001fae440;  1 drivers
v0000000001f4e340_0 .net *"_s48", 63 0, L_0000000001fae4e0;  1 drivers
v0000000001f4e3e0_0 .net *"_s50", 63 0, L_0000000001fae580;  1 drivers
v0000000001f4e480_0 .net *"_s52", 63 0, L_0000000001fae620;  1 drivers
v0000000001f4e520_0 .net *"_s54", 63 0, L_0000000001fae6c0;  1 drivers
v0000000001f4e5c0_0 .net *"_s59", 0 0, L_0000000001fae800;  1 drivers
L_0000000001f54560 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000000001f4e660_0 .net/2u *"_s6", 3 0, L_0000000001f54560;  1 drivers
L_0000000001f547a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000001f4e700_0 .net/2s *"_s60", 1 0, L_0000000001f547a0;  1 drivers
L_0000000001f547e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001f4e7a0_0 .net/2s *"_s62", 1 0, L_0000000001f547e8;  1 drivers
v0000000001f4e840_0 .net *"_s64", 1 0, L_0000000001fae8a0;  1 drivers
v0000000001f4e8e0_0 .net *"_s8", 0 0, L_0000000001fadea0;  1 drivers
L_0000000001f54830 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000001f4e980_0 .net "func", 3 0, L_0000000001f54830;  1 drivers
v0000000001f4ea20_0 .net "opA", 63 0, v0000000001f4c8e0_0;  alias, 1 drivers
v0000000001f4eac0_0 .net "opB", 63 0, L_0000000001fae940;  1 drivers
v0000000001f4eb60_0 .net "result", 63 0, L_0000000001fae760;  alias, 1 drivers
v0000000001f4ec00_0 .net "zero", 0 0, L_0000000001fae9e0;  alias, 1 drivers
L_0000000001fade00 .cmp/eq 4, L_0000000001f54830, L_0000000001f54518;
L_0000000001fadea0 .cmp/eq 4, L_0000000001f54830, L_0000000001f54560;
L_0000000001fadf40 .cmp/eq 4, L_0000000001f54830, L_0000000001f545a8;
L_0000000001fadfe0 .arith/sum 64, v0000000001f4c8e0_0, L_0000000001fae940;
L_0000000001fae080 .cmp/eq 4, L_0000000001f54830, L_0000000001f545f0;
L_0000000001fae120 .arith/sub 64, v0000000001f4c8e0_0, L_0000000001fae940;
L_0000000001fae1c0 .cmp/eq 4, L_0000000001f54830, L_0000000001f54638;
L_0000000001fae260 .cmp/gt 64, L_0000000001fae940, v0000000001f4c8e0_0;
L_0000000001fae300 .functor MUXZ 64, L_0000000001f546c8, L_0000000001f54680, L_0000000001fae260, C4<>;
L_0000000001fae3a0 .cmp/eq 4, L_0000000001f54830, L_0000000001f54710;
L_0000000001fae440 .functor MUXZ 64, L_0000000001f54758, L_0000000001ee7890, L_0000000001fae3a0, C4<>;
L_0000000001fae4e0 .functor MUXZ 64, L_0000000001fae440, L_0000000001fae300, L_0000000001fae1c0, C4<>;
L_0000000001fae580 .functor MUXZ 64, L_0000000001fae4e0, L_0000000001fae120, L_0000000001fae080, C4<>;
L_0000000001fae620 .functor MUXZ 64, L_0000000001fae580, L_0000000001fadfe0, L_0000000001fadf40, C4<>;
L_0000000001fae6c0 .functor MUXZ 64, L_0000000001fae620, L_0000000001ee77b0, L_0000000001fadea0, C4<>;
L_0000000001fae760 .functor MUXZ 64, L_0000000001fae6c0, L_0000000001ee7740, L_0000000001fade00, C4<>;
L_0000000001fae800 .reduce/nor L_0000000001fae760;
L_0000000001fae8a0 .functor MUXZ 2, L_0000000001f547e8, L_0000000001f547a0, L_0000000001fae800, C4<>;
L_0000000001fae9e0 .part L_0000000001fae8a0, 0, 1;
S_00000000006ceab0 .scope module, "stage4_memory_access" "Stage4_Memory_Access" 2 35, 7 36 0, S_00000000006d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address"
    .port_info 1 /INPUT 64 "data_in"
    .port_info 2 /INPUT 1 "memwrite"
    .port_info 3 /INPUT 1 "memread"
v0000000001f4f9c0_0 .net "address", 63 0, L_0000000001fae760;  alias, 1 drivers
v0000000001f4fa60_0 .net "data_in", 63 0, v0000000001f4c980_0;  alias, 1 drivers
v0000000001f4fb00_0 .net "data_out", 63 0, L_0000000001faeee0;  1 drivers
v0000000001f4fba0_0 .net "memread", 0 0, L_0000000001fb00e0;  1 drivers
v0000000001f4fc40_0 .net "memwrite", 0 0, L_0000000001faef80;  1 drivers
S_00000000006c79e0 .scope module, "data_memory" "Data_Memory" 7 43, 7 11 0, S_00000000006ceab0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address"
    .port_info 1 /INPUT 64 "data_in"
    .port_info 2 /OUTPUT 64 "data_out"
    .port_info 3 /INPUT 1 "memread"
    .port_info 4 /INPUT 1 "memwrite"
v0000000001f4f4c0_0 .net *"_s0", 63 0, L_0000000001faee40;  1 drivers
o0000000001ef7808 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000001f4f560_0 name=_s2
v0000000001f4f600_0 .net "address", 63 0, L_0000000001fae760;  alias, 1 drivers
v0000000001f4f6a0_0 .net "data_in", 63 0, v0000000001f4c980_0;  alias, 1 drivers
v0000000001f4f740_0 .net "data_out", 63 0, L_0000000001faeee0;  alias, 1 drivers
v0000000001f4f7e0 .array "memory", 256 0, 63 0;
v0000000001f4f880_0 .net "memread", 0 0, L_0000000001fb00e0;  alias, 1 drivers
v0000000001f4f920_0 .net "memwrite", 0 0, L_0000000001faef80;  alias, 1 drivers
E_0000000001ee9d30 .event posedge, v0000000001f4f920_0;
L_0000000001faee40 .array/port v0000000001f4f7e0, L_0000000001fae760;
L_0000000001faeee0 .functor MUXZ 64, o0000000001ef7808, L_0000000001faee40, L_0000000001fb00e0, C4<>;
S_0000000001f500c0 .scope module, "stage5_writeback" "Stage5_Writeback" 2 38, 8 11 0, S_00000000006d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "val_stage3_execute"
    .port_info 1 /INPUT 64 "val_stage4_memacc"
    .port_info 2 /INPUT 1 "memtoreg"
v0000000001f4fce0_0 .net "memtoreg", 0 0, L_0000000001fb0220;  1 drivers
v0000000001f4fd80_0 .net "val_stage3_execute", 63 0, L_0000000001fae760;  alias, 1 drivers
v0000000001f4fe20_0 .net "val_stage4_memacc", 63 0, L_0000000001faeee0;  alias, 1 drivers
v0000000001f4fec0_0 .net "writeback_data", 63 0, L_0000000001fb0180;  alias, 1 drivers
L_0000000001fb0180 .functor MUXZ 64, L_0000000001fae760, L_0000000001faeee0, L_0000000001fb0220, C4<>;
S_0000000001f50240 .scope module, "ucode" "Microcode" 2 26, 9 3 0, S_00000000006d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 11 "opcode"
    .port_info 2 /INPUT 1 "sos"
v0000000001f52520 .array "call_stack", 255 0, 7 0;
v0000000001f525c0_0 .net "clk", 0 0, o0000000001ef6908;  alias, 0 drivers
v0000000001f52660 .array "code", 256 0, 65 0;
v0000000001f52700_0 .var "code_ip", 7 0;
v0000000001f527a0_0 .var "ctrl", 32 0;
v0000000001f52840_0 .net "eos", 0 0, L_0000000001fad5e0;  1 drivers
v0000000001f528e0_0 .var "flag_jmp", 0 0;
v0000000001f52980_0 .var "flag_jmp_addr", 7 0;
v0000000001f52a20_0 .var "func_fmt", 31 0;
v0000000001f52ac0_0 .var "instruction_type", 1 0;
v0000000001f52b60 .array "int_seg_start", 255 0, 7 0;
v0000000001f52c00_0 .var/i "int_segment_counter", 31 0;
v0000000001f52ca0_0 .var/i "microinstr_ctr", 31 0;
v0000000001f52d40_0 .var "microunit_init", 0 0;
v0000000001f52de0_0 .var "microunit_running", 0 0;
v0000000001f52e80_0 .net "opcode", 10 0, L_0000000001fad680;  1 drivers
v0000000001f52f20 .array "seg_start", 255 0, 7 0;
v0000000001f52fc0_0 .var/i "segment_counter", 31 0;
v0000000001f53060_0 .net "sos", 0 0, v0000000001f53420_0;  1 drivers
v0000000001f53100_0 .var "stack_ptr", 7 0;
v0000000001f531a0_0 .var "zero", 0 0;
E_0000000001ee9d70 .event posedge, v0000000001f53060_0;
E_0000000001ee9cb0 .event posedge, v0000000001f4c840_0;
L_0000000001fad400 .part v0000000001f527a0_0, 0, 1;
L_0000000001fad4a0 .part v0000000001f527a0_0, 1, 1;
L_0000000001fad540 .part v0000000001f527a0_0, 2, 1;
L_0000000001fad5e0 .part v0000000001f527a0_0, 32, 1;
L_0000000001fadae0 .part v0000000001f527a0_0, 3, 1;
L_0000000001fadb80 .part v0000000001f527a0_0, 4, 1;
L_0000000001faeb20 .part v0000000001f527a0_0, 5, 1;
L_0000000001faebc0 .part v0000000001f527a0_0, 6, 1;
L_0000000001faeda0 .part v0000000001f527a0_0, 7, 1;
L_0000000001faef80 .part v0000000001f527a0_0, 8, 1;
L_0000000001fb00e0 .part v0000000001f527a0_0, 9, 1;
L_0000000001fb0220 .part v0000000001f527a0_0, 10, 1;
S_0000000001f503c0 .scope task, "check_microcode_running" "check_microcode_running" 9 119, 9 119 0, S_0000000001f50240;
 .timescale 0 0;
TD_LEGv8.ucode.check_microcode_running ;
    %load/vec4 v0000000001f52e80_0;
    %cmpi/e 2047, 0, 11;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000000001f52de0_0, 0, 1;
    %end;
S_0000000001f50540 .scope task, "exec_microinstruction" "exec_microinstruction" 9 60, 9 60 0, S_0000000001f50240;
 .timescale 0 0;
v0000000001f4ff60_0 .var "address", 7 0;
TD_LEGv8.ucode.exec_microinstruction ;
    %load/vec4 v0000000001f4ff60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000001f52660, 4;
    %parti/s 2, 33, 7;
    %store/vec4 v0000000001f52ac0_0, 0, 2;
    %load/vec4 v0000000001f4ff60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000001f52660, 4;
    %parti/s 31, 35, 7;
    %pad/u 32;
    %store/vec4 v0000000001f52a20_0, 0, 32;
    %load/vec4 v0000000001f52a20_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000000001f52a20_0;
    %parti/s 27, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000000001f52f20, 4;
    %store/vec4 v0000000001f52480_0, 0, 8;
    %fork TD_LEGv8.ucode.schedule_jmp, S_0000000001f50cc0;
    %join;
    %load/vec4 v0000000001f4ff60_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000001f523e0_0, 0, 8;
    %fork TD_LEGv8.ucode.push_stack, S_0000000001f50b40;
    %join;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000000001f52a20_0;
    %parti/s 27, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000000001f52b60, 4;
    %store/vec4 v0000000001f52480_0, 0, 8;
    %fork TD_LEGv8.ucode.schedule_jmp, S_0000000001f50cc0;
    %join;
    %load/vec4 v0000000001f4ff60_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000001f523e0_0, 0, 8;
    %fork TD_LEGv8.ucode.push_stack, S_0000000001f50b40;
    %join;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %load/vec4 v0000000001f4ff60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000001f52660, 4;
    %parti/s 33, 0, 2;
    %store/vec4 v0000000001f527a0_0, 0, 33;
    %end;
S_0000000001f506c0 .scope task, "microinstr" "microinstr" 9 123, 9 123 0, S_0000000001f50240;
 .timescale 0 0;
v0000000001f520c0_0 .var "control", 31 0;
v0000000001f52160_0 .var "func", 31 0;
v0000000001f52200_0 .var/i "is_eos", 31 0;
v0000000001f522a0_0 .var/i "is_sos", 31 0;
v0000000001f52340_0 .var "seg_type", 1 0;
TD_LEGv8.ucode.microinstr ;
    %load/vec4 v0000000001f522a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0000000001f52340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0000000001f52ca0_0;
    %pad/s 8;
    %ix/getv/s 4, v0000000001f52fc0_0;
    %store/vec4a v0000000001f52f20, 4, 0;
    %load/vec4 v0000000001f52fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001f52fc0_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000000001f52340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0000000001f52ca0_0;
    %pad/s 8;
    %ix/getv/s 4, v0000000001f52c00_0;
    %store/vec4a v0000000001f52b60, 4, 0;
    %load/vec4 v0000000001f52c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001f52c00_0, 0, 32;
T_8.10 ;
T_8.9 ;
T_8.6 ;
    %load/vec4 v0000000001f52160_0;
    %load/vec4 v0000000001f52340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001f52200_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001f520c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 66;
    %ix/getv/s 4, v0000000001f52ca0_0;
    %store/vec4a v0000000001f52660, 4, 0;
    %load/vec4 v0000000001f52ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001f52ca0_0, 0, 32;
    %end;
S_0000000001f50840 .scope task, "microinstr_finish" "microinstr_finish" 9 146, 9 146 0, S_0000000001f50240;
 .timescale 0 0;
TD_LEGv8.ucode.microinstr_finish ;
    %load/vec4 v0000000001f52ca0_0;
    %store/vec4 v0000000001f52ca0_0, 0, 32;
T_9.14 ;
    %load/vec4 v0000000001f52ca0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.15, 5;
    %pushi/vec4 0, 0, 66;
    %ix/getv/s 4, v0000000001f52ca0_0;
    %store/vec4a v0000000001f52660, 4, 0;
    %load/vec4 v0000000001f52ca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000001f52ca0_0, 0, 32;
    %jmp T_9.14;
T_9.15 ;
    %load/vec4 v0000000001f52fc0_0;
    %store/vec4 v0000000001f52fc0_0, 0, 32;
T_9.16 ;
    %load/vec4 v0000000001f52fc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.17, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0000000001f52fc0_0;
    %store/vec4a v0000000001f52f20, 4, 0;
    %load/vec4 v0000000001f52fc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000001f52fc0_0, 0, 32;
    %jmp T_9.16;
T_9.17 ;
    %load/vec4 v0000000001f52c00_0;
    %store/vec4 v0000000001f52c00_0, 0, 32;
T_9.18 ;
    %load/vec4 v0000000001f52c00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.19, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0000000001f52c00_0;
    %store/vec4a v0000000001f52b60, 4, 0;
    %load/vec4 v0000000001f52c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000001f52c00_0, 0, 32;
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0000000001f509c0 .scope task, "pop_stack" "pop_stack" 9 53, 9 53 0, S_0000000001f50240;
 .timescale 0 0;
TD_LEGv8.ucode.pop_stack ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000001f53100_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_10.20, 5;
    %load/vec4 v0000000001f53100_0;
    %subi 1, 0, 8;
    %store/vec4 v0000000001f53100_0, 0, 8;
    %load/vec4 v0000000001f53100_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000001f52520, 4;
    %store/vec4 v0000000001f52480_0, 0, 8;
    %fork TD_LEGv8.ucode.schedule_jmp, S_0000000001f50cc0;
    %join;
T_10.20 ;
    %end;
S_0000000001f50b40 .scope task, "push_stack" "push_stack" 9 46, 9 46 0, S_0000000001f50240;
 .timescale 0 0;
v0000000001f523e0_0 .var "address", 7 0;
TD_LEGv8.ucode.push_stack ;
    %load/vec4 v0000000001f523e0_0;
    %load/vec4 v0000000001f53100_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000000001f52520, 4, 0;
    %load/vec4 v0000000001f53100_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000001f53100_0, 0, 8;
    %end;
S_0000000001f50cc0 .scope task, "schedule_jmp" "schedule_jmp" 9 39, 9 39 0, S_0000000001f50240;
 .timescale 0 0;
v0000000001f52480_0 .var "new_addr", 7 0;
TD_LEGv8.ucode.schedule_jmp ;
    %load/vec4 v0000000001f52480_0;
    %store/vec4 v0000000001f52980_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001f528e0_0, 0, 1;
    %end;
    .scope S_00000000006bae00;
T_13 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000001f47440_0, 0, 64;
    %end;
    .thread T_13;
    .scope S_00000000006bae00;
T_14 ;
    %wait E_0000000001eea470;
    %load/vec4 v0000000001f47580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000001f47300_0;
    %store/vec4 v0000000001f47440_0, 0, 64;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000001f474e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000001f47440_0, 0, 64;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000006d2d40;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f47260_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_00000000006d2d40;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f47080_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_00000000006d2d40;
T_17 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000000001ef04d0_0, 0, 11;
    %pushi/vec4 65210, 0, 16;
    %store/vec4 v0000000001ef0430_0, 0, 16;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000000001ef0570_0, 0, 5;
    %fork TD_LEGv8.stage1_fetch.imem.write_iw, S_00000000006be420;
    %join;
    %pushi/vec4 1, 0, 11;
    %store/vec4 v0000000001ef04d0_0, 0, 11;
    %pushi/vec4 65210, 0, 16;
    %store/vec4 v0000000001ef0430_0, 0, 16;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000000001ef0570_0, 0, 5;
    %fork TD_LEGv8.stage1_fetch.imem.write_iw, S_00000000006be420;
    %join;
    %end;
    .thread T_17;
    .scope S_00000000006d33a0;
T_18 ;
    %wait E_0000000001eea4f0;
    %load/vec4 v0000000001f4c480_0;
    %store/vec4 v0000000001f4c520_0, 0, 96;
    %load/vec4 v0000000001f4c200_0;
    %load/vec4 v0000000001f4c3e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001f4c480_0, 0, 96;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000001f50240;
T_19 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000000001f527a0_0, 0, 33;
    %end;
    .thread T_19;
    .scope S_0000000001f50240;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001f52700_0, 0, 8;
    %end;
    .thread T_20;
    .scope S_0000000001f50240;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001f53100_0, 0, 8;
    %end;
    .thread T_21;
    .scope S_0000000001f50240;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52fc0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0000000001f50240;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52c00_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0000000001f50240;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52ca0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0000000001f50240;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001f52de0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0000000001f50240;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001f52d40_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0000000001f50240;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001f528e0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0000000001f50240;
T_28 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000000001f52980_0, 0, 8;
    %end;
    .thread T_28;
    .scope S_0000000001f50240;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001f531a0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0000000001f50240;
T_30 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001f52ac0_0, 0, 2;
    %end;
    .thread T_30;
    .scope S_0000000001f50240;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52a20_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0000000001f50240;
T_32 ;
    %wait E_0000000001ee9cb0;
    %fork TD_LEGv8.ucode.check_microcode_running, S_0000000001f503c0;
    %join;
    %load/vec4 v0000000001f52de0_0;
    %load/vec4 v0000000001f52700_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0000000001f53060_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001f52d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000001f528e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000001f52980_0;
    %store/vec4 v0000000001f52700_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001f528e0_0, 0, 1;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000000001f52840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %fork TD_LEGv8.ucode.pop_stack, S_0000000001f509c0;
    %join;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0000000001f52700_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000001f52700_0, 0, 8;
T_32.5 ;
T_32.3 ;
    %load/vec4 v0000000001f52700_0;
    %store/vec4 v0000000001f4ff60_0, 0, 8;
    %fork TD_LEGv8.ucode.exec_microinstruction, S_0000000001f50540;
    %join;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000001f50240;
T_33 ;
    %wait E_0000000001ee9d70;
    %fork TD_LEGv8.ucode.check_microcode_running, S_0000000001f503c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001f52d40_0, 0, 1;
    %load/vec4 v0000000001f52de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %ix/getv 4, v0000000001f52e80_0;
    %load/vec4a v0000000001f52f20, 4;
    %store/vec4 v0000000001f52700_0, 0, 8;
    %load/vec4 v0000000001f52700_0;
    %store/vec4 v0000000001f4ff60_0, 0, 8;
    %fork TD_LEGv8.ucode.exec_microinstruction, S_0000000001f50540;
    %join;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000001f50240;
T_34 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000001f520c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52160_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f522a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52200_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001f52340_0, 0, 2;
    %fork TD_LEGv8.ucode.microinstr, S_0000000001f506c0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000000001f520c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f522a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52200_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001f52340_0, 0, 2;
    %fork TD_LEGv8.ucode.microinstr, S_0000000001f506c0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f520c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f522a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f52200_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001f52340_0, 0, 2;
    %fork TD_LEGv8.ucode.microinstr, S_0000000001f506c0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f520c0_0, 0, 32;
    %pushi/vec4 536870914, 0, 32;
    %store/vec4 v0000000001f52160_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f522a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52200_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001f52340_0, 0, 2;
    %fork TD_LEGv8.ucode.microinstr, S_0000000001f506c0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f520c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f522a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f52200_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001f52340_0, 0, 2;
    %fork TD_LEGv8.ucode.microinstr, S_0000000001f506c0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f520c0_0, 0, 32;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0000000001f52160_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f522a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52200_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001f52340_0, 0, 2;
    %fork TD_LEGv8.ucode.microinstr, S_0000000001f506c0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f520c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f522a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f52200_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001f52340_0, 0, 2;
    %fork TD_LEGv8.ucode.microinstr, S_0000000001f506c0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f520c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52160_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f522a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f52200_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001f52340_0, 0, 2;
    %fork TD_LEGv8.ucode.microinstr, S_0000000001f506c0;
    %join;
    %pushi/vec4 74, 0, 32;
    %store/vec4 v0000000001f520c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f52160_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f522a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001f52200_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001f52340_0, 0, 2;
    %fork TD_LEGv8.ucode.microinstr, S_0000000001f506c0;
    %join;
    %fork TD_LEGv8.ucode.microinstr_finish, S_0000000001f50840;
    %join;
    %end;
    .thread T_34;
    .scope S_00000000006d36c0;
T_35 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000001f4c8e0_0, 0, 64;
    %end;
    .thread T_35;
    .scope S_00000000006d36c0;
T_36 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000001f4c980_0, 0, 64;
    %end;
    .thread T_36;
    .scope S_00000000006d36c0;
T_37 ;
    %wait E_0000000001eea5f0;
    %load/vec4 v0000000001f4c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0000000001f4ca20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001f4cb60, 4;
    %store/vec4 v0000000001f4c8e0_0, 0, 64;
    %load/vec4 v0000000001f4cac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001f4cb60, 4;
    %store/vec4 v0000000001f4c980_0, 0, 64;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000001f4cc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0000000001f4cca0_0;
    %load/vec4 v0000000001f4cd40_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000001f4cb60, 4, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000000006d36c0;
T_38 ;
    %fork t_1, S_00000000006d3840;
    %jmp t_0;
    .scope S_00000000006d3840;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001f4c7a0_0, 0, 32;
T_38.0 ;
    %load/vec4 v0000000001f4c7a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0000000001f4c7a0_0;
    %store/vec4a v0000000001f4cb60, 4, 0;
    %load/vec4 v0000000001f4c7a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000001f4c7a0_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %end;
    .scope S_00000000006d36c0;
t_0 %join;
    %end;
    .thread T_38;
    .scope S_00000000006c79e0;
T_39 ;
    %wait E_0000000001ee9d30;
    %load/vec4 v0000000001f4f6a0_0;
    %ix/getv 4, v0000000001f4f600_0;
    %store/vec4a v0000000001f4f7e0, 4, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_00000000006c79e0;
T_40 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001f4f7e0, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001f4f7e0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001f4f7e0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001f4f7e0, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001f4f7e0, 4, 0;
    %end;
    .thread T_40;
    .scope S_00000000006d3220;
T_41 ;
    %wait E_0000000001ee9ef0;
    %load/vec4 v0000000001f534c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001f53420_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000000001f53380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0000000001f527a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001f53420_0, 0;
T_41.4 ;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001f53420_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "src/legv8.sv";
    "src/stage1_fetch.sv";
    "src/instruction_memory.sv";
    "src/stage2_decode.sv";
    "src/stage3_execute.sv";
    "src/stage4_memory_access.sv";
    "src/stage5_writeback.sv";
    "src/microcode.sv";
