-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "05/27/2016 15:54:14"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE2_70 IS
    PORT (
	iCLK_28 : IN std_logic;
	iCLK_50 : IN std_logic;
	iCLK_50_2 : IN std_logic;
	iCLK_50_3 : IN std_logic;
	iCLK_50_4 : IN std_logic;
	iEXT_CLOCK : IN std_logic;
	iKEY : IN std_logic_vector(3 DOWNTO 0);
	iSW : IN std_logic_vector(17 DOWNTO 0);
	oHEX0_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX0_DP : OUT std_logic;
	oHEX1_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX1_DP : OUT std_logic;
	oHEX2_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX2_DP : OUT std_logic;
	oHEX3_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX3_DP : OUT std_logic;
	oHEX4_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX4_DP : OUT std_logic;
	oHEX5_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX5_DP : OUT std_logic;
	oHEX6_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX6_DP : OUT std_logic;
	oHEX7_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX7_DP : OUT std_logic;
	oLEDG : OUT std_logic_vector(8 DOWNTO 0);
	oLEDR : OUT std_logic_vector(17 DOWNTO 0);
	oUART_TXD : OUT std_logic;
	iUART_RXD : IN std_logic;
	oUART_CTS : OUT std_logic;
	iUART_RTS : IN std_logic;
	oIRDA_TXD : OUT std_logic;
	iIRDA_RXD : IN std_logic;
	DRAM_DQ : INOUT std_logic_vector(31 DOWNTO 0);
	oDRAM0_A : OUT std_logic_vector(12 DOWNTO 0);
	oDRAM1_A : OUT std_logic_vector(12 DOWNTO 0);
	oDRAM0_LDQM0 : OUT std_logic;
	oDRAM1_LDQM0 : OUT std_logic;
	oDRAM0_UDQM1 : OUT std_logic;
	oDRAM1_UDQM1 : OUT std_logic;
	oDRAM0_WE_N : OUT std_logic;
	oDRAM1_WE_N : OUT std_logic;
	oDRAM0_CAS_N : OUT std_logic;
	oDRAM1_CAS_N : OUT std_logic;
	oDRAM0_RAS_N : OUT std_logic;
	oDRAM1_RAS_N : OUT std_logic;
	oDRAM0_CS_N : OUT std_logic;
	oDRAM1_CS_N : OUT std_logic;
	oDRAM0_BA : OUT std_logic_vector(1 DOWNTO 0);
	oDRAM1_BA : OUT std_logic_vector(1 DOWNTO 0);
	oDRAM0_CLK : OUT std_logic;
	oDRAM1_CLK : OUT std_logic;
	oDRAM0_CKE : OUT std_logic;
	oDRAM1_CKE : OUT std_logic;
	FLASH_DQ : INOUT std_logic_vector(14 DOWNTO 0);
	FLASH_DQ15_AM1 : INOUT std_logic;
	oFLASH_A : OUT std_logic_vector(21 DOWNTO 0);
	oFLASH_WE_N : OUT std_logic;
	oFLASH_RST_N : OUT std_logic;
	oFLASH_WP_N : OUT std_logic;
	iFLASH_RY_N : IN std_logic;
	oFLASH_BYTE_N : OUT std_logic;
	oFLASH_OE_N : OUT std_logic;
	oFLASH_CE_N : OUT std_logic;
	SRAM_DQ : INOUT std_logic_vector(31 DOWNTO 0);
	SRAM_DPA : INOUT std_logic_vector(3 DOWNTO 0);
	oSRAM_A : OUT std_logic_vector(18 DOWNTO 0);
	oSRAM_ADSC_N : OUT std_logic;
	oSRAM_ADSP_N : OUT std_logic;
	oSRAM_ADV_N : OUT std_logic;
	oSRAM_BE_N : OUT std_logic_vector(3 DOWNTO 0);
	oSRAM_CE1_N : OUT std_logic;
	oSRAM_CE2 : OUT std_logic;
	oSRAM_CE3_N : OUT std_logic;
	oSRAM_CLK : OUT std_logic;
	oSRAM_GW_N : OUT std_logic;
	oSRAM_OE_N : OUT std_logic;
	oSRAM_WE_N : OUT std_logic;
	OTG_D : INOUT std_logic_vector(15 DOWNTO 0);
	oOTG_A : OUT std_logic_vector(1 DOWNTO 0);
	oOTG_CS_N : OUT std_logic;
	oOTG_OE_N : OUT std_logic;
	oOTG_WE_N : OUT std_logic;
	oOTG_RESET_N : OUT std_logic;
	OTG_FSPEED : INOUT std_logic;
	OTG_LSPEED : INOUT std_logic;
	iOTG_INT0 : IN std_logic;
	iOTG_INT1 : IN std_logic;
	iOTG_DREQ0 : IN std_logic;
	iOTG_DREQ1 : IN std_logic;
	oOTG_DACK0_N : OUT std_logic;
	oOTG_DACK1_N : OUT std_logic;
	oLCD_ON : OUT std_logic;
	oLCD_BLON : OUT std_logic;
	oLCD_RW : OUT std_logic;
	oLCD_EN : OUT std_logic;
	oLCD_RS : OUT std_logic;
	LCD_D : INOUT std_logic_vector(7 DOWNTO 0);
	SD_DAT : INOUT std_logic;
	SD_DAT3 : INOUT std_logic;
	SD_CMD : INOUT std_logic;
	oSD_CLK : OUT std_logic;
	I2C_SDAT : INOUT std_logic;
	oI2C_SCLK : OUT std_logic;
	PS2_KBDAT : INOUT std_logic;
	PS2_KBCLK : INOUT std_logic;
	PS2_MSDAT : INOUT std_logic;
	PS2_MSCLK : INOUT std_logic;
	oVGA_CLOCK : OUT std_logic;
	oVGA_HS : OUT std_logic;
	oVGA_VS : OUT std_logic;
	oVGA_BLANK_N : OUT std_logic;
	oVGA_SYNC_N : OUT std_logic;
	oVGA_R : OUT std_logic_vector(9 DOWNTO 0);
	oVGA_G : OUT std_logic_vector(9 DOWNTO 0);
	oVGA_B : OUT std_logic_vector(9 DOWNTO 0);
	ENET_D : INOUT std_logic_vector(15 DOWNTO 0);
	oENET_CMD : OUT std_logic;
	oENET_CS_N : OUT std_logic;
	oENET_IOW_N : OUT std_logic;
	oENET_IOR_N : OUT std_logic;
	oENET_RESET_N : OUT std_logic;
	iENET_INT : IN std_logic;
	oENET_CLK : OUT std_logic;
	AUD_ADCLRCK : INOUT std_logic;
	iAUD_ADCDAT : IN std_logic;
	AUD_DACLRCK : INOUT std_logic;
	oAUD_DACDAT : OUT std_logic;
	AUD_BCLK : INOUT std_logic;
	oAUD_XCK : OUT std_logic;
	iTD1_CLK27 : IN std_logic;
	iTD1_D : IN std_logic_vector(7 DOWNTO 0);
	iTD1_HS : IN std_logic;
	iTD1_VS : IN std_logic;
	oTD1_RESET_N : OUT std_logic;
	iTD2_CLK27 : IN std_logic;
	iTD2_D : IN std_logic_vector(7 DOWNTO 0);
	iTD2_HS : IN std_logic;
	iTD2_VS : IN std_logic;
	oTD2_RESET_N : OUT std_logic;
	GPIO_0 : INOUT std_logic_vector(31 DOWNTO 0);
	GPIO_CLKIN_N0 : IN std_logic;
	GPIO_CLKIN_P0 : IN std_logic;
	GPIO_CLKOUT_N0 : INOUT std_logic;
	GPIO_CLKOUT_P0 : INOUT std_logic;
	GPIO_1 : INOUT std_logic_vector(31 DOWNTO 0);
	GPIO_CLKIN_N1 : IN std_logic;
	GPIO_CLKIN_P1 : IN std_logic;
	GPIO_CLKOUT_N1 : INOUT std_logic;
	GPIO_CLKOUT_P1 : INOUT std_logic
	);
END DE2_70;

-- Design Ports Information
-- FLASH_DQ[0]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[1]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[2]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[3]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[4]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[5]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[6]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[7]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[8]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[9]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[10]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[11]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[12]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[13]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ[14]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FLASH_DQ15_AM1	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[0]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[1]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[2]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[3]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[4]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[5]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[6]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[7]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[8]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[9]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[10]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[11]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[12]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[13]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[14]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[15]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[16]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[17]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[18]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[19]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[20]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[21]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[22]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[23]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[24]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[25]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[26]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[27]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[28]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[29]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[30]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[31]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DPA[0]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DPA[1]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DPA[2]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DPA[3]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[0]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[1]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[3]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[4]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[5]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[6]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[7]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[8]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[10]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[11]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[12]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[13]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[14]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_D[15]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_FSPEED	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_LSPEED	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_D[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_D[1]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_D[2]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_D[3]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_D[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_D[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_D[6]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_D[7]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_DAT	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_DAT3	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_CMD	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- I2C_SDAT	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PS2_KBDAT	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PS2_KBCLK	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PS2_MSDAT	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PS2_MSCLK	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[0]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[1]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[2]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[3]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[5]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[6]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[7]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[8]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[9]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[10]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[11]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[12]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[13]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[14]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_D[15]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_ADCLRCK	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_DACLRCK	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_BCLK	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[0]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[12]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[13]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[16]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[21]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[22]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[23]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[24]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[25]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[26]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[27]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[28]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[29]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[30]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[31]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_CLKOUT_P1	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[0]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[1]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[2]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[3]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[4]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[5]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[6]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[7]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[8]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[9]	=>  Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[11]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[12]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[13]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[14]	=>  Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[15]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[16]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[17]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[18]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[19]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[20]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[21]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[22]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[23]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[24]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[25]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[26]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[27]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[28]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[29]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[30]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[31]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[1]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[2]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[3]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[4]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[5]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[6]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[7]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[8]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[9]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[10]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[11]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[12]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[13]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[14]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[15]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[16]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[17]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[18]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[19]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[20]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[21]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[22]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[23]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[24]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[25]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[26]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[27]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[28]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[29]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[30]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[31]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_CLKOUT_N0	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_CLKOUT_P0	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[0]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[1]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[2]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[3]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[4]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[5]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[6]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[7]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[8]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[9]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[10]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[11]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[14]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[15]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[17]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[18]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[19]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[20]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_CLKOUT_N1	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iCLK_28	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iCLK_50_4	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iEXT_CLOCK	=>  Location: PIN_R29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- oHEX0_D[0]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[1]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[2]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[3]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[4]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[5]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[6]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_DP	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[0]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[4]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[5]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_DP	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[0]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[1]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[2]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[3]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[5]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[6]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_DP	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[2]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[3]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[4]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[5]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[6]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_DP	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[5]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_DP	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[5]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_DP	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[0]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[1]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[2]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[3]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[4]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[5]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[6]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_DP	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[0]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[4]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[5]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_DP	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[0]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[1]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[2]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[3]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[4]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[5]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[6]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[7]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[8]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[0]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[1]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[2]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[3]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[4]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[5]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[6]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[7]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[8]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[9]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[10]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[11]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[12]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[13]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[14]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[15]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[16]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[17]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oUART_TXD	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oUART_CTS	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iUART_RTS	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- oIRDA_TXD	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iIRDA_RXD	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- oDRAM0_A[0]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[1]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[2]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[3]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[4]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[5]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[6]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[7]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[8]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[9]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[10]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[11]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_A[12]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[0]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[1]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[2]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[3]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[4]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[5]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[6]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[7]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[8]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[9]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[10]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[11]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_A[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_LDQM0	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_LDQM0	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_UDQM1	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_UDQM1	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_WE_N	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_WE_N	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_CAS_N	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_CAS_N	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_RAS_N	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_RAS_N	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_CS_N	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_CS_N	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_BA[0]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_BA[1]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_BA[0]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_BA[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_CLK	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_CLK	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM0_CKE	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oDRAM1_CKE	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[0]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[1]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[2]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[3]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[4]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[5]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[7]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[8]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[9]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[10]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[11]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[12]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[13]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[14]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[15]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[16]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[17]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[18]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[19]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[20]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_A[21]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_WE_N	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_RST_N	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_WP_N	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iFLASH_RY_N	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- oFLASH_BYTE_N	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_OE_N	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oFLASH_CE_N	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[0]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[1]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[2]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[3]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[4]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[5]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[6]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[7]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[8]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[9]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[10]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[11]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[12]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[14]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[15]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[16]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[17]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_A[18]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_ADSC_N	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_ADSP_N	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_ADV_N	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_BE_N[0]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_BE_N[1]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_BE_N[2]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_BE_N[3]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_CE1_N	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_CE2	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_CE3_N	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_CLK	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_GW_N	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_OE_N	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSRAM_WE_N	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oOTG_A[0]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oOTG_A[1]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oOTG_CS_N	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oOTG_OE_N	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oOTG_WE_N	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oOTG_RESET_N	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iOTG_INT0	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iOTG_INT1	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iOTG_DREQ0	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iOTG_DREQ1	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- oOTG_DACK0_N	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oOTG_DACK1_N	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLCD_ON	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLCD_BLON	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLCD_RW	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLCD_EN	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLCD_RS	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oSD_CLK	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oI2C_SCLK	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_CLOCK	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_HS	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_VS	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_BLANK_N	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_SYNC_N	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_R[0]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_R[1]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_R[2]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_R[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_R[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_R[5]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_R[6]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_R[7]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_R[8]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_R[9]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_G[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_G[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_G[2]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_G[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_G[4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_G[5]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_G[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_G[7]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_G[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_G[9]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_B[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_B[1]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_B[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_B[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_B[4]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_B[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_B[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_B[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_B[8]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oVGA_B[9]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oENET_CMD	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oENET_CS_N	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oENET_IOW_N	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oENET_IOR_N	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oENET_RESET_N	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iENET_INT	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- oENET_CLK	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iAUD_ADCDAT	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- oAUD_DACDAT	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oAUD_XCK	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iTD1_CLK27	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD1_D[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD1_D[1]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD1_D[2]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD1_D[3]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD1_D[4]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD1_D[5]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD1_D[6]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD1_D[7]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD1_HS	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD1_VS	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- oTD1_RESET_N	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iTD2_CLK27	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD2_D[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD2_D[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD2_D[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD2_D[3]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD2_D[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD2_D[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD2_D[6]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD2_D[7]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD2_HS	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iTD2_VS	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- oTD2_RESET_N	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_CLKIN_N0	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GPIO_CLKIN_P0	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GPIO_CLKIN_P1	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[1]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[2]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[3]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[4]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[5]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[6]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[7]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[8]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[9]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[11]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[12]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[13]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[14]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[15]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[16]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iUART_RXD	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GPIO_CLKIN_N1	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iCLK_50_3	=>  Location: PIN_R28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iKEY[2]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iKEY[3]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iCLK_50	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iKEY[0]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iCLK_50_2	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iKEY[1]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF DE2_70 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_iCLK_28 : std_logic;
SIGNAL ww_iCLK_50 : std_logic;
SIGNAL ww_iCLK_50_2 : std_logic;
SIGNAL ww_iCLK_50_3 : std_logic;
SIGNAL ww_iCLK_50_4 : std_logic;
SIGNAL ww_iEXT_CLOCK : std_logic;
SIGNAL ww_iKEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_iSW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_oHEX0_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX0_DP : std_logic;
SIGNAL ww_oHEX1_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX1_DP : std_logic;
SIGNAL ww_oHEX2_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX2_DP : std_logic;
SIGNAL ww_oHEX3_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX3_DP : std_logic;
SIGNAL ww_oHEX4_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX4_DP : std_logic;
SIGNAL ww_oHEX5_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX5_DP : std_logic;
SIGNAL ww_oHEX6_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX6_DP : std_logic;
SIGNAL ww_oHEX7_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX7_DP : std_logic;
SIGNAL ww_oLEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_oLEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_oUART_TXD : std_logic;
SIGNAL ww_iUART_RXD : std_logic;
SIGNAL ww_oUART_CTS : std_logic;
SIGNAL ww_iUART_RTS : std_logic;
SIGNAL ww_oIRDA_TXD : std_logic;
SIGNAL ww_iIRDA_RXD : std_logic;
SIGNAL ww_oDRAM0_A : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_oDRAM1_A : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_oDRAM0_LDQM0 : std_logic;
SIGNAL ww_oDRAM1_LDQM0 : std_logic;
SIGNAL ww_oDRAM0_UDQM1 : std_logic;
SIGNAL ww_oDRAM1_UDQM1 : std_logic;
SIGNAL ww_oDRAM0_WE_N : std_logic;
SIGNAL ww_oDRAM1_WE_N : std_logic;
SIGNAL ww_oDRAM0_CAS_N : std_logic;
SIGNAL ww_oDRAM1_CAS_N : std_logic;
SIGNAL ww_oDRAM0_RAS_N : std_logic;
SIGNAL ww_oDRAM1_RAS_N : std_logic;
SIGNAL ww_oDRAM0_CS_N : std_logic;
SIGNAL ww_oDRAM1_CS_N : std_logic;
SIGNAL ww_oDRAM0_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_oDRAM1_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_oDRAM0_CLK : std_logic;
SIGNAL ww_oDRAM1_CLK : std_logic;
SIGNAL ww_oDRAM0_CKE : std_logic;
SIGNAL ww_oDRAM1_CKE : std_logic;
SIGNAL ww_oFLASH_A : std_logic_vector(21 DOWNTO 0);
SIGNAL ww_oFLASH_WE_N : std_logic;
SIGNAL ww_oFLASH_RST_N : std_logic;
SIGNAL ww_oFLASH_WP_N : std_logic;
SIGNAL ww_iFLASH_RY_N : std_logic;
SIGNAL ww_oFLASH_BYTE_N : std_logic;
SIGNAL ww_oFLASH_OE_N : std_logic;
SIGNAL ww_oFLASH_CE_N : std_logic;
SIGNAL ww_oSRAM_A : std_logic_vector(18 DOWNTO 0);
SIGNAL ww_oSRAM_ADSC_N : std_logic;
SIGNAL ww_oSRAM_ADSP_N : std_logic;
SIGNAL ww_oSRAM_ADV_N : std_logic;
SIGNAL ww_oSRAM_BE_N : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_oSRAM_CE1_N : std_logic;
SIGNAL ww_oSRAM_CE2 : std_logic;
SIGNAL ww_oSRAM_CE3_N : std_logic;
SIGNAL ww_oSRAM_CLK : std_logic;
SIGNAL ww_oSRAM_GW_N : std_logic;
SIGNAL ww_oSRAM_OE_N : std_logic;
SIGNAL ww_oSRAM_WE_N : std_logic;
SIGNAL ww_oOTG_A : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_oOTG_CS_N : std_logic;
SIGNAL ww_oOTG_OE_N : std_logic;
SIGNAL ww_oOTG_WE_N : std_logic;
SIGNAL ww_oOTG_RESET_N : std_logic;
SIGNAL ww_iOTG_INT0 : std_logic;
SIGNAL ww_iOTG_INT1 : std_logic;
SIGNAL ww_iOTG_DREQ0 : std_logic;
SIGNAL ww_iOTG_DREQ1 : std_logic;
SIGNAL ww_oOTG_DACK0_N : std_logic;
SIGNAL ww_oOTG_DACK1_N : std_logic;
SIGNAL ww_oLCD_ON : std_logic;
SIGNAL ww_oLCD_BLON : std_logic;
SIGNAL ww_oLCD_RW : std_logic;
SIGNAL ww_oLCD_EN : std_logic;
SIGNAL ww_oLCD_RS : std_logic;
SIGNAL ww_oSD_CLK : std_logic;
SIGNAL ww_oI2C_SCLK : std_logic;
SIGNAL ww_oVGA_CLOCK : std_logic;
SIGNAL ww_oVGA_HS : std_logic;
SIGNAL ww_oVGA_VS : std_logic;
SIGNAL ww_oVGA_BLANK_N : std_logic;
SIGNAL ww_oVGA_SYNC_N : std_logic;
SIGNAL ww_oVGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_oVGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_oVGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_oENET_CMD : std_logic;
SIGNAL ww_oENET_CS_N : std_logic;
SIGNAL ww_oENET_IOW_N : std_logic;
SIGNAL ww_oENET_IOR_N : std_logic;
SIGNAL ww_oENET_RESET_N : std_logic;
SIGNAL ww_iENET_INT : std_logic;
SIGNAL ww_oENET_CLK : std_logic;
SIGNAL ww_iAUD_ADCDAT : std_logic;
SIGNAL ww_oAUD_DACDAT : std_logic;
SIGNAL ww_oAUD_XCK : std_logic;
SIGNAL ww_iTD1_CLK27 : std_logic;
SIGNAL ww_iTD1_D : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_iTD1_HS : std_logic;
SIGNAL ww_iTD1_VS : std_logic;
SIGNAL ww_oTD1_RESET_N : std_logic;
SIGNAL ww_iTD2_CLK27 : std_logic;
SIGNAL ww_iTD2_D : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_iTD2_HS : std_logic;
SIGNAL ww_iTD2_VS : std_logic;
SIGNAL ww_oTD2_RESET_N : std_logic;
SIGNAL ww_GPIO_CLKIN_N0 : std_logic;
SIGNAL ww_GPIO_CLKIN_P0 : std_logic;
SIGNAL ww_GPIO_CLKIN_N1 : std_logic;
SIGNAL ww_GPIO_CLKIN_P1 : std_logic;
SIGNAL \u6|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u6|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u5|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u5|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u1|oRST_1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u11|u0|mI2S_CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u9|mI2C_CTRL_CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u1|oRST_0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u1|oRST_2~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u5|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \GPIO_CLKIN_N1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iCLK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u6|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u6|altpll_component|_clk1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u6|altpll_component|_clk2~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|X_Cont[3]~23_combout\ : std_logic;
SIGNAL \u2|X_Cont[8]~33_combout\ : std_logic;
SIGNAL \u7|Add4~4_combout\ : std_logic;
SIGNAL \u8|Add4~4_combout\ : std_logic;
SIGNAL \u8|Add4~16_combout\ : std_logic;
SIGNAL \u7|command1|rw_flag~regout\ : std_logic;
SIGNAL \u5|altpll_component|_clk1\ : std_logic;
SIGNAL \u5|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \u1|Cont[1]~23_combout\ : std_logic;
SIGNAL \u1|Cont[6]~33_combout\ : std_logic;
SIGNAL \u1|Cont[8]~37_combout\ : std_logic;
SIGNAL \u1|Cont[15]~51_combout\ : std_logic;
SIGNAL \u1|Cont[18]~57_combout\ : std_logic;
SIGNAL \u9|u0|Add0~4_combout\ : std_logic;
SIGNAL \u9|u0|Add0~8_combout\ : std_logic;
SIGNAL \u9|u0|Add0~10_combout\ : std_logic;
SIGNAL \u7|mADDR[8]~0_combout\ : std_logic;
SIGNAL \u7|command1|ex_read~regout\ : std_logic;
SIGNAL \u7|command1|ex_write~regout\ : std_logic;
SIGNAL \u7|mADDR[17]~9_combout\ : std_logic;
SIGNAL \u7|mADDR[18]~10_combout\ : std_logic;
SIGNAL \u7|mADDR[19]~11_combout\ : std_logic;
SIGNAL \u8|command1|ex_write~regout\ : std_logic;
SIGNAL \u8|mADDR[14]~6_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[3]~22_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[5]~26_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[6]~28_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[8]~32_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[10]~36_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[14]~45\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[15]~46_combout\ : std_logic;
SIGNAL \u10|Add0~2_combout\ : std_logic;
SIGNAL \u9|combo_cnt[2]~29_combout\ : std_logic;
SIGNAL \u9|combo_cnt[6]~37_combout\ : std_logic;
SIGNAL \u9|combo_cnt[15]~55_combout\ : std_logic;
SIGNAL \u9|combo_cnt[18]~61_combout\ : std_logic;
SIGNAL \u9|combo_cnt[22]~69_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[3]~22_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[8]~32_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[11]~39\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[12]~41\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[12]~40_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[13]~43\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[13]~42_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[14]~45\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[14]~44_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[15]~46_combout\ : std_logic;
SIGNAL \u7|control1|timer[0]~17\ : std_logic;
SIGNAL \u7|control1|timer[0]~16_combout\ : std_logic;
SIGNAL \u7|control1|timer[1]~19\ : std_logic;
SIGNAL \u7|control1|timer[1]~18_combout\ : std_logic;
SIGNAL \u7|control1|timer[2]~21\ : std_logic;
SIGNAL \u7|control1|timer[2]~20_combout\ : std_logic;
SIGNAL \u7|control1|timer[3]~23\ : std_logic;
SIGNAL \u7|control1|timer[3]~22_combout\ : std_logic;
SIGNAL \u7|control1|timer[4]~25\ : std_logic;
SIGNAL \u7|control1|timer[4]~24_combout\ : std_logic;
SIGNAL \u7|control1|timer[5]~27\ : std_logic;
SIGNAL \u7|control1|timer[5]~26_combout\ : std_logic;
SIGNAL \u7|control1|timer[6]~29\ : std_logic;
SIGNAL \u7|control1|timer[6]~28_combout\ : std_logic;
SIGNAL \u7|control1|timer[7]~31\ : std_logic;
SIGNAL \u7|control1|timer[7]~30_combout\ : std_logic;
SIGNAL \u7|control1|timer[8]~33\ : std_logic;
SIGNAL \u7|control1|timer[8]~32_combout\ : std_logic;
SIGNAL \u7|control1|timer[9]~35\ : std_logic;
SIGNAL \u7|control1|timer[9]~34_combout\ : std_logic;
SIGNAL \u7|control1|timer[10]~37\ : std_logic;
SIGNAL \u7|control1|timer[10]~36_combout\ : std_logic;
SIGNAL \u7|control1|timer[11]~39\ : std_logic;
SIGNAL \u7|control1|timer[11]~38_combout\ : std_logic;
SIGNAL \u7|control1|timer[12]~41\ : std_logic;
SIGNAL \u7|control1|timer[12]~40_combout\ : std_logic;
SIGNAL \u7|control1|timer[13]~43\ : std_logic;
SIGNAL \u7|control1|timer[13]~42_combout\ : std_logic;
SIGNAL \u7|control1|timer[14]~45\ : std_logic;
SIGNAL \u7|control1|timer[14]~44_combout\ : std_logic;
SIGNAL \u7|control1|timer[15]~46_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[1]~15_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u8|control1|timer[0]~17\ : std_logic;
SIGNAL \u8|control1|timer[0]~16_combout\ : std_logic;
SIGNAL \u8|control1|timer[1]~19\ : std_logic;
SIGNAL \u8|control1|timer[1]~18_combout\ : std_logic;
SIGNAL \u8|control1|timer[2]~21\ : std_logic;
SIGNAL \u8|control1|timer[2]~20_combout\ : std_logic;
SIGNAL \u8|control1|timer[3]~23\ : std_logic;
SIGNAL \u8|control1|timer[3]~22_combout\ : std_logic;
SIGNAL \u8|control1|timer[4]~25\ : std_logic;
SIGNAL \u8|control1|timer[4]~24_combout\ : std_logic;
SIGNAL \u8|control1|timer[5]~27\ : std_logic;
SIGNAL \u8|control1|timer[5]~26_combout\ : std_logic;
SIGNAL \u8|control1|timer[6]~29\ : std_logic;
SIGNAL \u8|control1|timer[6]~28_combout\ : std_logic;
SIGNAL \u8|control1|timer[7]~31\ : std_logic;
SIGNAL \u8|control1|timer[7]~30_combout\ : std_logic;
SIGNAL \u8|control1|timer[8]~33\ : std_logic;
SIGNAL \u8|control1|timer[8]~32_combout\ : std_logic;
SIGNAL \u8|control1|timer[9]~35\ : std_logic;
SIGNAL \u8|control1|timer[9]~34_combout\ : std_logic;
SIGNAL \u8|control1|timer[10]~37\ : std_logic;
SIGNAL \u8|control1|timer[10]~36_combout\ : std_logic;
SIGNAL \u8|control1|timer[11]~39\ : std_logic;
SIGNAL \u8|control1|timer[11]~38_combout\ : std_logic;
SIGNAL \u8|control1|timer[12]~41\ : std_logic;
SIGNAL \u8|control1|timer[12]~40_combout\ : std_logic;
SIGNAL \u8|control1|timer[13]~43\ : std_logic;
SIGNAL \u8|control1|timer[13]~42_combout\ : std_logic;
SIGNAL \u8|control1|timer[14]~45\ : std_logic;
SIGNAL \u8|control1|timer[14]~44_combout\ : std_logic;
SIGNAL \u8|control1|timer[15]~46_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[16]~35_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~0_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~2_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~6_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~16_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~0_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~2_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~4_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~12_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~14_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~18_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~6_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~8_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~10_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~16_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~20_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan7~1_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan7~3_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan7~5_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan7~7_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan7~9_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan7~11_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan7~13_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan7~14_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~2_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~6_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~26_combout\ : std_logic;
SIGNAL \u3|rBlue[7]~3_combout\ : std_logic;
SIGNAL \u3|rBlue[8]~4_combout\ : std_logic;
SIGNAL \u3|rBlue[10]~6_combout\ : std_logic;
SIGNAL \u3|Add2~4_combout\ : std_logic;
SIGNAL \u3|Add2~8_combout\ : std_logic;
SIGNAL \u3|Add1~4_combout\ : std_logic;
SIGNAL \u3|Add1~6_combout\ : std_logic;
SIGNAL \u3|Add1~8_combout\ : std_logic;
SIGNAL \u3|Add1~10_combout\ : std_logic;
SIGNAL \u3|Add1~12_combout\ : std_logic;
SIGNAL \u3|Add1~14_combout\ : std_logic;
SIGNAL \u3|Add1~17\ : std_logic;
SIGNAL \u3|Add3~4_combout\ : std_logic;
SIGNAL \u3|Add3~8_combout\ : std_logic;
SIGNAL \u3|Add3~16_combout\ : std_logic;
SIGNAL \u3|Add0~4_combout\ : std_logic;
SIGNAL \u3|Add0~8_combout\ : std_logic;
SIGNAL \u3|Add0~10_combout\ : std_logic;
SIGNAL \u3|Add0~12_combout\ : std_logic;
SIGNAL \u3|Add0~14_combout\ : std_logic;
SIGNAL \u3|Add2~18_combout\ : std_logic;
SIGNAL \u3|Add1~19\ : std_logic;
SIGNAL \u3|Add1~18_combout\ : std_logic;
SIGNAL \u3|Add3~18_combout\ : std_logic;
SIGNAL \u3|rGreen[9]~1_combout\ : std_logic;
SIGNAL \u3|Add0~20_combout\ : std_logic;
SIGNAL \u3|Add1~21\ : std_logic;
SIGNAL \u3|Add1~20_combout\ : std_logic;
SIGNAL \u3|Add0~24_combout\ : std_logic;
SIGNAL \u3|Add1~23\ : std_logic;
SIGNAL \u3|Add1~22_combout\ : std_logic;
SIGNAL \u3|Add0~28_combout\ : std_logic;
SIGNAL \u3|Add1~24_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[3]~14_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[6]~20_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|thresh[7]~0_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|thresh[6]~1_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|thresh[5]~2_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|thresh[4]~3_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|thresh[3]~4_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|thresh[2]~5_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|thresh[1]~6_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|thresh[0]~7_combout\ : std_logic;
SIGNAL \u11|u0|mACK~regout\ : std_logic;
SIGNAL \u9|senosr_exposure[8]~29_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[9]~31_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[10]~33_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[14]~51\ : std_logic;
SIGNAL \u9|senosr_exposure[15]~52_combout\ : std_logic;
SIGNAL \u3|rRed[3]~8_combout\ : std_logic;
SIGNAL \u3|rRed[2]~9_combout\ : std_logic;
SIGNAL \u3|rGreen[4]~8_combout\ : std_logic;
SIGNAL \u3|rGreen[2]~10_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~1\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~0_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~3\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~2_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~5\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~4_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~7\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~6_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~9\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~8_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~11\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~10_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~13\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~12_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~15\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~14_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~17\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~16_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~19\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~18_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~21\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~20_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~23\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~22_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~25\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~24_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~27\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~26_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~29\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~28_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|Add0~30_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[2]~25_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[4]~29_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[6]~33_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|delayed~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~13\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oWE~regout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|Add0~4_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[0]~9\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[0]~8_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[1]~11\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[1]~10_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[2]~13\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[2]~12_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[3]~15\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[3]~14_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[4]~17\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[4]~16_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[5]~19\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[5]~18_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[6]~21\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[6]~20_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|delta[7]~22_combout\ : std_logic;
SIGNAL \u2|LessThan0~0_combout\ : std_logic;
SIGNAL \u8|LessThan0~0_combout\ : std_logic;
SIGNAL \u8|command1|CAS_N~regout\ : std_logic;
SIGNAL \u7|command1|RAS_N~regout\ : std_logic;
SIGNAL \u1|Equal0~4_combout\ : std_logic;
SIGNAL \u1|Equal0~7_combout\ : std_logic;
SIGNAL \u7|command1|SA~0_combout\ : std_logic;
SIGNAL \u7|command1|SA~9_combout\ : std_logic;
SIGNAL \u7|command1|SA~11_combout\ : std_logic;
SIGNAL \u8|Equal10~0_combout\ : std_logic;
SIGNAL \u8|command1|CAS_N~0_combout\ : std_logic;
SIGNAL \u7|command1|RAS_N~0_combout\ : std_logic;
SIGNAL \u7|command1|RAS_N~1_combout\ : std_logic;
SIGNAL \u7|control1|READA~regout\ : std_logic;
SIGNAL \u7|RD_MASK[1]~0_combout\ : std_logic;
SIGNAL \u8|control1|WRITEA~regout\ : std_logic;
SIGNAL \u7|command1|always0~3_combout\ : std_logic;
SIGNAL \u7|command1|CS_N~1_combout\ : std_logic;
SIGNAL \u7|command1|rw_flag~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u11|u0|LessThan0~0_combout\ : std_logic;
SIGNAL \u11|u0|LessThan0~1_combout\ : std_logic;
SIGNAL \u11|u0|LessThan0~2_combout\ : std_logic;
SIGNAL \u10|LessThan2~1_combout\ : std_logic;
SIGNAL \u10|LessThan2~2_combout\ : std_logic;
SIGNAL \u10|LessThan4~0_combout\ : std_logic;
SIGNAL \u11|u0|Mux0~4_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~0_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~1_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~2_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~3_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~4_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~5_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~6_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~7_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~8_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~9_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~10_combout\ : std_logic;
SIGNAL \u9|Equal4~3_combout\ : std_logic;
SIGNAL \u9|LessThan2~3_combout\ : std_logic;
SIGNAL \u9|u0|SCLK~1_combout\ : std_logic;
SIGNAL \u7|mADDR[8]~15_combout\ : std_logic;
SIGNAL \u7|control1|Equal1~0_combout\ : std_logic;
SIGNAL \u7|control1|Equal3~0_combout\ : std_logic;
SIGNAL \u7|control1|Equal3~1_combout\ : std_logic;
SIGNAL \u7|control1|Equal3~2_combout\ : std_logic;
SIGNAL \u7|control1|Equal3~3_combout\ : std_logic;
SIGNAL \u7|control1|Equal3~4_combout\ : std_logic;
SIGNAL \u7|command1|rp_shift[0]~0_combout\ : std_logic;
SIGNAL \u7|control1|always3~0_combout\ : std_logic;
SIGNAL \u1|oRST_0~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|Equal8~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|mADDR[12]~19_combout\ : std_logic;
SIGNAL \u7|mADDR[15]~22_combout\ : std_logic;
SIGNAL \u7|mADDR[16]~23_combout\ : std_logic;
SIGNAL \u7|mADDR[17]~24_combout\ : std_logic;
SIGNAL \u7|mADDR[18]~25_combout\ : std_logic;
SIGNAL \u7|mADDR[19]~26_combout\ : std_logic;
SIGNAL \u8|control1|Equal3~0_combout\ : std_logic;
SIGNAL \u8|control1|Equal3~1_combout\ : std_logic;
SIGNAL \u8|control1|Equal3~2_combout\ : std_logic;
SIGNAL \u8|control1|Equal3~3_combout\ : std_logic;
SIGNAL \u8|control1|Equal3~4_combout\ : std_logic;
SIGNAL \u8|control1|Equal2~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u8|mADDR[9]~16_combout\ : std_logic;
SIGNAL \u8|mADDR[10]~17_combout\ : std_logic;
SIGNAL \u8|mADDR[11]~18_combout\ : std_logic;
SIGNAL \u8|mADDR[12]~19_combout\ : std_logic;
SIGNAL \u8|mADDR[14]~21_combout\ : std_logic;
SIGNAL \u8|mADDR[15]~22_combout\ : std_logic;
SIGNAL \u8|mADDR[18]~25_combout\ : std_logic;
SIGNAL \u8|mADDR[21]~29_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal1~3_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal8~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal8~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal5~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal2~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector24~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector24~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~3_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~4_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector20~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector19~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector17~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector16~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector12~5_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector11~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector10~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector8~1_combout\ : std_logic;
SIGNAL \u8|Equal9~0_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector7~0_combout\ : std_logic;
SIGNAL \u11|msetup_st.0010~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u10|LessThan1~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u10|Equal1~1_combout\ : std_logic;
SIGNAL \u10|Equal2~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u11|m3wire_data[0]~0_combout\ : std_logic;
SIGNAL \u11|WideOr13~0_combout\ : std_logic;
SIGNAL \u11|WideOr11~0_combout\ : std_logic;
SIGNAL \u11|WideOr8~0_combout\ : std_logic;
SIGNAL \u11|WideOr7~0_combout\ : std_logic;
SIGNAL \u11|WideOr5~0_combout\ : std_logic;
SIGNAL \u11|WideOr4~1_combout\ : std_logic;
SIGNAL \u11|WideOr4~2_combout\ : std_logic;
SIGNAL \u11|Mux0~0_combout\ : std_logic;
SIGNAL \u11|WideOr16~0_combout\ : std_logic;
SIGNAL \u11|WideOr16~1_combout\ : std_logic;
SIGNAL \u11|Mux1~1_combout\ : std_logic;
SIGNAL \u11|Mux1~2_combout\ : std_logic;
SIGNAL \u9|u0|SD[23]~0_combout\ : std_logic;
SIGNAL \u9|u0|SD[23]~1_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[19]~17_combout\ : std_logic;
SIGNAL \u7|LessThan3~0_combout\ : std_logic;
SIGNAL \u7|LessThan3~1_combout\ : std_logic;
SIGNAL \u7|LessThan3~2_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[19]~17_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[19]~18_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[19]~17_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[19]~18_combout\ : std_logic;
SIGNAL \u7|control1|REF_REQ~1_combout\ : std_logic;
SIGNAL \u7|command1|always0~5_combout\ : std_logic;
SIGNAL \u7|command1|always0~6_combout\ : std_logic;
SIGNAL \u7|command1|ex_read~0_combout\ : std_logic;
SIGNAL \u7|command1|always0~7_combout\ : std_logic;
SIGNAL \u7|command1|ex_write~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[18]~17_combout\ : std_logic;
SIGNAL \u8|LessThan3~0_combout\ : std_logic;
SIGNAL \u8|LessThan4~0_combout\ : std_logic;
SIGNAL \u8|LessThan4~1_combout\ : std_logic;
SIGNAL \u8|LessThan4~2_combout\ : std_logic;
SIGNAL \u8|control1|REF_REQ~1_combout\ : std_logic;
SIGNAL \u8|command1|rp_shift~2_combout\ : std_logic;
SIGNAL \u8|command1|always0~7_combout\ : std_logic;
SIGNAL \u8|command1|ex_write~0_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u3|Equal6~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal0~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~3_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~8_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~13_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~14_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u3|Equal9~3_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan0~0_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan0~1_combout\ : std_logic;
SIGNAL \TOTAL|thresher_delayed|LessThan0~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~4_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~7_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~10_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~11_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~12_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~13_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~15_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~19_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~20_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~21_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~23_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~10_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~27_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~11_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~30_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~31_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~32_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~33_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~36_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~37_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~12_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~13_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~14_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~15_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~16_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~41_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~45_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~47_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~49_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~50_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~51_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~54_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~56_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~60_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~65_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~66_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~67_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~68_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~69_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~71_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~72_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~23_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~24_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~25_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~75_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~26_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~27_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~78_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~79_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~80_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~86_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~34_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~35_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~95_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~96_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~36_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~37_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~38_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~39_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~97_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~40_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~41_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~42_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Equal4~1_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~1_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~2_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~3_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~4_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~5_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Equal5~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~6_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~7_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~8_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~9_combout\ : std_logic;
SIGNAL \u3|rBlue~19_combout\ : std_logic;
SIGNAL \u3|rBlue~20_combout\ : std_logic;
SIGNAL \u3|rBlue~21_combout\ : std_logic;
SIGNAL \u3|rBlue~22_combout\ : std_logic;
SIGNAL \u3|rBlue~25_combout\ : std_logic;
SIGNAL \u3|rBlue~26_combout\ : std_logic;
SIGNAL \u3|rGreen~13_combout\ : std_logic;
SIGNAL \u3|rGreen~15_combout\ : std_logic;
SIGNAL \u3|rGreen~16_combout\ : std_logic;
SIGNAL \u3|rGreen~17_combout\ : std_logic;
SIGNAL \u3|Add0~22_combout\ : std_logic;
SIGNAL \u3|Add0~23_combout\ : std_logic;
SIGNAL \u3|rGreen~18_combout\ : std_logic;
SIGNAL \u3|rGreen~20_combout\ : std_logic;
SIGNAL \u3|rGreen~21_combout\ : std_logic;
SIGNAL \u3|rGreen~22_combout\ : std_logic;
SIGNAL \u3|rGreen~24_combout\ : std_logic;
SIGNAL \u3|rRed~13_combout\ : std_logic;
SIGNAL \u3|rRed~19_combout\ : std_logic;
SIGNAL \u3|rRed~28_combout\ : std_logic;
SIGNAL \u3|rRed~31_combout\ : std_logic;
SIGNAL \u3|rGreen~27_combout\ : std_logic;
SIGNAL \u3|Add0~36_combout\ : std_logic;
SIGNAL \u3|rGreen~33_combout\ : std_logic;
SIGNAL \u11|msetup_st.0001~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u9|Mux5~0_combout\ : std_logic;
SIGNAL \u9|Mux9~0_combout\ : std_logic;
SIGNAL \u9|Mux13~0_combout\ : std_logic;
SIGNAL \u9|mI2C_DATA[23]~0_combout\ : std_logic;
SIGNAL \u9|Mux7~0_combout\ : std_logic;
SIGNAL \u9|Mux7~1_combout\ : std_logic;
SIGNAL \u9|Mux7~2_combout\ : std_logic;
SIGNAL \u9|Mux10~0_combout\ : std_logic;
SIGNAL \u9|Mux14~0_combout\ : std_logic;
SIGNAL \u9|Mux14~1_combout\ : std_logic;
SIGNAL \u9|Mux15~0_combout\ : std_logic;
SIGNAL \u9|Mux15~1_combout\ : std_logic;
SIGNAL \u9|Mux15~2_combout\ : std_logic;
SIGNAL \u9|Mux15~3_combout\ : std_logic;
SIGNAL \u9|Mux8~0_combout\ : std_logic;
SIGNAL \u9|Mux8~1_combout\ : std_logic;
SIGNAL \u9|Mux11~0_combout\ : std_logic;
SIGNAL \u9|Mux11~1_combout\ : std_logic;
SIGNAL \u9|Mux5~1_combout\ : std_logic;
SIGNAL \u9|Mux5~2_combout\ : std_logic;
SIGNAL \u9|Mux4~0_combout\ : std_logic;
SIGNAL \u9|Mux4~1_combout\ : std_logic;
SIGNAL \u9|Mux12~0_combout\ : std_logic;
SIGNAL \u9|Mux12~1_combout\ : std_logic;
SIGNAL \u9|Mux16~0_combout\ : std_logic;
SIGNAL \u9|Mux16~1_combout\ : std_logic;
SIGNAL \u9|Mux10~1_combout\ : std_logic;
SIGNAL \u9|Mux9~1_combout\ : std_logic;
SIGNAL \u9|Mux9~2_combout\ : std_logic;
SIGNAL \u9|Mux15~4_combout\ : std_logic;
SIGNAL \u9|Mux17~1_combout\ : std_logic;
SIGNAL \u9|Mux17~2_combout\ : std_logic;
SIGNAL \u9|Mux17~3_combout\ : std_logic;
SIGNAL \u9|Mux22~0_combout\ : std_logic;
SIGNAL \u9|Mux23~0_combout\ : std_logic;
SIGNAL \u9|Mux23~1_combout\ : std_logic;
SIGNAL \u9|Mux23~2_combout\ : std_logic;
SIGNAL \u9|Mux19~0_combout\ : std_logic;
SIGNAL \u9|Mux19~1_combout\ : std_logic;
SIGNAL \u9|Mux19~2_combout\ : std_logic;
SIGNAL \u9|Mux18~1_combout\ : std_logic;
SIGNAL \u9|Mux2~0_combout\ : std_logic;
SIGNAL \u9|u0|Selector0~0_combout\ : std_logic;
SIGNAL \u9|u0|ACK1~regout\ : std_logic;
SIGNAL \u9|u0|ACK2~regout\ : std_logic;
SIGNAL \u9|u0|ACK3~regout\ : std_logic;
SIGNAL \u9|u0|ACK4~regout\ : std_logic;
SIGNAL \u9|u0|ACK~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ : std_logic;
SIGNAL \u8|command1|rp_shift~3_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~0_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~1_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~2_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~3_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~4_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan3~0_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan3~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan2~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~11_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~13_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~15_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~21_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~22_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~21_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideNor8~0_combout\ : std_logic;
SIGNAL \u11|msetup_st.0000~regout\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~35_combout\ : std_logic;
SIGNAL \u9|always1~1_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~39_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~40_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[0]~54_combout\ : std_logic;
SIGNAL \u9|u0|ACK1~0_combout\ : std_logic;
SIGNAL \u9|u0|ACK1~1_combout\ : std_logic;
SIGNAL \u9|u0|ACK1~2_combout\ : std_logic;
SIGNAL \u9|u0|ACK2~2_combout\ : std_logic;
SIGNAL \u9|u0|ACK2~3_combout\ : std_logic;
SIGNAL \u9|u0|Selector3~0_combout\ : std_logic;
SIGNAL \u9|u0|ACK3~0_combout\ : std_logic;
SIGNAL \u9|u0|ACK3~1_combout\ : std_logic;
SIGNAL \u9|u0|ACK4~9_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ : std_logic;
SIGNAL \u8|command1|rp_shift~4_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u3|rRed~34_combout\ : std_logic;
SIGNAL \u3|rRed~35_combout\ : std_logic;
SIGNAL \u3|rRed~36_combout\ : std_logic;
SIGNAL \u3|rRed~37_combout\ : std_logic;
SIGNAL \u3|rRed~38_combout\ : std_logic;
SIGNAL \u3|rRed~39_combout\ : std_logic;
SIGNAL \u3|rGreen~36_combout\ : std_logic;
SIGNAL \u3|rGreen~37_combout\ : std_logic;
SIGNAL \u3|rGreen~38_combout\ : std_logic;
SIGNAL \u3|Add0~42_combout\ : std_logic;
SIGNAL \u3|Add0~43_combout\ : std_logic;
SIGNAL \u3|rGreen~39_combout\ : std_logic;
SIGNAL \u3|rGreen~42_combout\ : std_logic;
SIGNAL \u3|rGreen~43_combout\ : std_logic;
SIGNAL \u3|rGreen~44_combout\ : std_logic;
SIGNAL \u3|Add0~46_combout\ : std_logic;
SIGNAL \u3|Add0~47_combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~5_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh[31]~0_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~1_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh[31]~2_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh[31]~3_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~6_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~7_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~8_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh[31]~4_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~9_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~10_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~11_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|always0~12_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh[31]~5_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~6_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~7_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~8_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~9_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~10_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~11_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Equal0~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan1~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~11_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|Hist2We~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|Hist1We~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|Equal0~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|substate~9_combout\ : std_logic;
SIGNAL \u11|u0|Equal3~1_combout\ : std_logic;
SIGNAL \u11|Selector0~0_combout\ : std_logic;
SIGNAL \u11|u0|mACK~0_combout\ : std_logic;
SIGNAL \u7|command1|rp_shift~5_combout\ : std_logic;
SIGNAL \u7|command1|rp_shift~6_combout\ : std_logic;
SIGNAL \u8|command1|rp_shift~5_combout\ : std_logic;
SIGNAL \u8|command1|rp_shift~6_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~13_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~14_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~15_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~16_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~17_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~18_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~19_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|s_thresh~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[17]~23_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|delayed~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oWE~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oWE~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|substate~13_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~13_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~20_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~5_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~6_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~7_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~43_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~44_combout\ : std_logic;
SIGNAL \u9|u0|ACK2~4_combout\ : std_logic;
SIGNAL \u9|u0|ACK4~4_combout\ : std_logic;
SIGNAL \u9|u0|ACK4~10_combout\ : std_logic;
SIGNAL \u9|Mux22~1_combout\ : std_logic;
SIGNAL \u9|Mux22~2_combout\ : std_logic;
SIGNAL \u9|Mux6~0_combout\ : std_logic;
SIGNAL \u9|Mux6~1_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~101_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~102_combout\ : std_logic;
SIGNAL \u11|WideOr15~0_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~20_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~21_combout\ : std_logic;
SIGNAL \u11|msetup_st.0001~0_combout\ : std_logic;
SIGNAL \u7|command1|REF_ACK~_wirecell_combout\ : std_logic;
SIGNAL \u8|command1|REF_ACK~_wirecell_combout\ : std_logic;
SIGNAL \iCLK_50~clkctrl_outclk\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM3\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM15\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]_OTERM51\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN68_BDD69\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN82_BDD83\ : std_logic;
SIGNAL \u8|Equal5~2_RESYN88_BDD89\ : std_logic;
SIGNAL \u7|Equal6~0_RESYN92_BDD93\ : std_logic;
SIGNAL \u7|Read~0_RESYN96_BDD97\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN122_BDD123\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN124_BDD125\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN128_BDD129\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN132_BDD133\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN134_BDD135\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN136_BDD137\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN144_BDD145\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN146_BDD147\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN150_BDD151\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN156_BDD157\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN160_BDD161\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN166_BDD167\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN168_BDD169\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN170_BDD171\ : std_logic;
SIGNAL \u8|CMD[0]~2_RESYN174_BDD175\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN176_BDD177\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN180_BDD181\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN182_BDD183\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN188_BDD189\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN192_BDD193\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN198_BDD199\ : std_logic;
SIGNAL \u8|always3~2_RESYN208_BDD209\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN216_BDD217\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN218_BDD219\ : std_logic;
SIGNAL \TOTAL|r2g|rY_Cont[4]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rY_Cont[5]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rY_Cont[6]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rY_Cont[7]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rX_Cont[10]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rX_Cont[11]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rX_Cont[12]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rX_Cont[13]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rX_Cont[14]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rX_Cont[5]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rX_Cont[1]~feeder_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[8]~feeder_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[17]~feeder_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[18]~feeder_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[19]~feeder_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[14]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rRed[8]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rY_Cont[12]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rY_Cont[14]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rY_Cont[15]~feeder_combout\ : std_logic;
SIGNAL \u3|wData1_d1[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u9|u0|SD[10]~feeder_combout\ : std_logic;
SIGNAL \u9|u0|SD[16]~feeder_combout\ : std_logic;
SIGNAL \u9|u0|SD[19]~feeder_combout\ : std_logic;
SIGNAL \u9|u0|SD[11]~feeder_combout\ : std_logic;
SIGNAL \u9|u0|SD[14]~feeder_combout\ : std_logic;
SIGNAL \u9|u0|SD[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oY_Cont[14]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oY_Cont[1]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oY_Cont[0]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oY_Cont[2]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oY_Cont[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oX_Cont[15]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oX_Cont[14]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oX_Cont[13]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oX_Cont[11]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oX_Cont[10]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oX_Cont[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL rCCD_LVAL : std_logic;
SIGNAL rCCD_FVAL : std_logic;
SIGNAL \GPIO_1[19]~30\ : std_logic;
SIGNAL \u7|Add4~9\ : std_logic;
SIGNAL \u7|Add4~10_combout\ : std_logic;
SIGNAL \u7|Selector6~0_combout\ : std_logic;
SIGNAL \u7|Equal5~1_combout\ : std_logic;
SIGNAL \u7|Add4~11\ : std_logic;
SIGNAL \u7|Add4~12_combout\ : std_logic;
SIGNAL \u7|Selector5~0_combout\ : std_logic;
SIGNAL \u7|Add4~13\ : std_logic;
SIGNAL \u7|Add4~15\ : std_logic;
SIGNAL \u7|Add4~17\ : std_logic;
SIGNAL \u7|Add4~18_combout\ : std_logic;
SIGNAL \u7|Selector2~0_combout\ : std_logic;
SIGNAL \u7|Add4~6_combout\ : std_logic;
SIGNAL \u7|Selector8~0_combout\ : std_logic;
SIGNAL \u7|Equal5~0_combout\ : std_logic;
SIGNAL \u7|Equal6~0_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[0]~45_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[1]~16\ : std_logic;
SIGNAL \u7|control1|init_timer[2]~17_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[8]~29_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[5]~23_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~2_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[3]~19_combout\ : std_logic;
SIGNAL \u7|control1|LessThan0~0_combout\ : std_logic;
SIGNAL \u7|control1|LessThan0~1_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[12]~37_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[10]~33_combout\ : std_logic;
SIGNAL \u7|control1|LessThan1~0_combout\ : std_logic;
SIGNAL \u7|control1|LessThan0~2_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[14]~42\ : std_logic;
SIGNAL \u7|control1|init_timer[15]~43_combout\ : std_logic;
SIGNAL \u7|control1|LessThan0~3_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[2]~18\ : std_logic;
SIGNAL \u7|control1|init_timer[3]~20\ : std_logic;
SIGNAL \u7|control1|init_timer[4]~21_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[4]~22\ : std_logic;
SIGNAL \u7|control1|init_timer[5]~24\ : std_logic;
SIGNAL \u7|control1|init_timer[6]~26\ : std_logic;
SIGNAL \u7|control1|init_timer[7]~27_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[7]~28\ : std_logic;
SIGNAL \u7|control1|init_timer[8]~30\ : std_logic;
SIGNAL \u7|control1|init_timer[9]~31_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[9]~32\ : std_logic;
SIGNAL \u7|control1|init_timer[10]~34\ : std_logic;
SIGNAL \u7|control1|init_timer[11]~35_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[11]~36\ : std_logic;
SIGNAL \u7|control1|init_timer[12]~38\ : std_logic;
SIGNAL \u7|control1|init_timer[13]~39_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[13]~40\ : std_logic;
SIGNAL \u7|control1|init_timer[14]~41_combout\ : std_logic;
SIGNAL \u7|control1|PRECHARGE~0_combout\ : std_logic;
SIGNAL \u7|control1|LessThan1~1_combout\ : std_logic;
SIGNAL \u7|control1|LessThan1~2_combout\ : std_logic;
SIGNAL \u7|control1|INIT_REQ~feeder_combout\ : std_logic;
SIGNAL \u7|control1|INIT_REQ~regout\ : std_logic;
SIGNAL \u7|Selector0~0_combout\ : std_logic;
SIGNAL \u7|CMD[1]~0_combout\ : std_logic;
SIGNAL \u7|CMD[1]~2_RESYN148_BDD149\ : std_logic;
SIGNAL \u7|CMD[1]~2_combout\ : std_logic;
SIGNAL \u7|Selector1~0_combout\ : std_logic;
SIGNAL \u7|control1|Equal2~0_combout\ : std_logic;
SIGNAL \u7|control1|WRITEA~regout\ : std_logic;
SIGNAL \u7|command1|do_writea~0_combout\ : std_logic;
SIGNAL \u7|command1|do_writea~regout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~3_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~4_combout\ : std_logic;
SIGNAL \u7|control1|init_timer[6]~25_combout\ : std_logic;
SIGNAL \u7|control1|always3~1_combout\ : std_logic;
SIGNAL \u7|control1|always3~2_combout\ : std_logic;
SIGNAL \u7|control1|always3~3_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~0_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~1_combout\ : std_logic;
SIGNAL \u7|control1|always3~4_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~5_combout\ : std_logic;
SIGNAL \u7|control1|LOAD_MODE~regout\ : std_logic;
SIGNAL \u7|command1|always0~1_combout\ : std_logic;
SIGNAL \u7|command1|do_load_mode~regout\ : std_logic;
SIGNAL \u7|command1|rw_flag~0_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~3_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~2_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~1_combout\ : std_logic;
SIGNAL \u7|command1|command_delay~0_combout\ : std_logic;
SIGNAL \u7|command1|command_done~0_combout\ : std_logic;
SIGNAL \u7|command1|command_done~regout\ : std_logic;
SIGNAL \u7|command1|rp_shift~4_combout\ : std_logic;
SIGNAL \u7|Equal0~0_combout\ : std_logic;
SIGNAL \u7|PM_STOP~regout\ : std_logic;
SIGNAL \u7|command1|rp_shift[0]~1_combout\ : std_logic;
SIGNAL \u7|command1|rp_shift~3_combout\ : std_logic;
SIGNAL \u7|command1|rp_shift~2_combout\ : std_logic;
SIGNAL \u7|command1|rp_done~0_combout\ : std_logic;
SIGNAL \u7|command1|rp_done~regout\ : std_logic;
SIGNAL \u7|command1|always0~0_combout\ : std_logic;
SIGNAL \u7|command1|do_reada~0_combout\ : std_logic;
SIGNAL \u7|command1|do_reada~regout\ : std_logic;
SIGNAL \u7|command1|always3~0_combout\ : std_logic;
SIGNAL \u7|command1|REF_ACK~0_combout\ : std_logic;
SIGNAL \u7|command1|REF_ACK~regout\ : std_logic;
SIGNAL \u7|control1|REF_REQ~0_combout\ : std_logic;
SIGNAL \u7|control1|REF_REQ~regout\ : std_logic;
SIGNAL \u7|command1|CM_ACK~0_combout\ : std_logic;
SIGNAL \u7|command1|CM_ACK~regout\ : std_logic;
SIGNAL \u7|control1|always1~0_combout\ : std_logic;
SIGNAL \u7|control1|CMD_ACK~regout\ : std_logic;
SIGNAL \u7|Selector11~1_combout\ : std_logic;
SIGNAL \u7|Add4~1\ : std_logic;
SIGNAL \u7|Add4~2_combout\ : std_logic;
SIGNAL \u7|Selector10~0_combout\ : std_logic;
SIGNAL \u7|Selector9~0_combout\ : std_logic;
SIGNAL \u7|ST[2]~feeder_combout\ : std_logic;
SIGNAL \u7|Add4~3\ : std_logic;
SIGNAL \u7|Add4~5\ : std_logic;
SIGNAL \u7|Add4~7\ : std_logic;
SIGNAL \u7|Add4~8_combout\ : std_logic;
SIGNAL \u7|Selector7~0_combout\ : std_logic;
SIGNAL \u7|Equal5~2_RESYN84_BDD85\ : std_logic;
SIGNAL \u7|Equal5~2_RESYN86_BDD87\ : std_logic;
SIGNAL \u7|Equal5~2_combout\ : std_logic;
SIGNAL \u7|Add4~14_combout\ : std_logic;
SIGNAL \u7|Selector4~0_combout\ : std_logic;
SIGNAL \u7|Equal7~0_combout\ : std_logic;
SIGNAL \u7|Equal7~1_combout\ : std_logic;
SIGNAL \u7|Add4~16_combout\ : std_logic;
SIGNAL \u7|Selector3~0_combout\ : std_logic;
SIGNAL \u7|mRD_DONE~0_combout\ : std_logic;
SIGNAL \u7|mRD_DONE~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN114_BDD115\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u1|Cont[19]~60\ : std_logic;
SIGNAL \u1|Cont[20]~62\ : std_logic;
SIGNAL \u1|Cont[21]~63_combout\ : std_logic;
SIGNAL \u1|Cont[22]~65_combout\ : std_logic;
SIGNAL \u1|Equal0~0_combout\ : std_logic;
SIGNAL \u1|Cont[20]~61_combout\ : std_logic;
SIGNAL \u1|Equal0~8_combout\ : std_logic;
SIGNAL \u1|Cont[21]~64\ : std_logic;
SIGNAL \u1|Cont[22]~66\ : std_logic;
SIGNAL \u1|Cont[23]~67_combout\ : std_logic;
SIGNAL \u1|Equal0~9_combout\ : std_logic;
SIGNAL \u1|Equal0~5_combout\ : std_logic;
SIGNAL \u1|Cont[4]~29_combout\ : std_logic;
SIGNAL \u1|Equal0~3_combout\ : std_logic;
SIGNAL \u1|Cont[2]~25_combout\ : std_logic;
SIGNAL \u1|Equal0~2_combout\ : std_logic;
SIGNAL \u1|Equal0~6_combout\ : std_logic;
SIGNAL \u1|Cont[0]~69_combout\ : std_logic;
SIGNAL \u1|Cont[1]~24\ : std_logic;
SIGNAL \u1|Cont[2]~26\ : std_logic;
SIGNAL \u1|Cont[3]~27_combout\ : std_logic;
SIGNAL \u1|Cont[3]~28\ : std_logic;
SIGNAL \u1|Cont[4]~30\ : std_logic;
SIGNAL \u1|Cont[5]~31_combout\ : std_logic;
SIGNAL \u1|Cont[5]~32\ : std_logic;
SIGNAL \u1|Cont[6]~34\ : std_logic;
SIGNAL \u1|Cont[7]~35_combout\ : std_logic;
SIGNAL \u1|Cont[7]~36\ : std_logic;
SIGNAL \u1|Cont[8]~38\ : std_logic;
SIGNAL \u1|Cont[9]~39_combout\ : std_logic;
SIGNAL \u1|Cont[9]~40\ : std_logic;
SIGNAL \u1|Cont[10]~41_combout\ : std_logic;
SIGNAL \u1|Cont[10]~42\ : std_logic;
SIGNAL \u1|Cont[11]~43_combout\ : std_logic;
SIGNAL \u1|Cont[11]~44\ : std_logic;
SIGNAL \u1|Cont[12]~45_combout\ : std_logic;
SIGNAL \u1|Cont[12]~46\ : std_logic;
SIGNAL \u1|Cont[13]~47_combout\ : std_logic;
SIGNAL \u1|Cont[13]~48\ : std_logic;
SIGNAL \u1|Cont[14]~49_combout\ : std_logic;
SIGNAL \u1|Cont[14]~50\ : std_logic;
SIGNAL \u1|Cont[15]~52\ : std_logic;
SIGNAL \u1|Cont[16]~53_combout\ : std_logic;
SIGNAL \u1|Cont[16]~54\ : std_logic;
SIGNAL \u1|Cont[17]~56\ : std_logic;
SIGNAL \u1|Cont[18]~58\ : std_logic;
SIGNAL \u1|Cont[19]~59_combout\ : std_logic;
SIGNAL \u1|Cont[17]~55_combout\ : std_logic;
SIGNAL \u1|Equal0~1_combout\ : std_logic;
SIGNAL \u1|oRST_0~1_combout\ : std_logic;
SIGNAL \u1|oRST_0~feeder_combout\ : std_logic;
SIGNAL \u1|oRST_0~regout\ : std_logic;
SIGNAL \u1|oRST_0~clkctrl_outclk\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN120_BDD121\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN130_BDD131\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN64_BDD65\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u2|mCCD_LVAL~feeder_combout\ : std_logic;
SIGNAL \u1|oRST_2~0_combout\ : std_logic;
SIGNAL \u1|oRST_2~regout\ : std_logic;
SIGNAL \u1|oRST_2~clkctrl_outclk\ : std_logic;
SIGNAL \u2|mCCD_LVAL~regout\ : std_logic;
SIGNAL \u2|Y_Cont[0]~16_combout\ : std_logic;
SIGNAL \u2|Pre_FVAL~feeder_combout\ : std_logic;
SIGNAL \u2|Pre_FVAL~regout\ : std_logic;
SIGNAL \u2|mSTART~0_combout\ : std_logic;
SIGNAL \u2|mSTART~regout\ : std_logic;
SIGNAL \u2|mCCD_FVAL~0_combout\ : std_logic;
SIGNAL \u2|mCCD_FVAL~regout\ : std_logic;
SIGNAL \u2|X_Cont[0]~17_combout\ : std_logic;
SIGNAL \u2|X_Cont[15]~39_combout\ : std_logic;
SIGNAL \u2|X_Cont[15]~40_combout\ : std_logic;
SIGNAL \u2|X_Cont[0]~18\ : std_logic;
SIGNAL \u2|X_Cont[1]~19_combout\ : std_logic;
SIGNAL \u2|X_Cont[1]~20\ : std_logic;
SIGNAL \u2|X_Cont[2]~21_combout\ : std_logic;
SIGNAL \u2|X_Cont[2]~22\ : std_logic;
SIGNAL \u2|X_Cont[3]~24\ : std_logic;
SIGNAL \u2|X_Cont[4]~25_combout\ : std_logic;
SIGNAL \u2|X_Cont[4]~26\ : std_logic;
SIGNAL \u2|X_Cont[5]~28\ : std_logic;
SIGNAL \u2|X_Cont[6]~29_combout\ : std_logic;
SIGNAL \u2|X_Cont[6]~30\ : std_logic;
SIGNAL \u2|X_Cont[7]~31_combout\ : std_logic;
SIGNAL \u2|X_Cont[5]~27_combout\ : std_logic;
SIGNAL \u3|Equal9~2_combout\ : std_logic;
SIGNAL \u2|LessThan0~1_combout\ : std_logic;
SIGNAL \u2|X_Cont[7]~32\ : std_logic;
SIGNAL \u2|X_Cont[8]~34\ : std_logic;
SIGNAL \u2|X_Cont[9]~35_combout\ : std_logic;
SIGNAL \u2|X_Cont[9]~36\ : std_logic;
SIGNAL \u2|X_Cont[10]~38\ : std_logic;
SIGNAL \u2|X_Cont[11]~41_combout\ : std_logic;
SIGNAL \u2|X_Cont[11]~42\ : std_logic;
SIGNAL \u2|X_Cont[12]~44\ : std_logic;
SIGNAL \u2|X_Cont[13]~45_combout\ : std_logic;
SIGNAL \u2|X_Cont[13]~46\ : std_logic;
SIGNAL \u2|X_Cont[14]~47_combout\ : std_logic;
SIGNAL \u2|X_Cont[14]~48\ : std_logic;
SIGNAL \u2|X_Cont[15]~49_combout\ : std_logic;
SIGNAL \u2|X_Cont[12]~43_combout\ : std_logic;
SIGNAL \u2|X_Cont[10]~37_combout\ : std_logic;
SIGNAL \u3|Equal9~0_combout\ : std_logic;
SIGNAL \u3|Equal9~1_combout\ : std_logic;
SIGNAL \u2|X_Cont[15]~16_combout\ : std_logic;
SIGNAL \u2|Y_Cont[1]~18_combout\ : std_logic;
SIGNAL \u2|Y_Cont[0]~17\ : std_logic;
SIGNAL \u2|Y_Cont[1]~19_combout\ : std_logic;
SIGNAL \u2|Y_Cont[1]~20\ : std_logic;
SIGNAL \u2|Y_Cont[2]~21_combout\ : std_logic;
SIGNAL \u2|Y_Cont[2]~22\ : std_logic;
SIGNAL \u2|Y_Cont[3]~24\ : std_logic;
SIGNAL \u2|Y_Cont[4]~25_combout\ : std_logic;
SIGNAL \u2|Y_Cont[4]~26\ : std_logic;
SIGNAL \u2|Y_Cont[5]~28\ : std_logic;
SIGNAL \u2|Y_Cont[6]~30\ : std_logic;
SIGNAL \u2|Y_Cont[7]~31_combout\ : std_logic;
SIGNAL \u2|Y_Cont[7]~32\ : std_logic;
SIGNAL \u2|Y_Cont[8]~33_combout\ : std_logic;
SIGNAL \u2|Y_Cont[5]~27_combout\ : std_logic;
SIGNAL \u3|Equal6~1_combout\ : std_logic;
SIGNAL \u2|Y_Cont[8]~34\ : std_logic;
SIGNAL \u2|Y_Cont[9]~35_combout\ : std_logic;
SIGNAL \u2|Y_Cont[9]~36\ : std_logic;
SIGNAL \u2|Y_Cont[10]~38\ : std_logic;
SIGNAL \u2|Y_Cont[11]~39_combout\ : std_logic;
SIGNAL \u2|Y_Cont[11]~40\ : std_logic;
SIGNAL \u2|Y_Cont[12]~41_combout\ : std_logic;
SIGNAL \u2|Y_Cont[10]~37_combout\ : std_logic;
SIGNAL \u3|Equal6~2_combout\ : std_logic;
SIGNAL \u2|Y_Cont[12]~42\ : std_logic;
SIGNAL \u2|Y_Cont[13]~43_combout\ : std_logic;
SIGNAL \u2|Y_Cont[13]~44\ : std_logic;
SIGNAL \u2|Y_Cont[14]~45_combout\ : std_logic;
SIGNAL \u2|Y_Cont[14]~46\ : std_logic;
SIGNAL \u2|Y_Cont[15]~47_combout\ : std_logic;
SIGNAL \u3|Equal6~3_combout\ : std_logic;
SIGNAL \u3|Equal6~4_combout\ : std_logic;
SIGNAL \u3|oDval~0_combout\ : std_logic;
SIGNAL \u1|oRST_1~0_combout\ : std_logic;
SIGNAL \u1|oRST_1~1_combout\ : std_logic;
SIGNAL \u1|oRST_1~feeder_combout\ : std_logic;
SIGNAL \u1|oRST_1~regout\ : std_logic;
SIGNAL \u1|oRST_1~clkctrl_outclk\ : std_logic;
SIGNAL \u3|oDval~regout\ : std_logic;
SIGNAL \TOTAL|r2g|rDval~regout\ : std_logic;
SIGNAL \TOTAL|r2g|oDval~regout\ : std_logic;
SIGNAL \TOTAL|m_thresher|oValid~regout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~18_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[0]~8_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rFval~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rFval~regout\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[0]~9\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[1]~10_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[1]~11\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[2]~12_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[2]~13\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[3]~15\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[4]~16_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[4]~17\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[5]~19\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[6]~21\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[7]~22_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|fValCount[5]~18_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal0~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect[4]~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~7_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~6_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~5_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal1~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~9_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~10_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal1~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~4_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal1~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal1~4_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~17_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~16_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal7~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal7~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~12_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal4~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal4~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~11_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal5~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|rSelect~15_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal6~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal6~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector24~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|rValid~regout\ : std_logic;
SIGNAL \TOTAL|histo_display|oValid~regout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal2~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector24~3_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal4~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector24~4_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector24~5_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|oWr_data_valid~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]_OTERM49\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|Equal9~0_combout\ : std_logic;
SIGNAL \u7|IN_REQ~0_combout\ : std_logic;
SIGNAL \u7|IN_REQ~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN126_BDD127\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]_OTERM45\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]_OTERM47\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM9\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]_OTERM19\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM11\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]_OTERM25\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN112_BDD113\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]_OTERM35\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN212_BDD213\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]_OTERM27\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]_OTERM33\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u7|mRD~0_combout\ : std_logic;
SIGNAL \u7|OUT_VALID~0_combout\ : std_logic;
SIGNAL \u7|OUT_VALID~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN164_BDD165\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u10|Add1~9\ : std_logic;
SIGNAL \u10|Add1~11\ : std_logic;
SIGNAL \u10|Add1~12_combout\ : std_logic;
SIGNAL \u10|Add0~0_combout\ : std_logic;
SIGNAL \u10|Add0~1\ : std_logic;
SIGNAL \u10|Add0~3\ : std_logic;
SIGNAL \u10|Add0~5\ : std_logic;
SIGNAL \u10|Add0~6_combout\ : std_logic;
SIGNAL \u10|Add0~7\ : std_logic;
SIGNAL \u10|Add0~9\ : std_logic;
SIGNAL \u10|Add0~10_combout\ : std_logic;
SIGNAL \u10|x_cnt~0_combout\ : std_logic;
SIGNAL \u10|Add0~11\ : std_logic;
SIGNAL \u10|Add0~13\ : std_logic;
SIGNAL \u10|Add0~14_combout\ : std_logic;
SIGNAL \u10|Add0~15\ : std_logic;
SIGNAL \u10|Add0~17\ : std_logic;
SIGNAL \u10|Add0~18_combout\ : std_logic;
SIGNAL \u10|Add0~19\ : std_logic;
SIGNAL \u10|Add0~20_combout\ : std_logic;
SIGNAL \u10|x_cnt~1_combout\ : std_logic;
SIGNAL \u10|Add0~4_combout\ : std_logic;
SIGNAL \u10|Equal0~1_combout\ : std_logic;
SIGNAL \u10|Equal0~2_combout\ : std_logic;
SIGNAL \u10|Add0~16_combout\ : std_logic;
SIGNAL \u10|Equal0~0_combout\ : std_logic;
SIGNAL \u10|Equal0~3_combout\ : std_logic;
SIGNAL \u10|Add1~13\ : std_logic;
SIGNAL \u10|Add1~14_combout\ : std_logic;
SIGNAL \u10|Add1~10_combout\ : std_logic;
SIGNAL \u10|Equal1~0_combout\ : std_logic;
SIGNAL \u10|Equal1~2_combout\ : std_logic;
SIGNAL \u10|y_cnt~2_combout\ : std_logic;
SIGNAL \u10|Add1~1\ : std_logic;
SIGNAL \u10|Add1~2_combout\ : std_logic;
SIGNAL \u10|Add1~3\ : std_logic;
SIGNAL \u10|Add1~4_combout\ : std_logic;
SIGNAL \u10|y_cnt~3_combout\ : std_logic;
SIGNAL \u10|Add1~5\ : std_logic;
SIGNAL \u10|Add1~6_combout\ : std_logic;
SIGNAL \u10|y_cnt~1_combout\ : std_logic;
SIGNAL \u10|Add1~7\ : std_logic;
SIGNAL \u10|Add1~8_combout\ : std_logic;
SIGNAL \u10|LessThan3~0_combout\ : std_logic;
SIGNAL \u10|Add1~15\ : std_logic;
SIGNAL \u10|Add1~16_combout\ : std_logic;
SIGNAL \u10|Add1~17\ : std_logic;
SIGNAL \u10|Add1~18_combout\ : std_logic;
SIGNAL \u10|y_cnt~0_combout\ : std_logic;
SIGNAL \u10|LessThan3~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u10|LessThan2~0_combout\ : std_logic;
SIGNAL \u10|display_area~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN72_BDD73\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN162_BDD163\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN74_BDD75\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN172_BDD173\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \u7|RD_MASK~3_combout\ : std_logic;
SIGNAL \u7|always3~2_RESYN202_BDD203\ : std_logic;
SIGNAL \u7|RD_MASK~4_combout\ : std_logic;
SIGNAL \u7|always3~2_RESYN200_BDD201\ : std_logic;
SIGNAL \u7|always3~2_RESYN204_BDD205\ : std_logic;
SIGNAL \u7|always3~2_combout\ : std_logic;
SIGNAL \u7|RD_MASK[1]~1_combout\ : std_logic;
SIGNAL \u7|mRD~regout\ : std_logic;
SIGNAL \u7|Pre_RD~feeder_combout\ : std_logic;
SIGNAL \u7|Pre_RD~regout\ : std_logic;
SIGNAL \u7|Equal2~0_combout\ : std_logic;
SIGNAL \u7|Pre_WR~regout\ : std_logic;
SIGNAL \u7|CMD[1]~1_combout\ : std_logic;
SIGNAL \u7|Write~2_RESYN52_BDD53\ : std_logic;
SIGNAL \u7|Write~2_RESYN54_BDD55\ : std_logic;
SIGNAL \u7|Equal5~3_combout\ : std_logic;
SIGNAL \u7|Write~2_combout\ : std_logic;
SIGNAL \u7|Write~regout\ : std_logic;
SIGNAL \u7|Equal10~0_combout\ : std_logic;
SIGNAL \u7|mWR_DONE~0_combout\ : std_logic;
SIGNAL \u7|mWR_DONE~regout\ : std_logic;
SIGNAL \u7|mWR~0_combout\ : std_logic;
SIGNAL \u7|mWR~regout\ : std_logic;
SIGNAL \iCLK_50_3~combout\ : std_logic;
SIGNAL \u6|altpll_component|_clk0\ : std_logic;
SIGNAL \u6|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \GPIO_CLKIN_N1~combout\ : std_logic;
SIGNAL \GPIO_CLKIN_N1~clkctrl_outclk\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM13\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|dGray~0_combout\ : std_logic;
SIGNAL \u2|oDVAL~combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~7_combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0_combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~5_combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~6_combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~4_combout\ : std_logic;
SIGNAL \u3|rRed[11]~7_combout\ : std_logic;
SIGNAL \u3|wData2_d2[11]~feeder_combout\ : std_logic;
SIGNAL \u3|wData0_d1[11]~feeder_combout\ : std_logic;
SIGNAL \u3|rRed~32_combout\ : std_logic;
SIGNAL \u3|Equal9~4_combout\ : std_logic;
SIGNAL \u3|Equal9~5_combout\ : std_logic;
SIGNAL \u3|rRed~33_combout\ : std_logic;
SIGNAL \u3|wData1_d1[10]~feeder_combout\ : std_logic;
SIGNAL \u3|rRed[10]~6_combout\ : std_logic;
SIGNAL \u3|rRed~29_combout\ : std_logic;
SIGNAL \u3|rRed~30_combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~3_combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~1_combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~2_combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~0_combout\ : std_logic;
SIGNAL \u3|rRed[7]~3_combout\ : std_logic;
SIGNAL \u3|wData1_d2[7]~feeder_combout\ : std_logic;
SIGNAL \u3|wData0_d1[7]~feeder_combout\ : std_logic;
SIGNAL \u3|rRed~20_combout\ : std_logic;
SIGNAL \u3|rRed~21_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rRed[7]~feeder_combout\ : std_logic;
SIGNAL \u3|rRed[6]~2_combout\ : std_logic;
SIGNAL \u3|mirror_sw~feeder_combout\ : std_logic;
SIGNAL \u3|mirror_sw~regout\ : std_logic;
SIGNAL \u3|rGreen~14_combout\ : std_logic;
SIGNAL \u3|rRed~16_combout\ : std_logic;
SIGNAL \u3|wData0_d1[6]~feeder_combout\ : std_logic;
SIGNAL \u3|rRed~17_combout\ : std_logic;
SIGNAL \u3|rRed~18_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rRed[6]~feeder_combout\ : std_logic;
SIGNAL \u3|rRed[5]~1_combout\ : std_logic;
SIGNAL \u3|rRed~14_combout\ : std_logic;
SIGNAL \u3|rRed~15_combout\ : std_logic;
SIGNAL \u3|rRed[4]~0_combout\ : std_logic;
SIGNAL \u3|rRed~10_combout\ : std_logic;
SIGNAL \u3|rRed~11_combout\ : std_logic;
SIGNAL \u3|rRed~12_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rRed[4]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~1\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~3\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~5\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~7\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~9\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~11\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~13\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~15\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~17\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~19\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~20_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~18_combout\ : std_logic;
SIGNAL \u3|rBlue[11]~9_combout\ : std_logic;
SIGNAL \u3|rBlue[11]~7_combout\ : std_logic;
SIGNAL \u3|rBlue[11]~11_combout\ : std_logic;
SIGNAL \u3|rBlue[11]~10_combout\ : std_logic;
SIGNAL \u3|rBlue~27_combout\ : std_logic;
SIGNAL \u3|rBlue~28_combout\ : std_logic;
SIGNAL \u3|rBlue[11]~14_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~14_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~12_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~10_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~8_combout\ : std_logic;
SIGNAL \u3|rBlue[6]~2_combout\ : std_logic;
SIGNAL \u3|rBlue~17_combout\ : std_logic;
SIGNAL \u3|rBlue~18_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add0~4_combout\ : std_logic;
SIGNAL \u3|rBlue[4]~0_combout\ : std_logic;
SIGNAL \u3|rBlue~12_combout\ : std_logic;
SIGNAL \u3|rBlue~13_combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~11_combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~10_combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~9_combout\ : std_logic;
SIGNAL \u2|mCCD_DATA~8_combout\ : std_logic;
SIGNAL \u3|rBlue[3]~8_combout\ : std_logic;
SIGNAL \u3|rBlue~29_combout\ : std_logic;
SIGNAL \u3|rBlue~30_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~1\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~3\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~5\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~7\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~9\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~11\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~13\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~15\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~17\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~19\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~20_combout\ : std_logic;
SIGNAL \u3|Equal6~5_combout\ : std_logic;
SIGNAL \u3|wData2_d1[9]~feeder_combout\ : std_logic;
SIGNAL \u3|Add2~1_cout\ : std_logic;
SIGNAL \u3|Add2~3_cout\ : std_logic;
SIGNAL \u3|Add2~5\ : std_logic;
SIGNAL \u3|Add2~7\ : std_logic;
SIGNAL \u3|Add2~9\ : std_logic;
SIGNAL \u3|Add2~11\ : std_logic;
SIGNAL \u3|Add2~13\ : std_logic;
SIGNAL \u3|Add2~15\ : std_logic;
SIGNAL \u3|Add2~17\ : std_logic;
SIGNAL \u3|Add2~19\ : std_logic;
SIGNAL \u3|Add2~20_combout\ : std_logic;
SIGNAL \u3|rGreen~19_combout\ : std_logic;
SIGNAL \u3|rGreen[10]~2_combout\ : std_logic;
SIGNAL \u3|wData2_d1[2]~feeder_combout\ : std_logic;
SIGNAL \u3|Add3~1_cout\ : std_logic;
SIGNAL \u3|Add3~3_cout\ : std_logic;
SIGNAL \u3|Add3~5\ : std_logic;
SIGNAL \u3|Add3~7\ : std_logic;
SIGNAL \u3|Add3~9\ : std_logic;
SIGNAL \u3|Add3~11\ : std_logic;
SIGNAL \u3|Add3~13\ : std_logic;
SIGNAL \u3|Add3~15\ : std_logic;
SIGNAL \u3|Add3~17\ : std_logic;
SIGNAL \u3|Add3~19\ : std_logic;
SIGNAL \u3|Add3~20_combout\ : std_logic;
SIGNAL \u3|Add0~26_combout\ : std_logic;
SIGNAL \u3|Add0~27_combout\ : std_logic;
SIGNAL \u3|Add3~21\ : std_logic;
SIGNAL \u3|Add3~23\ : std_logic;
SIGNAL \u3|Add3~24_combout\ : std_logic;
SIGNAL \u3|rGreen~26_combout\ : std_logic;
SIGNAL \u3|Add2~21\ : std_logic;
SIGNAL \u3|Add2~23\ : std_logic;
SIGNAL \u3|Add2~24_combout\ : std_logic;
SIGNAL \u3|rGreen~25_combout\ : std_logic;
SIGNAL \u3|rGreen[12]~4_combout\ : std_logic;
SIGNAL \u3|wData0_d1[8]~feeder_combout\ : std_logic;
SIGNAL \u3|wData0_d1[2]~feeder_combout\ : std_logic;
SIGNAL \u3|Add0~1_cout\ : std_logic;
SIGNAL \u3|Add0~3_cout\ : std_logic;
SIGNAL \u3|Add0~5\ : std_logic;
SIGNAL \u3|Add0~7\ : std_logic;
SIGNAL \u3|Add0~9\ : std_logic;
SIGNAL \u3|Add0~11\ : std_logic;
SIGNAL \u3|Add0~13\ : std_logic;
SIGNAL \u3|Add0~15\ : std_logic;
SIGNAL \u3|Add0~17\ : std_logic;
SIGNAL \u3|Add0~21\ : std_logic;
SIGNAL \u3|Add0~25\ : std_logic;
SIGNAL \u3|Add0~29\ : std_logic;
SIGNAL \u3|Add0~32_combout\ : std_logic;
SIGNAL \u3|Add0~34_combout\ : std_logic;
SIGNAL \u3|Add0~35_combout\ : std_logic;
SIGNAL \u3|Add2~16_combout\ : std_logic;
SIGNAL \u3|wData1_d1[1]~feeder_combout\ : std_logic;
SIGNAL \u3|Add1~1_cout\ : std_logic;
SIGNAL \u3|Add1~3_cout\ : std_logic;
SIGNAL \u3|Add1~5\ : std_logic;
SIGNAL \u3|Add1~7\ : std_logic;
SIGNAL \u3|Add1~9\ : std_logic;
SIGNAL \u3|Add1~11\ : std_logic;
SIGNAL \u3|Add1~13\ : std_logic;
SIGNAL \u3|Add1~15\ : std_logic;
SIGNAL \u3|Add1~16_combout\ : std_logic;
SIGNAL \u3|rGreen~11_combout\ : std_logic;
SIGNAL \u3|rGreen~12_combout\ : std_logic;
SIGNAL \u3|rGreen[8]~0_combout\ : std_logic;
SIGNAL \u3|Add0~16_combout\ : std_logic;
SIGNAL \u3|Add0~18_combout\ : std_logic;
SIGNAL \u3|Add0~19_combout\ : std_logic;
SIGNAL \u3|rGreen~30_combout\ : std_logic;
SIGNAL \u3|rGreen~31_combout\ : std_logic;
SIGNAL \u3|Add3~12_combout\ : std_logic;
SIGNAL \u3|rGreen~32_combout\ : std_logic;
SIGNAL \u3|rGreen[6]~6_combout\ : std_logic;
SIGNAL \u3|Add0~38_combout\ : std_logic;
SIGNAL \u3|Add2~12_combout\ : std_logic;
SIGNAL \u3|Add0~39_combout\ : std_logic;
SIGNAL \u3|Add3~10_combout\ : std_logic;
SIGNAL \u3|rGreen~29_combout\ : std_logic;
SIGNAL \u3|Add2~10_combout\ : std_logic;
SIGNAL \u3|rGreen~28_combout\ : std_logic;
SIGNAL \u3|rGreen[5]~5_combout\ : std_logic;
SIGNAL \u3|Add0~37_combout\ : std_logic;
SIGNAL \u3|Add3~14_combout\ : std_logic;
SIGNAL \u3|rGreen~35_combout\ : std_logic;
SIGNAL \u3|Add2~14_combout\ : std_logic;
SIGNAL \u3|rGreen~34_combout\ : std_logic;
SIGNAL \u3|rGreen[7]~7_combout\ : std_logic;
SIGNAL \u3|Add0~40_combout\ : std_logic;
SIGNAL \u3|Add0~41_combout\ : std_logic;
SIGNAL \u3|wData2_d2[2]~feeder_combout\ : std_logic;
SIGNAL \u3|rGreen~41_combout\ : std_logic;
SIGNAL \u3|rGreen~40_combout\ : std_logic;
SIGNAL \u3|rGreen[3]~9_combout\ : std_logic;
SIGNAL \u3|Add2~6_combout\ : std_logic;
SIGNAL \u3|Add0~6_combout\ : std_logic;
SIGNAL \u3|Add3~6_combout\ : std_logic;
SIGNAL \u3|Add0~44_combout\ : std_logic;
SIGNAL \u3|Add0~45_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~1\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~3\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~5\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~7\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~9\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~11\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~13\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~15\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~17\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~18_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~16_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~14_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~12_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~10_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~8_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add2~6_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~4_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~2_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~0_combout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[4]~9_cout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[4]~11_cout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[4]~13_cout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[4]~15_cout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[4]~17\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[5]~19\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[6]~21\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[7]~23\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[8]~25\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[9]~27\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[10]~28_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|dGray~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~0_combout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[4]~16_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~9_combout\ : std_logic;
SIGNAL \u3|rBlue[5]~1_combout\ : std_logic;
SIGNAL \u3|rBlue~15_combout\ : std_logic;
SIGNAL \u3|rBlue~16_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector22~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|state.011~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|state.011~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|substate~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|substate~11_combout\ : std_logic;
SIGNAL \TOTAL|T1|substate.001~regout\ : std_logic;
SIGNAL \TOTAL|T1|startCH~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oWE~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state.0001~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state.0001~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state~21_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state.0010~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrInHist~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~1\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~11_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~3\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~5\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~13_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~22_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~7\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~9\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~15\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Equal0~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~17\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~19_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add0~21_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Equal0~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state.0011~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state~19_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state.0100~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state~22_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state~23_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state.0101~regout\ : std_logic;
SIGNAL \TOTAL|T1|restartCH~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|restartCH~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|restartCH~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|doneAck~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|doneAck~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDone~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state.0000~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|state.0000~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDone~regout\ : std_logic;
SIGNAL \TOTAL|T1|state~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|state.011~regout\ : std_logic;
SIGNAL \TOTAL|T1|state~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|state~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|state.000~regout\ : std_logic;
SIGNAL \TOTAL|T1|state~17_combout\ : std_logic;
SIGNAL \TOTAL|T1|state.001~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|state.001~regout\ : std_logic;
SIGNAL \TOTAL|T1|state~15_combout\ : std_logic;
SIGNAL \TOTAL|T1|state.010~regout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR~0_combout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[6]~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR[1]~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR~9_combout\ : std_logic;
SIGNAL \TOTAL|T1|Add0~1\ : std_logic;
SIGNAL \TOTAL|T1|Add0~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|Add0~3\ : std_logic;
SIGNAL \TOTAL|T1|Add0~5\ : std_logic;
SIGNAL \TOTAL|T1|Add0~6_combout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[7]~22_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|Add0~7\ : std_logic;
SIGNAL \TOTAL|T1|Add0~8_combout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[8]~24_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|Add0~9\ : std_logic;
SIGNAL \TOTAL|T1|Add0~10_combout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[9]~26_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR[5]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|Add0~11\ : std_logic;
SIGNAL \TOTAL|T1|Add0~13\ : std_logic;
SIGNAL \TOTAL|T1|Add0~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR[7]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|Add0~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGrayR~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|Equal0~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|Equal0~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|substate~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|substate~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|substate.010~regout\ : std_logic;
SIGNAL \TOTAL|T1|clearRam~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|clearRam~regout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~34_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[0]~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGray[0]~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|GrayD[0]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGray[1]~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~9_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGray[2]~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGray[3]~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~11_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGray[4]~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|GrayD[4]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[0]~9\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[1]~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[1]~11\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[2]~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[2]~13\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[3]~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[3]~15\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[4]~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[4]~17\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[5]~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~13_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[5]~19\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[6]~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGray[6]~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|GrayD[6]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGray[7]~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|GrayD[7]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[6]~21\ : std_logic;
SIGNAL \TOTAL|T1|h1|ClearCount[7]~22_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~15_combout\ : std_logic;
SIGNAL \TOTAL|T1|hGray[5]~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|hInc~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|hInc~regout\ : std_logic;
SIGNAL \TOTAL|T1|h1|IncR~regout\ : std_logic;
SIGNAL \TOTAL|T1|h1|IncD~regout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[16]~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~1\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~3\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~5\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~27_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~7\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~9\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~11\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~13\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~23_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~15\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~22_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~17\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~21_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~24_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~26_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~17_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~32_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[35]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[18]~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~35\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~36_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[17]~21_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[17]~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[17]~22_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[17]~24_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[17]~25_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~37\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~38_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~31_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[6]~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~24_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[5]~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~25_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[4]~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~26_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[2]~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~28_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[1]~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~29_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[0]~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~30_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[10]~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~19\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~21\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~22_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~19_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[11]~11_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~23\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~25\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~27\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~29\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~31\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~32_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~33\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~34_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram~33_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[17]~17_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[19]~19_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[15]~15_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~30_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[14]~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|Add1~28_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[13]~13_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[12]~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~9_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[9]~9_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~11_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[8]~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[7]~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~15_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \TOTAL|T1|h1|tmp[3]~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~17_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~19_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~1_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~3_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~5_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~7_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~9_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~11_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~13_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~15_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~17_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~19_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~21_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~23_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~25_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~27_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~29_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~31_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~33_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~35_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~37_cout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan0~38_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value[4]~1_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|rMaxValue[16]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideOr1~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~17_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutHist~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~1\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutHist~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~3\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutHist~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~5\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutHist~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~7\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutHist~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~9\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutHist~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~11\ : std_logic;
SIGNAL \TOTAL|T1|c1|Add1~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutHist~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutHist~8_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~1\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~2_combout\ : std_logic;
SIGNAL \u2|Y_Cont[3]~23_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~3\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~4_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~5\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~6_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~7\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~8_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~9\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~10_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~11\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~12_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~13\ : std_logic;
SIGNAL \TOTAL|histo_display|Add0~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~15_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~13_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~11_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~9_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|even~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|even~regout\ : std_logic;
SIGNAL \TOTAL|T1|oGrayHisto[19]~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideOr3~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~5_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideNor4~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideOr2~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~4_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideOr3~1_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideOr3~2_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideOr2~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideOr1~1_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|max_value~8_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideOr2~3_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideOr2~2_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|WideOr2~4_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~16_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~17_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~18_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~1\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~3\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~4_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~57_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~28_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~58_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~8_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~38_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~25_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~26_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~39_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~40_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~52_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~53_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~5\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~7\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~9\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~10_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~21_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~8_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~61_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~6_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~62_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~59_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~22_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~34_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~35_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~63_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~64_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~22_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~28_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~55_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~43_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~44_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~84_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~81_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~82_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~83_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~85_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~19_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutHist~18_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~92_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~93_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~98_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~42_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~4_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~5_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~91_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~94_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~87_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~88_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~76_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~77_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~89_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~48_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~46_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~99_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~100_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~90_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~29_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~30_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~31_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~11\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~13\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~14_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~17_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~15\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~16_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~18_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~17\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~18_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~2_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~3_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~19_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~20_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~29_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~5_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~6_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~24_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~70_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~73_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~74_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~32_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~33_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~19\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~21\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~23\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~25\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~27\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~28_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~45_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|ShiftRight0~9_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~7_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~8_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~29\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~30_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~9_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|LessThan0~46_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutCumH~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~13_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~11_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~9_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~22_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[0]~22\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[1]~23_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[19]~53_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[1]~24\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[2]~26\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[3]~27_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[3]~28\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[4]~30\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[5]~31_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[5]~32\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[6]~34\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[7]~35_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[7]~36\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[8]~37_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[8]~38\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[9]~39_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan2~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[0]~21_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan2~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan2~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[9]~40\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[10]~41_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[10]~42\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[11]~43_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[11]~44\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[12]~45_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[12]~46\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[13]~47_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[13]~48\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[14]~49_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan3~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan2~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[14]~50\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[15]~52\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[16]~55_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[16]~56\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[17]~57_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[17]~58\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[18]~59_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[18]~60\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[19]~61_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan2~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan2~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~15_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~17_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh25~19_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Equal0~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Equal0~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutCumH~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~16_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~17_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutCumH~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~19_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Equal2~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan3~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan3~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan3~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan3~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutCumH~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Equal2~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|always0~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~22_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~23_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~14_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~15_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oDataOutCumH[15]~51_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan1~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan1~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan1~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan1~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|LessThan1~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~12_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~13_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~9_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~10_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~4_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~5_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~6_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutCumH~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~17_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~18_combout\ : std_logic;
SIGNAL \TOTAL|T1|restartCH~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Equal4~2_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~19_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh50~21_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Equal4~3_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Equal4~0_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Equal4~4_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~10_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|oRed~regout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~5_combout\ : std_logic;
SIGNAL \TOTAL|thresher_delayed|LessThan0~1_combout\ : std_logic;
SIGNAL \TOTAL|thresher_delayed|LessThan0~2_combout\ : std_logic;
SIGNAL \TOTAL|cumh_display|oRed~0_combout\ : std_logic;
SIGNAL \TOTAL|cumh_display|oRed~regout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutCumH~7_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutCumH~3_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oAddrOutCumH~1_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~12_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~0_combout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~1_cout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~3_cout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~5_cout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~7_cout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~9_cout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~11_cout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~13_cout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~15_cout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~17_cout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~19_cout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~20_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~20_combout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~22_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~22_combout\ : std_logic;
SIGNAL \TOTAL|histo_display|Add1~24_combout\ : std_logic;
SIGNAL \TOTAL|cumh_display|LessThan0~23_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~7_combout\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~19\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~21\ : std_logic;
SIGNAL \TOTAL|r2g|Add1~22_combout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[10]~29\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[11]~30_combout\ : std_logic;
SIGNAL \TOTAL|thresher|LessThan0~1_cout\ : std_logic;
SIGNAL \TOTAL|thresher|LessThan0~3_cout\ : std_logic;
SIGNAL \TOTAL|thresher|LessThan0~5_cout\ : std_logic;
SIGNAL \TOTAL|thresher|LessThan0~7_cout\ : std_logic;
SIGNAL \TOTAL|thresher|LessThan0~9_cout\ : std_logic;
SIGNAL \TOTAL|thresher|LessThan0~11_cout\ : std_logic;
SIGNAL \TOTAL|thresher|LessThan0~13_cout\ : std_logic;
SIGNAL \TOTAL|thresher|LessThan0~14_combout\ : std_logic;
SIGNAL \TOTAL|thresher|oPixel[0]~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~6_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~8_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector22~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal6~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal1~5_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector21~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector21~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector20~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector19~1_combout\ : std_logic;
SIGNAL \u3|wData0_d1[9]~feeder_combout\ : std_logic;
SIGNAL \u3|rBlue[9]~5_combout\ : std_logic;
SIGNAL \u3|wData1_d1[9]~feeder_combout\ : std_logic;
SIGNAL \u3|rBlue~23_combout\ : std_logic;
SIGNAL \u3|rBlue~24_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector18~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector18~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector17~1_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ : std_logic;
SIGNAL \u7|mDATAIN[0]~0_combout\ : std_logic;
SIGNAL \u7|command1|do_initial~feeder_combout\ : std_logic;
SIGNAL \u7|command1|do_initial~regout\ : std_logic;
SIGNAL \u7|command1|oe4~0_combout\ : std_logic;
SIGNAL \u7|command1|oe4~1_combout\ : std_logic;
SIGNAL \u7|command1|oe4~regout\ : std_logic;
SIGNAL \u7|mDATAIN[1]~1_combout\ : std_logic;
SIGNAL \u7|mDATAIN[2]~2_combout\ : std_logic;
SIGNAL \u7|mDATAIN[3]~3_combout\ : std_logic;
SIGNAL \u7|mDATAIN[4]~4_combout\ : std_logic;
SIGNAL \u7|mDATAIN[5]~5_combout\ : std_logic;
SIGNAL \u7|mDATAIN[6]~6_combout\ : std_logic;
SIGNAL \u7|mDATAIN[7]~7_combout\ : std_logic;
SIGNAL \u7|mDATAIN[8]~8_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector16~1_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~8_combout\ : std_logic;
SIGNAL \TOTAL|T1|c1|oThresh75~9_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan1~1_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan1~3_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan1~5_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan1~7_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan1~9_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan1~11_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan1~13_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan1~14_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rY_Cont[10]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oY_Cont[10]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|rY_Cont[9]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|r2g|oY_Cont[11]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan0~2_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|oPixel~0_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan2~1_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan2~3_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan2~5_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan2~7_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan2~9_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan2~11_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan2~13_cout\ : std_logic;
SIGNAL \TOTAL|m_thresher|LessThan2~14_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|oPixel~1_combout\ : std_logic;
SIGNAL \TOTAL|m_thresher|oPixel~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector12~0_combout\ : std_logic;
SIGNAL \TOTAL|thresher_delayed|oPixel[0]~feeder_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector12~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector12~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~11_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector23~10_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal3~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Equal3~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector12~3_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector12~4_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector12~6_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector11~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector11~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector10~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector10~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector9~0_combout\ : std_logic;
SIGNAL \u3|Add3~22_combout\ : std_logic;
SIGNAL \u3|rGreen~23_combout\ : std_logic;
SIGNAL \u3|rGreen[11]~3_combout\ : std_logic;
SIGNAL \u3|Add2~22_combout\ : std_logic;
SIGNAL \u3|Add0~30_combout\ : std_logic;
SIGNAL \u3|Add0~31_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector9~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector9~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector8~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector8~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|dGray~2_combout\ : std_logic;
SIGNAL \u7|mDATAIN[9]~9_combout\ : std_logic;
SIGNAL \u7|mDATAIN[10]~10_combout\ : std_logic;
SIGNAL \u7|mDATAIN[11]~11_combout\ : std_logic;
SIGNAL \u7|mDATAIN[12]~12_combout\ : std_logic;
SIGNAL \u7|mDATAIN[13]~13_combout\ : std_logic;
SIGNAL \u7|mDATAIN[14]~14_combout\ : std_logic;
SIGNAL \u7|mDATAIN[15]~15_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ : std_logic;
SIGNAL \u8|Selector9~0_combout\ : std_logic;
SIGNAL \u8|Equal6~0_RESYN94_BDD95\ : std_logic;
SIGNAL \u8|mRD~0_combout\ : std_logic;
SIGNAL \u8|Equal5~0_combout\ : std_logic;
SIGNAL \u8|Equal7~0_combout\ : std_logic;
SIGNAL \u8|Equal7~1_combout\ : std_logic;
SIGNAL \u8|Pre_WR~regout\ : std_logic;
SIGNAL \u8|CMD[0]~1_combout\ : std_logic;
SIGNAL \u8|Pre_RD~regout\ : std_logic;
SIGNAL \u8|Equal2~0_combout\ : std_logic;
SIGNAL \u8|Read~0_RESYN98_BDD99\ : std_logic;
SIGNAL \u8|Read~0_combout\ : std_logic;
SIGNAL \u8|Read~1_combout\ : std_logic;
SIGNAL \u8|Read~regout\ : std_logic;
SIGNAL \u8|OUT_VALID~0_combout\ : std_logic;
SIGNAL \u8|OUT_VALID~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN190_BDD191\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN80_BDD81\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN196_BDD197\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN194_BDD195\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \u8|RD_MASK~1_combout\ : std_logic;
SIGNAL \u8|Selector3~0_combout\ : std_logic;
SIGNAL \u8|always3~2_RESYN206_BDD207\ : std_logic;
SIGNAL \u8|always3~2_RESYN210_BDD211\ : std_logic;
SIGNAL \u8|always3~2_combout\ : std_logic;
SIGNAL \u8|RD_MASK~0_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~6_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~2_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN76_BDD77\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN186_BDD187\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN222_BDD223\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN178_BDD179\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN78_BDD79\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~8_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN184_BDD185\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \u8|mRD~1_combout\ : std_logic;
SIGNAL \u8|mRD~2_combout\ : std_logic;
SIGNAL \u8|mRD~regout\ : std_logic;
SIGNAL \u8|CMD[0]~0_combout\ : std_logic;
SIGNAL \u8|Selector11~1_combout\ : std_logic;
SIGNAL \u8|Add4~1\ : std_logic;
SIGNAL \u8|Add4~3\ : std_logic;
SIGNAL \u8|Add4~5\ : std_logic;
SIGNAL \u8|Add4~6_combout\ : std_logic;
SIGNAL \u8|Selector8~0_combout\ : std_logic;
SIGNAL \u8|Add4~7\ : std_logic;
SIGNAL \u8|Add4~8_combout\ : std_logic;
SIGNAL \u8|Selector7~0_combout\ : std_logic;
SIGNAL \u8|Add4~9\ : std_logic;
SIGNAL \u8|Add4~10_combout\ : std_logic;
SIGNAL \u8|Selector6~0_combout\ : std_logic;
SIGNAL \u8|Add4~11\ : std_logic;
SIGNAL \u8|Add4~13\ : std_logic;
SIGNAL \u8|Add4~14_combout\ : std_logic;
SIGNAL \u8|Selector4~0_combout\ : std_logic;
SIGNAL \u8|Add4~15\ : std_logic;
SIGNAL \u8|Add4~17\ : std_logic;
SIGNAL \u8|Add4~18_combout\ : std_logic;
SIGNAL \u8|Selector2~0_combout\ : std_logic;
SIGNAL \u8|Equal5~1_combout\ : std_logic;
SIGNAL \u8|Equal6~0_combout\ : std_logic;
SIGNAL \u8|command1|command_delay~7_combout\ : std_logic;
SIGNAL \u8|command1|command_delay~6_combout\ : std_logic;
SIGNAL \u8|command1|command_delay~5_combout\ : std_logic;
SIGNAL \u8|command1|command_delay~4_combout\ : std_logic;
SIGNAL \u8|command1|command_delay~3_combout\ : std_logic;
SIGNAL \u8|command1|command_delay~2_combout\ : std_logic;
SIGNAL \u8|command1|command_delay~1_combout\ : std_logic;
SIGNAL \u8|command1|command_delay~0_combout\ : std_logic;
SIGNAL \u8|command1|command_done~0_combout\ : std_logic;
SIGNAL \u8|command1|command_done~regout\ : std_logic;
SIGNAL \u8|command1|rp_done~0_combout\ : std_logic;
SIGNAL \u8|Equal0~0_combout\ : std_logic;
SIGNAL \u8|PM_STOP~feeder_combout\ : std_logic;
SIGNAL \u8|PM_STOP~regout\ : std_logic;
SIGNAL \u8|command1|always0~5_combout\ : std_logic;
SIGNAL \u8|Selector1~0_combout\ : std_logic;
SIGNAL \u8|CMD[0]~2_combout\ : std_logic;
SIGNAL \u8|Selector0~0_combout\ : std_logic;
SIGNAL \u8|control1|Equal1~0_combout\ : std_logic;
SIGNAL \u8|control1|READA~regout\ : std_logic;
SIGNAL \u8|command1|always0~6_combout\ : std_logic;
SIGNAL \u8|command1|ex_read~0_combout\ : std_logic;
SIGNAL \u8|command1|ex_read~regout\ : std_logic;
SIGNAL \u8|command1|rp_shift[1]~0_combout\ : std_logic;
SIGNAL \u8|command1|rp_shift[1]~1_combout\ : std_logic;
SIGNAL \u8|command1|rp_done~regout\ : std_logic;
SIGNAL \u8|command1|always0~0_combout\ : std_logic;
SIGNAL \u8|command1|do_reada~0_combout\ : std_logic;
SIGNAL \u8|command1|do_reada~regout\ : std_logic;
SIGNAL \u7|control1|REFRESH~0_combout\ : std_logic;
SIGNAL \u7|control1|REFRESH~regout\ : std_logic;
SIGNAL \u8|command1|REF_ACK~0_combout\ : std_logic;
SIGNAL \u8|command1|REF_ACK~regout\ : std_logic;
SIGNAL \u8|control1|REF_REQ~0_combout\ : std_logic;
SIGNAL \u8|control1|REF_REQ~regout\ : std_logic;
SIGNAL \u8|command1|always0~3_combout\ : std_logic;
SIGNAL \u8|command1|always0~4_combout\ : std_logic;
SIGNAL \u8|command1|do_refresh~regout\ : std_logic;
SIGNAL \u7|control1|PRECHARGE~1_combout\ : std_logic;
SIGNAL \u7|control1|PRECHARGE~2_combout\ : std_logic;
SIGNAL \u7|control1|PRECHARGE~regout\ : std_logic;
SIGNAL \u8|command1|always0~2_combout\ : std_logic;
SIGNAL \u8|command1|do_precharge~regout\ : std_logic;
SIGNAL \u8|command1|always0~1_combout\ : std_logic;
SIGNAL \u8|command1|do_load_mode~regout\ : std_logic;
SIGNAL \u8|command1|rw_flag~0_combout\ : std_logic;
SIGNAL \u8|command1|always3~0_combout\ : std_logic;
SIGNAL \u8|command1|CM_ACK~0_combout\ : std_logic;
SIGNAL \u8|command1|CM_ACK~regout\ : std_logic;
SIGNAL \u8|control1|always1~0_combout\ : std_logic;
SIGNAL \u8|control1|CMD_ACK~regout\ : std_logic;
SIGNAL \u8|Add4~2_combout\ : std_logic;
SIGNAL \u8|Selector10~0_combout\ : std_logic;
SIGNAL \u8|Add4~12_combout\ : std_logic;
SIGNAL \u8|Selector5~0_combout\ : std_logic;
SIGNAL \u8|Equal5~2_RESYN90_BDD91\ : std_logic;
SIGNAL \u8|Equal5~2_combout\ : std_logic;
SIGNAL \u8|Equal5~3_combout\ : std_logic;
SIGNAL \u8|Write~2_RESYN56_BDD57\ : std_logic;
SIGNAL \u8|Write~2_RESYN58_BDD59\ : std_logic;
SIGNAL \u8|Write~2_combout\ : std_logic;
SIGNAL \u8|Write~regout\ : std_logic;
SIGNAL \u8|Equal8~0_combout\ : std_logic;
SIGNAL \u8|IN_REQ~0_combout\ : std_logic;
SIGNAL \u8|IN_REQ~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN118_BDD119\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN66_BDD67\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]_OTERM29\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN214_BDD215\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]_OTERM43\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]_OTERM41\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN138_BDD139\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN140_BDD141\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]_OTERM37\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN142_BDD143\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]_OTERM39\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN116_BDD117\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM7\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM5\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM1\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]_OTERM17\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]_OTERM21\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]_OTERM23\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]_OTERM31\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u8|mWR~0_combout\ : std_logic;
SIGNAL \u8|mWR~regout\ : std_logic;
SIGNAL \TOTAL|arbiter|dGray~3_combout\ : std_logic;
SIGNAL \TOTAL|r2g|accumOut[5]~18_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|dGray~4_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector7~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector7~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector7~3_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector7~4_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector6~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector6~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector6~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector5~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector5~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector5~2_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector4~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector4~1_combout\ : std_logic;
SIGNAL \u3|rRed[8]~4_combout\ : std_logic;
SIGNAL \u3|rRed~22_combout\ : std_logic;
SIGNAL \u3|wData2_d2[8]~feeder_combout\ : std_logic;
SIGNAL \u3|rRed~23_combout\ : std_logic;
SIGNAL \u3|rRed~24_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector3~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector3~1_combout\ : std_logic;
SIGNAL \u3|rRed[9]~5_combout\ : std_logic;
SIGNAL \u3|rRed~25_combout\ : std_logic;
SIGNAL \u3|rRed~26_combout\ : std_logic;
SIGNAL \u3|rRed~27_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector2~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector2~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector1~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector1~1_combout\ : std_logic;
SIGNAL \u8|mDATAIN[0]~0_combout\ : std_logic;
SIGNAL \u8|command1|do_writea~0_combout\ : std_logic;
SIGNAL \u8|command1|do_writea~regout\ : std_logic;
SIGNAL \u8|command1|oe4~0_combout\ : std_logic;
SIGNAL \u8|command1|oe4~1_combout\ : std_logic;
SIGNAL \u8|command1|oe4~regout\ : std_logic;
SIGNAL \u8|mDATAIN[1]~1_combout\ : std_logic;
SIGNAL \u8|mDATAIN[2]~2_combout\ : std_logic;
SIGNAL \u8|mDATAIN[3]~3_combout\ : std_logic;
SIGNAL \u8|mDATAIN[4]~4_combout\ : std_logic;
SIGNAL \u8|mDATAIN[5]~5_combout\ : std_logic;
SIGNAL \u8|mDATAIN[6]~6_combout\ : std_logic;
SIGNAL \u8|mDATAIN[7]~7_combout\ : std_logic;
SIGNAL \u8|mDATAIN[8]~8_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector0~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector0~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|dGray~5_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|dGray~6_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector15~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector15~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector14~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector14~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector13~0_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|Selector13~1_combout\ : std_logic;
SIGNAL \TOTAL|arbiter|dGray~7_combout\ : std_logic;
SIGNAL \u8|mDATAIN[9]~9_combout\ : std_logic;
SIGNAL \u8|mDATAIN[10]~10_combout\ : std_logic;
SIGNAL \u8|mDATAIN[11]~11_combout\ : std_logic;
SIGNAL \u8|mDATAIN[12]~12_combout\ : std_logic;
SIGNAL \u8|mDATAIN[13]~13_combout\ : std_logic;
SIGNAL \u8|mDATAIN[14]~14_combout\ : std_logic;
SIGNAL \u8|mDATAIN[15]~15_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[0]~16_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[11]~39\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[12]~41\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[13]~42_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[13]~43\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[14]~44_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[12]~40_combout\ : std_logic;
SIGNAL \u11|u0|LessThan0~3_combout\ : std_logic;
SIGNAL \u11|u0|LessThan0~4_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[0]~17\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[1]~18_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[1]~19\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[2]~20_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[2]~21\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[3]~23\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[4]~24_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[4]~25\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[5]~27\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[6]~29\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[7]~30_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[7]~31\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[8]~33\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[9]~34_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[9]~35\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[10]~37\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK_DIV[11]~38_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK~0_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK~regout\ : std_logic;
SIGNAL \u11|u0|mST[0]~6_combout\ : std_logic;
SIGNAL \u11|u0|mST[1]~8_combout\ : std_logic;
SIGNAL \u11|u0|mST[2]~11\ : std_logic;
SIGNAL \u11|u0|mST[3]~12_combout\ : std_logic;
SIGNAL \u11|u0|mST[1]~16_combout\ : std_logic;
SIGNAL \u11|u0|Equal3~0_combout\ : std_logic;
SIGNAL \u11|u0|mST[3]~13\ : std_logic;
SIGNAL \u11|u0|mST[4]~14_combout\ : std_logic;
SIGNAL \u11|Selector3~0_combout\ : std_logic;
SIGNAL \u11|Add0~0_combout\ : std_logic;
SIGNAL \u11|lut_index[1]~feeder_combout\ : std_logic;
SIGNAL \u11|msetup_st~17_combout\ : std_logic;
SIGNAL \u11|msetup_st.0100~regout\ : std_logic;
SIGNAL \u11|lut_index[0]~1_combout\ : std_logic;
SIGNAL \u11|LessThan0~0_combout\ : std_logic;
SIGNAL \u11|lut_index[5]~0_combout\ : std_logic;
SIGNAL \u11|Add0~1\ : std_logic;
SIGNAL \u11|Add0~2_combout\ : std_logic;
SIGNAL \u11|Add0~3\ : std_logic;
SIGNAL \u11|Add0~5\ : std_logic;
SIGNAL \u11|Add0~7\ : std_logic;
SIGNAL \u11|Add0~8_combout\ : std_logic;
SIGNAL \u11|LessThan0~1_combout\ : std_logic;
SIGNAL \u11|msetup_st.0011~regout\ : std_logic;
SIGNAL \u11|Selector4~0_combout\ : std_logic;
SIGNAL \u11|Selector4~1_combout\ : std_logic;
SIGNAL \u11|m3wire_str~regout\ : std_logic;
SIGNAL \u11|u0|mST[0]~7\ : std_logic;
SIGNAL \u11|u0|mST[1]~9\ : std_logic;
SIGNAL \u11|u0|mST[2]~10_combout\ : std_logic;
SIGNAL \u11|u0|Equal2~1_combout\ : std_logic;
SIGNAL \u11|u0|mSCLK~0_combout\ : std_logic;
SIGNAL \u11|u0|Equal0~0_combout\ : std_logic;
SIGNAL \u11|u0|mSCLK~1_combout\ : std_logic;
SIGNAL \u11|u0|mSCLK~regout\ : std_logic;
SIGNAL \u11|u0|I2S_CLK~combout\ : std_logic;
SIGNAL \iCLK_50_2~combout\ : std_logic;
SIGNAL \u5|altpll_component|_clk0\ : std_logic;
SIGNAL \u5|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \u10|Add0~8_combout\ : std_logic;
SIGNAL \u10|Add0~12_combout\ : std_logic;
SIGNAL \u10|LessThan5~0_combout\ : std_logic;
SIGNAL \u10|LessThan5~1_combout\ : std_logic;
SIGNAL \u10|LessThan4~1_combout\ : std_logic;
SIGNAL \u10|LessThan4~2_combout\ : std_logic;
SIGNAL \u10|display_area~1_combout\ : std_logic;
SIGNAL \u10|read_blue[3]~0_combout\ : std_logic;
SIGNAL \u10|read_blue[2]~1_combout\ : std_logic;
SIGNAL \u10|read_blue[1]~2_combout\ : std_logic;
SIGNAL \u10|read_blue[0]~3_combout\ : std_logic;
SIGNAL \u10|mden~regout\ : std_logic;
SIGNAL \u10|oDEN~feeder_combout\ : std_logic;
SIGNAL \u10|oDEN~regout\ : std_logic;
SIGNAL \u10|mhd~0_combout\ : std_logic;
SIGNAL \u10|mhd~regout\ : std_logic;
SIGNAL \u10|oHD~feeder_combout\ : std_logic;
SIGNAL \u10|oHD~regout\ : std_logic;
SIGNAL \u10|Equal2~1_combout\ : std_logic;
SIGNAL \u10|mvd~regout\ : std_logic;
SIGNAL \u10|oVD~0_combout\ : std_logic;
SIGNAL \u10|oVD~regout\ : std_logic;
SIGNAL \u10|read_blue[4]~4_combout\ : std_logic;
SIGNAL \u10|read_blue[5]~5_combout\ : std_logic;
SIGNAL \u10|read_blue[6]~6_combout\ : std_logic;
SIGNAL \u10|read_green[0]~0_combout\ : std_logic;
SIGNAL \u10|read_green[2]~1_combout\ : std_logic;
SIGNAL \u10|read_green[3]~2_combout\ : std_logic;
SIGNAL \u10|read_green[4]~3_combout\ : std_logic;
SIGNAL \u10|read_green[5]~4_combout\ : std_logic;
SIGNAL \u10|read_green[6]~5_combout\ : std_logic;
SIGNAL \u10|read_green[7]~6_combout\ : std_logic;
SIGNAL \u10|read_red[0]~0_combout\ : std_logic;
SIGNAL \u10|read_red[1]~1_combout\ : std_logic;
SIGNAL \u10|read_red[2]~2_combout\ : std_logic;
SIGNAL \u10|read_red[3]~3_combout\ : std_logic;
SIGNAL \u10|read_red[4]~4_combout\ : std_logic;
SIGNAL \u10|read_red[5]~5_combout\ : std_logic;
SIGNAL \u10|read_red[6]~6_combout\ : std_logic;
SIGNAL \u10|read_red[7]~7_combout\ : std_logic;
SIGNAL \u11|u0|mI2S_CLK~clkctrl_outclk\ : std_logic;
SIGNAL \u11|u0|mSEN~0_combout\ : std_logic;
SIGNAL \u11|u0|mSEN~regout\ : std_logic;
SIGNAL \u11|m3wire_data[11]~feeder_combout\ : std_logic;
SIGNAL \u11|Add0~6_combout\ : std_logic;
SIGNAL \u11|m3wire_data[0]~1_combout\ : std_logic;
SIGNAL \u11|WideOr9~0_combout\ : std_logic;
SIGNAL \u11|u0|Mux0~2_combout\ : std_logic;
SIGNAL \u11|Add0~4_combout\ : std_logic;
SIGNAL \u11|WideOr10~0_combout\ : std_logic;
SIGNAL \u11|WideOr10~1_combout\ : std_logic;
SIGNAL \u11|u0|Mux0~3_combout\ : std_logic;
SIGNAL \u11|WideOr7~1_combout\ : std_logic;
SIGNAL \u11|WideOr7~2_combout\ : std_logic;
SIGNAL \u11|WideOr6~0_combout\ : std_logic;
SIGNAL \u11|u0|Mux0~5_combout\ : std_logic;
SIGNAL \u11|u0|Mux0~6_combout\ : std_logic;
SIGNAL \u11|WideOr13~1_combout\ : std_logic;
SIGNAL \u11|WideOr4~0_combout\ : std_logic;
SIGNAL \u11|WideOr13~2_combout\ : std_logic;
SIGNAL \u11|WideOr11~1_combout\ : std_logic;
SIGNAL \u11|u0|Mux0~0_combout\ : std_logic;
SIGNAL \u11|WideOr14~0_combout\ : std_logic;
SIGNAL \u11|WideOr14~1_combout\ : std_logic;
SIGNAL \u11|WideOr12~0_combout\ : std_logic;
SIGNAL \u11|WideOr12~1_combout\ : std_logic;
SIGNAL \u11|u0|Mux0~1_combout\ : std_logic;
SIGNAL \u11|Mux1~0_combout\ : std_logic;
SIGNAL \u11|Mux0~1_combout\ : std_logic;
SIGNAL \u11|WideOr15~1_combout\ : std_logic;
SIGNAL \u11|u0|Mux0~7_combout\ : std_logic;
SIGNAL \u11|u0|Mux0~8_combout\ : std_logic;
SIGNAL \u11|u0|Mux0~9_combout\ : std_logic;
SIGNAL \u11|u0|mST[1]~5_combout\ : std_logic;
SIGNAL \u11|u0|mSDATA~regout\ : std_logic;
SIGNAL \u11|u0|mSDATA~en_regout\ : std_logic;
SIGNAL \u11|u0|Equal2~0_combout\ : std_logic;
SIGNAL \u11|u0|mSDATA~1_combout\ : std_logic;
SIGNAL \u10|read_blue[7]~7_combout\ : std_logic;
SIGNAL \u10|read_green[1]~7_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[0]~16_combout\ : std_logic;
SIGNAL \u9|combo_cnt[0]~25_combout\ : std_logic;
SIGNAL \u9|iexposure_adj_delay[0]~feeder_combout\ : std_logic;
SIGNAL \u9|iexposure_adj_delay[2]~feeder_combout\ : std_logic;
SIGNAL \u9|iexposure_adj_delay[3]~feeder_combout\ : std_logic;
SIGNAL \u9|combo_cnt[0]~26\ : std_logic;
SIGNAL \u9|combo_cnt[1]~28\ : std_logic;
SIGNAL \u9|combo_cnt[2]~30\ : std_logic;
SIGNAL \u9|combo_cnt[3]~31_combout\ : std_logic;
SIGNAL \u9|combo_cnt[3]~32\ : std_logic;
SIGNAL \u9|combo_cnt[4]~34\ : std_logic;
SIGNAL \u9|combo_cnt[5]~35_combout\ : std_logic;
SIGNAL \u9|combo_cnt[5]~36\ : std_logic;
SIGNAL \u9|combo_cnt[6]~38\ : std_logic;
SIGNAL \u9|combo_cnt[7]~39_combout\ : std_logic;
SIGNAL \u9|combo_cnt[7]~40\ : std_logic;
SIGNAL \u9|combo_cnt[8]~42\ : std_logic;
SIGNAL \u9|combo_cnt[9]~43_combout\ : std_logic;
SIGNAL \u9|combo_cnt[9]~44\ : std_logic;
SIGNAL \u9|combo_cnt[10]~45_combout\ : std_logic;
SIGNAL \u9|combo_cnt[10]~46\ : std_logic;
SIGNAL \u9|combo_cnt[11]~47_combout\ : std_logic;
SIGNAL \u9|combo_cnt[11]~48\ : std_logic;
SIGNAL \u9|combo_cnt[12]~49_combout\ : std_logic;
SIGNAL \u9|combo_cnt[12]~50\ : std_logic;
SIGNAL \u9|combo_cnt[13]~51_combout\ : std_logic;
SIGNAL \u9|combo_cnt[13]~52\ : std_logic;
SIGNAL \u9|combo_cnt[14]~53_combout\ : std_logic;
SIGNAL \u9|combo_cnt[14]~54\ : std_logic;
SIGNAL \u9|combo_cnt[15]~56\ : std_logic;
SIGNAL \u9|combo_cnt[16]~57_combout\ : std_logic;
SIGNAL \u9|combo_cnt[16]~58\ : std_logic;
SIGNAL \u9|combo_cnt[17]~60\ : std_logic;
SIGNAL \u9|combo_cnt[18]~62\ : std_logic;
SIGNAL \u9|combo_cnt[19]~63_combout\ : std_logic;
SIGNAL \u9|combo_cnt[17]~59_combout\ : std_logic;
SIGNAL \u9|Equal4~5_combout\ : std_logic;
SIGNAL \u9|combo_cnt[19]~64\ : std_logic;
SIGNAL \u9|combo_cnt[20]~66\ : std_logic;
SIGNAL \u9|combo_cnt[21]~67_combout\ : std_logic;
SIGNAL \u9|combo_cnt[21]~68\ : std_logic;
SIGNAL \u9|combo_cnt[22]~70\ : std_logic;
SIGNAL \u9|combo_cnt[23]~71_combout\ : std_logic;
SIGNAL \u9|combo_cnt[20]~65_combout\ : std_logic;
SIGNAL \u9|Equal4~6_combout\ : std_logic;
SIGNAL \u9|combo_cnt[23]~72\ : std_logic;
SIGNAL \u9|combo_cnt[24]~73_combout\ : std_logic;
SIGNAL \u9|Equal4~7_combout\ : std_logic;
SIGNAL \u9|combo_cnt[4]~33_combout\ : std_logic;
SIGNAL \u9|Equal4~1_combout\ : std_logic;
SIGNAL \u9|combo_cnt[8]~41_combout\ : std_logic;
SIGNAL \u9|Equal4~2_combout\ : std_logic;
SIGNAL \u9|combo_cnt[1]~27_combout\ : std_logic;
SIGNAL \u9|Equal4~0_combout\ : std_logic;
SIGNAL \u9|Equal4~4_combout\ : std_logic;
SIGNAL \u9|i2c_reset~0_combout\ : std_logic;
SIGNAL \u9|i2c_reset~combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[10]~37\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[11]~38_combout\ : std_logic;
SIGNAL \u9|LessThan2~4_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[0]~17\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[1]~18_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[1]~19\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[2]~20_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[2]~21\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[3]~23\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[4]~24_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[4]~25\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[5]~27\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[6]~29\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[7]~30_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[7]~31\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[8]~33\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[9]~34_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[9]~35\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[10]~36_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[5]~26_combout\ : std_logic;
SIGNAL \u9|LessThan2~0_combout\ : std_logic;
SIGNAL \u9|mI2C_CLK_DIV[6]~28_combout\ : std_logic;
SIGNAL \u9|LessThan2~1_combout\ : std_logic;
SIGNAL \u9|LessThan2~2_combout\ : std_logic;
SIGNAL \u9|mI2C_CTRL_CLK~0_combout\ : std_logic;
SIGNAL \u9|mI2C_CTRL_CLK~feeder_combout\ : std_logic;
SIGNAL \u9|mI2C_CTRL_CLK~regout\ : std_logic;
SIGNAL \u9|mI2C_CTRL_CLK~clkctrl_outclk\ : std_logic;
SIGNAL \u9|u0|SD_COUNTER~2_combout\ : std_logic;
SIGNAL \u9|u0|SD_COUNTER~6_combout\ : std_logic;
SIGNAL \u9|u0|SD_COUNTER~4_combout\ : std_logic;
SIGNAL \u9|u0|LessThan2~0_combout\ : std_logic;
SIGNAL \u9|u0|LessThan2~1_combout\ : std_logic;
SIGNAL \u9|u0|SD_COUNTER[2]~1_combout\ : std_logic;
SIGNAL \u9|u0|Selector0~1_combout\ : std_logic;
SIGNAL \u9|u0|END~0_combout\ : std_logic;
SIGNAL \u9|u0|END~regout\ : std_logic;
SIGNAL \u9|Selector1~0_combout\ : std_logic;
SIGNAL \u9|LUT_INDEX[0]~7_combout\ : std_logic;
SIGNAL \u9|LUT_INDEX[2]~3_combout\ : std_logic;
SIGNAL \u9|LessThan3~1_combout\ : std_logic;
SIGNAL \u9|LUT_INDEX[2]~6_combout\ : std_logic;
SIGNAL \u9|LUT_INDEX[4]~5_combout\ : std_logic;
SIGNAL \u9|LUT_INDEX[5]~2_combout\ : std_logic;
SIGNAL \u9|Add4~1_combout\ : std_logic;
SIGNAL \u9|Mux1~0_combout\ : std_logic;
SIGNAL \u9|LessThan3~0_combout\ : std_logic;
SIGNAL \u9|mSetup_ST.0000~regout\ : std_logic;
SIGNAL \u9|Selector2~0_combout\ : std_logic;
SIGNAL \u9|mSetup_ST.0001~regout\ : std_logic;
SIGNAL \u9|mSetup_ST~12_combout\ : std_logic;
SIGNAL \u9|mSetup_ST.0010~regout\ : std_logic;
SIGNAL \u9|Selector0~0_combout\ : std_logic;
SIGNAL \u9|mI2C_GO~regout\ : std_logic;
SIGNAL \u9|u0|SD_COUNTER~0_combout\ : std_logic;
SIGNAL \u9|u0|Add0~1\ : std_logic;
SIGNAL \u9|u0|Add0~2_combout\ : std_logic;
SIGNAL \u9|u0|SD_COUNTER~7_combout\ : std_logic;
SIGNAL \u9|u0|Add0~3\ : std_logic;
SIGNAL \u9|u0|Add0~5\ : std_logic;
SIGNAL \u9|u0|Add0~7\ : std_logic;
SIGNAL \u9|u0|Add0~9\ : std_logic;
SIGNAL \u9|u0|Add0~11\ : std_logic;
SIGNAL \u9|u0|Add0~12_combout\ : std_logic;
SIGNAL \u9|u0|SD_COUNTER~5_combout\ : std_logic;
SIGNAL \u9|u0|Add0~6_combout\ : std_logic;
SIGNAL \u9|u0|SD_COUNTER~3_combout\ : std_logic;
SIGNAL \u9|Add4~0_combout\ : std_logic;
SIGNAL \u9|LUT_INDEX[3]~4_combout\ : std_logic;
SIGNAL \u9|Mux21~0_combout\ : std_logic;
SIGNAL \u9|Mux17~0_combout\ : std_logic;
SIGNAL \u9|Mux21~1_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[1]~15_combout\ : std_logic;
SIGNAL \iSW[0]~_wirecell_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[2]~18\ : std_logic;
SIGNAL \u9|senosr_exposure[3]~19_combout\ : std_logic;
SIGNAL \u9|always1~2_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[3]~20\ : std_logic;
SIGNAL \u9|senosr_exposure[4]~22\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~24\ : std_logic;
SIGNAL \u9|senosr_exposure[6]~25_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[6]~26\ : std_logic;
SIGNAL \u9|senosr_exposure[7]~27_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[7]~28\ : std_logic;
SIGNAL \u9|senosr_exposure[8]~30\ : std_logic;
SIGNAL \u9|senosr_exposure[9]~32\ : std_logic;
SIGNAL \u9|senosr_exposure[10]~34\ : std_logic;
SIGNAL \u9|senosr_exposure[11]~44_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[11]~45\ : std_logic;
SIGNAL \u9|senosr_exposure[12]~46_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~41_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~23_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[12]~47\ : std_logic;
SIGNAL \u9|senosr_exposure[13]~48_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[13]~49\ : std_logic;
SIGNAL \u9|senosr_exposure[14]~50_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~42_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~36_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~37_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[4]~21_combout\ : std_logic;
SIGNAL \u9|always1~0_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~38_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[5]~43_combout\ : std_logic;
SIGNAL \u9|senosr_exposure[1]~16\ : std_logic;
SIGNAL \u9|senosr_exposure[2]~17_combout\ : std_logic;
SIGNAL \u9|Mux21~2_combout\ : std_logic;
SIGNAL \u9|mI2C_DATA[23]~1_combout\ : std_logic;
SIGNAL \u9|u0|SD[23]~2_combout\ : std_logic;
SIGNAL \u9|Mux20~0_combout\ : std_logic;
SIGNAL \u9|Mux20~1_combout\ : std_logic;
SIGNAL \u9|Mux18~2_combout\ : std_logic;
SIGNAL \u9|Mux18~0_combout\ : std_logic;
SIGNAL \u9|Mux18~3_combout\ : std_logic;
SIGNAL \u9|Mux14~2_combout\ : std_logic;
SIGNAL \u9|Mux11~2_combout\ : std_logic;
SIGNAL \u9|Mux19~3_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~11_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~12_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~13_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~14_combout\ : std_logic;
SIGNAL \u9|Mux3~0_combout\ : std_logic;
SIGNAL \u9|u0|SD[20]~feeder_combout\ : std_logic;
SIGNAL \u9|Mux1~1_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~16_combout\ : std_logic;
SIGNAL \u9|Mux2~1_combout\ : std_logic;
SIGNAL \u9|u0|SD[21]~feeder_combout\ : std_logic;
SIGNAL \u9|Mux0~0_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~15_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~17_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~18_combout\ : std_logic;
SIGNAL \u9|u0|Mux0~19_combout\ : std_logic;
SIGNAL \u9|u0|SDO~0_combout\ : std_logic;
SIGNAL \u9|u0|SDO~regout\ : std_logic;
SIGNAL \u9|u0|SCLK~0_combout\ : std_logic;
SIGNAL \u9|u0|SCLK~2_combout\ : std_logic;
SIGNAL \u9|u0|SCLK~regout\ : std_logic;
SIGNAL \u9|u0|I2C_SCLK~0_combout\ : std_logic;
SIGNAL \u9|u0|I2C_SCLK~1_combout\ : std_logic;
SIGNAL \iCLK_50~combout\ : std_logic;
SIGNAL \rClk[0]~0_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[1]~32_combout\ : std_logic;
SIGNAL \u2|always2~0_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[1]~33\ : std_logic;
SIGNAL \u2|Frame_Cont[2]~34_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[2]~35\ : std_logic;
SIGNAL \u2|Frame_Cont[3]~36_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[0]~31_combout\ : std_logic;
SIGNAL \u4|u0|WideOr6~0_combout\ : std_logic;
SIGNAL \u4|u0|WideOr5~0_combout\ : std_logic;
SIGNAL \u4|u0|WideOr4~0_combout\ : std_logic;
SIGNAL \u4|u0|WideOr3~0_combout\ : std_logic;
SIGNAL \u4|u0|WideOr2~0_combout\ : std_logic;
SIGNAL \u4|u0|WideOr1~0_combout\ : std_logic;
SIGNAL \u4|u0|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[3]~37\ : std_logic;
SIGNAL \u2|Frame_Cont[4]~38_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[4]~39\ : std_logic;
SIGNAL \u2|Frame_Cont[5]~40_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[5]~41\ : std_logic;
SIGNAL \u2|Frame_Cont[6]~43\ : std_logic;
SIGNAL \u2|Frame_Cont[7]~44_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[6]~42_combout\ : std_logic;
SIGNAL \u4|u1|WideOr6~0_combout\ : std_logic;
SIGNAL \u4|u1|WideOr5~0_combout\ : std_logic;
SIGNAL \u4|u1|WideOr4~0_combout\ : std_logic;
SIGNAL \u4|u1|WideOr3~0_combout\ : std_logic;
SIGNAL \u4|u1|WideOr2~0_combout\ : std_logic;
SIGNAL \u4|u1|WideOr1~0_combout\ : std_logic;
SIGNAL \u4|u1|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[7]~45\ : std_logic;
SIGNAL \u2|Frame_Cont[8]~47\ : std_logic;
SIGNAL \u2|Frame_Cont[9]~48_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[9]~49\ : std_logic;
SIGNAL \u2|Frame_Cont[10]~50_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[8]~46_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[10]~51\ : std_logic;
SIGNAL \u2|Frame_Cont[11]~52_combout\ : std_logic;
SIGNAL \u4|u2|WideOr6~0_combout\ : std_logic;
SIGNAL \u4|u2|WideOr5~0_combout\ : std_logic;
SIGNAL \u4|u2|WideOr4~0_combout\ : std_logic;
SIGNAL \u4|u2|WideOr3~0_combout\ : std_logic;
SIGNAL \u4|u2|WideOr2~0_combout\ : std_logic;
SIGNAL \u4|u2|WideOr1~0_combout\ : std_logic;
SIGNAL \u4|u2|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[11]~53\ : std_logic;
SIGNAL \u2|Frame_Cont[12]~55\ : std_logic;
SIGNAL \u2|Frame_Cont[13]~56_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[13]~57\ : std_logic;
SIGNAL \u2|Frame_Cont[14]~58_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[14]~59\ : std_logic;
SIGNAL \u2|Frame_Cont[15]~60_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[12]~54_combout\ : std_logic;
SIGNAL \u4|u3|WideOr6~0_combout\ : std_logic;
SIGNAL \u4|u3|WideOr5~0_combout\ : std_logic;
SIGNAL \u4|u3|WideOr4~0_combout\ : std_logic;
SIGNAL \u4|u3|WideOr3~0_combout\ : std_logic;
SIGNAL \u4|u3|WideOr2~0_combout\ : std_logic;
SIGNAL \u4|u3|WideOr1~0_combout\ : std_logic;
SIGNAL \u4|u3|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[15]~61\ : std_logic;
SIGNAL \u2|Frame_Cont[16]~62_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[16]~63\ : std_logic;
SIGNAL \u2|Frame_Cont[17]~64_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[17]~65\ : std_logic;
SIGNAL \u2|Frame_Cont[18]~66_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[18]~67\ : std_logic;
SIGNAL \u2|Frame_Cont[19]~68_combout\ : std_logic;
SIGNAL \u4|u4|WideOr6~0_combout\ : std_logic;
SIGNAL \u4|u4|WideOr5~0_combout\ : std_logic;
SIGNAL \u4|u4|WideOr4~0_combout\ : std_logic;
SIGNAL \u4|u4|WideOr3~0_combout\ : std_logic;
SIGNAL \u4|u4|WideOr2~0_combout\ : std_logic;
SIGNAL \u4|u4|WideOr1~0_combout\ : std_logic;
SIGNAL \u4|u4|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[19]~69\ : std_logic;
SIGNAL \u2|Frame_Cont[20]~70_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[20]~71\ : std_logic;
SIGNAL \u2|Frame_Cont[21]~73\ : std_logic;
SIGNAL \u2|Frame_Cont[22]~74_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[22]~75\ : std_logic;
SIGNAL \u2|Frame_Cont[23]~76_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[21]~72_combout\ : std_logic;
SIGNAL \u4|u5|WideOr6~0_combout\ : std_logic;
SIGNAL \u4|u5|WideOr5~0_combout\ : std_logic;
SIGNAL \u4|u5|WideOr4~0_combout\ : std_logic;
SIGNAL \u4|u5|WideOr3~0_combout\ : std_logic;
SIGNAL \u4|u5|WideOr2~0_combout\ : std_logic;
SIGNAL \u4|u5|WideOr1~0_combout\ : std_logic;
SIGNAL \u4|u5|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[23]~77\ : std_logic;
SIGNAL \u2|Frame_Cont[24]~79\ : std_logic;
SIGNAL \u2|Frame_Cont[25]~80_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[25]~81\ : std_logic;
SIGNAL \u2|Frame_Cont[26]~82_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[24]~78_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[26]~83\ : std_logic;
SIGNAL \u2|Frame_Cont[27]~84_combout\ : std_logic;
SIGNAL \u4|u6|WideOr6~0_combout\ : std_logic;
SIGNAL \u4|u6|WideOr5~0_combout\ : std_logic;
SIGNAL \u4|u6|WideOr4~0_combout\ : std_logic;
SIGNAL \u4|u6|WideOr3~0_combout\ : std_logic;
SIGNAL \u4|u6|WideOr2~0_combout\ : std_logic;
SIGNAL \u4|u6|WideOr1~0_combout\ : std_logic;
SIGNAL \u4|u6|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[27]~85\ : std_logic;
SIGNAL \u2|Frame_Cont[28]~87\ : std_logic;
SIGNAL \u2|Frame_Cont[29]~88_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[29]~89\ : std_logic;
SIGNAL \u2|Frame_Cont[30]~90_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[30]~91\ : std_logic;
SIGNAL \u2|Frame_Cont[31]~92_combout\ : std_logic;
SIGNAL \u2|Frame_Cont[28]~86_combout\ : std_logic;
SIGNAL \u4|u7|WideOr6~0_combout\ : std_logic;
SIGNAL \u4|u7|WideOr5~0_combout\ : std_logic;
SIGNAL \u4|u7|WideOr4~0_combout\ : std_logic;
SIGNAL \u4|u7|WideOr3~0_combout\ : std_logic;
SIGNAL \u4|u7|WideOr2~0_combout\ : std_logic;
SIGNAL \u4|u7|WideOr1~0_combout\ : std_logic;
SIGNAL \u4|u7|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|Y_Cont[6]~29_combout\ : std_logic;
SIGNAL \iUART_RXD~combout\ : std_logic;
SIGNAL \u7|SA~0_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[9]~22\ : std_logic;
SIGNAL \u7|rRD1_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[19]~20_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[10]~24\ : std_logic;
SIGNAL \u7|rRD1_ADDR[11]~26\ : std_logic;
SIGNAL \u7|rRD1_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[12]~28\ : std_logic;
SIGNAL \u7|rRD1_ADDR[13]~30\ : std_logic;
SIGNAL \u7|rRD1_ADDR[14]~32\ : std_logic;
SIGNAL \u7|rRD1_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[15]~34\ : std_logic;
SIGNAL \u7|rRD1_ADDR[16]~36\ : std_logic;
SIGNAL \u7|rRD1_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[17]~38\ : std_logic;
SIGNAL \u7|rRD1_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[18]~40\ : std_logic;
SIGNAL \u7|rRD1_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[19]~42\ : std_logic;
SIGNAL \u7|rRD1_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[20]~44\ : std_logic;
SIGNAL \u7|rRD1_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[21]~46\ : std_logic;
SIGNAL \u7|rRD1_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[19]~18_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[19]~19_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[8]~16\ : std_logic;
SIGNAL \u7|rRD1_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[9]~22\ : std_logic;
SIGNAL \u7|rWR1_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[19]~20_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[10]~24\ : std_logic;
SIGNAL \u7|rWR1_ADDR[11]~26\ : std_logic;
SIGNAL \u7|rWR1_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u7|LessThan1~1_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[12]~28\ : std_logic;
SIGNAL \u7|rWR1_ADDR[13]~30\ : std_logic;
SIGNAL \u7|rWR1_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[14]~32\ : std_logic;
SIGNAL \u7|rWR1_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[15]~34\ : std_logic;
SIGNAL \u7|rWR1_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u7|LessThan1~0_combout\ : std_logic;
SIGNAL \u7|LessThan1~2_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[16]~36\ : std_logic;
SIGNAL \u7|rWR1_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[17]~38\ : std_logic;
SIGNAL \u7|rWR1_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[19]~19_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[8]~16\ : std_logic;
SIGNAL \u7|rWR1_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[9]~22\ : std_logic;
SIGNAL \u7|rRD2_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[19]~20_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[10]~24\ : std_logic;
SIGNAL \u7|rRD2_ADDR[11]~26\ : std_logic;
SIGNAL \u7|rRD2_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[12]~28\ : std_logic;
SIGNAL \u7|rRD2_ADDR[13]~30\ : std_logic;
SIGNAL \u7|rRD2_ADDR[14]~32\ : std_logic;
SIGNAL \u7|rRD2_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[15]~34\ : std_logic;
SIGNAL \u7|rRD2_ADDR[16]~36\ : std_logic;
SIGNAL \u7|rRD2_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[17]~38\ : std_logic;
SIGNAL \u7|rRD2_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u7|LessThan4~0_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u7|LessThan4~1_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u7|LessThan4~2_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[19]~19_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[8]~16\ : std_logic;
SIGNAL \u7|rRD2_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN152_BDD153\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN154_BDD155\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN158_BDD159\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN70_BDD71\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~8_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN220_BDD221\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~0_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~6_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ : std_logic;
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \u7|mADDR[9]~16_combout\ : std_logic;
SIGNAL \u7|mADDR[9]~1_combout\ : std_logic;
SIGNAL \u7|RD_MASK[1]~2_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[9]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~1_combout\ : std_logic;
SIGNAL \u7|SA~1_combout\ : std_logic;
SIGNAL \u7|mADDR[10]~17_combout\ : std_logic;
SIGNAL \u7|mADDR[10]~2_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[10]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~2_combout\ : std_logic;
SIGNAL \u7|SA~2_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u7|mADDR[11]~18_combout\ : std_logic;
SIGNAL \u7|mADDR[11]~3_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[11]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~3_combout\ : std_logic;
SIGNAL \u7|SA~3_combout\ : std_logic;
SIGNAL \u7|mADDR[12]~4_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[12]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~4_combout\ : std_logic;
SIGNAL \u7|SA~4_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u7|mADDR[13]~20_combout\ : std_logic;
SIGNAL \u7|mADDR[13]~5_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[13]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~5_combout\ : std_logic;
SIGNAL \u7|SA~5_combout\ : std_logic;
SIGNAL \u7|mADDR[14]~21_combout\ : std_logic;
SIGNAL \u7|mADDR[14]~6_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[14]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~6_combout\ : std_logic;
SIGNAL \u7|SA~6_combout\ : std_logic;
SIGNAL \u7|mADDR[15]~7_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[15]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~7_combout\ : std_logic;
SIGNAL \u7|SA~7_combout\ : std_logic;
SIGNAL \u7|rRD1_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u7|mADDR[16]~8_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[16]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|SA~8_combout\ : std_logic;
SIGNAL \u7|SA~8_combout\ : std_logic;
SIGNAL \u7|SA~9_combout\ : std_logic;
SIGNAL \u7|command1|always0~2_combout\ : std_logic;
SIGNAL \u7|command1|do_precharge~regout\ : std_logic;
SIGNAL \u7|command1|always4~0_combout\ : std_logic;
SIGNAL \u7|command1|rw_shift~0_combout\ : std_logic;
SIGNAL \u7|command1|do_rw~0_combout\ : std_logic;
SIGNAL \u7|command1|do_rw~regout\ : std_logic;
SIGNAL \u7|command1|SA~10_combout\ : std_logic;
SIGNAL \u7|SA~10_combout\ : std_logic;
SIGNAL \u7|SA~11_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[8]~16\ : std_logic;
SIGNAL \u8|rRD2_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u8|mRD_DONE~0_combout\ : std_logic;
SIGNAL \u8|mRD_DONE~regout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[18]~20_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[9]~22\ : std_logic;
SIGNAL \u8|rRD2_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[10]~24\ : std_logic;
SIGNAL \u8|rRD2_ADDR[11]~26\ : std_logic;
SIGNAL \u8|rRD2_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[12]~28\ : std_logic;
SIGNAL \u8|rRD2_ADDR[13]~30\ : std_logic;
SIGNAL \u8|rRD2_ADDR[14]~32\ : std_logic;
SIGNAL \u8|rRD2_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[15]~34\ : std_logic;
SIGNAL \u8|rRD2_ADDR[16]~36\ : std_logic;
SIGNAL \u8|rRD2_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[17]~38\ : std_logic;
SIGNAL \u8|rRD2_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[18]~40\ : std_logic;
SIGNAL \u8|rRD2_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[19]~42\ : std_logic;
SIGNAL \u8|rRD2_ADDR[20]~44\ : std_logic;
SIGNAL \u8|rRD2_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[18]~17_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[18]~18_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[18]~19_combout\ : std_logic;
SIGNAL \u8|mADDR[8]~15_combout\ : std_logic;
SIGNAL \u8|mADDR[8]~0_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[8]~16\ : std_logic;
SIGNAL \u8|rWR1_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u8|mWR_DONE~0_combout\ : std_logic;
SIGNAL \u8|mWR_DONE~regout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[13]~20_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[9]~22\ : std_logic;
SIGNAL \u8|rWR1_ADDR[10]~24\ : std_logic;
SIGNAL \u8|rWR1_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[11]~26\ : std_logic;
SIGNAL \u8|rWR1_ADDR[12]~28\ : std_logic;
SIGNAL \u8|rWR1_ADDR[13]~30\ : std_logic;
SIGNAL \u8|rWR1_ADDR[14]~31_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[14]~32\ : std_logic;
SIGNAL \u8|rWR1_ADDR[15]~34\ : std_logic;
SIGNAL \u8|rWR1_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[16]~36\ : std_logic;
SIGNAL \u8|rWR1_ADDR[17]~38\ : std_logic;
SIGNAL \u8|rWR1_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[18]~40\ : std_logic;
SIGNAL \u8|rWR1_ADDR[19]~42\ : std_logic;
SIGNAL \u8|rWR1_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[20]~44\ : std_logic;
SIGNAL \u8|rWR1_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[13]~17_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[21]~46\ : std_logic;
SIGNAL \u8|rWR1_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[13]~18_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u8|LessThan1~1_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u8|LessThan1~0_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u8|LessThan1~2_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[13]~19_combout\ : std_logic;
SIGNAL \u8|mRD~3_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[8]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|SA~0_combout\ : std_logic;
SIGNAL \u8|SA~0_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[8]~15_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[9]~22\ : std_logic;
SIGNAL \u8|rRD1_ADDR[10]~23_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[18]~20_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[10]~24\ : std_logic;
SIGNAL \u8|rRD1_ADDR[11]~26\ : std_logic;
SIGNAL \u8|rRD1_ADDR[12]~27_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[12]~28\ : std_logic;
SIGNAL \u8|rRD1_ADDR[13]~30\ : std_logic;
SIGNAL \u8|rRD1_ADDR[14]~32\ : std_logic;
SIGNAL \u8|rRD1_ADDR[15]~33_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[15]~34\ : std_logic;
SIGNAL \u8|rRD1_ADDR[16]~36\ : std_logic;
SIGNAL \u8|rRD1_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[17]~38\ : std_logic;
SIGNAL \u8|rRD1_ADDR[18]~40\ : std_logic;
SIGNAL \u8|rRD1_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[19]~42\ : std_logic;
SIGNAL \u8|rRD1_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[20]~44\ : std_logic;
SIGNAL \u8|rRD1_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[21]~46\ : std_logic;
SIGNAL \u8|rRD1_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[18]~18_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u8|LessThan3~1_combout\ : std_logic;
SIGNAL \u8|LessThan3~2_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[18]~19_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[8]~16\ : std_logic;
SIGNAL \u8|rRD1_ADDR[9]~21_combout\ : std_logic;
SIGNAL \u8|mADDR[9]~1_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[9]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|SA~1_combout\ : std_logic;
SIGNAL \u8|SA~1_combout\ : std_logic;
SIGNAL \u8|mADDR[10]~2_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[10]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|SA~2_combout\ : std_logic;
SIGNAL \u8|SA~2_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[11]~25_combout\ : std_logic;
SIGNAL \u8|mADDR[11]~3_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[11]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|SA~3_combout\ : std_logic;
SIGNAL \u8|SA~3_combout\ : std_logic;
SIGNAL \u8|mADDR[12]~4_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[12]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|SA~4_combout\ : std_logic;
SIGNAL \u8|SA~4_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u8|mADDR[13]~20_combout\ : std_logic;
SIGNAL \u8|mADDR[13]~5_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[13]~29_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[13]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|SA~5_combout\ : std_logic;
SIGNAL \u8|SA~5_combout\ : std_logic;
SIGNAL \u8|command1|SA~6_combout\ : std_logic;
SIGNAL \u8|SA~6_combout\ : std_logic;
SIGNAL \u8|mADDR[15]~7_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[15]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|SA~7_combout\ : std_logic;
SIGNAL \u8|SA~7_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[16]~35_combout\ : std_logic;
SIGNAL \u8|mADDR[16]~23_combout\ : std_logic;
SIGNAL \u8|mADDR[16]~8_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[16]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|SA~8_combout\ : std_logic;
SIGNAL \u8|SA~8_combout\ : std_logic;
SIGNAL \u8|mADDR[17]~24_combout\ : std_logic;
SIGNAL \u8|mADDR[17]~9_combout\ : std_logic;
SIGNAL \u8|rWR1_ADDR[17]~37_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[17]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|SA~9_combout\ : std_logic;
SIGNAL \u8|SA~9_combout\ : std_logic;
SIGNAL \u8|rRD1_ADDR[18]~39_combout\ : std_logic;
SIGNAL \u8|mADDR[18]~10_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[18]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|always4~0_combout\ : std_logic;
SIGNAL \u8|command1|rw_shift[1]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|rw_shift~0_combout\ : std_logic;
SIGNAL \u8|command1|do_rw~0_combout\ : std_logic;
SIGNAL \u8|command1|do_rw~regout\ : std_logic;
SIGNAL \u8|command1|SA~10_combout\ : std_logic;
SIGNAL \u8|SA~10_combout\ : std_logic;
SIGNAL \u8|mADDR[19]~26_combout\ : std_logic;
SIGNAL \u8|mADDR[19]~11_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[19]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|SA~11_combout\ : std_logic;
SIGNAL \u8|SA~11_combout\ : std_logic;
SIGNAL \u7|Read~0_combout\ : std_logic;
SIGNAL \u7|Read~1_combout\ : std_logic;
SIGNAL \u7|Read~regout\ : std_logic;
SIGNAL \u7|LessThan0~0_combout\ : std_logic;
SIGNAL \u7|DQM~0_combout\ : std_logic;
SIGNAL \u8|DQM~0_combout\ : std_logic;
SIGNAL \u7|command1|always0~4_combout\ : std_logic;
SIGNAL \u7|command1|do_refresh~regout\ : std_logic;
SIGNAL \u7|command1|WE_N~0_combout\ : std_logic;
SIGNAL \u7|command1|WE_N~1_combout\ : std_logic;
SIGNAL \u7|command1|WE_N~regout\ : std_logic;
SIGNAL \u7|WE_N~0_combout\ : std_logic;
SIGNAL \u7|WE_N~regout\ : std_logic;
SIGNAL \u8|command1|WE_N~0_combout\ : std_logic;
SIGNAL \u8|command1|CS_N~1_combout\ : std_logic;
SIGNAL \u8|command1|rw_flag~1_combout\ : std_logic;
SIGNAL \u8|command1|rw_flag~regout\ : std_logic;
SIGNAL \u8|command1|WE_N~1_combout\ : std_logic;
SIGNAL \u8|command1|WE_N~regout\ : std_logic;
SIGNAL \u8|WE_N~0_combout\ : std_logic;
SIGNAL \u8|WE_N~regout\ : std_logic;
SIGNAL \u7|command1|CAS_N~0_combout\ : std_logic;
SIGNAL \u7|command1|CAS_N~regout\ : std_logic;
SIGNAL \u7|CAS_N~0_combout\ : std_logic;
SIGNAL \u7|CAS_N~regout\ : std_logic;
SIGNAL \u8|CAS_N~0_combout\ : std_logic;
SIGNAL \u8|CAS_N~regout\ : std_logic;
SIGNAL \u7|RAS_N~0_combout\ : std_logic;
SIGNAL \u7|RAS_N~regout\ : std_logic;
SIGNAL \u8|command1|RAS_N~0_combout\ : std_logic;
SIGNAL \u8|command1|RAS_N~1_combout\ : std_logic;
SIGNAL \u8|command1|RAS_N~regout\ : std_logic;
SIGNAL \u8|RAS_N~0_combout\ : std_logic;
SIGNAL \u8|RAS_N~regout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[18]~40\ : std_logic;
SIGNAL \u7|rRD2_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[19]~42\ : std_logic;
SIGNAL \u7|rRD2_ADDR[20]~44\ : std_logic;
SIGNAL \u7|rRD2_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[21]~46\ : std_logic;
SIGNAL \u7|rRD2_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u7|mADDR[22]~27_combout\ : std_logic;
SIGNAL \u7|mADDR[22]~12_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[18]~40\ : std_logic;
SIGNAL \u7|rWR1_ADDR[19]~41_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[19]~42\ : std_logic;
SIGNAL \u7|rWR1_ADDR[20]~44\ : std_logic;
SIGNAL \u7|rWR1_ADDR[21]~45_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[21]~46\ : std_logic;
SIGNAL \u7|rWR1_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u7|command1|CS_N~0_combout\ : std_logic;
SIGNAL \u7|CS_N[0]~feeder_combout\ : std_logic;
SIGNAL \u8|rRD2_ADDR[21]~46\ : std_logic;
SIGNAL \u8|rRD2_ADDR[22]~47_combout\ : std_logic;
SIGNAL \u8|mADDR[22]~27_combout\ : std_logic;
SIGNAL \u8|mADDR[22]~12_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[22]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|CS_N~0_combout\ : std_logic;
SIGNAL \u8|CS_N[0]~feeder_combout\ : std_logic;
SIGNAL \u7|rRD2_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u7|rWR1_ADDR[20]~43_combout\ : std_logic;
SIGNAL \u7|mADDR[20]~28_combout\ : std_logic;
SIGNAL \u7|mADDR[20]~13_combout\ : std_logic;
SIGNAL \u7|command1|BA~0_combout\ : std_logic;
SIGNAL \u7|mADDR[21]~29_combout\ : std_logic;
SIGNAL \u7|mADDR[21]~14_combout\ : std_logic;
SIGNAL \u7|control1|SADDR[21]~feeder_combout\ : std_logic;
SIGNAL \u7|command1|BA~1_combout\ : std_logic;
SIGNAL \u7|BA[1]~feeder_combout\ : std_logic;
SIGNAL \u8|mADDR[20]~28_combout\ : std_logic;
SIGNAL \u8|mADDR[20]~13_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[20]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|BA~0_combout\ : std_logic;
SIGNAL \u8|BA[0]~feeder_combout\ : std_logic;
SIGNAL \u8|mADDR[21]~14_combout\ : std_logic;
SIGNAL \u8|control1|SADDR[21]~feeder_combout\ : std_logic;
SIGNAL \u8|command1|BA~1_combout\ : std_logic;
SIGNAL \u8|BA[1]~feeder_combout\ : std_logic;
SIGNAL \u6|altpll_component|_clk1\ : std_logic;
SIGNAL \u6|altpll_component|_clk1~clkctrl_outclk\ : std_logic;
SIGNAL \u6|altpll_component|_clk2\ : std_logic;
SIGNAL \u6|altpll_component|_clk2~clkctrl_outclk\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|mADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u2|Y_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u3|wData1_d1\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \TOTAL|r2g|rBlue\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|rRD1_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|CS_N\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|command1|rp_shift\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \TOTAL|T1|ReadCumHistDataR\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \TOTAL|T1|c1|oDataOutCumH\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \TOTAL|m_thresher|delta\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u10|oLCD_B\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u9|combo_cnt\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u9|u0|SD\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \TOTAL|cumh_display|oPixel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u8|rWR1_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u3|rRed\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \TOTAL|r2g|accumOut\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \TOTAL|arbiter|disp_R\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u7|mADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|control1|SADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|command1|CS_N\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \TOTAL|T1|rThresh\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|tmp\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \TOTAL|T1|c1|oAddrInHist\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \iKEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u8|command1|rp_shift\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|DQM\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u8|control1|SADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u8|command1|CS_N\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u2|Frame_Cont\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u3|wData2_d1\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u3|wData0_d1\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \TOTAL|r2g|rRed\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \TOTAL|r2g|oX_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \TOTAL|arbiter|fValCount\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|arbiter|dGray\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u7|rWR1_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|RD_MASK\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|BA\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|control1|init_timer\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|command1|SA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \TOTAL|T1|hGrayR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist1RDataR\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \TOTAL|T1|c1|oThresh25\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|c1|oAddrOutCumH\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|histo_display|oPixel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|thresher|oPixel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|m_thresher|s_step\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u10|x_cnt\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u10|oLCD_R\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u11|lut_index\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u9|mI2C_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL rCCD_DATA : std_logic_vector(11 DOWNTO 0);
SIGNAL \iSW~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|ram_rtl_0_bypass\ : std_logic_vector(0 TO 36);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|command1|BA\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u8|command1|SA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u8|command1|rw_shift\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u8|command1|command_delay\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|BA\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u8|rRD1_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u8|CMD\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u8|mDATAOUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u8|control1|timer\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|X_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u3|wData2_d2\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u3|wData0_d2\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u3|rBlue\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \TOTAL|r2g|rX_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \TOTAL|r2g|oY_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u1|Cont\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \TOTAL|arbiter|rSelect\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \TOTAL|arbiter|disp_B\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u7|mDATAOUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|SA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u7|CMD\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|control1|timer\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|command1|command_delay\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|Hist2RDataR\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|ClearCount\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|c1|oThresh50\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|c1|oAddrOutHist\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|histo_display|rMaxValue\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \TOTAL|m_thresher|s_thresh\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u10|y_cnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u11|m3wire_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u11|u0|mI2S_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u9|mI2C_DATA\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u9|LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|ST\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|rGreen\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \TOTAL|r2g|rY_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL rClk : std_logic_vector(1 DOWNTO 0);
SIGNAL \TOTAL|arbiter|disp_G\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u7|ST\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|command1|BA\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \TOTAL|T1|rReadGray\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|h1|GrayD\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|c1|oThresh75\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \TOTAL|T1|c1|max_value\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \TOTAL|m_thresher|thresh\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u11|u0|mST\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u9|senosr_exposure\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \TOTAL|thresher_delayed|oPixel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|CS_N\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u8|rRD2_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u8|RD_MASK\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u8|SA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u2|mCCD_DATA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u3|wData1_d2\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \TOTAL|r2g|rGreen\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|rRD2_ADDR\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u7|DQM\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u7|command1|rw_shift\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \TOTAL|T1|c1|oDataOutHist\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \TOTAL|histo_display|Normalize\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \TOTAL|m_thresher|oPixel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u10|oLCD_G\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u9|iexposure_adj_delay\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u9|u0|SD_COUNTER\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \TOTAL|T1|c1|ALT_INV_state.0000~regout\ : std_logic;
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u8|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u11|ALT_INV_lut_index\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u11|ALT_INV_m3wire_str~regout\ : std_logic;
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ : std_logic;
SIGNAL \u9|u0|ALT_INV_SDO~regout\ : std_logic;
SIGNAL \u1|ALT_INV_oRST_1~regout\ : std_logic;
SIGNAL \u11|u0|ALT_INV_mSEN~regout\ : std_logic;
SIGNAL \u2|ALT_INV_mCCD_FVAL~regout\ : std_logic;
SIGNAL \u4|u7|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u4|u6|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u4|u5|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u4|u4|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u4|u3|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u4|u2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u4|u1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u4|u0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \TOTAL|T1|ALT_INV_clearRam~regout\ : std_logic;
SIGNAL \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\ : std_logic;
SIGNAL \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\ : std_logic;
SIGNAL \u2|ALT_INV_X_Cont\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u6|altpll_component|ALT_INV__clk0~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_GPIO_CLKIN_N1~clkctrl_outclk\ : std_logic;
SIGNAL \u5|altpll_component|ALT_INV__clk0~clkctrl_outclk\ : std_logic;
SIGNAL \u1|ALT_INV_oRST_2~clkctrl_outclk\ : std_logic;
SIGNAL \u1|ALT_INV_oRST_0~clkctrl_outclk\ : std_logic;
SIGNAL \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\ : std_logic;
SIGNAL \u1|ALT_INV_oRST_1~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_iKEY~combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~_wirecell_combout\ : std_logic;
SIGNAL \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~_wirecell_combout\ : std_logic;
SIGNAL \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\ : std_logic_vector(0 DOWNTO 0);

BEGIN

ww_iCLK_28 <= iCLK_28;
ww_iCLK_50 <= iCLK_50;
ww_iCLK_50_2 <= iCLK_50_2;
ww_iCLK_50_3 <= iCLK_50_3;
ww_iCLK_50_4 <= iCLK_50_4;
ww_iEXT_CLOCK <= iEXT_CLOCK;
ww_iKEY <= iKEY;
ww_iSW <= iSW;
oHEX0_D <= ww_oHEX0_D;
oHEX0_DP <= ww_oHEX0_DP;
oHEX1_D <= ww_oHEX1_D;
oHEX1_DP <= ww_oHEX1_DP;
oHEX2_D <= ww_oHEX2_D;
oHEX2_DP <= ww_oHEX2_DP;
oHEX3_D <= ww_oHEX3_D;
oHEX3_DP <= ww_oHEX3_DP;
oHEX4_D <= ww_oHEX4_D;
oHEX4_DP <= ww_oHEX4_DP;
oHEX5_D <= ww_oHEX5_D;
oHEX5_DP <= ww_oHEX5_DP;
oHEX6_D <= ww_oHEX6_D;
oHEX6_DP <= ww_oHEX6_DP;
oHEX7_D <= ww_oHEX7_D;
oHEX7_DP <= ww_oHEX7_DP;
oLEDG <= ww_oLEDG;
oLEDR <= ww_oLEDR;
oUART_TXD <= ww_oUART_TXD;
ww_iUART_RXD <= iUART_RXD;
oUART_CTS <= ww_oUART_CTS;
ww_iUART_RTS <= iUART_RTS;
oIRDA_TXD <= ww_oIRDA_TXD;
ww_iIRDA_RXD <= iIRDA_RXD;
oDRAM0_A <= ww_oDRAM0_A;
oDRAM1_A <= ww_oDRAM1_A;
oDRAM0_LDQM0 <= ww_oDRAM0_LDQM0;
oDRAM1_LDQM0 <= ww_oDRAM1_LDQM0;
oDRAM0_UDQM1 <= ww_oDRAM0_UDQM1;
oDRAM1_UDQM1 <= ww_oDRAM1_UDQM1;
oDRAM0_WE_N <= ww_oDRAM0_WE_N;
oDRAM1_WE_N <= ww_oDRAM1_WE_N;
oDRAM0_CAS_N <= ww_oDRAM0_CAS_N;
oDRAM1_CAS_N <= ww_oDRAM1_CAS_N;
oDRAM0_RAS_N <= ww_oDRAM0_RAS_N;
oDRAM1_RAS_N <= ww_oDRAM1_RAS_N;
oDRAM0_CS_N <= ww_oDRAM0_CS_N;
oDRAM1_CS_N <= ww_oDRAM1_CS_N;
oDRAM0_BA <= ww_oDRAM0_BA;
oDRAM1_BA <= ww_oDRAM1_BA;
oDRAM0_CLK <= ww_oDRAM0_CLK;
oDRAM1_CLK <= ww_oDRAM1_CLK;
oDRAM0_CKE <= ww_oDRAM0_CKE;
oDRAM1_CKE <= ww_oDRAM1_CKE;
oFLASH_A <= ww_oFLASH_A;
oFLASH_WE_N <= ww_oFLASH_WE_N;
oFLASH_RST_N <= ww_oFLASH_RST_N;
oFLASH_WP_N <= ww_oFLASH_WP_N;
ww_iFLASH_RY_N <= iFLASH_RY_N;
oFLASH_BYTE_N <= ww_oFLASH_BYTE_N;
oFLASH_OE_N <= ww_oFLASH_OE_N;
oFLASH_CE_N <= ww_oFLASH_CE_N;
oSRAM_A <= ww_oSRAM_A;
oSRAM_ADSC_N <= ww_oSRAM_ADSC_N;
oSRAM_ADSP_N <= ww_oSRAM_ADSP_N;
oSRAM_ADV_N <= ww_oSRAM_ADV_N;
oSRAM_BE_N <= ww_oSRAM_BE_N;
oSRAM_CE1_N <= ww_oSRAM_CE1_N;
oSRAM_CE2 <= ww_oSRAM_CE2;
oSRAM_CE3_N <= ww_oSRAM_CE3_N;
oSRAM_CLK <= ww_oSRAM_CLK;
oSRAM_GW_N <= ww_oSRAM_GW_N;
oSRAM_OE_N <= ww_oSRAM_OE_N;
oSRAM_WE_N <= ww_oSRAM_WE_N;
oOTG_A <= ww_oOTG_A;
oOTG_CS_N <= ww_oOTG_CS_N;
oOTG_OE_N <= ww_oOTG_OE_N;
oOTG_WE_N <= ww_oOTG_WE_N;
oOTG_RESET_N <= ww_oOTG_RESET_N;
ww_iOTG_INT0 <= iOTG_INT0;
ww_iOTG_INT1 <= iOTG_INT1;
ww_iOTG_DREQ0 <= iOTG_DREQ0;
ww_iOTG_DREQ1 <= iOTG_DREQ1;
oOTG_DACK0_N <= ww_oOTG_DACK0_N;
oOTG_DACK1_N <= ww_oOTG_DACK1_N;
oLCD_ON <= ww_oLCD_ON;
oLCD_BLON <= ww_oLCD_BLON;
oLCD_RW <= ww_oLCD_RW;
oLCD_EN <= ww_oLCD_EN;
oLCD_RS <= ww_oLCD_RS;
oSD_CLK <= ww_oSD_CLK;
oI2C_SCLK <= ww_oI2C_SCLK;
oVGA_CLOCK <= ww_oVGA_CLOCK;
oVGA_HS <= ww_oVGA_HS;
oVGA_VS <= ww_oVGA_VS;
oVGA_BLANK_N <= ww_oVGA_BLANK_N;
oVGA_SYNC_N <= ww_oVGA_SYNC_N;
oVGA_R <= ww_oVGA_R;
oVGA_G <= ww_oVGA_G;
oVGA_B <= ww_oVGA_B;
oENET_CMD <= ww_oENET_CMD;
oENET_CS_N <= ww_oENET_CS_N;
oENET_IOW_N <= ww_oENET_IOW_N;
oENET_IOR_N <= ww_oENET_IOR_N;
oENET_RESET_N <= ww_oENET_RESET_N;
ww_iENET_INT <= iENET_INT;
oENET_CLK <= ww_oENET_CLK;
ww_iAUD_ADCDAT <= iAUD_ADCDAT;
oAUD_DACDAT <= ww_oAUD_DACDAT;
oAUD_XCK <= ww_oAUD_XCK;
ww_iTD1_CLK27 <= iTD1_CLK27;
ww_iTD1_D <= iTD1_D;
ww_iTD1_HS <= iTD1_HS;
ww_iTD1_VS <= iTD1_VS;
oTD1_RESET_N <= ww_oTD1_RESET_N;
ww_iTD2_CLK27 <= iTD2_CLK27;
ww_iTD2_D <= iTD2_D;
ww_iTD2_HS <= iTD2_HS;
ww_iTD2_VS <= iTD2_VS;
oTD2_RESET_N <= ww_oTD2_RESET_N;
ww_GPIO_CLKIN_N0 <= GPIO_CLKIN_N0;
ww_GPIO_CLKIN_P0 <= GPIO_CLKIN_P0;
ww_GPIO_CLKIN_N1 <= GPIO_CLKIN_N1;
ww_GPIO_CLKIN_P1 <= GPIO_CLKIN_P1;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u6|altpll_component|pll_INCLK_bus\ <= (gnd & \iCLK_50_3~combout\);

\u6|altpll_component|_clk0\ <= \u6|altpll_component|pll_CLK_bus\(0);
\u6|altpll_component|_clk1\ <= \u6|altpll_component|pll_CLK_bus\(1);
\u6|altpll_component|_clk2\ <= \u6|altpll_component|pll_CLK_bus\(2);

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ <= (\TOTAL|arbiter|disp_B\(10) & \TOTAL|arbiter|disp_B\(9) & \TOTAL|arbiter|disp_B\(8) & \TOTAL|arbiter|disp_B\(7) & \TOTAL|arbiter|disp_B\(6) & 
\TOTAL|arbiter|disp_B\(5) & \TOTAL|arbiter|disp_B\(4) & \TOTAL|arbiter|dGray\(6) & \TOTAL|arbiter|dGray\(5));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ <= (\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ <= (\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(0);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(1);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(2);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(3);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(4);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(5);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(6);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(7);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(8);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ <= (\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(0);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(1);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(2);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(3);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(4);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(5);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(6);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(7);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(8);

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ <= (\TOTAL|arbiter|dGray\(7) & \TOTAL|arbiter|disp_G\(11) & \TOTAL|arbiter|disp_G\(10) & \TOTAL|arbiter|disp_G\(9) & \TOTAL|arbiter|disp_G\(8) & 
\TOTAL|arbiter|disp_G\(7) & \TOTAL|arbiter|disp_B\(11));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ <= (\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ <= (\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(0);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(1);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(2);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(3);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(4);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(5);
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15) <= \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(6);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ <= (\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(0);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(1);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(2);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(3);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(4);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(5);
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15) <= \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(6);

\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ <= (\TOTAL|arbiter|disp_R\(10) & \TOTAL|arbiter|disp_R\(9) & \TOTAL|arbiter|disp_R\(8) & \TOTAL|arbiter|disp_R\(7) & \TOTAL|arbiter|disp_R\(6) & 
\TOTAL|arbiter|disp_R\(5) & \TOTAL|arbiter|disp_R\(4) & \TOTAL|arbiter|dGray\(1) & \TOTAL|arbiter|dGray\(0));

\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ <= (\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ <= (\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(0);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(1);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(2);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(3);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(4);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(5);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(6);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(7);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(8);

\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
);

\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\ <= (\u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(0);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(1);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(2);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(3);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(4);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(5);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(6);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(7);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\(8);

\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ <= (\TOTAL|arbiter|dGray\(4) & \TOTAL|arbiter|disp_G\(6) & \TOTAL|arbiter|disp_G\(5) & \TOTAL|arbiter|disp_G\(4) & \TOTAL|arbiter|dGray\(3) & 
\TOTAL|arbiter|dGray\(2) & \TOTAL|arbiter|disp_R\(11));

\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ <= (\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ <= (\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(0);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(1);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(2);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(3);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(4);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(5);
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15) <= \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(6);

\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ <= (\u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(0);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(1);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(2);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(3);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(4);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(5);
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15) <= \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(6);

\u5|altpll_component|pll_INCLK_bus\ <= (gnd & \iCLK_50_2~combout\);

\u5|altpll_component|_clk0\ <= \u5|altpll_component|pll_CLK_bus\(0);
\u5|altpll_component|_clk1\ <= \u5|altpll_component|pll_CLK_bus\(1);
\u5|altpll_component|pll~CLK2\ <= \u5|altpll_component|pll_CLK_bus\(2);

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\ <= (\u7|mDATAOUT\(11) & \u7|mDATAOUT\(10) & \u7|mDATAOUT\(8) & \u7|mDATAOUT\(7) & \u7|mDATAOUT\(6) & \u7|mDATAOUT\(5) & \u7|mDATAOUT\(4) & 
\u7|mDATAOUT\(3) & \u7|mDATAOUT\(2));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\ <= (\u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\ <= (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)
& \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(0);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(1);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(2);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(3);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(4);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(5);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(6);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(7);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(8);

\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\ <= (\u8|mDATAOUT\(14) & \u8|mDATAOUT\(12) & \u8|mDATAOUT\(8) & \u8|mDATAOUT\(7) & \u8|mDATAOUT\(6) & \u8|mDATAOUT\(5) & \u8|mDATAOUT\(4) & 
\u8|mDATAOUT\(3) & \u8|mDATAOUT\(2));

\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\ <= (\u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\ <= (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)
& \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(0);
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(1);
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(2);
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(3);
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(4);
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(5);
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(6);
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(7);
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\(8);

\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ <= (vcc & vcc);

\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ <= (\u8|mDATAOUT\(13) & \u8|mDATAOUT\(9));

\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ <= (\u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ <= (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)
& \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(0);
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) <= \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(1);

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc);

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\ <= (\u7|mDATAOUT\(14) & \u7|mDATAOUT\(13) & \u7|mDATAOUT\(12) & \u7|mDATAOUT\(9));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\ <= (\u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\ <= (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)
& \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(0);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(1);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(2);
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) <= \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\(3);

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTADATAIN_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & 
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4) & \u2|mCCD_DATA\(4));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTAADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(0);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(1);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(2);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(28) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(3);

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTADATAIN_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6) & \u2|mCCD_DATA\(6) & 
\u2|mCCD_DATA\(5));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTAADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(0);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(1);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(2);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(29) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(3);

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTADATAIN_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18) & 
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & \u2|mCCD_DATA\(7));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTAADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTBADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTBDATAOUT_bus\(0);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTBDATAOUT_bus\(1);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(30) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTBDATAOUT_bus\(2);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTBDATAOUT_bus\(3);

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & 
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) & \u2|mCCD_DATA\(8));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(0);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(1);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(2);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(32) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(3);

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTADATAIN_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10) & \u2|mCCD_DATA\(10) & 
\u2|mCCD_DATA\(9));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTAADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTBADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTBDATAOUT_bus\(0);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTBDATAOUT_bus\(1);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTBDATAOUT_bus\(2);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(33) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTBDATAOUT_bus\(3);

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTADATAIN_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22) & 
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11) & \u2|mCCD_DATA\(11));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTAADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTBADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTBDATAOUT_bus\(0);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTBDATAOUT_bus\(1);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(34) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTBDATAOUT_bus\(2);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(35) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTBDATAOUT_bus\(3);

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\u2|mCCD_DATA\(3) & \u2|mCCD_DATA\(2) & \u2|mCCD_DATA\(1) & \u2|mCCD_DATA\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(0) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(2) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTADATAIN_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14) & 
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(13) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(12));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTAADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTBADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(24) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTBDATAOUT_bus\(0);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(25) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTBDATAOUT_bus\(1);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(26) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTBDATAOUT_bus\(2);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(27) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTBDATAOUT_bus\(3);

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTADATAIN_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(2) & 
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTAADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBADDR_bus\ <= (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(12) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus\(0);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(13) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus\(1);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus\(2);
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) <= \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus\(3);

\TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\TOTAL|T1|c1|oDataOutHist\(19) & \TOTAL|T1|c1|oDataOutHist\(18) & \TOTAL|T1|c1|oDataOutHist\(17) & \TOTAL|T1|c1|oDataOutHist\(16) & \TOTAL|T1|c1|oDataOutHist\(15) & 
\TOTAL|T1|c1|oDataOutHist\(14) & \TOTAL|T1|c1|oDataOutHist\(13) & \TOTAL|T1|c1|oDataOutHist\(12) & \TOTAL|T1|c1|oDataOutHist\(11) & \TOTAL|T1|c1|oDataOutHist\(10) & \TOTAL|T1|c1|oDataOutHist\(9) & \TOTAL|T1|c1|oDataOutHist\(8) & 
\TOTAL|T1|c1|oDataOutHist\(7) & \TOTAL|T1|c1|oDataOutHist\(6) & \TOTAL|T1|c1|oDataOutHist\(5) & \TOTAL|T1|c1|oDataOutHist\(4) & \TOTAL|T1|c1|oDataOutHist\(3) & \TOTAL|T1|c1|oDataOutHist\(2));

\TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\TOTAL|T1|c1|oAddrOutHist\(7) & \TOTAL|T1|c1|oAddrOutHist\(6) & \TOTAL|T1|c1|oAddrOutHist\(5) & \TOTAL|T1|c1|oAddrOutHist\(4) & \TOTAL|T1|c1|oAddrOutHist\(3) & 
\TOTAL|T1|c1|oAddrOutHist\(2) & \TOTAL|T1|c1|oAddrOutHist\(1) & \TOTAL|T1|c1|oAddrOutHist\(0));

\TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\TOTAL|T1|rReadGray\(7) & \TOTAL|T1|rReadGray\(6) & \TOTAL|T1|rReadGray\(5) & \TOTAL|T1|rReadGray\(4) & \TOTAL|T1|rReadGray\(3) & \TOTAL|T1|rReadGray\(2) & 
\TOTAL|T1|rReadGray\(1) & \TOTAL|T1|rReadGray\(0));

\TOTAL|T1|Hist2RDataR\(2) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\TOTAL|T1|Hist2RDataR\(3) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\TOTAL|T1|Hist2RDataR\(4) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\TOTAL|T1|Hist2RDataR\(5) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\TOTAL|T1|Hist2RDataR\(6) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\TOTAL|T1|Hist2RDataR\(7) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\TOTAL|T1|Hist2RDataR\(8) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\TOTAL|T1|Hist2RDataR\(9) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\TOTAL|T1|Hist2RDataR\(10) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);
\TOTAL|T1|Hist2RDataR\(11) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(9);
\TOTAL|T1|Hist2RDataR\(12) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(10);
\TOTAL|T1|Hist2RDataR\(13) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(11);
\TOTAL|T1|Hist2RDataR\(14) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(12);
\TOTAL|T1|Hist2RDataR\(15) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(13);
\TOTAL|T1|Hist2RDataR\(16) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(14);
\TOTAL|T1|Hist2RDataR\(17) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(15);
\TOTAL|T1|Hist2RDataR\(18) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(16);
\TOTAL|T1|Hist2RDataR\(19) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(17);

\TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\TOTAL|T1|c1|oDataOutHist\(19) & \TOTAL|T1|c1|oDataOutHist\(18) & \TOTAL|T1|c1|oDataOutHist\(17) & \TOTAL|T1|c1|oDataOutHist\(16) & \TOTAL|T1|c1|oDataOutHist\(15) & 
\TOTAL|T1|c1|oDataOutHist\(14) & \TOTAL|T1|c1|oDataOutHist\(13) & \TOTAL|T1|c1|oDataOutHist\(12) & \TOTAL|T1|c1|oDataOutHist\(11) & \TOTAL|T1|c1|oDataOutHist\(10) & \TOTAL|T1|c1|oDataOutHist\(9) & \TOTAL|T1|c1|oDataOutHist\(8) & 
\TOTAL|T1|c1|oDataOutHist\(7) & \TOTAL|T1|c1|oDataOutHist\(6) & \TOTAL|T1|c1|oDataOutHist\(5) & \TOTAL|T1|c1|oDataOutHist\(4) & \TOTAL|T1|c1|oDataOutHist\(3) & \TOTAL|T1|c1|oDataOutHist\(2));

\TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\TOTAL|T1|c1|oAddrOutHist\(7) & \TOTAL|T1|c1|oAddrOutHist\(6) & \TOTAL|T1|c1|oAddrOutHist\(5) & \TOTAL|T1|c1|oAddrOutHist\(4) & \TOTAL|T1|c1|oAddrOutHist\(3) & 
\TOTAL|T1|c1|oAddrOutHist\(2) & \TOTAL|T1|c1|oAddrOutHist\(1) & \TOTAL|T1|c1|oAddrOutHist\(0));

\TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\TOTAL|T1|rReadGray\(7) & \TOTAL|T1|rReadGray\(6) & \TOTAL|T1|rReadGray\(5) & \TOTAL|T1|rReadGray\(4) & \TOTAL|T1|rReadGray\(3) & \TOTAL|T1|rReadGray\(2) & 
\TOTAL|T1|rReadGray\(1) & \TOTAL|T1|rReadGray\(0));

\TOTAL|T1|Hist1RDataR\(2) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\TOTAL|T1|Hist1RDataR\(3) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\TOTAL|T1|Hist1RDataR\(4) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\TOTAL|T1|Hist1RDataR\(5) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\TOTAL|T1|Hist1RDataR\(6) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\TOTAL|T1|Hist1RDataR\(7) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\TOTAL|T1|Hist1RDataR\(8) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\TOTAL|T1|Hist1RDataR\(9) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\TOTAL|T1|Hist1RDataR\(10) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);
\TOTAL|T1|Hist1RDataR\(11) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(9);
\TOTAL|T1|Hist1RDataR\(12) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(10);
\TOTAL|T1|Hist1RDataR\(13) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(11);
\TOTAL|T1|Hist1RDataR\(14) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(12);
\TOTAL|T1|Hist1RDataR\(15) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(13);
\TOTAL|T1|Hist1RDataR\(16) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(14);
\TOTAL|T1|Hist1RDataR\(17) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(15);
\TOTAL|T1|Hist1RDataR\(18) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(16);
\TOTAL|T1|Hist1RDataR\(19) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(17);

\TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\TOTAL|T1|c1|oDataOutHist\(1) & \TOTAL|T1|c1|oDataOutHist\(0));

\TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\TOTAL|T1|c1|oAddrOutHist\(7) & \TOTAL|T1|c1|oAddrOutHist\(6) & \TOTAL|T1|c1|oAddrOutHist\(5) & \TOTAL|T1|c1|oAddrOutHist\(4) & \TOTAL|T1|c1|oAddrOutHist\(3) & 
\TOTAL|T1|c1|oAddrOutHist\(2) & \TOTAL|T1|c1|oAddrOutHist\(1) & \TOTAL|T1|c1|oAddrOutHist\(0));

\TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\TOTAL|T1|rReadGray\(7) & \TOTAL|T1|rReadGray\(6) & \TOTAL|T1|rReadGray\(5) & \TOTAL|T1|rReadGray\(4) & \TOTAL|T1|rReadGray\(3) & \TOTAL|T1|rReadGray\(2) & 
\TOTAL|T1|rReadGray\(1) & \TOTAL|T1|rReadGray\(0));

\TOTAL|T1|Hist2RDataR\(0) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\TOTAL|T1|Hist2RDataR\(1) <= \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\TOTAL|T1|c1|oDataOutHist\(1) & \TOTAL|T1|c1|oDataOutHist\(0));

\TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\TOTAL|T1|c1|oAddrOutHist\(7) & \TOTAL|T1|c1|oAddrOutHist\(6) & \TOTAL|T1|c1|oAddrOutHist\(5) & \TOTAL|T1|c1|oAddrOutHist\(4) & \TOTAL|T1|c1|oAddrOutHist\(3) & 
\TOTAL|T1|c1|oAddrOutHist\(2) & \TOTAL|T1|c1|oAddrOutHist\(1) & \TOTAL|T1|c1|oAddrOutHist\(0));

\TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\TOTAL|T1|rReadGray\(7) & \TOTAL|T1|rReadGray\(6) & \TOTAL|T1|rReadGray\(5) & \TOTAL|T1|rReadGray\(4) & \TOTAL|T1|rReadGray\(3) & \TOTAL|T1|rReadGray\(2) & 
\TOTAL|T1|rReadGray\(1) & \TOTAL|T1|rReadGray\(0));

\TOTAL|T1|Hist1RDataR\(0) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\TOTAL|T1|Hist1RDataR\(1) <= \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\TOTAL|T1|c1|oDataOutCumH\(19) & \TOTAL|T1|c1|oDataOutCumH\(18) & \TOTAL|T1|c1|oDataOutCumH\(17) & \TOTAL|T1|c1|oDataOutCumH\(16) & \TOTAL|T1|c1|oDataOutCumH\(15) & 
\TOTAL|T1|c1|oDataOutCumH\(14) & \TOTAL|T1|c1|oDataOutCumH\(13) & \TOTAL|T1|c1|oDataOutCumH\(12) & \TOTAL|T1|c1|oDataOutCumH\(11) & \TOTAL|T1|c1|oDataOutCumH\(10) & \TOTAL|T1|c1|oDataOutCumH\(9));

\TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\TOTAL|T1|c1|oAddrOutCumH\(7) & \TOTAL|T1|c1|oAddrOutCumH\(6) & \TOTAL|T1|c1|oAddrOutCumH\(5) & \TOTAL|T1|c1|oAddrOutCumH\(4) & \TOTAL|T1|c1|oAddrOutCumH\(3) & 
\TOTAL|T1|c1|oAddrOutCumH\(2) & \TOTAL|T1|c1|oAddrOutCumH\(1) & \TOTAL|T1|c1|oAddrOutCumH\(0));

\TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\TOTAL|T1|rReadGray\(7) & \TOTAL|T1|rReadGray\(6) & \TOTAL|T1|rReadGray\(5) & \TOTAL|T1|rReadGray\(4) & \TOTAL|T1|rReadGray\(3) & \TOTAL|T1|rReadGray\(2) & 
\TOTAL|T1|rReadGray\(1) & \TOTAL|T1|rReadGray\(0));

\TOTAL|T1|ReadCumHistDataR\(9) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);
\TOTAL|T1|ReadCumHistDataR\(10) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(1);
\TOTAL|T1|ReadCumHistDataR\(11) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(2);
\TOTAL|T1|ReadCumHistDataR\(12) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(3);
\TOTAL|T1|ReadCumHistDataR\(13) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(4);
\TOTAL|T1|ReadCumHistDataR\(14) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(5);
\TOTAL|T1|ReadCumHistDataR\(15) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(6);
\TOTAL|T1|ReadCumHistDataR\(16) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(7);
\TOTAL|T1|ReadCumHistDataR\(17) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(8);
\TOTAL|T1|ReadCumHistDataR\(18) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(9);
\TOTAL|T1|ReadCumHistDataR\(19) <= \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(10);

\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\TOTAL|T1|h1|ram~31_combout\ & \TOTAL|T1|h1|ram~32_combout\ & \TOTAL|T1|h1|ram~7_combout\ & \TOTAL|T1|h1|ram~16_combout\ & \TOTAL|T1|h1|ram~17_combout\ & \TOTAL|T1|h1|ram~18_combout\
& \TOTAL|T1|h1|ram~19_combout\ & \TOTAL|T1|h1|ram~20_combout\ & \TOTAL|T1|h1|ram~21_combout\ & \TOTAL|T1|h1|ram~22_combout\ & \TOTAL|T1|h1|ram~23_combout\ & \TOTAL|T1|h1|ram~24_combout\ & \TOTAL|T1|h1|ram~25_combout\ & \TOTAL|T1|h1|ram~26_combout\ & 
\TOTAL|T1|h1|ram~27_combout\ & \TOTAL|T1|h1|ram~28_combout\ & \TOTAL|T1|h1|ram~29_combout\ & \TOTAL|T1|h1|ram~30_combout\);

\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\TOTAL|T1|h1|ram~15_combout\ & \TOTAL|T1|h1|ram~14_combout\ & \TOTAL|T1|h1|ram~13_combout\ & \TOTAL|T1|h1|ram~12_combout\ & \TOTAL|T1|h1|ram~11_combout\ & \TOTAL|T1|h1|ram~10_combout\
& \TOTAL|T1|h1|ram~9_combout\ & \TOTAL|T1|h1|ram~8_combout\);

\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\TOTAL|T1|hGray[7]~7_combout\ & \TOTAL|T1|hGray[6]~6_combout\ & \TOTAL|T1|hGray[5]~5_combout\ & \TOTAL|T1|hGray[4]~4_combout\ & \TOTAL|T1|hGray[3]~3_combout\ & 
\TOTAL|T1|hGray[2]~2_combout\ & \TOTAL|T1|hGray[1]~1_combout\ & \TOTAL|T1|hGray[0]~0_combout\);

\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a1\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a2\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a3\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a4\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a5\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a6\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a7\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a8\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a9\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a10\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a11\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a12\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a13\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a14\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a15\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a18\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a19\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\TOTAL|T1|h1|ram~33_combout\ & \TOTAL|T1|h1|ram~34_combout\);

\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\TOTAL|T1|h1|ram~15_combout\ & \TOTAL|T1|h1|ram~14_combout\ & \TOTAL|T1|h1|ram~13_combout\ & \TOTAL|T1|h1|ram~12_combout\ & \TOTAL|T1|h1|ram~11_combout\ & \TOTAL|T1|h1|ram~10_combout\
& \TOTAL|T1|h1|ram~9_combout\ & \TOTAL|T1|h1|ram~8_combout\);

\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\TOTAL|T1|hGray[7]~7_combout\ & \TOTAL|T1|hGray[6]~6_combout\ & \TOTAL|T1|hGray[5]~5_combout\ & \TOTAL|T1|hGray[4]~4_combout\ & \TOTAL|T1|hGray[3]~3_combout\ & 
\TOTAL|T1|hGray[2]~2_combout\ & \TOTAL|T1|hGray[1]~1_combout\ & \TOTAL|T1|hGray[0]~0_combout\);

\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a17\ <= \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);

\u1|oRST_1~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u1|oRST_1~regout\);

\u11|u0|mI2S_CLK~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u11|u0|mI2S_CLK~regout\);

\u9|mI2C_CTRL_CLK~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u9|mI2C_CTRL_CLK~regout\);

\u1|oRST_0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u1|oRST_0~regout\);

\u1|oRST_2~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u1|oRST_2~regout\);

\u5|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u5|altpll_component|_clk0\);

\GPIO_CLKIN_N1~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \GPIO_CLKIN_N1~combout\);

\iCLK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \iCLK_50~combout\);

\u6|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u6|altpll_component|_clk0\);

\u6|altpll_component|_clk1~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u6|altpll_component|_clk1\);

\u6|altpll_component|_clk2~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \u6|altpll_component|_clk2\);
\TOTAL|T1|c1|ALT_INV_state.0000~regout\ <= NOT \TOTAL|T1|c1|state.0000~regout\;
\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\u8|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ <= NOT \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\;
\u7|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ <= NOT \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\;
\u11|ALT_INV_lut_index\(4) <= NOT \u11|lut_index\(4);
\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\u11|ALT_INV_m3wire_str~regout\ <= NOT \u11|m3wire_str~regout\;
\u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\ <= NOT \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\;
\u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ <= NOT \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\;
\u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\ <= NOT \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\;
\u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\ <= NOT \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\;
\u9|u0|ALT_INV_SDO~regout\ <= NOT \u9|u0|SDO~regout\;
\u1|ALT_INV_oRST_1~regout\ <= NOT \u1|oRST_1~regout\;
\u11|u0|ALT_INV_mSEN~regout\ <= NOT \u11|u0|mSEN~regout\;
\u2|ALT_INV_mCCD_FVAL~regout\ <= NOT \u2|mCCD_FVAL~regout\;
\u4|u7|ALT_INV_WideOr0~0_combout\ <= NOT \u4|u7|WideOr0~0_combout\;
\u4|u6|ALT_INV_WideOr0~0_combout\ <= NOT \u4|u6|WideOr0~0_combout\;
\u4|u5|ALT_INV_WideOr0~0_combout\ <= NOT \u4|u5|WideOr0~0_combout\;
\u4|u4|ALT_INV_WideOr0~0_combout\ <= NOT \u4|u4|WideOr0~0_combout\;
\u4|u3|ALT_INV_WideOr0~0_combout\ <= NOT \u4|u3|WideOr0~0_combout\;
\u4|u2|ALT_INV_WideOr0~0_combout\ <= NOT \u4|u2|WideOr0~0_combout\;
\u4|u1|ALT_INV_WideOr0~0_combout\ <= NOT \u4|u1|WideOr0~0_combout\;
\u4|u0|ALT_INV_WideOr0~0_combout\ <= NOT \u4|u0|WideOr0~0_combout\;
\TOTAL|T1|ALT_INV_clearRam~regout\ <= NOT \TOTAL|T1|clearRam~regout\;
\u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\ <= NOT \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\;
\u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\ <= NOT \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\;
\u2|ALT_INV_X_Cont\(0) <= NOT \u2|X_Cont\(0);
\u6|altpll_component|ALT_INV__clk0~clkctrl_outclk\ <= NOT \u6|altpll_component|_clk0~clkctrl_outclk\;
\ALT_INV_GPIO_CLKIN_N1~clkctrl_outclk\ <= NOT \GPIO_CLKIN_N1~clkctrl_outclk\;
\u5|altpll_component|ALT_INV__clk0~clkctrl_outclk\ <= NOT \u5|altpll_component|_clk0~clkctrl_outclk\;
\u1|ALT_INV_oRST_2~clkctrl_outclk\ <= NOT \u1|oRST_2~clkctrl_outclk\;
\u1|ALT_INV_oRST_0~clkctrl_outclk\ <= NOT \u1|oRST_0~clkctrl_outclk\;
\u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\ <= NOT \u11|u0|mI2S_CLK~clkctrl_outclk\;
\u1|ALT_INV_oRST_1~clkctrl_outclk\ <= NOT \u1|oRST_1~clkctrl_outclk\;
\ALT_INV_iKEY~combout\(0) <= NOT \iKEY~combout\(0);
\u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~_wirecell_combout\ <= NOT \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout\;
\u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~_wirecell_combout\ <= NOT \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout\;
\u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);
\u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0) <= NOT \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0);

-- Location: LCFF_X42_Y8_N7
\u2|X_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[3]~23_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(3));

-- Location: LCFF_X42_Y8_N17
\u2|X_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[8]~33_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(8));

-- Location: LCFF_X13_Y12_N5
\u7|command1|SA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~0_combout\,
	sdata => VCC,
	sload => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(0));

-- Location: LCFF_X11_Y11_N11
\u7|command1|SA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~9_combout\,
	sclr => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(9));

-- Location: LCFF_X11_Y11_N7
\u7|command1|SA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~11_combout\,
	sclr => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(11));

-- Location: LCFF_X52_Y1_N13
\u1|Cont[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[18]~57_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(18));

-- Location: LCFF_X52_Y2_N11
\u1|Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[1]~23_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(1));

-- Location: LCFF_X52_Y2_N21
\u1|Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[6]~33_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(6));

-- Location: LCFF_X52_Y2_N25
\u1|Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[8]~37_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(8));

-- Location: LCFF_X52_Y1_N7
\u1|Cont[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[15]~51_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(15));

-- Location: LCCOMB_X42_Y8_N6
\u2|X_Cont[3]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[3]~23_combout\ = (\u2|X_Cont\(3) & (!\u2|X_Cont[2]~22\)) # (!\u2|X_Cont\(3) & ((\u2|X_Cont[2]~22\) # (GND)))
-- \u2|X_Cont[3]~24\ = CARRY((!\u2|X_Cont[2]~22\) # (!\u2|X_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(3),
	datad => VCC,
	cin => \u2|X_Cont[2]~22\,
	combout => \u2|X_Cont[3]~23_combout\,
	cout => \u2|X_Cont[3]~24\);

-- Location: LCCOMB_X42_Y8_N16
\u2|X_Cont[8]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[8]~33_combout\ = (\u2|X_Cont\(8) & (\u2|X_Cont[7]~32\ $ (GND))) # (!\u2|X_Cont\(8) & (!\u2|X_Cont[7]~32\ & VCC))
-- \u2|X_Cont[8]~34\ = CARRY((\u2|X_Cont\(8) & !\u2|X_Cont[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(8),
	datad => VCC,
	cin => \u2|X_Cont[7]~32\,
	combout => \u2|X_Cont[8]~33_combout\,
	cout => \u2|X_Cont[8]~34\);

-- Location: LCCOMB_X18_Y11_N14
\u7|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~4_combout\ = (\u7|ST\(2) & (\u7|Add4~3\ $ (GND))) # (!\u7|ST\(2) & (!\u7|Add4~3\ & VCC))
-- \u7|Add4~5\ = CARRY((\u7|ST\(2) & !\u7|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(2),
	datad => VCC,
	cin => \u7|Add4~3\,
	combout => \u7|Add4~4_combout\,
	cout => \u7|Add4~5\);

-- Location: LCCOMB_X13_Y17_N10
\u8|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Add4~4_combout\ = (\u8|ST\(2) & (\u8|Add4~3\ $ (GND))) # (!\u8|ST\(2) & (!\u8|Add4~3\ & VCC))
-- \u8|Add4~5\ = CARRY((\u8|ST\(2) & !\u8|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(2),
	datad => VCC,
	cin => \u8|Add4~3\,
	combout => \u8|Add4~4_combout\,
	cout => \u8|Add4~5\);

-- Location: LCCOMB_X13_Y17_N22
\u8|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Add4~16_combout\ = (\u8|ST\(8) & (\u8|Add4~15\ $ (GND))) # (!\u8|ST\(8) & (!\u8|Add4~15\ & VCC))
-- \u8|Add4~17\ = CARRY((\u8|ST\(8) & !\u8|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(8),
	datad => VCC,
	cin => \u8|Add4~15\,
	combout => \u8|Add4~16_combout\,
	cout => \u8|Add4~17\);

-- Location: LCFF_X10_Y12_N31
\u7|command1|rw_flag\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rw_flag~1_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rw_flag~regout\);

-- Location: LCCOMB_X52_Y2_N10
\u1|Cont[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[1]~23_combout\ = (\u1|Cont\(1) & (\u1|Cont\(0) $ (VCC))) # (!\u1|Cont\(1) & (\u1|Cont\(0) & VCC))
-- \u1|Cont[1]~24\ = CARRY((\u1|Cont\(1) & \u1|Cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(1),
	datab => \u1|Cont\(0),
	datad => VCC,
	combout => \u1|Cont[1]~23_combout\,
	cout => \u1|Cont[1]~24\);

-- Location: LCCOMB_X52_Y2_N20
\u1|Cont[6]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[6]~33_combout\ = (\u1|Cont\(6) & (!\u1|Cont[5]~32\)) # (!\u1|Cont\(6) & ((\u1|Cont[5]~32\) # (GND)))
-- \u1|Cont[6]~34\ = CARRY((!\u1|Cont[5]~32\) # (!\u1|Cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(6),
	datad => VCC,
	cin => \u1|Cont[5]~32\,
	combout => \u1|Cont[6]~33_combout\,
	cout => \u1|Cont[6]~34\);

-- Location: LCCOMB_X52_Y2_N24
\u1|Cont[8]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[8]~37_combout\ = (\u1|Cont\(8) & (!\u1|Cont[7]~36\)) # (!\u1|Cont\(8) & ((\u1|Cont[7]~36\) # (GND)))
-- \u1|Cont[8]~38\ = CARRY((!\u1|Cont[7]~36\) # (!\u1|Cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(8),
	datad => VCC,
	cin => \u1|Cont[7]~36\,
	combout => \u1|Cont[8]~37_combout\,
	cout => \u1|Cont[8]~38\);

-- Location: LCCOMB_X52_Y1_N6
\u1|Cont[15]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[15]~51_combout\ = (\u1|Cont\(15) & (\u1|Cont[14]~50\ $ (GND))) # (!\u1|Cont\(15) & (!\u1|Cont[14]~50\ & VCC))
-- \u1|Cont[15]~52\ = CARRY((\u1|Cont\(15) & !\u1|Cont[14]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(15),
	datad => VCC,
	cin => \u1|Cont[14]~50\,
	combout => \u1|Cont[15]~51_combout\,
	cout => \u1|Cont[15]~52\);

-- Location: LCCOMB_X52_Y1_N12
\u1|Cont[18]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[18]~57_combout\ = (\u1|Cont\(18) & (!\u1|Cont[17]~56\)) # (!\u1|Cont\(18) & ((\u1|Cont[17]~56\) # (GND)))
-- \u1|Cont[18]~58\ = CARRY((!\u1|Cont[17]~56\) # (!\u1|Cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(18),
	datad => VCC,
	cin => \u1|Cont[17]~56\,
	combout => \u1|Cont[18]~57_combout\,
	cout => \u1|Cont[18]~58\);

-- Location: LCFF_X22_Y12_N13
\u7|mADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[8]~0_combout\,
	sdata => \u7|rWR1_ADDR\(8),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(8));

-- Location: LCFF_X22_Y12_N9
\u7|mADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[17]~9_combout\,
	sdata => \u7|rWR1_ADDR\(17),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(17));

-- Location: LCFF_X21_Y12_N25
\u7|mADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[18]~10_combout\,
	sdata => \u7|rWR1_ADDR\(18),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(18));

-- Location: LCFF_X22_Y12_N17
\u7|mADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[19]~11_combout\,
	sdata => \u7|rWR1_ADDR\(19),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(19));

-- Location: LCFF_X19_Y17_N19
\u8|mADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[14]~6_combout\,
	sdata => \u8|rWR1_ADDR\(14),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(14));

-- Location: LCFF_X52_Y17_N7
\u11|u0|mI2S_CLK_DIV[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[3]~22_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(3));

-- Location: LCFF_X52_Y17_N11
\u11|u0|mI2S_CLK_DIV[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[5]~26_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(5));

-- Location: LCFF_X52_Y17_N13
\u11|u0|mI2S_CLK_DIV[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[6]~28_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(6));

-- Location: LCFF_X52_Y17_N17
\u11|u0|mI2S_CLK_DIV[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[8]~32_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(8));

-- Location: LCFF_X52_Y17_N21
\u11|u0|mI2S_CLK_DIV[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[10]~36_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(10));

-- Location: LCFF_X52_Y17_N31
\u11|u0|mI2S_CLK_DIV[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[15]~46_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(15));

-- Location: M4K_X37_Y16
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u5|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	ena1 => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	portadatain => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\,
	portbdatain => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\,
	portaaddr => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\,
	portbaddr => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\);

-- Location: LCFF_X60_Y25_N13
\u9|combo_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[2]~29_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(2));

-- Location: LCFF_X60_Y25_N21
\u9|combo_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[6]~37_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(6));

-- Location: LCFF_X60_Y24_N7
\u9|combo_cnt[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[15]~55_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(15));

-- Location: LCFF_X60_Y24_N13
\u9|combo_cnt[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[18]~61_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(18));

-- Location: LCFF_X60_Y24_N21
\u9|combo_cnt[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[22]~69_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(22));

-- Location: LCCOMB_X58_Y27_N6
\u9|u0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Add0~4_combout\ = (\u9|u0|SD_COUNTER\(2) & (!\u9|u0|Add0~3\ & VCC)) # (!\u9|u0|SD_COUNTER\(2) & (\u9|u0|Add0~3\ $ (GND)))
-- \u9|u0|Add0~5\ = CARRY((!\u9|u0|SD_COUNTER\(2) & !\u9|u0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|SD_COUNTER\(2),
	datad => VCC,
	cin => \u9|u0|Add0~3\,
	combout => \u9|u0|Add0~4_combout\,
	cout => \u9|u0|Add0~5\);

-- Location: LCCOMB_X58_Y27_N10
\u9|u0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Add0~8_combout\ = (\u9|u0|SD_COUNTER\(4) & (!\u9|u0|Add0~7\ & VCC)) # (!\u9|u0|SD_COUNTER\(4) & (\u9|u0|Add0~7\ $ (GND)))
-- \u9|u0|Add0~9\ = CARRY((!\u9|u0|SD_COUNTER\(4) & !\u9|u0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|SD_COUNTER\(4),
	datad => VCC,
	cin => \u9|u0|Add0~7\,
	combout => \u9|u0|Add0~8_combout\,
	cout => \u9|u0|Add0~9\);

-- Location: LCCOMB_X58_Y27_N12
\u9|u0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Add0~10_combout\ = (\u9|u0|SD_COUNTER\(5) & ((\u9|u0|Add0~9\) # (GND))) # (!\u9|u0|SD_COUNTER\(5) & (!\u9|u0|Add0~9\))
-- \u9|u0|Add0~11\ = CARRY((\u9|u0|SD_COUNTER\(5)) # (!\u9|u0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|SD_COUNTER\(5),
	datad => VCC,
	cin => \u9|u0|Add0~9\,
	combout => \u9|u0|Add0~10_combout\,
	cout => \u9|u0|Add0~11\);

-- Location: LCFF_X59_Y25_N7
\u9|mI2C_CLK_DIV[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[3]~22_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(3));

-- Location: LCFF_X59_Y25_N17
\u9|mI2C_CLK_DIV[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[8]~32_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(8));

-- Location: LCFF_X59_Y25_N25
\u9|mI2C_CLK_DIV[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[12]~40_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(12));

-- Location: LCFF_X59_Y25_N27
\u9|mI2C_CLK_DIV[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[13]~42_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(13));

-- Location: LCFF_X59_Y25_N29
\u9|mI2C_CLK_DIV[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[14]~44_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(14));

-- Location: LCFF_X59_Y25_N31
\u9|mI2C_CLK_DIV[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[15]~46_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(15));

-- Location: LCCOMB_X22_Y12_N12
\u7|mADDR[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[8]~0_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD1_ADDR\(8)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|mADDR[8]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u7|mADDR[8]~15_combout\,
	datad => \u7|rRD1_ADDR\(8),
	combout => \u7|mADDR[8]~0_combout\);

-- Location: LCFF_X12_Y13_N1
\u7|control1|timer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[0]~16_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(0));

-- Location: LCFF_X12_Y13_N3
\u7|control1|timer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[1]~18_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(1));

-- Location: LCFF_X12_Y13_N5
\u7|control1|timer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[2]~20_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(2));

-- Location: LCFF_X12_Y13_N7
\u7|control1|timer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[3]~22_combout\,
	sdata => \u7|command1|REF_ACK~_wirecell_combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(3));

-- Location: LCFF_X12_Y13_N9
\u7|control1|timer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[4]~24_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(4));

-- Location: LCFF_X12_Y13_N11
\u7|control1|timer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[5]~26_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(5));

-- Location: LCFF_X12_Y13_N13
\u7|control1|timer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[6]~28_combout\,
	sdata => \u7|command1|REF_ACK~_wirecell_combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(6));

-- Location: LCFF_X12_Y13_N15
\u7|control1|timer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[7]~30_combout\,
	sdata => \u7|command1|REF_ACK~_wirecell_combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(7));

-- Location: LCFF_X12_Y13_N17
\u7|control1|timer[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[8]~32_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(8));

-- Location: LCFF_X12_Y13_N19
\u7|control1|timer[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[9]~34_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(9));

-- Location: LCFF_X12_Y13_N21
\u7|control1|timer[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[10]~36_combout\,
	sdata => VCC,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(10));

-- Location: LCFF_X12_Y13_N23
\u7|control1|timer[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[11]~38_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(11));

-- Location: LCFF_X12_Y13_N25
\u7|control1|timer[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[12]~40_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(12));

-- Location: LCFF_X12_Y13_N27
\u7|control1|timer[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[13]~42_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(13));

-- Location: LCFF_X12_Y13_N29
\u7|control1|timer[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[14]~44_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(14));

-- Location: LCFF_X12_Y13_N31
\u7|control1|timer[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|timer[15]~46_combout\,
	sdata => \~GND~combout\,
	sload => \u7|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|timer\(15));

-- Location: LCFF_X10_Y12_N27
\u7|command1|ex_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|ex_read~0_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|ex_read~regout\);

-- Location: LCFF_X10_Y12_N17
\u7|command1|ex_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|ex_write~0_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|ex_write~regout\);

-- Location: LCFF_X9_Y14_N3
\u7|control1|init_timer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[1]~15_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(1));

-- Location: LCFF_X18_Y12_N11
\u7|rRD1_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[13]~29_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(13));

-- Location: LCFF_X18_Y12_N13
\u7|rRD1_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[14]~31_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(14));

-- Location: LCCOMB_X22_Y12_N8
\u7|mADDR[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[17]~9_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD1_ADDR\(17))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|mADDR[17]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u7|rRD1_ADDR\(17),
	datad => \u7|mADDR[17]~24_combout\,
	combout => \u7|mADDR[17]~9_combout\);

-- Location: LCCOMB_X21_Y12_N24
\u7|mADDR[18]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[18]~10_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD1_ADDR\(18))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|mADDR[18]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(18),
	datab => \u7|mADDR[18]~25_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[18]~10_combout\);

-- Location: LCCOMB_X22_Y12_N16
\u7|mADDR[19]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[19]~11_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD1_ADDR\(19))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|mADDR[19]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u7|rRD1_ADDR\(19),
	datad => \u7|mADDR[19]~26_combout\,
	combout => \u7|mADDR[19]~11_combout\);

-- Location: LCFF_X12_Y19_N1
\u8|control1|timer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[0]~16_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(0));

-- Location: LCFF_X12_Y19_N3
\u8|control1|timer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[1]~18_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(1));

-- Location: LCFF_X12_Y19_N5
\u8|control1|timer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[2]~20_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(2));

-- Location: LCFF_X12_Y19_N7
\u8|control1|timer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[3]~22_combout\,
	sdata => \u8|command1|REF_ACK~_wirecell_combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(3));

-- Location: LCFF_X12_Y19_N9
\u8|control1|timer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[4]~24_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(4));

-- Location: LCFF_X12_Y19_N11
\u8|control1|timer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[5]~26_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(5));

-- Location: LCFF_X12_Y19_N13
\u8|control1|timer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[6]~28_combout\,
	sdata => \u8|command1|REF_ACK~_wirecell_combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(6));

-- Location: LCFF_X12_Y19_N15
\u8|control1|timer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[7]~30_combout\,
	sdata => \u8|command1|REF_ACK~_wirecell_combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(7));

-- Location: LCFF_X12_Y19_N17
\u8|control1|timer[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[8]~32_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(8));

-- Location: LCFF_X12_Y19_N19
\u8|control1|timer[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[9]~34_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(9));

-- Location: LCFF_X12_Y19_N21
\u8|control1|timer[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[10]~36_combout\,
	sdata => VCC,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(10));

-- Location: LCFF_X12_Y19_N23
\u8|control1|timer[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[11]~38_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(11));

-- Location: LCFF_X12_Y19_N25
\u8|control1|timer[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[12]~40_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(12));

-- Location: LCFF_X12_Y19_N27
\u8|control1|timer[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[13]~42_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(13));

-- Location: LCFF_X12_Y19_N29
\u8|control1|timer[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[14]~44_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(14));

-- Location: LCFF_X12_Y19_N31
\u8|control1|timer[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|timer[15]~46_combout\,
	sdata => \~GND~combout\,
	sload => \u8|control1|REF_REQ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|timer\(15));

-- Location: LCFF_X11_Y18_N11
\u8|command1|ex_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|ex_write~0_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|ex_write~regout\);

-- Location: LCFF_X21_Y17_N7
\u8|rRD2_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[11]~25_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(11));

-- Location: LCFF_X23_Y17_N13
\u8|rRD1_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[14]~31_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(14));

-- Location: LCFF_X21_Y17_N13
\u8|rRD2_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[14]~31_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(14));

-- Location: LCCOMB_X19_Y17_N18
\u8|mADDR[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[14]~6_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|mADDR[14]~21_combout\)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD1_ADDR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mADDR[14]~21_combout\,
	datab => \u8|rRD1_ADDR\(14),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[14]~6_combout\);

-- Location: LCFF_X23_Y17_N17
\u8|rRD1_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[16]~35_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(16));

-- Location: LCFF_X57_Y11_N7
\u3|rBlue[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rBlue[7]~3_combout\,
	sdata => \u3|rBlue~20_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u3|rBlue[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rBlue\(7));

-- Location: LCFF_X56_Y11_N31
\u3|rBlue[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rBlue[8]~4_combout\,
	sdata => \u3|rBlue~22_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u3|rBlue[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rBlue\(8));

-- Location: LCFF_X56_Y11_N29
\u3|rBlue[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rBlue[10]~6_combout\,
	sdata => \u3|rBlue~26_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u3|rBlue[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rBlue\(10));

-- Location: LCFF_X60_Y10_N31
\u3|rGreen[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[9]~1_combout\,
	sdata => \u3|Add0~23_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(9));

-- Location: LCCOMB_X52_Y17_N6
\u11|u0|mI2S_CLK_DIV[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[3]~22_combout\ = (\u11|u0|mI2S_CLK_DIV\(3) & (!\u11|u0|mI2S_CLK_DIV[2]~21\)) # (!\u11|u0|mI2S_CLK_DIV\(3) & ((\u11|u0|mI2S_CLK_DIV[2]~21\) # (GND)))
-- \u11|u0|mI2S_CLK_DIV[3]~23\ = CARRY((!\u11|u0|mI2S_CLK_DIV[2]~21\) # (!\u11|u0|mI2S_CLK_DIV\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mI2S_CLK_DIV\(3),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[2]~21\,
	combout => \u11|u0|mI2S_CLK_DIV[3]~22_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[3]~23\);

-- Location: LCCOMB_X52_Y17_N10
\u11|u0|mI2S_CLK_DIV[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[5]~26_combout\ = (\u11|u0|mI2S_CLK_DIV\(5) & (!\u11|u0|mI2S_CLK_DIV[4]~25\)) # (!\u11|u0|mI2S_CLK_DIV\(5) & ((\u11|u0|mI2S_CLK_DIV[4]~25\) # (GND)))
-- \u11|u0|mI2S_CLK_DIV[5]~27\ = CARRY((!\u11|u0|mI2S_CLK_DIV[4]~25\) # (!\u11|u0|mI2S_CLK_DIV\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mI2S_CLK_DIV\(5),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[4]~25\,
	combout => \u11|u0|mI2S_CLK_DIV[5]~26_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[5]~27\);

-- Location: LCCOMB_X52_Y17_N12
\u11|u0|mI2S_CLK_DIV[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[6]~28_combout\ = (\u11|u0|mI2S_CLK_DIV\(6) & (\u11|u0|mI2S_CLK_DIV[5]~27\ $ (GND))) # (!\u11|u0|mI2S_CLK_DIV\(6) & (!\u11|u0|mI2S_CLK_DIV[5]~27\ & VCC))
-- \u11|u0|mI2S_CLK_DIV[6]~29\ = CARRY((\u11|u0|mI2S_CLK_DIV\(6) & !\u11|u0|mI2S_CLK_DIV[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mI2S_CLK_DIV\(6),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[5]~27\,
	combout => \u11|u0|mI2S_CLK_DIV[6]~28_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[6]~29\);

-- Location: LCCOMB_X52_Y17_N16
\u11|u0|mI2S_CLK_DIV[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[8]~32_combout\ = (\u11|u0|mI2S_CLK_DIV\(8) & (\u11|u0|mI2S_CLK_DIV[7]~31\ $ (GND))) # (!\u11|u0|mI2S_CLK_DIV\(8) & (!\u11|u0|mI2S_CLK_DIV[7]~31\ & VCC))
-- \u11|u0|mI2S_CLK_DIV[8]~33\ = CARRY((\u11|u0|mI2S_CLK_DIV\(8) & !\u11|u0|mI2S_CLK_DIV[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mI2S_CLK_DIV\(8),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[7]~31\,
	combout => \u11|u0|mI2S_CLK_DIV[8]~32_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[8]~33\);

-- Location: LCCOMB_X52_Y17_N20
\u11|u0|mI2S_CLK_DIV[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[10]~36_combout\ = (\u11|u0|mI2S_CLK_DIV\(10) & (\u11|u0|mI2S_CLK_DIV[9]~35\ $ (GND))) # (!\u11|u0|mI2S_CLK_DIV\(10) & (!\u11|u0|mI2S_CLK_DIV[9]~35\ & VCC))
-- \u11|u0|mI2S_CLK_DIV[10]~37\ = CARRY((\u11|u0|mI2S_CLK_DIV\(10) & !\u11|u0|mI2S_CLK_DIV[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mI2S_CLK_DIV\(10),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[9]~35\,
	combout => \u11|u0|mI2S_CLK_DIV[10]~36_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[10]~37\);

-- Location: LCCOMB_X52_Y17_N28
\u11|u0|mI2S_CLK_DIV[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[14]~44_combout\ = (\u11|u0|mI2S_CLK_DIV\(14) & (\u11|u0|mI2S_CLK_DIV[13]~43\ $ (GND))) # (!\u11|u0|mI2S_CLK_DIV\(14) & (!\u11|u0|mI2S_CLK_DIV[13]~43\ & VCC))
-- \u11|u0|mI2S_CLK_DIV[14]~45\ = CARRY((\u11|u0|mI2S_CLK_DIV\(14) & !\u11|u0|mI2S_CLK_DIV[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mI2S_CLK_DIV\(14),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[13]~43\,
	combout => \u11|u0|mI2S_CLK_DIV[14]~44_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[14]~45\);

-- Location: LCCOMB_X52_Y17_N30
\u11|u0|mI2S_CLK_DIV[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[15]~46_combout\ = \u11|u0|mI2S_CLK_DIV[14]~45\ $ (\u11|u0|mI2S_CLK_DIV\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|mI2S_CLK_DIV\(15),
	cin => \u11|u0|mI2S_CLK_DIV[14]~45\,
	combout => \u11|u0|mI2S_CLK_DIV[15]~46_combout\);

-- Location: LCCOMB_X38_Y21_N10
\u10|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~2_combout\ = (\u10|x_cnt\(1) & (!\u10|Add0~1\)) # (!\u10|x_cnt\(1) & ((\u10|Add0~1\) # (GND)))
-- \u10|Add0~3\ = CARRY((!\u10|Add0~1\) # (!\u10|x_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(1),
	datad => VCC,
	cin => \u10|Add0~1\,
	combout => \u10|Add0~2_combout\,
	cout => \u10|Add0~3\);

-- Location: LCCOMB_X60_Y25_N12
\u9|combo_cnt[2]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[2]~29_combout\ = (\u9|combo_cnt\(2) & (\u9|combo_cnt[1]~28\ $ (GND))) # (!\u9|combo_cnt\(2) & (!\u9|combo_cnt[1]~28\ & VCC))
-- \u9|combo_cnt[2]~30\ = CARRY((\u9|combo_cnt\(2) & !\u9|combo_cnt[1]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(2),
	datad => VCC,
	cin => \u9|combo_cnt[1]~28\,
	combout => \u9|combo_cnt[2]~29_combout\,
	cout => \u9|combo_cnt[2]~30\);

-- Location: LCCOMB_X60_Y25_N20
\u9|combo_cnt[6]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[6]~37_combout\ = (\u9|combo_cnt\(6) & (\u9|combo_cnt[5]~36\ $ (GND))) # (!\u9|combo_cnt\(6) & (!\u9|combo_cnt[5]~36\ & VCC))
-- \u9|combo_cnt[6]~38\ = CARRY((\u9|combo_cnt\(6) & !\u9|combo_cnt[5]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(6),
	datad => VCC,
	cin => \u9|combo_cnt[5]~36\,
	combout => \u9|combo_cnt[6]~37_combout\,
	cout => \u9|combo_cnt[6]~38\);

-- Location: LCCOMB_X60_Y24_N6
\u9|combo_cnt[15]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[15]~55_combout\ = (\u9|combo_cnt\(15) & (!\u9|combo_cnt[14]~54\)) # (!\u9|combo_cnt\(15) & ((\u9|combo_cnt[14]~54\) # (GND)))
-- \u9|combo_cnt[15]~56\ = CARRY((!\u9|combo_cnt[14]~54\) # (!\u9|combo_cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(15),
	datad => VCC,
	cin => \u9|combo_cnt[14]~54\,
	combout => \u9|combo_cnt[15]~55_combout\,
	cout => \u9|combo_cnt[15]~56\);

-- Location: LCCOMB_X60_Y24_N12
\u9|combo_cnt[18]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[18]~61_combout\ = (\u9|combo_cnt\(18) & (\u9|combo_cnt[17]~60\ $ (GND))) # (!\u9|combo_cnt\(18) & (!\u9|combo_cnt[17]~60\ & VCC))
-- \u9|combo_cnt[18]~62\ = CARRY((\u9|combo_cnt\(18) & !\u9|combo_cnt[17]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(18),
	datad => VCC,
	cin => \u9|combo_cnt[17]~60\,
	combout => \u9|combo_cnt[18]~61_combout\,
	cout => \u9|combo_cnt[18]~62\);

-- Location: LCCOMB_X60_Y24_N20
\u9|combo_cnt[22]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[22]~69_combout\ = (\u9|combo_cnt\(22) & (\u9|combo_cnt[21]~68\ $ (GND))) # (!\u9|combo_cnt\(22) & (!\u9|combo_cnt[21]~68\ & VCC))
-- \u9|combo_cnt[22]~70\ = CARRY((\u9|combo_cnt\(22) & !\u9|combo_cnt[21]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(22),
	datad => VCC,
	cin => \u9|combo_cnt[21]~68\,
	combout => \u9|combo_cnt[22]~69_combout\,
	cout => \u9|combo_cnt[22]~70\);

-- Location: LCCOMB_X59_Y25_N6
\u9|mI2C_CLK_DIV[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[3]~22_combout\ = (\u9|mI2C_CLK_DIV\(3) & (!\u9|mI2C_CLK_DIV[2]~21\)) # (!\u9|mI2C_CLK_DIV\(3) & ((\u9|mI2C_CLK_DIV[2]~21\) # (GND)))
-- \u9|mI2C_CLK_DIV[3]~23\ = CARRY((!\u9|mI2C_CLK_DIV[2]~21\) # (!\u9|mI2C_CLK_DIV\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_CLK_DIV\(3),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[2]~21\,
	combout => \u9|mI2C_CLK_DIV[3]~22_combout\,
	cout => \u9|mI2C_CLK_DIV[3]~23\);

-- Location: LCCOMB_X59_Y25_N16
\u9|mI2C_CLK_DIV[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[8]~32_combout\ = (\u9|mI2C_CLK_DIV\(8) & (\u9|mI2C_CLK_DIV[7]~31\ $ (GND))) # (!\u9|mI2C_CLK_DIV\(8) & (!\u9|mI2C_CLK_DIV[7]~31\ & VCC))
-- \u9|mI2C_CLK_DIV[8]~33\ = CARRY((\u9|mI2C_CLK_DIV\(8) & !\u9|mI2C_CLK_DIV[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_CLK_DIV\(8),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[7]~31\,
	combout => \u9|mI2C_CLK_DIV[8]~32_combout\,
	cout => \u9|mI2C_CLK_DIV[8]~33\);

-- Location: LCCOMB_X59_Y25_N22
\u9|mI2C_CLK_DIV[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[11]~38_combout\ = (\u9|mI2C_CLK_DIV\(11) & (!\u9|mI2C_CLK_DIV[10]~37\)) # (!\u9|mI2C_CLK_DIV\(11) & ((\u9|mI2C_CLK_DIV[10]~37\) # (GND)))
-- \u9|mI2C_CLK_DIV[11]~39\ = CARRY((!\u9|mI2C_CLK_DIV[10]~37\) # (!\u9|mI2C_CLK_DIV\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|mI2C_CLK_DIV\(11),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[10]~37\,
	combout => \u9|mI2C_CLK_DIV[11]~38_combout\,
	cout => \u9|mI2C_CLK_DIV[11]~39\);

-- Location: LCCOMB_X59_Y25_N24
\u9|mI2C_CLK_DIV[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[12]~40_combout\ = (\u9|mI2C_CLK_DIV\(12) & (\u9|mI2C_CLK_DIV[11]~39\ $ (GND))) # (!\u9|mI2C_CLK_DIV\(12) & (!\u9|mI2C_CLK_DIV[11]~39\ & VCC))
-- \u9|mI2C_CLK_DIV[12]~41\ = CARRY((\u9|mI2C_CLK_DIV\(12) & !\u9|mI2C_CLK_DIV[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_CLK_DIV\(12),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[11]~39\,
	combout => \u9|mI2C_CLK_DIV[12]~40_combout\,
	cout => \u9|mI2C_CLK_DIV[12]~41\);

-- Location: LCCOMB_X59_Y25_N26
\u9|mI2C_CLK_DIV[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[13]~42_combout\ = (\u9|mI2C_CLK_DIV\(13) & (!\u9|mI2C_CLK_DIV[12]~41\)) # (!\u9|mI2C_CLK_DIV\(13) & ((\u9|mI2C_CLK_DIV[12]~41\) # (GND)))
-- \u9|mI2C_CLK_DIV[13]~43\ = CARRY((!\u9|mI2C_CLK_DIV[12]~41\) # (!\u9|mI2C_CLK_DIV\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|mI2C_CLK_DIV\(13),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[12]~41\,
	combout => \u9|mI2C_CLK_DIV[13]~42_combout\,
	cout => \u9|mI2C_CLK_DIV[13]~43\);

-- Location: LCCOMB_X59_Y25_N28
\u9|mI2C_CLK_DIV[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[14]~44_combout\ = (\u9|mI2C_CLK_DIV\(14) & (\u9|mI2C_CLK_DIV[13]~43\ $ (GND))) # (!\u9|mI2C_CLK_DIV\(14) & (!\u9|mI2C_CLK_DIV[13]~43\ & VCC))
-- \u9|mI2C_CLK_DIV[14]~45\ = CARRY((\u9|mI2C_CLK_DIV\(14) & !\u9|mI2C_CLK_DIV[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|mI2C_CLK_DIV\(14),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[13]~43\,
	combout => \u9|mI2C_CLK_DIV[14]~44_combout\,
	cout => \u9|mI2C_CLK_DIV[14]~45\);

-- Location: LCCOMB_X59_Y25_N30
\u9|mI2C_CLK_DIV[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[15]~46_combout\ = \u9|mI2C_CLK_DIV[14]~45\ $ (\u9|mI2C_CLK_DIV\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u9|mI2C_CLK_DIV\(15),
	cin => \u9|mI2C_CLK_DIV[14]~45\,
	combout => \u9|mI2C_CLK_DIV[15]~46_combout\);

-- Location: LCCOMB_X12_Y13_N0
\u7|control1|timer[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[0]~16_combout\ = \u7|control1|timer\(0) $ (VCC)
-- \u7|control1|timer[0]~17\ = CARRY(\u7|control1|timer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(0),
	datad => VCC,
	combout => \u7|control1|timer[0]~16_combout\,
	cout => \u7|control1|timer[0]~17\);

-- Location: LCCOMB_X12_Y13_N2
\u7|control1|timer[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[1]~18_combout\ = (\u7|control1|timer\(1) & (\u7|control1|timer[0]~17\ & VCC)) # (!\u7|control1|timer\(1) & (!\u7|control1|timer[0]~17\))
-- \u7|control1|timer[1]~19\ = CARRY((!\u7|control1|timer\(1) & !\u7|control1|timer[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(1),
	datad => VCC,
	cin => \u7|control1|timer[0]~17\,
	combout => \u7|control1|timer[1]~18_combout\,
	cout => \u7|control1|timer[1]~19\);

-- Location: LCCOMB_X12_Y13_N4
\u7|control1|timer[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[2]~20_combout\ = (\u7|control1|timer\(2) & ((GND) # (!\u7|control1|timer[1]~19\))) # (!\u7|control1|timer\(2) & (\u7|control1|timer[1]~19\ $ (GND)))
-- \u7|control1|timer[2]~21\ = CARRY((\u7|control1|timer\(2)) # (!\u7|control1|timer[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(2),
	datad => VCC,
	cin => \u7|control1|timer[1]~19\,
	combout => \u7|control1|timer[2]~20_combout\,
	cout => \u7|control1|timer[2]~21\);

-- Location: LCCOMB_X12_Y13_N6
\u7|control1|timer[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[3]~22_combout\ = (\u7|control1|timer\(3) & (\u7|control1|timer[2]~21\ & VCC)) # (!\u7|control1|timer\(3) & (!\u7|control1|timer[2]~21\))
-- \u7|control1|timer[3]~23\ = CARRY((!\u7|control1|timer\(3) & !\u7|control1|timer[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(3),
	datad => VCC,
	cin => \u7|control1|timer[2]~21\,
	combout => \u7|control1|timer[3]~22_combout\,
	cout => \u7|control1|timer[3]~23\);

-- Location: LCCOMB_X12_Y13_N8
\u7|control1|timer[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[4]~24_combout\ = (\u7|control1|timer\(4) & ((GND) # (!\u7|control1|timer[3]~23\))) # (!\u7|control1|timer\(4) & (\u7|control1|timer[3]~23\ $ (GND)))
-- \u7|control1|timer[4]~25\ = CARRY((\u7|control1|timer\(4)) # (!\u7|control1|timer[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(4),
	datad => VCC,
	cin => \u7|control1|timer[3]~23\,
	combout => \u7|control1|timer[4]~24_combout\,
	cout => \u7|control1|timer[4]~25\);

-- Location: LCCOMB_X12_Y13_N10
\u7|control1|timer[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[5]~26_combout\ = (\u7|control1|timer\(5) & (\u7|control1|timer[4]~25\ & VCC)) # (!\u7|control1|timer\(5) & (!\u7|control1|timer[4]~25\))
-- \u7|control1|timer[5]~27\ = CARRY((!\u7|control1|timer\(5) & !\u7|control1|timer[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(5),
	datad => VCC,
	cin => \u7|control1|timer[4]~25\,
	combout => \u7|control1|timer[5]~26_combout\,
	cout => \u7|control1|timer[5]~27\);

-- Location: LCCOMB_X12_Y13_N12
\u7|control1|timer[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[6]~28_combout\ = (\u7|control1|timer\(6) & ((GND) # (!\u7|control1|timer[5]~27\))) # (!\u7|control1|timer\(6) & (\u7|control1|timer[5]~27\ $ (GND)))
-- \u7|control1|timer[6]~29\ = CARRY((\u7|control1|timer\(6)) # (!\u7|control1|timer[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(6),
	datad => VCC,
	cin => \u7|control1|timer[5]~27\,
	combout => \u7|control1|timer[6]~28_combout\,
	cout => \u7|control1|timer[6]~29\);

-- Location: LCCOMB_X12_Y13_N14
\u7|control1|timer[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[7]~30_combout\ = (\u7|control1|timer\(7) & (\u7|control1|timer[6]~29\ & VCC)) # (!\u7|control1|timer\(7) & (!\u7|control1|timer[6]~29\))
-- \u7|control1|timer[7]~31\ = CARRY((!\u7|control1|timer\(7) & !\u7|control1|timer[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(7),
	datad => VCC,
	cin => \u7|control1|timer[6]~29\,
	combout => \u7|control1|timer[7]~30_combout\,
	cout => \u7|control1|timer[7]~31\);

-- Location: LCCOMB_X12_Y13_N16
\u7|control1|timer[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[8]~32_combout\ = (\u7|control1|timer\(8) & ((GND) # (!\u7|control1|timer[7]~31\))) # (!\u7|control1|timer\(8) & (\u7|control1|timer[7]~31\ $ (GND)))
-- \u7|control1|timer[8]~33\ = CARRY((\u7|control1|timer\(8)) # (!\u7|control1|timer[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(8),
	datad => VCC,
	cin => \u7|control1|timer[7]~31\,
	combout => \u7|control1|timer[8]~32_combout\,
	cout => \u7|control1|timer[8]~33\);

-- Location: LCCOMB_X12_Y13_N18
\u7|control1|timer[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[9]~34_combout\ = (\u7|control1|timer\(9) & (\u7|control1|timer[8]~33\ & VCC)) # (!\u7|control1|timer\(9) & (!\u7|control1|timer[8]~33\))
-- \u7|control1|timer[9]~35\ = CARRY((!\u7|control1|timer\(9) & !\u7|control1|timer[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(9),
	datad => VCC,
	cin => \u7|control1|timer[8]~33\,
	combout => \u7|control1|timer[9]~34_combout\,
	cout => \u7|control1|timer[9]~35\);

-- Location: LCCOMB_X12_Y13_N20
\u7|control1|timer[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[10]~36_combout\ = (\u7|control1|timer\(10) & ((GND) # (!\u7|control1|timer[9]~35\))) # (!\u7|control1|timer\(10) & (\u7|control1|timer[9]~35\ $ (GND)))
-- \u7|control1|timer[10]~37\ = CARRY((\u7|control1|timer\(10)) # (!\u7|control1|timer[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(10),
	datad => VCC,
	cin => \u7|control1|timer[9]~35\,
	combout => \u7|control1|timer[10]~36_combout\,
	cout => \u7|control1|timer[10]~37\);

-- Location: LCCOMB_X12_Y13_N22
\u7|control1|timer[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[11]~38_combout\ = (\u7|control1|timer\(11) & (\u7|control1|timer[10]~37\ & VCC)) # (!\u7|control1|timer\(11) & (!\u7|control1|timer[10]~37\))
-- \u7|control1|timer[11]~39\ = CARRY((!\u7|control1|timer\(11) & !\u7|control1|timer[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(11),
	datad => VCC,
	cin => \u7|control1|timer[10]~37\,
	combout => \u7|control1|timer[11]~38_combout\,
	cout => \u7|control1|timer[11]~39\);

-- Location: LCCOMB_X12_Y13_N24
\u7|control1|timer[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[12]~40_combout\ = (\u7|control1|timer\(12) & ((GND) # (!\u7|control1|timer[11]~39\))) # (!\u7|control1|timer\(12) & (\u7|control1|timer[11]~39\ $ (GND)))
-- \u7|control1|timer[12]~41\ = CARRY((\u7|control1|timer\(12)) # (!\u7|control1|timer[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(12),
	datad => VCC,
	cin => \u7|control1|timer[11]~39\,
	combout => \u7|control1|timer[12]~40_combout\,
	cout => \u7|control1|timer[12]~41\);

-- Location: LCCOMB_X12_Y13_N26
\u7|control1|timer[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[13]~42_combout\ = (\u7|control1|timer\(13) & (\u7|control1|timer[12]~41\ & VCC)) # (!\u7|control1|timer\(13) & (!\u7|control1|timer[12]~41\))
-- \u7|control1|timer[13]~43\ = CARRY((!\u7|control1|timer\(13) & !\u7|control1|timer[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(13),
	datad => VCC,
	cin => \u7|control1|timer[12]~41\,
	combout => \u7|control1|timer[13]~42_combout\,
	cout => \u7|control1|timer[13]~43\);

-- Location: LCCOMB_X12_Y13_N28
\u7|control1|timer[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[14]~44_combout\ = (\u7|control1|timer\(14) & ((GND) # (!\u7|control1|timer[13]~43\))) # (!\u7|control1|timer\(14) & (\u7|control1|timer[13]~43\ $ (GND)))
-- \u7|control1|timer[14]~45\ = CARRY((\u7|control1|timer\(14)) # (!\u7|control1|timer[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|timer\(14),
	datad => VCC,
	cin => \u7|control1|timer[13]~43\,
	combout => \u7|control1|timer[14]~44_combout\,
	cout => \u7|control1|timer[14]~45\);

-- Location: LCCOMB_X12_Y13_N30
\u7|control1|timer[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|timer[15]~46_combout\ = \u7|control1|timer[14]~45\ $ (!\u7|control1|timer\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|control1|timer\(15),
	cin => \u7|control1|timer[14]~45\,
	combout => \u7|control1|timer[15]~46_combout\);

-- Location: LCCOMB_X9_Y14_N2
\u7|control1|init_timer[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[1]~15_combout\ = (\u7|control1|init_timer\(1) & (\u7|control1|init_timer\(0) $ (VCC))) # (!\u7|control1|init_timer\(1) & (\u7|control1|init_timer\(0) & VCC))
-- \u7|control1|init_timer[1]~16\ = CARRY((\u7|control1|init_timer\(1) & \u7|control1|init_timer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(1),
	datab => \u7|control1|init_timer\(0),
	datad => VCC,
	combout => \u7|control1|init_timer[1]~15_combout\,
	cout => \u7|control1|init_timer[1]~16\);

-- Location: LCCOMB_X18_Y12_N10
\u7|rRD1_ADDR[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[13]~29_combout\ = (\u7|rRD1_ADDR\(13) & (!\u7|rRD1_ADDR[12]~28\)) # (!\u7|rRD1_ADDR\(13) & ((\u7|rRD1_ADDR[12]~28\) # (GND)))
-- \u7|rRD1_ADDR[13]~30\ = CARRY((!\u7|rRD1_ADDR[12]~28\) # (!\u7|rRD1_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(13),
	datad => VCC,
	cin => \u7|rRD1_ADDR[12]~28\,
	combout => \u7|rRD1_ADDR[13]~29_combout\,
	cout => \u7|rRD1_ADDR[13]~30\);

-- Location: LCCOMB_X18_Y12_N12
\u7|rRD1_ADDR[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[14]~31_combout\ = (\u7|rRD1_ADDR\(14) & (\u7|rRD1_ADDR[13]~30\ $ (GND))) # (!\u7|rRD1_ADDR\(14) & (!\u7|rRD1_ADDR[13]~30\ & VCC))
-- \u7|rRD1_ADDR[14]~32\ = CARRY((\u7|rRD1_ADDR\(14) & !\u7|rRD1_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(14),
	datad => VCC,
	cin => \u7|rRD1_ADDR[13]~30\,
	combout => \u7|rRD1_ADDR[14]~31_combout\,
	cout => \u7|rRD1_ADDR[14]~32\);

-- Location: LCCOMB_X12_Y19_N0
\u8|control1|timer[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[0]~16_combout\ = \u8|control1|timer\(0) $ (VCC)
-- \u8|control1|timer[0]~17\ = CARRY(\u8|control1|timer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|control1|timer\(0),
	datad => VCC,
	combout => \u8|control1|timer[0]~16_combout\,
	cout => \u8|control1|timer[0]~17\);

-- Location: LCCOMB_X12_Y19_N2
\u8|control1|timer[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[1]~18_combout\ = (\u8|control1|timer\(1) & (\u8|control1|timer[0]~17\ & VCC)) # (!\u8|control1|timer\(1) & (!\u8|control1|timer[0]~17\))
-- \u8|control1|timer[1]~19\ = CARRY((!\u8|control1|timer\(1) & !\u8|control1|timer[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|control1|timer\(1),
	datad => VCC,
	cin => \u8|control1|timer[0]~17\,
	combout => \u8|control1|timer[1]~18_combout\,
	cout => \u8|control1|timer[1]~19\);

-- Location: LCCOMB_X12_Y19_N4
\u8|control1|timer[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[2]~20_combout\ = (\u8|control1|timer\(2) & ((GND) # (!\u8|control1|timer[1]~19\))) # (!\u8|control1|timer\(2) & (\u8|control1|timer[1]~19\ $ (GND)))
-- \u8|control1|timer[2]~21\ = CARRY((\u8|control1|timer\(2)) # (!\u8|control1|timer[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|control1|timer\(2),
	datad => VCC,
	cin => \u8|control1|timer[1]~19\,
	combout => \u8|control1|timer[2]~20_combout\,
	cout => \u8|control1|timer[2]~21\);

-- Location: LCCOMB_X12_Y19_N6
\u8|control1|timer[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[3]~22_combout\ = (\u8|control1|timer\(3) & (\u8|control1|timer[2]~21\ & VCC)) # (!\u8|control1|timer\(3) & (!\u8|control1|timer[2]~21\))
-- \u8|control1|timer[3]~23\ = CARRY((!\u8|control1|timer\(3) & !\u8|control1|timer[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|timer\(3),
	datad => VCC,
	cin => \u8|control1|timer[2]~21\,
	combout => \u8|control1|timer[3]~22_combout\,
	cout => \u8|control1|timer[3]~23\);

-- Location: LCCOMB_X12_Y19_N8
\u8|control1|timer[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[4]~24_combout\ = (\u8|control1|timer\(4) & ((GND) # (!\u8|control1|timer[3]~23\))) # (!\u8|control1|timer\(4) & (\u8|control1|timer[3]~23\ $ (GND)))
-- \u8|control1|timer[4]~25\ = CARRY((\u8|control1|timer\(4)) # (!\u8|control1|timer[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|control1|timer\(4),
	datad => VCC,
	cin => \u8|control1|timer[3]~23\,
	combout => \u8|control1|timer[4]~24_combout\,
	cout => \u8|control1|timer[4]~25\);

-- Location: LCCOMB_X12_Y19_N10
\u8|control1|timer[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[5]~26_combout\ = (\u8|control1|timer\(5) & (\u8|control1|timer[4]~25\ & VCC)) # (!\u8|control1|timer\(5) & (!\u8|control1|timer[4]~25\))
-- \u8|control1|timer[5]~27\ = CARRY((!\u8|control1|timer\(5) & !\u8|control1|timer[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|timer\(5),
	datad => VCC,
	cin => \u8|control1|timer[4]~25\,
	combout => \u8|control1|timer[5]~26_combout\,
	cout => \u8|control1|timer[5]~27\);

-- Location: LCCOMB_X12_Y19_N12
\u8|control1|timer[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[6]~28_combout\ = (\u8|control1|timer\(6) & ((GND) # (!\u8|control1|timer[5]~27\))) # (!\u8|control1|timer\(6) & (\u8|control1|timer[5]~27\ $ (GND)))
-- \u8|control1|timer[6]~29\ = CARRY((\u8|control1|timer\(6)) # (!\u8|control1|timer[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|timer\(6),
	datad => VCC,
	cin => \u8|control1|timer[5]~27\,
	combout => \u8|control1|timer[6]~28_combout\,
	cout => \u8|control1|timer[6]~29\);

-- Location: LCCOMB_X12_Y19_N14
\u8|control1|timer[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[7]~30_combout\ = (\u8|control1|timer\(7) & (\u8|control1|timer[6]~29\ & VCC)) # (!\u8|control1|timer\(7) & (!\u8|control1|timer[6]~29\))
-- \u8|control1|timer[7]~31\ = CARRY((!\u8|control1|timer\(7) & !\u8|control1|timer[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|control1|timer\(7),
	datad => VCC,
	cin => \u8|control1|timer[6]~29\,
	combout => \u8|control1|timer[7]~30_combout\,
	cout => \u8|control1|timer[7]~31\);

-- Location: LCCOMB_X12_Y19_N16
\u8|control1|timer[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[8]~32_combout\ = (\u8|control1|timer\(8) & ((GND) # (!\u8|control1|timer[7]~31\))) # (!\u8|control1|timer\(8) & (\u8|control1|timer[7]~31\ $ (GND)))
-- \u8|control1|timer[8]~33\ = CARRY((\u8|control1|timer\(8)) # (!\u8|control1|timer[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|timer\(8),
	datad => VCC,
	cin => \u8|control1|timer[7]~31\,
	combout => \u8|control1|timer[8]~32_combout\,
	cout => \u8|control1|timer[8]~33\);

-- Location: LCCOMB_X12_Y19_N18
\u8|control1|timer[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[9]~34_combout\ = (\u8|control1|timer\(9) & (\u8|control1|timer[8]~33\ & VCC)) # (!\u8|control1|timer\(9) & (!\u8|control1|timer[8]~33\))
-- \u8|control1|timer[9]~35\ = CARRY((!\u8|control1|timer\(9) & !\u8|control1|timer[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|control1|timer\(9),
	datad => VCC,
	cin => \u8|control1|timer[8]~33\,
	combout => \u8|control1|timer[9]~34_combout\,
	cout => \u8|control1|timer[9]~35\);

-- Location: LCCOMB_X12_Y19_N20
\u8|control1|timer[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[10]~36_combout\ = (\u8|control1|timer\(10) & ((GND) # (!\u8|control1|timer[9]~35\))) # (!\u8|control1|timer\(10) & (\u8|control1|timer[9]~35\ $ (GND)))
-- \u8|control1|timer[10]~37\ = CARRY((\u8|control1|timer\(10)) # (!\u8|control1|timer[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|timer\(10),
	datad => VCC,
	cin => \u8|control1|timer[9]~35\,
	combout => \u8|control1|timer[10]~36_combout\,
	cout => \u8|control1|timer[10]~37\);

-- Location: LCCOMB_X12_Y19_N22
\u8|control1|timer[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[11]~38_combout\ = (\u8|control1|timer\(11) & (\u8|control1|timer[10]~37\ & VCC)) # (!\u8|control1|timer\(11) & (!\u8|control1|timer[10]~37\))
-- \u8|control1|timer[11]~39\ = CARRY((!\u8|control1|timer\(11) & !\u8|control1|timer[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|control1|timer\(11),
	datad => VCC,
	cin => \u8|control1|timer[10]~37\,
	combout => \u8|control1|timer[11]~38_combout\,
	cout => \u8|control1|timer[11]~39\);

-- Location: LCCOMB_X12_Y19_N24
\u8|control1|timer[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[12]~40_combout\ = (\u8|control1|timer\(12) & ((GND) # (!\u8|control1|timer[11]~39\))) # (!\u8|control1|timer\(12) & (\u8|control1|timer[11]~39\ $ (GND)))
-- \u8|control1|timer[12]~41\ = CARRY((\u8|control1|timer\(12)) # (!\u8|control1|timer[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|timer\(12),
	datad => VCC,
	cin => \u8|control1|timer[11]~39\,
	combout => \u8|control1|timer[12]~40_combout\,
	cout => \u8|control1|timer[12]~41\);

-- Location: LCCOMB_X12_Y19_N26
\u8|control1|timer[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[13]~42_combout\ = (\u8|control1|timer\(13) & (\u8|control1|timer[12]~41\ & VCC)) # (!\u8|control1|timer\(13) & (!\u8|control1|timer[12]~41\))
-- \u8|control1|timer[13]~43\ = CARRY((!\u8|control1|timer\(13) & !\u8|control1|timer[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|control1|timer\(13),
	datad => VCC,
	cin => \u8|control1|timer[12]~41\,
	combout => \u8|control1|timer[13]~42_combout\,
	cout => \u8|control1|timer[13]~43\);

-- Location: LCCOMB_X12_Y19_N28
\u8|control1|timer[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[14]~44_combout\ = (\u8|control1|timer\(14) & ((GND) # (!\u8|control1|timer[13]~43\))) # (!\u8|control1|timer\(14) & (\u8|control1|timer[13]~43\ $ (GND)))
-- \u8|control1|timer[14]~45\ = CARRY((\u8|control1|timer\(14)) # (!\u8|control1|timer[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|control1|timer\(14),
	datad => VCC,
	cin => \u8|control1|timer[13]~43\,
	combout => \u8|control1|timer[14]~44_combout\,
	cout => \u8|control1|timer[14]~45\);

-- Location: LCCOMB_X12_Y19_N30
\u8|control1|timer[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|timer[15]~46_combout\ = \u8|control1|timer[14]~45\ $ (!\u8|control1|timer\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u8|control1|timer\(15),
	cin => \u8|control1|timer[14]~45\,
	combout => \u8|control1|timer[15]~46_combout\);

-- Location: LCCOMB_X21_Y17_N6
\u8|rRD2_ADDR[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[11]~25_combout\ = (\u8|rRD2_ADDR\(11) & (!\u8|rRD2_ADDR[10]~24\)) # (!\u8|rRD2_ADDR\(11) & ((\u8|rRD2_ADDR[10]~24\) # (GND)))
-- \u8|rRD2_ADDR[11]~26\ = CARRY((!\u8|rRD2_ADDR[10]~24\) # (!\u8|rRD2_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(11),
	datad => VCC,
	cin => \u8|rRD2_ADDR[10]~24\,
	combout => \u8|rRD2_ADDR[11]~25_combout\,
	cout => \u8|rRD2_ADDR[11]~26\);

-- Location: LCCOMB_X23_Y17_N12
\u8|rRD1_ADDR[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[14]~31_combout\ = (\u8|rRD1_ADDR\(14) & (\u8|rRD1_ADDR[13]~30\ $ (GND))) # (!\u8|rRD1_ADDR\(14) & (!\u8|rRD1_ADDR[13]~30\ & VCC))
-- \u8|rRD1_ADDR[14]~32\ = CARRY((\u8|rRD1_ADDR\(14) & !\u8|rRD1_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(14),
	datad => VCC,
	cin => \u8|rRD1_ADDR[13]~30\,
	combout => \u8|rRD1_ADDR[14]~31_combout\,
	cout => \u8|rRD1_ADDR[14]~32\);

-- Location: LCCOMB_X21_Y17_N12
\u8|rRD2_ADDR[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[14]~31_combout\ = (\u8|rRD2_ADDR\(14) & (\u8|rRD2_ADDR[13]~30\ $ (GND))) # (!\u8|rRD2_ADDR\(14) & (!\u8|rRD2_ADDR[13]~30\ & VCC))
-- \u8|rRD2_ADDR[14]~32\ = CARRY((\u8|rRD2_ADDR\(14) & !\u8|rRD2_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(14),
	datad => VCC,
	cin => \u8|rRD2_ADDR[13]~30\,
	combout => \u8|rRD2_ADDR[14]~31_combout\,
	cout => \u8|rRD2_ADDR[14]~32\);

-- Location: LCCOMB_X23_Y17_N16
\u8|rRD1_ADDR[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[16]~35_combout\ = (\u8|rRD1_ADDR\(16) & (\u8|rRD1_ADDR[15]~34\ $ (GND))) # (!\u8|rRD1_ADDR\(16) & (!\u8|rRD1_ADDR[15]~34\ & VCC))
-- \u8|rRD1_ADDR[16]~36\ = CARRY((\u8|rRD1_ADDR\(16) & !\u8|rRD1_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(16),
	datad => VCC,
	cin => \u8|rRD1_ADDR[15]~34\,
	combout => \u8|rRD1_ADDR[16]~35_combout\,
	cout => \u8|rRD1_ADDR[16]~36\);

-- Location: LCFF_X50_Y5_N7
\TOTAL|arbiter|fValCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|fValCount[3]~14_combout\,
	sclr => \TOTAL|arbiter|rFval~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|fValCount\(3));

-- Location: LCFF_X50_Y5_N13
\TOTAL|arbiter|fValCount[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|fValCount[6]~20_combout\,
	sclr => \TOTAL|arbiter|rFval~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|fValCount\(6));

-- Location: LCCOMB_X53_Y9_N10
\TOTAL|r2g|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~0_combout\ = (\TOTAL|r2g|rRed\(2) & (\TOTAL|r2g|rRed\(4) $ (VCC))) # (!\TOTAL|r2g|rRed\(2) & (\TOTAL|r2g|rRed\(4) & VCC))
-- \TOTAL|r2g|Add0~1\ = CARRY((\TOTAL|r2g|rRed\(2) & \TOTAL|r2g|rRed\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rRed\(2),
	datab => \TOTAL|r2g|rRed\(4),
	datad => VCC,
	combout => \TOTAL|r2g|Add0~0_combout\,
	cout => \TOTAL|r2g|Add0~1\);

-- Location: LCCOMB_X53_Y9_N12
\TOTAL|r2g|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~2_combout\ = (\TOTAL|r2g|rRed\(3) & ((\TOTAL|r2g|rRed\(5) & (\TOTAL|r2g|Add0~1\ & VCC)) # (!\TOTAL|r2g|rRed\(5) & (!\TOTAL|r2g|Add0~1\)))) # (!\TOTAL|r2g|rRed\(3) & ((\TOTAL|r2g|rRed\(5) & (!\TOTAL|r2g|Add0~1\)) # (!\TOTAL|r2g|rRed\(5) & 
-- ((\TOTAL|r2g|Add0~1\) # (GND)))))
-- \TOTAL|r2g|Add0~3\ = CARRY((\TOTAL|r2g|rRed\(3) & (!\TOTAL|r2g|rRed\(5) & !\TOTAL|r2g|Add0~1\)) # (!\TOTAL|r2g|rRed\(3) & ((!\TOTAL|r2g|Add0~1\) # (!\TOTAL|r2g|rRed\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rRed\(3),
	datab => \TOTAL|r2g|rRed\(5),
	datad => VCC,
	cin => \TOTAL|r2g|Add0~1\,
	combout => \TOTAL|r2g|Add0~2_combout\,
	cout => \TOTAL|r2g|Add0~3\);

-- Location: LCCOMB_X53_Y9_N16
\TOTAL|r2g|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~6_combout\ = (\TOTAL|r2g|rRed\(7) & ((\TOTAL|r2g|rRed\(5) & (\TOTAL|r2g|Add0~5\ & VCC)) # (!\TOTAL|r2g|rRed\(5) & (!\TOTAL|r2g|Add0~5\)))) # (!\TOTAL|r2g|rRed\(7) & ((\TOTAL|r2g|rRed\(5) & (!\TOTAL|r2g|Add0~5\)) # (!\TOTAL|r2g|rRed\(5) & 
-- ((\TOTAL|r2g|Add0~5\) # (GND)))))
-- \TOTAL|r2g|Add0~7\ = CARRY((\TOTAL|r2g|rRed\(7) & (!\TOTAL|r2g|rRed\(5) & !\TOTAL|r2g|Add0~5\)) # (!\TOTAL|r2g|rRed\(7) & ((!\TOTAL|r2g|Add0~5\) # (!\TOTAL|r2g|rRed\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rRed\(7),
	datab => \TOTAL|r2g|rRed\(5),
	datad => VCC,
	cin => \TOTAL|r2g|Add0~5\,
	combout => \TOTAL|r2g|Add0~6_combout\,
	cout => \TOTAL|r2g|Add0~7\);

-- Location: LCCOMB_X53_Y9_N26
\TOTAL|r2g|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~16_combout\ = (\TOTAL|r2g|rRed\(10) & (\TOTAL|r2g|Add0~15\ $ (GND))) # (!\TOTAL|r2g|rRed\(10) & (!\TOTAL|r2g|Add0~15\ & VCC))
-- \TOTAL|r2g|Add0~17\ = CARRY((\TOTAL|r2g|rRed\(10) & !\TOTAL|r2g|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|rRed\(10),
	datad => VCC,
	cin => \TOTAL|r2g|Add0~15\,
	combout => \TOTAL|r2g|Add0~16_combout\,
	cout => \TOTAL|r2g|Add0~17\);

-- Location: LCCOMB_X52_Y9_N2
\TOTAL|r2g|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~0_combout\ = (\TOTAL|r2g|Add0~0_combout\ & (\TOTAL|r2g|rBlue\(3) $ (VCC))) # (!\TOTAL|r2g|Add0~0_combout\ & (\TOTAL|r2g|rBlue\(3) & VCC))
-- \TOTAL|r2g|Add2~1\ = CARRY((\TOTAL|r2g|Add0~0_combout\ & \TOTAL|r2g|rBlue\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add0~0_combout\,
	datab => \TOTAL|r2g|rBlue\(3),
	datad => VCC,
	combout => \TOTAL|r2g|Add2~0_combout\,
	cout => \TOTAL|r2g|Add2~1\);

-- Location: LCCOMB_X52_Y9_N4
\TOTAL|r2g|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~2_combout\ = (\TOTAL|r2g|Add0~2_combout\ & ((\TOTAL|r2g|rBlue\(4) & (\TOTAL|r2g|Add2~1\ & VCC)) # (!\TOTAL|r2g|rBlue\(4) & (!\TOTAL|r2g|Add2~1\)))) # (!\TOTAL|r2g|Add0~2_combout\ & ((\TOTAL|r2g|rBlue\(4) & (!\TOTAL|r2g|Add2~1\)) # 
-- (!\TOTAL|r2g|rBlue\(4) & ((\TOTAL|r2g|Add2~1\) # (GND)))))
-- \TOTAL|r2g|Add2~3\ = CARRY((\TOTAL|r2g|Add0~2_combout\ & (!\TOTAL|r2g|rBlue\(4) & !\TOTAL|r2g|Add2~1\)) # (!\TOTAL|r2g|Add0~2_combout\ & ((!\TOTAL|r2g|Add2~1\) # (!\TOTAL|r2g|rBlue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add0~2_combout\,
	datab => \TOTAL|r2g|rBlue\(4),
	datad => VCC,
	cin => \TOTAL|r2g|Add2~1\,
	combout => \TOTAL|r2g|Add2~2_combout\,
	cout => \TOTAL|r2g|Add2~3\);

-- Location: LCCOMB_X52_Y9_N6
\TOTAL|r2g|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~4_combout\ = ((\TOTAL|r2g|rBlue\(5) $ (\TOTAL|r2g|Add0~4_combout\ $ (!\TOTAL|r2g|Add2~3\)))) # (GND)
-- \TOTAL|r2g|Add2~5\ = CARRY((\TOTAL|r2g|rBlue\(5) & ((\TOTAL|r2g|Add0~4_combout\) # (!\TOTAL|r2g|Add2~3\))) # (!\TOTAL|r2g|rBlue\(5) & (\TOTAL|r2g|Add0~4_combout\ & !\TOTAL|r2g|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rBlue\(5),
	datab => \TOTAL|r2g|Add0~4_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|Add2~3\,
	combout => \TOTAL|r2g|Add2~4_combout\,
	cout => \TOTAL|r2g|Add2~5\);

-- Location: LCCOMB_X52_Y9_N14
\TOTAL|r2g|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~12_combout\ = ((\TOTAL|r2g|rBlue\(9) $ (\TOTAL|r2g|Add0~12_combout\ $ (!\TOTAL|r2g|Add2~11\)))) # (GND)
-- \TOTAL|r2g|Add2~13\ = CARRY((\TOTAL|r2g|rBlue\(9) & ((\TOTAL|r2g|Add0~12_combout\) # (!\TOTAL|r2g|Add2~11\))) # (!\TOTAL|r2g|rBlue\(9) & (\TOTAL|r2g|Add0~12_combout\ & !\TOTAL|r2g|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rBlue\(9),
	datab => \TOTAL|r2g|Add0~12_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|Add2~11\,
	combout => \TOTAL|r2g|Add2~12_combout\,
	cout => \TOTAL|r2g|Add2~13\);

-- Location: LCCOMB_X52_Y9_N16
\TOTAL|r2g|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~14_combout\ = (\TOTAL|r2g|rBlue\(10) & ((\TOTAL|r2g|Add0~14_combout\ & (\TOTAL|r2g|Add2~13\ & VCC)) # (!\TOTAL|r2g|Add0~14_combout\ & (!\TOTAL|r2g|Add2~13\)))) # (!\TOTAL|r2g|rBlue\(10) & ((\TOTAL|r2g|Add0~14_combout\ & 
-- (!\TOTAL|r2g|Add2~13\)) # (!\TOTAL|r2g|Add0~14_combout\ & ((\TOTAL|r2g|Add2~13\) # (GND)))))
-- \TOTAL|r2g|Add2~15\ = CARRY((\TOTAL|r2g|rBlue\(10) & (!\TOTAL|r2g|Add0~14_combout\ & !\TOTAL|r2g|Add2~13\)) # (!\TOTAL|r2g|rBlue\(10) & ((!\TOTAL|r2g|Add2~13\) # (!\TOTAL|r2g|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rBlue\(10),
	datab => \TOTAL|r2g|Add0~14_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|Add2~13\,
	combout => \TOTAL|r2g|Add2~14_combout\,
	cout => \TOTAL|r2g|Add2~15\);

-- Location: LCCOMB_X52_Y9_N20
\TOTAL|r2g|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~18_combout\ = (\TOTAL|r2g|Add0~18_combout\ & (!\TOTAL|r2g|Add2~17\)) # (!\TOTAL|r2g|Add0~18_combout\ & ((\TOTAL|r2g|Add2~17\) # (GND)))
-- \TOTAL|r2g|Add2~19\ = CARRY((!\TOTAL|r2g|Add2~17\) # (!\TOTAL|r2g|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|Add0~18_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|Add2~17\,
	combout => \TOTAL|r2g|Add2~18_combout\,
	cout => \TOTAL|r2g|Add2~19\);

-- Location: LCCOMB_X50_Y9_N12
\TOTAL|r2g|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~6_combout\ = (\TOTAL|r2g|rGreen\(7) & ((\TOTAL|r2g|rGreen\(4) & (\TOTAL|r2g|Add1~5\ & VCC)) # (!\TOTAL|r2g|rGreen\(4) & (!\TOTAL|r2g|Add1~5\)))) # (!\TOTAL|r2g|rGreen\(7) & ((\TOTAL|r2g|rGreen\(4) & (!\TOTAL|r2g|Add1~5\)) # 
-- (!\TOTAL|r2g|rGreen\(4) & ((\TOTAL|r2g|Add1~5\) # (GND)))))
-- \TOTAL|r2g|Add1~7\ = CARRY((\TOTAL|r2g|rGreen\(7) & (!\TOTAL|r2g|rGreen\(4) & !\TOTAL|r2g|Add1~5\)) # (!\TOTAL|r2g|rGreen\(7) & ((!\TOTAL|r2g|Add1~5\) # (!\TOTAL|r2g|rGreen\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rGreen\(7),
	datab => \TOTAL|r2g|rGreen\(4),
	datad => VCC,
	cin => \TOTAL|r2g|Add1~5\,
	combout => \TOTAL|r2g|Add1~6_combout\,
	cout => \TOTAL|r2g|Add1~7\);

-- Location: LCCOMB_X50_Y9_N14
\TOTAL|r2g|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~8_combout\ = ((\TOTAL|r2g|rGreen\(8) $ (\TOTAL|r2g|rGreen\(5) $ (!\TOTAL|r2g|Add1~7\)))) # (GND)
-- \TOTAL|r2g|Add1~9\ = CARRY((\TOTAL|r2g|rGreen\(8) & ((\TOTAL|r2g|rGreen\(5)) # (!\TOTAL|r2g|Add1~7\))) # (!\TOTAL|r2g|rGreen\(8) & (\TOTAL|r2g|rGreen\(5) & !\TOTAL|r2g|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rGreen\(8),
	datab => \TOTAL|r2g|rGreen\(5),
	datad => VCC,
	cin => \TOTAL|r2g|Add1~7\,
	combout => \TOTAL|r2g|Add1~8_combout\,
	cout => \TOTAL|r2g|Add1~9\);

-- Location: LCCOMB_X50_Y9_N16
\TOTAL|r2g|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~10_combout\ = (\TOTAL|r2g|rGreen\(6) & ((\TOTAL|r2g|rGreen\(9) & (\TOTAL|r2g|Add1~9\ & VCC)) # (!\TOTAL|r2g|rGreen\(9) & (!\TOTAL|r2g|Add1~9\)))) # (!\TOTAL|r2g|rGreen\(6) & ((\TOTAL|r2g|rGreen\(9) & (!\TOTAL|r2g|Add1~9\)) # 
-- (!\TOTAL|r2g|rGreen\(9) & ((\TOTAL|r2g|Add1~9\) # (GND)))))
-- \TOTAL|r2g|Add1~11\ = CARRY((\TOTAL|r2g|rGreen\(6) & (!\TOTAL|r2g|rGreen\(9) & !\TOTAL|r2g|Add1~9\)) # (!\TOTAL|r2g|rGreen\(6) & ((!\TOTAL|r2g|Add1~9\) # (!\TOTAL|r2g|rGreen\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rGreen\(6),
	datab => \TOTAL|r2g|rGreen\(9),
	datad => VCC,
	cin => \TOTAL|r2g|Add1~9\,
	combout => \TOTAL|r2g|Add1~10_combout\,
	cout => \TOTAL|r2g|Add1~11\);

-- Location: LCCOMB_X50_Y9_N22
\TOTAL|r2g|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~16_combout\ = (\TOTAL|r2g|rGreen\(9) & (\TOTAL|r2g|Add1~15\ $ (GND))) # (!\TOTAL|r2g|rGreen\(9) & (!\TOTAL|r2g|Add1~15\ & VCC))
-- \TOTAL|r2g|Add1~17\ = CARRY((\TOTAL|r2g|rGreen\(9) & !\TOTAL|r2g|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|rGreen\(9),
	datad => VCC,
	cin => \TOTAL|r2g|Add1~15\,
	combout => \TOTAL|r2g|Add1~16_combout\,
	cout => \TOTAL|r2g|Add1~17\);

-- Location: LCCOMB_X50_Y9_N26
\TOTAL|r2g|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~20_combout\ = (\TOTAL|r2g|rGreen\(11) & (\TOTAL|r2g|Add1~19\ $ (GND))) # (!\TOTAL|r2g|rGreen\(11) & (!\TOTAL|r2g|Add1~19\ & VCC))
-- \TOTAL|r2g|Add1~21\ = CARRY((\TOTAL|r2g|rGreen\(11) & !\TOTAL|r2g|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|rGreen\(11),
	datad => VCC,
	cin => \TOTAL|r2g|Add1~19\,
	combout => \TOTAL|r2g|Add1~20_combout\,
	cout => \TOTAL|r2g|Add1~21\);

-- Location: LCFF_X41_Y10_N27
\TOTAL|m_thresher|thresh[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|thresh[7]~0_combout\,
	sdata => \TOTAL|T1|c1|oThresh75\(7),
	sload => \TOTAL|m_thresher|LessThan3~1_combout\,
	ena => \iSW~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|thresh\(7));

-- Location: LCFF_X43_Y10_N19
\TOTAL|m_thresher|thresh[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|thresh[6]~1_combout\,
	sdata => \TOTAL|T1|c1|oThresh75\(6),
	sload => \TOTAL|m_thresher|LessThan3~1_combout\,
	ena => \iSW~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|thresh\(6));

-- Location: LCFF_X41_Y10_N7
\TOTAL|m_thresher|thresh[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|thresh[5]~2_combout\,
	sdata => \TOTAL|T1|c1|oThresh75\(5),
	sload => \TOTAL|m_thresher|LessThan3~1_combout\,
	ena => \iSW~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|thresh\(5));

-- Location: LCFF_X41_Y10_N31
\TOTAL|m_thresher|thresh[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|thresh[4]~3_combout\,
	sdata => \TOTAL|T1|c1|oThresh75\(4),
	sload => \TOTAL|m_thresher|LessThan3~1_combout\,
	ena => \iSW~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|thresh\(4));

-- Location: LCFF_X41_Y10_N3
\TOTAL|m_thresher|thresh[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|thresh[3]~4_combout\,
	sdata => \TOTAL|T1|c1|oThresh75\(3),
	sload => \TOTAL|m_thresher|LessThan3~1_combout\,
	ena => \iSW~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|thresh\(3));

-- Location: LCFF_X41_Y10_N29
\TOTAL|m_thresher|thresh[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|thresh[2]~5_combout\,
	sdata => \TOTAL|T1|c1|oThresh75\(2),
	sload => \TOTAL|m_thresher|LessThan3~1_combout\,
	ena => \iSW~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|thresh\(2));

-- Location: LCFF_X41_Y10_N25
\TOTAL|m_thresher|thresh[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|thresh[1]~6_combout\,
	sdata => \TOTAL|T1|c1|oThresh75\(1),
	sload => \TOTAL|m_thresher|LessThan3~1_combout\,
	ena => \iSW~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|thresh\(1));

-- Location: LCFF_X41_Y10_N1
\TOTAL|m_thresher|thresh[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|thresh[0]~7_combout\,
	sdata => \TOTAL|T1|c1|oThresh75\(0),
	sload => \TOTAL|m_thresher|LessThan3~1_combout\,
	ena => \iSW~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|thresh\(0));

-- Location: LCCOMB_X41_Y9_N4
\TOTAL|m_thresher|LessThan7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan7~1_cout\ = CARRY((!\TOTAL|r2g|accumOut\(4) & \TOTAL|m_thresher|thresh\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(4),
	datab => \TOTAL|m_thresher|thresh\(0),
	datad => VCC,
	cout => \TOTAL|m_thresher|LessThan7~1_cout\);

-- Location: LCCOMB_X41_Y9_N6
\TOTAL|m_thresher|LessThan7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan7~3_cout\ = CARRY((\TOTAL|r2g|accumOut\(5) & ((!\TOTAL|m_thresher|LessThan7~1_cout\) # (!\TOTAL|m_thresher|thresh\(1)))) # (!\TOTAL|r2g|accumOut\(5) & (!\TOTAL|m_thresher|thresh\(1) & !\TOTAL|m_thresher|LessThan7~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(5),
	datab => \TOTAL|m_thresher|thresh\(1),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan7~1_cout\,
	cout => \TOTAL|m_thresher|LessThan7~3_cout\);

-- Location: LCCOMB_X41_Y9_N8
\TOTAL|m_thresher|LessThan7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan7~5_cout\ = CARRY((\TOTAL|r2g|accumOut\(6) & (\TOTAL|m_thresher|thresh\(2) & !\TOTAL|m_thresher|LessThan7~3_cout\)) # (!\TOTAL|r2g|accumOut\(6) & ((\TOTAL|m_thresher|thresh\(2)) # (!\TOTAL|m_thresher|LessThan7~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(6),
	datab => \TOTAL|m_thresher|thresh\(2),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan7~3_cout\,
	cout => \TOTAL|m_thresher|LessThan7~5_cout\);

-- Location: LCCOMB_X41_Y9_N10
\TOTAL|m_thresher|LessThan7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan7~7_cout\ = CARRY((\TOTAL|m_thresher|thresh\(3) & (\TOTAL|r2g|accumOut\(7) & !\TOTAL|m_thresher|LessThan7~5_cout\)) # (!\TOTAL|m_thresher|thresh\(3) & ((\TOTAL|r2g|accumOut\(7)) # (!\TOTAL|m_thresher|LessThan7~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|thresh\(3),
	datab => \TOTAL|r2g|accumOut\(7),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan7~5_cout\,
	cout => \TOTAL|m_thresher|LessThan7~7_cout\);

-- Location: LCCOMB_X41_Y9_N12
\TOTAL|m_thresher|LessThan7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan7~9_cout\ = CARRY((\TOTAL|m_thresher|thresh\(4) & ((!\TOTAL|m_thresher|LessThan7~7_cout\) # (!\TOTAL|r2g|accumOut\(8)))) # (!\TOTAL|m_thresher|thresh\(4) & (!\TOTAL|r2g|accumOut\(8) & !\TOTAL|m_thresher|LessThan7~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|thresh\(4),
	datab => \TOTAL|r2g|accumOut\(8),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan7~7_cout\,
	cout => \TOTAL|m_thresher|LessThan7~9_cout\);

-- Location: LCCOMB_X41_Y9_N14
\TOTAL|m_thresher|LessThan7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan7~11_cout\ = CARRY((\TOTAL|r2g|accumOut\(9) & ((!\TOTAL|m_thresher|LessThan7~9_cout\) # (!\TOTAL|m_thresher|thresh\(5)))) # (!\TOTAL|r2g|accumOut\(9) & (!\TOTAL|m_thresher|thresh\(5) & !\TOTAL|m_thresher|LessThan7~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(9),
	datab => \TOTAL|m_thresher|thresh\(5),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan7~9_cout\,
	cout => \TOTAL|m_thresher|LessThan7~11_cout\);

-- Location: LCCOMB_X41_Y9_N16
\TOTAL|m_thresher|LessThan7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan7~13_cout\ = CARRY((\TOTAL|r2g|accumOut\(10) & (\TOTAL|m_thresher|thresh\(6) & !\TOTAL|m_thresher|LessThan7~11_cout\)) # (!\TOTAL|r2g|accumOut\(10) & ((\TOTAL|m_thresher|thresh\(6)) # (!\TOTAL|m_thresher|LessThan7~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(10),
	datab => \TOTAL|m_thresher|thresh\(6),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan7~11_cout\,
	cout => \TOTAL|m_thresher|LessThan7~13_cout\);

-- Location: LCCOMB_X41_Y9_N18
\TOTAL|m_thresher|LessThan7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan7~14_combout\ = (\TOTAL|r2g|accumOut\(11) & (\TOTAL|m_thresher|LessThan7~13_cout\ & \TOTAL|m_thresher|thresh\(7))) # (!\TOTAL|r2g|accumOut\(11) & ((\TOTAL|m_thresher|LessThan7~13_cout\) # (\TOTAL|m_thresher|thresh\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(11),
	datad => \TOTAL|m_thresher|thresh\(7),
	cin => \TOTAL|m_thresher|LessThan7~13_cout\,
	combout => \TOTAL|m_thresher|LessThan7~14_combout\);

-- Location: LCCOMB_X41_Y8_N2
\TOTAL|histo_display|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~2_combout\ = (\u2|X_Cont\(2) & ((\TOTAL|histo_display|Add1~1\) # (GND))) # (!\u2|X_Cont\(2) & (!\TOTAL|histo_display|Add1~1\))
-- \TOTAL|histo_display|Add1~3\ = CARRY((\u2|X_Cont\(2)) # (!\TOTAL|histo_display|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(2),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~1\,
	combout => \TOTAL|histo_display|Add1~2_combout\,
	cout => \TOTAL|histo_display|Add1~3\);

-- Location: LCCOMB_X41_Y8_N6
\TOTAL|histo_display|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~6_combout\ = (\u2|X_Cont\(4) & ((\TOTAL|histo_display|Add1~5\) # (GND))) # (!\u2|X_Cont\(4) & (!\TOTAL|histo_display|Add1~5\))
-- \TOTAL|histo_display|Add1~7\ = CARRY((\u2|X_Cont\(4)) # (!\TOTAL|histo_display|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(4),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~5\,
	combout => \TOTAL|histo_display|Add1~6_combout\,
	cout => \TOTAL|histo_display|Add1~7\);

-- Location: LCCOMB_X41_Y8_N26
\TOTAL|histo_display|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~26_combout\ = (\u2|X_Cont\(14) & ((\TOTAL|histo_display|Add1~25\) # (GND))) # (!\u2|X_Cont\(14) & (!\TOTAL|histo_display|Add1~25\))
-- \TOTAL|histo_display|Add1~27\ = CARRY((\u2|X_Cont\(14)) # (!\TOTAL|histo_display|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(14),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~25\,
	combout => \TOTAL|histo_display|Add1~26_combout\,
	cout => \TOTAL|histo_display|Add1~27\);

-- Location: LCCOMB_X57_Y11_N6
\u3|rBlue[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[7]~3_combout\ = (\u3|rBlue[11]~9_combout\ & (\u3|wData2_d1\(7))) # (!\u3|rBlue[11]~9_combout\ & ((\u3|wData0_d1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(7),
	datab => \u3|rBlue[11]~9_combout\,
	datad => \u3|wData0_d1\(7),
	combout => \u3|rBlue[7]~3_combout\);

-- Location: LCCOMB_X56_Y11_N30
\u3|rBlue[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[8]~4_combout\ = (\u3|rBlue[11]~9_combout\ & ((\u3|wData2_d1\(8)))) # (!\u3|rBlue[11]~9_combout\ & (\u3|wData0_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData0_d1\(8),
	datab => \u3|rBlue[11]~9_combout\,
	datad => \u3|wData2_d1\(8),
	combout => \u3|rBlue[8]~4_combout\);

-- Location: LCCOMB_X56_Y11_N28
\u3|rBlue[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[10]~6_combout\ = (\u3|rBlue[11]~9_combout\ & ((\u3|wData2_d1\(10)))) # (!\u3|rBlue[11]~9_combout\ & (\u3|wData0_d1\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData0_d1\(10),
	datab => \u3|rBlue[11]~9_combout\,
	datad => \u3|wData2_d1\(10),
	combout => \u3|rBlue[10]~6_combout\);

-- Location: LCCOMB_X58_Y11_N8
\u3|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~4_combout\ = ((\u3|wData1_d1\(2) $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(2) $ (!\u3|Add2~3_cout\)))) # (GND)
-- \u3|Add2~5\ = CARRY((\u3|wData1_d1\(2) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(2)) # (!\u3|Add2~3_cout\))) # (!\u3|wData1_d1\(2) & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(2) & !\u3|Add2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(2),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(2),
	datad => VCC,
	cin => \u3|Add2~3_cout\,
	combout => \u3|Add2~4_combout\,
	cout => \u3|Add2~5\);

-- Location: LCCOMB_X58_Y11_N12
\u3|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~8_combout\ = ((\u3|wData1_d1\(4) $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4) $ (!\u3|Add2~7\)))) # (GND)
-- \u3|Add2~9\ = CARRY((\u3|wData1_d1\(4) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4)) # (!\u3|Add2~7\))) # (!\u3|wData1_d1\(4) & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4) & !\u3|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(4),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4),
	datad => VCC,
	cin => \u3|Add2~7\,
	combout => \u3|Add2~8_combout\,
	cout => \u3|Add2~9\);

-- Location: LCCOMB_X57_Y10_N8
\u3|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~4_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(26) $ (\u3|wData1_d1\(2) $ (!\u3|Add1~3_cout\)))) # (GND)
-- \u3|Add1~5\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(26) & ((\u3|wData1_d1\(2)) # (!\u3|Add1~3_cout\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(26) & (\u3|wData1_d1\(2) & !\u3|Add1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(26),
	datab => \u3|wData1_d1\(2),
	datad => VCC,
	cin => \u3|Add1~3_cout\,
	combout => \u3|Add1~4_combout\,
	cout => \u3|Add1~5\);

-- Location: LCCOMB_X57_Y10_N10
\u3|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~6_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(27) & ((\u3|wData1_d1\(3) & (\u3|Add1~5\ & VCC)) # (!\u3|wData1_d1\(3) & (!\u3|Add1~5\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(27) & 
-- ((\u3|wData1_d1\(3) & (!\u3|Add1~5\)) # (!\u3|wData1_d1\(3) & ((\u3|Add1~5\) # (GND)))))
-- \u3|Add1~7\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(27) & (!\u3|wData1_d1\(3) & !\u3|Add1~5\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(27) & ((!\u3|Add1~5\) # (!\u3|wData1_d1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(27),
	datab => \u3|wData1_d1\(3),
	datad => VCC,
	cin => \u3|Add1~5\,
	combout => \u3|Add1~6_combout\,
	cout => \u3|Add1~7\);

-- Location: LCCOMB_X57_Y10_N12
\u3|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~8_combout\ = ((\u3|wData1_d1\(4) $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(28) $ (!\u3|Add1~7\)))) # (GND)
-- \u3|Add1~9\ = CARRY((\u3|wData1_d1\(4) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(28)) # (!\u3|Add1~7\))) # (!\u3|wData1_d1\(4) & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(28) & !\u3|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(4),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(28),
	datad => VCC,
	cin => \u3|Add1~7\,
	combout => \u3|Add1~8_combout\,
	cout => \u3|Add1~9\);

-- Location: LCCOMB_X57_Y10_N14
\u3|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~10_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(29) & ((\u3|wData1_d1\(5) & (\u3|Add1~9\ & VCC)) # (!\u3|wData1_d1\(5) & (!\u3|Add1~9\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(29) & 
-- ((\u3|wData1_d1\(5) & (!\u3|Add1~9\)) # (!\u3|wData1_d1\(5) & ((\u3|Add1~9\) # (GND)))))
-- \u3|Add1~11\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(29) & (!\u3|wData1_d1\(5) & !\u3|Add1~9\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(29) & ((!\u3|Add1~9\) # (!\u3|wData1_d1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(29),
	datab => \u3|wData1_d1\(5),
	datad => VCC,
	cin => \u3|Add1~9\,
	combout => \u3|Add1~10_combout\,
	cout => \u3|Add1~11\);

-- Location: LCCOMB_X57_Y10_N16
\u3|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~12_combout\ = ((\u3|wData1_d1\(6) $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(30) $ (!\u3|Add1~11\)))) # (GND)
-- \u3|Add1~13\ = CARRY((\u3|wData1_d1\(6) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(30)) # (!\u3|Add1~11\))) # (!\u3|wData1_d1\(6) & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(30) & !\u3|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(6),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(30),
	datad => VCC,
	cin => \u3|Add1~11\,
	combout => \u3|Add1~12_combout\,
	cout => \u3|Add1~13\);

-- Location: LCCOMB_X57_Y10_N18
\u3|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~14_combout\ = (\u3|wData1_d1\(7) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31) & (\u3|Add1~13\ & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31) & (!\u3|Add1~13\)))) # (!\u3|wData1_d1\(7) & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31) & (!\u3|Add1~13\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31) & ((\u3|Add1~13\) # (GND)))))
-- \u3|Add1~15\ = CARRY((\u3|wData1_d1\(7) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31) & !\u3|Add1~13\)) # (!\u3|wData1_d1\(7) & ((!\u3|Add1~13\) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(7),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31),
	datad => VCC,
	cin => \u3|Add1~13\,
	combout => \u3|Add1~14_combout\,
	cout => \u3|Add1~15\);

-- Location: LCCOMB_X57_Y10_N20
\u3|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~16_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(32) $ (\u3|wData1_d1\(8) $ (!\u3|Add1~15\)))) # (GND)
-- \u3|Add1~17\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(32) & ((\u3|wData1_d1\(8)) # (!\u3|Add1~15\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(32) & (\u3|wData1_d1\(8) & !\u3|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(32),
	datab => \u3|wData1_d1\(8),
	datad => VCC,
	cin => \u3|Add1~15\,
	combout => \u3|Add1~16_combout\,
	cout => \u3|Add1~17\);

-- Location: LCCOMB_X59_Y10_N8
\u3|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~4_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14) $ (\u3|wData2_d1\(2) $ (!\u3|Add3~3_cout\)))) # (GND)
-- \u3|Add3~5\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14) & ((\u3|wData2_d1\(2)) # (!\u3|Add3~3_cout\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14) & (\u3|wData2_d1\(2) & !\u3|Add3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14),
	datab => \u3|wData2_d1\(2),
	datad => VCC,
	cin => \u3|Add3~3_cout\,
	combout => \u3|Add3~4_combout\,
	cout => \u3|Add3~5\);

-- Location: LCCOMB_X59_Y10_N12
\u3|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~8_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16) $ (\u3|wData2_d1\(4) $ (!\u3|Add3~7\)))) # (GND)
-- \u3|Add3~9\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16) & ((\u3|wData2_d1\(4)) # (!\u3|Add3~7\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16) & (\u3|wData2_d1\(4) & !\u3|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16),
	datab => \u3|wData2_d1\(4),
	datad => VCC,
	cin => \u3|Add3~7\,
	combout => \u3|Add3~8_combout\,
	cout => \u3|Add3~9\);

-- Location: LCCOMB_X59_Y10_N20
\u3|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~16_combout\ = ((\u3|wData2_d1\(8) $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20) $ (!\u3|Add3~15\)))) # (GND)
-- \u3|Add3~17\ = CARRY((\u3|wData2_d1\(8) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20)) # (!\u3|Add3~15\))) # (!\u3|wData2_d1\(8) & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20) & !\u3|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(8),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20),
	datad => VCC,
	cin => \u3|Add3~15\,
	combout => \u3|Add3~16_combout\,
	cout => \u3|Add3~17\);

-- Location: LCCOMB_X58_Y10_N6
\u3|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~4_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14) $ (\u3|wData0_d1\(2) $ (!\u3|Add0~3_cout\)))) # (GND)
-- \u3|Add0~5\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14) & ((\u3|wData0_d1\(2)) # (!\u3|Add0~3_cout\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14) & (\u3|wData0_d1\(2) & !\u3|Add0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14),
	datab => \u3|wData0_d1\(2),
	datad => VCC,
	cin => \u3|Add0~3_cout\,
	combout => \u3|Add0~4_combout\,
	cout => \u3|Add0~5\);

-- Location: LCCOMB_X58_Y10_N10
\u3|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~8_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16) $ (\u3|wData0_d1\(4) $ (!\u3|Add0~7\)))) # (GND)
-- \u3|Add0~9\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16) & ((\u3|wData0_d1\(4)) # (!\u3|Add0~7\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16) & (\u3|wData0_d1\(4) & !\u3|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16),
	datab => \u3|wData0_d1\(4),
	datad => VCC,
	cin => \u3|Add0~7\,
	combout => \u3|Add0~8_combout\,
	cout => \u3|Add0~9\);

-- Location: LCCOMB_X58_Y10_N12
\u3|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~10_combout\ = (\u3|wData0_d1\(5) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & (\u3|Add0~9\ & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & (!\u3|Add0~9\)))) # (!\u3|wData0_d1\(5) & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & (!\u3|Add0~9\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & ((\u3|Add0~9\) # (GND)))))
-- \u3|Add0~11\ = CARRY((\u3|wData0_d1\(5) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & !\u3|Add0~9\)) # (!\u3|wData0_d1\(5) & ((!\u3|Add0~9\) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData0_d1\(5),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17),
	datad => VCC,
	cin => \u3|Add0~9\,
	combout => \u3|Add0~10_combout\,
	cout => \u3|Add0~11\);

-- Location: LCCOMB_X58_Y10_N14
\u3|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~12_combout\ = ((\u3|wData0_d1\(6) $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18) $ (!\u3|Add0~11\)))) # (GND)
-- \u3|Add0~13\ = CARRY((\u3|wData0_d1\(6) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18)) # (!\u3|Add0~11\))) # (!\u3|wData0_d1\(6) & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18) & !\u3|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData0_d1\(6),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18),
	datad => VCC,
	cin => \u3|Add0~11\,
	combout => \u3|Add0~12_combout\,
	cout => \u3|Add0~13\);

-- Location: LCCOMB_X58_Y10_N16
\u3|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~14_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) & ((\u3|wData0_d1\(7) & (\u3|Add0~13\ & VCC)) # (!\u3|wData0_d1\(7) & (!\u3|Add0~13\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) & 
-- ((\u3|wData0_d1\(7) & (!\u3|Add0~13\)) # (!\u3|wData0_d1\(7) & ((\u3|Add0~13\) # (GND)))))
-- \u3|Add0~15\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) & (!\u3|wData0_d1\(7) & !\u3|Add0~13\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) & ((!\u3|Add0~13\) # (!\u3|wData0_d1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19),
	datab => \u3|wData0_d1\(7),
	datad => VCC,
	cin => \u3|Add0~13\,
	combout => \u3|Add0~14_combout\,
	cout => \u3|Add0~15\);

-- Location: LCCOMB_X58_Y11_N22
\u3|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~18_combout\ = (\u3|wData1_d1\(9) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & (\u3|Add2~17\ & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & (!\u3|Add2~17\)))) # (!\u3|wData1_d1\(9) & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & (!\u3|Add2~17\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & ((\u3|Add2~17\) # (GND)))))
-- \u3|Add2~19\ = CARRY((\u3|wData1_d1\(9) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9) & !\u3|Add2~17\)) # (!\u3|wData1_d1\(9) & ((!\u3|Add2~17\) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(9),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9),
	datad => VCC,
	cin => \u3|Add2~17\,
	combout => \u3|Add2~18_combout\,
	cout => \u3|Add2~19\);

-- Location: LCCOMB_X57_Y10_N22
\u3|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~18_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(33) & ((\u3|wData1_d1\(9) & (\u3|Add1~17\ & VCC)) # (!\u3|wData1_d1\(9) & (!\u3|Add1~17\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(33) & 
-- ((\u3|wData1_d1\(9) & (!\u3|Add1~17\)) # (!\u3|wData1_d1\(9) & ((\u3|Add1~17\) # (GND)))))
-- \u3|Add1~19\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(33) & (!\u3|wData1_d1\(9) & !\u3|Add1~17\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(33) & ((!\u3|Add1~17\) # (!\u3|wData1_d1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(33),
	datab => \u3|wData1_d1\(9),
	datad => VCC,
	cin => \u3|Add1~17\,
	combout => \u3|Add1~18_combout\,
	cout => \u3|Add1~19\);

-- Location: LCCOMB_X59_Y10_N22
\u3|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~18_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) & ((\u3|wData2_d1\(9) & (\u3|Add3~17\ & VCC)) # (!\u3|wData2_d1\(9) & (!\u3|Add3~17\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) & 
-- ((\u3|wData2_d1\(9) & (!\u3|Add3~17\)) # (!\u3|wData2_d1\(9) & ((\u3|Add3~17\) # (GND)))))
-- \u3|Add3~19\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) & (!\u3|wData2_d1\(9) & !\u3|Add3~17\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) & ((!\u3|Add3~17\) # (!\u3|wData2_d1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21),
	datab => \u3|wData2_d1\(9),
	datad => VCC,
	cin => \u3|Add3~17\,
	combout => \u3|Add3~18_combout\,
	cout => \u3|Add3~19\);

-- Location: LCCOMB_X60_Y10_N30
\u3|rGreen[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[9]~1_combout\ = (\u3|rGreen~14_combout\ & (\u3|rGreen~16_combout\)) # (!\u3|rGreen~14_combout\ & ((\u3|rGreen~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~16_combout\,
	datab => \u3|rGreen~14_combout\,
	datad => \u3|rGreen~17_combout\,
	combout => \u3|rGreen[9]~1_combout\);

-- Location: LCCOMB_X58_Y10_N20
\u3|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~20_combout\ = (\u3|wData0_d1\(9) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) & (\u3|Add0~17\ & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) & (!\u3|Add0~17\)))) # (!\u3|wData0_d1\(9) & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) & (!\u3|Add0~17\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) & ((\u3|Add0~17\) # (GND)))))
-- \u3|Add0~21\ = CARRY((\u3|wData0_d1\(9) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21) & !\u3|Add0~17\)) # (!\u3|wData0_d1\(9) & ((!\u3|Add0~17\) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData0_d1\(9),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21),
	datad => VCC,
	cin => \u3|Add0~17\,
	combout => \u3|Add0~20_combout\,
	cout => \u3|Add0~21\);

-- Location: LCCOMB_X57_Y10_N24
\u3|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~20_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(34) $ (\u3|wData1_d1\(10) $ (!\u3|Add1~19\)))) # (GND)
-- \u3|Add1~21\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(34) & ((\u3|wData1_d1\(10)) # (!\u3|Add1~19\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(34) & (\u3|wData1_d1\(10) & !\u3|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(34),
	datab => \u3|wData1_d1\(10),
	datad => VCC,
	cin => \u3|Add1~19\,
	combout => \u3|Add1~20_combout\,
	cout => \u3|Add1~21\);

-- Location: LCCOMB_X58_Y10_N22
\u3|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~24_combout\ = ((\u3|wData0_d1\(10) $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22) $ (!\u3|Add0~21\)))) # (GND)
-- \u3|Add0~25\ = CARRY((\u3|wData0_d1\(10) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22)) # (!\u3|Add0~21\))) # (!\u3|wData0_d1\(10) & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22) & !\u3|Add0~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData0_d1\(10),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22),
	datad => VCC,
	cin => \u3|Add0~21\,
	combout => \u3|Add0~24_combout\,
	cout => \u3|Add0~25\);

-- Location: LCCOMB_X57_Y10_N26
\u3|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~22_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(35) & ((\u3|wData1_d1\(11) & (\u3|Add1~21\ & VCC)) # (!\u3|wData1_d1\(11) & (!\u3|Add1~21\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(35) & 
-- ((\u3|wData1_d1\(11) & (!\u3|Add1~21\)) # (!\u3|wData1_d1\(11) & ((\u3|Add1~21\) # (GND)))))
-- \u3|Add1~23\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(35) & (!\u3|wData1_d1\(11) & !\u3|Add1~21\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(35) & ((!\u3|Add1~21\) # (!\u3|wData1_d1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(35),
	datab => \u3|wData1_d1\(11),
	datad => VCC,
	cin => \u3|Add1~21\,
	combout => \u3|Add1~22_combout\,
	cout => \u3|Add1~23\);

-- Location: LCCOMB_X58_Y10_N24
\u3|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~28_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) & ((\u3|wData0_d1\(11) & (\u3|Add0~25\ & VCC)) # (!\u3|wData0_d1\(11) & (!\u3|Add0~25\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) & 
-- ((\u3|wData0_d1\(11) & (!\u3|Add0~25\)) # (!\u3|wData0_d1\(11) & ((\u3|Add0~25\) # (GND)))))
-- \u3|Add0~29\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) & (!\u3|wData0_d1\(11) & !\u3|Add0~25\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) & ((!\u3|Add0~25\) # (!\u3|wData0_d1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23),
	datab => \u3|wData0_d1\(11),
	datad => VCC,
	cin => \u3|Add0~25\,
	combout => \u3|Add0~28_combout\,
	cout => \u3|Add0~29\);

-- Location: LCCOMB_X57_Y10_N28
\u3|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~24_combout\ = !\u3|Add1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u3|Add1~23\,
	combout => \u3|Add1~24_combout\);

-- Location: LCFF_X63_Y26_N21
\u9|senosr_exposure[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[10]~33_combout\,
	sdata => \iSW~combout\(0),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(10));

-- Location: LCFF_X63_Y26_N19
\u9|senosr_exposure[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[9]~31_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(9));

-- Location: LCFF_X63_Y26_N17
\u9|senosr_exposure[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[8]~29_combout\,
	sdata => \iSW~combout\(0),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(8));

-- Location: LCFF_X63_Y26_N31
\u9|senosr_exposure[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[15]~52_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(15));

-- Location: LCCOMB_X50_Y5_N6
\TOTAL|arbiter|fValCount[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|fValCount[3]~14_combout\ = (\TOTAL|arbiter|fValCount\(3) & (!\TOTAL|arbiter|fValCount[2]~13\)) # (!\TOTAL|arbiter|fValCount\(3) & ((\TOTAL|arbiter|fValCount[2]~13\) # (GND)))
-- \TOTAL|arbiter|fValCount[3]~15\ = CARRY((!\TOTAL|arbiter|fValCount[2]~13\) # (!\TOTAL|arbiter|fValCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|fValCount\(3),
	datad => VCC,
	cin => \TOTAL|arbiter|fValCount[2]~13\,
	combout => \TOTAL|arbiter|fValCount[3]~14_combout\,
	cout => \TOTAL|arbiter|fValCount[3]~15\);

-- Location: LCCOMB_X50_Y5_N12
\TOTAL|arbiter|fValCount[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|fValCount[6]~20_combout\ = (\TOTAL|arbiter|fValCount\(6) & (\TOTAL|arbiter|fValCount[5]~19\ $ (GND))) # (!\TOTAL|arbiter|fValCount\(6) & (!\TOTAL|arbiter|fValCount[5]~19\ & VCC))
-- \TOTAL|arbiter|fValCount[6]~21\ = CARRY((\TOTAL|arbiter|fValCount\(6) & !\TOTAL|arbiter|fValCount[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|fValCount\(6),
	datad => VCC,
	cin => \TOTAL|arbiter|fValCount[5]~19\,
	combout => \TOTAL|arbiter|fValCount[6]~20_combout\,
	cout => \TOTAL|arbiter|fValCount[6]~21\);

-- Location: LCFF_X56_Y9_N27
\u3|rRed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rRed[3]~8_combout\,
	sdata => \u3|rRed~36_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|ALT_INV_X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rRed\(3));

-- Location: LCFF_X61_Y9_N29
\u3|rRed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rRed[2]~9_combout\,
	sdata => \u3|rRed~39_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|ALT_INV_X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rRed\(2));

-- Location: LCFF_X59_Y9_N5
\u3|rGreen[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[4]~8_combout\,
	sdata => \u3|Add0~43_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(4));

-- Location: LCFF_X53_Y10_N17
\u3|rGreen[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[2]~10_combout\,
	sdata => \u3|Add0~47_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(2));

-- Location: LCCOMB_X41_Y10_N26
\TOTAL|m_thresher|thresh[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|thresh[7]~0_combout\ = (\TOTAL|m_thresher|always0~3_combout\ & (\TOTAL|T1|c1|oThresh25\(7))) # (!\TOTAL|m_thresher|always0~3_combout\ & ((\TOTAL|m_thresher|s_thresh\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~3_combout\,
	datab => \TOTAL|T1|c1|oThresh25\(7),
	datad => \TOTAL|m_thresher|s_thresh\(31),
	combout => \TOTAL|m_thresher|thresh[7]~0_combout\);

-- Location: LCCOMB_X43_Y10_N18
\TOTAL|m_thresher|thresh[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|thresh[6]~1_combout\ = (\TOTAL|m_thresher|always0~3_combout\ & (\TOTAL|T1|c1|oThresh25\(6))) # (!\TOTAL|m_thresher|always0~3_combout\ & ((\TOTAL|m_thresher|s_thresh\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(6),
	datab => \TOTAL|m_thresher|s_thresh\(30),
	datad => \TOTAL|m_thresher|always0~3_combout\,
	combout => \TOTAL|m_thresher|thresh[6]~1_combout\);

-- Location: LCCOMB_X41_Y10_N6
\TOTAL|m_thresher|thresh[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|thresh[5]~2_combout\ = (\TOTAL|m_thresher|always0~3_combout\ & ((\TOTAL|T1|c1|oThresh25\(5)))) # (!\TOTAL|m_thresher|always0~3_combout\ & (\TOTAL|m_thresher|s_thresh\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh\(29),
	datab => \TOTAL|T1|c1|oThresh25\(5),
	datad => \TOTAL|m_thresher|always0~3_combout\,
	combout => \TOTAL|m_thresher|thresh[5]~2_combout\);

-- Location: LCCOMB_X41_Y10_N30
\TOTAL|m_thresher|thresh[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|thresh[4]~3_combout\ = (\TOTAL|m_thresher|always0~3_combout\ & ((\TOTAL|T1|c1|oThresh25\(4)))) # (!\TOTAL|m_thresher|always0~3_combout\ & (\TOTAL|m_thresher|s_thresh\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~3_combout\,
	datab => \TOTAL|m_thresher|s_thresh\(28),
	datad => \TOTAL|T1|c1|oThresh25\(4),
	combout => \TOTAL|m_thresher|thresh[4]~3_combout\);

-- Location: LCCOMB_X41_Y10_N2
\TOTAL|m_thresher|thresh[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|thresh[3]~4_combout\ = (\TOTAL|m_thresher|always0~3_combout\ & (\TOTAL|T1|c1|oThresh25\(3))) # (!\TOTAL|m_thresher|always0~3_combout\ & ((\TOTAL|m_thresher|s_thresh\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~3_combout\,
	datab => \TOTAL|T1|c1|oThresh25\(3),
	datad => \TOTAL|m_thresher|s_thresh\(27),
	combout => \TOTAL|m_thresher|thresh[3]~4_combout\);

-- Location: LCCOMB_X41_Y10_N28
\TOTAL|m_thresher|thresh[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|thresh[2]~5_combout\ = (\TOTAL|m_thresher|always0~3_combout\ & ((\TOTAL|T1|c1|oThresh25\(2)))) # (!\TOTAL|m_thresher|always0~3_combout\ & (\TOTAL|m_thresher|s_thresh\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh\(26),
	datab => \TOTAL|T1|c1|oThresh25\(2),
	datad => \TOTAL|m_thresher|always0~3_combout\,
	combout => \TOTAL|m_thresher|thresh[2]~5_combout\);

-- Location: LCCOMB_X41_Y10_N24
\TOTAL|m_thresher|thresh[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|thresh[1]~6_combout\ = (\TOTAL|m_thresher|always0~3_combout\ & ((\TOTAL|T1|c1|oThresh25\(1)))) # (!\TOTAL|m_thresher|always0~3_combout\ & (\TOTAL|m_thresher|s_thresh\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh\(25),
	datab => \TOTAL|T1|c1|oThresh25\(1),
	datad => \TOTAL|m_thresher|always0~3_combout\,
	combout => \TOTAL|m_thresher|thresh[1]~6_combout\);

-- Location: LCCOMB_X41_Y10_N0
\TOTAL|m_thresher|thresh[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|thresh[0]~7_combout\ = (\TOTAL|m_thresher|always0~3_combout\ & ((\TOTAL|T1|c1|oThresh25\(0)))) # (!\TOTAL|m_thresher|always0~3_combout\ & (\TOTAL|m_thresher|s_thresh\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh\(24),
	datab => \TOTAL|T1|c1|oThresh25\(0),
	datad => \TOTAL|m_thresher|always0~3_combout\,
	combout => \TOTAL|m_thresher|thresh[0]~7_combout\);

-- Location: LCFF_X33_Y11_N17
\TOTAL|T1|c1|oDataOutCumH[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[2]~25_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(2));

-- Location: LCFF_X33_Y11_N21
\TOTAL|T1|c1|oDataOutCumH[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[4]~29_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(4));

-- Location: LCFF_X33_Y11_N25
\TOTAL|T1|c1|oDataOutCumH[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[6]~33_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(6));

-- Location: M4K_X37_Y8
\TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Total_Module:TOTAL|Total_Histogram:T1|true_dpram_sclk:Hist2|altsyncram:ram_rtl_0|altsyncram_crg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \TOTAL|T1|Hist2We~0_combout\,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	portadatain => \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M4K_X37_Y7
\TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Total_Module:TOTAL|Total_Histogram:T1|true_dpram_sclk:Hist1|altsyncram:ram_rtl_0|altsyncram_crg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \TOTAL|T1|Hist1We~0_combout\,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	portadatain => \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M4K_X37_Y9
\TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Total_Module:TOTAL|Total_Histogram:T1|true_dpram_sclk:Hist2|altsyncram:ram_rtl_0|altsyncram_crg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \TOTAL|T1|Hist2We~0_combout\,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	portadatain => \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \TOTAL|T1|Hist2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X37_Y10
\TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Total_Module:TOTAL|Total_Histogram:T1|true_dpram_sclk:Hist1|altsyncram:ram_rtl_0|altsyncram_crg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \TOTAL|T1|Hist1We~0_combout\,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	portadatain => \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \TOTAL|T1|Hist1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X37_Y11
\TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Total_Module:TOTAL|Total_Histogram:T1|true_dpram_sclk:CumHist|altsyncram:ram_rtl_0|altsyncram_crg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 11,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 11,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \TOTAL|T1|c1|oWE~regout\,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	portadatain => \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \TOTAL|T1|CumHist|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCFF_X62_Y17_N3
\u11|u0|mACK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\,
	datain => \u11|u0|mACK~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|ALT_INV_m3wire_str~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mACK~regout\);

-- Location: LCCOMB_X63_Y26_N16
\u9|senosr_exposure[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[8]~29_combout\ = ((\u9|senosr_exposure\(8) $ (\iSW~combout\(0) $ (\u9|senosr_exposure[7]~28\)))) # (GND)
-- \u9|senosr_exposure[8]~30\ = CARRY((\u9|senosr_exposure\(8) & ((!\u9|senosr_exposure[7]~28\) # (!\iSW~combout\(0)))) # (!\u9|senosr_exposure\(8) & (!\iSW~combout\(0) & !\u9|senosr_exposure[7]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(8),
	datab => \iSW~combout\(0),
	datad => VCC,
	cin => \u9|senosr_exposure[7]~28\,
	combout => \u9|senosr_exposure[8]~29_combout\,
	cout => \u9|senosr_exposure[8]~30\);

-- Location: LCCOMB_X63_Y26_N18
\u9|senosr_exposure[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[9]~31_combout\ = ((\u9|senosr_exposure\(9) $ (\iSW~combout\(0) $ (!\u9|senosr_exposure[8]~30\)))) # (GND)
-- \u9|senosr_exposure[9]~32\ = CARRY((\u9|senosr_exposure\(9) & ((\iSW~combout\(0)) # (!\u9|senosr_exposure[8]~30\))) # (!\u9|senosr_exposure\(9) & (\iSW~combout\(0) & !\u9|senosr_exposure[8]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(9),
	datab => \iSW~combout\(0),
	datad => VCC,
	cin => \u9|senosr_exposure[8]~30\,
	combout => \u9|senosr_exposure[9]~31_combout\,
	cout => \u9|senosr_exposure[9]~32\);

-- Location: LCCOMB_X63_Y26_N20
\u9|senosr_exposure[10]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[10]~33_combout\ = ((\u9|senosr_exposure\(10) $ (\iSW~combout\(0) $ (\u9|senosr_exposure[9]~32\)))) # (GND)
-- \u9|senosr_exposure[10]~34\ = CARRY((\u9|senosr_exposure\(10) & ((!\u9|senosr_exposure[9]~32\) # (!\iSW~combout\(0)))) # (!\u9|senosr_exposure\(10) & (!\iSW~combout\(0) & !\u9|senosr_exposure[9]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(10),
	datab => \iSW~combout\(0),
	datad => VCC,
	cin => \u9|senosr_exposure[9]~32\,
	combout => \u9|senosr_exposure[10]~33_combout\,
	cout => \u9|senosr_exposure[10]~34\);

-- Location: LCCOMB_X63_Y26_N28
\u9|senosr_exposure[14]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[14]~50_combout\ = (\iSW~combout\(0) & ((\u9|senosr_exposure\(14) & (\u9|senosr_exposure[13]~49\ & VCC)) # (!\u9|senosr_exposure\(14) & (!\u9|senosr_exposure[13]~49\)))) # (!\iSW~combout\(0) & ((\u9|senosr_exposure\(14) & 
-- (!\u9|senosr_exposure[13]~49\)) # (!\u9|senosr_exposure\(14) & ((\u9|senosr_exposure[13]~49\) # (GND)))))
-- \u9|senosr_exposure[14]~51\ = CARRY((\iSW~combout\(0) & (!\u9|senosr_exposure\(14) & !\u9|senosr_exposure[13]~49\)) # (!\iSW~combout\(0) & ((!\u9|senosr_exposure[13]~49\) # (!\u9|senosr_exposure\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \u9|senosr_exposure\(14),
	datad => VCC,
	cin => \u9|senosr_exposure[13]~49\,
	combout => \u9|senosr_exposure[14]~50_combout\,
	cout => \u9|senosr_exposure[14]~51\);

-- Location: LCCOMB_X63_Y26_N30
\u9|senosr_exposure[15]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[15]~52_combout\ = \u9|senosr_exposure\(15) $ (\u9|senosr_exposure[14]~51\ $ (!\iSW~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|senosr_exposure\(15),
	datad => \iSW~combout\(0),
	cin => \u9|senosr_exposure[14]~51\,
	combout => \u9|senosr_exposure[15]~52_combout\);

-- Location: LCFF_X10_Y12_N13
\u7|command1|rp_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rp_shift~6_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rp_shift\(3));

-- Location: LCFF_X11_Y18_N19
\u8|command1|rp_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|rp_shift~6_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|rp_shift\(3));

-- Location: LCCOMB_X56_Y9_N26
\u3|rRed[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed[3]~8_combout\ = (\u3|rGreen~14_combout\ & (\u3|wData1_d1\(3))) # (!\u3|rGreen~14_combout\ & ((\u3|wData2_d1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|wData1_d1\(3),
	datad => \u3|wData2_d1\(3),
	combout => \u3|rRed[3]~8_combout\);

-- Location: LCCOMB_X61_Y9_N28
\u3|rRed[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed[2]~9_combout\ = (\u3|rGreen~14_combout\ & (\u3|wData1_d1\(2))) # (!\u3|rGreen~14_combout\ & ((\u3|wData2_d1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(2),
	datab => \u3|rGreen~14_combout\,
	datad => \u3|wData2_d1\(2),
	combout => \u3|rRed[2]~9_combout\);

-- Location: LCCOMB_X59_Y9_N4
\u3|rGreen[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[4]~8_combout\ = (\u3|rGreen~14_combout\ & (\u3|rGreen~37_combout\)) # (!\u3|rGreen~14_combout\ & ((\u3|rGreen~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|rGreen~37_combout\,
	datad => \u3|rGreen~38_combout\,
	combout => \u3|rGreen[4]~8_combout\);

-- Location: LCCOMB_X53_Y10_N16
\u3|rGreen[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[2]~10_combout\ = (\u3|rGreen~14_combout\ & ((\u3|rGreen~43_combout\))) # (!\u3|rGreen~14_combout\ & (\u3|rGreen~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|rGreen~44_combout\,
	datad => \u3|rGreen~43_combout\,
	combout => \u3|rGreen[2]~10_combout\);

-- Location: LCCOMB_X42_Y10_N0
\TOTAL|m_thresher|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~0_combout\ = (\TOTAL|m_thresher|s_thresh\(16) & ((GND) # (!\TOTAL|m_thresher|s_step\(16)))) # (!\TOTAL|m_thresher|s_thresh\(16) & (\TOTAL|m_thresher|s_step\(16) $ (GND)))
-- \TOTAL|m_thresher|Add0~1\ = CARRY((\TOTAL|m_thresher|s_thresh\(16)) # (!\TOTAL|m_thresher|s_step\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh\(16),
	datab => \TOTAL|m_thresher|s_step\(16),
	datad => VCC,
	combout => \TOTAL|m_thresher|Add0~0_combout\,
	cout => \TOTAL|m_thresher|Add0~1\);

-- Location: LCCOMB_X42_Y10_N2
\TOTAL|m_thresher|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~2_combout\ = (\TOTAL|m_thresher|s_thresh\(17) & ((\TOTAL|m_thresher|s_step\(17) & (!\TOTAL|m_thresher|Add0~1\)) # (!\TOTAL|m_thresher|s_step\(17) & (\TOTAL|m_thresher|Add0~1\ & VCC)))) # (!\TOTAL|m_thresher|s_thresh\(17) & 
-- ((\TOTAL|m_thresher|s_step\(17) & ((\TOTAL|m_thresher|Add0~1\) # (GND))) # (!\TOTAL|m_thresher|s_step\(17) & (!\TOTAL|m_thresher|Add0~1\))))
-- \TOTAL|m_thresher|Add0~3\ = CARRY((\TOTAL|m_thresher|s_thresh\(17) & (\TOTAL|m_thresher|s_step\(17) & !\TOTAL|m_thresher|Add0~1\)) # (!\TOTAL|m_thresher|s_thresh\(17) & ((\TOTAL|m_thresher|s_step\(17)) # (!\TOTAL|m_thresher|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh\(17),
	datab => \TOTAL|m_thresher|s_step\(17),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~1\,
	combout => \TOTAL|m_thresher|Add0~2_combout\,
	cout => \TOTAL|m_thresher|Add0~3\);

-- Location: LCCOMB_X42_Y10_N4
\TOTAL|m_thresher|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~4_combout\ = ((\TOTAL|m_thresher|s_thresh\(18) $ (\TOTAL|m_thresher|s_step\(18) $ (\TOTAL|m_thresher|Add0~3\)))) # (GND)
-- \TOTAL|m_thresher|Add0~5\ = CARRY((\TOTAL|m_thresher|s_thresh\(18) & ((!\TOTAL|m_thresher|Add0~3\) # (!\TOTAL|m_thresher|s_step\(18)))) # (!\TOTAL|m_thresher|s_thresh\(18) & (!\TOTAL|m_thresher|s_step\(18) & !\TOTAL|m_thresher|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh\(18),
	datab => \TOTAL|m_thresher|s_step\(18),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~3\,
	combout => \TOTAL|m_thresher|Add0~4_combout\,
	cout => \TOTAL|m_thresher|Add0~5\);

-- Location: LCCOMB_X42_Y10_N6
\TOTAL|m_thresher|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~6_combout\ = (\TOTAL|m_thresher|s_step\(19) & ((\TOTAL|m_thresher|s_thresh\(19) & (!\TOTAL|m_thresher|Add0~5\)) # (!\TOTAL|m_thresher|s_thresh\(19) & ((\TOTAL|m_thresher|Add0~5\) # (GND))))) # (!\TOTAL|m_thresher|s_step\(19) & 
-- ((\TOTAL|m_thresher|s_thresh\(19) & (\TOTAL|m_thresher|Add0~5\ & VCC)) # (!\TOTAL|m_thresher|s_thresh\(19) & (!\TOTAL|m_thresher|Add0~5\))))
-- \TOTAL|m_thresher|Add0~7\ = CARRY((\TOTAL|m_thresher|s_step\(19) & ((!\TOTAL|m_thresher|Add0~5\) # (!\TOTAL|m_thresher|s_thresh\(19)))) # (!\TOTAL|m_thresher|s_step\(19) & (!\TOTAL|m_thresher|s_thresh\(19) & !\TOTAL|m_thresher|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_step\(19),
	datab => \TOTAL|m_thresher|s_thresh\(19),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~5\,
	combout => \TOTAL|m_thresher|Add0~6_combout\,
	cout => \TOTAL|m_thresher|Add0~7\);

-- Location: LCCOMB_X42_Y10_N8
\TOTAL|m_thresher|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~8_combout\ = ((\TOTAL|m_thresher|s_thresh\(20) $ (\TOTAL|m_thresher|s_step\(20) $ (\TOTAL|m_thresher|Add0~7\)))) # (GND)
-- \TOTAL|m_thresher|Add0~9\ = CARRY((\TOTAL|m_thresher|s_thresh\(20) & ((!\TOTAL|m_thresher|Add0~7\) # (!\TOTAL|m_thresher|s_step\(20)))) # (!\TOTAL|m_thresher|s_thresh\(20) & (!\TOTAL|m_thresher|s_step\(20) & !\TOTAL|m_thresher|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh\(20),
	datab => \TOTAL|m_thresher|s_step\(20),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~7\,
	combout => \TOTAL|m_thresher|Add0~8_combout\,
	cout => \TOTAL|m_thresher|Add0~9\);

-- Location: LCCOMB_X42_Y10_N10
\TOTAL|m_thresher|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~10_combout\ = (\TOTAL|m_thresher|s_step\(21) & ((\TOTAL|m_thresher|s_thresh\(21) & (!\TOTAL|m_thresher|Add0~9\)) # (!\TOTAL|m_thresher|s_thresh\(21) & ((\TOTAL|m_thresher|Add0~9\) # (GND))))) # (!\TOTAL|m_thresher|s_step\(21) & 
-- ((\TOTAL|m_thresher|s_thresh\(21) & (\TOTAL|m_thresher|Add0~9\ & VCC)) # (!\TOTAL|m_thresher|s_thresh\(21) & (!\TOTAL|m_thresher|Add0~9\))))
-- \TOTAL|m_thresher|Add0~11\ = CARRY((\TOTAL|m_thresher|s_step\(21) & ((!\TOTAL|m_thresher|Add0~9\) # (!\TOTAL|m_thresher|s_thresh\(21)))) # (!\TOTAL|m_thresher|s_step\(21) & (!\TOTAL|m_thresher|s_thresh\(21) & !\TOTAL|m_thresher|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_step\(21),
	datab => \TOTAL|m_thresher|s_thresh\(21),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~9\,
	combout => \TOTAL|m_thresher|Add0~10_combout\,
	cout => \TOTAL|m_thresher|Add0~11\);

-- Location: LCCOMB_X42_Y10_N12
\TOTAL|m_thresher|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~12_combout\ = ((\TOTAL|m_thresher|s_step\(22) $ (\TOTAL|m_thresher|s_thresh\(22) $ (\TOTAL|m_thresher|Add0~11\)))) # (GND)
-- \TOTAL|m_thresher|Add0~13\ = CARRY((\TOTAL|m_thresher|s_step\(22) & (\TOTAL|m_thresher|s_thresh\(22) & !\TOTAL|m_thresher|Add0~11\)) # (!\TOTAL|m_thresher|s_step\(22) & ((\TOTAL|m_thresher|s_thresh\(22)) # (!\TOTAL|m_thresher|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_step\(22),
	datab => \TOTAL|m_thresher|s_thresh\(22),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~11\,
	combout => \TOTAL|m_thresher|Add0~12_combout\,
	cout => \TOTAL|m_thresher|Add0~13\);

-- Location: LCCOMB_X42_Y10_N14
\TOTAL|m_thresher|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~14_combout\ = (\TOTAL|m_thresher|s_thresh\(23) & ((\TOTAL|m_thresher|s_step\(23) & (!\TOTAL|m_thresher|Add0~13\)) # (!\TOTAL|m_thresher|s_step\(23) & (\TOTAL|m_thresher|Add0~13\ & VCC)))) # (!\TOTAL|m_thresher|s_thresh\(23) & 
-- ((\TOTAL|m_thresher|s_step\(23) & ((\TOTAL|m_thresher|Add0~13\) # (GND))) # (!\TOTAL|m_thresher|s_step\(23) & (!\TOTAL|m_thresher|Add0~13\))))
-- \TOTAL|m_thresher|Add0~15\ = CARRY((\TOTAL|m_thresher|s_thresh\(23) & (\TOTAL|m_thresher|s_step\(23) & !\TOTAL|m_thresher|Add0~13\)) # (!\TOTAL|m_thresher|s_thresh\(23) & ((\TOTAL|m_thresher|s_step\(23)) # (!\TOTAL|m_thresher|Add0~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh\(23),
	datab => \TOTAL|m_thresher|s_step\(23),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~13\,
	combout => \TOTAL|m_thresher|Add0~14_combout\,
	cout => \TOTAL|m_thresher|Add0~15\);

-- Location: LCCOMB_X42_Y10_N16
\TOTAL|m_thresher|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~16_combout\ = (\TOTAL|m_thresher|s_thresh\(24) & ((GND) # (!\TOTAL|m_thresher|Add0~15\))) # (!\TOTAL|m_thresher|s_thresh\(24) & (\TOTAL|m_thresher|Add0~15\ $ (GND)))
-- \TOTAL|m_thresher|Add0~17\ = CARRY((\TOTAL|m_thresher|s_thresh\(24)) # (!\TOTAL|m_thresher|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|m_thresher|s_thresh\(24),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~15\,
	combout => \TOTAL|m_thresher|Add0~16_combout\,
	cout => \TOTAL|m_thresher|Add0~17\);

-- Location: LCCOMB_X42_Y10_N18
\TOTAL|m_thresher|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~18_combout\ = (\TOTAL|m_thresher|s_thresh\(25) & (\TOTAL|m_thresher|Add0~17\ & VCC)) # (!\TOTAL|m_thresher|s_thresh\(25) & (!\TOTAL|m_thresher|Add0~17\))
-- \TOTAL|m_thresher|Add0~19\ = CARRY((!\TOTAL|m_thresher|s_thresh\(25) & !\TOTAL|m_thresher|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|m_thresher|s_thresh\(25),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~17\,
	combout => \TOTAL|m_thresher|Add0~18_combout\,
	cout => \TOTAL|m_thresher|Add0~19\);

-- Location: LCCOMB_X42_Y10_N20
\TOTAL|m_thresher|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~20_combout\ = (\TOTAL|m_thresher|s_thresh\(26) & ((GND) # (!\TOTAL|m_thresher|Add0~19\))) # (!\TOTAL|m_thresher|s_thresh\(26) & (\TOTAL|m_thresher|Add0~19\ $ (GND)))
-- \TOTAL|m_thresher|Add0~21\ = CARRY((\TOTAL|m_thresher|s_thresh\(26)) # (!\TOTAL|m_thresher|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|m_thresher|s_thresh\(26),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~19\,
	combout => \TOTAL|m_thresher|Add0~20_combout\,
	cout => \TOTAL|m_thresher|Add0~21\);

-- Location: LCCOMB_X42_Y10_N22
\TOTAL|m_thresher|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~22_combout\ = (\TOTAL|m_thresher|s_thresh\(27) & (\TOTAL|m_thresher|Add0~21\ & VCC)) # (!\TOTAL|m_thresher|s_thresh\(27) & (!\TOTAL|m_thresher|Add0~21\))
-- \TOTAL|m_thresher|Add0~23\ = CARRY((!\TOTAL|m_thresher|s_thresh\(27) & !\TOTAL|m_thresher|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|m_thresher|s_thresh\(27),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~21\,
	combout => \TOTAL|m_thresher|Add0~22_combout\,
	cout => \TOTAL|m_thresher|Add0~23\);

-- Location: LCCOMB_X42_Y10_N24
\TOTAL|m_thresher|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~24_combout\ = (\TOTAL|m_thresher|s_thresh\(28) & ((GND) # (!\TOTAL|m_thresher|Add0~23\))) # (!\TOTAL|m_thresher|s_thresh\(28) & (\TOTAL|m_thresher|Add0~23\ $ (GND)))
-- \TOTAL|m_thresher|Add0~25\ = CARRY((\TOTAL|m_thresher|s_thresh\(28)) # (!\TOTAL|m_thresher|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|m_thresher|s_thresh\(28),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~23\,
	combout => \TOTAL|m_thresher|Add0~24_combout\,
	cout => \TOTAL|m_thresher|Add0~25\);

-- Location: LCCOMB_X42_Y10_N26
\TOTAL|m_thresher|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~26_combout\ = (\TOTAL|m_thresher|s_thresh\(29) & (\TOTAL|m_thresher|Add0~25\ & VCC)) # (!\TOTAL|m_thresher|s_thresh\(29) & (!\TOTAL|m_thresher|Add0~25\))
-- \TOTAL|m_thresher|Add0~27\ = CARRY((!\TOTAL|m_thresher|s_thresh\(29) & !\TOTAL|m_thresher|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh\(29),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~25\,
	combout => \TOTAL|m_thresher|Add0~26_combout\,
	cout => \TOTAL|m_thresher|Add0~27\);

-- Location: LCCOMB_X42_Y10_N28
\TOTAL|m_thresher|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~28_combout\ = (\TOTAL|m_thresher|s_thresh\(30) & ((GND) # (!\TOTAL|m_thresher|Add0~27\))) # (!\TOTAL|m_thresher|s_thresh\(30) & (\TOTAL|m_thresher|Add0~27\ $ (GND)))
-- \TOTAL|m_thresher|Add0~29\ = CARRY((\TOTAL|m_thresher|s_thresh\(30)) # (!\TOTAL|m_thresher|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|m_thresher|s_thresh\(30),
	datad => VCC,
	cin => \TOTAL|m_thresher|Add0~27\,
	combout => \TOTAL|m_thresher|Add0~28_combout\,
	cout => \TOTAL|m_thresher|Add0~29\);

-- Location: LCCOMB_X42_Y10_N30
\TOTAL|m_thresher|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|Add0~30_combout\ = \TOTAL|m_thresher|Add0~29\ $ (!\TOTAL|m_thresher|s_thresh\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|m_thresher|s_thresh\(31),
	cin => \TOTAL|m_thresher|Add0~29\,
	combout => \TOTAL|m_thresher|Add0~30_combout\);

-- Location: LCCOMB_X33_Y11_N16
\TOTAL|T1|c1|oDataOutCumH[2]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[2]~25_combout\ = ((\TOTAL|T1|c1|oDataOutCumH\(2) $ (\TOTAL|T1|h1|tmp\(2) $ (!\TOTAL|T1|c1|oDataOutCumH[1]~24\)))) # (GND)
-- \TOTAL|T1|c1|oDataOutCumH[2]~26\ = CARRY((\TOTAL|T1|c1|oDataOutCumH\(2) & ((\TOTAL|T1|h1|tmp\(2)) # (!\TOTAL|T1|c1|oDataOutCumH[1]~24\))) # (!\TOTAL|T1|c1|oDataOutCumH\(2) & (\TOTAL|T1|h1|tmp\(2) & !\TOTAL|T1|c1|oDataOutCumH[1]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(2),
	datab => \TOTAL|T1|h1|tmp\(2),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[1]~24\,
	combout => \TOTAL|T1|c1|oDataOutCumH[2]~25_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[2]~26\);

-- Location: LCCOMB_X33_Y11_N20
\TOTAL|T1|c1|oDataOutCumH[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[4]~29_combout\ = ((\TOTAL|T1|c1|oDataOutCumH\(4) $ (\TOTAL|T1|h1|tmp\(4) $ (!\TOTAL|T1|c1|oDataOutCumH[3]~28\)))) # (GND)
-- \TOTAL|T1|c1|oDataOutCumH[4]~30\ = CARRY((\TOTAL|T1|c1|oDataOutCumH\(4) & ((\TOTAL|T1|h1|tmp\(4)) # (!\TOTAL|T1|c1|oDataOutCumH[3]~28\))) # (!\TOTAL|T1|c1|oDataOutCumH\(4) & (\TOTAL|T1|h1|tmp\(4) & !\TOTAL|T1|c1|oDataOutCumH[3]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(4),
	datab => \TOTAL|T1|h1|tmp\(4),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[3]~28\,
	combout => \TOTAL|T1|c1|oDataOutCumH[4]~29_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[4]~30\);

-- Location: LCCOMB_X33_Y11_N24
\TOTAL|T1|c1|oDataOutCumH[6]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[6]~33_combout\ = ((\TOTAL|T1|c1|oDataOutCumH\(6) $ (\TOTAL|T1|h1|tmp\(6) $ (!\TOTAL|T1|c1|oDataOutCumH[5]~32\)))) # (GND)
-- \TOTAL|T1|c1|oDataOutCumH[6]~34\ = CARRY((\TOTAL|T1|c1|oDataOutCumH\(6) & ((\TOTAL|T1|h1|tmp\(6)) # (!\TOTAL|T1|c1|oDataOutCumH[5]~32\))) # (!\TOTAL|T1|c1|oDataOutCumH\(6) & (\TOTAL|T1|h1|tmp\(6) & !\TOTAL|T1|c1|oDataOutCumH[5]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(6),
	datab => \TOTAL|T1|h1|tmp\(6),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[5]~32\,
	combout => \TOTAL|T1|c1|oDataOutCumH[6]~33_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[6]~34\);

-- Location: LCFF_X34_Y9_N15
\TOTAL|T1|c1|delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|delayed~0_combout\,
	sclr => \TOTAL|T1|c1|state.0011~regout\,
	ena => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|delayed~regout\);

-- Location: LCCOMB_X27_Y10_N12
\TOTAL|T1|c1|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add1~12_combout\ = (\TOTAL|T1|c1|oAddrInHist\(6) & ((GND) # (!\TOTAL|T1|c1|Add1~11\))) # (!\TOTAL|T1|c1|oAddrInHist\(6) & (\TOTAL|T1|c1|Add1~11\ $ (GND)))
-- \TOTAL|T1|c1|Add1~13\ = CARRY((\TOTAL|T1|c1|oAddrInHist\(6)) # (!\TOTAL|T1|c1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(6),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add1~11\,
	combout => \TOTAL|T1|c1|Add1~12_combout\,
	cout => \TOTAL|T1|c1|Add1~13\);

-- Location: LCCOMB_X27_Y10_N14
\TOTAL|T1|c1|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add1~14_combout\ = \TOTAL|T1|c1|Add1~13\ $ (!\TOTAL|T1|c1|oAddrInHist\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|c1|oAddrInHist\(7),
	cin => \TOTAL|T1|c1|Add1~13\,
	combout => \TOTAL|T1|c1|Add1~14_combout\);

-- Location: LCFF_X35_Y9_N9
\TOTAL|T1|c1|oWE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oWE~2_combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	ena => \TOTAL|T1|c1|oWE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oWE~regout\);

-- Location: LCFF_X41_Y10_N23
\TOTAL|m_thresher|delta[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|delta[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|delta\(7));

-- Location: LCFF_X41_Y10_N21
\TOTAL|m_thresher|delta[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|delta[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|delta\(6));

-- Location: LCFF_X41_Y10_N19
\TOTAL|m_thresher|delta[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|delta[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|delta\(5));

-- Location: LCFF_X41_Y10_N17
\TOTAL|m_thresher|delta[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|delta[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|delta\(4));

-- Location: LCFF_X41_Y10_N15
\TOTAL|m_thresher|delta[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|delta[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|delta\(3));

-- Location: LCFF_X41_Y10_N13
\TOTAL|m_thresher|delta[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|delta[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|delta\(2));

-- Location: LCFF_X41_Y10_N11
\TOTAL|m_thresher|delta[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|delta[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|delta\(1));

-- Location: LCFF_X41_Y10_N9
\TOTAL|m_thresher|delta[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|delta[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|delta\(0));

-- Location: M4K_X17_Y10
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Total_Module:TOTAL|Total_Histogram:T1|Histogram:h1|altsyncram:ram_rtl_0|altsyncram_crg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \TOTAL|T1|h1|ram~6_combout\,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	portadatain => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y11
\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Total_Module:TOTAL|Total_Histogram:T1|Histogram:h1|altsyncram:ram_rtl_0|altsyncram_crg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 20,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 20,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \TOTAL|T1|h1|ram~6_combout\,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	portadatain => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y10_N6
\TOTAL|T1|c1|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~4_combout\ = (\TOTAL|T1|c1|oAddrInHist\(2) & (\TOTAL|T1|c1|Add0~3\ $ (GND))) # (!\TOTAL|T1|c1|oAddrInHist\(2) & (!\TOTAL|T1|c1|Add0~3\ & VCC))
-- \TOTAL|T1|c1|Add0~5\ = CARRY((\TOTAL|T1|c1|oAddrInHist\(2) & !\TOTAL|T1|c1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(2),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add0~3\,
	combout => \TOTAL|T1|c1|Add0~4_combout\,
	cout => \TOTAL|T1|c1|Add0~5\);

-- Location: LCCOMB_X29_Y10_N10
\TOTAL|T1|c1|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~8_combout\ = (\TOTAL|T1|c1|oAddrInHist\(4) & (\TOTAL|T1|c1|Add0~7\ $ (GND))) # (!\TOTAL|T1|c1|oAddrInHist\(4) & (!\TOTAL|T1|c1|Add0~7\ & VCC))
-- \TOTAL|T1|c1|Add0~9\ = CARRY((\TOTAL|T1|c1|oAddrInHist\(4) & !\TOTAL|T1|c1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(4),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add0~7\,
	combout => \TOTAL|T1|c1|Add0~8_combout\,
	cout => \TOTAL|T1|c1|Add0~9\);

-- Location: LCCOMB_X29_Y10_N12
\TOTAL|T1|c1|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~14_combout\ = (\TOTAL|T1|c1|oAddrInHist\(5) & (!\TOTAL|T1|c1|Add0~9\)) # (!\TOTAL|T1|c1|oAddrInHist\(5) & ((\TOTAL|T1|c1|Add0~9\) # (GND)))
-- \TOTAL|T1|c1|Add0~15\ = CARRY((!\TOTAL|T1|c1|Add0~9\) # (!\TOTAL|T1|c1|oAddrInHist\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(5),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add0~9\,
	combout => \TOTAL|T1|c1|Add0~14_combout\,
	cout => \TOTAL|T1|c1|Add0~15\);

-- Location: LCCOMB_X30_Y10_N18
\TOTAL|T1|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Add0~4_combout\ = (\TOTAL|T1|hGrayR\(2) & (\TOTAL|T1|Add0~3\ $ (GND))) # (!\TOTAL|T1|hGrayR\(2) & (!\TOTAL|T1|Add0~3\ & VCC))
-- \TOTAL|T1|Add0~5\ = CARRY((\TOTAL|T1|hGrayR\(2) & !\TOTAL|T1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|hGrayR\(2),
	datad => VCC,
	cin => \TOTAL|T1|Add0~3\,
	combout => \TOTAL|T1|Add0~4_combout\,
	cout => \TOTAL|T1|Add0~5\);

-- Location: LCCOMB_X41_Y10_N8
\TOTAL|m_thresher|delta[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|delta[0]~8_combout\ = (\TOTAL|T1|c1|oThresh75\(0) & ((GND) # (!\TOTAL|T1|c1|oThresh25\(0)))) # (!\TOTAL|T1|c1|oThresh75\(0) & (\TOTAL|T1|c1|oThresh25\(0) $ (GND)))
-- \TOTAL|m_thresher|delta[0]~9\ = CARRY((\TOTAL|T1|c1|oThresh75\(0)) # (!\TOTAL|T1|c1|oThresh25\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(0),
	datab => \TOTAL|T1|c1|oThresh25\(0),
	datad => VCC,
	combout => \TOTAL|m_thresher|delta[0]~8_combout\,
	cout => \TOTAL|m_thresher|delta[0]~9\);

-- Location: LCCOMB_X41_Y10_N10
\TOTAL|m_thresher|delta[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|delta[1]~10_combout\ = (\TOTAL|T1|c1|oThresh75\(1) & ((\TOTAL|T1|c1|oThresh25\(1) & (!\TOTAL|m_thresher|delta[0]~9\)) # (!\TOTAL|T1|c1|oThresh25\(1) & (\TOTAL|m_thresher|delta[0]~9\ & VCC)))) # (!\TOTAL|T1|c1|oThresh75\(1) & 
-- ((\TOTAL|T1|c1|oThresh25\(1) & ((\TOTAL|m_thresher|delta[0]~9\) # (GND))) # (!\TOTAL|T1|c1|oThresh25\(1) & (!\TOTAL|m_thresher|delta[0]~9\))))
-- \TOTAL|m_thresher|delta[1]~11\ = CARRY((\TOTAL|T1|c1|oThresh75\(1) & (\TOTAL|T1|c1|oThresh25\(1) & !\TOTAL|m_thresher|delta[0]~9\)) # (!\TOTAL|T1|c1|oThresh75\(1) & ((\TOTAL|T1|c1|oThresh25\(1)) # (!\TOTAL|m_thresher|delta[0]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(1),
	datab => \TOTAL|T1|c1|oThresh25\(1),
	datad => VCC,
	cin => \TOTAL|m_thresher|delta[0]~9\,
	combout => \TOTAL|m_thresher|delta[1]~10_combout\,
	cout => \TOTAL|m_thresher|delta[1]~11\);

-- Location: LCCOMB_X41_Y10_N12
\TOTAL|m_thresher|delta[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|delta[2]~12_combout\ = ((\TOTAL|T1|c1|oThresh75\(2) $ (\TOTAL|T1|c1|oThresh25\(2) $ (\TOTAL|m_thresher|delta[1]~11\)))) # (GND)
-- \TOTAL|m_thresher|delta[2]~13\ = CARRY((\TOTAL|T1|c1|oThresh75\(2) & ((!\TOTAL|m_thresher|delta[1]~11\) # (!\TOTAL|T1|c1|oThresh25\(2)))) # (!\TOTAL|T1|c1|oThresh75\(2) & (!\TOTAL|T1|c1|oThresh25\(2) & !\TOTAL|m_thresher|delta[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(2),
	datab => \TOTAL|T1|c1|oThresh25\(2),
	datad => VCC,
	cin => \TOTAL|m_thresher|delta[1]~11\,
	combout => \TOTAL|m_thresher|delta[2]~12_combout\,
	cout => \TOTAL|m_thresher|delta[2]~13\);

-- Location: LCCOMB_X41_Y10_N14
\TOTAL|m_thresher|delta[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|delta[3]~14_combout\ = (\TOTAL|T1|c1|oThresh75\(3) & ((\TOTAL|T1|c1|oThresh25\(3) & (!\TOTAL|m_thresher|delta[2]~13\)) # (!\TOTAL|T1|c1|oThresh25\(3) & (\TOTAL|m_thresher|delta[2]~13\ & VCC)))) # (!\TOTAL|T1|c1|oThresh75\(3) & 
-- ((\TOTAL|T1|c1|oThresh25\(3) & ((\TOTAL|m_thresher|delta[2]~13\) # (GND))) # (!\TOTAL|T1|c1|oThresh25\(3) & (!\TOTAL|m_thresher|delta[2]~13\))))
-- \TOTAL|m_thresher|delta[3]~15\ = CARRY((\TOTAL|T1|c1|oThresh75\(3) & (\TOTAL|T1|c1|oThresh25\(3) & !\TOTAL|m_thresher|delta[2]~13\)) # (!\TOTAL|T1|c1|oThresh75\(3) & ((\TOTAL|T1|c1|oThresh25\(3)) # (!\TOTAL|m_thresher|delta[2]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(3),
	datab => \TOTAL|T1|c1|oThresh25\(3),
	datad => VCC,
	cin => \TOTAL|m_thresher|delta[2]~13\,
	combout => \TOTAL|m_thresher|delta[3]~14_combout\,
	cout => \TOTAL|m_thresher|delta[3]~15\);

-- Location: LCCOMB_X41_Y10_N16
\TOTAL|m_thresher|delta[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|delta[4]~16_combout\ = ((\TOTAL|T1|c1|oThresh75\(4) $ (\TOTAL|T1|c1|oThresh25\(4) $ (\TOTAL|m_thresher|delta[3]~15\)))) # (GND)
-- \TOTAL|m_thresher|delta[4]~17\ = CARRY((\TOTAL|T1|c1|oThresh75\(4) & ((!\TOTAL|m_thresher|delta[3]~15\) # (!\TOTAL|T1|c1|oThresh25\(4)))) # (!\TOTAL|T1|c1|oThresh75\(4) & (!\TOTAL|T1|c1|oThresh25\(4) & !\TOTAL|m_thresher|delta[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(4),
	datab => \TOTAL|T1|c1|oThresh25\(4),
	datad => VCC,
	cin => \TOTAL|m_thresher|delta[3]~15\,
	combout => \TOTAL|m_thresher|delta[4]~16_combout\,
	cout => \TOTAL|m_thresher|delta[4]~17\);

-- Location: LCCOMB_X41_Y10_N18
\TOTAL|m_thresher|delta[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|delta[5]~18_combout\ = (\TOTAL|T1|c1|oThresh75\(5) & ((\TOTAL|T1|c1|oThresh25\(5) & (!\TOTAL|m_thresher|delta[4]~17\)) # (!\TOTAL|T1|c1|oThresh25\(5) & (\TOTAL|m_thresher|delta[4]~17\ & VCC)))) # (!\TOTAL|T1|c1|oThresh75\(5) & 
-- ((\TOTAL|T1|c1|oThresh25\(5) & ((\TOTAL|m_thresher|delta[4]~17\) # (GND))) # (!\TOTAL|T1|c1|oThresh25\(5) & (!\TOTAL|m_thresher|delta[4]~17\))))
-- \TOTAL|m_thresher|delta[5]~19\ = CARRY((\TOTAL|T1|c1|oThresh75\(5) & (\TOTAL|T1|c1|oThresh25\(5) & !\TOTAL|m_thresher|delta[4]~17\)) # (!\TOTAL|T1|c1|oThresh75\(5) & ((\TOTAL|T1|c1|oThresh25\(5)) # (!\TOTAL|m_thresher|delta[4]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(5),
	datab => \TOTAL|T1|c1|oThresh25\(5),
	datad => VCC,
	cin => \TOTAL|m_thresher|delta[4]~17\,
	combout => \TOTAL|m_thresher|delta[5]~18_combout\,
	cout => \TOTAL|m_thresher|delta[5]~19\);

-- Location: LCCOMB_X41_Y10_N20
\TOTAL|m_thresher|delta[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|delta[6]~20_combout\ = ((\TOTAL|T1|c1|oThresh25\(6) $ (\TOTAL|T1|c1|oThresh75\(6) $ (\TOTAL|m_thresher|delta[5]~19\)))) # (GND)
-- \TOTAL|m_thresher|delta[6]~21\ = CARRY((\TOTAL|T1|c1|oThresh25\(6) & (\TOTAL|T1|c1|oThresh75\(6) & !\TOTAL|m_thresher|delta[5]~19\)) # (!\TOTAL|T1|c1|oThresh25\(6) & ((\TOTAL|T1|c1|oThresh75\(6)) # (!\TOTAL|m_thresher|delta[5]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(6),
	datab => \TOTAL|T1|c1|oThresh75\(6),
	datad => VCC,
	cin => \TOTAL|m_thresher|delta[5]~19\,
	combout => \TOTAL|m_thresher|delta[6]~20_combout\,
	cout => \TOTAL|m_thresher|delta[6]~21\);

-- Location: LCCOMB_X41_Y10_N22
\TOTAL|m_thresher|delta[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|delta[7]~22_combout\ = \TOTAL|T1|c1|oThresh75\(7) $ (\TOTAL|m_thresher|delta[6]~21\ $ (!\TOTAL|T1|c1|oThresh25\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oThresh75\(7),
	datad => \TOTAL|T1|c1|oThresh25\(7),
	cin => \TOTAL|m_thresher|delta[6]~21\,
	combout => \TOTAL|m_thresher|delta[7]~22_combout\);

-- Location: LCCOMB_X44_Y8_N24
\u2|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|LessThan0~0_combout\ = (((!\u2|X_Cont\(1)) # (!\u2|X_Cont\(0))) # (!\u2|X_Cont\(2))) # (!\u2|X_Cont\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(3),
	datab => \u2|X_Cont\(2),
	datac => \u2|X_Cont\(0),
	datad => \u2|X_Cont\(1),
	combout => \u2|LessThan0~0_combout\);

-- Location: LCCOMB_X15_Y17_N16
\u8|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|LessThan0~0_combout\ = (\u8|Equal5~2_combout\ & ((!\u8|ST\(1)) # (!\u8|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal5~2_combout\,
	datab => \u8|ST\(0),
	datad => \u8|ST\(1),
	combout => \u8|LessThan0~0_combout\);

-- Location: LCFF_X10_Y17_N5
\u8|command1|CAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|CAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|CAS_N~regout\);

-- Location: LCFF_X11_Y12_N25
\u7|command1|RAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|RAS_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|RAS_N~regout\);

-- Location: LCCOMB_X52_Y2_N6
\u1|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Equal0~4_combout\ = (\u1|Cont\(11) & (\u1|Cont\(10) & (\u1|Cont\(8) & \u1|Cont\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(11),
	datab => \u1|Cont\(10),
	datac => \u1|Cont\(8),
	datad => \u1|Cont\(9),
	combout => \u1|Equal0~4_combout\);

-- Location: LCCOMB_X51_Y1_N24
\u1|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Equal0~7_combout\ = (\u1|Equal0~1_combout\ & \u1|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Equal0~1_combout\,
	datad => \u1|Equal0~6_combout\,
	combout => \u1|Equal0~7_combout\);

-- Location: LCFF_X14_Y12_N21
\u7|control1|SADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(8));

-- Location: LCCOMB_X13_Y12_N4
\u7|command1|SA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~0_combout\ = (\u7|control1|SADDR\(8) & ((\u7|command1|do_reada~regout\) # (\u7|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_writea~regout\,
	datad => \u7|control1|SADDR\(8),
	combout => \u7|command1|SA~0_combout\);

-- Location: LCFF_X14_Y12_N17
\u7|control1|SADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(17));

-- Location: LCCOMB_X11_Y11_N10
\u7|command1|SA~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~9_combout\ = (\u7|control1|SADDR\(17) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(17),
	combout => \u7|command1|SA~9_combout\);

-- Location: LCFF_X13_Y12_N3
\u7|control1|SADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(18));

-- Location: LCFF_X14_Y11_N7
\u7|control1|SADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(19));

-- Location: LCCOMB_X11_Y11_N6
\u7|command1|SA~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~11_combout\ = (\u7|control1|SADDR\(19) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(19),
	combout => \u7|command1|SA~11_combout\);

-- Location: LCFF_X12_Y17_N21
\u8|control1|SADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(14));

-- Location: LCCOMB_X15_Y17_N24
\u8|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal10~0_combout\ = (\u8|Equal7~0_combout\ & (!\u8|ST\(0) & (\u8|ST\(2) & \u8|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal7~0_combout\,
	datab => \u8|ST\(0),
	datac => \u8|ST\(2),
	datad => \u8|ST\(8),
	combout => \u8|Equal10~0_combout\);

-- Location: LCCOMB_X10_Y17_N4
\u8|command1|CAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|CAS_N~0_combout\ = (!\u8|command1|do_refresh~regout\ & ((\u8|command1|do_precharge~regout\) # ((!\u8|command1|WE_N~0_combout\ & !\u8|command1|do_load_mode~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_precharge~regout\,
	datab => \u8|command1|WE_N~0_combout\,
	datac => \u8|command1|do_refresh~regout\,
	datad => \u8|command1|do_load_mode~regout\,
	combout => \u8|command1|CAS_N~0_combout\);

-- Location: LCCOMB_X11_Y12_N18
\u7|command1|RAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|RAS_N~0_combout\ = (\u7|command1|do_precharge~regout\ & ((\u7|command1|rw_flag~regout\) # (\u7|command1|oe4~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rw_flag~regout\,
	datab => \u7|command1|oe4~regout\,
	datad => \u7|command1|do_precharge~regout\,
	combout => \u7|command1|RAS_N~0_combout\);

-- Location: LCCOMB_X11_Y12_N24
\u7|command1|RAS_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|RAS_N~1_combout\ = (!\u7|command1|do_refresh~regout\ & ((\u7|command1|RAS_N~0_combout\) # ((\u7|command1|rw_flag~0_combout\ & !\u7|command1|always4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_refresh~regout\,
	datab => \u7|command1|RAS_N~0_combout\,
	datac => \u7|command1|rw_flag~0_combout\,
	datad => \u7|command1|always4~0_combout\,
	combout => \u7|command1|RAS_N~1_combout\);

-- Location: LCFF_X15_Y13_N25
\u7|control1|READA\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|READA~regout\);

-- Location: LCFF_X21_Y8_N5
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7));

-- Location: LCFF_X20_Y8_N11
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6));

-- Location: LCFF_X20_Y8_N29
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5));

-- Location: LCFF_X20_Y8_N13
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4));

-- Location: LCFF_X20_Y8_N7
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3));

-- Location: LCFF_X20_Y8_N27
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2));

-- Location: LCFF_X20_Y8_N21
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1));

-- Location: LCFF_X20_Y8_N25
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0));

-- Location: LCFF_X22_Y13_N9
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7));

-- Location: LCFF_X22_Y13_N17
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6));

-- Location: LCFF_X22_Y13_N13
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5));

-- Location: LCFF_X22_Y13_N11
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4));

-- Location: LCFF_X22_Y13_N31
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3));

-- Location: LCFF_X22_Y13_N7
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2));

-- Location: LCFF_X21_Y13_N3
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1));

-- Location: LCFF_X22_Y13_N25
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0));

-- Location: LCFF_X27_Y16_N15
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7));

-- Location: LCFF_X27_Y16_N7
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6));

-- Location: LCFF_X27_Y16_N17
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5));

-- Location: LCFF_X27_Y16_N21
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4));

-- Location: LCFF_X27_Y16_N13
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3));

-- Location: LCFF_X27_Y16_N25
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2));

-- Location: LCFF_X27_Y16_N1
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1));

-- Location: LCFF_X27_Y16_N29
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(0));

-- Location: LCCOMB_X23_Y12_N20
\u7|RD_MASK[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|RD_MASK[1]~0_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|RD_MASK[1]~0_combout\);

-- Location: LCFF_X10_Y18_N21
\u8|control1|WRITEA\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|WRITEA~regout\);

-- Location: LCFF_X14_Y15_N9
\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7));

-- Location: LCFF_X15_Y15_N29
\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6));

-- Location: LCFF_X15_Y15_N17
\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5));

-- Location: LCFF_X15_Y15_N11
\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4));

-- Location: LCFF_X15_Y15_N9
\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3));

-- Location: LCFF_X15_Y15_N5
\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2));

-- Location: LCFF_X15_Y15_N7
\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1));

-- Location: LCFF_X15_Y15_N27
\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(0));

-- Location: LCFF_X22_Y16_N5
\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(8));

-- Location: LCFF_X21_Y16_N31
\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7));

-- Location: LCFF_X21_Y16_N17
\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6));

-- Location: LCFF_X21_Y16_N25
\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5));

-- Location: LCFF_X21_Y16_N7
\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4));

-- Location: LCFF_X21_Y16_N21
\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3));

-- Location: LCFF_X21_Y16_N9
\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2));

-- Location: LCFF_X21_Y16_N15
\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1));

-- Location: LCFF_X21_Y16_N13
\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0));

-- Location: LCFF_X40_Y20_N15
\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7));

-- Location: LCFF_X40_Y20_N25
\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6));

-- Location: LCFF_X40_Y20_N13
\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5));

-- Location: LCFF_X40_Y20_N21
\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4));

-- Location: LCFF_X40_Y20_N17
\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3));

-- Location: LCFF_X40_Y20_N31
\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2));

-- Location: LCFF_X40_Y20_N11
\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1));

-- Location: LCFF_X40_Y20_N7
\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(0));

-- Location: LCCOMB_X11_Y13_N12
\u7|command1|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~3_combout\ = (!\u7|command1|rp_done~regout\ & (!\u7|command1|command_done~regout\ & ((\u7|control1|REFRESH~regout\) # (\u7|control1|REF_REQ~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|REFRESH~regout\,
	datab => \u7|control1|REF_REQ~regout\,
	datac => \u7|command1|rp_done~regout\,
	datad => \u7|command1|command_done~regout\,
	combout => \u7|command1|always0~3_combout\);

-- Location: LCCOMB_X11_Y12_N14
\u7|command1|CS_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|CS_N~1_combout\ = (!\u7|command1|do_refresh~regout\ & (!\u7|command1|do_load_mode~regout\ & !\u7|command1|do_precharge~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_refresh~regout\,
	datab => \u7|command1|do_load_mode~regout\,
	datad => \u7|command1|do_precharge~regout\,
	combout => \u7|command1|CS_N~1_combout\);

-- Location: LCCOMB_X10_Y12_N30
\u7|command1|rw_flag~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rw_flag~1_combout\ = (\u7|command1|do_reada~regout\) # ((!\u7|command1|do_writea~regout\ & (\u7|command1|CS_N~1_combout\ & \u7|command1|rw_flag~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|CS_N~1_combout\,
	datac => \u7|command1|rw_flag~regout\,
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|rw_flag~1_combout\);

-- Location: LCFF_X21_Y8_N7
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]_OTERM51\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCFF_X15_Y8_N13
\u7|write_fifo1|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCFF_X20_Y9_N27
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6));

-- Location: LCFF_X20_Y9_N5
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7));

-- Location: LCCOMB_X20_Y9_N4
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6)) # (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCFF_X19_Y9_N13
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2));

-- Location: LCFF_X15_Y7_N7
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9));

-- Location: LCCOMB_X16_Y16_N24
\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u8|IN_REQ~regout\ & \u8|mWR~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|IN_REQ~regout\,
	datab => \u8|mWR~regout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCCOMB_X14_Y15_N14
\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)) # (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCFF_X13_Y15_N13
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4));

-- Location: LCFF_X18_Y15_N1
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9));

-- Location: LCFF_X18_Y15_N31
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8));

-- Location: LCCOMB_X18_Y15_N0
\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) & ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9)) # 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCFF_X18_Y15_N19
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6));

-- Location: LCFF_X18_Y15_N29
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7));

-- Location: LCCOMB_X18_Y15_N28
\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)) # (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCFF_X13_Y15_N27
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4));

-- Location: LCFF_X13_Y15_N21
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5));

-- Location: LCCOMB_X13_Y15_N20
\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)) # (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCFF_X18_Y15_N27
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2));

-- Location: LCFF_X18_Y15_N7
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3));

-- Location: LCCOMB_X18_Y15_N6
\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)) # (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X18_Y15_N10
\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # ((\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X51_Y17_N20
\u11|u0|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|LessThan0~0_combout\ = (!\u11|u0|mI2S_CLK_DIV\(2) & (!\u11|u0|mI2S_CLK_DIV\(5) & (!\u11|u0|mI2S_CLK_DIV\(4) & !\u11|u0|mI2S_CLK_DIV\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mI2S_CLK_DIV\(2),
	datab => \u11|u0|mI2S_CLK_DIV\(5),
	datac => \u11|u0|mI2S_CLK_DIV\(4),
	datad => \u11|u0|mI2S_CLK_DIV\(3),
	combout => \u11|u0|LessThan0~0_combout\);

-- Location: LCCOMB_X51_Y17_N12
\u11|u0|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|LessThan0~1_combout\ = ((!\u11|u0|mI2S_CLK_DIV\(6)) # (!\u11|u0|mI2S_CLK_DIV\(7))) # (!\u11|u0|mI2S_CLK_DIV\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mI2S_CLK_DIV\(8),
	datab => \u11|u0|mI2S_CLK_DIV\(7),
	datac => \u11|u0|mI2S_CLK_DIV\(6),
	combout => \u11|u0|LessThan0~1_combout\);

-- Location: LCCOMB_X51_Y17_N6
\u11|u0|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|LessThan0~2_combout\ = (!\u11|u0|mI2S_CLK_DIV\(10) & (!\u11|u0|mI2S_CLK_DIV\(9) & ((\u11|u0|LessThan0~1_combout\) # (\u11|u0|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|LessThan0~1_combout\,
	datab => \u11|u0|mI2S_CLK_DIV\(10),
	datac => \u11|u0|LessThan0~0_combout\,
	datad => \u11|u0|mI2S_CLK_DIV\(9),
	combout => \u11|u0|LessThan0~2_combout\);

-- Location: LCCOMB_X38_Y18_N22
\u10|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan2~1_combout\ = (\u10|y_cnt\(1) & \u10|y_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|y_cnt\(1),
	datad => \u10|y_cnt\(0),
	combout => \u10|LessThan2~1_combout\);

-- Location: LCCOMB_X38_Y18_N10
\u10|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan2~2_combout\ = (\u10|y_cnt\(2)) # ((\u10|y_cnt\(4)) # ((\u10|y_cnt\(3)) # (\u10|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(2),
	datab => \u10|y_cnt\(4),
	datac => \u10|y_cnt\(3),
	datad => \u10|LessThan2~1_combout\,
	combout => \u10|LessThan2~2_combout\);

-- Location: LCCOMB_X39_Y21_N12
\u10|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan4~0_combout\ = (\u10|x_cnt\(6) & \u10|x_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|x_cnt\(6),
	datad => \u10|x_cnt\(7),
	combout => \u10|LessThan4~0_combout\);

-- Location: LCFF_X62_Y16_N7
\u11|m3wire_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr5~0_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(14));

-- Location: LCFF_X62_Y16_N5
\u11|m3wire_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr4~2_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(15));

-- Location: LCCOMB_X62_Y16_N10
\u11|u0|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Mux0~4_combout\ = (\u11|u0|mST\(1) & (((\u11|u0|mST\(0))))) # (!\u11|u0|mST\(1) & ((\u11|u0|mST\(0) & ((\u11|m3wire_data\(14)))) # (!\u11|u0|mST\(0) & (\u11|m3wire_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(1),
	datab => \u11|m3wire_data\(15),
	datac => \u11|u0|mST\(0),
	datad => \u11|m3wire_data\(14),
	combout => \u11|u0|Mux0~4_combout\);

-- Location: LCFF_X62_Y16_N31
\u11|m3wire_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr16~1_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(2));

-- Location: LCFF_X63_Y16_N13
\u11|m3wire_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|Mux1~2_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(0));

-- Location: LCFF_X60_Y26_N11
\u9|u0|SD[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD[10]~feeder_combout\,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(10));

-- Location: LCFF_X60_Y26_N3
\u9|u0|SD[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD[16]~feeder_combout\,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(16));

-- Location: LCFF_X60_Y26_N31
\u9|u0|SD[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(17),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(17));

-- Location: LCCOMB_X60_Y26_N30
\u9|u0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~0_combout\ = (\u9|u0|SD_COUNTER\(0) & (\u9|u0|SD_COUNTER\(3) & (\u9|u0|SD\(17)))) # (!\u9|u0|SD_COUNTER\(0) & (((\u9|u0|SD\(16))) # (!\u9|u0|SD_COUNTER\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(0),
	datab => \u9|u0|SD_COUNTER\(3),
	datac => \u9|u0|SD\(17),
	datad => \u9|u0|SD\(16),
	combout => \u9|u0|Mux0~0_combout\);

-- Location: LCFF_X60_Y26_N1
\u9|u0|SD[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(9),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(9));

-- Location: LCCOMB_X60_Y26_N0
\u9|u0|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~1_combout\ = (\u9|u0|SD_COUNTER\(3) & (((\u9|u0|Mux0~0_combout\)))) # (!\u9|u0|SD_COUNTER\(3) & ((\u9|u0|Mux0~0_combout\ & ((\u9|u0|SD\(9)))) # (!\u9|u0|Mux0~0_combout\ & (\u9|u0|SD\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD\(10),
	datab => \u9|u0|SD_COUNTER\(3),
	datac => \u9|u0|SD\(9),
	datad => \u9|u0|Mux0~0_combout\,
	combout => \u9|u0|Mux0~1_combout\);

-- Location: LCFF_X60_Y26_N19
\u9|u0|SD[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(8),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(8));

-- Location: LCFF_X60_Y26_N15
\u9|u0|SD[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(15),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(15));

-- Location: LCCOMB_X60_Y26_N18
\u9|u0|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~2_combout\ = (\u9|u0|SD_COUNTER\(0) & (((\u9|u0|SD\(8)) # (\u9|u0|SD_COUNTER\(3))))) # (!\u9|u0|SD_COUNTER\(0) & ((\u9|u0|SD\(15)) # ((!\u9|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(0),
	datab => \u9|u0|SD\(15),
	datac => \u9|u0|SD\(8),
	datad => \u9|u0|SD_COUNTER\(3),
	combout => \u9|u0|Mux0~2_combout\);

-- Location: LCFF_X60_Y26_N9
\u9|u0|SD[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(12),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(12));

-- Location: LCFF_X60_Y26_N13
\u9|u0|SD[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(18),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(18));

-- Location: LCFF_X60_Y26_N21
\u9|u0|SD[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD[19]~feeder_combout\,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(19));

-- Location: LCCOMB_X60_Y26_N12
\u9|u0|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~3_combout\ = (\u9|u0|SD_COUNTER\(3) & ((\u9|u0|SD_COUNTER\(0) & (\u9|u0|SD\(19))) # (!\u9|u0|SD_COUNTER\(0) & ((\u9|u0|SD\(18)))))) # (!\u9|u0|SD_COUNTER\(3) & (((!\u9|u0|SD_COUNTER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD\(19),
	datab => \u9|u0|SD_COUNTER\(3),
	datac => \u9|u0|SD\(18),
	datad => \u9|u0|SD_COUNTER\(0),
	combout => \u9|u0|Mux0~3_combout\);

-- Location: LCFF_X60_Y26_N17
\u9|u0|SD[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD[11]~feeder_combout\,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(11));

-- Location: LCCOMB_X60_Y26_N8
\u9|u0|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~4_combout\ = (\u9|u0|SD_COUNTER\(3) & (((\u9|u0|Mux0~3_combout\)))) # (!\u9|u0|SD_COUNTER\(3) & ((\u9|u0|Mux0~3_combout\ & (\u9|u0|SD\(11))) # (!\u9|u0|Mux0~3_combout\ & ((\u9|u0|SD\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD\(11),
	datab => \u9|u0|SD_COUNTER\(3),
	datac => \u9|u0|SD\(12),
	datad => \u9|u0|Mux0~3_combout\,
	combout => \u9|u0|Mux0~4_combout\);

-- Location: LCCOMB_X60_Y26_N28
\u9|u0|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~5_combout\ = (\u9|u0|SD_COUNTER\(1) & ((\u9|u0|SD_COUNTER\(2) & ((\u9|u0|Mux0~4_combout\))) # (!\u9|u0|SD_COUNTER\(2) & (\u9|u0|Mux0~2_combout\)))) # (!\u9|u0|SD_COUNTER\(1) & (((!\u9|u0|SD_COUNTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(1),
	datab => \u9|u0|Mux0~2_combout\,
	datac => \u9|u0|Mux0~4_combout\,
	datad => \u9|u0|SD_COUNTER\(2),
	combout => \u9|u0|Mux0~5_combout\);

-- Location: LCFF_X60_Y26_N25
\u9|u0|SD[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(7),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(7));

-- Location: LCFF_X60_Y26_N27
\u9|u0|SD[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(13),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(13));

-- Location: LCFF_X60_Y26_N5
\u9|u0|SD[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD[14]~feeder_combout\,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(14));

-- Location: LCCOMB_X60_Y26_N26
\u9|u0|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~6_combout\ = (\u9|u0|SD_COUNTER\(0) & (\u9|u0|SD\(14) & ((\u9|u0|SD_COUNTER\(3))))) # (!\u9|u0|SD_COUNTER\(0) & (((\u9|u0|SD\(13)) # (!\u9|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(0),
	datab => \u9|u0|SD\(14),
	datac => \u9|u0|SD\(13),
	datad => \u9|u0|SD_COUNTER\(3),
	combout => \u9|u0|Mux0~6_combout\);

-- Location: LCFF_X60_Y26_N7
\u9|u0|SD[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD[6]~feeder_combout\,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(6));

-- Location: LCCOMB_X60_Y26_N24
\u9|u0|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~7_combout\ = (\u9|u0|SD_COUNTER\(3) & (((\u9|u0|Mux0~6_combout\)))) # (!\u9|u0|SD_COUNTER\(3) & ((\u9|u0|Mux0~6_combout\ & (\u9|u0|SD\(6))) # (!\u9|u0|Mux0~6_combout\ & ((\u9|u0|SD\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD\(6),
	datab => \u9|u0|SD_COUNTER\(3),
	datac => \u9|u0|SD\(7),
	datad => \u9|u0|Mux0~6_combout\,
	combout => \u9|u0|Mux0~7_combout\);

-- Location: LCCOMB_X60_Y26_N22
\u9|u0|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~8_combout\ = (\u9|u0|SD_COUNTER\(1) & (\u9|u0|Mux0~5_combout\)) # (!\u9|u0|SD_COUNTER\(1) & ((\u9|u0|Mux0~5_combout\ & (\u9|u0|Mux0~7_combout\)) # (!\u9|u0|Mux0~5_combout\ & ((\u9|u0|Mux0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(1),
	datab => \u9|u0|Mux0~5_combout\,
	datac => \u9|u0|Mux0~7_combout\,
	datad => \u9|u0|Mux0~1_combout\,
	combout => \u9|u0|Mux0~8_combout\);

-- Location: LCFF_X59_Y27_N11
\u9|u0|SD[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(1),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(1));

-- Location: LCFF_X59_Y27_N27
\u9|u0|SD[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(0),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(0));

-- Location: LCCOMB_X59_Y27_N10
\u9|u0|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~9_combout\ = (\u9|u0|SD_COUNTER\(1) & ((\u9|u0|SD_COUNTER\(0) & (\u9|u0|SD\(1))) # (!\u9|u0|SD_COUNTER\(0) & ((\u9|u0|SD\(0)))))) # (!\u9|u0|SD_COUNTER\(1) & (\u9|u0|SD_COUNTER\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(1),
	datab => \u9|u0|SD_COUNTER\(0),
	datac => \u9|u0|SD\(1),
	datad => \u9|u0|SD\(0),
	combout => \u9|u0|Mux0~9_combout\);

-- Location: LCCOMB_X59_Y27_N26
\u9|u0|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~10_combout\ = ((\u9|u0|SD_COUNTER\(1) & !\u9|u0|SD_COUNTER\(0))) # (!\u9|u0|SDO~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(1),
	datab => \u9|u0|SD_COUNTER\(0),
	datad => \u9|u0|SDO~regout\,
	combout => \u9|u0|Mux0~10_combout\);

-- Location: LCCOMB_X60_Y24_N28
\u9|Equal4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Equal4~3_combout\ = (\u9|combo_cnt\(15) & (\u9|combo_cnt\(13) & (\u9|combo_cnt\(14) & \u9|combo_cnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(15),
	datab => \u9|combo_cnt\(13),
	datac => \u9|combo_cnt\(14),
	datad => \u9|combo_cnt\(12),
	combout => \u9|Equal4~3_combout\);

-- Location: LCCOMB_X58_Y25_N12
\u9|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LessThan2~3_combout\ = (!\u9|mI2C_CLK_DIV\(15) & (!\u9|mI2C_CLK_DIV\(14) & (!\u9|mI2C_CLK_DIV\(13) & !\u9|mI2C_CLK_DIV\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_CLK_DIV\(15),
	datab => \u9|mI2C_CLK_DIV\(14),
	datac => \u9|mI2C_CLK_DIV\(13),
	datad => \u9|mI2C_CLK_DIV\(12),
	combout => \u9|LessThan2~3_combout\);

-- Location: LCCOMB_X58_Y25_N10
\u9|u0|SCLK~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SCLK~1_combout\ = (\u9|u0|SD_COUNTER\(1) & (\u9|u0|SD_COUNTER\(0) & (\u9|u0|SD_COUNTER\(3) $ (!\u9|u0|SD_COUNTER\(5))))) # (!\u9|u0|SD_COUNTER\(1) & (\u9|u0|SD_COUNTER\(3) & (\u9|u0|SD_COUNTER\(0) $ (!\u9|u0|SD_COUNTER\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(3),
	datab => \u9|u0|SD_COUNTER\(0),
	datac => \u9|u0|SD_COUNTER\(5),
	datad => \u9|u0|SD_COUNTER\(1),
	combout => \u9|u0|SCLK~1_combout\);

-- Location: LCCOMB_X22_Y12_N22
\u7|mADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[8]~15_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(8))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(8),
	datac => \u7|rRD2_ADDR\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[8]~15_combout\);

-- Location: LCCOMB_X15_Y13_N24
\u7|control1|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal1~0_combout\ = (!\u7|CMD\(1) & \u7|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|CMD\(1),
	datad => \u7|CMD\(0),
	combout => \u7|control1|Equal1~0_combout\);

-- Location: LCCOMB_X11_Y13_N6
\u7|control1|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal3~0_combout\ = (!\u7|control1|timer\(2) & (!\u7|control1|timer\(3) & (!\u7|control1|timer\(0) & !\u7|control1|timer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(2),
	datab => \u7|control1|timer\(3),
	datac => \u7|control1|timer\(0),
	datad => \u7|control1|timer\(1),
	combout => \u7|control1|Equal3~0_combout\);

-- Location: LCCOMB_X11_Y13_N22
\u7|control1|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal3~1_combout\ = (!\u7|control1|timer\(6) & (!\u7|control1|timer\(5) & (!\u7|control1|timer\(4) & !\u7|control1|timer\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(6),
	datab => \u7|control1|timer\(5),
	datac => \u7|control1|timer\(4),
	datad => \u7|control1|timer\(7),
	combout => \u7|control1|Equal3~1_combout\);

-- Location: LCCOMB_X11_Y13_N28
\u7|control1|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal3~2_combout\ = (!\u7|control1|timer\(9) & (!\u7|control1|timer\(11) & (!\u7|control1|timer\(8) & !\u7|control1|timer\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(9),
	datab => \u7|control1|timer\(11),
	datac => \u7|control1|timer\(8),
	datad => \u7|control1|timer\(10),
	combout => \u7|control1|Equal3~2_combout\);

-- Location: LCCOMB_X13_Y13_N2
\u7|control1|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal3~3_combout\ = (!\u7|control1|timer\(14) & (!\u7|control1|timer\(13) & (!\u7|control1|timer\(15) & !\u7|control1|timer\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|timer\(14),
	datab => \u7|control1|timer\(13),
	datac => \u7|control1|timer\(15),
	datad => \u7|control1|timer\(12),
	combout => \u7|control1|Equal3~3_combout\);

-- Location: LCCOMB_X11_Y13_N20
\u7|control1|Equal3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal3~4_combout\ = (\u7|control1|Equal3~0_combout\ & (\u7|control1|Equal3~2_combout\ & (\u7|control1|Equal3~3_combout\ & \u7|control1|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|Equal3~0_combout\,
	datab => \u7|control1|Equal3~2_combout\,
	datac => \u7|control1|Equal3~3_combout\,
	datad => \u7|control1|Equal3~1_combout\,
	combout => \u7|control1|Equal3~4_combout\);

-- Location: LCCOMB_X10_Y12_N6
\u7|command1|rp_shift[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift[0]~0_combout\ = (\u7|command1|ex_write~regout\ & (((\u7|command1|command_delay\(0)) # (!\u7|command1|command_done~regout\)))) # (!\u7|command1|ex_write~regout\ & (\u7|command1|ex_read~regout\ & ((\u7|command1|command_delay\(0)) # 
-- (!\u7|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|ex_write~regout\,
	datab => \u7|command1|ex_read~regout\,
	datac => \u7|command1|command_done~regout\,
	datad => \u7|command1|command_delay\(0),
	combout => \u7|command1|rp_shift[0]~0_combout\);

-- Location: LCCOMB_X10_Y14_N10
\u7|control1|always3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always3~0_combout\ = (\u7|control1|init_timer\(7) & ((\u7|control1|init_timer\(9)) # (\u7|control1|init_timer\(8)))) # (!\u7|control1|init_timer\(7) & (\u7|control1|init_timer\(9) & \u7|control1|init_timer\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(7),
	datab => \u7|control1|init_timer\(9),
	datad => \u7|control1|init_timer\(8),
	combout => \u7|control1|always3~0_combout\);

-- Location: LCCOMB_X51_Y1_N12
\u1|oRST_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|oRST_0~0_combout\ = (\u1|oRST_0~regout\) # ((\u1|Cont\(23)) # ((\u1|Cont\(22)) # (\u1|Cont\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oRST_0~regout\,
	datab => \u1|Cont\(23),
	datac => \u1|Cont\(22),
	datad => \u1|Cont\(21),
	combout => \u1|oRST_0~0_combout\);

-- Location: LCCOMB_X21_Y8_N4
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\);

-- Location: LCCOMB_X20_Y8_N28
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\);

-- Location: LCCOMB_X19_Y8_N0
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\);

-- Location: LCCOMB_X20_Y8_N26
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\);

-- Location: LCCOMB_X19_Y8_N30
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\);

-- Location: LCCOMB_X20_Y8_N24
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\);

-- Location: LCCOMB_X16_Y11_N16
\u7|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal8~0_combout\ = (!\u7|ST\(0) & (\u7|ST\(1) & \u7|Equal5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(0),
	datac => \u7|ST\(1),
	datad => \u7|Equal5~2_combout\,
	combout => \u7|Equal8~0_combout\);

-- Location: LCCOMB_X23_Y13_N16
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: LCCOMB_X22_Y13_N24
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: LCCOMB_X22_Y13_N0
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X22_Y13_N26
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: LCFF_X20_Y13_N13
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1));

-- Location: LCCOMB_X21_Y13_N2
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X21_Y13_N30
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: LCCOMB_X34_Y16_N26
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: LCCOMB_X31_Y16_N16
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: LCCOMB_X31_Y16_N6
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: LCCOMB_X31_Y16_N12
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: LCFF_X32_Y16_N5
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2));

-- Location: LCCOMB_X27_Y16_N24
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: LCFF_X32_Y16_N13
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1));

-- Location: LCCOMB_X27_Y16_N0
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X27_Y16_N28
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: LCCOMB_X21_Y12_N16
\u7|mADDR[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[12]~19_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rWR1_ADDR\(12)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD2_ADDR\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(12),
	datab => \u7|rWR1_ADDR\(12),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[12]~19_combout\);

-- Location: LCCOMB_X21_Y12_N12
\u7|mADDR[15]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[15]~22_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(15))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u7|rWR1_ADDR\(15),
	datad => \u7|rRD2_ADDR\(15),
	combout => \u7|mADDR[15]~22_combout\);

-- Location: LCCOMB_X21_Y12_N10
\u7|mADDR[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[16]~23_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rWR1_ADDR\(16)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD2_ADDR\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(16),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u7|rWR1_ADDR\(16),
	combout => \u7|mADDR[16]~23_combout\);

-- Location: LCCOMB_X22_Y12_N0
\u7|mADDR[17]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[17]~24_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(17))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(17),
	datac => \u7|rRD2_ADDR\(17),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[17]~24_combout\);

-- Location: LCCOMB_X21_Y12_N18
\u7|mADDR[18]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[18]~25_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(18))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(18),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u7|rRD2_ADDR\(18),
	combout => \u7|mADDR[18]~25_combout\);

-- Location: LCCOMB_X22_Y12_N6
\u7|mADDR[19]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[19]~26_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(19))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(19),
	datac => \u7|rRD2_ADDR\(19),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[19]~26_combout\);

-- Location: LCCOMB_X11_Y19_N10
\u8|control1|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|Equal3~0_combout\ = (!\u8|control1|timer\(1) & (!\u8|control1|timer\(3) & (!\u8|control1|timer\(0) & !\u8|control1|timer\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|timer\(1),
	datab => \u8|control1|timer\(3),
	datac => \u8|control1|timer\(0),
	datad => \u8|control1|timer\(2),
	combout => \u8|control1|Equal3~0_combout\);

-- Location: LCCOMB_X11_Y19_N20
\u8|control1|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|Equal3~1_combout\ = (!\u8|control1|timer\(7) & (!\u8|control1|timer\(6) & (!\u8|control1|timer\(4) & !\u8|control1|timer\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|timer\(7),
	datab => \u8|control1|timer\(6),
	datac => \u8|control1|timer\(4),
	datad => \u8|control1|timer\(5),
	combout => \u8|control1|Equal3~1_combout\);

-- Location: LCCOMB_X11_Y19_N6
\u8|control1|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|Equal3~2_combout\ = (!\u8|control1|timer\(10) & (!\u8|control1|timer\(11) & (!\u8|control1|timer\(8) & !\u8|control1|timer\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|timer\(10),
	datab => \u8|control1|timer\(11),
	datac => \u8|control1|timer\(8),
	datad => \u8|control1|timer\(9),
	combout => \u8|control1|Equal3~2_combout\);

-- Location: LCCOMB_X11_Y19_N0
\u8|control1|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|Equal3~3_combout\ = (!\u8|control1|timer\(12) & (!\u8|control1|timer\(15) & (!\u8|control1|timer\(13) & !\u8|control1|timer\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|timer\(12),
	datab => \u8|control1|timer\(15),
	datac => \u8|control1|timer\(13),
	datad => \u8|control1|timer\(14),
	combout => \u8|control1|Equal3~3_combout\);

-- Location: LCCOMB_X11_Y19_N16
\u8|control1|Equal3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|Equal3~4_combout\ = (\u8|control1|Equal3~2_combout\ & (\u8|control1|Equal3~3_combout\ & (\u8|control1|Equal3~1_combout\ & \u8|control1|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|Equal3~2_combout\,
	datab => \u8|control1|Equal3~3_combout\,
	datac => \u8|control1|Equal3~1_combout\,
	datad => \u8|control1|Equal3~0_combout\,
	combout => \u8|control1|Equal3~4_combout\);

-- Location: LCFF_X11_Y18_N25
\u8|command1|rp_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|rp_shift~2_combout\,
	ena => \u8|command1|rp_shift[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|rp_shift\(0));

-- Location: LCCOMB_X10_Y18_N20
\u8|control1|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|Equal2~0_combout\ = (!\u8|CMD\(0) & \u8|CMD\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|CMD\(0),
	datad => \u8|CMD\(1),
	combout => \u8|control1|Equal2~0_combout\);

-- Location: LCCOMB_X14_Y15_N8
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\);

-- Location: LCCOMB_X14_Y15_N20
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\);

-- Location: LCCOMB_X14_Y15_N30
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\);

-- Location: LCCOMB_X16_Y15_N16
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\);

-- Location: LCCOMB_X16_Y15_N12
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\);

-- Location: LCCOMB_X16_Y15_N30
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\);

-- Location: LCCOMB_X22_Y16_N4
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\);

-- Location: LCCOMB_X24_Y16_N24
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: LCCOMB_X21_Y16_N4
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: LCCOMB_X21_Y16_N6
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: LCCOMB_X21_Y16_N8
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: LCCOMB_X20_Y16_N20
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X22_Y16_N12
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: LCCOMB_X41_Y20_N26
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: LCCOMB_X41_Y20_N16
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: LCCOMB_X41_Y20_N0
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X41_Y20_N14
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X40_Y20_N30
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: LCCOMB_X40_Y20_N10
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X40_Y20_N6
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: LCCOMB_X20_Y17_N16
\u8|mADDR[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[9]~16_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(9))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(9),
	datac => \u8|rRD2_ADDR\(9),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[9]~16_combout\);

-- Location: LCCOMB_X20_Y17_N6
\u8|mADDR[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[10]~17_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rWR1_ADDR\(10)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rRD2_ADDR\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(10),
	datac => \u8|rWR1_ADDR\(10),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[10]~17_combout\);

-- Location: LCCOMB_X20_Y17_N12
\u8|mADDR[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[11]~18_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rWR1_ADDR\(11)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rRD2_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(11),
	datab => \u8|rWR1_ADDR\(11),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[11]~18_combout\);

-- Location: LCCOMB_X20_Y17_N2
\u8|mADDR[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[12]~19_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(12))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(12),
	datac => \u8|rRD2_ADDR\(12),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[12]~19_combout\);

-- Location: LCCOMB_X20_Y17_N4
\u8|mADDR[14]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[14]~21_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(14))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(14),
	datac => \u8|rRD2_ADDR\(14),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[14]~21_combout\);

-- Location: LCCOMB_X22_Y17_N10
\u8|mADDR[15]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[15]~22_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(15))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u8|rWR1_ADDR\(15),
	datad => \u8|rRD2_ADDR\(15),
	combout => \u8|mADDR[15]~22_combout\);

-- Location: LCCOMB_X19_Y17_N24
\u8|mADDR[18]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[18]~25_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(18))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u8|rWR1_ADDR\(18),
	datad => \u8|rRD2_ADDR\(18),
	combout => \u8|mADDR[18]~25_combout\);

-- Location: LCCOMB_X19_Y17_N12
\u8|mADDR[21]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[21]~29_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(21))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(21),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u8|rRD2_ADDR\(21),
	combout => \u8|mADDR[21]~29_combout\);

-- Location: LCFF_X49_Y5_N11
\TOTAL|arbiter|rSelect[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~3_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(11));

-- Location: LCFF_X49_Y5_N13
\TOTAL|arbiter|rSelect[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~8_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(16));

-- Location: LCFF_X49_Y5_N15
\TOTAL|arbiter|rSelect[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|arbiter|rSelect~13_combout\,
	sload => VCC,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(2));

-- Location: LCFF_X48_Y5_N13
\TOTAL|arbiter|rSelect[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~14_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(8));

-- Location: LCCOMB_X47_Y7_N12
\TOTAL|arbiter|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal1~3_combout\ = (!\TOTAL|arbiter|rSelect\(8) & (!\TOTAL|arbiter|rSelect\(5) & (!\TOTAL|arbiter|rSelect\(4) & !\TOTAL|arbiter|rSelect\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|rSelect\(8),
	datab => \TOTAL|arbiter|rSelect\(5),
	datac => \TOTAL|arbiter|rSelect\(4),
	datad => \TOTAL|arbiter|rSelect\(2),
	combout => \TOTAL|arbiter|Equal1~3_combout\);

-- Location: LCCOMB_X47_Y7_N10
\TOTAL|arbiter|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal8~0_combout\ = (\TOTAL|arbiter|rSelect\(8) & !\TOTAL|arbiter|rSelect\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|rSelect\(8),
	datad => \TOTAL|arbiter|rSelect\(2),
	combout => \TOTAL|arbiter|Equal8~0_combout\);

-- Location: LCCOMB_X47_Y7_N14
\TOTAL|arbiter|Equal8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal8~1_combout\ = (\TOTAL|arbiter|Equal8~0_combout\ & (!\TOTAL|arbiter|rSelect\(4) & (\TOTAL|arbiter|Equal4~1_combout\ & !\TOTAL|arbiter|rSelect\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal8~0_combout\,
	datab => \TOTAL|arbiter|rSelect\(4),
	datac => \TOTAL|arbiter|Equal4~1_combout\,
	datad => \TOTAL|arbiter|rSelect\(5),
	combout => \TOTAL|arbiter|Equal8~1_combout\);

-- Location: LCCOMB_X47_Y7_N6
\TOTAL|arbiter|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal5~0_combout\ = (!\TOTAL|arbiter|rSelect\(8) & !\TOTAL|arbiter|rSelect\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|rSelect\(8),
	datad => \TOTAL|arbiter|rSelect\(2),
	combout => \TOTAL|arbiter|Equal5~0_combout\);

-- Location: LCCOMB_X47_Y7_N24
\TOTAL|arbiter|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal2~0_combout\ = (!\TOTAL|arbiter|rSelect\(8) & \TOTAL|arbiter|rSelect\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|rSelect\(8),
	datad => \TOTAL|arbiter|rSelect\(2),
	combout => \TOTAL|arbiter|Equal2~0_combout\);

-- Location: LCCOMB_X47_Y9_N0
\TOTAL|arbiter|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector24~1_combout\ = (!\TOTAL|arbiter|Equal4~2_combout\ & (!\TOTAL|arbiter|Equal2~1_combout\ & !\TOTAL|arbiter|Equal3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal4~2_combout\,
	datac => \TOTAL|arbiter|Equal2~1_combout\,
	datad => \TOTAL|arbiter|Equal3~1_combout\,
	combout => \TOTAL|arbiter|Selector24~1_combout\);

-- Location: LCCOMB_X47_Y9_N10
\TOTAL|arbiter|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector24~2_combout\ = (\u3|oDval~regout\ & ((\TOTAL|arbiter|Equal1~5_combout\) # ((\TOTAL|arbiter|Selector24~0_combout\ & \TOTAL|arbiter|Selector24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|oDval~regout\,
	datab => \TOTAL|arbiter|Equal1~5_combout\,
	datac => \TOTAL|arbiter|Selector24~0_combout\,
	datad => \TOTAL|arbiter|Selector24~1_combout\,
	combout => \TOTAL|arbiter|Selector24~2_combout\);

-- Location: LCFF_X20_Y9_N7
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6));

-- Location: LCFF_X20_Y9_N9
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7));

-- Location: LCCOMB_X18_Y7_N12
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\);

-- Location: LCFF_X19_Y9_N7
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2));

-- Location: LCCOMB_X16_Y8_N10
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN132_BDD133\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN132_BDD133\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X15_Y7_N6
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (((!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\);

-- Location: LCCOMB_X48_Y7_N16
\TOTAL|arbiter|Selector23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~3_combout\ = (\TOTAL|arbiter|Equal1~4_combout\ & (\TOTAL|arbiter|Selector23~2_combout\ & (!\TOTAL|arbiter|rSelect\(1) & \TOTAL|arbiter|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~4_combout\,
	datab => \TOTAL|arbiter|Selector23~2_combout\,
	datac => \TOTAL|arbiter|rSelect\(1),
	datad => \TOTAL|arbiter|Equal6~1_combout\,
	combout => \TOTAL|arbiter|Selector23~3_combout\);

-- Location: LCCOMB_X48_Y7_N2
\TOTAL|arbiter|Selector23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~4_combout\ = (!\TOTAL|arbiter|Selector23~3_combout\ & (((!\TOTAL|arbiter|Equal8~1_combout\ & !\TOTAL|arbiter|Equal7~1_combout\)) # (!\TOTAL|arbiter|Selector23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal8~1_combout\,
	datab => \TOTAL|arbiter|Selector23~1_combout\,
	datac => \TOTAL|arbiter|Selector23~3_combout\,
	datad => \TOTAL|arbiter|Equal7~1_combout\,
	combout => \TOTAL|arbiter|Selector23~4_combout\);

-- Location: LCCOMB_X52_Y9_N24
\TOTAL|arbiter|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector20~0_combout\ = (\u3|rBlue\(7) & (\TOTAL|arbiter|Equal1~5_combout\ & \u3|oDval~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rBlue\(7),
	datac => \TOTAL|arbiter|Equal1~5_combout\,
	datad => \u3|oDval~regout\,
	combout => \TOTAL|arbiter|Selector20~0_combout\);

-- Location: LCCOMB_X52_Y9_N26
\TOTAL|arbiter|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector19~0_combout\ = (\u3|oDval~regout\ & (\TOTAL|arbiter|Equal1~5_combout\ & \u3|rBlue\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|oDval~regout\,
	datac => \TOTAL|arbiter|Equal1~5_combout\,
	datad => \u3|rBlue\(8),
	combout => \TOTAL|arbiter|Selector19~0_combout\);

-- Location: LCCOMB_X52_Y9_N30
\TOTAL|arbiter|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector17~0_combout\ = (\u3|oDval~regout\ & (\u3|rBlue\(10) & \TOTAL|arbiter|Equal1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|oDval~regout\,
	datab => \u3|rBlue\(10),
	datac => \TOTAL|arbiter|Equal1~5_combout\,
	combout => \TOTAL|arbiter|Selector17~0_combout\);

-- Location: LCCOMB_X52_Y9_N0
\TOTAL|arbiter|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector16~0_combout\ = (\u3|oDval~regout\ & (\TOTAL|arbiter|Equal1~5_combout\ & \u3|rBlue\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|oDval~regout\,
	datac => \TOTAL|arbiter|Equal1~5_combout\,
	datad => \u3|rBlue\(11),
	combout => \TOTAL|arbiter|Selector16~0_combout\);

-- Location: LCCOMB_X50_Y9_N2
\TOTAL|arbiter|Selector12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector12~5_combout\ = ((\u3|oDval~regout\ & \u3|rGreen\(8))) # (!\TOTAL|arbiter|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|oDval~regout\,
	datab => \TOTAL|arbiter|Equal1~5_combout\,
	datad => \u3|rGreen\(8),
	combout => \TOTAL|arbiter|Selector12~5_combout\);

-- Location: LCCOMB_X49_Y9_N26
\TOTAL|arbiter|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector11~1_combout\ = ((\u3|rGreen\(9) & \u3|oDval~regout\)) # (!\TOTAL|arbiter|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datab => \u3|rGreen\(9),
	datad => \u3|oDval~regout\,
	combout => \TOTAL|arbiter|Selector11~1_combout\);

-- Location: LCCOMB_X47_Y9_N14
\TOTAL|arbiter|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector10~0_combout\ = ((\TOTAL|r2g|oDval~regout\ & \TOTAL|r2g|accumOut\(9))) # (!\TOTAL|arbiter|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|arbiter|Equal2~1_combout\,
	datac => \TOTAL|r2g|oDval~regout\,
	datad => \TOTAL|r2g|accumOut\(9),
	combout => \TOTAL|arbiter|Selector10~0_combout\);

-- Location: LCCOMB_X50_Y9_N0
\TOTAL|arbiter|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector8~1_combout\ = ((\u3|oDval~regout\ & \u3|rGreen\(12))) # (!\TOTAL|arbiter|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|oDval~regout\,
	datab => \TOTAL|arbiter|Equal1~5_combout\,
	datad => \u3|rGreen\(12),
	combout => \TOTAL|arbiter|Selector8~1_combout\);

-- Location: LCCOMB_X15_Y17_N26
\u8|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal9~0_combout\ = (\u8|Equal7~0_combout\ & (!\u8|ST\(0) & (!\u8|ST\(2) & \u8|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal7~0_combout\,
	datab => \u8|ST\(0),
	datac => \u8|ST\(2),
	datad => \u8|ST\(8),
	combout => \u8|Equal9~0_combout\);

-- Location: LCFF_X13_Y15_N23
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4));

-- Location: LCFF_X14_Y15_N31
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9));

-- Location: LCFF_X14_Y15_N15
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8));

-- Location: LCFF_X16_Y15_N13
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6));

-- Location: LCFF_X18_Y15_N25
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7));

-- Location: LCFF_X13_Y15_N11
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4));

-- Location: LCFF_X13_Y15_N17
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5));

-- Location: LCFF_X18_Y15_N13
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2));

-- Location: LCFF_X18_Y15_N21
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3));

-- Location: LCCOMB_X19_Y18_N10
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X18_Y18_N16
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X47_Y9_N20
\TOTAL|arbiter|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector7~0_combout\ = ((\TOTAL|histo_display|oValid~regout\ & ((\TOTAL|cumh_display|oRed~regout\) # (\TOTAL|cumh_display|oPixel\(0))))) # (!\TOTAL|arbiter|Equal4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal4~2_combout\,
	datab => \TOTAL|cumh_display|oRed~regout\,
	datac => \TOTAL|cumh_display|oPixel\(0),
	datad => \TOTAL|histo_display|oValid~regout\,
	combout => \TOTAL|arbiter|Selector7~0_combout\);

-- Location: LCFF_X60_Y17_N23
\u11|msetup_st.0010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	sdata => \u11|msetup_st.0001~regout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u11|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|msetup_st.0010~regout\);

-- Location: LCFF_X35_Y16_N11
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0));

-- Location: LCFF_X34_Y16_N29
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8));

-- Location: LCFF_X34_Y16_N15
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9));

-- Location: LCCOMB_X34_Y16_N14
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) & ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)) # (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCFF_X36_Y16_N3
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6));

-- Location: LCCOMB_X36_Y16_N2
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0_combout\);

-- Location: LCFF_X35_Y16_N13
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7));

-- Location: LCCOMB_X35_Y16_N12
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0_combout\) # (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCFF_X35_Y16_N21
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCFF_X38_Y21_N11
\u10|x_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add0~2_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(1));

-- Location: LCCOMB_X38_Y21_N6
\u10|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan1~0_combout\ = (!\u10|x_cnt\(3) & (((!\u10|x_cnt\(2)) # (!\u10|x_cnt\(0))) # (!\u10|x_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(1),
	datab => \u10|x_cnt\(0),
	datac => \u10|x_cnt\(3),
	datad => \u10|x_cnt\(2),
	combout => \u10|LessThan1~0_combout\);

-- Location: LCCOMB_X39_Y21_N0
\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (!\u10|LessThan1~0_combout\ & (\u10|x_cnt\(4) & ((\u10|LessThan5~0_combout\) # (!\u10|x_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|LessThan5~0_combout\,
	datab => \u10|x_cnt\(5),
	datac => \u10|LessThan1~0_combout\,
	datad => \u10|x_cnt\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCCOMB_X39_Y21_N28
\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\ = (\u10|Equal0~0_combout\ & (\u10|LessThan4~0_combout\ & (\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ $ (\u10|x_cnt\(5))))) # (!\u10|Equal0~0_combout\ & 
-- (((!\u10|x_cnt\(5)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|LessThan4~0_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u10|x_cnt\(5),
	datad => \u10|Equal0~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\);

-- Location: LCCOMB_X32_Y16_N14
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3)) # (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X38_Y18_N6
\u10|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Equal1~1_combout\ = (\u10|y_cnt\(9) & (\u10|y_cnt\(3) & (!\u10|y_cnt\(1) & !\u10|y_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(9),
	datab => \u10|y_cnt\(3),
	datac => \u10|y_cnt\(1),
	datad => \u10|y_cnt\(0),
	combout => \u10|Equal1~1_combout\);

-- Location: LCCOMB_X38_Y18_N14
\u10|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Equal2~0_combout\ = (\u10|Equal1~0_combout\ & (!\u10|y_cnt\(3) & (!\u10|y_cnt\(4) & !\u10|y_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|Equal1~0_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u10|y_cnt\(4),
	datad => \u10|y_cnt\(2),
	combout => \u10|Equal2~0_combout\);

-- Location: LCFF_X35_Y20_N5
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0));

-- Location: LCFF_X35_Y20_N13
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1));

-- Location: LCCOMB_X35_Y20_N12
\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) & ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0)) # (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCFF_X35_Y19_N27
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8));

-- Location: LCFF_X35_Y19_N7
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9));

-- Location: LCCOMB_X35_Y19_N6
\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) & ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)) # (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCFF_X35_Y20_N7
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4));

-- Location: LCCOMB_X60_Y17_N14
\u11|m3wire_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|m3wire_data[0]~0_combout\ = (\u11|msetup_st.0010~regout\ & \u1|oRST_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|msetup_st.0010~regout\,
	datac => \u1|oRST_0~regout\,
	combout => \u11|m3wire_data[0]~0_combout\);

-- Location: LCCOMB_X61_Y16_N24
\u11|WideOr13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr13~0_combout\ = (!\u11|lut_index\(0) & !\u11|lut_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datac => \u11|lut_index\(1),
	combout => \u11|WideOr13~0_combout\);

-- Location: LCCOMB_X61_Y16_N12
\u11|WideOr11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr11~0_combout\ = (\u11|lut_index\(0) & ((\u11|lut_index\(2)) # ((!\u11|lut_index\(3) & \u11|lut_index\(1))))) # (!\u11|lut_index\(0) & (((\u11|lut_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|lut_index\(3),
	datac => \u11|lut_index\(1),
	datad => \u11|lut_index\(2),
	combout => \u11|WideOr11~0_combout\);

-- Location: LCCOMB_X61_Y16_N20
\u11|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr8~0_combout\ = (!\u11|lut_index\(3) & (!\u11|lut_index\(2) & ((\u11|lut_index\(0)) # (\u11|lut_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|lut_index\(3),
	datac => \u11|lut_index\(1),
	datad => \u11|lut_index\(2),
	combout => \u11|WideOr8~0_combout\);

-- Location: LCCOMB_X62_Y16_N16
\u11|WideOr7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr7~0_combout\ = (\u11|lut_index\(0) & \u11|lut_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|lut_index\(0),
	datad => \u11|lut_index\(1),
	combout => \u11|WideOr7~0_combout\);

-- Location: LCCOMB_X62_Y16_N6
\u11|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr5~0_combout\ = (!\u11|lut_index\(4) & (((!\u11|WideOr7~0_combout\) # (!\u11|lut_index\(2))) # (!\u11|lut_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(3),
	datab => \u11|lut_index\(2),
	datac => \u11|WideOr7~0_combout\,
	datad => \u11|lut_index\(4),
	combout => \u11|WideOr5~0_combout\);

-- Location: LCCOMB_X62_Y16_N24
\u11|WideOr4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr4~1_combout\ = (\u11|lut_index\(1) & (\u11|lut_index\(2) & (\u11|lut_index\(0) & \u11|lut_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(1),
	datab => \u11|lut_index\(2),
	datac => \u11|lut_index\(0),
	datad => \u11|lut_index\(3),
	combout => \u11|WideOr4~1_combout\);

-- Location: LCCOMB_X62_Y16_N4
\u11|WideOr4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr4~2_combout\ = (\u11|lut_index\(1) & (!\u11|lut_index\(4) & (\u11|WideOr4~1_combout\))) # (!\u11|lut_index\(1) & ((\u11|WideOr4~0_combout\) # ((!\u11|lut_index\(4) & \u11|WideOr4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(1),
	datab => \u11|lut_index\(4),
	datac => \u11|WideOr4~1_combout\,
	datad => \u11|WideOr4~0_combout\,
	combout => \u11|WideOr4~2_combout\);

-- Location: LCCOMB_X62_Y16_N12
\u11|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Mux0~0_combout\ = (\u11|lut_index\(1) & ((\u11|lut_index\(3) & ((!\u11|lut_index\(0)))) # (!\u11|lut_index\(3) & (!\u11|lut_index\(2))))) # (!\u11|lut_index\(1) & (\u11|lut_index\(0) $ (((\u11|lut_index\(2) & \u11|lut_index\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(1),
	datab => \u11|lut_index\(2),
	datac => \u11|lut_index\(0),
	datad => \u11|lut_index\(3),
	combout => \u11|Mux0~0_combout\);

-- Location: LCCOMB_X62_Y16_N20
\u11|WideOr16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr16~0_combout\ = (\u11|lut_index\(2) & (\u11|lut_index\(1) $ (\u11|lut_index\(0) $ (\u11|lut_index\(3))))) # (!\u11|lut_index\(2) & (!\u11|lut_index\(1) & (\u11|lut_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(1),
	datab => \u11|lut_index\(2),
	datac => \u11|lut_index\(0),
	datad => \u11|lut_index\(3),
	combout => \u11|WideOr16~0_combout\);

-- Location: LCCOMB_X62_Y16_N30
\u11|WideOr16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr16~1_combout\ = (\u11|lut_index\(4) & ((\u11|Mux1~0_combout\))) # (!\u11|lut_index\(4) & (!\u11|WideOr16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|lut_index\(4),
	datac => \u11|WideOr16~0_combout\,
	datad => \u11|Mux1~0_combout\,
	combout => \u11|WideOr16~1_combout\);

-- Location: LCCOMB_X63_Y16_N24
\u11|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Mux1~1_combout\ = (\u11|lut_index\(0) & ((\u11|lut_index\(3) $ (!\u11|lut_index\(2))) # (!\u11|lut_index\(1)))) # (!\u11|lut_index\(0) & (((!\u11|lut_index\(1) & \u11|lut_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|lut_index\(3),
	datac => \u11|lut_index\(1),
	datad => \u11|lut_index\(2),
	combout => \u11|Mux1~1_combout\);

-- Location: LCCOMB_X63_Y16_N12
\u11|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Mux1~2_combout\ = (\u11|lut_index\(4) & ((\u11|Mux1~0_combout\))) # (!\u11|lut_index\(4) & (!\u11|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|lut_index\(4),
	datac => \u11|Mux1~1_combout\,
	datad => \u11|Mux1~0_combout\,
	combout => \u11|Mux1~2_combout\);

-- Location: LCFF_X61_Y26_N31
\u9|mI2C_DATA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux13~0_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(10));

-- Location: LCCOMB_X61_Y25_N0
\u9|u0|SD[23]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[23]~0_combout\ = (\u9|u0|SD_COUNTER\(2) & (\u9|u0|SD_COUNTER\(3) & (\u9|u0|SD_COUNTER\(4) & \u9|u0|SD_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(2),
	datab => \u9|u0|SD_COUNTER\(3),
	datac => \u9|u0|SD_COUNTER\(4),
	datad => \u9|u0|SD_COUNTER\(1),
	combout => \u9|u0|SD[23]~0_combout\);

-- Location: LCCOMB_X61_Y25_N14
\u9|u0|SD[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[23]~1_combout\ = (!\u9|u0|SD_COUNTER\(0) & (\u9|u0|SD_COUNTER\(5) & (!\u9|u0|SD_COUNTER\(6) & \u9|u0|SD[23]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(0),
	datab => \u9|u0|SD_COUNTER\(5),
	datac => \u9|u0|SD_COUNTER\(6),
	datad => \u9|u0|SD[23]~0_combout\,
	combout => \u9|u0|SD[23]~1_combout\);

-- Location: LCFF_X60_Y27_N21
\u9|mI2C_DATA[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux7~2_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(16));

-- Location: LCFF_X59_Y26_N31
\u9|mI2C_DATA[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux6~1_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(17));

-- Location: LCFF_X62_Y26_N17
\u9|mI2C_DATA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux14~1_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(9));

-- Location: LCFF_X62_Y26_N15
\u9|mI2C_DATA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux15~3_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(8));

-- Location: LCFF_X61_Y26_N9
\u9|mI2C_DATA[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux8~1_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(15));

-- Location: LCFF_X62_Y26_N19
\u9|mI2C_DATA[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux11~1_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(12));

-- Location: LCFF_X60_Y27_N23
\u9|mI2C_DATA[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux5~2_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(18));

-- Location: LCFF_X59_Y26_N15
\u9|mI2C_DATA[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux4~1_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(19));

-- Location: LCFF_X59_Y26_N19
\u9|mI2C_DATA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux12~1_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(11));

-- Location: LCFF_X62_Y26_N27
\u9|mI2C_DATA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux16~1_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(7));

-- Location: LCFF_X61_Y26_N15
\u9|mI2C_DATA[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux10~1_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(13));

-- Location: LCFF_X62_Y26_N9
\u9|mI2C_DATA[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux9~2_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(14));

-- Location: LCFF_X59_Y26_N17
\u9|mI2C_DATA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux17~3_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(6));

-- Location: LCFF_X60_Y27_N15
\u9|mI2C_DATA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux22~0_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(1));

-- Location: LCFF_X58_Y26_N3
\u9|mI2C_DATA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux23~2_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(0));

-- Location: LCCOMB_X19_Y12_N10
\u7|rRD1_ADDR[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[19]~17_combout\ = (\u1|oRST_0~regout\ & !\u7|rRD1_ADDR\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_0~regout\,
	datad => \u7|rRD1_ADDR\(19),
	combout => \u7|rRD1_ADDR[19]~17_combout\);

-- Location: LCCOMB_X19_Y12_N22
\u7|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan3~0_combout\ = ((!\u7|rRD1_ADDR\(15)) # (!\u7|rRD1_ADDR\(16))) # (!\u7|rRD1_ADDR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(14),
	datab => \u7|rRD1_ADDR\(16),
	datad => \u7|rRD1_ADDR\(15),
	combout => \u7|LessThan3~0_combout\);

-- Location: LCCOMB_X18_Y12_N30
\u7|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan3~1_combout\ = ((!\u7|rRD1_ADDR\(10) & ((!\u7|rRD1_ADDR\(9)) # (!\u7|rRD1_ADDR\(8))))) # (!\u7|rRD1_ADDR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(11),
	datab => \u7|rRD1_ADDR\(8),
	datac => \u7|rRD1_ADDR\(10),
	datad => \u7|rRD1_ADDR\(9),
	combout => \u7|LessThan3~1_combout\);

-- Location: LCCOMB_X19_Y12_N20
\u7|LessThan3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan3~2_combout\ = (\u7|LessThan3~0_combout\) # ((!\u7|rRD1_ADDR\(13) & ((\u7|LessThan3~1_combout\) # (!\u7|rRD1_ADDR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(13),
	datab => \u7|rRD1_ADDR\(12),
	datac => \u7|LessThan3~1_combout\,
	datad => \u7|LessThan3~0_combout\,
	combout => \u7|LessThan3~2_combout\);

-- Location: LCCOMB_X23_Y12_N4
\u7|rWR1_ADDR[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[19]~17_combout\ = (\u1|oRST_0~regout\ & !\u7|rWR1_ADDR\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_0~regout\,
	datad => \u7|rWR1_ADDR\(19),
	combout => \u7|rWR1_ADDR[19]~17_combout\);

-- Location: LCCOMB_X23_Y12_N14
\u7|rWR1_ADDR[19]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[19]~18_combout\ = (!\u7|rWR1_ADDR\(21) & (!\u7|rWR1_ADDR\(20) & (\u7|rWR1_ADDR[19]~17_combout\ & !\u7|rWR1_ADDR\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(21),
	datab => \u7|rWR1_ADDR\(20),
	datac => \u7|rWR1_ADDR[19]~17_combout\,
	datad => \u7|rWR1_ADDR\(22),
	combout => \u7|rWR1_ADDR[19]~18_combout\);

-- Location: LCCOMB_X19_Y12_N6
\u7|rRD2_ADDR[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[19]~17_combout\ = (\u1|oRST_0~regout\ & !\u7|rRD2_ADDR\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_0~regout\,
	datad => \u7|rRD2_ADDR\(19),
	combout => \u7|rRD2_ADDR[19]~17_combout\);

-- Location: LCCOMB_X19_Y12_N14
\u7|rRD2_ADDR[19]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[19]~18_combout\ = (\u7|rRD2_ADDR[19]~17_combout\ & (!\u7|rRD2_ADDR\(22) & (!\u7|rRD2_ADDR\(21) & !\u7|rRD2_ADDR\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR[19]~17_combout\,
	datab => \u7|rRD2_ADDR\(22),
	datac => \u7|rRD2_ADDR\(21),
	datad => \u7|rRD2_ADDR\(20),
	combout => \u7|rRD2_ADDR[19]~18_combout\);

-- Location: LCCOMB_X11_Y13_N14
\u7|control1|REF_REQ~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|REF_REQ~1_combout\ = (\u7|control1|INIT_REQ~regout\) # (\u7|command1|REF_ACK~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|INIT_REQ~regout\,
	datad => \u7|command1|REF_ACK~regout\,
	combout => \u7|control1|REF_REQ~1_combout\);

-- Location: LCCOMB_X11_Y13_N2
\u7|command1|always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~5_combout\ = (!\u7|command1|rp_done~regout\ & !\u7|command1|command_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|rp_done~regout\,
	datad => \u7|command1|command_done~regout\,
	combout => \u7|command1|always0~5_combout\);

-- Location: LCCOMB_X11_Y13_N8
\u7|command1|always0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~6_combout\ = (\u7|control1|READA~regout\ & (\u7|command1|always0~5_combout\ & (!\u7|control1|REF_REQ~regout\ & !\u7|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|READA~regout\,
	datab => \u7|command1|always0~5_combout\,
	datac => \u7|control1|REF_REQ~regout\,
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|always0~6_combout\);

-- Location: LCCOMB_X10_Y12_N26
\u7|command1|ex_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|ex_read~0_combout\ = (\u7|command1|rp_shift[0]~0_combout\ & (!\u7|PM_STOP~regout\ & ((\u7|command1|always0~6_combout\) # (\u7|command1|ex_read~regout\)))) # (!\u7|command1|rp_shift[0]~0_combout\ & ((\u7|command1|always0~6_combout\) # 
-- ((\u7|command1|ex_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rp_shift[0]~0_combout\,
	datab => \u7|command1|always0~6_combout\,
	datac => \u7|command1|ex_read~regout\,
	datad => \u7|PM_STOP~regout\,
	combout => \u7|command1|ex_read~0_combout\);

-- Location: LCCOMB_X11_Y13_N16
\u7|command1|always0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~7_combout\ = (\u7|control1|WRITEA~regout\ & (\u7|command1|always0~5_combout\ & (!\u7|control1|REF_REQ~regout\ & !\u7|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|WRITEA~regout\,
	datab => \u7|command1|always0~5_combout\,
	datac => \u7|control1|REF_REQ~regout\,
	datad => \u7|command1|do_writea~regout\,
	combout => \u7|command1|always0~7_combout\);

-- Location: LCCOMB_X10_Y12_N16
\u7|command1|ex_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|ex_write~0_combout\ = (\u7|command1|rp_shift[0]~0_combout\ & (!\u7|PM_STOP~regout\ & ((\u7|command1|always0~7_combout\) # (\u7|command1|ex_write~regout\)))) # (!\u7|command1|rp_shift[0]~0_combout\ & ((\u7|command1|always0~7_combout\) # 
-- ((\u7|command1|ex_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rp_shift[0]~0_combout\,
	datab => \u7|command1|always0~7_combout\,
	datac => \u7|command1|ex_write~regout\,
	datad => \u7|PM_STOP~regout\,
	combout => \u7|command1|ex_write~0_combout\);

-- Location: LCCOMB_X21_Y13_N12
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)) # (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X21_Y13_N10
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCFF_X20_Y13_N5
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1));

-- Location: LCFF_X32_Y16_N9
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2));

-- Location: LCFF_X32_Y16_N1
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1));

-- Location: LCCOMB_X22_Y17_N6
\u8|rRD1_ADDR[18]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[18]~17_combout\ = (\u1|oRST_0~regout\ & !\u8|rRD1_ADDR\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oRST_0~regout\,
	datad => \u8|rRD1_ADDR\(19),
	combout => \u8|rRD1_ADDR[18]~17_combout\);

-- Location: LCCOMB_X22_Y17_N12
\u8|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|LessThan3~0_combout\ = ((!\u8|rRD1_ADDR\(14)) # (!\u8|rRD1_ADDR\(15))) # (!\u8|rRD1_ADDR\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(16),
	datab => \u8|rRD1_ADDR\(15),
	datac => \u8|rRD1_ADDR\(14),
	combout => \u8|LessThan3~0_combout\);

-- Location: LCCOMB_X22_Y17_N30
\u8|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|LessThan4~0_combout\ = ((!\u8|rRD2_ADDR\(14)) # (!\u8|rRD2_ADDR\(16))) # (!\u8|rRD2_ADDR\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(15),
	datab => \u8|rRD2_ADDR\(16),
	datac => \u8|rRD2_ADDR\(14),
	combout => \u8|LessThan4~0_combout\);

-- Location: LCCOMB_X20_Y17_N14
\u8|LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|LessThan4~1_combout\ = ((!\u8|rRD2_ADDR\(10) & ((!\u8|rRD2_ADDR\(8)) # (!\u8|rRD2_ADDR\(9))))) # (!\u8|rRD2_ADDR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(11),
	datab => \u8|rRD2_ADDR\(9),
	datac => \u8|rRD2_ADDR\(8),
	datad => \u8|rRD2_ADDR\(10),
	combout => \u8|LessThan4~1_combout\);

-- Location: LCCOMB_X21_Y17_N30
\u8|LessThan4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|LessThan4~2_combout\ = (\u8|LessThan4~0_combout\) # ((!\u8|rRD2_ADDR\(13) & ((\u8|LessThan4~1_combout\) # (!\u8|rRD2_ADDR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(13),
	datab => \u8|LessThan4~0_combout\,
	datac => \u8|rRD2_ADDR\(12),
	datad => \u8|LessThan4~1_combout\,
	combout => \u8|LessThan4~2_combout\);

-- Location: LCCOMB_X11_Y18_N4
\u8|control1|REF_REQ~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|REF_REQ~1_combout\ = (\u8|command1|REF_ACK~regout\) # (\u7|control1|INIT_REQ~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|REF_ACK~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u8|control1|REF_REQ~1_combout\);

-- Location: LCFF_X11_Y18_N21
\u8|command1|rp_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|rp_shift~3_combout\,
	ena => \u8|command1|rp_shift[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|rp_shift\(1));

-- Location: LCCOMB_X11_Y18_N24
\u8|command1|rp_shift~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rp_shift~2_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|rp_shift\(1)) # ((!\u8|command1|command_delay\(0) & \u8|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|rp_shift\(1),
	datab => \u8|command1|command_delay\(0),
	datac => \u8|command1|command_done~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u8|command1|rp_shift~2_combout\);

-- Location: LCCOMB_X10_Y18_N12
\u8|command1|always0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|always0~7_combout\ = (!\u8|command1|do_writea~regout\ & (\u8|command1|always0~5_combout\ & (\u8|control1|WRITEA~regout\ & !\u8|control1|REF_REQ~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_writea~regout\,
	datab => \u8|command1|always0~5_combout\,
	datac => \u8|control1|WRITEA~regout\,
	datad => \u8|control1|REF_REQ~regout\,
	combout => \u8|command1|always0~7_combout\);

-- Location: LCCOMB_X11_Y18_N10
\u8|command1|ex_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|ex_write~0_combout\ = (\u8|command1|always0~7_combout\ & (((!\u8|command1|rp_shift[1]~0_combout\)) # (!\u8|PM_STOP~regout\))) # (!\u8|command1|always0~7_combout\ & (\u8|command1|ex_write~regout\ & ((!\u8|command1|rp_shift[1]~0_combout\) # 
-- (!\u8|PM_STOP~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|always0~7_combout\,
	datab => \u8|PM_STOP~regout\,
	datac => \u8|command1|ex_write~regout\,
	datad => \u8|command1|rp_shift[1]~0_combout\,
	combout => \u8|command1|ex_write~0_combout\);

-- Location: LCCOMB_X22_Y16_N8
\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) & ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X44_Y10_N2
\u3|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal6~0_combout\ = (!\u2|Y_Cont\(2) & (!\u2|Y_Cont\(3) & (!\u2|Y_Cont\(4) & !\u2|Y_Cont\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(2),
	datab => \u2|Y_Cont\(3),
	datac => \u2|Y_Cont\(4),
	datad => \u2|Y_Cont\(1),
	combout => \u3|Equal6~0_combout\);

-- Location: LCCOMB_X50_Y5_N26
\TOTAL|arbiter|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal0~0_combout\ = (\TOTAL|arbiter|fValCount\(3)) # (((\TOTAL|arbiter|fValCount\(2)) # (\TOTAL|arbiter|fValCount\(0))) # (!\TOTAL|arbiter|fValCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|fValCount\(3),
	datab => \TOTAL|arbiter|fValCount\(1),
	datac => \TOTAL|arbiter|fValCount\(2),
	datad => \TOTAL|arbiter|fValCount\(0),
	combout => \TOTAL|arbiter|Equal0~0_combout\);

-- Location: LCCOMB_X49_Y5_N10
\TOTAL|arbiter|rSelect~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~3_combout\ = (\u1|oRST_1~regout\ & \iSW~combout\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \iSW~combout\(11),
	combout => \TOTAL|arbiter|rSelect~3_combout\);

-- Location: LCCOMB_X49_Y5_N12
\TOTAL|arbiter|rSelect~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~8_combout\ = (\u1|oRST_1~regout\ & \iSW~combout\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \iSW~combout\(16),
	combout => \TOTAL|arbiter|rSelect~8_combout\);

-- Location: LCCOMB_X48_Y5_N30
\TOTAL|arbiter|rSelect~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~13_combout\ = (\iSW~combout\(2) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(2),
	datad => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect~13_combout\);

-- Location: LCCOMB_X48_Y5_N12
\TOTAL|arbiter|rSelect~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~14_combout\ = (\iSW~combout\(8) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(8),
	datad => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect~14_combout\);

-- Location: LCFF_X18_Y9_N9
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\);

-- Location: LCFF_X18_Y8_N23
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8),
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	sload => VCC,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCFF_X53_Y9_N25
\TOTAL|r2g|rRed[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rRed\(9),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rRed\(9));

-- Location: LCFF_X53_Y9_N7
\TOTAL|r2g|rRed[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rRed[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rRed\(8));

-- Location: LCFF_X53_Y9_N13
\TOTAL|r2g|rRed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rRed\(3),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rRed\(3));

-- Location: LCFF_X53_Y9_N11
\TOTAL|r2g|rRed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rRed\(2),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rRed\(2));

-- Location: LCFF_X52_Y9_N17
\TOTAL|r2g|rBlue[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rBlue\(10),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rBlue\(10));

-- Location: LCFF_X52_Y9_N15
\TOTAL|r2g|rBlue[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rBlue\(9),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rBlue\(9));

-- Location: LCFF_X52_Y9_N13
\TOTAL|r2g|rBlue[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rBlue\(8),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rBlue\(8));

-- Location: LCFF_X52_Y9_N11
\TOTAL|r2g|rBlue[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rBlue\(7),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rBlue\(7));

-- Location: LCFF_X52_Y9_N7
\TOTAL|r2g|rBlue[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rBlue\(5),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rBlue\(5));

-- Location: LCFF_X50_Y9_N25
\TOTAL|r2g|rGreen[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(11),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(10));

-- Location: LCFF_X50_Y9_N21
\TOTAL|r2g|rGreen[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(9),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(8));

-- Location: LCFF_X50_Y9_N11
\TOTAL|r2g|rGreen[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(4),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(3));

-- Location: LCFF_X50_Y9_N7
\TOTAL|r2g|rGreen[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(2),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(1));

-- Location: LCFF_X15_Y7_N11
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~feeder_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X44_Y8_N6
\u3|Equal9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal9~3_combout\ = (!\u2|X_Cont\(4) & (!\u2|X_Cont\(3) & (!\u2|X_Cont\(2) & !\u2|X_Cont\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(4),
	datab => \u2|X_Cont\(3),
	datac => \u2|X_Cont\(2),
	datad => \u2|X_Cont\(1),
	combout => \u3|Equal9~3_combout\);

-- Location: LCFF_X45_Y10_N13
\TOTAL|r2g|oY_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rY_Cont\(7),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(7));

-- Location: LCFF_X45_Y10_N27
\TOTAL|r2g|oY_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rY_Cont\(4),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(4));

-- Location: LCFF_X45_Y10_N1
\TOTAL|r2g|oY_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rY_Cont\(6),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(6));

-- Location: LCFF_X45_Y10_N31
\TOTAL|r2g|oY_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rY_Cont\(5),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(5));

-- Location: LCCOMB_X45_Y10_N20
\TOTAL|m_thresher|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan0~0_combout\ = (((!\TOTAL|r2g|oY_Cont\(5)) # (!\TOTAL|r2g|oY_Cont\(7))) # (!\TOTAL|r2g|oY_Cont\(6))) # (!\TOTAL|r2g|oY_Cont\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oY_Cont\(4),
	datab => \TOTAL|r2g|oY_Cont\(6),
	datac => \TOTAL|r2g|oY_Cont\(7),
	datad => \TOTAL|r2g|oY_Cont\(5),
	combout => \TOTAL|m_thresher|LessThan0~0_combout\);

-- Location: LCFF_X47_Y10_N29
\TOTAL|r2g|oY_Cont[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rY_Cont\(15),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(15));

-- Location: LCFF_X47_Y10_N13
\TOTAL|r2g|oY_Cont[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oY_Cont[14]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(14));

-- Location: LCFF_X47_Y10_N21
\TOTAL|r2g|oY_Cont[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rY_Cont\(13),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(13));

-- Location: LCFF_X47_Y10_N23
\TOTAL|r2g|oY_Cont[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rY_Cont\(12),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(12));

-- Location: LCCOMB_X47_Y10_N20
\TOTAL|m_thresher|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan0~1_combout\ = (!\TOTAL|r2g|oY_Cont\(14) & (!\TOTAL|r2g|oY_Cont\(12) & (!\TOTAL|r2g|oY_Cont\(13) & !\TOTAL|r2g|oY_Cont\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oY_Cont\(14),
	datab => \TOTAL|r2g|oY_Cont\(12),
	datac => \TOTAL|r2g|oY_Cont\(13),
	datad => \TOTAL|r2g|oY_Cont\(15),
	combout => \TOTAL|m_thresher|LessThan0~1_combout\);

-- Location: LCFF_X36_Y10_N11
\TOTAL|T1|c1|oThresh75[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh75~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh75\(4));

-- Location: LCFF_X35_Y11_N9
\TOTAL|T1|c1|oThresh75[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh75~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh75\(0));

-- Location: LCFF_X36_Y9_N13
\TOTAL|T1|c1|oThresh25[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh25~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh25\(7));

-- Location: LCFF_X38_Y10_N1
\TOTAL|T1|rThresh[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|oThresh50\(2),
	sload => VCC,
	ena => \TOTAL|T1|restartCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rThresh\(2));

-- Location: LCFF_X38_Y10_N31
\TOTAL|T1|rThresh[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|oThresh50\(3),
	sload => VCC,
	ena => \TOTAL|T1|restartCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rThresh\(3));

-- Location: LCCOMB_X38_Y10_N24
\TOTAL|thresher_delayed|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher_delayed|LessThan0~0_combout\ = (\TOTAL|T1|rThresh\(1)) # ((\TOTAL|T1|rThresh\(3)) # ((\TOTAL|T1|rThresh\(0)) # (\TOTAL|T1|rThresh\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|rThresh\(1),
	datab => \TOTAL|T1|rThresh\(3),
	datac => \TOTAL|T1|rThresh\(0),
	datad => \TOTAL|T1|rThresh\(2),
	combout => \TOTAL|thresher_delayed|LessThan0~0_combout\);

-- Location: LCCOMB_X38_Y8_N12
\TOTAL|histo_display|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~4_combout\ = (!\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist2RDataR\(19)))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist1RDataR\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist1RDataR\(19),
	datab => \TOTAL|T1|Hist2RDataR\(19),
	datac => \TOTAL|histo_display|Normalize\(0),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~4_combout\);

-- Location: LCCOMB_X34_Y8_N20
\TOTAL|histo_display|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~7_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist2RDataR\(17))) # (!\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist1RDataR\(17)))))) # (!\TOTAL|histo_display|Normalize\(0) & 
-- (((\TOTAL|T1|even~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist2RDataR\(17),
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist1RDataR\(17),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~7_combout\);

-- Location: LCCOMB_X34_Y8_N6
\TOTAL|histo_display|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~10_combout\ = (!\TOTAL|T1|even~regout\ & ((\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|Hist1RDataR\(18)))) # (!\TOTAL|histo_display|Normalize\(0) & (\TOTAL|T1|Hist1RDataR\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|T1|Hist1RDataR\(17),
	datac => \TOTAL|T1|Hist1RDataR\(18),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~10_combout\);

-- Location: LCCOMB_X34_Y8_N18
\TOTAL|histo_display|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~11_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist2RDataR\(18))) # (!\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist1RDataR\(18)))))) # (!\TOTAL|histo_display|Normalize\(0) & 
-- (((\TOTAL|T1|even~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist2RDataR\(18),
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist1RDataR\(18),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~11_combout\);

-- Location: LCCOMB_X34_Y8_N16
\TOTAL|histo_display|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~12_combout\ = (\TOTAL|histo_display|Normalize\(0) & (((\TOTAL|histo_display|ShiftRight0~11_combout\)))) # (!\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|histo_display|ShiftRight0~11_combout\ & 
-- (\TOTAL|T1|Hist2RDataR\(17))) # (!\TOTAL|histo_display|ShiftRight0~11_combout\ & ((\TOTAL|T1|Hist1RDataR\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist2RDataR\(17),
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist1RDataR\(17),
	datad => \TOTAL|histo_display|ShiftRight0~11_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~12_combout\);

-- Location: LCCOMB_X35_Y8_N30
\TOTAL|histo_display|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~13_combout\ = (!\TOTAL|histo_display|Normalize\(2) & (\TOTAL|histo_display|Normalize\(1) & \TOTAL|histo_display|ShiftRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~12_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~13_combout\);

-- Location: LCCOMB_X34_Y8_N12
\TOTAL|histo_display|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~15_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist2RDataR\(16)))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist1RDataR\(16))))) # (!\TOTAL|histo_display|Normalize\(0) & 
-- (((\TOTAL|T1|even~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist1RDataR\(16),
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist2RDataR\(16),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~15_combout\);

-- Location: LCCOMB_X35_Y8_N2
\TOTAL|histo_display|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~19_combout\ = (\TOTAL|T1|even~regout\ & (((\TOTAL|T1|Hist2RDataR\(14))) # (!\TOTAL|histo_display|Normalize\(0)))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|Hist1RDataR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist2RDataR\(14),
	datad => \TOTAL|T1|Hist1RDataR\(14),
	combout => \TOTAL|histo_display|ShiftRight0~19_combout\);

-- Location: LCCOMB_X35_Y8_N6
\TOTAL|histo_display|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~20_combout\ = (\TOTAL|histo_display|Normalize\(0) & (((\TOTAL|histo_display|ShiftRight0~19_combout\)))) # (!\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|histo_display|ShiftRight0~19_combout\ & 
-- (\TOTAL|T1|Hist2RDataR\(13))) # (!\TOTAL|histo_display|ShiftRight0~19_combout\ & ((\TOTAL|T1|Hist1RDataR\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist2RDataR\(13),
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist1RDataR\(13),
	datad => \TOTAL|histo_display|ShiftRight0~19_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~20_combout\);

-- Location: LCCOMB_X36_Y8_N6
\TOTAL|histo_display|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~21_combout\ = (\TOTAL|T1|even~regout\ & (((\TOTAL|T1|Hist2RDataR\(12)) # (!\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist1RDataR\(12) & ((\TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|T1|Hist1RDataR\(12),
	datac => \TOTAL|T1|Hist2RDataR\(12),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~21_combout\);

-- Location: LCCOMB_X39_Y8_N20
\TOTAL|histo_display|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~23_combout\ = (!\TOTAL|histo_display|Normalize\(1) & (!\TOTAL|histo_display|Normalize\(2) & (\TOTAL|histo_display|Normalize\(3) & \TOTAL|histo_display|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~4_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~23_combout\);

-- Location: LCCOMB_X39_Y8_N18
\TOTAL|histo_display|LessThan0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~10_combout\ = \TOTAL|histo_display|Add1~20_combout\ $ (((\TOTAL|histo_display|ShiftRight0~23_combout\) # ((!\TOTAL|histo_display|Normalize\(3) & \TOTAL|histo_display|ShiftRight0~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~23_combout\,
	datab => \TOTAL|histo_display|Add1~20_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~102_combout\,
	combout => \TOTAL|histo_display|LessThan0~10_combout\);

-- Location: LCCOMB_X35_Y8_N0
\TOTAL|histo_display|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~27_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist2RDataR\(13))) # (!\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist1RDataR\(13)))))) # (!\TOTAL|histo_display|Normalize\(0) & 
-- (((\TOTAL|T1|even~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist2RDataR\(13),
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist1RDataR\(13),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~27_combout\);

-- Location: LCCOMB_X39_Y8_N8
\TOTAL|histo_display|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~11_combout\ = \TOTAL|histo_display|Add1~22_combout\ $ (((!\TOTAL|histo_display|Normalize\(3) & ((\TOTAL|histo_display|ShiftRight0~29_combout\) # (\TOTAL|histo_display|ShiftRight0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~22_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~29_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~24_combout\,
	combout => \TOTAL|histo_display|LessThan0~11_combout\);

-- Location: LCCOMB_X38_Y8_N16
\TOTAL|histo_display|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~30_combout\ = (\TOTAL|histo_display|Normalize\(1) & (((\TOTAL|histo_display|ShiftRight0~4_combout\)))) # (!\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~9_combout\) # 
-- ((\TOTAL|histo_display|ShiftRight0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|ShiftRight0~9_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~10_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~4_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~30_combout\);

-- Location: LCCOMB_X34_Y8_N24
\TOTAL|histo_display|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~31_combout\ = (\TOTAL|histo_display|Normalize\(0) & (\TOTAL|T1|Hist2RDataR\(16))) # (!\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|Hist2RDataR\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist2RDataR\(16),
	datad => \TOTAL|T1|Hist2RDataR\(15),
	combout => \TOTAL|histo_display|ShiftRight0~31_combout\);

-- Location: LCCOMB_X34_Y8_N22
\TOTAL|histo_display|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~32_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|Hist1RDataR\(16)))) # (!\TOTAL|histo_display|Normalize\(0) & (\TOTAL|T1|Hist1RDataR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist1RDataR\(15),
	datad => \TOTAL|T1|Hist1RDataR\(16),
	combout => \TOTAL|histo_display|ShiftRight0~32_combout\);

-- Location: LCCOMB_X34_Y8_N0
\TOTAL|histo_display|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~33_combout\ = (\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|T1|even~regout\ & (\TOTAL|histo_display|ShiftRight0~31_combout\)) # (!\TOTAL|T1|even~regout\ & ((\TOTAL|histo_display|ShiftRight0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~31_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~32_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~33_combout\);

-- Location: LCCOMB_X35_Y8_N8
\TOTAL|histo_display|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~36_combout\ = (!\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|T1|even~regout\ & ((\TOTAL|histo_display|ShiftRight0~34_combout\))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|histo_display|ShiftRight0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|histo_display|ShiftRight0~35_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~34_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~36_combout\);

-- Location: LCCOMB_X38_Y8_N18
\TOTAL|histo_display|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~37_combout\ = (\TOTAL|histo_display|Normalize\(2) & (\TOTAL|histo_display|ShiftRight0~30_combout\)) # (!\TOTAL|histo_display|Normalize\(2) & (((\TOTAL|histo_display|ShiftRight0~33_combout\) # 
-- (\TOTAL|histo_display|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~30_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~33_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~36_combout\,
	datad => \TOTAL|histo_display|Normalize\(2),
	combout => \TOTAL|histo_display|ShiftRight0~37_combout\);

-- Location: LCCOMB_X39_Y8_N24
\TOTAL|histo_display|LessThan0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~12_combout\ = \TOTAL|histo_display|Add1~24_combout\ $ (((!\TOTAL|histo_display|Normalize\(3) & \TOTAL|histo_display|ShiftRight0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|Add1~24_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~37_combout\,
	combout => \TOTAL|histo_display|LessThan0~12_combout\);

-- Location: LCCOMB_X38_Y8_N14
\TOTAL|histo_display|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~13_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|oGrayHisto[19]~0_combout\))) # (!\TOTAL|histo_display|Normalize\(0) & (\TOTAL|histo_display|ShiftRight0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|ShiftRight0~40_combout\,
	datac => \TOTAL|histo_display|Normalize\(0),
	datad => \TOTAL|T1|oGrayHisto[19]~0_combout\,
	combout => \TOTAL|histo_display|LessThan0~13_combout\);

-- Location: LCCOMB_X39_Y8_N4
\TOTAL|histo_display|LessThan0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~14_combout\ = \TOTAL|histo_display|Add1~26_combout\ $ (((!\TOTAL|histo_display|Normalize\(3) & ((\TOTAL|histo_display|LessThan0~43_combout\) # (\TOTAL|histo_display|ShiftRight0~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~43_combout\,
	datab => \TOTAL|histo_display|Add1~26_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~38_combout\,
	combout => \TOTAL|histo_display|LessThan0~14_combout\);

-- Location: LCCOMB_X39_Y8_N14
\TOTAL|histo_display|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~15_combout\ = (!\TOTAL|histo_display|LessThan0~12_combout\ & (!\TOTAL|histo_display|LessThan0~14_combout\ & (!\TOTAL|histo_display|LessThan0~11_combout\ & !\TOTAL|histo_display|LessThan0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~12_combout\,
	datab => \TOTAL|histo_display|LessThan0~14_combout\,
	datac => \TOTAL|histo_display|LessThan0~11_combout\,
	datad => \TOTAL|histo_display|LessThan0~10_combout\,
	combout => \TOTAL|histo_display|LessThan0~15_combout\);

-- Location: LCCOMB_X40_Y8_N24
\TOTAL|histo_display|LessThan0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~16_combout\ = (!\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~6_combout\)) # (!\TOTAL|histo_display|Normalize\(1) & 
-- ((\TOTAL|histo_display|ShiftRight0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~6_combout\,
	datab => \TOTAL|histo_display|Normalize\(1),
	datac => \TOTAL|histo_display|Normalize\(2),
	datad => \TOTAL|histo_display|ShiftRight0~8_combout\,
	combout => \TOTAL|histo_display|LessThan0~16_combout\);

-- Location: LCCOMB_X36_Y8_N10
\TOTAL|histo_display|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~41_combout\ = (\TOTAL|T1|even~regout\ & (((\TOTAL|T1|Hist2RDataR\(11)) # (!\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist1RDataR\(11) & ((\TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|T1|Hist1RDataR\(11),
	datac => \TOTAL|T1|Hist2RDataR\(11),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~41_combout\);

-- Location: LCCOMB_X36_Y8_N24
\TOTAL|histo_display|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~45_combout\ = (\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist2RDataR\(10)) # ((!\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|T1|even~regout\ & (((\TOTAL|T1|Hist1RDataR\(10) & \TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|T1|Hist2RDataR\(10),
	datac => \TOTAL|T1|Hist1RDataR\(10),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~45_combout\);

-- Location: LCCOMB_X34_Y8_N10
\TOTAL|histo_display|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~47_combout\ = (\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|T1|even~regout\ & (\TOTAL|histo_display|ShiftRight0~31_combout\)) # (!\TOTAL|T1|even~regout\ & ((\TOTAL|histo_display|ShiftRight0~32_combout\))))) # 
-- (!\TOTAL|histo_display|Normalize\(1) & (((\TOTAL|T1|even~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~31_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~32_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~47_combout\);

-- Location: LCCOMB_X40_Y7_N10
\TOTAL|histo_display|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~49_combout\ = (!\TOTAL|histo_display|Normalize\(2) & (\TOTAL|histo_display|ShiftRight0~30_combout\ & \TOTAL|histo_display|Normalize\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|ShiftRight0~30_combout\,
	datad => \TOTAL|histo_display|Normalize\(3),
	combout => \TOTAL|histo_display|ShiftRight0~49_combout\);

-- Location: LCCOMB_X40_Y8_N12
\TOTAL|histo_display|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~50_combout\ = (!\TOTAL|histo_display|Normalize\(2) & (!\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~6_combout\ & \TOTAL|histo_display|Normalize\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(2),
	datab => \TOTAL|histo_display|Normalize\(1),
	datac => \TOTAL|histo_display|ShiftRight0~6_combout\,
	datad => \TOTAL|histo_display|Normalize\(3),
	combout => \TOTAL|histo_display|ShiftRight0~50_combout\);

-- Location: LCCOMB_X38_Y8_N6
\TOTAL|histo_display|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~51_combout\ = (\TOTAL|histo_display|Normalize\(2) & !\TOTAL|histo_display|Normalize\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|Normalize\(1),
	combout => \TOTAL|histo_display|ShiftRight0~51_combout\);

-- Location: LCCOMB_X38_Y7_N6
\TOTAL|histo_display|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~54_combout\ = (\TOTAL|T1|even~regout\ & (((\TOTAL|T1|Hist2RDataR\(7)) # (!\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist1RDataR\(7) & ((\TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|T1|Hist1RDataR\(7),
	datac => \TOTAL|T1|Hist2RDataR\(7),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~54_combout\);

-- Location: LCCOMB_X38_Y7_N10
\TOTAL|histo_display|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~56_combout\ = (\TOTAL|histo_display|LessThan0~6_combout\ & ((\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~44_combout\)) # (!\TOTAL|histo_display|Normalize\(1) & 
-- ((\TOTAL|histo_display|ShiftRight0~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|ShiftRight0~44_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~55_combout\,
	datad => \TOTAL|histo_display|LessThan0~6_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~56_combout\);

-- Location: LCCOMB_X38_Y7_N12
\TOTAL|histo_display|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~60_combout\ = (\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist2RDataR\(8)) # ((!\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|T1|even~regout\ & (((\TOTAL|T1|Hist1RDataR\(8) & \TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|T1|Hist2RDataR\(8),
	datac => \TOTAL|T1|Hist1RDataR\(8),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~60_combout\);

-- Location: LCCOMB_X40_Y7_N30
\TOTAL|histo_display|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~65_combout\ = (\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~22_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & 
-- (\TOTAL|histo_display|ShiftRight0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|ShiftRight0~46_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~22_combout\,
	datad => \TOTAL|histo_display|Normalize\(2),
	combout => \TOTAL|histo_display|ShiftRight0~65_combout\);

-- Location: LCCOMB_X38_Y7_N24
\TOTAL|histo_display|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~66_combout\ = (\TOTAL|T1|even~regout\ & (((\TOTAL|T1|Hist2RDataR\(6)) # (!\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist1RDataR\(6) & ((\TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|T1|Hist1RDataR\(6),
	datac => \TOTAL|T1|Hist2RDataR\(6),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~66_combout\);

-- Location: LCCOMB_X38_Y7_N2
\TOTAL|histo_display|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~67_combout\ = (\TOTAL|histo_display|ShiftRight0~66_combout\ & (((\TOTAL|T1|Hist2RDataR\(5)) # (\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|histo_display|ShiftRight0~66_combout\ & (\TOTAL|T1|Hist1RDataR\(5) & 
-- ((!\TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~66_combout\,
	datab => \TOTAL|T1|Hist1RDataR\(5),
	datac => \TOTAL|T1|Hist2RDataR\(5),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~67_combout\);

-- Location: LCCOMB_X38_Y7_N14
\TOTAL|histo_display|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~68_combout\ = (!\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~61_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & 
-- (\TOTAL|histo_display|ShiftRight0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|ShiftRight0~67_combout\,
	datac => \TOTAL|histo_display|Normalize\(2),
	datad => \TOTAL|histo_display|ShiftRight0~61_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~68_combout\);

-- Location: LCCOMB_X39_Y7_N6
\TOTAL|histo_display|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~69_combout\ = (\TOTAL|histo_display|Normalize\(3) & (((\TOTAL|histo_display|ShiftRight0~37_combout\)))) # (!\TOTAL|histo_display|Normalize\(3) & ((\TOTAL|histo_display|ShiftRight0~68_combout\) # 
-- ((\TOTAL|histo_display|ShiftRight0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~68_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~65_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~37_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~69_combout\);

-- Location: LCCOMB_X38_Y7_N22
\TOTAL|histo_display|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~71_combout\ = (\TOTAL|T1|even~regout\ & (((\TOTAL|T1|Hist2RDataR\(5)) # (!\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist1RDataR\(5) & ((\TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|T1|Hist1RDataR\(5),
	datac => \TOTAL|T1|Hist2RDataR\(5),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~71_combout\);

-- Location: LCCOMB_X36_Y7_N20
\TOTAL|histo_display|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~72_combout\ = (\TOTAL|histo_display|Normalize\(0) & (((\TOTAL|histo_display|ShiftRight0~71_combout\)))) # (!\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|histo_display|ShiftRight0~71_combout\ & (\TOTAL|T1|Hist2RDataR\(4))) 
-- # (!\TOTAL|histo_display|ShiftRight0~71_combout\ & ((\TOTAL|T1|Hist1RDataR\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(0),
	datab => \TOTAL|T1|Hist2RDataR\(4),
	datac => \TOTAL|T1|Hist1RDataR\(4),
	datad => \TOTAL|histo_display|ShiftRight0~71_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~72_combout\);

-- Location: LCCOMB_X39_Y7_N18
\TOTAL|histo_display|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~23_combout\ = (!\TOTAL|histo_display|Add1~6_combout\ & ((\TOTAL|histo_display|Normalize\(3) & (\TOTAL|histo_display|ShiftRight0~70_combout\)) # (!\TOTAL|histo_display|Normalize\(3) & 
-- ((\TOTAL|histo_display|ShiftRight0~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~6_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~70_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~74_combout\,
	combout => \TOTAL|histo_display|LessThan0~23_combout\);

-- Location: LCCOMB_X39_Y7_N12
\TOTAL|histo_display|LessThan0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~24_combout\ = (\TOTAL|histo_display|ShiftRight0~69_combout\ & ((\TOTAL|histo_display|LessThan0~23_combout\) # (!\TOTAL|histo_display|Add1~8_combout\))) # (!\TOTAL|histo_display|ShiftRight0~69_combout\ & 
-- (!\TOTAL|histo_display|Add1~8_combout\ & \TOTAL|histo_display|LessThan0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~69_combout\,
	datac => \TOTAL|histo_display|Add1~8_combout\,
	datad => \TOTAL|histo_display|LessThan0~23_combout\,
	combout => \TOTAL|histo_display|LessThan0~24_combout\);

-- Location: LCCOMB_X39_Y7_N10
\TOTAL|histo_display|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~25_combout\ = (!\TOTAL|histo_display|Add1~10_combout\ & ((\TOTAL|histo_display|ShiftRight0~56_combout\) # ((\TOTAL|histo_display|ShiftRight0~58_combout\) # (\TOTAL|histo_display|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~56_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~58_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~53_combout\,
	datad => \TOTAL|histo_display|Add1~10_combout\,
	combout => \TOTAL|histo_display|LessThan0~25_combout\);

-- Location: LCCOMB_X39_Y7_N26
\TOTAL|histo_display|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~75_combout\ = (\TOTAL|histo_display|ShiftRight0~64_combout\) # (\TOTAL|histo_display|ShiftRight0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|ShiftRight0~64_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~62_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~75_combout\);

-- Location: LCCOMB_X39_Y7_N24
\TOTAL|histo_display|LessThan0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~26_combout\ = (\TOTAL|histo_display|LessThan0~25_combout\ & ((\TOTAL|histo_display|ShiftRight0~59_combout\) # ((\TOTAL|histo_display|ShiftRight0~75_combout\) # (!\TOTAL|histo_display|Add1~12_combout\)))) # 
-- (!\TOTAL|histo_display|LessThan0~25_combout\ & (!\TOTAL|histo_display|Add1~12_combout\ & ((\TOTAL|histo_display|ShiftRight0~59_combout\) # (\TOTAL|histo_display|ShiftRight0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~25_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~59_combout\,
	datac => \TOTAL|histo_display|Add1~12_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~75_combout\,
	combout => \TOTAL|histo_display|LessThan0~26_combout\);

-- Location: LCCOMB_X39_Y7_N20
\TOTAL|histo_display|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~27_combout\ = (\TOTAL|histo_display|LessThan0~26_combout\) # ((\TOTAL|histo_display|LessThan0~24_combout\ & (!\TOTAL|histo_display|LessThan0~21_combout\ & !\TOTAL|histo_display|LessThan0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~24_combout\,
	datab => \TOTAL|histo_display|LessThan0~21_combout\,
	datac => \TOTAL|histo_display|LessThan0~26_combout\,
	datad => \TOTAL|histo_display|LessThan0~22_combout\,
	combout => \TOTAL|histo_display|LessThan0~27_combout\);

-- Location: LCCOMB_X38_Y7_N18
\TOTAL|histo_display|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~78_combout\ = (\TOTAL|histo_display|LessThan0~6_combout\ & ((\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~67_combout\)) # (!\TOTAL|histo_display|Normalize\(1) & 
-- ((\TOTAL|histo_display|ShiftRight0~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~6_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~67_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~77_combout\,
	datad => \TOTAL|histo_display|Normalize\(1),
	combout => \TOTAL|histo_display|ShiftRight0~78_combout\);

-- Location: LCCOMB_X38_Y7_N16
\TOTAL|histo_display|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~79_combout\ = (\TOTAL|histo_display|ShiftRight0~57_combout\ & ((\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~46_combout\)) # (!\TOTAL|histo_display|Normalize\(1) & 
-- ((\TOTAL|histo_display|ShiftRight0~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~46_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~61_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~57_combout\,
	datad => \TOTAL|histo_display|Normalize\(1),
	combout => \TOTAL|histo_display|ShiftRight0~79_combout\);

-- Location: LCCOMB_X38_Y7_N30
\TOTAL|histo_display|ShiftRight0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~80_combout\ = (\TOTAL|histo_display|ShiftRight0~79_combout\) # ((\TOTAL|histo_display|ShiftRight0~78_combout\) # ((\TOTAL|histo_display|ShiftRight0~102_combout\ & \TOTAL|histo_display|Normalize\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~79_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~78_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~102_combout\,
	datad => \TOTAL|histo_display|Normalize\(3),
	combout => \TOTAL|histo_display|ShiftRight0~80_combout\);

-- Location: LCCOMB_X38_Y7_N8
\TOTAL|histo_display|ShiftRight0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~86_combout\ = (\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~61_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & 
-- (\TOTAL|histo_display|ShiftRight0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|ShiftRight0~67_combout\,
	datac => \TOTAL|histo_display|Normalize\(2),
	datad => \TOTAL|histo_display|ShiftRight0~61_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~86_combout\);

-- Location: LCCOMB_X40_Y8_N2
\TOTAL|histo_display|LessThan0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~34_combout\ = (!\TOTAL|histo_display|Add1~14_combout\ & ((\TOTAL|histo_display|Normalize\(3) & (\TOTAL|histo_display|LessThan0~16_combout\)) # (!\TOTAL|histo_display|Normalize\(3) & 
-- ((\TOTAL|histo_display|LessThan0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~16_combout\,
	datab => \TOTAL|histo_display|LessThan0~5_combout\,
	datac => \TOTAL|histo_display|Add1~14_combout\,
	datad => \TOTAL|histo_display|Normalize\(3),
	combout => \TOTAL|histo_display|LessThan0~34_combout\);

-- Location: LCCOMB_X40_Y8_N20
\TOTAL|histo_display|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~35_combout\ = (!\TOTAL|histo_display|LessThan0~19_combout\ & (\TOTAL|histo_display|LessThan0~34_combout\ & (!\TOTAL|histo_display|LessThan0~18_combout\ & \TOTAL|histo_display|LessThan0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~19_combout\,
	datab => \TOTAL|histo_display|LessThan0~34_combout\,
	datac => \TOTAL|histo_display|LessThan0~18_combout\,
	datad => \TOTAL|histo_display|LessThan0~15_combout\,
	combout => \TOTAL|histo_display|LessThan0~35_combout\);

-- Location: LCCOMB_X40_Y8_N28
\TOTAL|histo_display|ShiftRight0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~95_combout\ = (!\TOTAL|histo_display|Normalize\(2) & !\TOTAL|histo_display|Normalize\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(2),
	datad => \TOTAL|histo_display|Normalize\(1),
	combout => \TOTAL|histo_display|ShiftRight0~95_combout\);

-- Location: LCCOMB_X40_Y8_N14
\TOTAL|histo_display|ShiftRight0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~96_combout\ = (\TOTAL|histo_display|Normalize\(3) & (((\TOTAL|histo_display|ShiftRight0~95_combout\ & \TOTAL|histo_display|ShiftRight0~6_combout\)))) # (!\TOTAL|histo_display|Normalize\(3) & 
-- (\TOTAL|histo_display|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~3_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~95_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~6_combout\,
	datad => \TOTAL|histo_display|Normalize\(3),
	combout => \TOTAL|histo_display|ShiftRight0~96_combout\);

-- Location: LCCOMB_X40_Y7_N4
\TOTAL|histo_display|LessThan0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~36_combout\ = (!\TOTAL|histo_display|Add1~16_combout\ & ((\TOTAL|histo_display|ShiftRight0~49_combout\) # ((!\TOTAL|histo_display|Normalize\(3) & \TOTAL|histo_display|ShiftRight0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~49_combout\,
	datab => \TOTAL|histo_display|Normalize\(3),
	datac => \TOTAL|histo_display|Add1~16_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~100_combout\,
	combout => \TOTAL|histo_display|LessThan0~36_combout\);

-- Location: LCCOMB_X40_Y8_N26
\TOTAL|histo_display|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~37_combout\ = (\TOTAL|histo_display|LessThan0~15_combout\ & ((\TOTAL|histo_display|ShiftRight0~96_combout\ & ((\TOTAL|histo_display|LessThan0~36_combout\) # (!\TOTAL|histo_display|Add1~18_combout\))) # 
-- (!\TOTAL|histo_display|ShiftRight0~96_combout\ & (\TOTAL|histo_display|LessThan0~36_combout\ & !\TOTAL|histo_display|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~15_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~96_combout\,
	datac => \TOTAL|histo_display|LessThan0~36_combout\,
	datad => \TOTAL|histo_display|Add1~18_combout\,
	combout => \TOTAL|histo_display|LessThan0~37_combout\);

-- Location: LCCOMB_X39_Y8_N10
\TOTAL|histo_display|LessThan0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~38_combout\ = (!\TOTAL|histo_display|Add1~20_combout\ & ((\TOTAL|histo_display|ShiftRight0~23_combout\) # ((\TOTAL|histo_display|ShiftRight0~102_combout\ & !\TOTAL|histo_display|Normalize\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~23_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~102_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|Add1~20_combout\,
	combout => \TOTAL|histo_display|LessThan0~38_combout\);

-- Location: LCCOMB_X39_Y8_N0
\TOTAL|histo_display|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~39_combout\ = (!\TOTAL|histo_display|LessThan0~12_combout\ & (!\TOTAL|histo_display|LessThan0~11_combout\ & (!\TOTAL|histo_display|LessThan0~14_combout\ & \TOTAL|histo_display|LessThan0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~12_combout\,
	datab => \TOTAL|histo_display|LessThan0~11_combout\,
	datac => \TOTAL|histo_display|LessThan0~14_combout\,
	datad => \TOTAL|histo_display|LessThan0~38_combout\,
	combout => \TOTAL|histo_display|LessThan0~39_combout\);

-- Location: LCCOMB_X39_Y8_N6
\TOTAL|histo_display|ShiftRight0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~97_combout\ = (!\TOTAL|histo_display|Normalize\(3) & ((\TOTAL|histo_display|ShiftRight0~39_combout\) # ((\TOTAL|histo_display|ShiftRight0~38_combout\) # (\TOTAL|histo_display|ShiftRight0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~39_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~38_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~52_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~97_combout\);

-- Location: LCCOMB_X39_Y8_N12
\TOTAL|histo_display|LessThan0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~40_combout\ = (!\TOTAL|histo_display|Add1~22_combout\ & ((\TOTAL|histo_display|ShiftRight0~24_combout\) # (\TOTAL|histo_display|ShiftRight0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~24_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~29_combout\,
	datac => \TOTAL|histo_display|Add1~22_combout\,
	combout => \TOTAL|histo_display|LessThan0~40_combout\);

-- Location: LCCOMB_X39_Y8_N28
\TOTAL|histo_display|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~41_combout\ = (\TOTAL|histo_display|Add1~26_combout\ & (!\TOTAL|histo_display|Normalize\(3) & (\TOTAL|histo_display|LessThan0~44_combout\ & \TOTAL|histo_display|ShiftRight0~97_combout\))) # 
-- (!\TOTAL|histo_display|Add1~26_combout\ & ((\TOTAL|histo_display|ShiftRight0~97_combout\) # ((!\TOTAL|histo_display|Normalize\(3) & \TOTAL|histo_display|LessThan0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(3),
	datab => \TOTAL|histo_display|LessThan0~44_combout\,
	datac => \TOTAL|histo_display|Add1~26_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~97_combout\,
	combout => \TOTAL|histo_display|LessThan0~41_combout\);

-- Location: LCCOMB_X40_Y8_N10
\TOTAL|histo_display|LessThan0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~42_combout\ = (\TOTAL|histo_display|LessThan0~35_combout\) # ((\TOTAL|histo_display|LessThan0~41_combout\) # ((\TOTAL|histo_display|LessThan0~39_combout\) # (\TOTAL|histo_display|LessThan0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~35_combout\,
	datab => \TOTAL|histo_display|LessThan0~41_combout\,
	datac => \TOTAL|histo_display|LessThan0~39_combout\,
	datad => \TOTAL|histo_display|LessThan0~37_combout\,
	combout => \TOTAL|histo_display|LessThan0~42_combout\);

-- Location: LCCOMB_X38_Y10_N30
\TOTAL|histo_display|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Equal4~1_combout\ = (\TOTAL|histo_display|Add0~6_combout\ & (\TOTAL|T1|rThresh\(3) & (\TOTAL|T1|rThresh\(2) $ (!\TOTAL|histo_display|Add0~4_combout\)))) # (!\TOTAL|histo_display|Add0~6_combout\ & (!\TOTAL|T1|rThresh\(3) & 
-- (\TOTAL|T1|rThresh\(2) $ (!\TOTAL|histo_display|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add0~6_combout\,
	datab => \TOTAL|T1|rThresh\(2),
	datac => \TOTAL|T1|rThresh\(3),
	datad => \TOTAL|histo_display|Add0~4_combout\,
	combout => \TOTAL|histo_display|Equal4~1_combout\);

-- Location: LCCOMB_X40_Y10_N12
\TOTAL|histo_display|oRed~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~0_combout\ = (\TOTAL|histo_display|Add0~2_combout\ & (\TOTAL|T1|c1|oThresh25\(1) & (\TOTAL|histo_display|Add0~0_combout\ $ (!\TOTAL|T1|c1|oThresh25\(0))))) # (!\TOTAL|histo_display|Add0~2_combout\ & (!\TOTAL|T1|c1|oThresh25\(1) & 
-- (\TOTAL|histo_display|Add0~0_combout\ $ (!\TOTAL|T1|c1|oThresh25\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add0~2_combout\,
	datab => \TOTAL|histo_display|Add0~0_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(0),
	datad => \TOTAL|T1|c1|oThresh25\(1),
	combout => \TOTAL|histo_display|oRed~0_combout\);

-- Location: LCCOMB_X40_Y10_N14
\TOTAL|histo_display|oRed~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~1_combout\ = (\TOTAL|histo_display|Add0~6_combout\ & (\TOTAL|T1|c1|oThresh25\(3) & (\TOTAL|T1|c1|oThresh25\(2) $ (!\TOTAL|histo_display|Add0~4_combout\)))) # (!\TOTAL|histo_display|Add0~6_combout\ & (!\TOTAL|T1|c1|oThresh25\(3) & 
-- (\TOTAL|T1|c1|oThresh25\(2) $ (!\TOTAL|histo_display|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add0~6_combout\,
	datab => \TOTAL|T1|c1|oThresh25\(3),
	datac => \TOTAL|T1|c1|oThresh25\(2),
	datad => \TOTAL|histo_display|Add0~4_combout\,
	combout => \TOTAL|histo_display|oRed~1_combout\);

-- Location: LCCOMB_X40_Y10_N24
\TOTAL|histo_display|oRed~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~2_combout\ = (\TOTAL|T1|c1|oThresh25\(4) & (\TOTAL|histo_display|Add0~8_combout\ & (\TOTAL|histo_display|Add0~10_combout\ $ (!\TOTAL|T1|c1|oThresh25\(5))))) # (!\TOTAL|T1|c1|oThresh25\(4) & (!\TOTAL|histo_display|Add0~8_combout\ 
-- & (\TOTAL|histo_display|Add0~10_combout\ $ (!\TOTAL|T1|c1|oThresh25\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(4),
	datab => \TOTAL|histo_display|Add0~10_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(5),
	datad => \TOTAL|histo_display|Add0~8_combout\,
	combout => \TOTAL|histo_display|oRed~2_combout\);

-- Location: LCCOMB_X40_Y10_N30
\TOTAL|histo_display|oRed~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~3_combout\ = (\TOTAL|histo_display|Add0~14_combout\ & (\TOTAL|T1|c1|oThresh25\(7) & (\TOTAL|T1|c1|oThresh25\(6) $ (!\TOTAL|histo_display|Add0~12_combout\)))) # (!\TOTAL|histo_display|Add0~14_combout\ & 
-- (!\TOTAL|T1|c1|oThresh25\(7) & (\TOTAL|T1|c1|oThresh25\(6) $ (!\TOTAL|histo_display|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add0~14_combout\,
	datab => \TOTAL|T1|c1|oThresh25\(7),
	datac => \TOTAL|T1|c1|oThresh25\(6),
	datad => \TOTAL|histo_display|Add0~12_combout\,
	combout => \TOTAL|histo_display|oRed~3_combout\);

-- Location: LCCOMB_X40_Y10_N4
\TOTAL|histo_display|oRed~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~4_combout\ = (\TOTAL|histo_display|oRed~2_combout\ & (\TOTAL|histo_display|oRed~3_combout\ & (\TOTAL|histo_display|oRed~1_combout\ & \TOTAL|histo_display|oRed~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|oRed~2_combout\,
	datab => \TOTAL|histo_display|oRed~3_combout\,
	datac => \TOTAL|histo_display|oRed~1_combout\,
	datad => \TOTAL|histo_display|oRed~0_combout\,
	combout => \TOTAL|histo_display|oRed~4_combout\);

-- Location: LCCOMB_X38_Y10_N20
\TOTAL|histo_display|oRed~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~5_combout\ = (\TOTAL|T1|c1|oThresh75\(0) & (\TOTAL|histo_display|Add0~0_combout\ & (\TOTAL|T1|c1|oThresh75\(1) $ (!\TOTAL|histo_display|Add0~2_combout\)))) # (!\TOTAL|T1|c1|oThresh75\(0) & (!\TOTAL|histo_display|Add0~0_combout\ & 
-- (\TOTAL|T1|c1|oThresh75\(1) $ (!\TOTAL|histo_display|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(0),
	datab => \TOTAL|T1|c1|oThresh75\(1),
	datac => \TOTAL|histo_display|Add0~2_combout\,
	datad => \TOTAL|histo_display|Add0~0_combout\,
	combout => \TOTAL|histo_display|oRed~5_combout\);

-- Location: LCCOMB_X38_Y10_N22
\TOTAL|histo_display|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Equal5~0_combout\ = \TOTAL|T1|c1|oThresh75\(2) $ (\TOTAL|histo_display|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oThresh75\(2),
	datad => \TOTAL|histo_display|Add0~4_combout\,
	combout => \TOTAL|histo_display|Equal5~0_combout\);

-- Location: LCCOMB_X38_Y10_N2
\TOTAL|histo_display|oRed~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~6_combout\ = (\TOTAL|histo_display|oRed~5_combout\ & (!\TOTAL|histo_display|Equal5~0_combout\ & (\TOTAL|histo_display|Add0~6_combout\ $ (!\TOTAL|T1|c1|oThresh75\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|oRed~5_combout\,
	datab => \TOTAL|histo_display|Equal5~0_combout\,
	datac => \TOTAL|histo_display|Add0~6_combout\,
	datad => \TOTAL|T1|c1|oThresh75\(3),
	combout => \TOTAL|histo_display|oRed~6_combout\);

-- Location: LCCOMB_X41_Y10_N4
\TOTAL|histo_display|oRed~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~7_combout\ = (\TOTAL|T1|c1|oThresh75\(5) & (\TOTAL|histo_display|Add0~10_combout\ & (\TOTAL|T1|c1|oThresh75\(4) $ (!\TOTAL|histo_display|Add0~8_combout\)))) # (!\TOTAL|T1|c1|oThresh75\(5) & (!\TOTAL|histo_display|Add0~10_combout\ 
-- & (\TOTAL|T1|c1|oThresh75\(4) $ (!\TOTAL|histo_display|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(5),
	datab => \TOTAL|histo_display|Add0~10_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(4),
	datad => \TOTAL|histo_display|Add0~8_combout\,
	combout => \TOTAL|histo_display|oRed~7_combout\);

-- Location: LCCOMB_X40_Y10_N18
\TOTAL|histo_display|oRed~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~8_combout\ = (\TOTAL|histo_display|Add0~14_combout\ & (\TOTAL|T1|c1|oThresh75\(7) & (\TOTAL|histo_display|Add0~12_combout\ $ (!\TOTAL|T1|c1|oThresh75\(6))))) # (!\TOTAL|histo_display|Add0~14_combout\ & 
-- (!\TOTAL|T1|c1|oThresh75\(7) & (\TOTAL|histo_display|Add0~12_combout\ $ (!\TOTAL|T1|c1|oThresh75\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add0~14_combout\,
	datab => \TOTAL|histo_display|Add0~12_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(6),
	datad => \TOTAL|T1|c1|oThresh75\(7),
	combout => \TOTAL|histo_display|oRed~8_combout\);

-- Location: LCCOMB_X40_Y10_N20
\TOTAL|histo_display|oRed~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~9_combout\ = (\TOTAL|histo_display|oRed~4_combout\) # ((\TOTAL|histo_display|oRed~7_combout\ & (\TOTAL|histo_display|oRed~8_combout\ & \TOTAL|histo_display|oRed~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|oRed~7_combout\,
	datab => \TOTAL|histo_display|oRed~8_combout\,
	datac => \TOTAL|histo_display|oRed~4_combout\,
	datad => \TOTAL|histo_display|oRed~6_combout\,
	combout => \TOTAL|histo_display|oRed~9_combout\);

-- Location: LCCOMB_X58_Y11_N30
\u3|rBlue~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~19_combout\ = (\u3|rBlue[11]~10_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7)) # ((\u3|rBlue[11]~11_combout\)))) # (!\u3|rBlue[11]~10_combout\ & (((\u3|wData1_d1\(7) & !\u3|rBlue[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7),
	datab => \u3|wData1_d1\(7),
	datac => \u3|rBlue[11]~10_combout\,
	datad => \u3|rBlue[11]~11_combout\,
	combout => \u3|rBlue~19_combout\);

-- Location: LCCOMB_X57_Y11_N8
\u3|rBlue~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~20_combout\ = (\u3|rBlue~19_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31)) # ((!\u3|rBlue[11]~11_combout\)))) # (!\u3|rBlue~19_combout\ & (((\u3|rBlue[11]~11_combout\ & 
-- \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31),
	datab => \u3|rBlue~19_combout\,
	datac => \u3|rBlue[11]~11_combout\,
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19),
	combout => \u3|rBlue~20_combout\);

-- Location: LCCOMB_X56_Y11_N4
\u3|rBlue~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~21_combout\ = (\u3|rBlue[11]~10_combout\ & (((\u3|rBlue[11]~11_combout\)))) # (!\u3|rBlue[11]~10_combout\ & ((\u3|rBlue[11]~11_combout\ & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20))) # (!\u3|rBlue[11]~11_combout\ & 
-- ((\u3|wData1_d1\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rBlue[11]~10_combout\,
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20),
	datac => \u3|rBlue[11]~11_combout\,
	datad => \u3|wData1_d1\(8),
	combout => \u3|rBlue~21_combout\);

-- Location: LCCOMB_X56_Y11_N8
\u3|rBlue~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~22_combout\ = (\u3|rBlue~21_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(32)) # ((!\u3|rBlue[11]~10_combout\)))) # (!\u3|rBlue~21_combout\ & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) & 
-- \u3|rBlue[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(32),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8),
	datac => \u3|rBlue~21_combout\,
	datad => \u3|rBlue[11]~10_combout\,
	combout => \u3|rBlue~22_combout\);

-- Location: LCCOMB_X56_Y11_N24
\u3|rBlue~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~25_combout\ = (\u3|rBlue[11]~11_combout\ & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22)) # (\u3|rBlue[11]~10_combout\)))) # (!\u3|rBlue[11]~11_combout\ & (\u3|wData1_d1\(10) & ((!\u3|rBlue[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(10),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22),
	datac => \u3|rBlue[11]~11_combout\,
	datad => \u3|rBlue[11]~10_combout\,
	combout => \u3|rBlue~25_combout\);

-- Location: LCCOMB_X56_Y11_N20
\u3|rBlue~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~26_combout\ = (\u3|rBlue~25_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(34)) # ((!\u3|rBlue[11]~10_combout\)))) # (!\u3|rBlue~25_combout\ & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10) & 
-- \u3|rBlue[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rBlue~25_combout\,
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(34),
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10),
	datad => \u3|rBlue[11]~10_combout\,
	combout => \u3|rBlue~26_combout\);

-- Location: LCFF_X57_Y10_N1
\u3|wData1_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData1_d1[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(0));

-- Location: LCFF_X59_Y10_N3
\u3|wData2_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(3));

-- Location: LCFF_X59_Y10_N21
\u3|wData2_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(1),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(1));

-- Location: LCCOMB_X60_Y10_N12
\u3|rGreen~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~13_combout\ = (\u3|Equal9~5_combout\ & ((\u3|wData2_d2\(7)))) # (!\u3|Equal9~5_combout\ & (\u3|Add3~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|Equal9~5_combout\,
	datac => \u3|Add3~16_combout\,
	datad => \u3|wData2_d2\(7),
	combout => \u3|rGreen~13_combout\);

-- Location: LCFF_X57_Y10_N5
\u3|wData1_d2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData1_d1\(8),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(8));

-- Location: LCCOMB_X56_Y10_N8
\u3|rGreen~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~15_combout\ = (\u3|Equal6~5_combout\ & (((\u3|Equal9~5_combout\)))) # (!\u3|Equal6~5_combout\ & ((\u3|Equal9~5_combout\ & (\u3|wData1_d2\(8))) # (!\u3|Equal9~5_combout\ & ((\u3|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d2\(8),
	datab => \u3|Equal6~5_combout\,
	datac => \u3|Add1~18_combout\,
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rGreen~15_combout\);

-- Location: LCCOMB_X56_Y10_N2
\u3|rGreen~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~16_combout\ = (\u3|Equal6~5_combout\ & ((\u3|rGreen~15_combout\ & ((\u3|wData2_d1\(8)))) # (!\u3|rGreen~15_combout\ & (\u3|Add2~18_combout\)))) # (!\u3|Equal6~5_combout\ & (((\u3|rGreen~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add2~18_combout\,
	datab => \u3|Equal6~5_combout\,
	datac => \u3|rGreen~15_combout\,
	datad => \u3|wData2_d1\(8),
	combout => \u3|rGreen~16_combout\);

-- Location: LCCOMB_X60_Y10_N22
\u3|rGreen~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~17_combout\ = (\u3|Equal9~5_combout\ & ((\u3|wData2_d2\(8)))) # (!\u3|Equal9~5_combout\ & (\u3|Add3~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|Add3~18_combout\,
	datac => \u3|wData2_d2\(8),
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rGreen~17_combout\);

-- Location: LCCOMB_X60_Y10_N6
\u3|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~22_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & (\u3|Add0~20_combout\)) # (!\u3|Equal6~4_combout\ & ((\u3|Add3~18_combout\))))) # (!\u2|Y_Cont\(0) & (((\u3|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add0~20_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|Equal6~4_combout\,
	datad => \u3|Add3~18_combout\,
	combout => \u3|Add0~22_combout\);

-- Location: LCCOMB_X60_Y10_N24
\u3|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~23_combout\ = (\u3|Add0~22_combout\ & ((\u3|Add2~18_combout\) # (\u2|Y_Cont\(0) $ (\u3|mirror_sw~regout\)))) # (!\u3|Add0~22_combout\ & (\u3|Add2~18_combout\ & (\u2|Y_Cont\(0) $ (!\u3|mirror_sw~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add0~22_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|mirror_sw~regout\,
	datad => \u3|Add2~18_combout\,
	combout => \u3|Add0~23_combout\);

-- Location: LCCOMB_X58_Y9_N14
\u3|rGreen~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~18_combout\ = (\u3|Equal9~5_combout\ & (((\u3|wData1_d2\(9)) # (\u3|Equal6~5_combout\)))) # (!\u3|Equal9~5_combout\ & (\u3|Add1~20_combout\ & ((!\u3|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|Add1~20_combout\,
	datac => \u3|wData1_d2\(9),
	datad => \u3|Equal6~5_combout\,
	combout => \u3|rGreen~18_combout\);

-- Location: LCCOMB_X59_Y10_N30
\u3|rGreen~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~20_combout\ = (\u3|Equal9~5_combout\ & ((\u3|wData2_d2\(9)))) # (!\u3|Equal9~5_combout\ & (\u3|Add3~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|Add3~20_combout\,
	datad => \u3|wData2_d2\(9),
	combout => \u3|rGreen~20_combout\);

-- Location: LCCOMB_X56_Y10_N14
\u3|rGreen~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~21_combout\ = (\u3|Equal6~5_combout\ & (((\u3|Equal9~5_combout\)))) # (!\u3|Equal6~5_combout\ & ((\u3|Equal9~5_combout\ & ((\u3|wData1_d2\(10)))) # (!\u3|Equal9~5_combout\ & (\u3|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add1~22_combout\,
	datab => \u3|Equal6~5_combout\,
	datac => \u3|wData1_d2\(10),
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rGreen~21_combout\);

-- Location: LCCOMB_X56_Y10_N30
\u3|rGreen~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~22_combout\ = (\u3|Equal6~5_combout\ & ((\u3|rGreen~21_combout\ & ((\u3|wData2_d1\(10)))) # (!\u3|rGreen~21_combout\ & (\u3|Add2~22_combout\)))) # (!\u3|Equal6~5_combout\ & (((\u3|rGreen~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add2~22_combout\,
	datab => \u3|Equal6~5_combout\,
	datac => \u3|wData2_d1\(10),
	datad => \u3|rGreen~21_combout\,
	combout => \u3|rGreen~22_combout\);

-- Location: LCCOMB_X58_Y9_N22
\u3|rGreen~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~24_combout\ = (\u3|Equal9~5_combout\ & (((\u3|wData1_d2\(11)) # (\u3|Equal6~5_combout\)))) # (!\u3|Equal9~5_combout\ & (\u3|Add1~24_combout\ & ((!\u3|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|Add1~24_combout\,
	datac => \u3|wData1_d2\(11),
	datad => \u3|Equal6~5_combout\,
	combout => \u3|rGreen~24_combout\);

-- Location: LCFF_X13_Y15_N29
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCFF_X58_Y9_N3
\u3|wData1_d2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData1_d1\(4),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(4));

-- Location: LCCOMB_X60_Y9_N6
\u3|rRed~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~13_combout\ = (\u3|rGreen~14_combout\ & ((\u3|Equal9~5_combout\) # ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17))))) # (!\u3|rGreen~14_combout\ & (!\u3|Equal9~5_combout\ & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|Equal9~5_combout\,
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17),
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5),
	combout => \u3|rRed~13_combout\);

-- Location: LCCOMB_X60_Y9_N24
\u3|rRed~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~19_combout\ = (\u3|rGreen~14_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19)) # ((\u3|Equal9~5_combout\)))) # (!\u3|rGreen~14_combout\ & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & 
-- !\u3|Equal9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19),
	datab => \u3|rGreen~14_combout\,
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7),
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rRed~19_combout\);

-- Location: LCCOMB_X56_Y10_N12
\u3|rRed~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~28_combout\ = (\u3|rGreen~14_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22)) # ((\u3|Equal9~5_combout\)))) # (!\u3|rGreen~14_combout\ & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10) & 
-- !\u3|Equal9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22),
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10),
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rRed~28_combout\);

-- Location: LCCOMB_X58_Y9_N6
\u3|rRed~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~31_combout\ = (\u3|Equal9~5_combout\ & (\u3|rGreen~14_combout\)) # (!\u3|Equal9~5_combout\ & ((\u3|rGreen~14_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23)))) # (!\u3|rGreen~14_combout\ & 
-- (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|rGreen~14_combout\,
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11),
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23),
	combout => \u3|rRed~31_combout\);

-- Location: LCCOMB_X58_Y9_N2
\u3|rGreen~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~27_combout\ = (\u3|Equal9~5_combout\ & (((\u3|wData1_d2\(4)) # (\u3|Equal6~5_combout\)))) # (!\u3|Equal9~5_combout\ & (\u3|Add1~10_combout\ & ((!\u3|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|Add1~10_combout\,
	datac => \u3|wData1_d2\(4),
	datad => \u3|Equal6~5_combout\,
	combout => \u3|rGreen~27_combout\);

-- Location: LCCOMB_X59_Y9_N16
\u3|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~36_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & (\u3|Add0~10_combout\)) # (!\u3|Equal6~4_combout\ & ((\u3|Add3~10_combout\))))) # (!\u2|Y_Cont\(0) & (((\u3|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|Add0~10_combout\,
	datac => \u3|Equal6~4_combout\,
	datad => \u3|Add3~10_combout\,
	combout => \u3|Add0~36_combout\);

-- Location: LCCOMB_X58_Y9_N24
\u3|rGreen~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~33_combout\ = (\u3|Equal9~5_combout\ & (((\u3|wData1_d2\(6)) # (\u3|Equal6~5_combout\)))) # (!\u3|Equal9~5_combout\ & (\u3|Add1~14_combout\ & ((!\u3|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|Add1~14_combout\,
	datac => \u3|wData1_d2\(6),
	datad => \u3|Equal6~5_combout\,
	combout => \u3|rGreen~33_combout\);

-- Location: LCFF_X60_Y17_N25
\u11|msetup_st.0001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|msetup_st.0001~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|msetup_st.0001~regout\);

-- Location: LCFF_X31_Y16_N9
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0));

-- Location: LCFF_X34_Y16_N1
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8));

-- Location: LCFF_X34_Y16_N9
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9));

-- Location: LCFF_X36_Y16_N25
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6));

-- Location: LCFF_X36_Y16_N13
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7));

-- Location: LCFF_X35_Y20_N1
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0));

-- Location: LCFF_X35_Y20_N25
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1));

-- Location: LCFF_X36_Y19_N7
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8));

-- Location: LCFF_X36_Y19_N13
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9));

-- Location: LCFF_X35_Y20_N27
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4));

-- Location: LCCOMB_X36_Y19_N18
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & !\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X60_Y27_N2
\u9|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux5~0_combout\ = (!\u9|LUT_INDEX\(3) & (\u9|LUT_INDEX\(0) & (!\u9|LUT_INDEX\(1) & \u9|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(4),
	combout => \u9|Mux5~0_combout\);

-- Location: LCCOMB_X60_Y27_N18
\u9|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux9~0_combout\ = (!\u9|LUT_INDEX\(3) & !\u9|LUT_INDEX\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|LUT_INDEX\(3),
	datad => \u9|LUT_INDEX\(4),
	combout => \u9|Mux9~0_combout\);

-- Location: LCCOMB_X61_Y26_N30
\u9|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux13~0_combout\ = (\u9|Mux5~0_combout\) # ((\u9|Mux17~0_combout\ & (!\u9|senosr_exposure\(10) & \u9|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux17~0_combout\,
	datab => \u9|senosr_exposure\(10),
	datac => \u9|Mux5~0_combout\,
	datad => \u9|Mux9~0_combout\,
	combout => \u9|Mux13~0_combout\);

-- Location: LCCOMB_X61_Y26_N16
\u9|mI2C_DATA[23]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_DATA[23]~0_combout\ = (!\u9|mSetup_ST.0000~regout\ & (((\u9|LessThan3~1_combout\) # (!\u9|LUT_INDEX\(4))) # (!\u9|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(4),
	datac => \u9|LessThan3~1_combout\,
	datad => \u9|mSetup_ST.0000~regout\,
	combout => \u9|mI2C_DATA[23]~0_combout\);

-- Location: LCCOMB_X60_Y27_N26
\u9|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux7~0_combout\ = (\u9|LUT_INDEX\(4) & (\u9|LUT_INDEX\(0) $ (((!\u9|LUT_INDEX\(2)) # (!\u9|LUT_INDEX\(1)))))) # (!\u9|LUT_INDEX\(4) & (\u9|LUT_INDEX\(1) & ((!\u9|LUT_INDEX\(2)) # (!\u9|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(4),
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(2),
	combout => \u9|Mux7~0_combout\);

-- Location: LCCOMB_X60_Y27_N0
\u9|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux7~1_combout\ = (\u9|LUT_INDEX\(2)) # ((\u9|LUT_INDEX\(0) & ((\u9|LUT_INDEX\(4)) # (!\u9|LUT_INDEX\(1)))) # (!\u9|LUT_INDEX\(0) & ((\u9|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(4),
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(2),
	combout => \u9|Mux7~1_combout\);

-- Location: LCCOMB_X60_Y27_N20
\u9|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux7~2_combout\ = (\u9|LUT_INDEX\(3) & (!\u9|Mux7~1_combout\)) # (!\u9|LUT_INDEX\(3) & ((\u9|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|Mux7~1_combout\,
	datac => \u9|LUT_INDEX\(3),
	datad => \u9|Mux7~0_combout\,
	combout => \u9|Mux7~2_combout\);

-- Location: LCCOMB_X58_Y26_N10
\u9|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux10~0_combout\ = (!\u9|LUT_INDEX\(3) & (\u9|LUT_INDEX\(1) & (!\u9|LUT_INDEX\(4) & \u9|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(1),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|Mux1~0_combout\,
	combout => \u9|Mux10~0_combout\);

-- Location: LCCOMB_X61_Y26_N20
\u9|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux14~0_combout\ = (\u9|LUT_INDEX\(4) & (!\u9|LUT_INDEX\(3) & ((\u9|LUT_INDEX\(0)) # (\u9|LUT_INDEX\(2))))) # (!\u9|LUT_INDEX\(4) & (!\u9|LUT_INDEX\(0) & (!\u9|LUT_INDEX\(2) & \u9|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(0),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux14~0_combout\);

-- Location: LCCOMB_X62_Y26_N16
\u9|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux14~1_combout\ = (\u9|LUT_INDEX\(1) & (\u9|senosr_exposure\(9) & ((\u9|Mux10~0_combout\)))) # (!\u9|LUT_INDEX\(1) & ((\u9|Mux14~0_combout\) # ((\u9|senosr_exposure\(9) & \u9|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(1),
	datab => \u9|senosr_exposure\(9),
	datac => \u9|Mux14~0_combout\,
	datad => \u9|Mux10~0_combout\,
	combout => \u9|Mux14~1_combout\);

-- Location: LCCOMB_X58_Y26_N6
\u9|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux15~0_combout\ = (\u9|Add4~0_combout\ & (\u9|LUT_INDEX\(2) & (!\u9|LUT_INDEX\(4) & !\u9|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Add4~0_combout\,
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux15~0_combout\);

-- Location: LCCOMB_X61_Y26_N6
\u9|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux15~1_combout\ = (\u9|LUT_INDEX\(3) & (!\u9|LUT_INDEX\(0) & (!\u9|LUT_INDEX\(2)))) # (!\u9|LUT_INDEX\(3) & (\u9|LUT_INDEX\(4) & (\u9|LUT_INDEX\(0) $ (\u9|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(0),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux15~1_combout\);

-- Location: LCCOMB_X61_Y26_N18
\u9|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux15~2_combout\ = (!\u9|LUT_INDEX\(1) & \u9|Mux15~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|Mux15~1_combout\,
	combout => \u9|Mux15~2_combout\);

-- Location: LCCOMB_X62_Y26_N14
\u9|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux15~3_combout\ = (\u9|Mux10~0_combout\ & (((!\u9|senosr_exposure\(8))))) # (!\u9|Mux10~0_combout\ & ((\u9|Mux15~0_combout\) # ((\u9|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux10~0_combout\,
	datab => \u9|Mux15~0_combout\,
	datac => \u9|senosr_exposure\(8),
	datad => \u9|Mux15~2_combout\,
	combout => \u9|Mux15~3_combout\);

-- Location: LCCOMB_X57_Y26_N16
\u9|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux8~0_combout\ = (!\u9|LUT_INDEX\(1) & (\u9|LUT_INDEX\(0) & ((\u9|LUT_INDEX\(2)) # (!\iSW~combout\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(1),
	datab => \u9|LUT_INDEX\(0),
	datac => \iSW~combout\(17),
	datad => \u9|LUT_INDEX\(2),
	combout => \u9|Mux8~0_combout\);

-- Location: LCCOMB_X61_Y26_N8
\u9|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux8~1_combout\ = (\u9|Mux9~0_combout\ & ((\u9|Mux8~0_combout\) # ((\u9|senosr_exposure\(15) & \u9|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux9~0_combout\,
	datab => \u9|senosr_exposure\(15),
	datac => \u9|Mux8~0_combout\,
	datad => \u9|Mux17~0_combout\,
	combout => \u9|Mux8~1_combout\);

-- Location: LCCOMB_X61_Y26_N28
\u9|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux11~0_combout\ = (\u9|LUT_INDEX\(1) & (!\u9|LUT_INDEX\(4) & (\u9|LUT_INDEX\(0) & \u9|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(1),
	datab => \u9|LUT_INDEX\(4),
	datac => \u9|LUT_INDEX\(0),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux11~0_combout\);

-- Location: LCCOMB_X62_Y26_N18
\u9|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux11~1_combout\ = (\u9|Mux10~0_combout\ & ((\u9|senosr_exposure\(12)) # ((\u9|Mux11~0_combout\ & !\u9|LUT_INDEX\(2))))) # (!\u9|Mux10~0_combout\ & (\u9|Mux11~0_combout\ & (!\u9|LUT_INDEX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux10~0_combout\,
	datab => \u9|Mux11~0_combout\,
	datac => \u9|LUT_INDEX\(2),
	datad => \u9|senosr_exposure\(12),
	combout => \u9|Mux11~1_combout\);

-- Location: LCCOMB_X60_Y27_N24
\u9|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux5~1_combout\ = (\u9|LUT_INDEX\(3) & (!\u9|LUT_INDEX\(2) & (!\u9|LUT_INDEX\(1)))) # (!\u9|LUT_INDEX\(3) & ((\u9|LUT_INDEX\(1) & ((\u9|LUT_INDEX\(0)))) # (!\u9|LUT_INDEX\(1) & (\u9|LUT_INDEX\(2) & !\u9|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Mux5~1_combout\);

-- Location: LCCOMB_X60_Y27_N22
\u9|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux5~2_combout\ = (\u9|LUT_INDEX\(4) & (\u9|LUT_INDEX\(2) & ((\u9|Mux5~0_combout\)))) # (!\u9|LUT_INDEX\(4) & ((\u9|Mux5~1_combout\) # ((\u9|LUT_INDEX\(2) & \u9|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(4),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|Mux5~1_combout\,
	datad => \u9|Mux5~0_combout\,
	combout => \u9|Mux5~2_combout\);

-- Location: LCCOMB_X59_Y26_N26
\u9|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux4~0_combout\ = (\u9|LUT_INDEX\(3) & ((\u9|LUT_INDEX\(1) & (\u9|LUT_INDEX\(2) & !\u9|LUT_INDEX\(0))) # (!\u9|LUT_INDEX\(1) & (!\u9|LUT_INDEX\(2))))) # (!\u9|LUT_INDEX\(3) & ((\u9|LUT_INDEX\(0) & ((\u9|LUT_INDEX\(2)))) # (!\u9|LUT_INDEX\(0) & 
-- (\u9|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(1),
	datac => \u9|LUT_INDEX\(2),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Mux4~0_combout\);

-- Location: LCCOMB_X59_Y26_N14
\u9|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux4~1_combout\ = (\u9|Mux1~1_combout\) # ((!\u9|LUT_INDEX\(4) & \u9|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux1~1_combout\,
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|Mux4~0_combout\,
	combout => \u9|Mux4~1_combout\);

-- Location: LCCOMB_X59_Y26_N4
\u9|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux12~0_combout\ = (!\u9|LUT_INDEX\(2) & ((\u9|LUT_INDEX\(1) & (!\u9|LUT_INDEX\(4) & \u9|LUT_INDEX\(3))) # (!\u9|LUT_INDEX\(1) & (\u9|LUT_INDEX\(4) & !\u9|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(1),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux12~0_combout\);

-- Location: LCCOMB_X59_Y26_N18
\u9|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux12~1_combout\ = (\u9|Mux10~0_combout\ & ((\u9|senosr_exposure\(11)) # ((\u9|LUT_INDEX\(0) & \u9|Mux12~0_combout\)))) # (!\u9|Mux10~0_combout\ & (\u9|LUT_INDEX\(0) & (\u9|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux10~0_combout\,
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|Mux12~0_combout\,
	datad => \u9|senosr_exposure\(11),
	combout => \u9|Mux12~1_combout\);

-- Location: LCCOMB_X61_Y26_N26
\u9|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux16~0_combout\ = (\u9|LUT_INDEX\(4) & ((\u9|LUT_INDEX\(0) & (!\u9|LUT_INDEX\(2) & !\u9|LUT_INDEX\(3))) # (!\u9|LUT_INDEX\(0) & (\u9|LUT_INDEX\(2) $ (\u9|LUT_INDEX\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(0),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux16~0_combout\);

-- Location: LCCOMB_X62_Y26_N26
\u9|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux16~1_combout\ = (\u9|LUT_INDEX\(1) & (((\u9|senosr_exposure\(7) & \u9|Mux10~0_combout\)))) # (!\u9|LUT_INDEX\(1) & ((\u9|Mux16~0_combout\) # ((\u9|senosr_exposure\(7) & \u9|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(1),
	datab => \u9|Mux16~0_combout\,
	datac => \u9|senosr_exposure\(7),
	datad => \u9|Mux10~0_combout\,
	combout => \u9|Mux16~1_combout\);

-- Location: LCCOMB_X61_Y26_N14
\u9|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux10~1_combout\ = (!\u9|LUT_INDEX\(3) & (\u9|senosr_exposure\(13) & (!\u9|LUT_INDEX\(4) & \u9|Mux17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|senosr_exposure\(13),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|Mux17~0_combout\,
	combout => \u9|Mux10~1_combout\);

-- Location: LCCOMB_X61_Y26_N24
\u9|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux9~1_combout\ = (!\u9|LUT_INDEX\(1) & (!\u9|LUT_INDEX\(4) & (\u9|LUT_INDEX\(0) & !\u9|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(1),
	datab => \u9|LUT_INDEX\(4),
	datac => \u9|LUT_INDEX\(0),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux9~1_combout\);

-- Location: LCCOMB_X62_Y26_N8
\u9|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux9~2_combout\ = (\u9|Mux10~0_combout\ & ((\u9|senosr_exposure\(14)) # ((\u9|Mux9~1_combout\ & !\u9|LUT_INDEX\(2))))) # (!\u9|Mux10~0_combout\ & (\u9|Mux9~1_combout\ & (!\u9|LUT_INDEX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux10~0_combout\,
	datab => \u9|Mux9~1_combout\,
	datac => \u9|LUT_INDEX\(2),
	datad => \u9|senosr_exposure\(14),
	combout => \u9|Mux9~2_combout\);

-- Location: LCCOMB_X59_Y26_N28
\u9|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux15~4_combout\ = \u9|LUT_INDEX\(2) $ (\u9|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|LUT_INDEX\(2),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Mux15~4_combout\);

-- Location: LCCOMB_X59_Y26_N2
\u9|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux17~1_combout\ = (!\u9|LUT_INDEX\(3) & (!\u9|LUT_INDEX\(1) & (\u9|LUT_INDEX\(4) & \u9|Mux15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(1),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|Mux15~4_combout\,
	combout => \u9|Mux17~1_combout\);

-- Location: LCCOMB_X59_Y26_N10
\u9|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux17~2_combout\ = (\u9|Mux11~2_combout\ & ((\u9|LUT_INDEX\(0) & (\u9|LUT_INDEX\(2) & !\u9|LUT_INDEX\(1))) # (!\u9|LUT_INDEX\(0) & (!\u9|LUT_INDEX\(2) & \u9|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux11~2_combout\,
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|LUT_INDEX\(2),
	datad => \u9|LUT_INDEX\(1),
	combout => \u9|Mux17~2_combout\);

-- Location: LCCOMB_X59_Y26_N16
\u9|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux17~3_combout\ = (\u9|Mux10~0_combout\ & (((\u9|senosr_exposure\(6))))) # (!\u9|Mux10~0_combout\ & ((\u9|Mux17~2_combout\) # ((\u9|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux17~2_combout\,
	datab => \u9|Mux17~1_combout\,
	datac => \u9|senosr_exposure\(6),
	datad => \u9|Mux10~0_combout\,
	combout => \u9|Mux17~3_combout\);

-- Location: LCCOMB_X60_Y27_N14
\u9|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux22~0_combout\ = (\u9|Mux17~0_combout\ & ((\u9|Mux9~0_combout\ & ((\u9|senosr_exposure\(1)))) # (!\u9|Mux9~0_combout\ & (\u9|Mux22~2_combout\)))) # (!\u9|Mux17~0_combout\ & (((\u9|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux17~0_combout\,
	datab => \u9|Mux9~0_combout\,
	datac => \u9|Mux22~2_combout\,
	datad => \u9|senosr_exposure\(1),
	combout => \u9|Mux22~0_combout\);

-- Location: LCFF_X62_Y26_N3
\u9|senosr_exposure[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[0]~54_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(0));

-- Location: LCCOMB_X58_Y26_N12
\u9|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux23~0_combout\ = (\u9|LUT_INDEX\(3) & (!\u9|LUT_INDEX\(4) & ((\u9|Mux1~0_combout\) # (!\u9|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(1),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|Mux1~0_combout\,
	combout => \u9|Mux23~0_combout\);

-- Location: LCCOMB_X58_Y26_N20
\u9|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux23~1_combout\ = (!\u9|LUT_INDEX\(3) & ((\u9|Mux14~2_combout\ & ((\u9|LUT_INDEX\(4)))) # (!\u9|Mux14~2_combout\ & (\u9|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux14~2_combout\,
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux23~1_combout\);

-- Location: LCCOMB_X58_Y26_N2
\u9|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux23~2_combout\ = (\u9|Mux10~0_combout\ & (\u9|senosr_exposure\(0))) # (!\u9|Mux10~0_combout\ & (((\u9|Mux23~1_combout\) # (\u9|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux10~0_combout\,
	datab => \u9|senosr_exposure\(0),
	datac => \u9|Mux23~1_combout\,
	datad => \u9|Mux23~0_combout\,
	combout => \u9|Mux23~2_combout\);

-- Location: LCCOMB_X57_Y26_N6
\u9|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux19~0_combout\ = (\u9|LUT_INDEX\(0) & ((\u9|LUT_INDEX\(4)))) # (!\u9|LUT_INDEX\(0) & (\u9|LUT_INDEX\(2) & !\u9|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(2),
	datab => \u9|LUT_INDEX\(0),
	datad => \u9|LUT_INDEX\(4),
	combout => \u9|Mux19~0_combout\);

-- Location: LCCOMB_X57_Y26_N4
\u9|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux19~1_combout\ = (\u9|LUT_INDEX\(2)) # ((\u9|LUT_INDEX\(4)) # ((!\u9|LUT_INDEX\(0) & \u9|senosr_exposure\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(2),
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|senosr_exposure\(4),
	datad => \u9|LUT_INDEX\(4),
	combout => \u9|Mux19~1_combout\);

-- Location: LCCOMB_X57_Y26_N14
\u9|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux19~2_combout\ = (!\u9|LUT_INDEX\(3) & ((\u9|Mux19~0_combout\) # ((\u9|Mux19~1_combout\ & \u9|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux19~0_combout\,
	datab => \u9|Mux19~1_combout\,
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux19~2_combout\);

-- Location: LCCOMB_X57_Y26_N20
\u9|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux18~1_combout\ = (\u9|LUT_INDEX\(0) & (!\u9|LUT_INDEX\(3) & (!\u9|LUT_INDEX\(1)))) # (!\u9|LUT_INDEX\(0) & (!\u9|LUT_INDEX\(2) & (\u9|LUT_INDEX\(3) $ (\u9|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(2),
	combout => \u9|Mux18~1_combout\);

-- Location: LCCOMB_X60_Y27_N16
\u9|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux2~0_combout\ = (\u9|LUT_INDEX\(4) & ((\u9|LUT_INDEX\(3) $ (!\u9|LUT_INDEX\(2))))) # (!\u9|LUT_INDEX\(4) & ((\u9|LUT_INDEX\(0) & ((!\u9|LUT_INDEX\(2)))) # (!\u9|LUT_INDEX\(0) & (\u9|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(4),
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|LUT_INDEX\(3),
	datad => \u9|LUT_INDEX\(2),
	combout => \u9|Mux2~0_combout\);

-- Location: LCCOMB_X61_Y27_N6
\u9|u0|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Selector0~0_combout\ = (\u9|u0|SD_COUNTER\(5) & (\u9|u0|SD_COUNTER\(3) & \u9|u0|SD_COUNTER\(0))) # (!\u9|u0|SD_COUNTER\(5) & (!\u9|u0|SD_COUNTER\(3) & !\u9|u0|SD_COUNTER\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|SD_COUNTER\(5),
	datac => \u9|u0|SD_COUNTER\(3),
	datad => \u9|u0|SD_COUNTER\(0),
	combout => \u9|u0|Selector0~0_combout\);

-- Location: LCFF_X61_Y27_N3
\u9|u0|ACK1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|ACK1~2_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|ACK1~regout\);

-- Location: LCFF_X61_Y27_N27
\u9|u0|ACK2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|ACK2~3_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|ACK2~regout\);

-- Location: LCFF_X61_Y27_N5
\u9|u0|ACK3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|ACK3~1_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|ACK3~regout\);

-- Location: LCFF_X61_Y27_N25
\u9|u0|ACK4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|ACK4~9_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|ACK4~regout\);

-- Location: LCCOMB_X61_Y27_N14
\u9|u0|ACK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK~0_combout\ = (!\u9|u0|ACK4~regout\ & (!\u9|u0|ACK2~regout\ & (!\u9|u0|ACK3~regout\ & !\u9|u0|ACK1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|ACK4~regout\,
	datab => \u9|u0|ACK2~regout\,
	datac => \u9|u0|ACK3~regout\,
	datad => \u9|u0|ACK1~regout\,
	combout => \u9|u0|ACK~0_combout\);

-- Location: LCFF_X33_Y16_N17
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\);

-- Location: LCFF_X11_Y18_N7
\u8|command1|rp_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|rp_shift~4_combout\,
	ena => \u8|command1|rp_shift[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|rp_shift\(2));

-- Location: LCCOMB_X11_Y18_N20
\u8|command1|rp_shift~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rp_shift~3_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|rp_shift\(2)) # ((!\u8|command1|command_delay\(0) & \u8|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|rp_shift\(2),
	datab => \u8|command1|command_delay\(0),
	datac => \u8|command1|command_done~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u8|command1|rp_shift~3_combout\);

-- Location: LCFF_X24_Y16_N7
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\);

-- Location: LCCOMB_X18_Y9_N8
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\);

-- Location: LCCOMB_X16_Y7_N28
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCFF_X43_Y10_N11
\TOTAL|m_thresher|s_thresh[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~1_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(31));

-- Location: LCFF_X54_Y10_N7
\TOTAL|r2g|oY_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oY_Cont[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(1));

-- Location: LCFF_X54_Y10_N21
\TOTAL|r2g|oY_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oY_Cont[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(0));

-- Location: LCFF_X54_Y10_N11
\TOTAL|r2g|oY_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oY_Cont[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(2));

-- Location: LCFF_X54_Y10_N31
\TOTAL|r2g|oY_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oY_Cont[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(3));

-- Location: LCCOMB_X53_Y10_N8
\TOTAL|m_thresher|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~0_combout\ = ((!\TOTAL|r2g|oY_Cont\(2) & ((!\TOTAL|r2g|oY_Cont\(0)) # (!\TOTAL|r2g|oY_Cont\(1))))) # (!\TOTAL|r2g|oY_Cont\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oY_Cont\(1),
	datab => \TOTAL|r2g|oY_Cont\(0),
	datac => \TOTAL|r2g|oY_Cont\(2),
	datad => \TOTAL|r2g|oY_Cont\(3),
	combout => \TOTAL|m_thresher|always0~0_combout\);

-- Location: LCCOMB_X45_Y10_N30
\TOTAL|m_thresher|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~1_combout\ = (\TOTAL|r2g|oY_Cont\(5) & \TOTAL|r2g|oY_Cont\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|r2g|oY_Cont\(5),
	datad => \TOTAL|r2g|oY_Cont\(6),
	combout => \TOTAL|m_thresher|always0~1_combout\);

-- Location: LCCOMB_X45_Y10_N12
\TOTAL|m_thresher|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~2_combout\ = (\TOTAL|m_thresher|always0~1_combout\ & ((\TOTAL|r2g|oY_Cont\(4) & (!\TOTAL|r2g|oY_Cont\(7))) # (!\TOTAL|r2g|oY_Cont\(4) & (\TOTAL|r2g|oY_Cont\(7) & \TOTAL|m_thresher|always0~0_combout\)))) # 
-- (!\TOTAL|m_thresher|always0~1_combout\ & (((\TOTAL|r2g|oY_Cont\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~1_combout\,
	datab => \TOTAL|r2g|oY_Cont\(4),
	datac => \TOTAL|r2g|oY_Cont\(7),
	datad => \TOTAL|m_thresher|always0~0_combout\,
	combout => \TOTAL|m_thresher|always0~2_combout\);

-- Location: LCCOMB_X45_Y10_N6
\TOTAL|m_thresher|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~3_combout\ = (\TOTAL|m_thresher|always0~2_combout\ & (\TOTAL|r2g|oY_Cont\(8) & \TOTAL|m_thresher|LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~2_combout\,
	datab => \TOTAL|r2g|oY_Cont\(8),
	datad => \TOTAL|m_thresher|LessThan0~2_combout\,
	combout => \TOTAL|m_thresher|always0~3_combout\);

-- Location: LCCOMB_X53_Y10_N10
\TOTAL|m_thresher|always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~4_combout\ = (!\TOTAL|r2g|oY_Cont\(1) & (!\TOTAL|r2g|oY_Cont\(0) & (!\TOTAL|r2g|oY_Cont\(2) & !\TOTAL|r2g|oY_Cont\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oY_Cont\(1),
	datab => \TOTAL|r2g|oY_Cont\(0),
	datac => \TOTAL|r2g|oY_Cont\(2),
	datad => \TOTAL|r2g|oY_Cont\(3),
	combout => \TOTAL|m_thresher|always0~4_combout\);

-- Location: LCCOMB_X45_Y10_N26
\TOTAL|m_thresher|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan3~0_combout\ = (!\TOTAL|m_thresher|always0~4_combout\ & (\TOTAL|r2g|oY_Cont\(6) & (\TOTAL|r2g|oY_Cont\(4) & \TOTAL|r2g|oY_Cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~4_combout\,
	datab => \TOTAL|r2g|oY_Cont\(6),
	datac => \TOTAL|r2g|oY_Cont\(4),
	datad => \TOTAL|r2g|oY_Cont\(5),
	combout => \TOTAL|m_thresher|LessThan3~0_combout\);

-- Location: LCCOMB_X45_Y10_N24
\TOTAL|m_thresher|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan3~1_combout\ = (!\TOTAL|m_thresher|LessThan3~0_combout\ & (\TOTAL|m_thresher|LessThan0~2_combout\ & (!\TOTAL|r2g|oY_Cont\(7) & !\TOTAL|r2g|oY_Cont\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|LessThan3~0_combout\,
	datab => \TOTAL|m_thresher|LessThan0~2_combout\,
	datac => \TOTAL|r2g|oY_Cont\(7),
	datad => \TOTAL|r2g|oY_Cont\(8),
	combout => \TOTAL|m_thresher|LessThan3~1_combout\);

-- Location: LCFF_X43_Y10_N31
\TOTAL|m_thresher|s_thresh[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~6_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(30));

-- Location: LCFF_X43_Y10_N3
\TOTAL|m_thresher|s_thresh[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~7_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(29));

-- Location: LCFF_X43_Y10_N15
\TOTAL|m_thresher|s_thresh[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~8_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(28));

-- Location: LCFF_X43_Y10_N29
\TOTAL|m_thresher|s_thresh[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~9_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(27));

-- Location: LCFF_X43_Y10_N13
\TOTAL|m_thresher|s_thresh[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~10_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(26));

-- Location: LCFF_X43_Y10_N9
\TOTAL|m_thresher|s_thresh[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~11_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(25));

-- Location: LCFF_X43_Y10_N23
\TOTAL|m_thresher|s_thresh[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~12_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(24));

-- Location: LCFF_X44_Y10_N31
\TOTAL|r2g|rY_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rY_Cont[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(7));

-- Location: LCFF_X45_Y10_N17
\TOTAL|r2g|rY_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rY_Cont[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(4));

-- Location: LCFF_X44_Y10_N5
\TOTAL|r2g|rY_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rY_Cont[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(6));

-- Location: LCFF_X44_Y10_N1
\TOTAL|r2g|rY_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rY_Cont[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(5));

-- Location: LCFF_X47_Y10_N9
\TOTAL|r2g|rY_Cont[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rY_Cont[15]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(15));

-- Location: LCFF_X47_Y10_N31
\TOTAL|r2g|rY_Cont[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rY_Cont[14]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(14));

-- Location: LCFF_X47_Y10_N15
\TOTAL|r2g|rY_Cont[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|Y_Cont\(13),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(13));

-- Location: LCFF_X47_Y10_N17
\TOTAL|r2g|rY_Cont[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rY_Cont[12]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(12));

-- Location: LCCOMB_X33_Y11_N10
\TOTAL|T1|c1|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan2~1_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(6)) # ((\TOTAL|T1|c1|oDataOutCumH\(5)) # ((\TOTAL|T1|c1|oDataOutCumH\(4)) # (\TOTAL|T1|c1|oDataOutCumH\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(6),
	datab => \TOTAL|T1|c1|oDataOutCumH\(5),
	datac => \TOTAL|T1|c1|oDataOutCumH\(4),
	datad => \TOTAL|T1|c1|oDataOutCumH\(7),
	combout => \TOTAL|T1|c1|LessThan2~1_combout\);

-- Location: LCCOMB_X36_Y10_N12
\TOTAL|T1|c1|oThresh75~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~2_combout\ = (!\TOTAL|T1|c1|oThresh75\(4) & (\TOTAL|T1|c1|oThresh75~1_combout\ & (!\TOTAL|T1|c1|oThresh75\(6) & !\TOTAL|T1|c1|oThresh75\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(4),
	datab => \TOTAL|T1|c1|oThresh75~1_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(6),
	datad => \TOTAL|T1|c1|oThresh75\(3),
	combout => \TOTAL|T1|c1|oThresh75~2_combout\);

-- Location: LCCOMB_X36_Y10_N20
\TOTAL|T1|c1|oThresh75~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~6_combout\ = (\TOTAL|T1|c1|oAddrOutCumH\(6) & (!\TOTAL|T1|c1|oThresh75\(7) & !\TOTAL|T1|c1|oThresh75\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrOutCumH\(6),
	datab => \TOTAL|T1|c1|oThresh75\(7),
	datac => \TOTAL|T1|c1|oThresh75\(5),
	combout => \TOTAL|T1|c1|oThresh75~6_combout\);

-- Location: LCCOMB_X36_Y10_N16
\TOTAL|T1|c1|oThresh75~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~10_combout\ = (\TOTAL|T1|c1|oAddrOutCumH\(4) & (\TOTAL|T1|c1|oThresh75~0_combout\ & (!\TOTAL|T1|c1|oThresh75\(6) & !\TOTAL|T1|c1|oThresh75\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrOutCumH\(4),
	datab => \TOTAL|T1|c1|oThresh75~0_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(6),
	datad => \TOTAL|T1|c1|oThresh75\(3),
	combout => \TOTAL|T1|c1|oThresh75~10_combout\);

-- Location: LCCOMB_X36_Y10_N10
\TOTAL|T1|c1|oThresh75~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~11_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh75\(4)) # ((\TOTAL|T1|c1|oThresh75~10_combout\ & \TOTAL|T1|c1|oThresh75~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75~10_combout\,
	datab => \TOTAL|T1|c1|oThresh75~1_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(4),
	datad => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	combout => \TOTAL|T1|c1|oThresh75~11_combout\);

-- Location: LCCOMB_X36_Y10_N6
\TOTAL|T1|c1|oThresh75~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~13_combout\ = (!\TOTAL|T1|c1|oThresh75\(5) & (!\TOTAL|T1|c1|oThresh75\(7) & (!\TOTAL|T1|c1|oThresh75\(6) & \TOTAL|T1|c1|oAddrOutCumH\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(5),
	datab => \TOTAL|T1|c1|oThresh75\(7),
	datac => \TOTAL|T1|c1|oThresh75\(6),
	datad => \TOTAL|T1|c1|oAddrOutCumH\(3),
	combout => \TOTAL|T1|c1|oThresh75~13_combout\);

-- Location: LCCOMB_X35_Y11_N6
\TOTAL|T1|c1|oThresh75~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~15_combout\ = (\TOTAL|histo_display|Equal2~0_combout\ & (\TOTAL|T1|c1|LessThan3~4_combout\ & !\TOTAL|T1|c1|oThresh75\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Equal2~0_combout\,
	datab => \TOTAL|T1|c1|LessThan3~4_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(0),
	combout => \TOTAL|T1|c1|oThresh75~15_combout\);

-- Location: LCCOMB_X35_Y11_N28
\TOTAL|T1|c1|oThresh75~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~20_combout\ = (\TOTAL|T1|c1|LessThan3~4_combout\ & \TOTAL|histo_display|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|LessThan3~4_combout\,
	datac => \TOTAL|histo_display|Equal2~0_combout\,
	combout => \TOTAL|T1|c1|oThresh75~20_combout\);

-- Location: LCCOMB_X35_Y10_N0
\TOTAL|T1|c1|oThresh75~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~21_combout\ = (!\TOTAL|T1|c1|oThresh75\(1) & (!\TOTAL|T1|c1|oThresh75\(2) & (!\TOTAL|T1|c1|oDataOutCumH[19]~20_combout\ & \TOTAL|T1|c1|oAddrOutCumH\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(1),
	datab => \TOTAL|T1|c1|oThresh75\(2),
	datac => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	datad => \TOTAL|T1|c1|oAddrOutCumH\(0),
	combout => \TOTAL|T1|c1|oThresh75~21_combout\);

-- Location: LCCOMB_X35_Y11_N8
\TOTAL|T1|c1|oThresh75~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~22_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh75\(0)) # ((\TOTAL|T1|c1|oThresh75~21_combout\ & \TOTAL|T1|c1|oThresh75~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datab => \TOTAL|T1|c1|oThresh75~21_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(0),
	datad => \TOTAL|T1|c1|oThresh75~20_combout\,
	combout => \TOTAL|T1|c1|oThresh75~22_combout\);

-- Location: LCCOMB_X36_Y9_N6
\TOTAL|T1|c1|oThresh25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~3_combout\ = (\TOTAL|T1|c1|oAddrOutCumH\(7) & !\TOTAL|T1|c1|oThresh25\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrOutCumH\(7),
	datad => \TOTAL|T1|c1|oThresh25\(5),
	combout => \TOTAL|T1|c1|oThresh25~3_combout\);

-- Location: LCCOMB_X36_Y9_N12
\TOTAL|T1|c1|oThresh25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~4_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh25\(7)) # ((\TOTAL|T1|c1|oThresh25~3_combout\ & \TOTAL|T1|c1|oThresh25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25~3_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(7),
	datad => \TOTAL|T1|c1|oThresh25~2_combout\,
	combout => \TOTAL|T1|c1|oThresh25~4_combout\);

-- Location: LCCOMB_X36_Y11_N10
\TOTAL|T1|c1|oThresh25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~6_combout\ = (!\TOTAL|T1|c1|oThresh25\(7) & (\TOTAL|T1|c1|oAddrOutCumH\(6) & !\TOTAL|T1|c1|oThresh25\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(7),
	datac => \TOTAL|T1|c1|oAddrOutCumH\(6),
	datad => \TOTAL|T1|c1|oThresh25\(5),
	combout => \TOTAL|T1|c1|oThresh25~6_combout\);

-- Location: LCCOMB_X36_Y9_N10
\TOTAL|T1|c1|oThresh25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~8_combout\ = (\TOTAL|T1|c1|oAddrOutCumH\(5) & !\TOTAL|T1|c1|oThresh25\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrOutCumH\(5),
	datad => \TOTAL|T1|c1|oThresh25\(7),
	combout => \TOTAL|T1|c1|oThresh25~8_combout\);

-- Location: LCCOMB_X34_Y11_N26
\TOTAL|T1|c1|oThresh25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~16_combout\ = (\TOTAL|T1|c1|oAddrOutCumH\(2) & (!\TOTAL|T1|c1|oThresh25\(1) & ((\TOTAL|T1|c1|state.0011~regout\) # (\TOTAL|T1|c1|state.0100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0011~regout\,
	datab => \TOTAL|T1|c1|oAddrOutCumH\(2),
	datac => \TOTAL|T1|c1|oThresh25\(1),
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oThresh25~16_combout\);

-- Location: LCCOMB_X34_Y11_N10
\TOTAL|T1|c1|oThresh25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~18_combout\ = (!\TOTAL|T1|c1|oThresh25\(2) & (\TOTAL|T1|c1|oAddrOutCumH\(1) & ((\TOTAL|T1|c1|state.0011~regout\) # (\TOTAL|T1|c1|state.0100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(2),
	datab => \TOTAL|T1|c1|oAddrOutCumH\(1),
	datac => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oThresh25~18_combout\);

-- Location: LCCOMB_X36_Y11_N6
\TOTAL|T1|c1|oThresh25~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~21_combout\ = (!\TOTAL|T1|c1|oThresh25\(1) & (!\TOTAL|T1|c1|oThresh25\(2) & (\TOTAL|T1|c1|oAddrOutCumH\(0) & !\TOTAL|T1|c1|oDataOutCumH[19]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(1),
	datab => \TOTAL|T1|c1|oThresh25\(2),
	datac => \TOTAL|T1|c1|oAddrOutCumH\(0),
	datad => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	combout => \TOTAL|T1|c1|oThresh25~21_combout\);

-- Location: LCFF_X32_Y10_N3
\TOTAL|histo_display|rMaxValue[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|max_value\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rMaxValue\(10));

-- Location: LCCOMB_X33_Y8_N6
\TOTAL|histo_display|WideNor8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideNor8~0_combout\ = ((\TOTAL|histo_display|rMaxValue\(11)) # (!\TOTAL|histo_display|WideOr2~0_combout\)) # (!\TOTAL|histo_display|rMaxValue\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|rMaxValue\(10),
	datac => \TOTAL|histo_display|WideOr2~0_combout\,
	datad => \TOTAL|histo_display|rMaxValue\(11),
	combout => \TOTAL|histo_display|WideNor8~0_combout\);

-- Location: LCFF_X60_Y17_N29
\u11|msetup_st.0000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|Selector0~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|msetup_st.0000~regout\);

-- Location: LCFF_X31_Y16_N1
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCFF_X34_Y16_N31
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCFF_X34_Y16_N5
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCFF_X36_Y16_N1
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCFF_X36_Y16_N17
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCFF_X36_Y20_N7
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCFF_X36_Y20_N29
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCFF_X36_Y20_N31
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCFF_X36_Y20_N17
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCFF_X36_Y20_N25
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X62_Y26_N12
\u9|senosr_exposure[5]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[5]~35_combout\ = (\iSW~combout\(0) & (!\u9|senosr_exposure\(15) & (\u9|senosr_exposure\(10) & !\u9|senosr_exposure\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \u9|senosr_exposure\(15),
	datac => \u9|senosr_exposure\(10),
	datad => \u9|senosr_exposure\(9),
	combout => \u9|senosr_exposure[5]~35_combout\);

-- Location: LCCOMB_X63_Y26_N0
\u9|always1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|always1~1_combout\ = (\u9|senosr_exposure\(3)) # ((\u9|senosr_exposure\(4)) # ((\u9|senosr_exposure\(2)) # (\u9|senosr_exposure\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(3),
	datab => \u9|senosr_exposure\(4),
	datac => \u9|senosr_exposure\(2),
	datad => \u9|senosr_exposure\(1),
	combout => \u9|always1~1_combout\);

-- Location: LCCOMB_X62_Y26_N20
\u9|senosr_exposure[5]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[5]~39_combout\ = (!\u9|senosr_exposure\(10) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|senosr_exposure\(10),
	datad => \iSW~combout\(0),
	combout => \u9|senosr_exposure[5]~39_combout\);

-- Location: LCCOMB_X62_Y26_N6
\u9|senosr_exposure[5]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[5]~40_combout\ = (\u9|senosr_exposure[5]~39_combout\ & (\u9|senosr_exposure\(15) & (\u9|always1~1_combout\ & \u9|senosr_exposure\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure[5]~39_combout\,
	datab => \u9|senosr_exposure\(15),
	datac => \u9|always1~1_combout\,
	datad => \u9|senosr_exposure\(9),
	combout => \u9|senosr_exposure[5]~40_combout\);

-- Location: LCCOMB_X62_Y26_N2
\u9|senosr_exposure[0]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[0]~54_combout\ = (\u9|always1~2_combout\ & ((\u9|senosr_exposure[5]~43_combout\ & (!\iSW~combout\(0))) # (!\u9|senosr_exposure[5]~43_combout\ & ((\u9|senosr_exposure\(0)))))) # (!\u9|always1~2_combout\ & (((\u9|senosr_exposure\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \u9|always1~2_combout\,
	datac => \u9|senosr_exposure\(0),
	datad => \u9|senosr_exposure[5]~43_combout\,
	combout => \u9|senosr_exposure[0]~54_combout\);

-- Location: LCCOMB_X61_Y27_N8
\u9|u0|ACK1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK1~0_combout\ = (\u9|u0|SD_COUNTER\(4) & (!\u9|u0|SD_COUNTER\(6) & (\u9|u0|SD_COUNTER\(3) $ (!\u9|u0|SD_COUNTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(3),
	datab => \u9|u0|SD_COUNTER\(4),
	datac => \u9|u0|SD_COUNTER\(6),
	datad => \u9|u0|SD_COUNTER\(2),
	combout => \u9|u0|ACK1~0_combout\);

-- Location: LCCOMB_X61_Y27_N10
\u9|u0|ACK1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK1~1_combout\ = (\u9|u0|SD_COUNTER\(1) & (\u9|u0|SD_COUNTER\(5) & (\u9|u0|ACK1~0_combout\ & \u9|u0|SD_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(1),
	datab => \u9|u0|SD_COUNTER\(5),
	datac => \u9|u0|ACK1~0_combout\,
	datad => \u9|u0|SD_COUNTER\(0),
	combout => \u9|u0|ACK1~1_combout\);

-- Location: LCCOMB_X61_Y27_N2
\u9|u0|ACK1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK1~2_combout\ = (\u9|u0|ACK1~1_combout\ & (!\u9|u0|SD_COUNTER\(2) & ((\GPIO_1[19]~30\)))) # (!\u9|u0|ACK1~1_combout\ & (((\u9|u0|ACK1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|ACK1~1_combout\,
	datab => \u9|u0|SD_COUNTER\(2),
	datac => \u9|u0|ACK1~regout\,
	datad => \GPIO_1[19]~30\,
	combout => \u9|u0|ACK1~2_combout\);

-- Location: LCCOMB_X61_Y27_N0
\u9|u0|ACK2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK2~2_combout\ = (\u9|u0|ACK2~4_combout\ & ((\u9|u0|SD_COUNTER\(0) & (\u9|u0|SD_COUNTER\(2) & \u9|u0|SD_COUNTER\(4))) # (!\u9|u0|SD_COUNTER\(0) & (!\u9|u0|SD_COUNTER\(2) & !\u9|u0|SD_COUNTER\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(0),
	datab => \u9|u0|SD_COUNTER\(2),
	datac => \u9|u0|ACK2~4_combout\,
	datad => \u9|u0|SD_COUNTER\(4),
	combout => \u9|u0|ACK2~2_combout\);

-- Location: LCCOMB_X61_Y27_N26
\u9|u0|ACK2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK2~3_combout\ = (\u9|u0|ACK2~2_combout\ & (!\u9|u0|SD_COUNTER\(2) & ((\GPIO_1[19]~30\)))) # (!\u9|u0|ACK2~2_combout\ & (((\u9|u0|ACK2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|ACK2~2_combout\,
	datab => \u9|u0|SD_COUNTER\(2),
	datac => \u9|u0|ACK2~regout\,
	datad => \GPIO_1[19]~30\,
	combout => \u9|u0|ACK2~3_combout\);

-- Location: LCCOMB_X61_Y27_N28
\u9|u0|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Selector3~0_combout\ = (\u9|u0|SD_COUNTER\(1) & (\u9|u0|SD_COUNTER\(4) & (\u9|u0|SD_COUNTER\(3) & \u9|u0|SD_COUNTER\(2)))) # (!\u9|u0|SD_COUNTER\(1) & (!\u9|u0|SD_COUNTER\(4) & (!\u9|u0|SD_COUNTER\(3) & !\u9|u0|SD_COUNTER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(1),
	datab => \u9|u0|SD_COUNTER\(4),
	datac => \u9|u0|SD_COUNTER\(3),
	datad => \u9|u0|SD_COUNTER\(2),
	combout => \u9|u0|Selector3~0_combout\);

-- Location: LCCOMB_X61_Y27_N12
\u9|u0|ACK3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK3~0_combout\ = (\u9|u0|SD_COUNTER\(0) & (\u9|u0|SD_COUNTER\(5) & (!\u9|u0|SD_COUNTER\(6) & \u9|u0|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(0),
	datab => \u9|u0|SD_COUNTER\(5),
	datac => \u9|u0|SD_COUNTER\(6),
	datad => \u9|u0|Selector3~0_combout\,
	combout => \u9|u0|ACK3~0_combout\);

-- Location: LCCOMB_X61_Y27_N4
\u9|u0|ACK3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK3~1_combout\ = (\u9|u0|ACK3~0_combout\ & (!\u9|u0|SD_COUNTER\(4) & ((\GPIO_1[19]~30\)))) # (!\u9|u0|ACK3~0_combout\ & (((\u9|u0|ACK3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|ACK3~0_combout\,
	datab => \u9|u0|SD_COUNTER\(4),
	datac => \u9|u0|ACK3~regout\,
	datad => \GPIO_1[19]~30\,
	combout => \u9|u0|ACK3~1_combout\);

-- Location: LCCOMB_X61_Y27_N24
\u9|u0|ACK4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK4~9_combout\ = (\u9|u0|ACK4~10_combout\ & (!\u9|u0|SD_COUNTER\(0) & ((\GPIO_1[19]~30\)))) # (!\u9|u0|ACK4~10_combout\ & (((\u9|u0|ACK4~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(0),
	datab => \u9|u0|ACK4~10_combout\,
	datac => \u9|u0|ACK4~regout\,
	datad => \GPIO_1[19]~30\,
	combout => \u9|u0|ACK4~9_combout\);

-- Location: LCFF_X23_Y14_N23
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9));

-- Location: LCFF_X23_Y14_N25
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8));

-- Location: LCCOMB_X23_Y14_N24
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) & ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)) # (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCFF_X23_Y13_N11
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7));

-- Location: LCFF_X23_Y13_N23
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6));

-- Location: LCCOMB_X23_Y13_N22
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) & ((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)) # (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCFF_X23_Y14_N3
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5));

-- Location: LCFF_X23_Y14_N19
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4));

-- Location: LCCOMB_X23_Y14_N2
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) & ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)) # (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCFF_X24_Y14_N5
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3));

-- Location: LCFF_X23_Y14_N7
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2));

-- Location: LCCOMB_X23_Y14_N6
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3) & ((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)) # (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X23_Y14_N14
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # ((\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X33_Y16_N16
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\);

-- Location: LCCOMB_X11_Y18_N6
\u8|command1|rp_shift~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rp_shift~4_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|rp_shift\(3)) # ((!\u8|command1|command_delay\(0) & \u8|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datab => \u8|command1|command_delay\(0),
	datac => \u8|command1|command_done~regout\,
	datad => \u8|command1|rp_shift\(3),
	combout => \u8|command1|rp_shift~4_combout\);

-- Location: LCCOMB_X24_Y16_N6
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\);

-- Location: LCFF_X25_Y16_N7
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9));

-- Location: LCFF_X23_Y15_N11
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3));

-- Location: LCFF_X23_Y15_N15
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2));

-- Location: LCCOMB_X23_Y15_N14
\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) & ((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)) # (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3) $ (\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCFF_X56_Y10_N29
\u3|wData1_d2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData1_d1\(3),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(3));

-- Location: LCCOMB_X56_Y10_N10
\u3|rRed~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~34_combout\ = (\u3|Equal9~5_combout\ & (((\u3|rGreen~14_combout\)))) # (!\u3|Equal9~5_combout\ & ((\u3|rGreen~14_combout\ & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15))) # (!\u3|rGreen~14_combout\ & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15),
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3),
	datad => \u3|rGreen~14_combout\,
	combout => \u3|rRed~34_combout\);

-- Location: LCFF_X56_Y10_N1
\u3|wData0_d2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData0_d1\(3),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d2\(3));

-- Location: LCFF_X56_Y10_N7
\u3|wData2_d2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData2_d1\(3),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(3));

-- Location: LCCOMB_X56_Y10_N0
\u3|rRed~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~35_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & ((\u3|wData0_d2\(3)))) # (!\u3|Equal6~4_combout\ & (\u3|wData2_d2\(3))))) # (!\u2|Y_Cont\(0) & (\u3|wData2_d2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d2\(3),
	datab => \u2|Y_Cont\(0),
	datac => \u3|wData0_d2\(3),
	datad => \u3|Equal6~4_combout\,
	combout => \u3|rRed~35_combout\);

-- Location: LCCOMB_X56_Y10_N24
\u3|rRed~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~36_combout\ = (\u3|Equal9~5_combout\ & ((\u3|rRed~34_combout\ & ((\u3|rRed~35_combout\))) # (!\u3|rRed~34_combout\ & (\u3|wData1_d2\(3))))) # (!\u3|Equal9~5_combout\ & (((\u3|rRed~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|wData1_d2\(3),
	datac => \u3|rRed~34_combout\,
	datad => \u3|rRed~35_combout\,
	combout => \u3|rRed~36_combout\);

-- Location: LCCOMB_X60_Y9_N8
\u3|rRed~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~37_combout\ = (\u3|Equal9~5_combout\ & (((\u3|rGreen~14_combout\)))) # (!\u3|Equal9~5_combout\ & ((\u3|rGreen~14_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14)))) # (!\u3|rGreen~14_combout\ & 
-- (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(2),
	datab => \u3|Equal9~5_combout\,
	datac => \u3|rGreen~14_combout\,
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14),
	combout => \u3|rRed~37_combout\);

-- Location: LCFF_X60_Y9_N13
\u3|wData0_d2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData0_d1\(2),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d2\(2));

-- Location: LCCOMB_X60_Y9_N12
\u3|rRed~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~38_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & ((\u3|wData0_d2\(2)))) # (!\u3|Equal6~4_combout\ & (\u3|wData2_d2\(2))))) # (!\u2|Y_Cont\(0) & (\u3|wData2_d2\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d2\(2),
	datab => \u2|Y_Cont\(0),
	datac => \u3|wData0_d2\(2),
	datad => \u3|Equal6~4_combout\,
	combout => \u3|rRed~38_combout\);

-- Location: LCCOMB_X60_Y9_N4
\u3|rRed~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~39_combout\ = (\u3|rRed~37_combout\ & ((\u3|rRed~38_combout\) # ((!\u3|Equal9~5_combout\)))) # (!\u3|rRed~37_combout\ & (((\u3|wData1_d2\(2) & \u3|Equal9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rRed~38_combout\,
	datab => \u3|wData1_d2\(2),
	datac => \u3|rRed~37_combout\,
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rRed~39_combout\);

-- Location: LCCOMB_X56_Y10_N28
\u3|rGreen~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~36_combout\ = (\u3|Equal9~5_combout\ & (((\u3|wData1_d2\(3)) # (\u3|Equal6~5_combout\)))) # (!\u3|Equal9~5_combout\ & (\u3|Add1~8_combout\ & ((!\u3|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|Add1~8_combout\,
	datac => \u3|wData1_d2\(3),
	datad => \u3|Equal6~5_combout\,
	combout => \u3|rGreen~36_combout\);

-- Location: LCCOMB_X59_Y9_N18
\u3|rGreen~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~37_combout\ = (\u3|Equal6~5_combout\ & ((\u3|rGreen~36_combout\ & (\u3|wData2_d1\(3))) # (!\u3|rGreen~36_combout\ & ((\u3|Add2~8_combout\))))) # (!\u3|Equal6~5_combout\ & (((\u3|rGreen~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(3),
	datab => \u3|Add2~8_combout\,
	datac => \u3|Equal6~5_combout\,
	datad => \u3|rGreen~36_combout\,
	combout => \u3|rGreen~37_combout\);

-- Location: LCCOMB_X59_Y10_N0
\u3|rGreen~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~38_combout\ = (\u3|Equal9~5_combout\ & (\u3|wData2_d2\(3))) # (!\u3|Equal9~5_combout\ & ((\u3|Add3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|wData2_d2\(3),
	datad => \u3|Add3~8_combout\,
	combout => \u3|rGreen~38_combout\);

-- Location: LCCOMB_X60_Y10_N18
\u3|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~42_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & (\u3|Add0~8_combout\)) # (!\u3|Equal6~4_combout\ & ((\u3|Add3~8_combout\))))) # (!\u2|Y_Cont\(0) & (((\u3|Add3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add0~8_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|Equal6~4_combout\,
	datad => \u3|Add3~8_combout\,
	combout => \u3|Add0~42_combout\);

-- Location: LCCOMB_X59_Y9_N14
\u3|Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~43_combout\ = (\u2|Y_Cont\(0) & ((\u3|mirror_sw~regout\ & (\u3|Add2~8_combout\)) # (!\u3|mirror_sw~regout\ & ((\u3|Add0~42_combout\))))) # (!\u2|Y_Cont\(0) & ((\u3|mirror_sw~regout\ & ((\u3|Add0~42_combout\))) # (!\u3|mirror_sw~regout\ & 
-- (\u3|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|Add2~8_combout\,
	datac => \u3|mirror_sw~regout\,
	datad => \u3|Add0~42_combout\,
	combout => \u3|Add0~43_combout\);

-- Location: LCCOMB_X58_Y9_N12
\u3|rGreen~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~39_combout\ = (\u3|Equal9~5_combout\ & (((\u3|Equal6~5_combout\)))) # (!\u3|Equal9~5_combout\ & ((\u3|Equal6~5_combout\ & ((\u3|Add2~6_combout\))) # (!\u3|Equal6~5_combout\ & (\u3|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add1~6_combout\,
	datab => \u3|Add2~6_combout\,
	datac => \u3|Equal9~5_combout\,
	datad => \u3|Equal6~5_combout\,
	combout => \u3|rGreen~39_combout\);

-- Location: LCFF_X57_Y10_N31
\u3|wData1_d2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData1_d1\(1),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(1));

-- Location: LCCOMB_X57_Y10_N30
\u3|rGreen~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~42_combout\ = (\u3|Equal9~5_combout\ & (((\u3|wData1_d2\(1)) # (\u3|Equal6~5_combout\)))) # (!\u3|Equal9~5_combout\ & (\u3|Add1~4_combout\ & ((!\u3|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|Add1~4_combout\,
	datac => \u3|wData1_d2\(1),
	datad => \u3|Equal6~5_combout\,
	combout => \u3|rGreen~42_combout\);

-- Location: LCCOMB_X54_Y10_N28
\u3|rGreen~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~43_combout\ = (\u3|Equal6~5_combout\ & ((\u3|rGreen~42_combout\ & (\u3|wData2_d1\(1))) # (!\u3|rGreen~42_combout\ & ((\u3|Add2~4_combout\))))) # (!\u3|Equal6~5_combout\ & (((\u3|rGreen~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(1),
	datab => \u3|Equal6~5_combout\,
	datac => \u3|rGreen~42_combout\,
	datad => \u3|Add2~4_combout\,
	combout => \u3|rGreen~43_combout\);

-- Location: LCFF_X54_Y10_N25
\u3|wData2_d2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData2_d1\(1),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(1));

-- Location: LCCOMB_X54_Y10_N24
\u3|rGreen~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~44_combout\ = (\u3|Equal9~5_combout\ & (\u3|wData2_d2\(1))) # (!\u3|Equal9~5_combout\ & ((\u3|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|Equal9~5_combout\,
	datac => \u3|wData2_d2\(1),
	datad => \u3|Add3~4_combout\,
	combout => \u3|rGreen~44_combout\);

-- Location: LCCOMB_X54_Y10_N16
\u3|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~46_combout\ = (\u3|Equal6~4_combout\ & ((\u2|Y_Cont\(0) & (\u3|Add0~4_combout\)) # (!\u2|Y_Cont\(0) & ((\u3|Add3~4_combout\))))) # (!\u3|Equal6~4_combout\ & (((\u3|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal6~4_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|Add0~4_combout\,
	datad => \u3|Add3~4_combout\,
	combout => \u3|Add0~46_combout\);

-- Location: LCCOMB_X54_Y10_N14
\u3|Add0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~47_combout\ = (\u3|mirror_sw~regout\ & ((\u2|Y_Cont\(0) & ((\u3|Add2~4_combout\))) # (!\u2|Y_Cont\(0) & (\u3|Add0~46_combout\)))) # (!\u3|mirror_sw~regout\ & ((\u2|Y_Cont\(0) & (\u3|Add0~46_combout\)) # (!\u2|Y_Cont\(0) & 
-- ((\u3|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|mirror_sw~regout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|Add0~46_combout\,
	datad => \u3|Add2~4_combout\,
	combout => \u3|Add0~47_combout\);

-- Location: LCCOMB_X56_Y13_N6
\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & 
-- (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9),
	datab => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6),
	datac => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7),
	datad => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8),
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\);

-- Location: LCFF_X44_Y10_N27
\TOTAL|m_thresher|s_thresh[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~13_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(23));

-- Location: LCFF_X42_Y10_N15
\TOTAL|m_thresher|s_step[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|m_thresher|delta\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_step\(23));

-- Location: LCFF_X43_Y10_N25
\TOTAL|m_thresher|s_thresh[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~14_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(22));

-- Location: LCFF_X42_Y10_N13
\TOTAL|m_thresher|s_step[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|m_thresher|delta\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_step\(22));

-- Location: LCFF_X43_Y10_N1
\TOTAL|m_thresher|s_thresh[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~15_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(21));

-- Location: LCFF_X42_Y10_N11
\TOTAL|m_thresher|s_step[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|m_thresher|delta\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_step\(21));

-- Location: LCFF_X43_Y10_N7
\TOTAL|m_thresher|s_thresh[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~16_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(20));

-- Location: LCFF_X42_Y10_N9
\TOTAL|m_thresher|s_step[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|m_thresher|delta\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_step\(20));

-- Location: LCFF_X43_Y10_N21
\TOTAL|m_thresher|s_thresh[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~17_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(19));

-- Location: LCFF_X42_Y10_N7
\TOTAL|m_thresher|s_step[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|m_thresher|delta\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_step\(19));

-- Location: LCFF_X43_Y10_N5
\TOTAL|m_thresher|s_thresh[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~18_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(18));

-- Location: LCFF_X42_Y10_N5
\TOTAL|m_thresher|s_step[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|m_thresher|delta\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_step\(18));

-- Location: LCFF_X43_Y10_N27
\TOTAL|m_thresher|s_thresh[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~19_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(17));

-- Location: LCFF_X42_Y10_N3
\TOTAL|m_thresher|s_step[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|m_thresher|delta\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_step\(17));

-- Location: LCFF_X43_Y10_N17
\TOTAL|m_thresher|s_thresh[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|s_thresh~20_combout\,
	ena => \TOTAL|m_thresher|s_thresh[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_thresh\(16));

-- Location: LCFF_X42_Y10_N1
\TOTAL|m_thresher|s_step[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|m_thresher|delta\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|s_step\(16));

-- Location: LCCOMB_X45_Y10_N18
\TOTAL|m_thresher|always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~5_combout\ = (!\TOTAL|r2g|oY_Cont\(7) & (!\TOTAL|r2g|oY_Cont\(8) & \TOTAL|m_thresher|LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|oY_Cont\(7),
	datac => \TOTAL|r2g|oY_Cont\(8),
	datad => \TOTAL|m_thresher|LessThan0~2_combout\,
	combout => \TOTAL|m_thresher|always0~5_combout\);

-- Location: LCCOMB_X45_Y10_N28
\TOTAL|m_thresher|s_thresh[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh[31]~0_combout\ = ((\TOTAL|m_thresher|always0~3_combout\ & ((\TOTAL|m_thresher|LessThan3~0_combout\) # (!\TOTAL|m_thresher|always0~5_combout\)))) # (!\iSW~combout\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(8),
	datab => \TOTAL|m_thresher|always0~3_combout\,
	datac => \TOTAL|m_thresher|LessThan3~0_combout\,
	datad => \TOTAL|m_thresher|always0~5_combout\,
	combout => \TOTAL|m_thresher|s_thresh[31]~0_combout\);

-- Location: LCCOMB_X43_Y10_N10
\TOTAL|m_thresher|s_thresh~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~1_combout\ = (!\TOTAL|m_thresher|s_thresh[31]~0_combout\ & ((\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|T1|c1|oThresh75\(7))) # (!\TOTAL|m_thresher|LessThan3~1_combout\ & ((\TOTAL|m_thresher|Add0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh[31]~0_combout\,
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(7),
	datad => \TOTAL|m_thresher|Add0~30_combout\,
	combout => \TOTAL|m_thresher|s_thresh~1_combout\);

-- Location: LCFF_X44_Y8_N27
\TOTAL|r2g|oX_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rX_Cont\(3),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(3));

-- Location: LCFF_X44_Y8_N11
\TOTAL|r2g|oX_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rX_Cont\(2),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(2));

-- Location: LCFF_X44_Y8_N19
\TOTAL|r2g|oX_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rX_Cont\(1),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(1));

-- Location: LCCOMB_X44_Y8_N18
\TOTAL|m_thresher|s_thresh[31]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh[31]~2_combout\ = ((!\TOTAL|r2g|oX_Cont\(3)) # (!\TOTAL|r2g|oX_Cont\(1))) # (!\TOTAL|r2g|oX_Cont\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oX_Cont\(2),
	datac => \TOTAL|r2g|oX_Cont\(1),
	datad => \TOTAL|r2g|oX_Cont\(3),
	combout => \TOTAL|m_thresher|s_thresh[31]~2_combout\);

-- Location: LCFF_X45_Y10_N7
\TOTAL|r2g|oX_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rX_Cont\(0),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(0));

-- Location: LCFF_X44_Y8_N29
\TOTAL|r2g|oX_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rX_Cont\(9),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(9));

-- Location: LCFF_X44_Y8_N13
\TOTAL|r2g|oX_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rX_Cont\(8),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(8));

-- Location: LCFF_X44_Y8_N31
\TOTAL|r2g|oX_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rX_Cont\(4),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(4));

-- Location: LCCOMB_X44_Y8_N12
\TOTAL|m_thresher|s_thresh[31]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh[31]~3_combout\ = (((!\TOTAL|r2g|oX_Cont\(0)) # (!\TOTAL|r2g|oX_Cont\(8))) # (!\TOTAL|r2g|oX_Cont\(9))) # (!\TOTAL|r2g|oX_Cont\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oX_Cont\(4),
	datab => \TOTAL|r2g|oX_Cont\(9),
	datac => \TOTAL|r2g|oX_Cont\(8),
	datad => \TOTAL|r2g|oX_Cont\(0),
	combout => \TOTAL|m_thresher|s_thresh[31]~3_combout\);

-- Location: LCFF_X43_Y8_N27
\TOTAL|r2g|oX_Cont[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oX_Cont[15]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(15));

-- Location: LCFF_X43_Y8_N23
\TOTAL|r2g|oX_Cont[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oX_Cont[14]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(14));

-- Location: LCFF_X43_Y8_N13
\TOTAL|r2g|oX_Cont[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oX_Cont[13]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(13));

-- Location: LCFF_X43_Y8_N19
\TOTAL|r2g|oX_Cont[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rX_Cont\(12),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(12));

-- Location: LCCOMB_X43_Y8_N18
\TOTAL|m_thresher|always0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~6_combout\ = (!\TOTAL|r2g|oX_Cont\(13) & (!\TOTAL|r2g|oX_Cont\(14) & (!\TOTAL|r2g|oX_Cont\(12) & !\TOTAL|r2g|oX_Cont\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oX_Cont\(13),
	datab => \TOTAL|r2g|oX_Cont\(14),
	datac => \TOTAL|r2g|oX_Cont\(12),
	datad => \TOTAL|r2g|oX_Cont\(15),
	combout => \TOTAL|m_thresher|always0~6_combout\);

-- Location: LCFF_X45_Y8_N29
\TOTAL|r2g|oX_Cont[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oX_Cont[11]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(11));

-- Location: LCFF_X45_Y8_N13
\TOTAL|r2g|oX_Cont[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oX_Cont[10]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(10));

-- Location: LCFF_X45_Y8_N3
\TOTAL|r2g|oX_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rX_Cont\(7),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(7));

-- Location: LCFF_X45_Y8_N27
\TOTAL|r2g|oX_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rX_Cont\(6),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(6));

-- Location: LCCOMB_X45_Y8_N2
\TOTAL|m_thresher|always0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~7_combout\ = (!\TOTAL|r2g|oX_Cont\(10) & (!\TOTAL|r2g|oX_Cont\(6) & (!\TOTAL|r2g|oX_Cont\(7) & !\TOTAL|r2g|oX_Cont\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oX_Cont\(10),
	datab => \TOTAL|r2g|oX_Cont\(6),
	datac => \TOTAL|r2g|oX_Cont\(7),
	datad => \TOTAL|r2g|oX_Cont\(11),
	combout => \TOTAL|m_thresher|always0~7_combout\);

-- Location: LCFF_X45_Y8_N25
\TOTAL|r2g|oX_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oX_Cont[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oX_Cont\(5));

-- Location: LCCOMB_X44_Y8_N10
\TOTAL|m_thresher|always0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~8_combout\ = (\TOTAL|m_thresher|always0~7_combout\ & (\TOTAL|m_thresher|always0~6_combout\ & !\TOTAL|r2g|oX_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~7_combout\,
	datab => \TOTAL|m_thresher|always0~6_combout\,
	datad => \TOTAL|r2g|oX_Cont\(5),
	combout => \TOTAL|m_thresher|always0~8_combout\);

-- Location: LCCOMB_X44_Y8_N2
\TOTAL|m_thresher|s_thresh[31]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh[31]~4_combout\ = (\TOTAL|m_thresher|always0~3_combout\) # (((\TOTAL|m_thresher|s_thresh[31]~3_combout\) # (\TOTAL|m_thresher|s_thresh[31]~2_combout\)) # (!\TOTAL|m_thresher|always0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~3_combout\,
	datab => \TOTAL|m_thresher|always0~8_combout\,
	datac => \TOTAL|m_thresher|s_thresh[31]~3_combout\,
	datad => \TOTAL|m_thresher|s_thresh[31]~2_combout\,
	combout => \TOTAL|m_thresher|s_thresh[31]~4_combout\);

-- Location: LCCOMB_X45_Y10_N0
\TOTAL|m_thresher|always0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~9_combout\ = (\TOTAL|r2g|oX_Cont\(0)) # ((\TOTAL|r2g|oY_Cont\(4)) # ((\TOTAL|r2g|oY_Cont\(6)) # (\TOTAL|r2g|oY_Cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oX_Cont\(0),
	datab => \TOTAL|r2g|oY_Cont\(4),
	datac => \TOTAL|r2g|oY_Cont\(6),
	datad => \TOTAL|r2g|oY_Cont\(5),
	combout => \TOTAL|m_thresher|always0~9_combout\);

-- Location: LCCOMB_X44_Y8_N26
\TOTAL|m_thresher|always0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~10_combout\ = (\TOTAL|r2g|oX_Cont\(8)) # ((\TOTAL|r2g|oX_Cont\(4)) # ((\TOTAL|r2g|oX_Cont\(3)) # (\TOTAL|r2g|oX_Cont\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oX_Cont\(8),
	datab => \TOTAL|r2g|oX_Cont\(4),
	datac => \TOTAL|r2g|oX_Cont\(3),
	datad => \TOTAL|r2g|oX_Cont\(9),
	combout => \TOTAL|m_thresher|always0~10_combout\);

-- Location: LCCOMB_X45_Y8_N0
\TOTAL|m_thresher|always0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~11_combout\ = (\TOTAL|r2g|oX_Cont\(2)) # ((\TOTAL|r2g|oX_Cont\(1)) # ((\TOTAL|m_thresher|always0~9_combout\) # (\TOTAL|m_thresher|always0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oX_Cont\(2),
	datab => \TOTAL|r2g|oX_Cont\(1),
	datac => \TOTAL|m_thresher|always0~9_combout\,
	datad => \TOTAL|m_thresher|always0~10_combout\,
	combout => \TOTAL|m_thresher|always0~11_combout\);

-- Location: LCCOMB_X45_Y10_N10
\TOTAL|m_thresher|always0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|always0~12_combout\ = ((\TOTAL|m_thresher|always0~11_combout\) # ((!\TOTAL|m_thresher|always0~5_combout\) # (!\TOTAL|m_thresher|always0~8_combout\))) # (!\TOTAL|m_thresher|always0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~4_combout\,
	datab => \TOTAL|m_thresher|always0~11_combout\,
	datac => \TOTAL|m_thresher|always0~8_combout\,
	datad => \TOTAL|m_thresher|always0~5_combout\,
	combout => \TOTAL|m_thresher|always0~12_combout\);

-- Location: LCCOMB_X44_Y10_N6
\TOTAL|m_thresher|s_thresh[31]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh[31]~5_combout\ = (\iSW~combout\(8) & (((\TOTAL|m_thresher|LessThan3~1_combout\)) # (!\TOTAL|m_thresher|s_thresh[31]~4_combout\))) # (!\iSW~combout\(8) & (((!\TOTAL|m_thresher|always0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh[31]~4_combout\,
	datab => \TOTAL|m_thresher|always0~12_combout\,
	datac => \iSW~combout\(8),
	datad => \TOTAL|m_thresher|LessThan3~1_combout\,
	combout => \TOTAL|m_thresher|s_thresh[31]~5_combout\);

-- Location: LCFF_X54_Y10_N13
\TOTAL|r2g|rY_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|Y_Cont\(1),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(1));

-- Location: LCFF_X54_Y10_N1
\TOTAL|r2g|rY_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|Y_Cont\(0),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(0));

-- Location: LCFF_X54_Y10_N23
\TOTAL|r2g|rY_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|Y_Cont\(2),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(2));

-- Location: LCFF_X54_Y10_N27
\TOTAL|r2g|rY_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|Y_Cont\(3),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(3));

-- Location: LCCOMB_X43_Y10_N30
\TOTAL|m_thresher|s_thresh~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~6_combout\ = (!\TOTAL|m_thresher|s_thresh[31]~0_combout\ & ((\TOTAL|m_thresher|LessThan3~1_combout\ & ((\TOTAL|T1|c1|oThresh75\(6)))) # (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh[31]~0_combout\,
	datab => \TOTAL|m_thresher|Add0~28_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(6),
	datad => \TOTAL|m_thresher|LessThan3~1_combout\,
	combout => \TOTAL|m_thresher|s_thresh~6_combout\);

-- Location: LCCOMB_X43_Y10_N2
\TOTAL|m_thresher|s_thresh~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~7_combout\ = (!\TOTAL|m_thresher|s_thresh[31]~0_combout\ & ((\TOTAL|m_thresher|LessThan3~1_combout\ & ((\TOTAL|T1|c1|oThresh75\(5)))) # (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|Add0~26_combout\,
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \TOTAL|m_thresher|s_thresh[31]~0_combout\,
	datad => \TOTAL|T1|c1|oThresh75\(5),
	combout => \TOTAL|m_thresher|s_thresh~7_combout\);

-- Location: LCCOMB_X43_Y10_N14
\TOTAL|m_thresher|s_thresh~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~8_combout\ = (!\TOTAL|m_thresher|s_thresh[31]~0_combout\ & ((\TOTAL|m_thresher|LessThan3~1_combout\ & ((\TOTAL|T1|c1|oThresh75\(4)))) # (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|LessThan3~1_combout\,
	datab => \TOTAL|m_thresher|Add0~24_combout\,
	datac => \TOTAL|m_thresher|s_thresh[31]~0_combout\,
	datad => \TOTAL|T1|c1|oThresh75\(4),
	combout => \TOTAL|m_thresher|s_thresh~8_combout\);

-- Location: LCCOMB_X43_Y10_N28
\TOTAL|m_thresher|s_thresh~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~9_combout\ = (!\TOTAL|m_thresher|s_thresh[31]~0_combout\ & ((\TOTAL|m_thresher|LessThan3~1_combout\ & ((\TOTAL|T1|c1|oThresh75\(3)))) # (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh[31]~0_combout\,
	datab => \TOTAL|m_thresher|Add0~22_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(3),
	datad => \TOTAL|m_thresher|LessThan3~1_combout\,
	combout => \TOTAL|m_thresher|s_thresh~9_combout\);

-- Location: LCCOMB_X43_Y10_N12
\TOTAL|m_thresher|s_thresh~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~10_combout\ = (!\TOTAL|m_thresher|s_thresh[31]~0_combout\ & ((\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|T1|c1|oThresh75\(2))) # (!\TOTAL|m_thresher|LessThan3~1_combout\ & ((\TOTAL|m_thresher|Add0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(2),
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \TOTAL|m_thresher|s_thresh[31]~0_combout\,
	datad => \TOTAL|m_thresher|Add0~20_combout\,
	combout => \TOTAL|m_thresher|s_thresh~10_combout\);

-- Location: LCCOMB_X43_Y10_N8
\TOTAL|m_thresher|s_thresh~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~11_combout\ = (!\TOTAL|m_thresher|s_thresh[31]~0_combout\ & ((\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|T1|c1|oThresh75\(1))) # (!\TOTAL|m_thresher|LessThan3~1_combout\ & ((\TOTAL|m_thresher|Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(1),
	datab => \TOTAL|m_thresher|Add0~18_combout\,
	datac => \TOTAL|m_thresher|s_thresh[31]~0_combout\,
	datad => \TOTAL|m_thresher|LessThan3~1_combout\,
	combout => \TOTAL|m_thresher|s_thresh~11_combout\);

-- Location: LCCOMB_X43_Y10_N22
\TOTAL|m_thresher|s_thresh~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~12_combout\ = (!\TOTAL|m_thresher|s_thresh[31]~0_combout\ & ((\TOTAL|m_thresher|LessThan3~1_combout\ & ((\TOTAL|T1|c1|oThresh75\(0)))) # (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|s_thresh[31]~0_combout\,
	datab => \TOTAL|m_thresher|Add0~16_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(0),
	datad => \TOTAL|m_thresher|LessThan3~1_combout\,
	combout => \TOTAL|m_thresher|s_thresh~12_combout\);

-- Location: LCCOMB_X27_Y10_N24
\TOTAL|T1|c1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Equal0~0_combout\ = (\TOTAL|T1|c1|oAddrInHist\(1) & (\TOTAL|T1|c1|oAddrInHist\(2) & (\TOTAL|T1|c1|oAddrInHist\(4) & \TOTAL|T1|c1|oAddrInHist\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrInHist\(1),
	datab => \TOTAL|T1|c1|oAddrInHist\(2),
	datac => \TOTAL|T1|c1|oAddrInHist\(4),
	datad => \TOTAL|T1|c1|oAddrInHist\(0),
	combout => \TOTAL|T1|c1|Equal0~0_combout\);

-- Location: LCCOMB_X35_Y10_N16
\TOTAL|T1|c1|oThresh50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~2_combout\ = (!\TOTAL|T1|c1|oThresh50\(2) & (\TOTAL|T1|c1|oAddrOutCumH\(0) & ((\TOTAL|T1|c1|state.0011~regout\) # (\TOTAL|T1|c1|state.0100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0011~regout\,
	datab => \TOTAL|T1|c1|state.0100~regout\,
	datac => \TOTAL|T1|c1|oThresh50\(2),
	datad => \TOTAL|T1|c1|oAddrOutCumH\(0),
	combout => \TOTAL|T1|c1|oThresh50~2_combout\);

-- Location: LCCOMB_X35_Y11_N20
\TOTAL|T1|c1|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan1~5_combout\ = (!\TOTAL|T1|c1|oDataOutCumH\(18) & !\TOTAL|T1|c1|oDataOutCumH\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|c1|oDataOutCumH\(18),
	datad => \TOTAL|T1|c1|oDataOutCumH\(19),
	combout => \TOTAL|T1|c1|LessThan1~5_combout\);

-- Location: LCCOMB_X34_Y10_N12
\TOTAL|T1|c1|oThresh50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~7_combout\ = (\TOTAL|T1|c1|oAddrOutCumH\(1) & !\TOTAL|T1|c1|oThresh50\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrOutCumH\(1),
	datad => \TOTAL|T1|c1|oThresh50\(7),
	combout => \TOTAL|T1|c1|oThresh50~7_combout\);

-- Location: LCCOMB_X35_Y10_N12
\TOTAL|T1|c1|oThresh50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~11_combout\ = (\TOTAL|T1|c1|oThresh50~0_combout\ & (\TOTAL|T1|c1|LessThan1~4_combout\ & !\TOTAL|T1|c1|oThresh50\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oThresh50~0_combout\,
	datac => \TOTAL|T1|c1|LessThan1~4_combout\,
	datad => \TOTAL|T1|c1|oThresh50\(4),
	combout => \TOTAL|T1|c1|oThresh50~11_combout\);

-- Location: LCCOMB_X35_Y10_N2
\TOTAL|T1|c1|oThresh50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~16_combout\ = (\TOTAL|T1|c1|oThresh50~4_combout\ & (\TOTAL|T1|c1|LessThan1~4_combout\ & !\TOTAL|T1|c1|oThresh50\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50~4_combout\,
	datac => \TOTAL|T1|c1|LessThan1~4_combout\,
	datad => \TOTAL|T1|c1|oThresh50\(4),
	combout => \TOTAL|T1|c1|oThresh50~16_combout\);

-- Location: LCCOMB_X34_Y10_N20
\TOTAL|T1|c1|oThresh50~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~20_combout\ = (!\TOTAL|T1|c1|oThresh50\(1) & (!\TOTAL|T1|c1|oThresh50\(7) & \TOTAL|T1|c1|oAddrOutCumH\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oThresh50\(1),
	datac => \TOTAL|T1|c1|oThresh50\(7),
	datad => \TOTAL|T1|c1|oAddrOutCumH\(6),
	combout => \TOTAL|T1|c1|oThresh50~20_combout\);

-- Location: LCCOMB_X36_Y8_N14
\TOTAL|T1|Hist2We~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Hist2We~0_combout\ = (\TOTAL|T1|c1|oWE~regout\) # (\TOTAL|T1|even~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oWE~regout\,
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|T1|Hist2We~0_combout\);

-- Location: LCCOMB_X36_Y8_N0
\TOTAL|T1|Hist1We~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Hist1We~0_combout\ = (\TOTAL|T1|c1|oWE~regout\) # (!\TOTAL|T1|even~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oWE~regout\,
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|T1|Hist1We~0_combout\);

-- Location: LCCOMB_X30_Y10_N12
\TOTAL|T1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Equal0~0_combout\ = (\TOTAL|T1|hGrayR\(4) & (\TOTAL|T1|hGrayR\(3) & (\TOTAL|T1|hGrayR\(2) & \TOTAL|T1|hGrayR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|hGrayR\(4),
	datab => \TOTAL|T1|hGrayR\(3),
	datac => \TOTAL|T1|hGrayR\(2),
	datad => \TOTAL|T1|hGrayR\(1),
	combout => \TOTAL|T1|Equal0~0_combout\);

-- Location: LCCOMB_X47_Y4_N6
\TOTAL|T1|substate~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|substate~9_combout\ = (!\TOTAL|T1|state.000~regout\ & ((\TOTAL|T1|substate.001~regout\ & (!\TOTAL|T1|substate.010~regout\)) # (!\TOTAL|T1|substate.001~regout\ & ((!\TOTAL|T1|Equal0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|substate.010~regout\,
	datab => \TOTAL|T1|state.000~regout\,
	datac => \TOTAL|T1|substate.001~regout\,
	datad => \TOTAL|T1|Equal0~2_combout\,
	combout => \TOTAL|T1|substate~9_combout\);

-- Location: LCCOMB_X60_Y17_N22
\u11|u0|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Equal3~1_combout\ = (\u11|u0|mST\(4) & \u11|u0|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(4),
	datab => \u11|u0|Equal3~0_combout\,
	combout => \u11|u0|Equal3~1_combout\);

-- Location: LCCOMB_X60_Y17_N28
\u11|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Selector0~0_combout\ = (!\u11|msetup_st.0100~regout\ & ((\u11|u0|mACK~regout\) # ((!\u11|msetup_st.0011~regout\) # (!\u11|u0|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mACK~regout\,
	datab => \u11|u0|Equal3~1_combout\,
	datac => \u11|msetup_st.0011~regout\,
	datad => \u11|msetup_st.0100~regout\,
	combout => \u11|Selector0~0_combout\);

-- Location: LCCOMB_X62_Y17_N2
\u11|u0|mACK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mACK~0_combout\ = (\u11|u0|mACK~regout\) # ((!\u11|u0|mST\(4) & (\u11|u0|Equal2~1_combout\ & \u11|u0|mST\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(4),
	datab => \u11|u0|Equal2~1_combout\,
	datac => \u11|u0|mACK~regout\,
	datad => \u11|u0|mST\(3),
	combout => \u11|u0|mACK~0_combout\);

-- Location: LCFF_X11_Y14_N7
\u7|command1|command_delay[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(4));

-- Location: LCCOMB_X10_Y12_N24
\u7|command1|rp_shift~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift~5_combout\ = (\u7|command1|rp_shift\(3) & (!\u7|PM_STOP~regout\ & ((\u7|command1|ex_read~regout\) # (\u7|command1|ex_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rp_shift\(3),
	datab => \u7|command1|ex_read~regout\,
	datac => \u7|command1|ex_write~regout\,
	datad => \u7|PM_STOP~regout\,
	combout => \u7|command1|rp_shift~5_combout\);

-- Location: LCCOMB_X10_Y12_N12
\u7|command1|rp_shift~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift~6_combout\ = (\u7|command1|rp_shift~5_combout\) # ((\u7|command1|command_done~regout\ & !\u7|command1|command_delay\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rp_shift~5_combout\,
	datac => \u7|command1|command_done~regout\,
	datad => \u7|command1|command_delay\(0),
	combout => \u7|command1|rp_shift~6_combout\);

-- Location: LCFF_X23_Y14_N1
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9));

-- Location: LCFF_X23_Y14_N9
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8));

-- Location: LCFF_X25_Y13_N21
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7));

-- Location: LCFF_X23_Y13_N3
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6));

-- Location: LCFF_X24_Y14_N13
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5));

-- Location: LCFF_X24_Y14_N11
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4));

-- Location: LCFF_X25_Y14_N15
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3));

-- Location: LCFF_X21_Y14_N1
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2));

-- Location: LCCOMB_X11_Y18_N0
\u8|command1|rp_shift~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rp_shift~5_combout\ = (\u8|command1|rp_shift\(3) & (!\u8|PM_STOP~regout\ & ((\u8|command1|ex_write~regout\) # (\u8|command1|ex_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|ex_write~regout\,
	datab => \u8|command1|rp_shift\(3),
	datac => \u8|PM_STOP~regout\,
	datad => \u8|command1|ex_read~regout\,
	combout => \u8|command1|rp_shift~5_combout\);

-- Location: LCCOMB_X11_Y18_N18
\u8|command1|rp_shift~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rp_shift~6_combout\ = (\u8|command1|rp_shift~5_combout\) # ((!\u8|command1|command_delay\(0) & \u8|command1|command_done~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|command_delay\(0),
	datac => \u8|command1|command_done~regout\,
	datad => \u8|command1|rp_shift~5_combout\,
	combout => \u8|command1|rp_shift~6_combout\);

-- Location: LCFF_X25_Y15_N31
\u8|read_fifo2|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCFF_X25_Y16_N1
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9));

-- Location: LCFF_X24_Y15_N11
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3));

-- Location: LCFF_X23_Y15_N9
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2));

-- Location: LCCOMB_X44_Y10_N26
\TOTAL|m_thresher|s_thresh~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~13_combout\ = (\TOTAL|m_thresher|Add0~14_combout\ & (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\iSW~combout\(8) & !\TOTAL|m_thresher|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|Add0~14_combout\,
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \iSW~combout\(8),
	datad => \TOTAL|m_thresher|always0~3_combout\,
	combout => \TOTAL|m_thresher|s_thresh~13_combout\);

-- Location: LCCOMB_X43_Y10_N24
\TOTAL|m_thresher|s_thresh~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~14_combout\ = (\TOTAL|m_thresher|Add0~12_combout\ & (!\TOTAL|m_thresher|LessThan3~1_combout\ & (!\TOTAL|m_thresher|always0~3_combout\ & \iSW~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|Add0~12_combout\,
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \TOTAL|m_thresher|always0~3_combout\,
	datad => \iSW~combout\(8),
	combout => \TOTAL|m_thresher|s_thresh~14_combout\);

-- Location: LCCOMB_X43_Y10_N0
\TOTAL|m_thresher|s_thresh~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~15_combout\ = (!\TOTAL|m_thresher|always0~3_combout\ & (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~10_combout\ & \iSW~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~3_combout\,
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \TOTAL|m_thresher|Add0~10_combout\,
	datad => \iSW~combout\(8),
	combout => \TOTAL|m_thresher|s_thresh~15_combout\);

-- Location: LCCOMB_X43_Y10_N6
\TOTAL|m_thresher|s_thresh~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~16_combout\ = (!\TOTAL|m_thresher|always0~3_combout\ & (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~8_combout\ & \iSW~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~3_combout\,
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \TOTAL|m_thresher|Add0~8_combout\,
	datad => \iSW~combout\(8),
	combout => \TOTAL|m_thresher|s_thresh~16_combout\);

-- Location: LCCOMB_X43_Y10_N20
\TOTAL|m_thresher|s_thresh~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~17_combout\ = (!\TOTAL|m_thresher|always0~3_combout\ & (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~6_combout\ & \iSW~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~3_combout\,
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \TOTAL|m_thresher|Add0~6_combout\,
	datad => \iSW~combout\(8),
	combout => \TOTAL|m_thresher|s_thresh~17_combout\);

-- Location: LCCOMB_X43_Y10_N4
\TOTAL|m_thresher|s_thresh~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~18_combout\ = (!\TOTAL|m_thresher|always0~3_combout\ & (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~4_combout\ & \iSW~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~3_combout\,
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \TOTAL|m_thresher|Add0~4_combout\,
	datad => \iSW~combout\(8),
	combout => \TOTAL|m_thresher|s_thresh~18_combout\);

-- Location: LCCOMB_X43_Y10_N26
\TOTAL|m_thresher|s_thresh~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~19_combout\ = (!\TOTAL|m_thresher|always0~3_combout\ & (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~2_combout\ & \iSW~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~3_combout\,
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \TOTAL|m_thresher|Add0~2_combout\,
	datad => \iSW~combout\(8),
	combout => \TOTAL|m_thresher|s_thresh~19_combout\);

-- Location: LCCOMB_X43_Y10_N16
\TOTAL|m_thresher|s_thresh~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|s_thresh~20_combout\ = (!\TOTAL|m_thresher|always0~3_combout\ & (!\TOTAL|m_thresher|LessThan3~1_combout\ & (\TOTAL|m_thresher|Add0~0_combout\ & \iSW~combout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|always0~3_combout\,
	datab => \TOTAL|m_thresher|LessThan3~1_combout\,
	datac => \TOTAL|m_thresher|Add0~0_combout\,
	datad => \iSW~combout\(8),
	combout => \TOTAL|m_thresher|s_thresh~20_combout\);

-- Location: LCFF_X44_Y8_N17
\TOTAL|r2g|rX_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|X_Cont\(3),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(3));

-- Location: LCFF_X44_Y8_N15
\TOTAL|r2g|rX_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|X_Cont\(2),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(2));

-- Location: LCFF_X43_Y8_N31
\TOTAL|r2g|rX_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rX_Cont[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(1));

-- Location: LCFF_X45_Y10_N5
\TOTAL|r2g|rX_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|X_Cont\(0),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(0));

-- Location: LCFF_X44_Y8_N9
\TOTAL|r2g|rX_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|X_Cont\(9),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(9));

-- Location: LCFF_X44_Y8_N23
\TOTAL|r2g|rX_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|X_Cont\(8),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(8));

-- Location: LCFF_X44_Y8_N21
\TOTAL|r2g|rX_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|X_Cont\(4),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(4));

-- Location: LCFF_X43_Y8_N11
\TOTAL|r2g|rX_Cont[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|X_Cont\(15),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(15));

-- Location: LCFF_X43_Y8_N1
\TOTAL|r2g|rX_Cont[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rX_Cont[14]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(14));

-- Location: LCFF_X43_Y8_N3
\TOTAL|r2g|rX_Cont[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rX_Cont[13]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(13));

-- Location: LCFF_X43_Y8_N25
\TOTAL|r2g|rX_Cont[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rX_Cont[12]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(12));

-- Location: LCFF_X45_Y8_N23
\TOTAL|r2g|rX_Cont[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rX_Cont[11]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(11));

-- Location: LCFF_X45_Y8_N7
\TOTAL|r2g|rX_Cont[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rX_Cont[10]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(10));

-- Location: LCFF_X45_Y8_N21
\TOTAL|r2g|rX_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|X_Cont\(7),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(7));

-- Location: LCFF_X45_Y8_N9
\TOTAL|r2g|rX_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|X_Cont\(6),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(6));

-- Location: LCFF_X45_Y8_N11
\TOTAL|r2g|rX_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rX_Cont[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rX_Cont\(5));

-- Location: LCFF_X25_Y10_N29
\TOTAL|T1|h1|ram_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|ram~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(1));

-- Location: LCFF_X25_Y10_N31
\TOTAL|T1|h1|ram_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|ram~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(3));

-- Location: LCCOMB_X25_Y10_N28
\TOTAL|T1|h1|ram~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~0_combout\ = (\TOTAL|T1|h1|ram_rtl_0_bypass\(2) & (\TOTAL|T1|h1|ram_rtl_0_bypass\(1) & (\TOTAL|T1|h1|ram_rtl_0_bypass\(3) $ (!\TOTAL|T1|h1|ram_rtl_0_bypass\(4))))) # (!\TOTAL|T1|h1|ram_rtl_0_bypass\(2) & 
-- (!\TOTAL|T1|h1|ram_rtl_0_bypass\(1) & (\TOTAL|T1|h1|ram_rtl_0_bypass\(3) $ (!\TOTAL|T1|h1|ram_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0_bypass\(2),
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(3),
	datac => \TOTAL|T1|h1|ram_rtl_0_bypass\(1),
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(4),
	combout => \TOTAL|T1|h1|ram~0_combout\);

-- Location: LCFF_X25_Y10_N3
\TOTAL|T1|h1|ram_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|ram~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(7));

-- Location: LCFF_X25_Y10_N1
\TOTAL|T1|h1|ram_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(5));

-- Location: LCCOMB_X25_Y10_N30
\TOTAL|T1|h1|ram~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~1_combout\ = \TOTAL|T1|h1|ram_rtl_0_bypass\(6) $ (\TOTAL|T1|h1|ram_rtl_0_bypass\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0_bypass\(6),
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(5),
	combout => \TOTAL|T1|h1|ram~1_combout\);

-- Location: LCCOMB_X25_Y10_N2
\TOTAL|T1|h1|ram~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~2_combout\ = (!\TOTAL|T1|h1|ram~1_combout\ & (\TOTAL|T1|h1|ram~0_combout\ & (\TOTAL|T1|h1|ram_rtl_0_bypass\(8) $ (!\TOTAL|T1|h1|ram_rtl_0_bypass\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~1_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(8),
	datac => \TOTAL|T1|h1|ram_rtl_0_bypass\(7),
	datad => \TOTAL|T1|h1|ram~0_combout\,
	combout => \TOTAL|T1|h1|ram~2_combout\);

-- Location: LCFF_X24_Y10_N11
\TOTAL|T1|h1|ram_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(11));

-- Location: LCFF_X26_Y10_N17
\TOTAL|T1|h1|ram_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(13));

-- Location: LCFF_X24_Y10_N13
\TOTAL|T1|h1|GrayD[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|ram_rtl_0_bypass\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|GrayD\(5));

-- Location: LCCOMB_X26_Y10_N28
\TOTAL|T1|h1|tmp[17]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[17]~23_combout\ = (\TOTAL|T1|h1|GrayD\(7) & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(14) $ (\TOTAL|T1|h1|GrayD\(6))) # (!\TOTAL|T1|h1|ram_rtl_0_bypass\(16)))) # (!\TOTAL|T1|h1|GrayD\(7) & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(16)) # 
-- (\TOTAL|T1|h1|ram_rtl_0_bypass\(14) $ (\TOTAL|T1|h1|GrayD\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|GrayD\(7),
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(14),
	datac => \TOTAL|T1|h1|GrayD\(6),
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(16),
	combout => \TOTAL|T1|h1|tmp[17]~23_combout\);

-- Location: LCFF_X23_Y10_N11
\TOTAL|T1|h1|ram_rtl_0_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(31));

-- Location: LCFF_X24_Y10_N5
\TOTAL|T1|h1|ram_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|ram~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(19));

-- Location: LCFF_X23_Y10_N25
\TOTAL|T1|h1|ram_rtl_0_bypass[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(34));

-- Location: LCCOMB_X34_Y9_N14
\TOTAL|T1|c1|delayed~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|delayed~0_combout\ = (\TOTAL|T1|c1|delayed~regout\) # (\TOTAL|T1|c1|state.0100~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|c1|delayed~regout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|delayed~0_combout\);

-- Location: LCCOMB_X35_Y9_N2
\TOTAL|T1|c1|oWE~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oWE~1_combout\ = (\TOTAL|T1|c1|state.0100~regout\) # ((\TOTAL|T1|c1|state.0011~regout\) # ((\TOTAL|T1|c1|oWE~regout\ & !\TOTAL|T1|c1|state.0101~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|oWE~regout\,
	datad => \TOTAL|T1|c1|state.0101~regout\,
	combout => \TOTAL|T1|c1|oWE~1_combout\);

-- Location: LCCOMB_X35_Y9_N8
\TOTAL|T1|c1|oWE~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oWE~2_combout\ = (\TOTAL|T1|c1|oWE~1_combout\ & (!\TOTAL|T1|c1|state.0001~regout\ & !\TOTAL|T1|c1|state.0010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oWE~1_combout\,
	datac => \TOTAL|T1|c1|state.0001~regout\,
	datad => \TOTAL|T1|c1|state.0010~regout\,
	combout => \TOTAL|T1|c1|oWE~2_combout\);

-- Location: LCCOMB_X47_Y4_N16
\TOTAL|T1|substate~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|substate~13_combout\ = (\TOTAL|T1|state.000~regout\ & (\TOTAL|T1|substate.010~regout\ & (\u1|oRST_1~regout\))) # (!\TOTAL|T1|state.000~regout\ & (((\TOTAL|T1|substate.001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|substate.010~regout\,
	datab => \u1|oRST_1~regout\,
	datac => \TOTAL|T1|substate.001~regout\,
	datad => \TOTAL|T1|state.000~regout\,
	combout => \TOTAL|T1|substate~13_combout\);

-- Location: LCFF_X31_Y11_N15
\TOTAL|T1|c1|max_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~13_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(7));

-- Location: LCFF_X33_Y11_N7
\TOTAL|T1|c1|max_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~14_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(6));

-- Location: LCFF_X32_Y11_N11
\TOTAL|T1|c1|max_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~18_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(2));

-- Location: LCFF_X32_Y11_N7
\TOTAL|T1|c1|max_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~20_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(0));

-- Location: LCFF_X11_Y14_N25
\u7|command1|command_delay[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(5));

-- Location: LCCOMB_X11_Y14_N6
\u7|command1|command_delay~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~4_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|always3~0_combout\) # (\u7|command1|command_delay\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|always3~0_combout\,
	datac => \u7|command1|command_delay\(5),
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|command_delay~4_combout\);

-- Location: LCFF_X24_Y14_N15
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCFF_X23_Y13_N7
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCFF_X23_Y13_N19
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCFF_X24_Y13_N19
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCFF_X23_Y13_N15
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCFF_X24_Y13_N3
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCFF_X24_Y13_N11
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCFF_X24_Y13_N1
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCFF_X21_Y13_N31
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCFF_X24_Y16_N15
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCFF_X24_Y16_N25
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCFF_X23_Y16_N17
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X31_Y11_N14
\TOTAL|T1|c1|max_value~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~13_combout\ = (!\TOTAL|T1|startCH~regout\ & \TOTAL|T1|h1|tmp\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|startCH~regout\,
	datac => \TOTAL|T1|h1|tmp\(7),
	combout => \TOTAL|T1|c1|max_value~13_combout\);

-- Location: LCCOMB_X33_Y11_N6
\TOTAL|T1|c1|max_value~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~14_combout\ = (!\TOTAL|T1|startCH~regout\ & \TOTAL|T1|h1|tmp\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|startCH~regout\,
	datac => \TOTAL|T1|h1|tmp\(6),
	combout => \TOTAL|T1|c1|max_value~14_combout\);

-- Location: LCCOMB_X32_Y11_N10
\TOTAL|T1|c1|max_value~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~18_combout\ = (\TOTAL|T1|h1|tmp\(2) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|tmp\(2),
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~18_combout\);

-- Location: LCCOMB_X32_Y11_N6
\TOTAL|T1|c1|max_value~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~20_combout\ = (\TOTAL|T1|h1|tmp\(0) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(0),
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~20_combout\);

-- Location: LCFF_X11_Y14_N1
\u7|command1|command_delay[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(6));

-- Location: LCCOMB_X11_Y14_N24
\u7|command1|command_delay~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~5_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|command_delay\(6)) # (\u7|command1|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|command_delay\(6),
	datac => \u7|command1|always3~0_combout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|command_delay~5_combout\);

-- Location: LCCOMB_X24_Y14_N14
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCFF_X11_Y14_N11
\u7|command1|command_delay[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(7));

-- Location: LCCOMB_X11_Y14_N0
\u7|command1|command_delay~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~6_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|command_delay\(7)) # (\u7|command1|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(7),
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u7|command1|always3~0_combout\,
	combout => \u7|command1|command_delay~6_combout\);

-- Location: LCCOMB_X11_Y14_N10
\u7|command1|command_delay~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~7_combout\ = (!\u7|control1|INIT_REQ~regout\ & \u7|command1|always3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u7|command1|always3~0_combout\,
	combout => \u7|command1|command_delay~7_combout\);

-- Location: LCCOMB_X38_Y8_N10
\TOTAL|histo_display|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~43_combout\ = (!\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|Normalize\(2) & (\TOTAL|histo_display|LessThan0~13_combout\)) # (!\TOTAL|histo_display|Normalize\(2) & 
-- ((\TOTAL|histo_display|ShiftRight0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|LessThan0~13_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~26_combout\,
	combout => \TOTAL|histo_display|LessThan0~43_combout\);

-- Location: LCCOMB_X39_Y8_N22
\TOTAL|histo_display|LessThan0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~44_combout\ = (\TOTAL|histo_display|LessThan0~40_combout\ & (((\TOTAL|histo_display|ShiftRight0~37_combout\ & !\TOTAL|histo_display|Normalize\(3))) # (!\TOTAL|histo_display|Add1~24_combout\))) # 
-- (!\TOTAL|histo_display|LessThan0~40_combout\ & (\TOTAL|histo_display|ShiftRight0~37_combout\ & ((!\TOTAL|histo_display|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~40_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~37_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|Add1~24_combout\,
	combout => \TOTAL|histo_display|LessThan0~44_combout\);

-- Location: LCCOMB_X61_Y27_N20
\u9|u0|ACK2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK2~4_combout\ = (\u9|u0|SD_COUNTER\(3) & (\u9|u0|SD_COUNTER\(5) & (!\u9|u0|SD_COUNTER\(6) & \u9|u0|SD_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(3),
	datab => \u9|u0|SD_COUNTER\(5),
	datac => \u9|u0|SD_COUNTER\(6),
	datad => \u9|u0|SD_COUNTER\(1),
	combout => \u9|u0|ACK2~4_combout\);

-- Location: LCCOMB_X61_Y27_N18
\u9|u0|ACK4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK4~4_combout\ = (\u9|u0|SD_COUNTER\(0) & (\u9|u0|SD_COUNTER\(2) & (\u9|u0|SD_COUNTER\(1) & \u9|u0|SD_COUNTER\(5)))) # (!\u9|u0|SD_COUNTER\(0) & (!\u9|u0|SD_COUNTER\(2) & (!\u9|u0|SD_COUNTER\(1) & !\u9|u0|SD_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(0),
	datab => \u9|u0|SD_COUNTER\(2),
	datac => \u9|u0|SD_COUNTER\(1),
	datad => \u9|u0|SD_COUNTER\(5),
	combout => \u9|u0|ACK4~4_combout\);

-- Location: LCCOMB_X61_Y27_N22
\u9|u0|ACK4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|ACK4~10_combout\ = (\u9|u0|SD_COUNTER\(3) & (\u9|u0|SD_COUNTER\(4) & (!\u9|u0|SD_COUNTER\(6) & \u9|u0|ACK4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(3),
	datab => \u9|u0|SD_COUNTER\(4),
	datac => \u9|u0|SD_COUNTER\(6),
	datad => \u9|u0|ACK4~4_combout\,
	combout => \u9|u0|ACK4~10_combout\);

-- Location: LCCOMB_X60_Y27_N6
\u9|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux22~1_combout\ = (\u9|LUT_INDEX\(4) & (\u9|LUT_INDEX\(1) $ (((\u9|LUT_INDEX\(0)) # (\u9|LUT_INDEX\(2)))))) # (!\u9|LUT_INDEX\(4) & (!\u9|LUT_INDEX\(0) & (\u9|LUT_INDEX\(1) & \u9|LUT_INDEX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(4),
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(2),
	combout => \u9|Mux22~1_combout\);

-- Location: LCCOMB_X60_Y27_N8
\u9|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux22~2_combout\ = (\u9|LUT_INDEX\(0) & (!\u9|LUT_INDEX\(1) & (\u9|Mux22~1_combout\ $ (\u9|LUT_INDEX\(3))))) # (!\u9|LUT_INDEX\(0) & (\u9|Mux22~1_combout\ & ((!\u9|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux22~1_combout\,
	datab => \u9|LUT_INDEX\(1),
	datac => \u9|LUT_INDEX\(3),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Mux22~2_combout\);

-- Location: LCCOMB_X59_Y26_N12
\u9|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux6~0_combout\ = (\u9|LUT_INDEX\(1) & (((\u9|LUT_INDEX\(4) & !\u9|LUT_INDEX\(3))))) # (!\u9|LUT_INDEX\(1) & (\u9|LUT_INDEX\(4) $ (((\u9|LUT_INDEX\(2)) # (\u9|LUT_INDEX\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(1),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux6~0_combout\);

-- Location: LCCOMB_X59_Y26_N30
\u9|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux6~1_combout\ = (\u9|LUT_INDEX\(3) & (\u9|Mux6~0_combout\ & (\u9|LUT_INDEX\(2) $ (\u9|LUT_INDEX\(0))))) # (!\u9|LUT_INDEX\(3) & ((\u9|LUT_INDEX\(0) & (\u9|Mux6~0_combout\)) # (!\u9|LUT_INDEX\(0) & ((\u9|LUT_INDEX\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux6~0_combout\,
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(3),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Mux6~1_combout\);

-- Location: LCCOMB_X35_Y8_N12
\TOTAL|histo_display|ShiftRight0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~101_combout\ = (\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|ShiftRight0~12_combout\))) # (!\TOTAL|histo_display|Normalize\(2) & 
-- (\TOTAL|histo_display|ShiftRight0~20_combout\)))) # (!\TOTAL|histo_display|Normalize\(1) & (((!\TOTAL|histo_display|Normalize\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~20_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~12_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|Normalize\(2),
	combout => \TOTAL|histo_display|ShiftRight0~101_combout\);

-- Location: LCCOMB_X35_Y8_N18
\TOTAL|histo_display|ShiftRight0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~102_combout\ = (\TOTAL|histo_display|ShiftRight0~101_combout\ & (((\TOTAL|histo_display|Normalize\(1)) # (\TOTAL|histo_display|ShiftRight0~22_combout\)))) # (!\TOTAL|histo_display|ShiftRight0~101_combout\ & 
-- (\TOTAL|histo_display|ShiftRight0~16_combout\ & (!\TOTAL|histo_display|Normalize\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~101_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~16_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~22_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~102_combout\);

-- Location: LCCOMB_X63_Y16_N10
\u11|WideOr15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr15~0_combout\ = (\u11|lut_index\(1) & (!\u11|lut_index\(0) & ((\u11|lut_index\(3)) # (!\u11|lut_index\(2))))) # (!\u11|lut_index\(1) & (\u11|lut_index\(0) $ (((\u11|lut_index\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|lut_index\(3),
	datac => \u11|lut_index\(1),
	datad => \u11|lut_index\(2),
	combout => \u11|WideOr15~0_combout\);

-- Location: LCCOMB_X59_Y27_N16
\u9|u0|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~20_combout\ = (\u9|u0|SD_COUNTER\(1) & (((!\u9|u0|SD_COUNTER\(2))) # (!\u9|u0|SD_COUNTER\(3)))) # (!\u9|u0|SD_COUNTER\(1) & ((\u9|u0|SDO~regout\) # ((\u9|u0|SD_COUNTER\(3) & \u9|u0|SD_COUNTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(3),
	datab => \u9|u0|SD_COUNTER\(2),
	datac => \u9|u0|SD_COUNTER\(1),
	datad => \u9|u0|SDO~regout\,
	combout => \u9|u0|Mux0~20_combout\);

-- Location: LCCOMB_X59_Y27_N6
\u9|u0|Mux0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~21_combout\ = (\u9|u0|Mux0~20_combout\ & (((!\u9|u0|SDO~regout\ & !\u9|u0|SD_COUNTER\(1))) # (!\u9|u0|SD_COUNTER\(0)))) # (!\u9|u0|Mux0~20_combout\ & ((\u9|u0|SD_COUNTER\(0) & ((\u9|u0|SD_COUNTER\(1)))) # (!\u9|u0|SD_COUNTER\(0) & 
-- (!\u9|u0|SDO~regout\ & !\u9|u0|SD_COUNTER\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mux0~20_combout\,
	datab => \u9|u0|SDO~regout\,
	datac => \u9|u0|SD_COUNTER\(0),
	datad => \u9|u0|SD_COUNTER\(1),
	combout => \u9|u0|Mux0~21_combout\);

-- Location: LCCOMB_X60_Y17_N24
\u11|msetup_st.0001~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|msetup_st.0001~0_combout\ = !\u11|msetup_st.0000~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u11|msetup_st.0000~regout\,
	combout => \u11|msetup_st.0001~0_combout\);

-- Location: LCCOMB_X13_Y13_N14
\u7|command1|REF_ACK~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|REF_ACK~_wirecell_combout\ = !\u7|command1|REF_ACK~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|command1|REF_ACK~regout\,
	combout => \u7|command1|REF_ACK~_wirecell_combout\);

-- Location: LCCOMB_X11_Y18_N22
\u8|command1|REF_ACK~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|REF_ACK~_wirecell_combout\ = !\u8|command1|REF_ACK~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|command1|REF_ACK~regout\,
	combout => \u8|command1|REF_ACK~_wirecell_combout\);

-- Location: CLKCTRL_G14
\iCLK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \iCLK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \iCLK_50~clkctrl_outclk\);

-- Location: LCFF_X16_Y16_N5
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_NEW_REG2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM3\);

-- Location: LCFF_X16_Y8_N11
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_NEW_REG14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM15\);

-- Location: LCCOMB_X21_Y8_N6
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]_NEW50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]_OTERM51\ = (\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7)))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]_OTERM51\);

-- Location: LCCOMB_X24_Y13_N6
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN68\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN68_BDD69\ = ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN68_BDD69\);

-- Location: LCCOMB_X38_Y20_N8
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN82\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN82_BDD83\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)) # ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN82_BDD83\);

-- Location: LCCOMB_X14_Y17_N12
\u8|Equal5~2_RESYN88\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal5~2_RESYN88_BDD89\ = (!\u8|ST\(7) & (!\u8|ST\(8) & (!\u8|ST\(4) & !\u8|ST\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(7),
	datab => \u8|ST\(8),
	datac => \u8|ST\(4),
	datad => \u8|ST\(9),
	combout => \u8|Equal5~2_RESYN88_BDD89\);

-- Location: LCCOMB_X18_Y11_N8
\u7|Equal6~0_RESYN92\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal6~0_RESYN92_BDD93\ = (!\u7|ST\(8) & !\u7|ST\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|ST\(8),
	datad => \u7|ST\(1),
	combout => \u7|Equal6~0_RESYN92_BDD93\);

-- Location: LCCOMB_X16_Y11_N20
\u7|Read~0_RESYN96\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Read~0_RESYN96_BDD97\ = (\u7|ST\(0) & (\u7|Read~regout\)) # (!\u7|ST\(0) & ((\u7|ST\(1) & (\u7|Read~regout\)) # (!\u7|ST\(1) & ((\u7|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(0),
	datab => \u7|Read~regout\,
	datac => \u7|ST\(1),
	datad => \u7|Equal2~0_combout\,
	combout => \u7|Read~0_RESYN96_BDD97\);

-- Location: LCCOMB_X16_Y8_N16
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN122\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN122_BDD123\ = ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN122_BDD123\);

-- Location: LCCOMB_X15_Y8_N10
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN124\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN124_BDD125\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN124_BDD125\);

-- Location: LCCOMB_X16_Y8_N20
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN128\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN128_BDD129\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)) # ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN128_BDD129\);

-- Location: LCCOMB_X16_Y8_N4
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN132\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN132_BDD133\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN132_BDD133\);

-- Location: LCCOMB_X15_Y16_N0
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN134\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN134_BDD135\ = ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1))) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN134_BDD135\);

-- Location: LCCOMB_X15_Y16_N6
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN136\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN136_BDD137\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)) # ((!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN136_BDD137\);

-- Location: LCCOMB_X16_Y16_N12
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN144\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN144_BDD145\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)) # ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN144_BDD145\);

-- Location: LCCOMB_X16_Y16_N10
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN146\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN146_BDD147\ = (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & !\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN146_BDD147\);

-- Location: LCCOMB_X21_Y13_N26
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN150\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN150_BDD151\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # ((\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN150_BDD151\);

-- Location: LCCOMB_X24_Y13_N10
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN156\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN156_BDD157\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)) # ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN156_BDD157\);

-- Location: LCCOMB_X24_Y13_N16
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN160\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN160_BDD161\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN160_BDD161\);

-- Location: LCCOMB_X32_Y16_N30
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN166\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN166_BDD167\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & !\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN166_BDD167\);

-- Location: LCCOMB_X34_Y16_N12
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN168\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN168_BDD169\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)) # 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN168_BDD169\);

-- Location: LCCOMB_X34_Y16_N18
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN170\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN170_BDD171\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN170_BDD171\);

-- Location: LCCOMB_X14_Y18_N6
\u8|CMD[0]~2_RESYN174\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|CMD[0]~2_RESYN174_BDD175\ = (!\u8|ST\(1) & ((\u8|control1|CMD_ACK~regout\) # (!\u8|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(0),
	datac => \u8|ST\(1),
	datad => \u8|control1|CMD_ACK~regout\,
	combout => \u8|CMD[0]~2_RESYN174_BDD175\);

-- Location: LCCOMB_X23_Y16_N6
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN176\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN176_BDD177\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN176_BDD177\);

-- Location: LCCOMB_X23_Y16_N16
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN180\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN180_BDD181\ = (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & !\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN180_BDD181\);

-- Location: LCCOMB_X24_Y16_N20
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN182\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN182_BDD183\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)) # 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)) # (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN182_BDD183\);

-- Location: LCCOMB_X38_Y20_N6
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN188\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN188_BDD189\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN188_BDD189\);

-- Location: LCCOMB_X38_Y20_N16
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN192\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN192_BDD193\ = (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN192_BDD193\);

-- Location: LCCOMB_X38_Y19_N6
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN198\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN198_BDD199\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN198_BDD199\);

-- Location: LCCOMB_X18_Y17_N6
\u8|always3~2_RESYN208\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|always3~2_RESYN208_BDD209\ = (!\u8|ST\(1) & (!\u8|RD_MASK\(1) & (!\u8|ST\(0) & !\u8|mRD~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(1),
	datab => \u8|RD_MASK\(1),
	datac => \u8|ST\(0),
	datad => \u8|mRD~regout\,
	combout => \u8|always3~2_RESYN208_BDD209\);

-- Location: LCCOMB_X33_Y16_N20
\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN216\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN216_BDD217\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN216_BDD217\);

-- Location: LCCOMB_X38_Y20_N20
\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN218\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN218_BDD219\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN218_BDD219\);

-- Location: LCCOMB_X45_Y10_N16
\TOTAL|r2g|rY_Cont[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rY_Cont[4]~feeder_combout\ = \u2|Y_Cont\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|Y_Cont\(4),
	combout => \TOTAL|r2g|rY_Cont[4]~feeder_combout\);

-- Location: LCCOMB_X44_Y10_N0
\TOTAL|r2g|rY_Cont[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rY_Cont[5]~feeder_combout\ = \u2|Y_Cont\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|Y_Cont\(5),
	combout => \TOTAL|r2g|rY_Cont[5]~feeder_combout\);

-- Location: LCCOMB_X44_Y10_N4
\TOTAL|r2g|rY_Cont[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rY_Cont[6]~feeder_combout\ = \u2|Y_Cont\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|Y_Cont\(6),
	combout => \TOTAL|r2g|rY_Cont[6]~feeder_combout\);

-- Location: LCCOMB_X44_Y10_N30
\TOTAL|r2g|rY_Cont[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rY_Cont[7]~feeder_combout\ = \u2|Y_Cont\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|Y_Cont\(7),
	combout => \TOTAL|r2g|rY_Cont[7]~feeder_combout\);

-- Location: LCCOMB_X45_Y8_N6
\TOTAL|r2g|rX_Cont[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rX_Cont[10]~feeder_combout\ = \u2|X_Cont\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|X_Cont\(10),
	combout => \TOTAL|r2g|rX_Cont[10]~feeder_combout\);

-- Location: LCCOMB_X45_Y8_N22
\TOTAL|r2g|rX_Cont[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rX_Cont[11]~feeder_combout\ = \u2|X_Cont\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|X_Cont\(11),
	combout => \TOTAL|r2g|rX_Cont[11]~feeder_combout\);

-- Location: LCCOMB_X43_Y8_N24
\TOTAL|r2g|rX_Cont[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rX_Cont[12]~feeder_combout\ = \u2|X_Cont\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|X_Cont\(12),
	combout => \TOTAL|r2g|rX_Cont[12]~feeder_combout\);

-- Location: LCCOMB_X43_Y8_N2
\TOTAL|r2g|rX_Cont[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rX_Cont[13]~feeder_combout\ = \u2|X_Cont\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|X_Cont\(13),
	combout => \TOTAL|r2g|rX_Cont[13]~feeder_combout\);

-- Location: LCCOMB_X43_Y8_N0
\TOTAL|r2g|rX_Cont[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rX_Cont[14]~feeder_combout\ = \u2|X_Cont\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|X_Cont\(14),
	combout => \TOTAL|r2g|rX_Cont[14]~feeder_combout\);

-- Location: LCCOMB_X45_Y8_N10
\TOTAL|r2g|rX_Cont[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rX_Cont[5]~feeder_combout\ = \u2|X_Cont\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|X_Cont\(5),
	combout => \TOTAL|r2g|rX_Cont[5]~feeder_combout\);

-- Location: LCCOMB_X43_Y8_N30
\TOTAL|r2g|rX_Cont[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rX_Cont[1]~feeder_combout\ = \u2|X_Cont\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|X_Cont\(1),
	combout => \TOTAL|r2g|rX_Cont[1]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N20
\u7|control1|SADDR[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[8]~feeder_combout\ = \u7|mADDR\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(8),
	combout => \u7|control1|SADDR[8]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N16
\u7|control1|SADDR[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[17]~feeder_combout\ = \u7|mADDR\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(17),
	combout => \u7|control1|SADDR[17]~feeder_combout\);

-- Location: LCCOMB_X13_Y12_N2
\u7|control1|SADDR[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[18]~feeder_combout\ = \u7|mADDR\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(18),
	combout => \u7|control1|SADDR[18]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N6
\u7|control1|SADDR[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[19]~feeder_combout\ = \u7|mADDR\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(19),
	combout => \u7|control1|SADDR[19]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N20
\u8|control1|SADDR[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[14]~feeder_combout\ = \u8|mADDR\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(14),
	combout => \u8|control1|SADDR[14]~feeder_combout\);

-- Location: LCCOMB_X53_Y9_N6
\TOTAL|r2g|rRed[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rRed[8]~feeder_combout\ = \u3|rRed\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|rRed\(8),
	combout => \TOTAL|r2g|rRed[8]~feeder_combout\);

-- Location: LCCOMB_X47_Y10_N16
\TOTAL|r2g|rY_Cont[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rY_Cont[12]~feeder_combout\ = \u2|Y_Cont\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|Y_Cont\(12),
	combout => \TOTAL|r2g|rY_Cont[12]~feeder_combout\);

-- Location: LCCOMB_X47_Y10_N30
\TOTAL|r2g|rY_Cont[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rY_Cont[14]~feeder_combout\ = \u2|Y_Cont\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|Y_Cont\(14),
	combout => \TOTAL|r2g|rY_Cont[14]~feeder_combout\);

-- Location: LCCOMB_X47_Y10_N8
\TOTAL|r2g|rY_Cont[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rY_Cont[15]~feeder_combout\ = \u2|Y_Cont\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|Y_Cont\(15),
	combout => \TOTAL|r2g|rY_Cont[15]~feeder_combout\);

-- Location: LCCOMB_X57_Y10_N0
\u3|wData1_d1[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData1_d1[0]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(12),
	combout => \u3|wData1_d1[0]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N8
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N24
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N16
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N12
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N20
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N28
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N6
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N18
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N2
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N0
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N4
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N30
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N16
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N0
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N0
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N26
\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N16
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N30
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N28
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N26
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N12
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N12
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N30
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N18
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N26
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N26
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N0
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N8
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N20
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\);

-- Location: LCCOMB_X60_Y26_N10
\u9|u0|SD[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[10]~feeder_combout\ = \u9|mI2C_DATA\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|mI2C_DATA\(10),
	combout => \u9|u0|SD[10]~feeder_combout\);

-- Location: LCCOMB_X60_Y26_N2
\u9|u0|SD[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[16]~feeder_combout\ = \u9|mI2C_DATA\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|mI2C_DATA\(16),
	combout => \u9|u0|SD[16]~feeder_combout\);

-- Location: LCCOMB_X60_Y26_N20
\u9|u0|SD[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[19]~feeder_combout\ = \u9|mI2C_DATA\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|mI2C_DATA\(19),
	combout => \u9|u0|SD[19]~feeder_combout\);

-- Location: LCCOMB_X60_Y26_N16
\u9|u0|SD[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[11]~feeder_combout\ = \u9|mI2C_DATA\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|mI2C_DATA\(11),
	combout => \u9|u0|SD[11]~feeder_combout\);

-- Location: LCCOMB_X60_Y26_N4
\u9|u0|SD[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[14]~feeder_combout\ = \u9|mI2C_DATA\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|mI2C_DATA\(14),
	combout => \u9|u0|SD[14]~feeder_combout\);

-- Location: LCCOMB_X60_Y26_N6
\u9|u0|SD[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[6]~feeder_combout\ = \u9|mI2C_DATA\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|mI2C_DATA\(6),
	combout => \u9|u0|SD[6]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N12
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\);

-- Location: LCCOMB_X13_Y15_N22
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N10
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N28
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N4
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N26
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N6
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N4
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\);

-- Location: LCCOMB_X15_Y7_N10
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~feeder_combout\);

-- Location: LCCOMB_X47_Y10_N12
\TOTAL|r2g|oY_Cont[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oY_Cont[14]~feeder_combout\ = \TOTAL|r2g|rY_Cont\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rY_Cont\(14),
	combout => \TOTAL|r2g|oY_Cont[14]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N8
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N0
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N24
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N0
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N24
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N6
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N26
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\);

-- Location: LCCOMB_X54_Y10_N6
\TOTAL|r2g|oY_Cont[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oY_Cont[1]~feeder_combout\ = \TOTAL|r2g|rY_Cont\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rY_Cont\(1),
	combout => \TOTAL|r2g|oY_Cont[1]~feeder_combout\);

-- Location: LCCOMB_X54_Y10_N20
\TOTAL|r2g|oY_Cont[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oY_Cont[0]~feeder_combout\ = \TOTAL|r2g|rY_Cont\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rY_Cont\(0),
	combout => \TOTAL|r2g|oY_Cont[0]~feeder_combout\);

-- Location: LCCOMB_X54_Y10_N10
\TOTAL|r2g|oY_Cont[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oY_Cont[2]~feeder_combout\ = \TOTAL|r2g|rY_Cont\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rY_Cont\(2),
	combout => \TOTAL|r2g|oY_Cont[2]~feeder_combout\);

-- Location: LCCOMB_X54_Y10_N30
\TOTAL|r2g|oY_Cont[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oY_Cont[3]~feeder_combout\ = \TOTAL|r2g|rY_Cont\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rY_Cont\(3),
	combout => \TOTAL|r2g|oY_Cont[3]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N22
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N6
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout\);

-- Location: LCCOMB_X43_Y8_N26
\TOTAL|r2g|oX_Cont[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oX_Cont[15]~feeder_combout\ = \TOTAL|r2g|rX_Cont\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rX_Cont\(15),
	combout => \TOTAL|r2g|oX_Cont[15]~feeder_combout\);

-- Location: LCCOMB_X43_Y8_N22
\TOTAL|r2g|oX_Cont[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oX_Cont[14]~feeder_combout\ = \TOTAL|r2g|rX_Cont\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rX_Cont\(14),
	combout => \TOTAL|r2g|oX_Cont[14]~feeder_combout\);

-- Location: LCCOMB_X43_Y8_N12
\TOTAL|r2g|oX_Cont[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oX_Cont[13]~feeder_combout\ = \TOTAL|r2g|rX_Cont\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rX_Cont\(13),
	combout => \TOTAL|r2g|oX_Cont[13]~feeder_combout\);

-- Location: LCCOMB_X45_Y8_N28
\TOTAL|r2g|oX_Cont[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oX_Cont[11]~feeder_combout\ = \TOTAL|r2g|rX_Cont\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rX_Cont\(11),
	combout => \TOTAL|r2g|oX_Cont[11]~feeder_combout\);

-- Location: LCCOMB_X45_Y8_N12
\TOTAL|r2g|oX_Cont[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oX_Cont[10]~feeder_combout\ = \TOTAL|r2g|rX_Cont\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rX_Cont\(10),
	combout => \TOTAL|r2g|oX_Cont[10]~feeder_combout\);

-- Location: LCCOMB_X45_Y8_N24
\TOTAL|r2g|oX_Cont[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oX_Cont[5]~feeder_combout\ = \TOTAL|r2g|rX_Cont\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rX_Cont\(5),
	combout => \TOTAL|r2g|oX_Cont[5]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N0
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N8
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N20
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N14
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N0
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N0
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N10
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N10
\TOTAL|T1|h1|ram_rtl_0_bypass[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[11]~feeder_combout\ = \TOTAL|T1|h1|ram~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|h1|ram~13_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[11]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N16
\TOTAL|T1|h1|ram_rtl_0_bypass[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[13]~feeder_combout\ = \TOTAL|T1|h1|ram~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|ram~14_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[13]~feeder_combout\);

-- Location: LCCOMB_X23_Y10_N10
\TOTAL|T1|h1|ram_rtl_0_bypass[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[31]~feeder_combout\ = \TOTAL|T1|h1|ram~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|h1|ram~16_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[31]~feeder_combout\);

-- Location: LCCOMB_X15_Y8_N12
\u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N30
\u8|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[2]~2_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(2),
	regout => \u7|mDATAOUT\(2));

-- Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[3]~3_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(3),
	regout => \u7|mDATAOUT\(3));

-- Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[4]~4_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(4),
	regout => \u7|mDATAOUT\(4));

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[5]~5_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(5),
	regout => \u7|mDATAOUT\(5));

-- Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[6]~6_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(6),
	regout => \u7|mDATAOUT\(6));

-- Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[7]~7_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(7),
	regout => \u7|mDATAOUT\(7));

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[8]~8_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(8),
	regout => \u7|mDATAOUT\(8));

-- Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[9]~9_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(9),
	regout => \u7|mDATAOUT\(9));

-- Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[10]~10_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(10),
	regout => \u7|mDATAOUT\(10));

-- Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[11]~11_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(11),
	regout => \u7|mDATAOUT\(11));

-- Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[12]~12_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(12),
	regout => \u7|mDATAOUT\(12));

-- Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[13]~13_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(13),
	regout => \u7|mDATAOUT\(13));

-- Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[14]~14_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(14),
	regout => \u7|mDATAOUT\(14));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[2]~2_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(18),
	regout => \u8|mDATAOUT\(2));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[3]~3_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(19),
	regout => \u8|mDATAOUT\(3));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[4]~4_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(20),
	regout => \u8|mDATAOUT\(4));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[5]~5_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(21),
	regout => \u8|mDATAOUT\(5));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[6]~6_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(22),
	regout => \u8|mDATAOUT\(6));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[7]~7_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(23),
	regout => \u8|mDATAOUT\(7));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[8]~8_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(24),
	regout => \u8|mDATAOUT\(8));

-- Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[9]~9_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(25),
	regout => \u8|mDATAOUT\(9));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[12]~12_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(28),
	regout => \u8|mDATAOUT\(12));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[13]~13_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(29),
	regout => \u8|mDATAOUT\(13));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[14]~14_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(30),
	regout => \u8|mDATAOUT\(14));

-- Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(0),
	regout => rCCD_DATA(11));

-- Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(1),
	regout => rCCD_DATA(10));

-- Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(2),
	regout => rCCD_DATA(9));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(3),
	regout => rCCD_DATA(8));

-- Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(4),
	regout => rCCD_DATA(7));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(5),
	regout => rCCD_DATA(6));

-- Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(6),
	regout => rCCD_DATA(5));

-- Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(7),
	regout => rCCD_DATA(4));

-- Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(8),
	regout => rCCD_DATA(3));

-- Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(9),
	regout => rCCD_DATA(2));

-- Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(10),
	regout => rCCD_DATA(1));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(11),
	regout => rCCD_DATA(0));

-- Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(17),
	regout => rCCD_LVAL);

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	inclk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(18),
	regout => rCCD_FVAL);

-- Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|u0|ALT_INV_SDO~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_1(19),
	combout => \GPIO_1[19]~30\);

-- Location: LCCOMB_X18_Y11_N18
\u7|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~8_combout\ = (\u7|ST\(4) & (\u7|Add4~7\ $ (GND))) # (!\u7|ST\(4) & (!\u7|Add4~7\ & VCC))
-- \u7|Add4~9\ = CARRY((\u7|ST\(4) & !\u7|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(4),
	datad => VCC,
	cin => \u7|Add4~7\,
	combout => \u7|Add4~8_combout\,
	cout => \u7|Add4~9\);

-- Location: LCCOMB_X18_Y11_N20
\u7|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~10_combout\ = (\u7|ST\(5) & (!\u7|Add4~9\)) # (!\u7|ST\(5) & ((\u7|Add4~9\) # (GND)))
-- \u7|Add4~11\ = CARRY((!\u7|Add4~9\) # (!\u7|ST\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(5),
	datad => VCC,
	cin => \u7|Add4~9\,
	combout => \u7|Add4~10_combout\,
	cout => \u7|Add4~11\);

-- Location: LCCOMB_X19_Y11_N22
\u7|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector6~0_combout\ = (\u7|Add4~10_combout\ & ((\u7|ST\(1)) # (!\u7|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(1),
	datac => \u7|Add4~10_combout\,
	datad => \u7|Equal5~2_combout\,
	combout => \u7|Selector6~0_combout\);

-- Location: LCFF_X19_Y11_N23
\u7|ST[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(5));

-- Location: LCCOMB_X19_Y11_N0
\u7|Equal5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal5~1_combout\ = (!\u7|ST\(5) & !\u7|ST\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(5),
	datad => \u7|ST\(7),
	combout => \u7|Equal5~1_combout\);

-- Location: LCCOMB_X18_Y11_N22
\u7|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~12_combout\ = (\u7|ST\(6) & (\u7|Add4~11\ $ (GND))) # (!\u7|ST\(6) & (!\u7|Add4~11\ & VCC))
-- \u7|Add4~13\ = CARRY((\u7|ST\(6) & !\u7|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(6),
	datad => VCC,
	cin => \u7|Add4~11\,
	combout => \u7|Add4~12_combout\,
	cout => \u7|Add4~13\);

-- Location: LCCOMB_X19_Y11_N12
\u7|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector5~0_combout\ = (\u7|Add4~12_combout\ & ((\u7|ST\(1)) # (!\u7|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Equal5~2_combout\,
	datac => \u7|ST\(1),
	datad => \u7|Add4~12_combout\,
	combout => \u7|Selector5~0_combout\);

-- Location: LCFF_X19_Y11_N13
\u7|ST[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(6));

-- Location: LCCOMB_X18_Y11_N24
\u7|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~14_combout\ = (\u7|ST\(7) & (!\u7|Add4~13\)) # (!\u7|ST\(7) & ((\u7|Add4~13\) # (GND)))
-- \u7|Add4~15\ = CARRY((!\u7|Add4~13\) # (!\u7|ST\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(7),
	datad => VCC,
	cin => \u7|Add4~13\,
	combout => \u7|Add4~14_combout\,
	cout => \u7|Add4~15\);

-- Location: LCCOMB_X18_Y11_N26
\u7|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~16_combout\ = (\u7|ST\(8) & (\u7|Add4~15\ $ (GND))) # (!\u7|ST\(8) & (!\u7|Add4~15\ & VCC))
-- \u7|Add4~17\ = CARRY((\u7|ST\(8) & !\u7|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(8),
	datad => VCC,
	cin => \u7|Add4~15\,
	combout => \u7|Add4~16_combout\,
	cout => \u7|Add4~17\);

-- Location: LCCOMB_X18_Y11_N28
\u7|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~18_combout\ = \u7|ST\(9) $ (\u7|Add4~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(9),
	cin => \u7|Add4~17\,
	combout => \u7|Add4~18_combout\);

-- Location: LCCOMB_X19_Y11_N8
\u7|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector2~0_combout\ = (\u7|Add4~18_combout\ & ((\u7|ST\(1)) # (!\u7|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(1),
	datab => \u7|Equal5~2_combout\,
	datad => \u7|Add4~18_combout\,
	combout => \u7|Selector2~0_combout\);

-- Location: LCFF_X19_Y11_N9
\u7|ST[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(9));

-- Location: LCCOMB_X18_Y11_N16
\u7|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~6_combout\ = (\u7|ST\(3) & (!\u7|Add4~5\)) # (!\u7|ST\(3) & ((\u7|Add4~5\) # (GND)))
-- \u7|Add4~7\ = CARRY((!\u7|Add4~5\) # (!\u7|ST\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(3),
	datad => VCC,
	cin => \u7|Add4~5\,
	combout => \u7|Add4~6_combout\,
	cout => \u7|Add4~7\);

-- Location: LCCOMB_X19_Y11_N6
\u7|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector8~0_combout\ = (!\u7|Equal6~0_combout\ & (\u7|Add4~6_combout\ & ((!\u7|Equal7~1_combout\) # (!\u7|ST\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal6~0_combout\,
	datab => \u7|ST\(8),
	datac => \u7|Equal7~1_combout\,
	datad => \u7|Add4~6_combout\,
	combout => \u7|Selector8~0_combout\);

-- Location: LCFF_X19_Y11_N7
\u7|ST[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(3));

-- Location: LCCOMB_X19_Y11_N20
\u7|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal5~0_combout\ = (!\u7|ST\(6) & (!\u7|ST\(4) & (!\u7|ST\(9) & !\u7|ST\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(6),
	datab => \u7|ST\(4),
	datac => \u7|ST\(9),
	datad => \u7|ST\(3),
	combout => \u7|Equal5~0_combout\);

-- Location: LCCOMB_X19_Y11_N14
\u7|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal6~0_combout\ = (\u7|Equal6~0_RESYN92_BDD93\ & (\u7|Equal5~1_combout\ & (\u7|Equal5~0_combout\ & !\u7|ST\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal6~0_RESYN92_BDD93\,
	datab => \u7|Equal5~1_combout\,
	datac => \u7|Equal5~0_combout\,
	datad => \u7|ST\(2),
	combout => \u7|Equal6~0_combout\);

-- Location: LCCOMB_X10_Y14_N22
\u7|control1|init_timer[0]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[0]~45_combout\ = \u7|control1|LessThan0~3_combout\ $ (\u7|control1|init_timer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|LessThan0~3_combout\,
	datac => \u7|control1|init_timer\(0),
	combout => \u7|control1|init_timer[0]~45_combout\);

-- Location: LCFF_X10_Y14_N23
\u7|control1|init_timer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(0));

-- Location: LCCOMB_X9_Y14_N4
\u7|control1|init_timer[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[2]~17_combout\ = (\u7|control1|init_timer\(2) & (!\u7|control1|init_timer[1]~16\)) # (!\u7|control1|init_timer\(2) & ((\u7|control1|init_timer[1]~16\) # (GND)))
-- \u7|control1|init_timer[2]~18\ = CARRY((!\u7|control1|init_timer[1]~16\) # (!\u7|control1|init_timer\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(2),
	datad => VCC,
	cin => \u7|control1|init_timer[1]~16\,
	combout => \u7|control1|init_timer[2]~17_combout\,
	cout => \u7|control1|init_timer[2]~18\);

-- Location: LCCOMB_X9_Y14_N16
\u7|control1|init_timer[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[8]~29_combout\ = (\u7|control1|init_timer\(8) & (!\u7|control1|init_timer[7]~28\)) # (!\u7|control1|init_timer\(8) & ((\u7|control1|init_timer[7]~28\) # (GND)))
-- \u7|control1|init_timer[8]~30\ = CARRY((!\u7|control1|init_timer[7]~28\) # (!\u7|control1|init_timer\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(8),
	datad => VCC,
	cin => \u7|control1|init_timer[7]~28\,
	combout => \u7|control1|init_timer[8]~29_combout\,
	cout => \u7|control1|init_timer[8]~30\);

-- Location: LCFF_X9_Y14_N17
\u7|control1|init_timer[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[8]~29_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(8));

-- Location: LCCOMB_X9_Y14_N10
\u7|control1|init_timer[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[5]~23_combout\ = (\u7|control1|init_timer\(5) & (\u7|control1|init_timer[4]~22\ $ (GND))) # (!\u7|control1|init_timer\(5) & (!\u7|control1|init_timer[4]~22\ & VCC))
-- \u7|control1|init_timer[5]~24\ = CARRY((\u7|control1|init_timer\(5) & !\u7|control1|init_timer[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(5),
	datad => VCC,
	cin => \u7|control1|init_timer[4]~22\,
	combout => \u7|control1|init_timer[5]~23_combout\,
	cout => \u7|control1|init_timer[5]~24\);

-- Location: LCFF_X9_Y14_N11
\u7|control1|init_timer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[5]~23_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(5));

-- Location: LCCOMB_X10_Y14_N28
\u7|control1|LOAD_MODE~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~2_combout\ = (!\u7|control1|init_timer\(6) & (!\u7|control1|init_timer\(4) & !\u7|control1|init_timer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(6),
	datac => \u7|control1|init_timer\(4),
	datad => \u7|control1|init_timer\(5),
	combout => \u7|control1|LOAD_MODE~2_combout\);

-- Location: LCCOMB_X9_Y14_N6
\u7|control1|init_timer[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[3]~19_combout\ = (\u7|control1|init_timer\(3) & (\u7|control1|init_timer[2]~18\ $ (GND))) # (!\u7|control1|init_timer\(3) & (!\u7|control1|init_timer[2]~18\ & VCC))
-- \u7|control1|init_timer[3]~20\ = CARRY((\u7|control1|init_timer\(3) & !\u7|control1|init_timer[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(3),
	datad => VCC,
	cin => \u7|control1|init_timer[2]~18\,
	combout => \u7|control1|init_timer[3]~19_combout\,
	cout => \u7|control1|init_timer[3]~20\);

-- Location: LCFF_X9_Y14_N7
\u7|control1|init_timer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[3]~19_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(3));

-- Location: LCCOMB_X10_Y14_N12
\u7|control1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan0~0_combout\ = (!\u7|control1|init_timer\(1) & (!\u7|control1|init_timer\(2) & !\u7|control1|init_timer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(1),
	datac => \u7|control1|init_timer\(2),
	datad => \u7|control1|init_timer\(0),
	combout => \u7|control1|LessThan0~0_combout\);

-- Location: LCCOMB_X10_Y14_N24
\u7|control1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan0~1_combout\ = ((\u7|control1|LOAD_MODE~2_combout\ & ((\u7|control1|LessThan0~0_combout\) # (!\u7|control1|init_timer\(3))))) # (!\u7|control1|init_timer\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(7),
	datab => \u7|control1|LOAD_MODE~2_combout\,
	datac => \u7|control1|init_timer\(3),
	datad => \u7|control1|LessThan0~0_combout\,
	combout => \u7|control1|LessThan0~1_combout\);

-- Location: LCCOMB_X9_Y14_N24
\u7|control1|init_timer[12]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[12]~37_combout\ = (\u7|control1|init_timer\(12) & (!\u7|control1|init_timer[11]~36\)) # (!\u7|control1|init_timer\(12) & ((\u7|control1|init_timer[11]~36\) # (GND)))
-- \u7|control1|init_timer[12]~38\ = CARRY((!\u7|control1|init_timer[11]~36\) # (!\u7|control1|init_timer\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(12),
	datad => VCC,
	cin => \u7|control1|init_timer[11]~36\,
	combout => \u7|control1|init_timer[12]~37_combout\,
	cout => \u7|control1|init_timer[12]~38\);

-- Location: LCFF_X9_Y14_N25
\u7|control1|init_timer[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[12]~37_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(12));

-- Location: LCCOMB_X9_Y14_N20
\u7|control1|init_timer[10]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[10]~33_combout\ = (\u7|control1|init_timer\(10) & (!\u7|control1|init_timer[9]~32\)) # (!\u7|control1|init_timer\(10) & ((\u7|control1|init_timer[9]~32\) # (GND)))
-- \u7|control1|init_timer[10]~34\ = CARRY((!\u7|control1|init_timer[9]~32\) # (!\u7|control1|init_timer\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(10),
	datad => VCC,
	cin => \u7|control1|init_timer[9]~32\,
	combout => \u7|control1|init_timer[10]~33_combout\,
	cout => \u7|control1|init_timer[10]~34\);

-- Location: LCFF_X9_Y14_N21
\u7|control1|init_timer[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[10]~33_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(10));

-- Location: LCCOMB_X10_Y14_N2
\u7|control1|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan1~0_combout\ = (\u7|control1|init_timer\(12) & (\u7|control1|init_timer\(10) & \u7|control1|init_timer\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(12),
	datac => \u7|control1|init_timer\(10),
	datad => \u7|control1|init_timer\(11),
	combout => \u7|control1|LessThan1~0_combout\);

-- Location: LCCOMB_X10_Y14_N8
\u7|control1|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan0~2_combout\ = (((!\u7|control1|init_timer\(8) & \u7|control1|LessThan0~1_combout\)) # (!\u7|control1|LessThan1~0_combout\)) # (!\u7|control1|init_timer\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(9),
	datab => \u7|control1|init_timer\(8),
	datac => \u7|control1|LessThan0~1_combout\,
	datad => \u7|control1|LessThan1~0_combout\,
	combout => \u7|control1|LessThan0~2_combout\);

-- Location: LCCOMB_X9_Y14_N28
\u7|control1|init_timer[14]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[14]~41_combout\ = (\u7|control1|init_timer\(14) & (!\u7|control1|init_timer[13]~40\)) # (!\u7|control1|init_timer\(14) & ((\u7|control1|init_timer[13]~40\) # (GND)))
-- \u7|control1|init_timer[14]~42\ = CARRY((!\u7|control1|init_timer[13]~40\) # (!\u7|control1|init_timer\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(14),
	datad => VCC,
	cin => \u7|control1|init_timer[13]~40\,
	combout => \u7|control1|init_timer[14]~41_combout\,
	cout => \u7|control1|init_timer[14]~42\);

-- Location: LCCOMB_X9_Y14_N30
\u7|control1|init_timer[15]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[15]~43_combout\ = \u7|control1|init_timer[14]~42\ $ (!\u7|control1|init_timer\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|control1|init_timer\(15),
	cin => \u7|control1|init_timer[14]~42\,
	combout => \u7|control1|init_timer[15]~43_combout\);

-- Location: LCFF_X9_Y14_N31
\u7|control1|init_timer[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[15]~43_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(15));

-- Location: LCCOMB_X9_Y14_N0
\u7|control1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan0~3_combout\ = (!\u7|control1|init_timer\(15) & (((!\u7|control1|init_timer\(13) & \u7|control1|LessThan0~2_combout\)) # (!\u7|control1|init_timer\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(14),
	datab => \u7|control1|init_timer\(13),
	datac => \u7|control1|LessThan0~2_combout\,
	datad => \u7|control1|init_timer\(15),
	combout => \u7|control1|LessThan0~3_combout\);

-- Location: LCFF_X9_Y14_N5
\u7|control1|init_timer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[2]~17_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(2));

-- Location: LCCOMB_X9_Y14_N8
\u7|control1|init_timer[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[4]~21_combout\ = (\u7|control1|init_timer\(4) & (!\u7|control1|init_timer[3]~20\)) # (!\u7|control1|init_timer\(4) & ((\u7|control1|init_timer[3]~20\) # (GND)))
-- \u7|control1|init_timer[4]~22\ = CARRY((!\u7|control1|init_timer[3]~20\) # (!\u7|control1|init_timer\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(4),
	datad => VCC,
	cin => \u7|control1|init_timer[3]~20\,
	combout => \u7|control1|init_timer[4]~21_combout\,
	cout => \u7|control1|init_timer[4]~22\);

-- Location: LCFF_X9_Y14_N9
\u7|control1|init_timer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[4]~21_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(4));

-- Location: LCCOMB_X9_Y14_N12
\u7|control1|init_timer[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[6]~25_combout\ = (\u7|control1|init_timer\(6) & (!\u7|control1|init_timer[5]~24\)) # (!\u7|control1|init_timer\(6) & ((\u7|control1|init_timer[5]~24\) # (GND)))
-- \u7|control1|init_timer[6]~26\ = CARRY((!\u7|control1|init_timer[5]~24\) # (!\u7|control1|init_timer\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(6),
	datad => VCC,
	cin => \u7|control1|init_timer[5]~24\,
	combout => \u7|control1|init_timer[6]~25_combout\,
	cout => \u7|control1|init_timer[6]~26\);

-- Location: LCCOMB_X9_Y14_N14
\u7|control1|init_timer[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[7]~27_combout\ = (\u7|control1|init_timer\(7) & (\u7|control1|init_timer[6]~26\ $ (GND))) # (!\u7|control1|init_timer\(7) & (!\u7|control1|init_timer[6]~26\ & VCC))
-- \u7|control1|init_timer[7]~28\ = CARRY((\u7|control1|init_timer\(7) & !\u7|control1|init_timer[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(7),
	datad => VCC,
	cin => \u7|control1|init_timer[6]~26\,
	combout => \u7|control1|init_timer[7]~27_combout\,
	cout => \u7|control1|init_timer[7]~28\);

-- Location: LCFF_X9_Y14_N15
\u7|control1|init_timer[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[7]~27_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(7));

-- Location: LCCOMB_X9_Y14_N18
\u7|control1|init_timer[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[9]~31_combout\ = (\u7|control1|init_timer\(9) & (\u7|control1|init_timer[8]~30\ $ (GND))) # (!\u7|control1|init_timer\(9) & (!\u7|control1|init_timer[8]~30\ & VCC))
-- \u7|control1|init_timer[9]~32\ = CARRY((\u7|control1|init_timer\(9) & !\u7|control1|init_timer[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(9),
	datad => VCC,
	cin => \u7|control1|init_timer[8]~30\,
	combout => \u7|control1|init_timer[9]~31_combout\,
	cout => \u7|control1|init_timer[9]~32\);

-- Location: LCFF_X9_Y14_N19
\u7|control1|init_timer[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[9]~31_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(9));

-- Location: LCCOMB_X9_Y14_N22
\u7|control1|init_timer[11]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[11]~35_combout\ = (\u7|control1|init_timer\(11) & (\u7|control1|init_timer[10]~34\ $ (GND))) # (!\u7|control1|init_timer\(11) & (!\u7|control1|init_timer[10]~34\ & VCC))
-- \u7|control1|init_timer[11]~36\ = CARRY((\u7|control1|init_timer\(11) & !\u7|control1|init_timer[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(11),
	datad => VCC,
	cin => \u7|control1|init_timer[10]~34\,
	combout => \u7|control1|init_timer[11]~35_combout\,
	cout => \u7|control1|init_timer[11]~36\);

-- Location: LCFF_X9_Y14_N23
\u7|control1|init_timer[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[11]~35_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(11));

-- Location: LCCOMB_X9_Y14_N26
\u7|control1|init_timer[13]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|init_timer[13]~39_combout\ = (\u7|control1|init_timer\(13) & (\u7|control1|init_timer[12]~38\ $ (GND))) # (!\u7|control1|init_timer\(13) & (!\u7|control1|init_timer[12]~38\ & VCC))
-- \u7|control1|init_timer[13]~40\ = CARRY((\u7|control1|init_timer\(13) & !\u7|control1|init_timer[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|init_timer\(13),
	datad => VCC,
	cin => \u7|control1|init_timer[12]~38\,
	combout => \u7|control1|init_timer[13]~39_combout\,
	cout => \u7|control1|init_timer[13]~40\);

-- Location: LCFF_X9_Y14_N27
\u7|control1|init_timer[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[13]~39_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(13));

-- Location: LCFF_X9_Y14_N29
\u7|control1|init_timer[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[14]~41_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(14));

-- Location: LCCOMB_X10_Y14_N14
\u7|control1|PRECHARGE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|PRECHARGE~0_combout\ = (\u7|control1|init_timer\(6) & (\u7|control1|init_timer\(8) & \u7|control1|init_timer\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(6),
	datab => \u7|control1|init_timer\(8),
	datad => \u7|control1|init_timer\(7),
	combout => \u7|control1|PRECHARGE~0_combout\);

-- Location: LCCOMB_X11_Y14_N30
\u7|control1|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan1~1_combout\ = ((!\u7|control1|init_timer\(9) & !\u7|control1|PRECHARGE~0_combout\)) # (!\u7|control1|LessThan1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|LessThan1~0_combout\,
	datac => \u7|control1|init_timer\(9),
	datad => \u7|control1|PRECHARGE~0_combout\,
	combout => \u7|control1|LessThan1~1_combout\);

-- Location: LCCOMB_X10_Y14_N18
\u7|control1|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LessThan1~2_combout\ = (!\u7|control1|init_timer\(15) & (((!\u7|control1|init_timer\(13) & \u7|control1|LessThan1~1_combout\)) # (!\u7|control1|init_timer\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(13),
	datab => \u7|control1|init_timer\(14),
	datac => \u7|control1|init_timer\(15),
	datad => \u7|control1|LessThan1~1_combout\,
	combout => \u7|control1|LessThan1~2_combout\);

-- Location: LCCOMB_X11_Y14_N22
\u7|control1|INIT_REQ~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|INIT_REQ~feeder_combout\ = \u7|control1|LessThan1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|control1|LessThan1~2_combout\,
	combout => \u7|control1|INIT_REQ~feeder_combout\);

-- Location: LCFF_X11_Y14_N23
\u7|control1|INIT_REQ\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|INIT_REQ~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|INIT_REQ~regout\);

-- Location: LCCOMB_X15_Y11_N22
\u7|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector0~0_combout\ = (!\u7|Equal2~0_combout\ & (((\u7|ST\(1)) # (!\u7|ST\(0))) # (!\u7|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal5~2_combout\,
	datab => \u7|Equal2~0_combout\,
	datac => \u7|ST\(0),
	datad => \u7|ST\(1),
	combout => \u7|Selector0~0_combout\);

-- Location: LCCOMB_X16_Y11_N24
\u7|CMD[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|CMD[1]~0_combout\ = (\u7|Pre_WR~regout\ & ((\u7|Pre_RD~regout\) # ((!\u7|mRD~regout\)))) # (!\u7|Pre_WR~regout\ & (!\u7|mWR~regout\ & ((\u7|Pre_RD~regout\) # (!\u7|mRD~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Pre_WR~regout\,
	datab => \u7|Pre_RD~regout\,
	datac => \u7|mWR~regout\,
	datad => \u7|mRD~regout\,
	combout => \u7|CMD[1]~0_combout\);

-- Location: LCCOMB_X15_Y11_N6
\u7|CMD[1]~2_RESYN148\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|CMD[1]~2_RESYN148_BDD149\ = (!\u7|ST\(1) & ((\u7|control1|CMD_ACK~regout\) # (!\u7|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|CMD_ACK~regout\,
	datac => \u7|ST\(0),
	datad => \u7|ST\(1),
	combout => \u7|CMD[1]~2_RESYN148_BDD149\);

-- Location: LCCOMB_X15_Y11_N12
\u7|CMD[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|CMD[1]~2_combout\ = (\u7|Equal5~2_combout\ & (\u7|CMD[1]~2_RESYN148_BDD149\ & ((\u7|ST\(0)) # (!\u7|CMD[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal5~2_combout\,
	datab => \u7|CMD[1]~0_combout\,
	datac => \u7|ST\(0),
	datad => \u7|CMD[1]~2_RESYN148_BDD149\,
	combout => \u7|CMD[1]~2_combout\);

-- Location: LCFF_X15_Y11_N23
\u7|CMD[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector0~0_combout\,
	ena => \u7|CMD[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|CMD\(1));

-- Location: LCCOMB_X15_Y11_N0
\u7|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector1~0_combout\ = (\u7|Equal2~0_combout\ & (((\u7|ST\(1)) # (!\u7|ST\(0))) # (!\u7|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal5~2_combout\,
	datab => \u7|Equal2~0_combout\,
	datac => \u7|ST\(0),
	datad => \u7|ST\(1),
	combout => \u7|Selector1~0_combout\);

-- Location: LCFF_X15_Y11_N1
\u7|CMD[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector1~0_combout\,
	ena => \u7|CMD[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|CMD\(0));

-- Location: LCCOMB_X15_Y13_N6
\u7|control1|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|Equal2~0_combout\ = (\u7|CMD\(1) & !\u7|CMD\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|CMD\(1),
	datad => \u7|CMD\(0),
	combout => \u7|control1|Equal2~0_combout\);

-- Location: LCFF_X15_Y13_N7
\u7|control1|WRITEA\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|WRITEA~regout\);

-- Location: LCCOMB_X11_Y13_N26
\u7|command1|do_writea~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|do_writea~0_combout\ = (\u7|command1|always0~0_combout\ & (!\u7|control1|INIT_REQ~regout\ & (!\u7|command1|do_writea~regout\ & \u7|control1|WRITEA~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|always0~0_combout\,
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u7|command1|do_writea~regout\,
	datad => \u7|control1|WRITEA~regout\,
	combout => \u7|command1|do_writea~0_combout\);

-- Location: LCFF_X11_Y13_N27
\u7|command1|do_writea\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|do_writea~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_writea~regout\);

-- Location: LCCOMB_X10_Y14_N4
\u7|control1|LOAD_MODE~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~3_combout\ = (\u7|control1|init_timer\(7) & (\u7|control1|init_timer\(9) & (\u7|control1|init_timer\(3) & !\u7|control1|init_timer\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(7),
	datab => \u7|control1|init_timer\(9),
	datac => \u7|control1|init_timer\(3),
	datad => \u7|control1|init_timer\(8),
	combout => \u7|control1|LOAD_MODE~3_combout\);

-- Location: LCCOMB_X10_Y14_N20
\u7|control1|LOAD_MODE~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~4_combout\ = (\u7|control1|LOAD_MODE~3_combout\ & (!\u7|control1|init_timer\(2) & \u7|control1|LOAD_MODE~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|LOAD_MODE~3_combout\,
	datac => \u7|control1|init_timer\(2),
	datad => \u7|control1|LOAD_MODE~2_combout\,
	combout => \u7|control1|LOAD_MODE~4_combout\);

-- Location: LCFF_X9_Y14_N13
\u7|control1|init_timer[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|init_timer[6]~25_combout\,
	ena => \u7|control1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|init_timer\(6));

-- Location: LCCOMB_X10_Y14_N0
\u7|control1|always3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always3~1_combout\ = (\u7|control1|init_timer\(4) & (\u7|control1|init_timer\(5) & (\u7|control1|init_timer\(6) $ (!\u7|control1|init_timer\(2))))) # (!\u7|control1|init_timer\(4) & (\u7|control1|init_timer\(6) & (\u7|control1|init_timer\(2) 
-- $ (\u7|control1|init_timer\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(4),
	datab => \u7|control1|init_timer\(6),
	datac => \u7|control1|init_timer\(2),
	datad => \u7|control1|init_timer\(5),
	combout => \u7|control1|always3~1_combout\);

-- Location: LCCOMB_X10_Y14_N30
\u7|control1|always3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always3~2_combout\ = (\u7|control1|init_timer\(4) & (!\u7|control1|init_timer\(6) & (!\u7|control1|init_timer\(2)))) # (!\u7|control1|init_timer\(4) & (\u7|control1|init_timer\(2) & (\u7|control1|init_timer\(6) $ 
-- (\u7|control1|init_timer\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(4),
	datab => \u7|control1|init_timer\(6),
	datac => \u7|control1|init_timer\(2),
	datad => \u7|control1|init_timer\(5),
	combout => \u7|control1|always3~2_combout\);

-- Location: LCCOMB_X10_Y14_N26
\u7|control1|always3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always3~3_combout\ = (\u7|control1|init_timer\(3) & (\u7|control1|always3~1_combout\ & (\u7|control1|always3~0_combout\ $ (\u7|control1|always3~2_combout\)))) # (!\u7|control1|init_timer\(3) & (!\u7|control1|always3~0_combout\ & 
-- (\u7|control1|always3~1_combout\ $ (\u7|control1|always3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|always3~0_combout\,
	datab => \u7|control1|always3~1_combout\,
	datac => \u7|control1|init_timer\(3),
	datad => \u7|control1|always3~2_combout\,
	combout => \u7|control1|always3~3_combout\);

-- Location: LCCOMB_X10_Y14_N16
\u7|control1|LOAD_MODE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~0_combout\ = (!\u7|control1|init_timer\(1) & (\u7|control1|init_timer\(14) & (!\u7|control1|init_timer\(15) & !\u7|control1|init_timer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(1),
	datab => \u7|control1|init_timer\(14),
	datac => \u7|control1|init_timer\(15),
	datad => \u7|control1|init_timer\(0),
	combout => \u7|control1|LOAD_MODE~0_combout\);

-- Location: LCCOMB_X11_Y14_N12
\u7|control1|LOAD_MODE~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~1_combout\ = (\u7|control1|LOAD_MODE~0_combout\ & (!\u7|control1|init_timer\(13) & \u7|control1|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|LOAD_MODE~0_combout\,
	datac => \u7|control1|init_timer\(13),
	datad => \u7|control1|LessThan1~0_combout\,
	combout => \u7|control1|LOAD_MODE~1_combout\);

-- Location: LCCOMB_X11_Y14_N26
\u7|control1|always3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always3~4_combout\ = (\u7|control1|always3~3_combout\ & (\u7|control1|LOAD_MODE~1_combout\ & (\u7|control1|always3~0_combout\ $ (\u7|control1|init_timer\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|always3~0_combout\,
	datab => \u7|control1|always3~3_combout\,
	datac => \u7|control1|init_timer\(9),
	datad => \u7|control1|LOAD_MODE~1_combout\,
	combout => \u7|control1|always3~4_combout\);

-- Location: LCCOMB_X11_Y14_N2
\u7|control1|LOAD_MODE~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|LOAD_MODE~5_combout\ = (\u7|control1|LOAD_MODE~1_combout\ & (!\u7|control1|LessThan1~2_combout\ & (\u7|control1|LOAD_MODE~4_combout\ & !\u7|control1|always3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|LOAD_MODE~1_combout\,
	datab => \u7|control1|LessThan1~2_combout\,
	datac => \u7|control1|LOAD_MODE~4_combout\,
	datad => \u7|control1|always3~4_combout\,
	combout => \u7|control1|LOAD_MODE~5_combout\);

-- Location: LCFF_X11_Y14_N3
\u7|control1|LOAD_MODE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|LOAD_MODE~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|LOAD_MODE~regout\);

-- Location: LCCOMB_X11_Y14_N16
\u7|command1|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~1_combout\ = (!\u7|command1|command_done~regout\ & (!\u7|command1|do_load_mode~regout\ & \u7|control1|LOAD_MODE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_done~regout\,
	datac => \u7|command1|do_load_mode~regout\,
	datad => \u7|control1|LOAD_MODE~regout\,
	combout => \u7|command1|always0~1_combout\);

-- Location: LCFF_X11_Y14_N17
\u7|command1|do_load_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|always0~1_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_load_mode~regout\);

-- Location: LCCOMB_X11_Y12_N6
\u7|command1|rw_flag~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rw_flag~0_combout\ = (!\u7|command1|do_precharge~regout\ & !\u7|command1|do_load_mode~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_precharge~regout\,
	datad => \u7|command1|do_load_mode~regout\,
	combout => \u7|command1|rw_flag~0_combout\);

-- Location: LCCOMB_X11_Y14_N20
\u7|command1|command_delay~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~3_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|command_delay\(4)) # (\u7|command1|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(4),
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u7|command1|always3~0_combout\,
	combout => \u7|command1|command_delay~3_combout\);

-- Location: LCFF_X11_Y14_N21
\u7|command1|command_delay[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(3));

-- Location: LCCOMB_X10_Y12_N0
\u7|command1|command_delay~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~2_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|command_delay\(3)) # (\u7|command1|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|command_delay\(3),
	datac => \u7|control1|INIT_REQ~regout\,
	datad => \u7|command1|always3~0_combout\,
	combout => \u7|command1|command_delay~2_combout\);

-- Location: LCFF_X10_Y12_N1
\u7|command1|command_delay[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(2));

-- Location: LCCOMB_X10_Y12_N4
\u7|command1|command_delay~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~1_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|command_delay\(2)) # (\u7|command1|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|command_delay\(2),
	datac => \u7|control1|INIT_REQ~regout\,
	datad => \u7|command1|always3~0_combout\,
	combout => \u7|command1|command_delay~1_combout\);

-- Location: LCFF_X10_Y12_N5
\u7|command1|command_delay[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(1));

-- Location: LCCOMB_X10_Y12_N10
\u7|command1|command_delay~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_delay~0_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|command_delay\(1)) # (\u7|command1|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|command_delay\(1),
	datac => \u7|control1|INIT_REQ~regout\,
	datad => \u7|command1|always3~0_combout\,
	combout => \u7|command1|command_delay~0_combout\);

-- Location: LCFF_X10_Y12_N11
\u7|command1|command_delay[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_delay~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_delay\(0));

-- Location: LCCOMB_X10_Y12_N8
\u7|command1|command_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|command_done~0_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|always3~0_combout\) # (\u7|command1|command_delay\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|always3~0_combout\,
	datac => \u7|control1|INIT_REQ~regout\,
	datad => \u7|command1|command_delay\(0),
	combout => \u7|command1|command_done~0_combout\);

-- Location: LCFF_X10_Y12_N9
\u7|command1|command_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|command_done~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|command_done~regout\);

-- Location: LCCOMB_X10_Y12_N22
\u7|command1|rp_shift~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift~4_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|rp_shift\(3)) # ((\u7|command1|command_done~regout\ & !\u7|command1|command_delay\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rp_shift\(3),
	datab => \u7|command1|command_done~regout\,
	datac => \u7|control1|INIT_REQ~regout\,
	datad => \u7|command1|command_delay\(0),
	combout => \u7|command1|rp_shift~4_combout\);

-- Location: LCCOMB_X15_Y11_N28
\u7|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal0~0_combout\ = (\u7|ST\(8) & (!\u7|ST\(2) & (\u7|ST\(0) & \u7|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(8),
	datab => \u7|ST\(2),
	datac => \u7|ST\(0),
	datad => \u7|Equal7~0_combout\,
	combout => \u7|Equal0~0_combout\);

-- Location: LCFF_X11_Y12_N15
\u7|PM_STOP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|PM_STOP~regout\);

-- Location: LCCOMB_X10_Y12_N20
\u7|command1|rp_shift[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift[0]~1_combout\ = ((\u7|control1|INIT_REQ~regout\) # (\u7|PM_STOP~regout\)) # (!\u7|command1|rp_shift[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rp_shift[0]~0_combout\,
	datab => \u7|control1|INIT_REQ~regout\,
	datad => \u7|PM_STOP~regout\,
	combout => \u7|command1|rp_shift[0]~1_combout\);

-- Location: LCFF_X10_Y12_N23
\u7|command1|rp_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rp_shift~4_combout\,
	ena => \u7|command1|rp_shift[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rp_shift\(2));

-- Location: LCCOMB_X10_Y12_N2
\u7|command1|rp_shift~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift~3_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|rp_shift\(2)) # ((\u7|command1|command_done~regout\ & !\u7|command1|command_delay\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_done~regout\,
	datab => \u7|command1|rp_shift\(2),
	datac => \u7|control1|INIT_REQ~regout\,
	datad => \u7|command1|command_delay\(0),
	combout => \u7|command1|rp_shift~3_combout\);

-- Location: LCFF_X10_Y12_N3
\u7|command1|rp_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rp_shift~3_combout\,
	ena => \u7|command1|rp_shift[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rp_shift\(1));

-- Location: LCCOMB_X10_Y12_N18
\u7|command1|rp_shift~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_shift~2_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|rp_shift\(1)) # ((!\u7|command1|command_delay\(0) & \u7|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(0),
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u7|command1|command_done~regout\,
	datad => \u7|command1|rp_shift\(1),
	combout => \u7|command1|rp_shift~2_combout\);

-- Location: LCFF_X10_Y12_N19
\u7|command1|rp_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rp_shift~2_combout\,
	ena => \u7|command1|rp_shift[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rp_shift\(0));

-- Location: LCCOMB_X10_Y12_N28
\u7|command1|rp_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rp_done~0_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u7|command1|rp_shift\(0)) # ((!\u7|command1|command_delay\(0) & \u7|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_delay\(0),
	datab => \u7|command1|command_done~regout\,
	datac => \u7|control1|INIT_REQ~regout\,
	datad => \u7|command1|rp_shift\(0),
	combout => \u7|command1|rp_done~0_combout\);

-- Location: LCFF_X10_Y12_N29
\u7|command1|rp_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rp_done~0_combout\,
	ena => \u7|command1|rp_shift[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rp_done~regout\);

-- Location: LCCOMB_X11_Y13_N10
\u7|command1|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~0_combout\ = (!\u7|command1|command_done~regout\ & (!\u7|control1|REF_REQ~regout\ & !\u7|command1|rp_done~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|command_done~regout\,
	datab => \u7|control1|REF_REQ~regout\,
	datac => \u7|command1|rp_done~regout\,
	combout => \u7|command1|always0~0_combout\);

-- Location: LCCOMB_X11_Y13_N0
\u7|command1|do_reada~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|do_reada~0_combout\ = (\u7|control1|READA~regout\ & (!\u7|control1|INIT_REQ~regout\ & (!\u7|command1|do_reada~regout\ & \u7|command1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|READA~regout\,
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|command1|always0~0_combout\,
	combout => \u7|command1|do_reada~0_combout\);

-- Location: LCFF_X11_Y13_N1
\u7|command1|do_reada\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|do_reada~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_reada~regout\);

-- Location: LCCOMB_X11_Y12_N28
\u7|command1|always3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always3~0_combout\ = (\u7|command1|do_refresh~regout\) # ((\u7|command1|do_writea~regout\) # ((\u7|command1|do_reada~regout\) # (!\u7|command1|rw_flag~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_refresh~regout\,
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|rw_flag~0_combout\,
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|always3~0_combout\);

-- Location: LCCOMB_X11_Y13_N18
\u7|command1|REF_ACK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|REF_ACK~0_combout\ = (\u7|command1|do_refresh~regout\ & ((\u7|control1|REF_REQ~regout\) # ((\u7|command1|REF_ACK~regout\ & \u7|command1|always3~0_combout\)))) # (!\u7|command1|do_refresh~regout\ & (((\u7|command1|REF_ACK~regout\ & 
-- \u7|command1|always3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_refresh~regout\,
	datab => \u7|control1|REF_REQ~regout\,
	datac => \u7|command1|REF_ACK~regout\,
	datad => \u7|command1|always3~0_combout\,
	combout => \u7|command1|REF_ACK~0_combout\);

-- Location: LCFF_X11_Y13_N19
\u7|command1|REF_ACK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|REF_ACK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|REF_ACK~regout\);

-- Location: LCCOMB_X11_Y13_N4
\u7|control1|REF_REQ~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|REF_REQ~0_combout\ = (\u7|control1|Equal3~4_combout\) # ((!\u7|command1|REF_ACK~regout\ & (\u7|control1|REF_REQ~regout\ & !\u7|control1|INIT_REQ~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|Equal3~4_combout\,
	datab => \u7|command1|REF_ACK~regout\,
	datac => \u7|control1|REF_REQ~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|control1|REF_REQ~0_combout\);

-- Location: LCFF_X11_Y13_N5
\u7|control1|REF_REQ\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|REF_REQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|REF_REQ~regout\);

-- Location: LCCOMB_X11_Y13_N24
\u7|command1|CM_ACK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|CM_ACK~0_combout\ = (\u7|command1|do_refresh~regout\ & ((\u7|control1|REF_REQ~regout\ & (\u7|command1|CM_ACK~regout\)) # (!\u7|control1|REF_REQ~regout\ & ((\u7|command1|always3~0_combout\))))) # (!\u7|command1|do_refresh~regout\ & 
-- (((\u7|command1|always3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_refresh~regout\,
	datab => \u7|control1|REF_REQ~regout\,
	datac => \u7|command1|CM_ACK~regout\,
	datad => \u7|command1|always3~0_combout\,
	combout => \u7|command1|CM_ACK~0_combout\);

-- Location: LCFF_X11_Y13_N25
\u7|command1|CM_ACK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|CM_ACK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|CM_ACK~regout\);

-- Location: LCCOMB_X15_Y11_N20
\u7|control1|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|always1~0_combout\ = (!\u7|control1|CMD_ACK~regout\ & \u7|command1|CM_ACK~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|control1|CMD_ACK~regout\,
	datad => \u7|command1|CM_ACK~regout\,
	combout => \u7|control1|always1~0_combout\);

-- Location: LCFF_X15_Y11_N21
\u7|control1|CMD_ACK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|CMD_ACK~regout\);

-- Location: LCCOMB_X18_Y11_N4
\u7|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector11~1_combout\ = (\u7|ST\(0) & (\u7|Equal6~0_combout\ & (!\u7|control1|CMD_ACK~regout\))) # (!\u7|ST\(0) & (((!\u7|CMD[1]~0_combout\)) # (!\u7|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(0),
	datab => \u7|Equal6~0_combout\,
	datac => \u7|control1|CMD_ACK~regout\,
	datad => \u7|CMD[1]~0_combout\,
	combout => \u7|Selector11~1_combout\);

-- Location: LCFF_X19_Y11_N17
\u7|ST[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|Selector11~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(0));

-- Location: LCCOMB_X18_Y11_N10
\u7|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~1\ = CARRY(\u7|ST\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(0),
	datad => VCC,
	cout => \u7|Add4~1\);

-- Location: LCCOMB_X18_Y11_N12
\u7|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Add4~2_combout\ = (\u7|ST\(1) & (!\u7|Add4~1\)) # (!\u7|ST\(1) & ((\u7|Add4~1\) # (GND)))
-- \u7|Add4~3\ = CARRY((!\u7|Add4~1\) # (!\u7|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(1),
	datad => VCC,
	cin => \u7|Add4~1\,
	combout => \u7|Add4~2_combout\,
	cout => \u7|Add4~3\);

-- Location: LCCOMB_X18_Y11_N30
\u7|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector10~0_combout\ = (\u7|Equal6~0_combout\ & (\u7|control1|CMD_ACK~regout\ & (\u7|ST\(0)))) # (!\u7|Equal6~0_combout\ & (((\u7|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|CMD_ACK~regout\,
	datab => \u7|Equal6~0_combout\,
	datac => \u7|ST\(0),
	datad => \u7|Add4~2_combout\,
	combout => \u7|Selector10~0_combout\);

-- Location: LCFF_X19_Y11_N25
\u7|ST[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|Selector10~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(1));

-- Location: LCCOMB_X19_Y11_N10
\u7|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector9~0_combout\ = (\u7|Add4~4_combout\ & ((\u7|ST\(1)) # (!\u7|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Add4~4_combout\,
	datac => \u7|ST\(1),
	datad => \u7|Equal5~2_combout\,
	combout => \u7|Selector9~0_combout\);

-- Location: LCCOMB_X22_Y12_N14
\u7|ST[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|ST[2]~feeder_combout\ = \u7|Selector9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|Selector9~0_combout\,
	combout => \u7|ST[2]~feeder_combout\);

-- Location: LCFF_X22_Y12_N15
\u7|ST[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|ST[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(2));

-- Location: LCCOMB_X19_Y11_N26
\u7|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector7~0_combout\ = (\u7|Add4~8_combout\ & ((\u7|ST\(1)) # (!\u7|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(1),
	datab => \u7|Equal5~2_combout\,
	datac => \u7|Add4~8_combout\,
	combout => \u7|Selector7~0_combout\);

-- Location: LCFF_X19_Y11_N27
\u7|ST[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(4));

-- Location: LCCOMB_X19_Y11_N30
\u7|Equal5~2_RESYN84\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal5~2_RESYN84_BDD85\ = (!\u7|ST\(5) & (!\u7|ST\(4) & (!\u7|ST\(7) & !\u7|ST\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(5),
	datab => \u7|ST\(4),
	datac => \u7|ST\(7),
	datad => \u7|ST\(2),
	combout => \u7|Equal5~2_RESYN84_BDD85\);

-- Location: LCCOMB_X19_Y11_N16
\u7|Equal5~2_RESYN86\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal5~2_RESYN86_BDD87\ = (!\u7|ST\(9) & !\u7|ST\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|ST\(9),
	datad => \u7|ST\(8),
	combout => \u7|Equal5~2_RESYN86_BDD87\);

-- Location: LCCOMB_X19_Y11_N28
\u7|Equal5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal5~2_combout\ = (!\u7|ST\(6) & (\u7|Equal5~2_RESYN84_BDD85\ & (\u7|Equal5~2_RESYN86_BDD87\ & !\u7|ST\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(6),
	datab => \u7|Equal5~2_RESYN84_BDD85\,
	datac => \u7|Equal5~2_RESYN86_BDD87\,
	datad => \u7|ST\(3),
	combout => \u7|Equal5~2_combout\);

-- Location: LCCOMB_X19_Y11_N2
\u7|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector4~0_combout\ = (\u7|Add4~14_combout\ & ((\u7|ST\(1)) # (!\u7|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(1),
	datab => \u7|Equal5~2_combout\,
	datac => \u7|Add4~14_combout\,
	combout => \u7|Selector4~0_combout\);

-- Location: LCFF_X19_Y11_N3
\u7|ST[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(7));

-- Location: LCCOMB_X19_Y11_N4
\u7|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal7~0_combout\ = (\u7|ST\(1) & (!\u7|ST\(7) & (\u7|Equal5~0_combout\ & !\u7|ST\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(1),
	datab => \u7|ST\(7),
	datac => \u7|Equal5~0_combout\,
	datad => \u7|ST\(5),
	combout => \u7|Equal7~0_combout\);

-- Location: LCCOMB_X19_Y11_N24
\u7|Equal7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal7~1_combout\ = (\u7|ST\(0) & (\u7|Equal7~0_combout\ & \u7|ST\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(0),
	datab => \u7|Equal7~0_combout\,
	datad => \u7|ST\(2),
	combout => \u7|Equal7~1_combout\);

-- Location: LCCOMB_X19_Y11_N18
\u7|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Selector3~0_combout\ = (!\u7|Equal6~0_combout\ & (\u7|Add4~16_combout\ & ((!\u7|ST\(8)) # (!\u7|Equal7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal6~0_combout\,
	datab => \u7|Equal7~1_combout\,
	datac => \u7|ST\(8),
	datad => \u7|Add4~16_combout\,
	combout => \u7|Selector3~0_combout\);

-- Location: LCFF_X19_Y11_N19
\u7|ST[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|ST\(8));

-- Location: LCCOMB_X23_Y12_N22
\u7|mRD_DONE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mRD_DONE~0_combout\ = (\u7|Read~regout\ & ((\u7|mRD_DONE~regout\) # ((\u7|ST\(8) & \u7|Equal7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Read~regout\,
	datab => \u7|ST\(8),
	datac => \u7|mRD_DONE~regout\,
	datad => \u7|Equal7~1_combout\,
	combout => \u7|mRD_DONE~0_combout\);

-- Location: LCFF_X23_Y12_N23
\u7|mRD_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mRD_DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mRD_DONE~regout\);

-- Location: LCCOMB_X18_Y8_N22
\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN114\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN114_BDD115\ = (\u7|IN_REQ~regout\ & \u7|mWR~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|IN_REQ~regout\,
	datad => \u7|mWR~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN114_BDD115\);

-- Location: LCCOMB_X19_Y7_N28
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: LCCOMB_X52_Y1_N14
\u1|Cont[19]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[19]~59_combout\ = (\u1|Cont\(19) & (\u1|Cont[18]~58\ $ (GND))) # (!\u1|Cont\(19) & (!\u1|Cont[18]~58\ & VCC))
-- \u1|Cont[19]~60\ = CARRY((\u1|Cont\(19) & !\u1|Cont[18]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(19),
	datad => VCC,
	cin => \u1|Cont[18]~58\,
	combout => \u1|Cont[19]~59_combout\,
	cout => \u1|Cont[19]~60\);

-- Location: LCCOMB_X52_Y1_N16
\u1|Cont[20]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[20]~61_combout\ = (\u1|Cont\(20) & (!\u1|Cont[19]~60\)) # (!\u1|Cont\(20) & ((\u1|Cont[19]~60\) # (GND)))
-- \u1|Cont[20]~62\ = CARRY((!\u1|Cont[19]~60\) # (!\u1|Cont\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(20),
	datad => VCC,
	cin => \u1|Cont[19]~60\,
	combout => \u1|Cont[20]~61_combout\,
	cout => \u1|Cont[20]~62\);

-- Location: LCCOMB_X52_Y1_N18
\u1|Cont[21]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[21]~63_combout\ = (\u1|Cont\(21) & (\u1|Cont[20]~62\ $ (GND))) # (!\u1|Cont\(21) & (!\u1|Cont[20]~62\ & VCC))
-- \u1|Cont[21]~64\ = CARRY((\u1|Cont\(21) & !\u1|Cont[20]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(21),
	datad => VCC,
	cin => \u1|Cont[20]~62\,
	combout => \u1|Cont[21]~63_combout\,
	cout => \u1|Cont[21]~64\);

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(0),
	combout => \iKEY~combout\(0));

-- Location: LCCOMB_X52_Y1_N20
\u1|Cont[22]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[22]~65_combout\ = (\u1|Cont\(22) & (!\u1|Cont[21]~64\)) # (!\u1|Cont\(22) & ((\u1|Cont[21]~64\) # (GND)))
-- \u1|Cont[22]~66\ = CARRY((!\u1|Cont[21]~64\) # (!\u1|Cont\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(22),
	datad => VCC,
	cin => \u1|Cont[21]~64\,
	combout => \u1|Cont[22]~65_combout\,
	cout => \u1|Cont[22]~66\);

-- Location: LCFF_X52_Y1_N21
\u1|Cont[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[22]~65_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(22));

-- Location: LCCOMB_X51_Y1_N28
\u1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Equal0~0_combout\ = (\u1|Cont\(23) & (\u1|Cont\(22) & \u1|Cont\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(23),
	datac => \u1|Cont\(22),
	datad => \u1|Cont\(21),
	combout => \u1|Equal0~0_combout\);

-- Location: LCFF_X52_Y1_N17
\u1|Cont[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[20]~61_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(20));

-- Location: LCCOMB_X51_Y1_N0
\u1|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Equal0~8_combout\ = (((\u1|Cont\(20)) # (!\u1|Equal0~1_combout\)) # (!\u1|Equal0~0_combout\)) # (!\u1|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~6_combout\,
	datab => \u1|Equal0~0_combout\,
	datac => \u1|Cont\(20),
	datad => \u1|Equal0~1_combout\,
	combout => \u1|Equal0~8_combout\);

-- Location: LCFF_X52_Y1_N19
\u1|Cont[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[21]~63_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(21));

-- Location: LCCOMB_X52_Y1_N22
\u1|Cont[23]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[23]~67_combout\ = \u1|Cont[22]~66\ $ (!\u1|Cont\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|Cont\(23),
	cin => \u1|Cont[22]~66\,
	combout => \u1|Cont[23]~67_combout\);

-- Location: LCFF_X52_Y1_N23
\u1|Cont[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[23]~67_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(23));

-- Location: LCCOMB_X52_Y1_N26
\u1|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Equal0~9_combout\ = (\u1|Cont\(22) & (\u1|Cont\(23) & (!\u1|Cont\(20) & \u1|Cont\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(22),
	datab => \u1|Cont\(23),
	datac => \u1|Cont\(20),
	datad => \u1|Cont\(21),
	combout => \u1|Equal0~9_combout\);

-- Location: LCCOMB_X52_Y1_N28
\u1|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Equal0~5_combout\ = (\u1|Cont\(15) & (\u1|Cont\(13) & (\u1|Cont\(14) & \u1|Cont\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(15),
	datab => \u1|Cont\(13),
	datac => \u1|Cont\(14),
	datad => \u1|Cont\(12),
	combout => \u1|Equal0~5_combout\);

-- Location: LCCOMB_X52_Y2_N16
\u1|Cont[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[4]~29_combout\ = (\u1|Cont\(4) & (!\u1|Cont[3]~28\)) # (!\u1|Cont\(4) & ((\u1|Cont[3]~28\) # (GND)))
-- \u1|Cont[4]~30\ = CARRY((!\u1|Cont[3]~28\) # (!\u1|Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(4),
	datad => VCC,
	cin => \u1|Cont[3]~28\,
	combout => \u1|Cont[4]~29_combout\,
	cout => \u1|Cont[4]~30\);

-- Location: LCFF_X52_Y2_N17
\u1|Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[4]~29_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(4));

-- Location: LCCOMB_X52_Y2_N8
\u1|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Equal0~3_combout\ = (\u1|Cont\(6) & (\u1|Cont\(7) & (\u1|Cont\(4) & \u1|Cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(6),
	datab => \u1|Cont\(7),
	datac => \u1|Cont\(4),
	datad => \u1|Cont\(5),
	combout => \u1|Equal0~3_combout\);

-- Location: LCCOMB_X52_Y2_N12
\u1|Cont[2]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[2]~25_combout\ = (\u1|Cont\(2) & (!\u1|Cont[1]~24\)) # (!\u1|Cont\(2) & ((\u1|Cont[1]~24\) # (GND)))
-- \u1|Cont[2]~26\ = CARRY((!\u1|Cont[1]~24\) # (!\u1|Cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(2),
	datad => VCC,
	cin => \u1|Cont[1]~24\,
	combout => \u1|Cont[2]~25_combout\,
	cout => \u1|Cont[2]~26\);

-- Location: LCFF_X52_Y2_N13
\u1|Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[2]~25_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(2));

-- Location: LCCOMB_X52_Y2_N2
\u1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Equal0~2_combout\ = (\u1|Cont\(1) & (\u1|Cont\(0) & (\u1|Cont\(3) & \u1|Cont\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(1),
	datab => \u1|Cont\(0),
	datac => \u1|Cont\(3),
	datad => \u1|Cont\(2),
	combout => \u1|Equal0~2_combout\);

-- Location: LCCOMB_X52_Y2_N0
\u1|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Equal0~6_combout\ = (\u1|Equal0~4_combout\ & (\u1|Equal0~5_combout\ & (\u1|Equal0~3_combout\ & \u1|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~4_combout\,
	datab => \u1|Equal0~5_combout\,
	datac => \u1|Equal0~3_combout\,
	datad => \u1|Equal0~2_combout\,
	combout => \u1|Equal0~6_combout\);

-- Location: LCCOMB_X52_Y1_N24
\u1|Cont[0]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[0]~69_combout\ = ((\u1|Equal0~1_combout\ & (\u1|Equal0~9_combout\ & \u1|Equal0~6_combout\))) # (!\u1|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~1_combout\,
	datab => \u1|Equal0~9_combout\,
	datac => \u1|Cont\(0),
	datad => \u1|Equal0~6_combout\,
	combout => \u1|Cont[0]~69_combout\);

-- Location: LCFF_X52_Y1_N25
\u1|Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[0]~69_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(0));

-- Location: LCCOMB_X52_Y2_N14
\u1|Cont[3]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[3]~27_combout\ = (\u1|Cont\(3) & (\u1|Cont[2]~26\ $ (GND))) # (!\u1|Cont\(3) & (!\u1|Cont[2]~26\ & VCC))
-- \u1|Cont[3]~28\ = CARRY((\u1|Cont\(3) & !\u1|Cont[2]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(3),
	datad => VCC,
	cin => \u1|Cont[2]~26\,
	combout => \u1|Cont[3]~27_combout\,
	cout => \u1|Cont[3]~28\);

-- Location: LCFF_X52_Y2_N15
\u1|Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[3]~27_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(3));

-- Location: LCCOMB_X52_Y2_N18
\u1|Cont[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[5]~31_combout\ = (\u1|Cont\(5) & (\u1|Cont[4]~30\ $ (GND))) # (!\u1|Cont\(5) & (!\u1|Cont[4]~30\ & VCC))
-- \u1|Cont[5]~32\ = CARRY((\u1|Cont\(5) & !\u1|Cont[4]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(5),
	datad => VCC,
	cin => \u1|Cont[4]~30\,
	combout => \u1|Cont[5]~31_combout\,
	cout => \u1|Cont[5]~32\);

-- Location: LCFF_X52_Y2_N19
\u1|Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[5]~31_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(5));

-- Location: LCCOMB_X52_Y2_N22
\u1|Cont[7]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[7]~35_combout\ = (\u1|Cont\(7) & (\u1|Cont[6]~34\ $ (GND))) # (!\u1|Cont\(7) & (!\u1|Cont[6]~34\ & VCC))
-- \u1|Cont[7]~36\ = CARRY((\u1|Cont\(7) & !\u1|Cont[6]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(7),
	datad => VCC,
	cin => \u1|Cont[6]~34\,
	combout => \u1|Cont[7]~35_combout\,
	cout => \u1|Cont[7]~36\);

-- Location: LCFF_X52_Y2_N23
\u1|Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[7]~35_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(7));

-- Location: LCCOMB_X52_Y2_N26
\u1|Cont[9]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[9]~39_combout\ = (\u1|Cont\(9) & (\u1|Cont[8]~38\ $ (GND))) # (!\u1|Cont\(9) & (!\u1|Cont[8]~38\ & VCC))
-- \u1|Cont[9]~40\ = CARRY((\u1|Cont\(9) & !\u1|Cont[8]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(9),
	datad => VCC,
	cin => \u1|Cont[8]~38\,
	combout => \u1|Cont[9]~39_combout\,
	cout => \u1|Cont[9]~40\);

-- Location: LCFF_X52_Y2_N27
\u1|Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[9]~39_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(9));

-- Location: LCCOMB_X52_Y2_N28
\u1|Cont[10]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[10]~41_combout\ = (\u1|Cont\(10) & (!\u1|Cont[9]~40\)) # (!\u1|Cont\(10) & ((\u1|Cont[9]~40\) # (GND)))
-- \u1|Cont[10]~42\ = CARRY((!\u1|Cont[9]~40\) # (!\u1|Cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(10),
	datad => VCC,
	cin => \u1|Cont[9]~40\,
	combout => \u1|Cont[10]~41_combout\,
	cout => \u1|Cont[10]~42\);

-- Location: LCFF_X52_Y2_N29
\u1|Cont[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[10]~41_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(10));

-- Location: LCCOMB_X52_Y2_N30
\u1|Cont[11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[11]~43_combout\ = (\u1|Cont\(11) & (\u1|Cont[10]~42\ $ (GND))) # (!\u1|Cont\(11) & (!\u1|Cont[10]~42\ & VCC))
-- \u1|Cont[11]~44\ = CARRY((\u1|Cont\(11) & !\u1|Cont[10]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(11),
	datad => VCC,
	cin => \u1|Cont[10]~42\,
	combout => \u1|Cont[11]~43_combout\,
	cout => \u1|Cont[11]~44\);

-- Location: LCFF_X52_Y2_N31
\u1|Cont[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[11]~43_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(11));

-- Location: LCCOMB_X52_Y1_N0
\u1|Cont[12]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[12]~45_combout\ = (\u1|Cont\(12) & (!\u1|Cont[11]~44\)) # (!\u1|Cont\(12) & ((\u1|Cont[11]~44\) # (GND)))
-- \u1|Cont[12]~46\ = CARRY((!\u1|Cont[11]~44\) # (!\u1|Cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(12),
	datad => VCC,
	cin => \u1|Cont[11]~44\,
	combout => \u1|Cont[12]~45_combout\,
	cout => \u1|Cont[12]~46\);

-- Location: LCFF_X52_Y1_N1
\u1|Cont[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[12]~45_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(12));

-- Location: LCCOMB_X52_Y1_N2
\u1|Cont[13]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[13]~47_combout\ = (\u1|Cont\(13) & (\u1|Cont[12]~46\ $ (GND))) # (!\u1|Cont\(13) & (!\u1|Cont[12]~46\ & VCC))
-- \u1|Cont[13]~48\ = CARRY((\u1|Cont\(13) & !\u1|Cont[12]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(13),
	datad => VCC,
	cin => \u1|Cont[12]~46\,
	combout => \u1|Cont[13]~47_combout\,
	cout => \u1|Cont[13]~48\);

-- Location: LCFF_X52_Y1_N3
\u1|Cont[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[13]~47_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(13));

-- Location: LCCOMB_X52_Y1_N4
\u1|Cont[14]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[14]~49_combout\ = (\u1|Cont\(14) & (!\u1|Cont[13]~48\)) # (!\u1|Cont\(14) & ((\u1|Cont[13]~48\) # (GND)))
-- \u1|Cont[14]~50\ = CARRY((!\u1|Cont[13]~48\) # (!\u1|Cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(14),
	datad => VCC,
	cin => \u1|Cont[13]~48\,
	combout => \u1|Cont[14]~49_combout\,
	cout => \u1|Cont[14]~50\);

-- Location: LCFF_X52_Y1_N5
\u1|Cont[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[14]~49_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(14));

-- Location: LCCOMB_X52_Y1_N8
\u1|Cont[16]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[16]~53_combout\ = (\u1|Cont\(16) & (!\u1|Cont[15]~52\)) # (!\u1|Cont\(16) & ((\u1|Cont[15]~52\) # (GND)))
-- \u1|Cont[16]~54\ = CARRY((!\u1|Cont[15]~52\) # (!\u1|Cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|Cont\(16),
	datad => VCC,
	cin => \u1|Cont[15]~52\,
	combout => \u1|Cont[16]~53_combout\,
	cout => \u1|Cont[16]~54\);

-- Location: LCFF_X52_Y1_N9
\u1|Cont[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[16]~53_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(16));

-- Location: LCCOMB_X52_Y1_N10
\u1|Cont[17]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Cont[17]~55_combout\ = (\u1|Cont\(17) & (\u1|Cont[16]~54\ $ (GND))) # (!\u1|Cont\(17) & (!\u1|Cont[16]~54\ & VCC))
-- \u1|Cont[17]~56\ = CARRY((\u1|Cont\(17) & !\u1|Cont[16]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(17),
	datad => VCC,
	cin => \u1|Cont[16]~54\,
	combout => \u1|Cont[17]~55_combout\,
	cout => \u1|Cont[17]~56\);

-- Location: LCFF_X52_Y1_N15
\u1|Cont[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[19]~59_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(19));

-- Location: LCFF_X52_Y1_N11
\u1|Cont[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|Cont[17]~55_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	ena => \u1|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|Cont\(17));

-- Location: LCCOMB_X52_Y1_N30
\u1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|Equal0~1_combout\ = (\u1|Cont\(18) & (\u1|Cont\(19) & (\u1|Cont\(16) & \u1|Cont\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Cont\(18),
	datab => \u1|Cont\(19),
	datac => \u1|Cont\(16),
	datad => \u1|Cont\(17),
	combout => \u1|Equal0~1_combout\);

-- Location: LCCOMB_X51_Y1_N30
\u1|oRST_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|oRST_0~1_combout\ = (\u1|oRST_0~0_combout\) # ((\u1|Equal0~1_combout\ & (\u1|Cont\(20) & \u1|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oRST_0~0_combout\,
	datab => \u1|Equal0~1_combout\,
	datac => \u1|Cont\(20),
	datad => \u1|Equal0~6_combout\,
	combout => \u1|oRST_0~1_combout\);

-- Location: LCCOMB_X50_Y1_N16
\u1|oRST_0~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|oRST_0~feeder_combout\ = \u1|oRST_0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|oRST_0~1_combout\,
	combout => \u1|oRST_0~feeder_combout\);

-- Location: LCFF_X50_Y1_N17
\u1|oRST_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|oRST_0~feeder_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|oRST_0~regout\);

-- Location: CLKCTRL_G12
\u1|oRST_0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u1|oRST_0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u1|oRST_0~clkctrl_outclk\);

-- Location: LCFF_X19_Y7_N29
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X19_Y7_N0
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\);

-- Location: LCFF_X19_Y7_N1
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4));

-- Location: LCCOMB_X19_Y8_N4
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\);

-- Location: LCFF_X19_Y8_N5
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4));

-- Location: LCCOMB_X15_Y8_N24
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\);

-- Location: LCCOMB_X16_Y8_N2
\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X16_Y8_N3
\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X15_Y8_N25
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X16_Y8_N14
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN120\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN120_BDD121\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)) # ((!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN120_BDD121\);

-- Location: LCCOMB_X16_Y8_N24
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN120_BDD121\ & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN120_BDD121\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\);

-- Location: LCFF_X16_Y8_N25
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X18_Y8_N8
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCFF_X18_Y8_N9
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X16_Y8_N0
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN128_BDD129\ & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN128_BDD129\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X16_Y8_N1
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCCOMB_X16_Y8_N28
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN130\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN130_BDD131\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)) # ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN130_BDD131\);

-- Location: LCCOMB_X16_Y8_N26
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN130_BDD131\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN130_BDD131\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\);

-- Location: LCFF_X16_Y8_N27
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X16_Y8_N6
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN64_BDD65\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)) # ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)) # 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN64_BDD65\);

-- Location: LCCOMB_X16_Y8_N22
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN64_BDD65\ & !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN64_BDD65\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\);

-- Location: LCFF_X16_Y8_N23
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: LCCOMB_X18_Y8_N14
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X18_Y8_N15
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X18_Y8_N12
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ $ 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCFF_X18_Y8_N13
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X18_Y8_N20
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ $ (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCFF_X18_Y8_N21
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCFF_X18_Y8_N25
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCFF_X19_Y7_N23
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0));

-- Location: LCCOMB_X19_Y7_N26
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\);

-- Location: LCFF_X19_Y7_N27
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0));

-- Location: LCFF_X18_Y8_N31
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCFF_X19_Y8_N17
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1));

-- Location: LCFF_X19_Y7_N17
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1));

-- Location: LCCOMB_X19_Y7_N16
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)) # (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X67_Y13_N12
\u2|mCCD_LVAL~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_LVAL~feeder_combout\ = rCCD_LVAL

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => rCCD_LVAL,
	combout => \u2|mCCD_LVAL~feeder_combout\);

-- Location: LCCOMB_X94_Y26_N6
\u1|oRST_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|oRST_2~0_combout\ = (\u1|oRST_2~regout\) # ((\u1|Equal0~0_combout\ & ((\u1|Equal0~7_combout\) # (\u1|Cont\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~7_combout\,
	datab => \u1|Equal0~0_combout\,
	datac => \u1|oRST_2~regout\,
	datad => \u1|Cont\(20),
	combout => \u1|oRST_2~0_combout\);

-- Location: LCFF_X94_Y26_N7
\u1|oRST_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u1|oRST_2~0_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|oRST_2~regout\);

-- Location: CLKCTRL_G4
\u1|oRST_2~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u1|oRST_2~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u1|oRST_2~clkctrl_outclk\);

-- Location: LCFF_X67_Y13_N13
\u2|mCCD_LVAL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_LVAL~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_LVAL~regout\);

-- Location: LCCOMB_X48_Y10_N0
\u2|Y_Cont[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[0]~16_combout\ = \u2|Y_Cont\(0) $ (VCC)
-- \u2|Y_Cont[0]~17\ = CARRY(\u2|Y_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(0),
	datad => VCC,
	combout => \u2|Y_Cont[0]~16_combout\,
	cout => \u2|Y_Cont[0]~17\);

-- Location: LCCOMB_X13_Y16_N4
\u2|Pre_FVAL~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Pre_FVAL~feeder_combout\ = rCCD_FVAL

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => rCCD_FVAL,
	combout => \u2|Pre_FVAL~feeder_combout\);

-- Location: LCFF_X13_Y16_N5
\u2|Pre_FVAL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Pre_FVAL~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Pre_FVAL~regout\);

-- Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(2),
	combout => \iKEY~combout\(2));

-- Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(3),
	combout => \iKEY~combout\(3));

-- Location: LCCOMB_X94_Y23_N12
\u2|mSTART~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mSTART~0_combout\ = (\iKEY~combout\(2) & ((\u2|mSTART~regout\) # (!\iKEY~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iKEY~combout\(2),
	datac => \u2|mSTART~regout\,
	datad => \iKEY~combout\(3),
	combout => \u2|mSTART~0_combout\);

-- Location: LCFF_X94_Y23_N13
\u2|mSTART\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mSTART~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mSTART~regout\);

-- Location: LCCOMB_X13_Y16_N8
\u2|mCCD_FVAL~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_FVAL~0_combout\ = (rCCD_FVAL & ((\u2|mCCD_FVAL~regout\) # ((!\u2|Pre_FVAL~regout\ & \u2|mSTART~regout\)))) # (!rCCD_FVAL & (!\u2|Pre_FVAL~regout\ & (\u2|mCCD_FVAL~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_FVAL,
	datab => \u2|Pre_FVAL~regout\,
	datac => \u2|mCCD_FVAL~regout\,
	datad => \u2|mSTART~regout\,
	combout => \u2|mCCD_FVAL~0_combout\);

-- Location: LCFF_X13_Y16_N9
\u2|mCCD_FVAL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_FVAL~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_FVAL~regout\);

-- Location: LCCOMB_X42_Y8_N0
\u2|X_Cont[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[0]~17_combout\ = \u2|X_Cont\(0) $ (VCC)
-- \u2|X_Cont[0]~18\ = CARRY(\u2|X_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(0),
	datad => VCC,
	combout => \u2|X_Cont[0]~17_combout\,
	cout => \u2|X_Cont[0]~18\);

-- Location: LCCOMB_X44_Y8_N28
\u2|X_Cont[15]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[15]~39_combout\ = (!\u2|mCCD_FVAL~regout\) # (!\u2|X_Cont[15]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont[15]~16_combout\,
	datad => \u2|mCCD_FVAL~regout\,
	combout => \u2|X_Cont[15]~39_combout\);

-- Location: LCCOMB_X48_Y8_N4
\u2|X_Cont[15]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[15]~40_combout\ = (\u2|mCCD_LVAL~regout\) # (!\u2|mCCD_FVAL~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|mCCD_FVAL~regout\,
	datad => \u2|mCCD_LVAL~regout\,
	combout => \u2|X_Cont[15]~40_combout\);

-- Location: LCFF_X42_Y8_N1
\u2|X_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[0]~17_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(0));

-- Location: LCCOMB_X42_Y8_N2
\u2|X_Cont[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[1]~19_combout\ = (\u2|X_Cont\(1) & (!\u2|X_Cont[0]~18\)) # (!\u2|X_Cont\(1) & ((\u2|X_Cont[0]~18\) # (GND)))
-- \u2|X_Cont[1]~20\ = CARRY((!\u2|X_Cont[0]~18\) # (!\u2|X_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(1),
	datad => VCC,
	cin => \u2|X_Cont[0]~18\,
	combout => \u2|X_Cont[1]~19_combout\,
	cout => \u2|X_Cont[1]~20\);

-- Location: LCFF_X42_Y8_N3
\u2|X_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[1]~19_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(1));

-- Location: LCCOMB_X42_Y8_N4
\u2|X_Cont[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[2]~21_combout\ = (\u2|X_Cont\(2) & (\u2|X_Cont[1]~20\ $ (GND))) # (!\u2|X_Cont\(2) & (!\u2|X_Cont[1]~20\ & VCC))
-- \u2|X_Cont[2]~22\ = CARRY((\u2|X_Cont\(2) & !\u2|X_Cont[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(2),
	datad => VCC,
	cin => \u2|X_Cont[1]~20\,
	combout => \u2|X_Cont[2]~21_combout\,
	cout => \u2|X_Cont[2]~22\);

-- Location: LCFF_X42_Y8_N5
\u2|X_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[2]~21_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(2));

-- Location: LCCOMB_X42_Y8_N8
\u2|X_Cont[4]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[4]~25_combout\ = (\u2|X_Cont\(4) & (\u2|X_Cont[3]~24\ $ (GND))) # (!\u2|X_Cont\(4) & (!\u2|X_Cont[3]~24\ & VCC))
-- \u2|X_Cont[4]~26\ = CARRY((\u2|X_Cont\(4) & !\u2|X_Cont[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(4),
	datad => VCC,
	cin => \u2|X_Cont[3]~24\,
	combout => \u2|X_Cont[4]~25_combout\,
	cout => \u2|X_Cont[4]~26\);

-- Location: LCFF_X42_Y8_N9
\u2|X_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[4]~25_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(4));

-- Location: LCCOMB_X42_Y8_N10
\u2|X_Cont[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[5]~27_combout\ = (\u2|X_Cont\(5) & (!\u2|X_Cont[4]~26\)) # (!\u2|X_Cont\(5) & ((\u2|X_Cont[4]~26\) # (GND)))
-- \u2|X_Cont[5]~28\ = CARRY((!\u2|X_Cont[4]~26\) # (!\u2|X_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(5),
	datad => VCC,
	cin => \u2|X_Cont[4]~26\,
	combout => \u2|X_Cont[5]~27_combout\,
	cout => \u2|X_Cont[5]~28\);

-- Location: LCCOMB_X42_Y8_N12
\u2|X_Cont[6]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[6]~29_combout\ = (\u2|X_Cont\(6) & (\u2|X_Cont[5]~28\ $ (GND))) # (!\u2|X_Cont\(6) & (!\u2|X_Cont[5]~28\ & VCC))
-- \u2|X_Cont[6]~30\ = CARRY((\u2|X_Cont\(6) & !\u2|X_Cont[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(6),
	datad => VCC,
	cin => \u2|X_Cont[5]~28\,
	combout => \u2|X_Cont[6]~29_combout\,
	cout => \u2|X_Cont[6]~30\);

-- Location: LCFF_X42_Y8_N13
\u2|X_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[6]~29_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(6));

-- Location: LCCOMB_X42_Y8_N14
\u2|X_Cont[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[7]~31_combout\ = (\u2|X_Cont\(7) & (!\u2|X_Cont[6]~30\)) # (!\u2|X_Cont\(7) & ((\u2|X_Cont[6]~30\) # (GND)))
-- \u2|X_Cont[7]~32\ = CARRY((!\u2|X_Cont[6]~30\) # (!\u2|X_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(7),
	datad => VCC,
	cin => \u2|X_Cont[6]~30\,
	combout => \u2|X_Cont[7]~31_combout\,
	cout => \u2|X_Cont[7]~32\);

-- Location: LCFF_X42_Y8_N15
\u2|X_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[7]~31_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(7));

-- Location: LCFF_X42_Y8_N11
\u2|X_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[5]~27_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(5));

-- Location: LCCOMB_X45_Y8_N30
\u3|Equal9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal9~2_combout\ = (!\u2|X_Cont\(6) & (!\u2|X_Cont\(7) & !\u2|X_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(6),
	datac => \u2|X_Cont\(7),
	datad => \u2|X_Cont\(5),
	combout => \u3|Equal9~2_combout\);

-- Location: LCCOMB_X44_Y8_N30
\u2|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|LessThan0~1_combout\ = (\u3|Equal9~2_combout\ & ((\u2|LessThan0~0_combout\) # (!\u2|X_Cont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan0~0_combout\,
	datab => \u2|X_Cont\(4),
	datad => \u3|Equal9~2_combout\,
	combout => \u2|LessThan0~1_combout\);

-- Location: LCCOMB_X42_Y8_N18
\u2|X_Cont[9]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[9]~35_combout\ = (\u2|X_Cont\(9) & (!\u2|X_Cont[8]~34\)) # (!\u2|X_Cont\(9) & ((\u2|X_Cont[8]~34\) # (GND)))
-- \u2|X_Cont[9]~36\ = CARRY((!\u2|X_Cont[8]~34\) # (!\u2|X_Cont\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(9),
	datad => VCC,
	cin => \u2|X_Cont[8]~34\,
	combout => \u2|X_Cont[9]~35_combout\,
	cout => \u2|X_Cont[9]~36\);

-- Location: LCFF_X42_Y8_N19
\u2|X_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[9]~35_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(9));

-- Location: LCCOMB_X42_Y8_N20
\u2|X_Cont[10]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[10]~37_combout\ = (\u2|X_Cont\(10) & (\u2|X_Cont[9]~36\ $ (GND))) # (!\u2|X_Cont\(10) & (!\u2|X_Cont[9]~36\ & VCC))
-- \u2|X_Cont[10]~38\ = CARRY((\u2|X_Cont\(10) & !\u2|X_Cont[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(10),
	datad => VCC,
	cin => \u2|X_Cont[9]~36\,
	combout => \u2|X_Cont[10]~37_combout\,
	cout => \u2|X_Cont[10]~38\);

-- Location: LCCOMB_X42_Y8_N22
\u2|X_Cont[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[11]~41_combout\ = (\u2|X_Cont\(11) & (!\u2|X_Cont[10]~38\)) # (!\u2|X_Cont\(11) & ((\u2|X_Cont[10]~38\) # (GND)))
-- \u2|X_Cont[11]~42\ = CARRY((!\u2|X_Cont[10]~38\) # (!\u2|X_Cont\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(11),
	datad => VCC,
	cin => \u2|X_Cont[10]~38\,
	combout => \u2|X_Cont[11]~41_combout\,
	cout => \u2|X_Cont[11]~42\);

-- Location: LCFF_X42_Y8_N23
\u2|X_Cont[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[11]~41_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(11));

-- Location: LCCOMB_X42_Y8_N24
\u2|X_Cont[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[12]~43_combout\ = (\u2|X_Cont\(12) & (\u2|X_Cont[11]~42\ $ (GND))) # (!\u2|X_Cont\(12) & (!\u2|X_Cont[11]~42\ & VCC))
-- \u2|X_Cont[12]~44\ = CARRY((\u2|X_Cont\(12) & !\u2|X_Cont[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(12),
	datad => VCC,
	cin => \u2|X_Cont[11]~42\,
	combout => \u2|X_Cont[12]~43_combout\,
	cout => \u2|X_Cont[12]~44\);

-- Location: LCCOMB_X42_Y8_N26
\u2|X_Cont[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[13]~45_combout\ = (\u2|X_Cont\(13) & (!\u2|X_Cont[12]~44\)) # (!\u2|X_Cont\(13) & ((\u2|X_Cont[12]~44\) # (GND)))
-- \u2|X_Cont[13]~46\ = CARRY((!\u2|X_Cont[12]~44\) # (!\u2|X_Cont\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(13),
	datad => VCC,
	cin => \u2|X_Cont[12]~44\,
	combout => \u2|X_Cont[13]~45_combout\,
	cout => \u2|X_Cont[13]~46\);

-- Location: LCFF_X42_Y8_N27
\u2|X_Cont[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[13]~45_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(13));

-- Location: LCCOMB_X42_Y8_N28
\u2|X_Cont[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[14]~47_combout\ = (\u2|X_Cont\(14) & (\u2|X_Cont[13]~46\ $ (GND))) # (!\u2|X_Cont\(14) & (!\u2|X_Cont[13]~46\ & VCC))
-- \u2|X_Cont[14]~48\ = CARRY((\u2|X_Cont\(14) & !\u2|X_Cont[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(14),
	datad => VCC,
	cin => \u2|X_Cont[13]~46\,
	combout => \u2|X_Cont[14]~47_combout\,
	cout => \u2|X_Cont[14]~48\);

-- Location: LCFF_X42_Y8_N29
\u2|X_Cont[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[14]~47_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(14));

-- Location: LCCOMB_X42_Y8_N30
\u2|X_Cont[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[15]~49_combout\ = \u2|X_Cont[14]~48\ $ (\u2|X_Cont\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|X_Cont\(15),
	cin => \u2|X_Cont[14]~48\,
	combout => \u2|X_Cont[15]~49_combout\);

-- Location: LCFF_X42_Y8_N31
\u2|X_Cont[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[15]~49_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(15));

-- Location: LCFF_X42_Y8_N25
\u2|X_Cont[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[12]~43_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(12));

-- Location: LCFF_X42_Y8_N21
\u2|X_Cont[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|X_Cont[10]~37_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|X_Cont[15]~39_combout\,
	ena => \u2|X_Cont[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|X_Cont\(10));

-- Location: LCCOMB_X43_Y8_N28
\u3|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal9~0_combout\ = (!\u2|X_Cont\(11) & (!\u2|X_Cont\(12) & (!\u2|X_Cont\(10) & !\u2|X_Cont\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(11),
	datab => \u2|X_Cont\(12),
	datac => \u2|X_Cont\(10),
	datad => \u2|X_Cont\(13),
	combout => \u3|Equal9~0_combout\);

-- Location: LCCOMB_X43_Y8_N14
\u3|Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal9~1_combout\ = (!\u2|X_Cont\(14) & (!\u2|X_Cont\(15) & \u3|Equal9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(14),
	datac => \u2|X_Cont\(15),
	datad => \u3|Equal9~0_combout\,
	combout => \u3|Equal9~1_combout\);

-- Location: LCCOMB_X44_Y8_N4
\u2|X_Cont[15]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|X_Cont[15]~16_combout\ = (\u3|Equal9~1_combout\ & (((\u2|LessThan0~1_combout\) # (!\u2|X_Cont\(9))) # (!\u2|X_Cont\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(8),
	datab => \u2|LessThan0~1_combout\,
	datac => \u2|X_Cont\(9),
	datad => \u3|Equal9~1_combout\,
	combout => \u2|X_Cont[15]~16_combout\);

-- Location: LCCOMB_X48_Y8_N6
\u2|Y_Cont[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[1]~18_combout\ = ((!\u2|X_Cont[15]~16_combout\ & \u2|mCCD_LVAL~regout\)) # (!\u2|mCCD_FVAL~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont[15]~16_combout\,
	datac => \u2|mCCD_FVAL~regout\,
	datad => \u2|mCCD_LVAL~regout\,
	combout => \u2|Y_Cont[1]~18_combout\);

-- Location: LCFF_X48_Y10_N1
\u2|Y_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[0]~16_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(0));

-- Location: LCCOMB_X48_Y10_N2
\u2|Y_Cont[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[1]~19_combout\ = (\u2|Y_Cont\(1) & (!\u2|Y_Cont[0]~17\)) # (!\u2|Y_Cont\(1) & ((\u2|Y_Cont[0]~17\) # (GND)))
-- \u2|Y_Cont[1]~20\ = CARRY((!\u2|Y_Cont[0]~17\) # (!\u2|Y_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(1),
	datad => VCC,
	cin => \u2|Y_Cont[0]~17\,
	combout => \u2|Y_Cont[1]~19_combout\,
	cout => \u2|Y_Cont[1]~20\);

-- Location: LCFF_X48_Y10_N3
\u2|Y_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[1]~19_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(1));

-- Location: LCCOMB_X48_Y10_N4
\u2|Y_Cont[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[2]~21_combout\ = (\u2|Y_Cont\(2) & (\u2|Y_Cont[1]~20\ $ (GND))) # (!\u2|Y_Cont\(2) & (!\u2|Y_Cont[1]~20\ & VCC))
-- \u2|Y_Cont[2]~22\ = CARRY((\u2|Y_Cont\(2) & !\u2|Y_Cont[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(2),
	datad => VCC,
	cin => \u2|Y_Cont[1]~20\,
	combout => \u2|Y_Cont[2]~21_combout\,
	cout => \u2|Y_Cont[2]~22\);

-- Location: LCFF_X48_Y10_N5
\u2|Y_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[2]~21_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(2));

-- Location: LCCOMB_X48_Y10_N6
\u2|Y_Cont[3]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[3]~23_combout\ = (\u2|Y_Cont\(3) & (!\u2|Y_Cont[2]~22\)) # (!\u2|Y_Cont\(3) & ((\u2|Y_Cont[2]~22\) # (GND)))
-- \u2|Y_Cont[3]~24\ = CARRY((!\u2|Y_Cont[2]~22\) # (!\u2|Y_Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(3),
	datad => VCC,
	cin => \u2|Y_Cont[2]~22\,
	combout => \u2|Y_Cont[3]~23_combout\,
	cout => \u2|Y_Cont[3]~24\);

-- Location: LCCOMB_X48_Y10_N8
\u2|Y_Cont[4]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[4]~25_combout\ = (\u2|Y_Cont\(4) & (\u2|Y_Cont[3]~24\ $ (GND))) # (!\u2|Y_Cont\(4) & (!\u2|Y_Cont[3]~24\ & VCC))
-- \u2|Y_Cont[4]~26\ = CARRY((\u2|Y_Cont\(4) & !\u2|Y_Cont[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(4),
	datad => VCC,
	cin => \u2|Y_Cont[3]~24\,
	combout => \u2|Y_Cont[4]~25_combout\,
	cout => \u2|Y_Cont[4]~26\);

-- Location: LCFF_X48_Y10_N9
\u2|Y_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[4]~25_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(4));

-- Location: LCCOMB_X48_Y10_N10
\u2|Y_Cont[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[5]~27_combout\ = (\u2|Y_Cont\(5) & (!\u2|Y_Cont[4]~26\)) # (!\u2|Y_Cont\(5) & ((\u2|Y_Cont[4]~26\) # (GND)))
-- \u2|Y_Cont[5]~28\ = CARRY((!\u2|Y_Cont[4]~26\) # (!\u2|Y_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(5),
	datad => VCC,
	cin => \u2|Y_Cont[4]~26\,
	combout => \u2|Y_Cont[5]~27_combout\,
	cout => \u2|Y_Cont[5]~28\);

-- Location: LCCOMB_X48_Y10_N12
\u2|Y_Cont[6]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[6]~29_combout\ = (\u2|Y_Cont\(6) & (\u2|Y_Cont[5]~28\ $ (GND))) # (!\u2|Y_Cont\(6) & (!\u2|Y_Cont[5]~28\ & VCC))
-- \u2|Y_Cont[6]~30\ = CARRY((\u2|Y_Cont\(6) & !\u2|Y_Cont[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(6),
	datad => VCC,
	cin => \u2|Y_Cont[5]~28\,
	combout => \u2|Y_Cont[6]~29_combout\,
	cout => \u2|Y_Cont[6]~30\);

-- Location: LCCOMB_X48_Y10_N14
\u2|Y_Cont[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[7]~31_combout\ = (\u2|Y_Cont\(7) & (!\u2|Y_Cont[6]~30\)) # (!\u2|Y_Cont\(7) & ((\u2|Y_Cont[6]~30\) # (GND)))
-- \u2|Y_Cont[7]~32\ = CARRY((!\u2|Y_Cont[6]~30\) # (!\u2|Y_Cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(7),
	datad => VCC,
	cin => \u2|Y_Cont[6]~30\,
	combout => \u2|Y_Cont[7]~31_combout\,
	cout => \u2|Y_Cont[7]~32\);

-- Location: LCFF_X48_Y10_N15
\u2|Y_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[7]~31_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(7));

-- Location: LCCOMB_X48_Y10_N16
\u2|Y_Cont[8]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[8]~33_combout\ = (\u2|Y_Cont\(8) & (\u2|Y_Cont[7]~32\ $ (GND))) # (!\u2|Y_Cont\(8) & (!\u2|Y_Cont[7]~32\ & VCC))
-- \u2|Y_Cont[8]~34\ = CARRY((\u2|Y_Cont\(8) & !\u2|Y_Cont[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(8),
	datad => VCC,
	cin => \u2|Y_Cont[7]~32\,
	combout => \u2|Y_Cont[8]~33_combout\,
	cout => \u2|Y_Cont[8]~34\);

-- Location: LCFF_X48_Y10_N17
\u2|Y_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[8]~33_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(8));

-- Location: LCFF_X48_Y10_N11
\u2|Y_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[5]~27_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(5));

-- Location: LCCOMB_X44_Y10_N28
\u3|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal6~1_combout\ = (!\u2|Y_Cont\(6) & (!\u2|Y_Cont\(7) & (!\u2|Y_Cont\(8) & !\u2|Y_Cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(6),
	datab => \u2|Y_Cont\(7),
	datac => \u2|Y_Cont\(8),
	datad => \u2|Y_Cont\(5),
	combout => \u3|Equal6~1_combout\);

-- Location: LCCOMB_X48_Y10_N18
\u2|Y_Cont[9]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[9]~35_combout\ = (\u2|Y_Cont\(9) & (!\u2|Y_Cont[8]~34\)) # (!\u2|Y_Cont\(9) & ((\u2|Y_Cont[8]~34\) # (GND)))
-- \u2|Y_Cont[9]~36\ = CARRY((!\u2|Y_Cont[8]~34\) # (!\u2|Y_Cont\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(9),
	datad => VCC,
	cin => \u2|Y_Cont[8]~34\,
	combout => \u2|Y_Cont[9]~35_combout\,
	cout => \u2|Y_Cont[9]~36\);

-- Location: LCFF_X48_Y10_N19
\u2|Y_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[9]~35_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(9));

-- Location: LCCOMB_X48_Y10_N20
\u2|Y_Cont[10]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[10]~37_combout\ = (\u2|Y_Cont\(10) & (\u2|Y_Cont[9]~36\ $ (GND))) # (!\u2|Y_Cont\(10) & (!\u2|Y_Cont[9]~36\ & VCC))
-- \u2|Y_Cont[10]~38\ = CARRY((\u2|Y_Cont\(10) & !\u2|Y_Cont[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(10),
	datad => VCC,
	cin => \u2|Y_Cont[9]~36\,
	combout => \u2|Y_Cont[10]~37_combout\,
	cout => \u2|Y_Cont[10]~38\);

-- Location: LCCOMB_X48_Y10_N22
\u2|Y_Cont[11]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[11]~39_combout\ = (\u2|Y_Cont\(11) & (!\u2|Y_Cont[10]~38\)) # (!\u2|Y_Cont\(11) & ((\u2|Y_Cont[10]~38\) # (GND)))
-- \u2|Y_Cont[11]~40\ = CARRY((!\u2|Y_Cont[10]~38\) # (!\u2|Y_Cont\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(11),
	datad => VCC,
	cin => \u2|Y_Cont[10]~38\,
	combout => \u2|Y_Cont[11]~39_combout\,
	cout => \u2|Y_Cont[11]~40\);

-- Location: LCFF_X48_Y10_N23
\u2|Y_Cont[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[11]~39_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(11));

-- Location: LCCOMB_X48_Y10_N24
\u2|Y_Cont[12]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[12]~41_combout\ = (\u2|Y_Cont\(12) & (\u2|Y_Cont[11]~40\ $ (GND))) # (!\u2|Y_Cont\(12) & (!\u2|Y_Cont[11]~40\ & VCC))
-- \u2|Y_Cont[12]~42\ = CARRY((\u2|Y_Cont\(12) & !\u2|Y_Cont[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(12),
	datad => VCC,
	cin => \u2|Y_Cont[11]~40\,
	combout => \u2|Y_Cont[12]~41_combout\,
	cout => \u2|Y_Cont[12]~42\);

-- Location: LCFF_X48_Y10_N25
\u2|Y_Cont[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[12]~41_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(12));

-- Location: LCFF_X48_Y10_N21
\u2|Y_Cont[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[10]~37_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(10));

-- Location: LCCOMB_X47_Y10_N4
\u3|Equal6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal6~2_combout\ = (!\u2|Y_Cont\(9) & (!\u2|Y_Cont\(12) & (!\u2|Y_Cont\(11) & !\u2|Y_Cont\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(9),
	datab => \u2|Y_Cont\(12),
	datac => \u2|Y_Cont\(11),
	datad => \u2|Y_Cont\(10),
	combout => \u3|Equal6~2_combout\);

-- Location: LCCOMB_X48_Y10_N26
\u2|Y_Cont[13]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[13]~43_combout\ = (\u2|Y_Cont\(13) & (!\u2|Y_Cont[12]~42\)) # (!\u2|Y_Cont\(13) & ((\u2|Y_Cont[12]~42\) # (GND)))
-- \u2|Y_Cont[13]~44\ = CARRY((!\u2|Y_Cont[12]~42\) # (!\u2|Y_Cont\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(13),
	datad => VCC,
	cin => \u2|Y_Cont[12]~42\,
	combout => \u2|Y_Cont[13]~43_combout\,
	cout => \u2|Y_Cont[13]~44\);

-- Location: LCFF_X48_Y10_N27
\u2|Y_Cont[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[13]~43_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(13));

-- Location: LCCOMB_X48_Y10_N28
\u2|Y_Cont[14]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[14]~45_combout\ = (\u2|Y_Cont\(14) & (\u2|Y_Cont[13]~44\ $ (GND))) # (!\u2|Y_Cont\(14) & (!\u2|Y_Cont[13]~44\ & VCC))
-- \u2|Y_Cont[14]~46\ = CARRY((\u2|Y_Cont\(14) & !\u2|Y_Cont[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(14),
	datad => VCC,
	cin => \u2|Y_Cont[13]~44\,
	combout => \u2|Y_Cont[14]~45_combout\,
	cout => \u2|Y_Cont[14]~46\);

-- Location: LCFF_X48_Y10_N29
\u2|Y_Cont[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[14]~45_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(14));

-- Location: LCCOMB_X48_Y10_N30
\u2|Y_Cont[15]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Y_Cont[15]~47_combout\ = \u2|Y_Cont[14]~46\ $ (\u2|Y_Cont\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Y_Cont\(15),
	cin => \u2|Y_Cont[14]~46\,
	combout => \u2|Y_Cont[15]~47_combout\);

-- Location: LCFF_X48_Y10_N31
\u2|Y_Cont[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[15]~47_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(15));

-- Location: LCCOMB_X47_Y10_N18
\u3|Equal6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal6~3_combout\ = (!\u2|Y_Cont\(15) & (!\u2|Y_Cont\(13) & !\u2|Y_Cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(15),
	datac => \u2|Y_Cont\(13),
	datad => \u2|Y_Cont\(14),
	combout => \u3|Equal6~3_combout\);

-- Location: LCCOMB_X45_Y10_N8
\u3|Equal6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal6~4_combout\ = (\u3|Equal6~0_combout\ & (\u3|Equal6~1_combout\ & (\u3|Equal6~2_combout\ & \u3|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal6~0_combout\,
	datab => \u3|Equal6~1_combout\,
	datac => \u3|Equal6~2_combout\,
	datad => \u3|Equal6~3_combout\,
	combout => \u3|Equal6~4_combout\);

-- Location: LCCOMB_X49_Y9_N10
\u3|oDval~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|oDval~0_combout\ = (\u2|mCCD_FVAL~regout\ & (\u2|mCCD_LVAL~regout\ & !\u3|Equal6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|mCCD_FVAL~regout\,
	datac => \u2|mCCD_LVAL~regout\,
	datad => \u3|Equal6~4_combout\,
	combout => \u3|oDval~0_combout\);

-- Location: LCCOMB_X51_Y1_N2
\u1|oRST_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|oRST_1~0_combout\ = (\u1|oRST_1~regout\) # ((\u1|Cont\(22)) # (\u1|Cont\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|oRST_1~regout\,
	datac => \u1|Cont\(22),
	datad => \u1|Cont\(23),
	combout => \u1|oRST_1~0_combout\);

-- Location: LCCOMB_X51_Y1_N6
\u1|oRST_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|oRST_1~1_combout\ = (\u1|oRST_1~0_combout\) # ((\u1|Cont\(21) & ((\u1|Equal0~7_combout\) # (\u1|Cont\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~7_combout\,
	datab => \u1|oRST_1~0_combout\,
	datac => \u1|Cont\(20),
	datad => \u1|Cont\(21),
	combout => \u1|oRST_1~1_combout\);

-- Location: LCCOMB_X48_Y4_N0
\u1|oRST_1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u1|oRST_1~feeder_combout\ = \u1|oRST_1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|oRST_1~1_combout\,
	combout => \u1|oRST_1~feeder_combout\);

-- Location: LCFF_X48_Y4_N1
\u1|oRST_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~combout\,
	datain => \u1|oRST_1~feeder_combout\,
	aclr => \ALT_INV_iKEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|oRST_1~regout\);

-- Location: CLKCTRL_G13
\u1|oRST_1~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u1|oRST_1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u1|oRST_1~clkctrl_outclk\);

-- Location: LCFF_X49_Y9_N11
\u3|oDval\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|oDval~0_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|oDval~regout\);

-- Location: LCFF_X50_Y9_N29
\TOTAL|r2g|rDval\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|oDval~regout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rDval~regout\);

-- Location: LCFF_X50_Y9_N3
\TOTAL|r2g|oDval\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rDval~regout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oDval~regout\);

-- Location: LCFF_X47_Y9_N15
\TOTAL|m_thresher|oValid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|oDval~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|oValid~regout\);

-- Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(6),
	combout => \iSW~combout\(6));

-- Location: LCCOMB_X48_Y5_N0
\TOTAL|arbiter|rSelect~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~18_combout\ = (\iSW~combout\(6) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(6),
	datad => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect~18_combout\);

-- Location: LCCOMB_X50_Y5_N0
\TOTAL|arbiter|fValCount[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|fValCount[0]~8_combout\ = \TOTAL|arbiter|fValCount\(0) $ (VCC)
-- \TOTAL|arbiter|fValCount[0]~9\ = CARRY(\TOTAL|arbiter|fValCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|arbiter|fValCount\(0),
	datad => VCC,
	combout => \TOTAL|arbiter|fValCount[0]~8_combout\,
	cout => \TOTAL|arbiter|fValCount[0]~9\);

-- Location: LCCOMB_X49_Y9_N12
\TOTAL|arbiter|rFval~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rFval~0_combout\ = (\u1|oRST_1~regout\ & \u2|mCCD_FVAL~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \u2|mCCD_FVAL~regout\,
	combout => \TOTAL|arbiter|rFval~0_combout\);

-- Location: LCFF_X49_Y9_N13
\TOTAL|arbiter|rFval\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rFval~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rFval~regout\);

-- Location: LCFF_X50_Y5_N1
\TOTAL|arbiter|fValCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|fValCount[0]~8_combout\,
	sclr => \TOTAL|arbiter|rFval~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|fValCount\(0));

-- Location: LCCOMB_X50_Y5_N2
\TOTAL|arbiter|fValCount[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|fValCount[1]~10_combout\ = (\TOTAL|arbiter|fValCount\(1) & (!\TOTAL|arbiter|fValCount[0]~9\)) # (!\TOTAL|arbiter|fValCount\(1) & ((\TOTAL|arbiter|fValCount[0]~9\) # (GND)))
-- \TOTAL|arbiter|fValCount[1]~11\ = CARRY((!\TOTAL|arbiter|fValCount[0]~9\) # (!\TOTAL|arbiter|fValCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|arbiter|fValCount\(1),
	datad => VCC,
	cin => \TOTAL|arbiter|fValCount[0]~9\,
	combout => \TOTAL|arbiter|fValCount[1]~10_combout\,
	cout => \TOTAL|arbiter|fValCount[1]~11\);

-- Location: LCFF_X50_Y5_N3
\TOTAL|arbiter|fValCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|fValCount[1]~10_combout\,
	sclr => \TOTAL|arbiter|rFval~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|fValCount\(1));

-- Location: LCCOMB_X50_Y5_N4
\TOTAL|arbiter|fValCount[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|fValCount[2]~12_combout\ = (\TOTAL|arbiter|fValCount\(2) & (\TOTAL|arbiter|fValCount[1]~11\ $ (GND))) # (!\TOTAL|arbiter|fValCount\(2) & (!\TOTAL|arbiter|fValCount[1]~11\ & VCC))
-- \TOTAL|arbiter|fValCount[2]~13\ = CARRY((\TOTAL|arbiter|fValCount\(2) & !\TOTAL|arbiter|fValCount[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|arbiter|fValCount\(2),
	datad => VCC,
	cin => \TOTAL|arbiter|fValCount[1]~11\,
	combout => \TOTAL|arbiter|fValCount[2]~12_combout\,
	cout => \TOTAL|arbiter|fValCount[2]~13\);

-- Location: LCFF_X50_Y5_N5
\TOTAL|arbiter|fValCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|fValCount[2]~12_combout\,
	sclr => \TOTAL|arbiter|rFval~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|fValCount\(2));

-- Location: LCCOMB_X50_Y5_N8
\TOTAL|arbiter|fValCount[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|fValCount[4]~16_combout\ = (\TOTAL|arbiter|fValCount\(4) & (\TOTAL|arbiter|fValCount[3]~15\ $ (GND))) # (!\TOTAL|arbiter|fValCount\(4) & (!\TOTAL|arbiter|fValCount[3]~15\ & VCC))
-- \TOTAL|arbiter|fValCount[4]~17\ = CARRY((\TOTAL|arbiter|fValCount\(4) & !\TOTAL|arbiter|fValCount[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|arbiter|fValCount\(4),
	datad => VCC,
	cin => \TOTAL|arbiter|fValCount[3]~15\,
	combout => \TOTAL|arbiter|fValCount[4]~16_combout\,
	cout => \TOTAL|arbiter|fValCount[4]~17\);

-- Location: LCFF_X50_Y5_N9
\TOTAL|arbiter|fValCount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|fValCount[4]~16_combout\,
	sclr => \TOTAL|arbiter|rFval~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|fValCount\(4));

-- Location: LCCOMB_X50_Y5_N10
\TOTAL|arbiter|fValCount[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|fValCount[5]~18_combout\ = (\TOTAL|arbiter|fValCount\(5) & (!\TOTAL|arbiter|fValCount[4]~17\)) # (!\TOTAL|arbiter|fValCount\(5) & ((\TOTAL|arbiter|fValCount[4]~17\) # (GND)))
-- \TOTAL|arbiter|fValCount[5]~19\ = CARRY((!\TOTAL|arbiter|fValCount[4]~17\) # (!\TOTAL|arbiter|fValCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|fValCount\(5),
	datad => VCC,
	cin => \TOTAL|arbiter|fValCount[4]~17\,
	combout => \TOTAL|arbiter|fValCount[5]~18_combout\,
	cout => \TOTAL|arbiter|fValCount[5]~19\);

-- Location: LCCOMB_X50_Y5_N14
\TOTAL|arbiter|fValCount[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|fValCount[7]~22_combout\ = \TOTAL|arbiter|fValCount\(7) $ (\TOTAL|arbiter|fValCount[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|arbiter|fValCount\(7),
	cin => \TOTAL|arbiter|fValCount[6]~21\,
	combout => \TOTAL|arbiter|fValCount[7]~22_combout\);

-- Location: LCFF_X50_Y5_N15
\TOTAL|arbiter|fValCount[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|fValCount[7]~22_combout\,
	sclr => \TOTAL|arbiter|rFval~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|fValCount\(7));

-- Location: LCFF_X50_Y5_N11
\TOTAL|arbiter|fValCount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|fValCount[5]~18_combout\,
	sclr => \TOTAL|arbiter|rFval~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|fValCount\(5));

-- Location: LCCOMB_X50_Y5_N30
\TOTAL|arbiter|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal0~1_combout\ = (\TOTAL|arbiter|fValCount\(6)) # ((\TOTAL|arbiter|fValCount\(7)) # ((!\TOTAL|arbiter|fValCount\(5)) # (!\TOTAL|arbiter|fValCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|fValCount\(6),
	datab => \TOTAL|arbiter|fValCount\(7),
	datac => \TOTAL|arbiter|fValCount\(4),
	datad => \TOTAL|arbiter|fValCount\(5),
	combout => \TOTAL|arbiter|Equal0~1_combout\);

-- Location: LCCOMB_X49_Y5_N14
\TOTAL|arbiter|rSelect[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect[4]~1_combout\ = ((!\TOTAL|arbiter|Equal0~0_combout\ & !\TOTAL|arbiter|Equal0~1_combout\)) # (!\u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal0~0_combout\,
	datab => \TOTAL|arbiter|Equal0~1_combout\,
	datad => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect[4]~1_combout\);

-- Location: LCFF_X49_Y5_N9
\TOTAL|arbiter|rSelect[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|arbiter|rSelect~18_combout\,
	sload => VCC,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(6));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(15),
	combout => \iSW~combout\(15));

-- Location: LCCOMB_X49_Y5_N26
\TOTAL|arbiter|rSelect~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~7_combout\ = (\u1|oRST_1~regout\ & \iSW~combout\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \iSW~combout\(15),
	combout => \TOTAL|arbiter|rSelect~7_combout\);

-- Location: LCFF_X49_Y5_N27
\TOTAL|arbiter|rSelect[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~7_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(15));

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(14),
	combout => \iSW~combout\(14));

-- Location: LCCOMB_X49_Y5_N20
\TOTAL|arbiter|rSelect~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~6_combout\ = (\iSW~combout\(14) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iSW~combout\(14),
	datad => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect~6_combout\);

-- Location: LCFF_X49_Y5_N29
\TOTAL|arbiter|rSelect[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|arbiter|rSelect~6_combout\,
	sload => VCC,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(14));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(13),
	combout => \iSW~combout\(13));

-- Location: LCCOMB_X49_Y5_N18
\TOTAL|arbiter|rSelect~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~5_combout\ = (\u1|oRST_1~regout\ & \iSW~combout\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \iSW~combout\(13),
	combout => \TOTAL|arbiter|rSelect~5_combout\);

-- Location: LCFF_X49_Y5_N19
\TOTAL|arbiter|rSelect[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~5_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(13));

-- Location: LCCOMB_X49_Y5_N28
\TOTAL|arbiter|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal1~1_combout\ = (!\TOTAL|arbiter|rSelect\(16) & (!\TOTAL|arbiter|rSelect\(15) & (!\TOTAL|arbiter|rSelect\(14) & !\TOTAL|arbiter|rSelect\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|rSelect\(16),
	datab => \TOTAL|arbiter|rSelect\(15),
	datac => \TOTAL|arbiter|rSelect\(14),
	datad => \TOTAL|arbiter|rSelect\(13),
	combout => \TOTAL|arbiter|Equal1~1_combout\);

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(17),
	combout => \iSW~combout\(17));

-- Location: LCCOMB_X49_Y5_N0
\TOTAL|arbiter|rSelect~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~9_combout\ = (\u1|oRST_1~regout\ & \iSW~combout\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \iSW~combout\(17),
	combout => \TOTAL|arbiter|rSelect~9_combout\);

-- Location: LCFF_X49_Y5_N1
\TOTAL|arbiter|rSelect[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~9_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(17));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(0),
	combout => \iSW~combout\(0));

-- Location: LCCOMB_X49_Y5_N30
\TOTAL|arbiter|rSelect~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~10_combout\ = (\u1|oRST_1~regout\ & \iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oRST_1~regout\,
	datac => \iSW~combout\(0),
	combout => \TOTAL|arbiter|rSelect~10_combout\);

-- Location: LCFF_X49_Y5_N31
\TOTAL|arbiter|rSelect[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~10_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(0));

-- Location: LCCOMB_X48_Y5_N10
\TOTAL|arbiter|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal1~2_combout\ = (!\TOTAL|arbiter|rSelect\(17) & !\TOTAL|arbiter|rSelect\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|arbiter|rSelect\(17),
	datad => \TOTAL|arbiter|rSelect\(0),
	combout => \TOTAL|arbiter|Equal1~2_combout\);

-- Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(10),
	combout => \iSW~combout\(10));

-- Location: LCCOMB_X48_Y5_N4
\TOTAL|arbiter|rSelect~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~2_combout\ = (\iSW~combout\(10) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(10),
	datad => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect~2_combout\);

-- Location: LCFF_X49_Y5_N21
\TOTAL|arbiter|rSelect[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|arbiter|rSelect~2_combout\,
	sload => VCC,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(10));

-- Location: LCCOMB_X49_Y5_N8
\TOTAL|arbiter|rSelect~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~4_combout\ = (\iSW~combout\(12) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(12),
	datad => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect~4_combout\);

-- Location: LCFF_X49_Y5_N5
\TOTAL|arbiter|rSelect[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|arbiter|rSelect~4_combout\,
	sload => VCC,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(12));

-- Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(9),
	combout => \iSW~combout\(9));

-- Location: LCCOMB_X49_Y5_N6
\TOTAL|arbiter|rSelect~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~0_combout\ = (\u1|oRST_1~regout\ & \iSW~combout\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \iSW~combout\(9),
	combout => \TOTAL|arbiter|rSelect~0_combout\);

-- Location: LCFF_X49_Y5_N7
\TOTAL|arbiter|rSelect[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~0_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(9));

-- Location: LCCOMB_X49_Y5_N4
\TOTAL|arbiter|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal1~0_combout\ = (!\TOTAL|arbiter|rSelect\(11) & (!\TOTAL|arbiter|rSelect\(10) & (!\TOTAL|arbiter|rSelect\(12) & !\TOTAL|arbiter|rSelect\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|rSelect\(11),
	datab => \TOTAL|arbiter|rSelect\(10),
	datac => \TOTAL|arbiter|rSelect\(12),
	datad => \TOTAL|arbiter|rSelect\(9),
	combout => \TOTAL|arbiter|Equal1~0_combout\);

-- Location: LCCOMB_X48_Y7_N6
\TOTAL|arbiter|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal1~4_combout\ = (\TOTAL|arbiter|Equal1~3_combout\ & (\TOTAL|arbiter|Equal1~1_combout\ & (\TOTAL|arbiter|Equal1~2_combout\ & \TOTAL|arbiter|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~3_combout\,
	datab => \TOTAL|arbiter|Equal1~1_combout\,
	datac => \TOTAL|arbiter|Equal1~2_combout\,
	datad => \TOTAL|arbiter|Equal1~0_combout\,
	combout => \TOTAL|arbiter|Equal1~4_combout\);

-- Location: LCCOMB_X49_Y5_N24
\TOTAL|arbiter|rSelect~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~17_combout\ = (\iSW~combout\(3) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(3),
	datac => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect~17_combout\);

-- Location: LCFF_X49_Y5_N25
\TOTAL|arbiter|rSelect[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~17_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(3));

-- Location: LCCOMB_X49_Y5_N2
\TOTAL|arbiter|rSelect~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~16_combout\ = (\iSW~combout\(7) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(7),
	datac => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect~16_combout\);

-- Location: LCFF_X49_Y5_N3
\TOTAL|arbiter|rSelect[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~16_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(7));

-- Location: LCCOMB_X49_Y7_N0
\TOTAL|arbiter|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal7~0_combout\ = (!\TOTAL|arbiter|rSelect\(3) & \TOTAL|arbiter|rSelect\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|arbiter|rSelect\(3),
	datad => \TOTAL|arbiter|rSelect\(7),
	combout => \TOTAL|arbiter|Equal7~0_combout\);

-- Location: LCCOMB_X49_Y7_N30
\TOTAL|arbiter|Equal7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal7~1_combout\ = (!\TOTAL|arbiter|rSelect\(1) & (!\TOTAL|arbiter|rSelect\(6) & (\TOTAL|arbiter|Equal1~4_combout\ & \TOTAL|arbiter|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|rSelect\(1),
	datab => \TOTAL|arbiter|rSelect\(6),
	datac => \TOTAL|arbiter|Equal1~4_combout\,
	datad => \TOTAL|arbiter|Equal7~0_combout\,
	combout => \TOTAL|arbiter|Equal7~1_combout\);

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(4),
	combout => \iSW~combout\(4));

-- Location: LCCOMB_X48_Y5_N26
\TOTAL|arbiter|rSelect~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~12_combout\ = (\iSW~combout\(4) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(4),
	datad => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect~12_combout\);

-- Location: LCFF_X48_Y5_N27
\TOTAL|arbiter|rSelect[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~12_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(4));

-- Location: LCCOMB_X49_Y7_N18
\TOTAL|arbiter|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal4~0_combout\ = (!\TOTAL|arbiter|rSelect\(1) & (!\TOTAL|arbiter|rSelect\(6) & (!\TOTAL|arbiter|rSelect\(3) & !\TOTAL|arbiter|rSelect\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|rSelect\(1),
	datab => \TOTAL|arbiter|rSelect\(6),
	datac => \TOTAL|arbiter|rSelect\(3),
	datad => \TOTAL|arbiter|rSelect\(7),
	combout => \TOTAL|arbiter|Equal4~0_combout\);

-- Location: LCCOMB_X48_Y7_N8
\TOTAL|arbiter|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal4~1_combout\ = (\TOTAL|arbiter|Equal1~0_combout\ & (\TOTAL|arbiter|Equal1~1_combout\ & (\TOTAL|arbiter|Equal1~2_combout\ & \TOTAL|arbiter|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~0_combout\,
	datab => \TOTAL|arbiter|Equal1~1_combout\,
	datac => \TOTAL|arbiter|Equal1~2_combout\,
	datad => \TOTAL|arbiter|Equal4~0_combout\,
	combout => \TOTAL|arbiter|Equal4~1_combout\);

-- Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(5),
	combout => \iSW~combout\(5));

-- Location: LCCOMB_X49_Y5_N22
\TOTAL|arbiter|rSelect~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~11_combout\ = (\iSW~combout\(5) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iSW~combout\(5),
	datac => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|rSelect~11_combout\);

-- Location: LCFF_X49_Y5_N23
\TOTAL|arbiter|rSelect[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~11_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(5));

-- Location: LCCOMB_X47_Y7_N4
\TOTAL|arbiter|Equal5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal5~1_combout\ = (\TOTAL|arbiter|Equal5~0_combout\ & (!\TOTAL|arbiter|rSelect\(4) & (\TOTAL|arbiter|Equal4~1_combout\ & \TOTAL|arbiter|rSelect\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal5~0_combout\,
	datab => \TOTAL|arbiter|rSelect\(4),
	datac => \TOTAL|arbiter|Equal4~1_combout\,
	datad => \TOTAL|arbiter|rSelect\(5),
	combout => \TOTAL|arbiter|Equal5~1_combout\);

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(1),
	combout => \iSW~combout\(1));

-- Location: LCCOMB_X49_Y5_N16
\TOTAL|arbiter|rSelect~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|rSelect~15_combout\ = (\u1|oRST_1~regout\ & \iSW~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \iSW~combout\(1),
	combout => \TOTAL|arbiter|rSelect~15_combout\);

-- Location: LCFF_X49_Y5_N17
\TOTAL|arbiter|rSelect[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|rSelect~15_combout\,
	ena => \TOTAL|arbiter|rSelect[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|rSelect\(1));

-- Location: LCCOMB_X49_Y7_N4
\TOTAL|arbiter|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal6~1_combout\ = (\TOTAL|arbiter|rSelect\(6) & (!\TOTAL|arbiter|rSelect\(3) & !\TOTAL|arbiter|rSelect\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|arbiter|rSelect\(6),
	datac => \TOTAL|arbiter|rSelect\(3),
	datad => \TOTAL|arbiter|rSelect\(7),
	combout => \TOTAL|arbiter|Equal6~1_combout\);

-- Location: LCCOMB_X48_Y7_N10
\TOTAL|arbiter|Equal6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal6~2_combout\ = (\TOTAL|arbiter|Equal1~4_combout\ & (!\TOTAL|arbiter|rSelect\(1) & \TOTAL|arbiter|Equal6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~4_combout\,
	datac => \TOTAL|arbiter|rSelect\(1),
	datad => \TOTAL|arbiter|Equal6~1_combout\,
	combout => \TOTAL|arbiter|Equal6~2_combout\);

-- Location: LCCOMB_X48_Y7_N14
\TOTAL|arbiter|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector24~0_combout\ = (!\TOTAL|arbiter|Equal8~1_combout\ & (!\TOTAL|arbiter|Equal7~1_combout\ & (!\TOTAL|arbiter|Equal5~1_combout\ & !\TOTAL|arbiter|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal8~1_combout\,
	datab => \TOTAL|arbiter|Equal7~1_combout\,
	datac => \TOTAL|arbiter|Equal5~1_combout\,
	datad => \TOTAL|arbiter|Equal6~2_combout\,
	combout => \TOTAL|arbiter|Selector24~0_combout\);

-- Location: LCFF_X47_Y9_N9
\TOTAL|histo_display|rValid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|oDval~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rValid~regout\);

-- Location: LCFF_X47_Y9_N23
\TOTAL|histo_display|oValid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|histo_display|rValid~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|oValid~regout\);

-- Location: LCCOMB_X47_Y7_N8
\TOTAL|arbiter|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal2~1_combout\ = (\TOTAL|arbiter|Equal2~0_combout\ & (!\TOTAL|arbiter|rSelect\(4) & (\TOTAL|arbiter|Equal4~1_combout\ & !\TOTAL|arbiter|rSelect\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal2~0_combout\,
	datab => \TOTAL|arbiter|rSelect\(4),
	datac => \TOTAL|arbiter|Equal4~1_combout\,
	datad => \TOTAL|arbiter|rSelect\(5),
	combout => \TOTAL|arbiter|Equal2~1_combout\);

-- Location: LCCOMB_X47_Y9_N22
\TOTAL|arbiter|Selector24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector24~3_combout\ = (\TOTAL|arbiter|Equal2~1_combout\ & \TOTAL|r2g|oDval~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|arbiter|Equal2~1_combout\,
	datad => \TOTAL|r2g|oDval~regout\,
	combout => \TOTAL|arbiter|Selector24~3_combout\);

-- Location: LCCOMB_X47_Y7_N0
\TOTAL|arbiter|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal4~2_combout\ = (\TOTAL|arbiter|Equal5~0_combout\ & (\TOTAL|arbiter|rSelect\(4) & (\TOTAL|arbiter|Equal4~1_combout\ & !\TOTAL|arbiter|rSelect\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal5~0_combout\,
	datab => \TOTAL|arbiter|rSelect\(4),
	datac => \TOTAL|arbiter|Equal4~1_combout\,
	datad => \TOTAL|arbiter|rSelect\(5),
	combout => \TOTAL|arbiter|Equal4~2_combout\);

-- Location: LCCOMB_X47_Y9_N18
\TOTAL|arbiter|Selector24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector24~4_combout\ = (\TOTAL|arbiter|Selector24~3_combout\) # ((\TOTAL|histo_display|oValid~regout\ & ((\TOTAL|arbiter|Equal3~1_combout\) # (\TOTAL|arbiter|Equal4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal3~1_combout\,
	datab => \TOTAL|histo_display|oValid~regout\,
	datac => \TOTAL|arbiter|Selector24~3_combout\,
	datad => \TOTAL|arbiter|Equal4~2_combout\,
	combout => \TOTAL|arbiter|Selector24~4_combout\);

-- Location: LCCOMB_X47_Y9_N12
\TOTAL|arbiter|Selector24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector24~5_combout\ = (\TOTAL|arbiter|Selector24~2_combout\) # ((\TOTAL|arbiter|Selector24~4_combout\) # ((\TOTAL|m_thresher|oValid~regout\ & !\TOTAL|arbiter|Selector24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector24~2_combout\,
	datab => \TOTAL|m_thresher|oValid~regout\,
	datac => \TOTAL|arbiter|Selector24~0_combout\,
	datad => \TOTAL|arbiter|Selector24~4_combout\,
	combout => \TOTAL|arbiter|Selector24~5_combout\);

-- Location: LCFF_X47_Y9_N13
\TOTAL|arbiter|oWr_data_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector24~5_combout\,
	ena => \u1|oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|oWr_data_valid~regout\);

-- Location: LCCOMB_X19_Y7_N12
\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\TOTAL|arbiter|oWr_data_valid~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \TOTAL|arbiter|oWr_data_valid~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X18_Y9_N6
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\);

-- Location: LCFF_X18_Y9_N7
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3));

-- Location: LCCOMB_X18_Y9_N26
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\);

-- Location: LCCOMB_X18_Y9_N12
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & 
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\);

-- Location: LCFF_X18_Y9_N13
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6));

-- Location: LCCOMB_X18_Y9_N28
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ & !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\);

-- Location: LCFF_X18_Y9_N29
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8));

-- Location: LCCOMB_X18_Y9_N22
\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8) = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8));

-- Location: LCCOMB_X18_Y9_N30
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\);

-- Location: LCFF_X18_Y9_N31
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\);

-- Location: LCCOMB_X19_Y9_N0
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\);

-- Location: LCFF_X19_Y9_N1
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\);

-- Location: LCCOMB_X19_Y9_N30
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ $ 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\);

-- Location: LCFF_X19_Y9_N31
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\);

-- Location: LCCOMB_X19_Y9_N22
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\);

-- Location: LCFF_X19_Y9_N23
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1));

-- Location: LCCOMB_X19_Y7_N6
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\);

-- Location: LCCOMB_X18_Y9_N14
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\);

-- Location: LCFF_X18_Y9_N15
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5));

-- Location: LCCOMB_X19_Y7_N18
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: LCFF_X19_Y7_N19
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X19_Y7_N20
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\);

-- Location: LCFF_X19_Y7_N21
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5));

-- Location: LCFF_X19_Y8_N13
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5));

-- Location: LCCOMB_X19_Y8_N12
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)) # (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCFF_X20_Y8_N17
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X21_Y8_N8
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\);

-- Location: LCFF_X21_Y8_N9
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6));

-- Location: LCFF_X21_Y8_N15
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6));

-- Location: LCCOMB_X18_Y9_N24
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\);

-- Location: LCFF_X18_Y9_N25
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7));

-- Location: LCFF_X21_Y8_N13
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X22_Y8_N14
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\);

-- Location: LCFF_X22_Y8_N15
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7));

-- Location: LCFF_X21_Y8_N23
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7));

-- Location: LCCOMB_X21_Y8_N30
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]_NEW48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]_OTERM49\ = (\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6)))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]_OTERM49\);

-- Location: LCFF_X21_Y8_N31
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]_OTERM49\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X21_Y8_N22
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)) # (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X18_Y8_N18
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X15_Y11_N18
\u7|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal9~0_combout\ = (\u7|Equal7~0_combout\ & (!\u7|ST\(2) & (!\u7|ST\(0) & \u7|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal7~0_combout\,
	datab => \u7|ST\(2),
	datac => \u7|ST\(0),
	datad => \u7|ST\(8),
	combout => \u7|Equal9~0_combout\);

-- Location: LCCOMB_X16_Y11_N6
\u7|IN_REQ~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|IN_REQ~0_combout\ = (\u7|Write~regout\ & ((\u7|Equal8~0_combout\) # ((\u7|IN_REQ~regout\ & !\u7|Equal9~0_combout\)))) # (!\u7|Write~regout\ & (((\u7|IN_REQ~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal8~0_combout\,
	datab => \u7|Write~regout\,
	datac => \u7|IN_REQ~regout\,
	datad => \u7|Equal9~0_combout\,
	combout => \u7|IN_REQ~0_combout\);

-- Location: LCFF_X16_Y11_N7
\u7|IN_REQ\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|IN_REQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|IN_REQ~regout\);

-- Location: LCCOMB_X15_Y8_N20
\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u7|mWR~regout\ & \u7|IN_REQ~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|mWR~regout\,
	datad => \u7|IN_REQ~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCCOMB_X19_Y9_N18
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\);

-- Location: LCFF_X19_Y9_N19
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

-- Location: LCFF_X19_Y7_N11
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X19_Y7_N14
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\);

-- Location: LCFF_X19_Y7_N15
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0));

-- Location: LCFF_X19_Y8_N1
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0));

-- Location: LCCOMB_X19_Y7_N2
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: LCFF_X19_Y7_N3
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCFF_X19_Y8_N21
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1));

-- Location: LCFF_X19_Y8_N29
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1));

-- Location: LCCOMB_X18_Y8_N6
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0)) # (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X15_Y8_N6
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN126\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN126_BDD127\ = ((\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN126_BDD127\);

-- Location: LCCOMB_X15_Y8_N30
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN124_BDD125\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN126_BDD127\) # 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ & \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN124_BDD125\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN126_BDD127\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X16_Y8_N12
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\);

-- Location: LCFF_X16_Y8_N13
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X19_Y8_N26
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]_NEW44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]_OTERM45\ = (\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]_OTERM45\);

-- Location: LCFF_X19_Y8_N27
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]_OTERM45\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X19_Y9_N10
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\);

-- Location: LCFF_X19_Y9_N11
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4));

-- Location: LCCOMB_X19_Y9_N2
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\);

-- Location: LCFF_X19_Y9_N3
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4));

-- Location: LCCOMB_X19_Y8_N6
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]_NEW46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]_OTERM47\ = (\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]_OTERM47\);

-- Location: LCFF_X19_Y8_N7
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]_OTERM47\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCFF_X19_Y9_N9
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5));

-- Location: LCFF_X19_Y9_N27
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5));

-- Location: LCCOMB_X19_Y9_N26
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)) # (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCFF_X19_Y9_N21
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3));

-- Location: LCFF_X19_Y9_N25
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3));

-- Location: LCCOMB_X19_Y9_N24
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) & ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)) # (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCFF_X20_Y9_N25
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9));

-- Location: LCFF_X20_Y9_N31
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9));

-- Location: LCFF_X16_Y8_N21
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_NEW_REG8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM9\);

-- Location: LCFF_X16_Y8_N9
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]_NEW_REG18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]_OTERM19\);

-- Location: LCFF_X16_Y8_N29
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_NEW_REG10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM11\);

-- Location: LCCOMB_X16_Y8_N8
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]_OTERM19\ $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM15\ & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM9\ & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM15\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM9\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]_OTERM19\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM11\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\);

-- Location: LCCOMB_X21_Y8_N0
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]_NEW24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]_OTERM25\ = (\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]_OTERM25\);

-- Location: LCFF_X21_Y8_N1
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]_OTERM25\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X20_Y9_N2
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\);

-- Location: LCFF_X20_Y9_N3
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8));

-- Location: LCCOMB_X20_Y9_N10
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\);

-- Location: LCFF_X20_Y9_N11
\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8));

-- Location: LCCOMB_X20_Y9_N30
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) & ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8)) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9))))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X19_Y9_N28
\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X19_Y7_N30
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & (\TOTAL|arbiter|oWr_data_valid~regout\ & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datad => \TOTAL|arbiter|oWr_data_valid~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\);

-- Location: LCCOMB_X19_Y7_N24
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\);

-- Location: LCFF_X19_Y7_N25
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2));

-- Location: LCCOMB_X18_Y9_N2
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\);

-- Location: LCFF_X18_Y9_N3
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4));

-- Location: LCCOMB_X18_Y9_N0
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ = (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\);

-- Location: LCCOMB_X18_Y9_N16
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ & !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\);

-- Location: LCFF_X18_Y9_N17
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9));

-- Location: LCCOMB_X20_Y9_N0
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\);

-- Location: LCFF_X20_Y9_N1
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X21_Y8_N24
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\);

-- Location: LCFF_X21_Y8_N25
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9));

-- Location: LCFF_X21_Y8_N17
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9));

-- Location: LCFF_X20_Y9_N17
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X21_Y8_N2
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\);

-- Location: LCFF_X21_Y8_N3
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8));

-- Location: LCCOMB_X21_Y8_N18
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\);

-- Location: LCFF_X21_Y8_N19
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8));

-- Location: LCCOMB_X21_Y8_N16
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)) # (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X18_Y8_N26
\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN112\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN112_BDD113\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN112_BDD113\);

-- Location: LCCOMB_X18_Y8_N28
\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ = ((\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN114_BDD115\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) 
-- # (\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN112_BDD113\)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN114_BDD115\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN112_BDD113\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\);

-- Location: LCCOMB_X16_Y8_N30
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN122_BDD123\ & 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN122_BDD123\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\);

-- Location: LCFF_X16_Y8_N31
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X19_Y8_N8
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]_NEW34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]_OTERM35\ = (\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]_OTERM35\);

-- Location: LCFF_X19_Y8_N9
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]_OTERM35\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X19_Y8_N24
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: LCFF_X19_Y8_N25
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCFF_X19_Y8_N15
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3));

-- Location: LCFF_X19_Y8_N19
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3));

-- Location: LCCOMB_X19_Y9_N16
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: LCFF_X19_Y9_N17
\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCFF_X19_Y8_N31
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2));

-- Location: LCCOMB_X19_Y8_N22
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\);

-- Location: LCFF_X19_Y8_N23
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2));

-- Location: LCCOMB_X19_Y8_N18
\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)) # (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X18_Y8_N2
\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN212\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN212_BDD213\ = (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN212_BDD213\);

-- Location: LCCOMB_X18_Y8_N0
\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ = (\u7|IN_REQ~regout\ & (\u7|mWR~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN212_BDD213\) # 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|IN_REQ~regout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN212_BDD213\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datad => \u7|mWR~regout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\);

-- Location: LCCOMB_X21_Y8_N26
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]_NEW26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]_OTERM27\ = (\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\)) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]_OTERM27\);

-- Location: LCFF_X21_Y8_N27
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]_OTERM27\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X21_Y8_N20
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\);

-- Location: LCFF_X21_Y8_N21
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(8));

-- Location: LCCOMB_X21_Y8_N28
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\);

-- Location: LCFF_X21_Y8_N29
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8));

-- Location: LCCOMB_X21_Y8_N12
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\);

-- Location: LCFF_X20_Y8_N19
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7));

-- Location: LCCOMB_X21_Y8_N14
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\);

-- Location: LCFF_X20_Y8_N5
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6));

-- Location: LCCOMB_X21_Y8_N10
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\);

-- Location: LCCOMB_X19_Y8_N20
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\);

-- Location: LCFF_X20_Y8_N15
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5));

-- Location: LCCOMB_X20_Y8_N0
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\);

-- Location: LCFF_X20_Y8_N1
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4));

-- Location: LCCOMB_X20_Y8_N22
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\);

-- Location: LCFF_X20_Y8_N23
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3));

-- Location: LCCOMB_X19_Y8_N2
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X19_Y8_N14
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\);

-- Location: LCFF_X20_Y8_N9
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2));

-- Location: LCCOMB_X20_Y8_N30
\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\);

-- Location: LCFF_X20_Y8_N31
\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1));

-- Location: LCCOMB_X19_Y8_N10
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]_NEW32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]_OTERM33\ = (\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)))) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]_OTERM33\);

-- Location: LCFF_X19_Y8_N11
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]_OTERM33\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X19_Y8_N16
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ $ 
-- (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1) $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\);

-- Location: LCCOMB_X20_Y8_N2
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout\);

-- Location: LCFF_X20_Y8_N3
\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(0));

-- Location: LCCOMB_X20_Y8_N4
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0)) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(0),
	datad => VCC,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X20_Y8_N6
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1) & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X20_Y8_N8
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2) & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X20_Y8_N10
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3) & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X20_Y8_N12
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4) & (\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\)) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4)) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X20_Y8_N14
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5) & (\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\)) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5)) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X20_Y8_N16
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6) & (\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\)) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6) & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6)) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X20_Y8_N18
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7) & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\) # 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7)))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7) & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7) & 
-- !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7),
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7),
	datad => VCC,
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\,
	cout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X20_Y8_N20
\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(8) $ (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ $ 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(8),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8),
	cin => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X23_Y12_N16
\u7|mRD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mRD~0_combout\ = (!\u7|mRD_DONE~regout\ & \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mRD_DONE~regout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u7|mRD~0_combout\);

-- Location: LCCOMB_X23_Y12_N28
\u7|OUT_VALID~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|OUT_VALID~0_combout\ = (\u7|Read~regout\ & ((\u7|Equal7~1_combout\ & (!\u7|ST\(8))) # (!\u7|Equal7~1_combout\ & ((\u7|OUT_VALID~regout\))))) # (!\u7|Read~regout\ & (((\u7|OUT_VALID~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Read~regout\,
	datab => \u7|ST\(8),
	datac => \u7|OUT_VALID~regout\,
	datad => \u7|Equal7~1_combout\,
	combout => \u7|OUT_VALID~0_combout\);

-- Location: LCFF_X23_Y12_N29
\u7|OUT_VALID\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|OUT_VALID~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|OUT_VALID~regout\);

-- Location: LCCOMB_X33_Y16_N18
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN164\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN164_BDD165\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & \u7|OUT_VALID~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datad => \u7|OUT_VALID~regout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN164_BDD165\);

-- Location: LCCOMB_X36_Y15_N2
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ $ (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCCOMB_X34_Y15_N12
\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X34_Y15_N13
\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCCOMB_X35_Y15_N16
\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: LCFF_X35_Y15_N17
\u7|read_fifo1|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCCOMB_X39_Y18_N14
\u10|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add1~8_combout\ = (\u10|y_cnt\(4) & (\u10|Add1~7\ $ (GND))) # (!\u10|y_cnt\(4) & (!\u10|Add1~7\ & VCC))
-- \u10|Add1~9\ = CARRY((\u10|y_cnt\(4) & !\u10|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|y_cnt\(4),
	datad => VCC,
	cin => \u10|Add1~7\,
	combout => \u10|Add1~8_combout\,
	cout => \u10|Add1~9\);

-- Location: LCCOMB_X39_Y18_N16
\u10|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add1~10_combout\ = (\u10|y_cnt\(5) & (!\u10|Add1~9\)) # (!\u10|y_cnt\(5) & ((\u10|Add1~9\) # (GND)))
-- \u10|Add1~11\ = CARRY((!\u10|Add1~9\) # (!\u10|y_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(5),
	datad => VCC,
	cin => \u10|Add1~9\,
	combout => \u10|Add1~10_combout\,
	cout => \u10|Add1~11\);

-- Location: LCCOMB_X39_Y18_N18
\u10|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add1~12_combout\ = (\u10|y_cnt\(6) & (\u10|Add1~11\ $ (GND))) # (!\u10|y_cnt\(6) & (!\u10|Add1~11\ & VCC))
-- \u10|Add1~13\ = CARRY((\u10|y_cnt\(6) & !\u10|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|y_cnt\(6),
	datad => VCC,
	cin => \u10|Add1~11\,
	combout => \u10|Add1~12_combout\,
	cout => \u10|Add1~13\);

-- Location: LCCOMB_X38_Y21_N8
\u10|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~0_combout\ = \u10|x_cnt\(0) $ (VCC)
-- \u10|Add0~1\ = CARRY(\u10|x_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|x_cnt\(0),
	datad => VCC,
	combout => \u10|Add0~0_combout\,
	cout => \u10|Add0~1\);

-- Location: LCFF_X38_Y21_N9
\u10|x_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add0~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(0));

-- Location: LCCOMB_X38_Y21_N12
\u10|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~4_combout\ = (\u10|x_cnt\(2) & (\u10|Add0~3\ $ (GND))) # (!\u10|x_cnt\(2) & (!\u10|Add0~3\ & VCC))
-- \u10|Add0~5\ = CARRY((\u10|x_cnt\(2) & !\u10|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(2),
	datad => VCC,
	cin => \u10|Add0~3\,
	combout => \u10|Add0~4_combout\,
	cout => \u10|Add0~5\);

-- Location: LCCOMB_X38_Y21_N14
\u10|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~6_combout\ = (\u10|x_cnt\(3) & (!\u10|Add0~5\)) # (!\u10|x_cnt\(3) & ((\u10|Add0~5\) # (GND)))
-- \u10|Add0~7\ = CARRY((!\u10|Add0~5\) # (!\u10|x_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|x_cnt\(3),
	datad => VCC,
	cin => \u10|Add0~5\,
	combout => \u10|Add0~6_combout\,
	cout => \u10|Add0~7\);

-- Location: LCFF_X38_Y21_N15
\u10|x_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add0~6_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(3));

-- Location: LCCOMB_X38_Y21_N16
\u10|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~8_combout\ = (\u10|x_cnt\(4) & (\u10|Add0~7\ $ (GND))) # (!\u10|x_cnt\(4) & (!\u10|Add0~7\ & VCC))
-- \u10|Add0~9\ = CARRY((\u10|x_cnt\(4) & !\u10|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(4),
	datad => VCC,
	cin => \u10|Add0~7\,
	combout => \u10|Add0~8_combout\,
	cout => \u10|Add0~9\);

-- Location: LCCOMB_X38_Y21_N18
\u10|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~10_combout\ = (\u10|x_cnt\(5) & (!\u10|Add0~9\)) # (!\u10|x_cnt\(5) & ((\u10|Add0~9\) # (GND)))
-- \u10|Add0~11\ = CARRY((!\u10|Add0~9\) # (!\u10|x_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|x_cnt\(5),
	datad => VCC,
	cin => \u10|Add0~9\,
	combout => \u10|Add0~10_combout\,
	cout => \u10|Add0~11\);

-- Location: LCCOMB_X38_Y21_N4
\u10|x_cnt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|x_cnt~0_combout\ = (\u10|Add0~10_combout\ & !\u10|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|Add0~10_combout\,
	datad => \u10|Equal0~3_combout\,
	combout => \u10|x_cnt~0_combout\);

-- Location: LCFF_X38_Y21_N5
\u10|x_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|x_cnt~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(5));

-- Location: LCCOMB_X38_Y21_N20
\u10|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~12_combout\ = (\u10|x_cnt\(6) & (\u10|Add0~11\ $ (GND))) # (!\u10|x_cnt\(6) & (!\u10|Add0~11\ & VCC))
-- \u10|Add0~13\ = CARRY((\u10|x_cnt\(6) & !\u10|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(6),
	datad => VCC,
	cin => \u10|Add0~11\,
	combout => \u10|Add0~12_combout\,
	cout => \u10|Add0~13\);

-- Location: LCCOMB_X38_Y21_N22
\u10|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~14_combout\ = (\u10|x_cnt\(7) & (!\u10|Add0~13\)) # (!\u10|x_cnt\(7) & ((\u10|Add0~13\) # (GND)))
-- \u10|Add0~15\ = CARRY((!\u10|Add0~13\) # (!\u10|x_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|x_cnt\(7),
	datad => VCC,
	cin => \u10|Add0~13\,
	combout => \u10|Add0~14_combout\,
	cout => \u10|Add0~15\);

-- Location: LCFF_X38_Y21_N23
\u10|x_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add0~14_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(7));

-- Location: LCCOMB_X38_Y21_N24
\u10|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~16_combout\ = (\u10|x_cnt\(8) & (\u10|Add0~15\ $ (GND))) # (!\u10|x_cnt\(8) & (!\u10|Add0~15\ & VCC))
-- \u10|Add0~17\ = CARRY((\u10|x_cnt\(8) & !\u10|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(8),
	datad => VCC,
	cin => \u10|Add0~15\,
	combout => \u10|Add0~16_combout\,
	cout => \u10|Add0~17\);

-- Location: LCCOMB_X38_Y21_N26
\u10|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~18_combout\ = (\u10|x_cnt\(9) & (!\u10|Add0~17\)) # (!\u10|x_cnt\(9) & ((\u10|Add0~17\) # (GND)))
-- \u10|Add0~19\ = CARRY((!\u10|Add0~17\) # (!\u10|x_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|x_cnt\(9),
	datad => VCC,
	cin => \u10|Add0~17\,
	combout => \u10|Add0~18_combout\,
	cout => \u10|Add0~19\);

-- Location: LCFF_X38_Y21_N27
\u10|x_cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add0~18_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(9));

-- Location: LCCOMB_X38_Y21_N28
\u10|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add0~20_combout\ = \u10|Add0~19\ $ (!\u10|x_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u10|x_cnt\(10),
	cin => \u10|Add0~19\,
	combout => \u10|Add0~20_combout\);

-- Location: LCCOMB_X38_Y21_N2
\u10|x_cnt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|x_cnt~1_combout\ = (\u10|Add0~20_combout\ & !\u10|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|Add0~20_combout\,
	datad => \u10|Equal0~3_combout\,
	combout => \u10|x_cnt~1_combout\);

-- Location: LCFF_X38_Y21_N3
\u10|x_cnt[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|x_cnt~1_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(10));

-- Location: LCFF_X38_Y21_N13
\u10|x_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add0~4_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(2));

-- Location: LCCOMB_X38_Y21_N30
\u10|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Equal0~1_combout\ = (\u10|x_cnt\(1) & (\u10|x_cnt\(10) & (\u10|x_cnt\(0) & \u10|x_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(1),
	datab => \u10|x_cnt\(10),
	datac => \u10|x_cnt\(0),
	datad => \u10|x_cnt\(2),
	combout => \u10|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y21_N22
\u10|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Equal0~2_combout\ = (!\u10|x_cnt\(6) & (!\u10|x_cnt\(7) & (!\u10|x_cnt\(5) & \u10|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(6),
	datab => \u10|x_cnt\(7),
	datac => \u10|x_cnt\(5),
	datad => \u10|Equal0~1_combout\,
	combout => \u10|Equal0~2_combout\);

-- Location: LCFF_X38_Y21_N25
\u10|x_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add0~16_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(8));

-- Location: LCCOMB_X39_Y21_N30
\u10|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Equal0~0_combout\ = (!\u10|x_cnt\(9) & !\u10|x_cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|x_cnt\(9),
	datad => \u10|x_cnt\(8),
	combout => \u10|Equal0~0_combout\);

-- Location: LCCOMB_X38_Y21_N0
\u10|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Equal0~3_combout\ = (\u10|x_cnt\(4) & (\u10|Equal0~2_combout\ & (\u10|x_cnt\(3) & \u10|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(4),
	datab => \u10|Equal0~2_combout\,
	datac => \u10|x_cnt\(3),
	datad => \u10|Equal0~0_combout\,
	combout => \u10|Equal0~3_combout\);

-- Location: LCFF_X39_Y18_N19
\u10|y_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add1~12_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u10|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|y_cnt\(6));

-- Location: LCCOMB_X39_Y18_N20
\u10|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add1~14_combout\ = (\u10|y_cnt\(7) & (!\u10|Add1~13\)) # (!\u10|y_cnt\(7) & ((\u10|Add1~13\) # (GND)))
-- \u10|Add1~15\ = CARRY((!\u10|Add1~13\) # (!\u10|y_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(7),
	datad => VCC,
	cin => \u10|Add1~13\,
	combout => \u10|Add1~14_combout\,
	cout => \u10|Add1~15\);

-- Location: LCFF_X39_Y18_N21
\u10|y_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add1~14_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u10|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|y_cnt\(7));

-- Location: LCFF_X39_Y18_N17
\u10|y_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add1~10_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u10|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|y_cnt\(5));

-- Location: LCCOMB_X38_Y18_N24
\u10|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Equal1~0_combout\ = (!\u10|y_cnt\(8) & (!\u10|y_cnt\(7) & (!\u10|y_cnt\(5) & !\u10|y_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(8),
	datab => \u10|y_cnt\(7),
	datac => \u10|y_cnt\(5),
	datad => \u10|y_cnt\(6),
	combout => \u10|Equal1~0_combout\);

-- Location: LCCOMB_X38_Y18_N12
\u10|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Equal1~2_combout\ = (\u10|Equal1~1_combout\ & (!\u10|y_cnt\(4) & (\u10|Equal1~0_combout\ & \u10|y_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|Equal1~1_combout\,
	datab => \u10|y_cnt\(4),
	datac => \u10|Equal1~0_combout\,
	datad => \u10|y_cnt\(2),
	combout => \u10|Equal1~2_combout\);

-- Location: LCCOMB_X39_Y18_N30
\u10|y_cnt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|y_cnt~2_combout\ = (!\u10|y_cnt\(0) & !\u10|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|y_cnt\(0),
	datad => \u10|Equal1~2_combout\,
	combout => \u10|y_cnt~2_combout\);

-- Location: LCFF_X39_Y18_N31
\u10|y_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|y_cnt~2_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u10|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|y_cnt\(0));

-- Location: LCCOMB_X39_Y18_N6
\u10|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add1~1\ = CARRY(\u10|y_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|y_cnt\(0),
	datad => VCC,
	cout => \u10|Add1~1\);

-- Location: LCCOMB_X39_Y18_N8
\u10|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add1~2_combout\ = (\u10|y_cnt\(1) & (!\u10|Add1~1\)) # (!\u10|y_cnt\(1) & ((\u10|Add1~1\) # (GND)))
-- \u10|Add1~3\ = CARRY((!\u10|Add1~1\) # (!\u10|y_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|y_cnt\(1),
	datad => VCC,
	cin => \u10|Add1~1\,
	combout => \u10|Add1~2_combout\,
	cout => \u10|Add1~3\);

-- Location: LCFF_X39_Y18_N9
\u10|y_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add1~2_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u10|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|y_cnt\(1));

-- Location: LCCOMB_X39_Y18_N10
\u10|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add1~4_combout\ = (\u10|y_cnt\(2) & (\u10|Add1~3\ $ (GND))) # (!\u10|y_cnt\(2) & (!\u10|Add1~3\ & VCC))
-- \u10|Add1~5\ = CARRY((\u10|y_cnt\(2) & !\u10|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|y_cnt\(2),
	datad => VCC,
	cin => \u10|Add1~3\,
	combout => \u10|Add1~4_combout\,
	cout => \u10|Add1~5\);

-- Location: LCCOMB_X39_Y18_N2
\u10|y_cnt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|y_cnt~3_combout\ = (!\u10|Equal1~2_combout\ & \u10|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|Equal1~2_combout\,
	datad => \u10|Add1~4_combout\,
	combout => \u10|y_cnt~3_combout\);

-- Location: LCFF_X39_Y18_N3
\u10|y_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|y_cnt~3_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u10|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|y_cnt\(2));

-- Location: LCCOMB_X39_Y18_N12
\u10|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add1~6_combout\ = (\u10|y_cnt\(3) & (!\u10|Add1~5\)) # (!\u10|y_cnt\(3) & ((\u10|Add1~5\) # (GND)))
-- \u10|Add1~7\ = CARRY((!\u10|Add1~5\) # (!\u10|y_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|y_cnt\(3),
	datad => VCC,
	cin => \u10|Add1~5\,
	combout => \u10|Add1~6_combout\,
	cout => \u10|Add1~7\);

-- Location: LCCOMB_X39_Y18_N0
\u10|y_cnt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|y_cnt~1_combout\ = (!\u10|Equal1~2_combout\ & \u10|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|Equal1~2_combout\,
	datad => \u10|Add1~6_combout\,
	combout => \u10|y_cnt~1_combout\);

-- Location: LCFF_X39_Y18_N1
\u10|y_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|y_cnt~1_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u10|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|y_cnt\(3));

-- Location: LCFF_X39_Y18_N15
\u10|y_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add1~8_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u10|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|y_cnt\(4));

-- Location: LCCOMB_X38_Y18_N26
\u10|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan3~0_combout\ = (!\u10|y_cnt\(2) & (!\u10|y_cnt\(4) & ((!\u10|y_cnt\(0)) # (!\u10|y_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(2),
	datab => \u10|y_cnt\(4),
	datac => \u10|y_cnt\(1),
	datad => \u10|y_cnt\(0),
	combout => \u10|LessThan3~0_combout\);

-- Location: LCCOMB_X39_Y18_N22
\u10|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add1~16_combout\ = (\u10|y_cnt\(8) & (\u10|Add1~15\ $ (GND))) # (!\u10|y_cnt\(8) & (!\u10|Add1~15\ & VCC))
-- \u10|Add1~17\ = CARRY((\u10|y_cnt\(8) & !\u10|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|y_cnt\(8),
	datad => VCC,
	cin => \u10|Add1~15\,
	combout => \u10|Add1~16_combout\,
	cout => \u10|Add1~17\);

-- Location: LCFF_X39_Y18_N23
\u10|y_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add1~16_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u10|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|y_cnt\(8));

-- Location: LCCOMB_X39_Y18_N24
\u10|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Add1~18_combout\ = \u10|y_cnt\(9) $ (\u10|Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|y_cnt\(9),
	cin => \u10|Add1~17\,
	combout => \u10|Add1~18_combout\);

-- Location: LCCOMB_X39_Y18_N4
\u10|y_cnt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|y_cnt~0_combout\ = (\u10|Add1~18_combout\ & !\u10|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|Add1~18_combout\,
	datad => \u10|Equal1~2_combout\,
	combout => \u10|y_cnt~0_combout\);

-- Location: LCFF_X39_Y18_N5
\u10|y_cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|y_cnt~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u10|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|y_cnt\(9));

-- Location: LCCOMB_X38_Y18_N8
\u10|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan3~1_combout\ = ((\u10|Equal1~0_combout\ & (\u10|LessThan3~0_combout\ & !\u10|y_cnt\(3)))) # (!\u10|y_cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|Equal1~0_combout\,
	datab => \u10|LessThan3~0_combout\,
	datac => \u10|y_cnt\(3),
	datad => \u10|y_cnt\(9),
	combout => \u10|LessThan3~1_combout\);

-- Location: LCCOMB_X35_Y16_N18
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\);

-- Location: LCFF_X35_Y16_N19
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X36_Y16_N26
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: LCFF_X36_Y16_N27
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X36_Y16_N14
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\);

-- Location: LCFF_X36_Y16_N15
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1));

-- Location: LCFF_X35_Y16_N27
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1));

-- Location: LCCOMB_X35_Y16_N28
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: LCFF_X35_Y16_N29
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X35_Y16_N26
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) & ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) 
-- $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)) # (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCFF_X34_Y16_N13
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X35_Y16_N24
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\);

-- Location: LCFF_X35_Y16_N25
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4));

-- Location: LCFF_X35_Y16_N23
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4));

-- Location: LCCOMB_X33_Y16_N10
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\);

-- Location: LCFF_X33_Y16_N11
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5));

-- Location: LCFF_X31_Y16_N23
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X31_Y16_N2
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\);

-- Location: LCFF_X31_Y16_N3
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5));

-- Location: LCFF_X35_Y16_N9
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5));

-- Location: LCCOMB_X35_Y15_N4
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\) # (!\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X35_Y15_N26
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X35_Y15_N0
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\);

-- Location: LCFF_X35_Y15_N1
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X35_Y16_N30
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: LCFF_X35_Y16_N31
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X35_Y16_N8
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) & ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)) # (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X31_Y16_N4
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: LCFF_X31_Y16_N5
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCFF_X31_Y16_N29
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2));

-- Location: LCCOMB_X35_Y16_N14
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\);

-- Location: LCFF_X35_Y16_N15
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2));

-- Location: LCFF_X36_Y16_N31
\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X35_Y16_N4
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\);

-- Location: LCFF_X35_Y16_N5
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3));

-- Location: LCFF_X35_Y16_N1
\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3));

-- Location: LCCOMB_X35_Y15_N20
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\);

-- Location: LCFF_X35_Y15_N21
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCFF_X35_Y16_N3
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X35_Y16_N0
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) & ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)) # (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X35_Y16_N6
\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) = (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0));

-- Location: LCCOMB_X38_Y18_N28
\u10|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan2~0_combout\ = (\u10|y_cnt\(9)) # ((\u10|y_cnt\(7)) # ((\u10|y_cnt\(8)) # (\u10|y_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(9),
	datab => \u10|y_cnt\(7),
	datac => \u10|y_cnt\(8),
	datad => \u10|y_cnt\(6),
	combout => \u10|LessThan2~0_combout\);

-- Location: LCCOMB_X38_Y18_N2
\u10|display_area~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|display_area~0_combout\ = (!\u10|x_cnt\(10) & ((\u10|LessThan2~0_combout\) # ((\u10|LessThan2~2_combout\ & \u10|y_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|LessThan2~2_combout\,
	datab => \u10|x_cnt\(10),
	datac => \u10|y_cnt\(5),
	datad => \u10|LessThan2~0_combout\,
	combout => \u10|display_area~0_combout\);

-- Location: LCCOMB_X38_Y18_N16
\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & (\u10|LessThan3~1_combout\ & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) & \u10|display_area~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datab => \u10|LessThan3~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0),
	datad => \u10|display_area~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\);

-- Location: LCCOMB_X36_Y15_N12
\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\) # (!\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\);

-- Location: LCFF_X36_Y15_N3
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X36_Y15_N22
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCFF_X36_Y15_N23
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X35_Y15_N30
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X34_Y15_N0
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\);

-- Location: LCFF_X34_Y15_N1
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: LCCOMB_X36_Y15_N4
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X36_Y15_N5
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X35_Y15_N2
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\);

-- Location: LCFF_X35_Y15_N3
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X35_Y15_N18
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\);

-- Location: LCFF_X35_Y15_N19
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8));

-- Location: LCCOMB_X36_Y15_N18
\u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: LCCOMB_X36_Y15_N10
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\);

-- Location: LCFF_X36_Y15_N11
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X36_Y15_N14
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ $ 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCFF_X36_Y15_N15
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X36_Y15_N0
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\);

-- Location: LCFF_X36_Y15_N1
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X35_Y15_N24
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\);

-- Location: LCFF_X35_Y15_N25
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X36_Y15_N20
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X35_Y15_N8
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\) # (!\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X35_Y15_N12
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X35_Y15_N13
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCCOMB_X35_Y16_N16
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\);

-- Location: LCFF_X35_Y16_N17
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X36_Y16_N20
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\);

-- Location: LCFF_X36_Y16_N21
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5));

-- Location: LCFF_X33_Y16_N31
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5));

-- Location: LCFF_X34_Y16_N27
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4));

-- Location: LCFF_X33_Y16_N9
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4));

-- Location: LCCOMB_X33_Y16_N8
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)) # (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCFF_X35_Y15_N23
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCFF_X33_Y16_N15
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7));

-- Location: LCCOMB_X33_Y16_N28
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\);

-- Location: LCFF_X33_Y16_N29
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7));

-- Location: LCCOMB_X35_Y15_N10
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\);

-- Location: LCFF_X35_Y15_N11
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X36_Y16_N6
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\);

-- Location: LCFF_X36_Y16_N7
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6));

-- Location: LCFF_X33_Y16_N1
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6));

-- Location: LCCOMB_X36_Y16_N22
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN72\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN72_BDD73\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN72_BDD73\);

-- Location: LCCOMB_X36_Y16_N28
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN72_BDD73\ & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN72_BDD73\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\);

-- Location: LCFF_X36_Y16_N29
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6));

-- Location: LCCOMB_X33_Y16_N0
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)) # (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X33_Y16_N4
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN162\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN162_BDD163\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN162_BDD163\);

-- Location: LCCOMB_X33_Y16_N6
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ = (\u7|RD_MASK\(0) & (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN164_BDD165\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN162_BDD163\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|RD_MASK\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN164_BDD165\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN162_BDD163\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\);

-- Location: LCCOMB_X32_Y16_N2
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\);

-- Location: LCFF_X32_Y16_N3
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2));

-- Location: LCCOMB_X32_Y16_N22
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN74\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN74_BDD75\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)) # ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN74_BDD75\);

-- Location: LCCOMB_X32_Y16_N16
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN74_BDD75\ & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN74_BDD75\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\);

-- Location: LCFF_X32_Y16_N17
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3));

-- Location: LCCOMB_X33_Y16_N26
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\);

-- Location: LCFF_X33_Y16_N27
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4));

-- Location: LCCOMB_X36_Y16_N18
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN172\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN172_BDD173\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)) # ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN172_BDD173\);

-- Location: LCCOMB_X36_Y16_N10
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN172_BDD173\ & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN172_BDD173\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\);

-- Location: LCFF_X36_Y16_N11
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7));

-- Location: LCCOMB_X34_Y16_N22
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN168_BDD169\ & 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN168_BDD169\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\);

-- Location: LCFF_X34_Y16_N23
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9));

-- Location: LCCOMB_X35_Y15_N14
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ & 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\);

-- Location: LCFF_X35_Y15_N15
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	aclr => \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9));

-- Location: LCFF_X35_Y15_N7
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X34_Y16_N24
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\);

-- Location: LCFF_X34_Y16_N25
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9));

-- Location: LCFF_X34_Y16_N7
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9));

-- Location: LCCOMB_X34_Y16_N6
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) & ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8)) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9))))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X33_Y16_N24
\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u7|OUT_VALID~regout\ & (\u7|RD_MASK\(0) & ((\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN216_BDD217\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN216_BDD217\,
	datab => \u7|OUT_VALID~regout\,
	datac => \u7|RD_MASK\(0),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X32_Y16_N26
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\);

-- Location: LCFF_X32_Y16_N27
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1));

-- Location: LCCOMB_X32_Y16_N6
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\);

-- Location: LCFF_X32_Y16_N7
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\);

-- Location: LCFF_X33_Y16_N19
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\);

-- Location: LCCOMB_X33_Y16_N12
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ $ 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\);

-- Location: LCFF_X33_Y16_N13
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\);

-- Location: LCCOMB_X32_Y16_N28
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\);

-- Location: LCFF_X32_Y16_N29
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

-- Location: LCCOMB_X32_Y16_N10
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\);

-- Location: LCFF_X32_Y16_N11
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0));

-- Location: LCCOMB_X32_Y16_N24
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\);

-- Location: LCFF_X32_Y16_N25
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0));

-- Location: LCCOMB_X32_Y16_N18
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) & ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)) # (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X33_Y16_N14
\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\ = (\u7|RD_MASK\(0) & \u7|OUT_VALID~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|RD_MASK\(0),
	datad => \u7|OUT_VALID~regout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\);

-- Location: LCCOMB_X33_Y16_N2
\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X33_Y16_N22
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN166_BDD167\ & (\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\ & 
-- ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN166_BDD167\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\);

-- Location: LCCOMB_X34_Y16_N2
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN170_BDD171\ & 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & !\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN170_BDD171\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\);

-- Location: LCFF_X34_Y16_N3
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8));

-- Location: LCCOMB_X34_Y16_N16
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\);

-- Location: LCFF_X31_Y16_N15
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8));

-- Location: LCCOMB_X35_Y15_N28
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: LCFF_X35_Y15_N29
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCFF_X34_Y16_N21
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8));

-- Location: LCFF_X34_Y16_N17
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8));

-- Location: LCCOMB_X31_Y16_N20
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\);

-- Location: LCFF_X31_Y16_N21
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(8));

-- Location: LCCOMB_X31_Y16_N30
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: LCFF_X27_Y16_N9
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7));

-- Location: LCCOMB_X34_Y16_N10
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: LCFF_X27_Y16_N19
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6));

-- Location: LCCOMB_X31_Y16_N10
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: LCFF_X27_Y16_N11
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5));

-- Location: LCCOMB_X31_Y16_N24
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: LCFF_X27_Y16_N23
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4));

-- Location: LCCOMB_X32_Y16_N20
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\);

-- Location: LCFF_X32_Y16_N21
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3));

-- Location: LCFF_X32_Y16_N23
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3));

-- Location: LCCOMB_X31_Y16_N26
\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X27_Y16_N30
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder_combout\);

-- Location: LCFF_X27_Y16_N31
\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3));

-- Location: LCCOMB_X31_Y16_N18
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X27_Y16_N4
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: LCFF_X27_Y16_N5
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2));

-- Location: LCCOMB_X27_Y16_N2
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: LCFF_X27_Y16_N3
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1));

-- Location: LCCOMB_X27_Y16_N26
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: LCFF_X27_Y16_N27
\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0));

-- Location: LCCOMB_X27_Y16_N6
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(0),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0),
	datad => VCC,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\);

-- Location: LCCOMB_X27_Y16_N8
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\);

-- Location: LCCOMB_X27_Y16_N10
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2) & (\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2)) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\);

-- Location: LCCOMB_X27_Y16_N12
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3) & (\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3)) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\);

-- Location: LCCOMB_X27_Y16_N14
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4) & (\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4)) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\);

-- Location: LCCOMB_X27_Y16_N16
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\);

-- Location: LCCOMB_X27_Y16_N18
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6) & (\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6)) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\);

-- Location: LCCOMB_X27_Y16_N20
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7) & (\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7) & 
-- !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\)) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7) & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7)) # 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7),
	datad => VCC,
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\,
	cout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\);

-- Location: LCCOMB_X27_Y16_N22
\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ = \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8) $ (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ $ 
-- (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(8),
	cin => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\,
	combout => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X23_Y12_N0
\u7|RD_MASK~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|RD_MASK~3_combout\ = (!\u7|mRD_DONE~regout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mRD_DONE~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|RD_MASK~3_combout\);

-- Location: LCFF_X23_Y12_N1
\u7|RD_MASK[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|RD_MASK~3_combout\,
	ena => \u7|RD_MASK[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|RD_MASK\(0));

-- Location: LCCOMB_X23_Y12_N18
\u7|always3~2_RESYN202\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|always3~2_RESYN202_BDD203\ = (!\u7|mRD~regout\ & (!\u7|ST\(0) & (!\u7|ST\(1) & !\u7|RD_MASK\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mRD~regout\,
	datab => \u7|ST\(0),
	datac => \u7|ST\(1),
	datad => \u7|RD_MASK\(0),
	combout => \u7|always3~2_RESYN202_BDD203\);

-- Location: LCCOMB_X23_Y12_N2
\u7|RD_MASK~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|RD_MASK~4_combout\ = (!\u7|mRD_DONE~regout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mRD_DONE~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|RD_MASK~4_combout\);

-- Location: LCFF_X23_Y12_N3
\u7|RD_MASK[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|RD_MASK~4_combout\,
	ena => \u7|RD_MASK[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|RD_MASK\(1));

-- Location: LCCOMB_X23_Y12_N10
\u7|always3~2_RESYN200\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|always3~2_RESYN200_BDD201\ = (!\u7|ST\(2) & (!\u7|RD_MASK\(1) & (\u1|oRST_0~regout\ & !\u7|mWR~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(2),
	datab => \u7|RD_MASK\(1),
	datac => \u1|oRST_0~regout\,
	datad => \u7|mWR~regout\,
	combout => \u7|always3~2_RESYN200_BDD201\);

-- Location: LCCOMB_X23_Y12_N12
\u7|always3~2_RESYN204\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|always3~2_RESYN204_BDD205\ = (!\u7|ST\(8) & \u7|always3~2_RESYN200_BDD201\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|ST\(8),
	datad => \u7|always3~2_RESYN200_BDD201\,
	combout => \u7|always3~2_RESYN204_BDD205\);

-- Location: LCCOMB_X23_Y12_N26
\u7|always3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|always3~2_combout\ = (\u7|Equal5~0_combout\ & (\u7|always3~2_RESYN202_BDD203\ & (\u7|Equal5~1_combout\ & \u7|always3~2_RESYN204_BDD205\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal5~0_combout\,
	datab => \u7|always3~2_RESYN202_BDD203\,
	datac => \u7|Equal5~1_combout\,
	datad => \u7|always3~2_RESYN204_BDD205\,
	combout => \u7|always3~2_combout\);

-- Location: LCCOMB_X23_Y12_N8
\u7|RD_MASK[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|RD_MASK[1]~1_combout\ = (\u7|mRD_DONE~regout\) # ((\u7|always3~2_combout\ & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\) # (!\u7|RD_MASK[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|RD_MASK[1]~0_combout\,
	datab => \u7|mRD_DONE~regout\,
	datac => \u7|always3~2_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u7|RD_MASK[1]~1_combout\);

-- Location: LCFF_X23_Y12_N17
\u7|mRD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mRD~0_combout\,
	ena => \u7|RD_MASK[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mRD~regout\);

-- Location: LCCOMB_X16_Y11_N28
\u7|Pre_RD~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Pre_RD~feeder_combout\ = \u7|mRD~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mRD~regout\,
	combout => \u7|Pre_RD~feeder_combout\);

-- Location: LCFF_X16_Y11_N29
\u7|Pre_RD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Pre_RD~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|Pre_RD~regout\);

-- Location: LCCOMB_X16_Y11_N30
\u7|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal2~0_combout\ = (!\u7|Pre_RD~regout\ & \u7|mRD~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Pre_RD~regout\,
	datad => \u7|mRD~regout\,
	combout => \u7|Equal2~0_combout\);

-- Location: LCFF_X16_Y11_N9
\u7|Pre_WR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|mWR~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|Pre_WR~regout\);

-- Location: LCCOMB_X16_Y11_N8
\u7|CMD[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|CMD[1]~1_combout\ = (\u7|mWR~regout\ & !\u7|Pre_WR~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR~regout\,
	datac => \u7|Pre_WR~regout\,
	combout => \u7|CMD[1]~1_combout\);

-- Location: LCCOMB_X16_Y11_N10
\u7|Write~2_RESYN52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Write~2_RESYN52_BDD53\ = (\u7|CMD[1]~1_combout\ & ((\u7|Pre_RD~regout\) # (!\u7|mRD~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mRD~regout\,
	datac => \u7|CMD[1]~1_combout\,
	datad => \u7|Pre_RD~regout\,
	combout => \u7|Write~2_RESYN52_BDD53\);

-- Location: LCCOMB_X16_Y11_N18
\u7|Write~2_RESYN54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Write~2_RESYN54_BDD55\ = (\u7|Write~regout\ & (!\u7|Equal2~0_combout\)) # (!\u7|Write~regout\ & ((\u7|Write~2_RESYN52_BDD53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Equal2~0_combout\,
	datac => \u7|Write~regout\,
	datad => \u7|Write~2_RESYN52_BDD53\,
	combout => \u7|Write~2_RESYN54_BDD55\);

-- Location: LCCOMB_X16_Y11_N22
\u7|Equal5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal5~3_combout\ = (!\u7|ST\(0) & (!\u7|ST\(1) & \u7|Equal5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(0),
	datac => \u7|ST\(1),
	datad => \u7|Equal5~2_combout\,
	combout => \u7|Equal5~3_combout\);

-- Location: LCCOMB_X16_Y11_N4
\u7|Write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Write~2_combout\ = (\u7|Write~regout\ & (!\u7|Equal10~0_combout\ & ((\u7|Write~2_RESYN54_BDD55\) # (!\u7|Equal5~3_combout\)))) # (!\u7|Write~regout\ & (((\u7|Write~2_RESYN54_BDD55\ & \u7|Equal5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal10~0_combout\,
	datab => \u7|Write~2_RESYN54_BDD55\,
	datac => \u7|Write~regout\,
	datad => \u7|Equal5~3_combout\,
	combout => \u7|Write~2_combout\);

-- Location: LCFF_X16_Y11_N5
\u7|Write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Write~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|Write~regout\);

-- Location: LCCOMB_X15_Y11_N14
\u7|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Equal10~0_combout\ = (\u7|Equal7~0_combout\ & (\u7|ST\(2) & (!\u7|ST\(0) & \u7|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal7~0_combout\,
	datab => \u7|ST\(2),
	datac => \u7|ST\(0),
	datad => \u7|ST\(8),
	combout => \u7|Equal10~0_combout\);

-- Location: LCCOMB_X16_Y11_N0
\u7|mWR_DONE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mWR_DONE~0_combout\ = (\u7|Write~regout\ & ((\u7|mWR_DONE~regout\) # ((!\u7|Equal8~0_combout\ & \u7|Equal10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal8~0_combout\,
	datab => \u7|Write~regout\,
	datac => \u7|mWR_DONE~regout\,
	datad => \u7|Equal10~0_combout\,
	combout => \u7|mWR_DONE~0_combout\);

-- Location: LCFF_X16_Y11_N1
\u7|mWR_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mWR_DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mWR_DONE~regout\);

-- Location: LCCOMB_X1_Y8_N22
\u7|mWR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mWR~0_combout\ = (!\u7|mWR_DONE~regout\ & ((\u7|mWR~regout\) # ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & \u7|always3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datab => \u7|mWR_DONE~regout\,
	datac => \u7|mWR~regout\,
	datad => \u7|always3~2_combout\,
	combout => \u7|mWR~0_combout\);

-- Location: LCFF_X1_Y8_N23
\u7|mWR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mWR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mWR~regout\);

-- Location: PIN_R28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iCLK_50_3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iCLK_50_3,
	combout => \iCLK_50_3~combout\);

-- Location: PLL_2
\u6|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 3,
	c0_initial => 2,
	c0_low => 2,
	c0_mode => "odd",
	c0_ph => 2,
	c1_high => 3,
	c1_initial => 1,
	c1_low => 2,
	c1_mode => "odd",
	c1_ph => 0,
	c2_high => 3,
	c2_initial => 1,
	c2_low => 2,
	c2_mode => "odd",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 3,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 3,
	clk1_phase_shift => "-1667",
	clk2_counter => "c2",
	clk2_divide_by => 1,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 3,
	clk2_phase_shift => "-1667",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 15,
	m_initial => 2,
	m_ph => 2,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5633,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	inclk => \u6|altpll_component|pll_INCLK_bus\,
	clk => \u6|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G7
\u6|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u6|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\);

-- Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\GPIO_CLKIN_N1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_GPIO_CLKIN_N1,
	combout => \GPIO_CLKIN_N1~combout\);

-- Location: CLKCTRL_G15
\GPIO_CLKIN_N1~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \GPIO_CLKIN_N1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \GPIO_CLKIN_N1~clkctrl_outclk\);

-- Location: LCFF_X16_Y8_N19
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_NEW_REG12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	aclr => \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM13\);

-- Location: LCCOMB_X16_Y8_N18
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM13\ $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM15\ & 
-- (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM9\ & !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM15\,
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM9\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM13\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM11\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\);

-- Location: LCCOMB_X18_Y8_N24
\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	combout => \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: LCCOMB_X44_Y9_N20
\TOTAL|arbiter|dGray~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|dGray~0_combout\ = (\TOTAL|r2g|accumOut\(9) & \u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(9),
	datac => \u1|oRST_1~regout\,
	combout => \TOTAL|arbiter|dGray~0_combout\);

-- Location: LCFF_X44_Y9_N21
\TOTAL|arbiter|dGray[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|dGray~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|dGray\(5));

-- Location: LCCOMB_X48_Y8_N0
\u2|oDVAL\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|oDVAL~combout\ = (\u2|mCCD_FVAL~regout\ & \u2|mCCD_LVAL~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|mCCD_FVAL~regout\,
	datad => \u2|mCCD_LVAL~regout\,
	combout => \u2|oDVAL~combout\);

-- Location: LCCOMB_X67_Y13_N24
\u2|mCCD_DATA~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~7_combout\ = (rCCD_LVAL & rCCD_DATA(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datad => rCCD_DATA(11),
	combout => \u2|mCCD_DATA~7_combout\);

-- Location: LCFF_X67_Y13_N25
\u2|mCCD_DATA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~7_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(11));

-- Location: LCCOMB_X56_Y13_N10
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\ = \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0) $ (VCC)
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\ = CARRY(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0),
	datad => VCC,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\,
	cout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X56_Y13_N8
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X56_Y13_N12
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\)) # 
-- (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & ((\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\) # (GND)))
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ = CARRY((!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\) # (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1),
	datad => VCC,
	cin => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\,
	cout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X56_Y13_N14
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & (\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\ & VCC))
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & !\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2),
	datad => VCC,
	cin => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\,
	cout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\);

-- Location: LCFF_X56_Y13_N15
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \u2|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2));

-- Location: LCCOMB_X56_Y13_N16
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\)) # 
-- (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & ((\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\) # (GND)))
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ = CARRY((!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\) # (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3),
	datad => VCC,
	cin => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\,
	cout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\);

-- Location: LCFF_X56_Y13_N17
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \u2|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3));

-- Location: LCCOMB_X56_Y13_N18
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & (\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\ & VCC))
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4) & !\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4),
	datad => VCC,
	cin => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\,
	cout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\);

-- Location: LCFF_X56_Y13_N19
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \u2|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4));

-- Location: LCCOMB_X56_Y13_N0
\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout\ = (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2) & 
-- (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5),
	datab => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(2),
	datac => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(3),
	datad => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(4),
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X56_Y13_N4
\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout\ = (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1) & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1),
	datad => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0),
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X56_Y13_N20
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\)) # 
-- (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5) & ((\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\) # (GND)))
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ = CARRY((!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\) # (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5),
	datad => VCC,
	cin => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\,
	cout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X56_Y13_N22
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & (\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ $ (GND))) # 
-- (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\ & VCC))
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6) & !\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6),
	datad => VCC,
	cin => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\,
	cout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\);

-- Location: LCFF_X56_Y13_N23
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout\,
	sdata => \~GND~combout\,
	sload => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \u2|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(6));

-- Location: LCCOMB_X56_Y13_N24
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\)) # 
-- (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7) & ((\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\) # (GND)))
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ = CARRY((!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\) # (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7),
	datad => VCC,
	cin => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\,
	cout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\);

-- Location: LCCOMB_X56_Y13_N26
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & (\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ $ (GND))) # 
-- (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\ & VCC))
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8) & !\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8),
	datad => VCC,
	cin => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\,
	cout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\);

-- Location: LCFF_X56_Y13_N27
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout\,
	sdata => \~GND~combout\,
	sload => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \u2|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(8));

-- Location: LCCOMB_X56_Y13_N28
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\)) # 
-- (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9) & ((\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\) # (GND)))
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\ = CARRY((!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\) # (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9),
	datad => VCC,
	cin => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\,
	cout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\);

-- Location: LCFF_X56_Y13_N29
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout\,
	sdata => \~GND~combout\,
	sload => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \u2|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(9));

-- Location: LCCOMB_X56_Y13_N30
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0_combout\ = !\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0_combout\);

-- Location: LCCOMB_X56_Y13_N2
\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\ = (\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0_combout\) # ((\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\ & 
-- (\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout\ & \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout\,
	datab => \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout\,
	datac => \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout\,
	datad => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0_combout\,
	combout => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\);

-- Location: LCFF_X56_Y13_N11
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \u2|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(0));

-- Location: LCFF_X56_Y13_N13
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \u2|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(1));

-- Location: LCFF_X56_Y13_N21
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \u2|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(5));

-- Location: LCFF_X56_Y13_N25
\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout\,
	sdata => \~GND~combout\,
	sload => \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \u2|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q\(7));

-- Location: LCCOMB_X67_Y13_N0
\u2|mCCD_DATA~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~5_combout\ = (rCCD_LVAL & rCCD_DATA(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datad => rCCD_DATA(9),
	combout => \u2|mCCD_DATA~5_combout\);

-- Location: LCFF_X67_Y13_N1
\u2|mCCD_DATA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~5_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(9));

-- Location: LCCOMB_X67_Y13_N6
\u2|mCCD_DATA~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~6_combout\ = (rCCD_LVAL & rCCD_DATA(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datad => rCCD_DATA(10),
	combout => \u2|mCCD_DATA~6_combout\);

-- Location: LCFF_X67_Y13_N7
\u2|mCCD_DATA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~6_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(10));

-- Location: LCCOMB_X67_Y13_N20
\u2|mCCD_DATA~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~4_combout\ = (rCCD_LVAL & rCCD_DATA(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datad => rCCD_DATA(8),
	combout => \u2|mCCD_DATA~4_combout\);

-- Location: LCFF_X67_Y13_N21
\u2|mCCD_DATA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~4_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(8));

-- Location: M4K_X55_Y13
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 798,
	port_a_logical_ram_width => 36,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 798,
	port_b_logical_ram_width => 36,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u2|oDVAL~combout\,
	portadatain => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTADATAIN_bus\,
	portaaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: M4K_X55_Y12
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 798,
	port_a_logical_ram_width => 36,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 798,
	port_b_logical_ram_width => 36,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u2|oDVAL~combout\,
	portadatain => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\,
	portaaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: M4K_X55_Y11
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 798,
	port_a_logical_ram_width => 36,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 798,
	port_b_logical_ram_width => 36,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u2|oDVAL~combout\,
	portadatain => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTADATAIN_bus\,
	portaaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTAADDR_bus\,
	portbaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a11_PORTBDATAOUT_bus\);

-- Location: LCFF_X58_Y10_N9
\u3|wData2_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(11));

-- Location: LCFF_X58_Y10_N19
\u3|wData1_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(11));

-- Location: LCCOMB_X56_Y9_N28
\u3|rRed[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed[11]~7_combout\ = (\u3|rGreen~14_combout\ & ((\u3|wData1_d1\(11)))) # (!\u3|rGreen~14_combout\ & (\u3|wData2_d1\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|wData2_d1\(11),
	datad => \u3|wData1_d1\(11),
	combout => \u3|rRed[11]~7_combout\);

-- Location: LCCOMB_X56_Y9_N30
\u3|wData2_d2[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData2_d2[11]~feeder_combout\ = \u3|wData2_d1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|wData2_d1\(11),
	combout => \u3|wData2_d2[11]~feeder_combout\);

-- Location: LCFF_X56_Y9_N31
\u3|wData2_d2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData2_d2[11]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(11));

-- Location: LCCOMB_X56_Y11_N26
\u3|wData0_d1[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData0_d1[11]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(35),
	combout => \u3|wData0_d1[11]~feeder_combout\);

-- Location: LCFF_X56_Y11_N27
\u3|wData0_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData0_d1[11]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(11));

-- Location: LCFF_X58_Y9_N31
\u3|wData0_d2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData0_d1\(11),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d2\(11));

-- Location: LCCOMB_X58_Y9_N30
\u3|rRed~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~32_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & ((\u3|wData0_d2\(11)))) # (!\u3|Equal6~4_combout\ & (\u3|wData2_d2\(11))))) # (!\u2|Y_Cont\(0) & (\u3|wData2_d2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|wData2_d2\(11),
	datac => \u3|wData0_d2\(11),
	datad => \u3|Equal6~4_combout\,
	combout => \u3|rRed~32_combout\);

-- Location: LCCOMB_X44_Y8_N8
\u3|Equal9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal9~4_combout\ = (\u3|Equal9~3_combout\ & (!\u2|X_Cont\(0) & \u3|Equal9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~3_combout\,
	datab => \u2|X_Cont\(0),
	datad => \u3|Equal9~2_combout\,
	combout => \u3|Equal9~4_combout\);

-- Location: LCCOMB_X44_Y8_N0
\u3|Equal9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal9~5_combout\ = (!\u2|X_Cont\(8) & (\u3|Equal9~4_combout\ & (!\u2|X_Cont\(9) & \u3|Equal9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(8),
	datab => \u3|Equal9~4_combout\,
	datac => \u2|X_Cont\(9),
	datad => \u3|Equal9~1_combout\,
	combout => \u3|Equal9~5_combout\);

-- Location: LCFF_X58_Y9_N23
\u3|wData1_d2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData1_d1\(11),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(11));

-- Location: LCCOMB_X58_Y9_N16
\u3|rRed~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~33_combout\ = (\u3|rRed~31_combout\ & ((\u3|rRed~32_combout\) # ((!\u3|Equal9~5_combout\)))) # (!\u3|rRed~31_combout\ & (((\u3|Equal9~5_combout\ & \u3|wData1_d2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rRed~31_combout\,
	datab => \u3|rRed~32_combout\,
	datac => \u3|Equal9~5_combout\,
	datad => \u3|wData1_d2\(11),
	combout => \u3|rRed~33_combout\);

-- Location: LCFF_X56_Y9_N29
\u3|rRed[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rRed[11]~7_combout\,
	sdata => \u3|rRed~33_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|ALT_INV_X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rRed\(11));

-- Location: LCFF_X53_Y9_N29
\TOTAL|r2g|rRed[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rRed\(11),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rRed\(11));

-- Location: LCCOMB_X56_Y11_N12
\u3|wData1_d1[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData1_d1[10]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22),
	combout => \u3|wData1_d1[10]~feeder_combout\);

-- Location: LCFF_X56_Y11_N13
\u3|wData1_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData1_d1[10]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(10));

-- Location: LCFF_X57_Y10_N9
\u3|wData2_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(10));

-- Location: LCCOMB_X56_Y9_N18
\u3|rRed[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed[10]~6_combout\ = (\u3|rGreen~14_combout\ & (\u3|wData1_d1\(10))) # (!\u3|rGreen~14_combout\ & ((\u3|wData2_d1\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|wData1_d1\(10),
	datad => \u3|wData2_d1\(10),
	combout => \u3|rRed[10]~6_combout\);

-- Location: LCFF_X56_Y10_N15
\u3|wData1_d2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData1_d1\(10),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(10));

-- Location: LCFF_X57_Y10_N7
\u3|wData0_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(34),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(10));

-- Location: LCFF_X56_Y10_N21
\u3|wData0_d2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData0_d1\(10),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d2\(10));

-- Location: LCCOMB_X56_Y10_N20
\u3|rRed~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~29_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & ((\u3|wData0_d2\(10)))) # (!\u3|Equal6~4_combout\ & (\u3|wData2_d2\(10))))) # (!\u2|Y_Cont\(0) & (\u3|wData2_d2\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d2\(10),
	datab => \u2|Y_Cont\(0),
	datac => \u3|wData0_d2\(10),
	datad => \u3|Equal6~4_combout\,
	combout => \u3|rRed~29_combout\);

-- Location: LCCOMB_X56_Y10_N18
\u3|rRed~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~30_combout\ = (\u3|rRed~28_combout\ & (((\u3|rRed~29_combout\) # (!\u3|Equal9~5_combout\)))) # (!\u3|rRed~28_combout\ & (\u3|wData1_d2\(10) & ((\u3|Equal9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rRed~28_combout\,
	datab => \u3|wData1_d2\(10),
	datac => \u3|rRed~29_combout\,
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rRed~30_combout\);

-- Location: LCFF_X56_Y9_N19
\u3|rRed[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rRed[10]~6_combout\,
	sdata => \u3|rRed~30_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|ALT_INV_X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rRed\(10));

-- Location: LCFF_X53_Y9_N27
\TOTAL|r2g|rRed[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rRed\(10),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rRed\(10));

-- Location: LCCOMB_X67_Y13_N2
\u2|mCCD_DATA~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~3_combout\ = (rCCD_LVAL & rCCD_DATA(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datad => rCCD_DATA(7),
	combout => \u2|mCCD_DATA~3_combout\);

-- Location: LCFF_X67_Y13_N3
\u2|mCCD_DATA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~3_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(7));

-- Location: LCCOMB_X67_Y13_N28
\u2|mCCD_DATA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~1_combout\ = (rCCD_LVAL & rCCD_DATA(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datad => rCCD_DATA(5),
	combout => \u2|mCCD_DATA~1_combout\);

-- Location: LCFF_X67_Y13_N29
\u2|mCCD_DATA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~1_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(5));

-- Location: LCCOMB_X67_Y13_N16
\u2|mCCD_DATA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~2_combout\ = (rCCD_LVAL & rCCD_DATA(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datac => rCCD_DATA(6),
	combout => \u2|mCCD_DATA~2_combout\);

-- Location: LCFF_X67_Y13_N17
\u2|mCCD_DATA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~2_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(6));

-- Location: LCCOMB_X67_Y13_N8
\u2|mCCD_DATA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~0_combout\ = (rCCD_LVAL & rCCD_DATA(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datad => rCCD_DATA(4),
	combout => \u2|mCCD_DATA~0_combout\);

-- Location: LCFF_X67_Y13_N9
\u2|mCCD_DATA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(4));

-- Location: M4K_X64_Y11
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 798,
	port_a_logical_ram_width => 36,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 798,
	port_b_logical_ram_width => 36,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u2|oDVAL~combout\,
	portadatain => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTADATAIN_bus\,
	portaaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: M4K_X64_Y9
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 798,
	port_a_logical_ram_width => 36,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 798,
	port_b_logical_ram_width => 36,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u2|oDVAL~combout\,
	portadatain => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTADATAIN_bus\,
	portaaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: M4K_X64_Y10
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 798,
	port_a_logical_ram_width => 36,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 798,
	port_b_logical_ram_width => 36,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u2|oDVAL~combout\,
	portadatain => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTADATAIN_bus\,
	portaaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTAADDR_bus\,
	portbaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a7_PORTBDATAOUT_bus\);

-- Location: LCFF_X57_Y10_N15
\u3|wData1_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(7));

-- Location: LCFF_X58_Y10_N7
\u3|wData2_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(7));

-- Location: LCCOMB_X56_Y9_N20
\u3|rRed[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed[7]~3_combout\ = (\u3|rGreen~14_combout\ & (\u3|wData1_d1\(7))) # (!\u3|rGreen~14_combout\ & ((\u3|wData2_d1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|wData1_d1\(7),
	datad => \u3|wData2_d1\(7),
	combout => \u3|rRed[7]~3_combout\);

-- Location: LCCOMB_X56_Y9_N12
\u3|wData1_d2[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData1_d2[7]~feeder_combout\ = \u3|wData1_d1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|wData1_d1\(7),
	combout => \u3|wData1_d2[7]~feeder_combout\);

-- Location: LCFF_X56_Y9_N13
\u3|wData1_d2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData1_d2[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(7));

-- Location: LCCOMB_X57_Y11_N18
\u3|wData0_d1[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData0_d1[7]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(31),
	combout => \u3|wData0_d1[7]~feeder_combout\);

-- Location: LCFF_X57_Y11_N19
\u3|wData0_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData0_d1[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(7));

-- Location: LCFF_X60_Y9_N29
\u3|wData0_d2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData0_d1\(7),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d2\(7));

-- Location: LCFF_X60_Y9_N1
\u3|wData2_d2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData2_d1\(7),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(7));

-- Location: LCCOMB_X60_Y9_N28
\u3|rRed~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~20_combout\ = (\u3|Equal6~4_combout\ & ((\u2|Y_Cont\(0) & (\u3|wData0_d2\(7))) # (!\u2|Y_Cont\(0) & ((\u3|wData2_d2\(7)))))) # (!\u3|Equal6~4_combout\ & (((\u3|wData2_d2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal6~4_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|wData0_d2\(7),
	datad => \u3|wData2_d2\(7),
	combout => \u3|rRed~20_combout\);

-- Location: LCCOMB_X60_Y9_N10
\u3|rRed~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~21_combout\ = (\u3|rRed~19_combout\ & (((\u3|rRed~20_combout\)) # (!\u3|Equal9~5_combout\))) # (!\u3|rRed~19_combout\ & (\u3|Equal9~5_combout\ & (\u3|wData1_d2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rRed~19_combout\,
	datab => \u3|Equal9~5_combout\,
	datac => \u3|wData1_d2\(7),
	datad => \u3|rRed~20_combout\,
	combout => \u3|rRed~21_combout\);

-- Location: LCFF_X56_Y9_N21
\u3|rRed[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rRed[7]~3_combout\,
	sdata => \u3|rRed~21_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|ALT_INV_X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rRed\(7));

-- Location: LCCOMB_X53_Y9_N0
\TOTAL|r2g|rRed[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rRed[7]~feeder_combout\ = \u3|rRed\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|rRed\(7),
	combout => \TOTAL|r2g|rRed[7]~feeder_combout\);

-- Location: LCFF_X53_Y9_N1
\TOTAL|r2g|rRed[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rRed[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rRed\(7));

-- Location: LCFF_X59_Y10_N31
\u3|wData2_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(6));

-- Location: LCFF_X57_Y10_N17
\u3|wData1_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(6));

-- Location: LCCOMB_X56_Y9_N22
\u3|rRed[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed[6]~2_combout\ = (\u3|rGreen~14_combout\ & ((\u3|wData1_d1\(6)))) # (!\u3|rGreen~14_combout\ & (\u3|wData2_d1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|wData2_d1\(6),
	datad => \u3|wData1_d1\(6),
	combout => \u3|rRed[6]~2_combout\);

-- Location: LCCOMB_X54_Y10_N2
\u3|mirror_sw~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|mirror_sw~feeder_combout\ = \iSW~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iSW~combout\(17),
	combout => \u3|mirror_sw~feeder_combout\);

-- Location: LCFF_X54_Y10_N3
\u3|mirror_sw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u1|oRST_1~clkctrl_outclk\,
	datain => \u3|mirror_sw~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|mirror_sw~regout\);

-- Location: LCCOMB_X54_Y9_N24
\u3|rGreen~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~14_combout\ = \u3|mirror_sw~regout\ $ (\u2|Y_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|mirror_sw~regout\,
	datad => \u2|Y_Cont\(0),
	combout => \u3|rGreen~14_combout\);

-- Location: LCCOMB_X58_Y9_N4
\u3|rRed~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~16_combout\ = (\u3|Equal9~5_combout\ & (((\u3|rGreen~14_combout\)))) # (!\u3|Equal9~5_combout\ & ((\u3|rGreen~14_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18)))) # (!\u3|rGreen~14_combout\ & 
-- (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18),
	datac => \u3|Equal9~5_combout\,
	datad => \u3|rGreen~14_combout\,
	combout => \u3|rRed~16_combout\);

-- Location: LCFF_X58_Y9_N25
\u3|wData1_d2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData1_d1\(6),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(6));

-- Location: LCFF_X58_Y9_N1
\u3|wData2_d2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData2_d1\(6),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(6));

-- Location: LCCOMB_X57_Y11_N16
\u3|wData0_d1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData0_d1[6]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(30),
	combout => \u3|wData0_d1[6]~feeder_combout\);

-- Location: LCFF_X57_Y11_N17
\u3|wData0_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData0_d1[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(6));

-- Location: LCFF_X58_Y9_N11
\u3|wData0_d2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData0_d1\(6),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d2\(6));

-- Location: LCCOMB_X58_Y9_N10
\u3|rRed~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~17_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & ((\u3|wData0_d2\(6)))) # (!\u3|Equal6~4_combout\ & (\u3|wData2_d2\(6))))) # (!\u2|Y_Cont\(0) & (\u3|wData2_d2\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|wData2_d2\(6),
	datac => \u3|wData0_d2\(6),
	datad => \u3|Equal6~4_combout\,
	combout => \u3|rRed~17_combout\);

-- Location: LCCOMB_X58_Y9_N8
\u3|rRed~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~18_combout\ = (\u3|Equal9~5_combout\ & ((\u3|rRed~16_combout\ & ((\u3|rRed~17_combout\))) # (!\u3|rRed~16_combout\ & (\u3|wData1_d2\(6))))) # (!\u3|Equal9~5_combout\ & (\u3|rRed~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|rRed~16_combout\,
	datac => \u3|wData1_d2\(6),
	datad => \u3|rRed~17_combout\,
	combout => \u3|rRed~18_combout\);

-- Location: LCFF_X56_Y9_N23
\u3|rRed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rRed[6]~2_combout\,
	sdata => \u3|rRed~18_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|ALT_INV_X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rRed\(6));

-- Location: LCCOMB_X53_Y9_N4
\TOTAL|r2g|rRed[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rRed[6]~feeder_combout\ = \u3|rRed\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|rRed\(6),
	combout => \TOTAL|r2g|rRed[6]~feeder_combout\);

-- Location: LCFF_X53_Y9_N5
\TOTAL|r2g|rRed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rRed[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rRed\(6));

-- Location: LCFF_X58_Y10_N27
\u3|wData1_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(5));

-- Location: LCFF_X59_Y10_N23
\u3|wData2_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(5));

-- Location: LCCOMB_X56_Y9_N24
\u3|rRed[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed[5]~1_combout\ = (\u3|rGreen~14_combout\ & (\u3|wData1_d1\(5))) # (!\u3|rGreen~14_combout\ & ((\u3|wData2_d1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|wData1_d1\(5),
	datad => \u3|wData2_d1\(5),
	combout => \u3|rRed[5]~1_combout\);

-- Location: LCFF_X58_Y10_N13
\u3|wData0_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(29),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(5));

-- Location: LCFF_X60_Y9_N15
\u3|wData0_d2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData0_d1\(5),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d2\(5));

-- Location: LCFF_X60_Y9_N31
\u3|wData2_d2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData2_d1\(5),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(5));

-- Location: LCCOMB_X60_Y9_N14
\u3|rRed~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~14_combout\ = (\u3|Equal6~4_combout\ & ((\u2|Y_Cont\(0) & (\u3|wData0_d2\(5))) # (!\u2|Y_Cont\(0) & ((\u3|wData2_d2\(5)))))) # (!\u3|Equal6~4_combout\ & (((\u3|wData2_d2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal6~4_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|wData0_d2\(5),
	datad => \u3|wData2_d2\(5),
	combout => \u3|rRed~14_combout\);

-- Location: LCFF_X60_Y9_N3
\u3|wData1_d2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData1_d1\(5),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(5));

-- Location: LCCOMB_X60_Y9_N16
\u3|rRed~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~15_combout\ = (\u3|rRed~13_combout\ & (((\u3|rRed~14_combout\)) # (!\u3|Equal9~5_combout\))) # (!\u3|rRed~13_combout\ & (\u3|Equal9~5_combout\ & ((\u3|wData1_d2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rRed~13_combout\,
	datab => \u3|Equal9~5_combout\,
	datac => \u3|rRed~14_combout\,
	datad => \u3|wData1_d2\(5),
	combout => \u3|rRed~15_combout\);

-- Location: LCFF_X56_Y9_N25
\u3|rRed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rRed[5]~1_combout\,
	sdata => \u3|rRed~15_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|ALT_INV_X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rRed\(5));

-- Location: LCFF_X53_Y9_N9
\TOTAL|r2g|rRed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rRed\(5),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rRed\(5));

-- Location: LCFF_X57_Y10_N13
\u3|wData1_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(4));

-- Location: LCFF_X58_Y9_N29
\u3|wData2_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(4));

-- Location: LCCOMB_X56_Y9_N16
\u3|rRed[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed[4]~0_combout\ = (\u3|rGreen~14_combout\ & (\u3|wData1_d1\(4))) # (!\u3|rGreen~14_combout\ & ((\u3|wData2_d1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|wData1_d1\(4),
	datad => \u3|wData2_d1\(4),
	combout => \u3|rRed[4]~0_combout\);

-- Location: LCCOMB_X57_Y9_N28
\u3|rRed~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~10_combout\ = (\u3|Equal9~5_combout\ & (((\u3|rGreen~14_combout\)))) # (!\u3|Equal9~5_combout\ & ((\u3|rGreen~14_combout\ & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16))) # (!\u3|rGreen~14_combout\ & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16),
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4),
	datad => \u3|rGreen~14_combout\,
	combout => \u3|rRed~10_combout\);

-- Location: LCFF_X58_Y9_N27
\u3|wData2_d2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData2_d1\(4),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(4));

-- Location: LCFF_X57_Y10_N29
\u3|wData0_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(28),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(4));

-- Location: LCFF_X58_Y9_N19
\u3|wData0_d2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData0_d1\(4),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d2\(4));

-- Location: LCCOMB_X58_Y9_N18
\u3|rRed~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~11_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & ((\u3|wData0_d2\(4)))) # (!\u3|Equal6~4_combout\ & (\u3|wData2_d2\(4))))) # (!\u2|Y_Cont\(0) & (\u3|wData2_d2\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|wData2_d2\(4),
	datac => \u3|wData0_d2\(4),
	datad => \u3|Equal6~4_combout\,
	combout => \u3|rRed~11_combout\);

-- Location: LCCOMB_X57_Y9_N26
\u3|rRed~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~12_combout\ = (\u3|rRed~10_combout\ & (((\u3|rRed~11_combout\) # (!\u3|Equal9~5_combout\)))) # (!\u3|rRed~10_combout\ & (\u3|wData1_d2\(4) & (\u3|Equal9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d2\(4),
	datab => \u3|rRed~10_combout\,
	datac => \u3|Equal9~5_combout\,
	datad => \u3|rRed~11_combout\,
	combout => \u3|rRed~12_combout\);

-- Location: LCFF_X56_Y9_N17
\u3|rRed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rRed[4]~0_combout\,
	sdata => \u3|rRed~12_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|ALT_INV_X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rRed\(4));

-- Location: LCCOMB_X53_Y9_N2
\TOTAL|r2g|rRed[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rRed[4]~feeder_combout\ = \u3|rRed\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|rRed\(4),
	combout => \TOTAL|r2g|rRed[4]~feeder_combout\);

-- Location: LCFF_X53_Y9_N3
\TOTAL|r2g|rRed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rRed[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rRed\(4));

-- Location: LCCOMB_X53_Y9_N14
\TOTAL|r2g|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~4_combout\ = ((\TOTAL|r2g|rRed\(6) $ (\TOTAL|r2g|rRed\(4) $ (!\TOTAL|r2g|Add0~3\)))) # (GND)
-- \TOTAL|r2g|Add0~5\ = CARRY((\TOTAL|r2g|rRed\(6) & ((\TOTAL|r2g|rRed\(4)) # (!\TOTAL|r2g|Add0~3\))) # (!\TOTAL|r2g|rRed\(6) & (\TOTAL|r2g|rRed\(4) & !\TOTAL|r2g|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rRed\(6),
	datab => \TOTAL|r2g|rRed\(4),
	datad => VCC,
	cin => \TOTAL|r2g|Add0~3\,
	combout => \TOTAL|r2g|Add0~4_combout\,
	cout => \TOTAL|r2g|Add0~5\);

-- Location: LCCOMB_X53_Y9_N18
\TOTAL|r2g|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~8_combout\ = ((\TOTAL|r2g|rRed\(8) $ (\TOTAL|r2g|rRed\(6) $ (!\TOTAL|r2g|Add0~7\)))) # (GND)
-- \TOTAL|r2g|Add0~9\ = CARRY((\TOTAL|r2g|rRed\(8) & ((\TOTAL|r2g|rRed\(6)) # (!\TOTAL|r2g|Add0~7\))) # (!\TOTAL|r2g|rRed\(8) & (\TOTAL|r2g|rRed\(6) & !\TOTAL|r2g|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rRed\(8),
	datab => \TOTAL|r2g|rRed\(6),
	datad => VCC,
	cin => \TOTAL|r2g|Add0~7\,
	combout => \TOTAL|r2g|Add0~8_combout\,
	cout => \TOTAL|r2g|Add0~9\);

-- Location: LCCOMB_X53_Y9_N20
\TOTAL|r2g|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~10_combout\ = (\TOTAL|r2g|rRed\(9) & ((\TOTAL|r2g|rRed\(7) & (\TOTAL|r2g|Add0~9\ & VCC)) # (!\TOTAL|r2g|rRed\(7) & (!\TOTAL|r2g|Add0~9\)))) # (!\TOTAL|r2g|rRed\(9) & ((\TOTAL|r2g|rRed\(7) & (!\TOTAL|r2g|Add0~9\)) # (!\TOTAL|r2g|rRed\(7) & 
-- ((\TOTAL|r2g|Add0~9\) # (GND)))))
-- \TOTAL|r2g|Add0~11\ = CARRY((\TOTAL|r2g|rRed\(9) & (!\TOTAL|r2g|rRed\(7) & !\TOTAL|r2g|Add0~9\)) # (!\TOTAL|r2g|rRed\(9) & ((!\TOTAL|r2g|Add0~9\) # (!\TOTAL|r2g|rRed\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rRed\(9),
	datab => \TOTAL|r2g|rRed\(7),
	datad => VCC,
	cin => \TOTAL|r2g|Add0~9\,
	combout => \TOTAL|r2g|Add0~10_combout\,
	cout => \TOTAL|r2g|Add0~11\);

-- Location: LCCOMB_X53_Y9_N22
\TOTAL|r2g|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~12_combout\ = ((\TOTAL|r2g|rRed\(8) $ (\TOTAL|r2g|rRed\(10) $ (!\TOTAL|r2g|Add0~11\)))) # (GND)
-- \TOTAL|r2g|Add0~13\ = CARRY((\TOTAL|r2g|rRed\(8) & ((\TOTAL|r2g|rRed\(10)) # (!\TOTAL|r2g|Add0~11\))) # (!\TOTAL|r2g|rRed\(8) & (\TOTAL|r2g|rRed\(10) & !\TOTAL|r2g|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rRed\(8),
	datab => \TOTAL|r2g|rRed\(10),
	datad => VCC,
	cin => \TOTAL|r2g|Add0~11\,
	combout => \TOTAL|r2g|Add0~12_combout\,
	cout => \TOTAL|r2g|Add0~13\);

-- Location: LCCOMB_X53_Y9_N24
\TOTAL|r2g|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~14_combout\ = (\TOTAL|r2g|rRed\(9) & ((\TOTAL|r2g|rRed\(11) & (\TOTAL|r2g|Add0~13\ & VCC)) # (!\TOTAL|r2g|rRed\(11) & (!\TOTAL|r2g|Add0~13\)))) # (!\TOTAL|r2g|rRed\(9) & ((\TOTAL|r2g|rRed\(11) & (!\TOTAL|r2g|Add0~13\)) # 
-- (!\TOTAL|r2g|rRed\(11) & ((\TOTAL|r2g|Add0~13\) # (GND)))))
-- \TOTAL|r2g|Add0~15\ = CARRY((\TOTAL|r2g|rRed\(9) & (!\TOTAL|r2g|rRed\(11) & !\TOTAL|r2g|Add0~13\)) # (!\TOTAL|r2g|rRed\(9) & ((!\TOTAL|r2g|Add0~13\) # (!\TOTAL|r2g|rRed\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rRed\(9),
	datab => \TOTAL|r2g|rRed\(11),
	datad => VCC,
	cin => \TOTAL|r2g|Add0~13\,
	combout => \TOTAL|r2g|Add0~14_combout\,
	cout => \TOTAL|r2g|Add0~15\);

-- Location: LCCOMB_X53_Y9_N28
\TOTAL|r2g|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~18_combout\ = (\TOTAL|r2g|rRed\(11) & (!\TOTAL|r2g|Add0~17\)) # (!\TOTAL|r2g|rRed\(11) & ((\TOTAL|r2g|Add0~17\) # (GND)))
-- \TOTAL|r2g|Add0~19\ = CARRY((!\TOTAL|r2g|Add0~17\) # (!\TOTAL|r2g|rRed\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|rRed\(11),
	datad => VCC,
	cin => \TOTAL|r2g|Add0~17\,
	combout => \TOTAL|r2g|Add0~18_combout\,
	cout => \TOTAL|r2g|Add0~19\);

-- Location: LCCOMB_X53_Y9_N30
\TOTAL|r2g|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add0~20_combout\ = !\TOTAL|r2g|Add0~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \TOTAL|r2g|Add0~19\,
	combout => \TOTAL|r2g|Add0~20_combout\);

-- Location: LCCOMB_X56_Y10_N6
\u3|rBlue[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[11]~9_combout\ = (\u3|mirror_sw~regout\) # ((!\u3|Equal6~4_combout\) # (!\u2|Y_Cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|mirror_sw~regout\,
	datab => \u2|Y_Cont\(0),
	datad => \u3|Equal6~4_combout\,
	combout => \u3|rBlue[11]~9_combout\);

-- Location: LCCOMB_X56_Y11_N22
\u3|rBlue[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[11]~7_combout\ = (\u3|rBlue[11]~9_combout\ & (\u3|wData2_d1\(11))) # (!\u3|rBlue[11]~9_combout\ & ((\u3|wData0_d1\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(11),
	datab => \u3|rBlue[11]~9_combout\,
	datad => \u3|wData0_d1\(11),
	combout => \u3|rBlue[11]~7_combout\);

-- Location: LCCOMB_X54_Y9_N28
\u3|rBlue[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[11]~11_combout\ = (\u2|X_Cont\(0) & ((\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\) # (\u3|mirror_sw~regout\))) # (!\u2|Y_Cont\(0) & ((!\u3|mirror_sw~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|Equal6~4_combout\,
	datac => \u3|mirror_sw~regout\,
	datad => \u2|X_Cont\(0),
	combout => \u3|rBlue[11]~11_combout\);

-- Location: LCCOMB_X58_Y9_N26
\u3|rBlue[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[11]~10_combout\ = (\u2|X_Cont\(0) & (\u2|Y_Cont\(0) $ (\u3|mirror_sw~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|mirror_sw~regout\,
	datad => \u2|X_Cont\(0),
	combout => \u3|rBlue[11]~10_combout\);

-- Location: LCCOMB_X56_Y11_N0
\u3|rBlue~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~27_combout\ = (\u3|rBlue[11]~11_combout\ & (((\u3|rBlue[11]~10_combout\)))) # (!\u3|rBlue[11]~11_combout\ & ((\u3|rBlue[11]~10_combout\ & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11))) # (!\u3|rBlue[11]~10_combout\ & 
-- ((\u3|wData1_d1\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11),
	datab => \u3|wData1_d1\(11),
	datac => \u3|rBlue[11]~11_combout\,
	datad => \u3|rBlue[11]~10_combout\,
	combout => \u3|rBlue~27_combout\);

-- Location: LCCOMB_X56_Y11_N14
\u3|rBlue~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~28_combout\ = (\u3|rBlue[11]~11_combout\ & ((\u3|rBlue~27_combout\ & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(35))) # (!\u3|rBlue~27_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23)))))) # 
-- (!\u3|rBlue[11]~11_combout\ & (\u3|rBlue~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rBlue[11]~11_combout\,
	datab => \u3|rBlue~27_combout\,
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(35),
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23),
	combout => \u3|rBlue~28_combout\);

-- Location: LCCOMB_X54_Y9_N0
\u3|rBlue[11]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[11]~14_combout\ = (\u2|X_Cont\(0)) # (\u2|Y_Cont\(0) $ (\u3|Equal9~5_combout\ $ (!\u3|mirror_sw~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|Equal9~5_combout\,
	datac => \u3|mirror_sw~regout\,
	datad => \u2|X_Cont\(0),
	combout => \u3|rBlue[11]~14_combout\);

-- Location: LCFF_X56_Y11_N23
\u3|rBlue[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rBlue[11]~7_combout\,
	sdata => \u3|rBlue~28_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u3|rBlue[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rBlue\(11));

-- Location: LCFF_X52_Y9_N19
\TOTAL|r2g|rBlue[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rBlue\(11),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rBlue\(11));

-- Location: LCCOMB_X57_Y11_N26
\u3|rBlue[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[6]~2_combout\ = (\u3|rBlue[11]~9_combout\ & ((\u3|wData2_d1\(6)))) # (!\u3|rBlue[11]~9_combout\ & (\u3|wData0_d1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData0_d1\(6),
	datab => \u3|rBlue[11]~9_combout\,
	datad => \u3|wData2_d1\(6),
	combout => \u3|rBlue[6]~2_combout\);

-- Location: LCCOMB_X57_Y11_N0
\u3|rBlue~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~17_combout\ = (\u3|rBlue[11]~11_combout\ & (((\u3|rBlue[11]~10_combout\) # (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18))))) # (!\u3|rBlue[11]~11_combout\ & (\u3|wData1_d1\(6) & (!\u3|rBlue[11]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rBlue[11]~11_combout\,
	datab => \u3|wData1_d1\(6),
	datac => \u3|rBlue[11]~10_combout\,
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18),
	combout => \u3|rBlue~17_combout\);

-- Location: LCCOMB_X57_Y11_N14
\u3|rBlue~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~18_combout\ = (\u3|rBlue[11]~10_combout\ & ((\u3|rBlue~17_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(30)))) # (!\u3|rBlue~17_combout\ & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6))))) # 
-- (!\u3|rBlue[11]~10_combout\ & (((\u3|rBlue~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6),
	datab => \u3|rBlue[11]~10_combout\,
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(30),
	datad => \u3|rBlue~17_combout\,
	combout => \u3|rBlue~18_combout\);

-- Location: LCFF_X57_Y11_N27
\u3|rBlue[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rBlue[6]~2_combout\,
	sdata => \u3|rBlue~18_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u3|rBlue[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rBlue\(6));

-- Location: LCFF_X52_Y9_N9
\TOTAL|r2g|rBlue[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rBlue\(6),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rBlue\(6));

-- Location: LCCOMB_X57_Y9_N18
\u3|rBlue[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[4]~0_combout\ = (\u3|rBlue[11]~9_combout\ & (\u3|wData2_d1\(4))) # (!\u3|rBlue[11]~9_combout\ & ((\u3|wData0_d1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(4),
	datab => \u3|wData0_d1\(4),
	datad => \u3|rBlue[11]~9_combout\,
	combout => \u3|rBlue[4]~0_combout\);

-- Location: LCCOMB_X57_Y9_N30
\u3|rBlue~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~12_combout\ = (\u3|rBlue[11]~10_combout\ & (((\u3|rBlue[11]~11_combout\)))) # (!\u3|rBlue[11]~10_combout\ & ((\u3|rBlue[11]~11_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16)))) # (!\u3|rBlue[11]~11_combout\ & 
-- (\u3|wData1_d1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rBlue[11]~10_combout\,
	datab => \u3|wData1_d1\(4),
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(16),
	datad => \u3|rBlue[11]~11_combout\,
	combout => \u3|rBlue~12_combout\);

-- Location: LCCOMB_X57_Y9_N14
\u3|rBlue~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~13_combout\ = (\u3|rBlue[11]~10_combout\ & ((\u3|rBlue~12_combout\ & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(28))) # (!\u3|rBlue~12_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4)))))) # 
-- (!\u3|rBlue[11]~10_combout\ & (((\u3|rBlue~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rBlue[11]~10_combout\,
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(28),
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(4),
	datad => \u3|rBlue~12_combout\,
	combout => \u3|rBlue~13_combout\);

-- Location: LCFF_X57_Y9_N19
\u3|rBlue[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rBlue[4]~0_combout\,
	sdata => \u3|rBlue~13_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u3|rBlue[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rBlue\(4));

-- Location: LCFF_X52_Y9_N5
\TOTAL|r2g|rBlue[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rBlue\(4),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rBlue\(4));

-- Location: LCCOMB_X67_Y13_N26
\u2|mCCD_DATA~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~11_combout\ = (rCCD_LVAL & rCCD_DATA(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datac => rCCD_DATA(0),
	combout => \u2|mCCD_DATA~11_combout\);

-- Location: LCFF_X67_Y13_N27
\u2|mCCD_DATA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~11_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(0));

-- Location: LCCOMB_X67_Y13_N18
\u2|mCCD_DATA~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~10_combout\ = (rCCD_LVAL & rCCD_DATA(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datad => rCCD_DATA(1),
	combout => \u2|mCCD_DATA~10_combout\);

-- Location: LCFF_X67_Y13_N19
\u2|mCCD_DATA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~10_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(1));

-- Location: LCCOMB_X67_Y13_N22
\u2|mCCD_DATA~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~9_combout\ = (rCCD_LVAL & rCCD_DATA(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datad => rCCD_DATA(2),
	combout => \u2|mCCD_DATA~9_combout\);

-- Location: LCFF_X67_Y13_N23
\u2|mCCD_DATA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~9_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(2));

-- Location: LCCOMB_X67_Y13_N10
\u2|mCCD_DATA~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|mCCD_DATA~8_combout\ = (rCCD_LVAL & rCCD_DATA(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_LVAL,
	datac => rCCD_DATA(3),
	combout => \u2|mCCD_DATA~8_combout\);

-- Location: LCFF_X67_Y13_N11
\u2|mCCD_DATA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|mCCD_DATA~8_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|mCCD_DATA\(3));

-- Location: M4K_X64_Y13
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 798,
	port_a_logical_ram_width => 36,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 798,
	port_b_logical_ram_width => 36,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u2|oDVAL~combout\,
	portadatain => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M4K_X55_Y9
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 798,
	port_a_logical_ram_width => 36,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 798,
	port_b_logical_ram_width => 36,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u2|oDVAL~combout\,
	portadatain => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTADATAIN_bus\,
	portaaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTAADDR_bus\,
	portbaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus\);

-- Location: M4K_X55_Y10
\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 798,
	port_a_logical_ram_width => 36,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 798,
	port_b_logical_ram_width => 36,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u2|oDVAL~combout\,
	portadatain => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTADATAIN_bus\,
	portaaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTAADDR_bus\,
	portbaddr => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a24_PORTBDATAOUT_bus\);

-- Location: LCFF_X57_Y10_N21
\u3|wData0_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(27),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(3));

-- Location: LCCOMB_X57_Y9_N12
\u3|rBlue[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[3]~8_combout\ = (\u3|rBlue[11]~9_combout\ & (\u3|wData2_d1\(3))) # (!\u3|rBlue[11]~9_combout\ & ((\u3|wData0_d1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(3),
	datab => \u3|rBlue[11]~9_combout\,
	datad => \u3|wData0_d1\(3),
	combout => \u3|rBlue[3]~8_combout\);

-- Location: LCCOMB_X57_Y9_N10
\u3|rBlue~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~29_combout\ = (\u3|rBlue[11]~10_combout\ & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3)) # (\u3|rBlue[11]~11_combout\)))) # (!\u3|rBlue[11]~10_combout\ & (\u3|wData1_d1\(3) & ((!\u3|rBlue[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(3),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3),
	datac => \u3|rBlue[11]~10_combout\,
	datad => \u3|rBlue[11]~11_combout\,
	combout => \u3|rBlue~29_combout\);

-- Location: LCCOMB_X57_Y9_N4
\u3|rBlue~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~30_combout\ = (\u3|rBlue[11]~11_combout\ & ((\u3|rBlue~29_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(27)))) # (!\u3|rBlue~29_combout\ & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15))))) # 
-- (!\u3|rBlue[11]~11_combout\ & (((\u3|rBlue~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15),
	datab => \u3|rBlue[11]~11_combout\,
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(27),
	datad => \u3|rBlue~29_combout\,
	combout => \u3|rBlue~30_combout\);

-- Location: LCFF_X57_Y9_N13
\u3|rBlue[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rBlue[3]~8_combout\,
	sdata => \u3|rBlue~30_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u3|rBlue[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rBlue\(3));

-- Location: LCFF_X52_Y9_N3
\TOTAL|r2g|rBlue[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rBlue\(3),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rBlue\(3));

-- Location: LCCOMB_X52_Y9_N8
\TOTAL|r2g|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~6_combout\ = (\TOTAL|r2g|Add0~6_combout\ & ((\TOTAL|r2g|rBlue\(6) & (\TOTAL|r2g|Add2~5\ & VCC)) # (!\TOTAL|r2g|rBlue\(6) & (!\TOTAL|r2g|Add2~5\)))) # (!\TOTAL|r2g|Add0~6_combout\ & ((\TOTAL|r2g|rBlue\(6) & (!\TOTAL|r2g|Add2~5\)) # 
-- (!\TOTAL|r2g|rBlue\(6) & ((\TOTAL|r2g|Add2~5\) # (GND)))))
-- \TOTAL|r2g|Add2~7\ = CARRY((\TOTAL|r2g|Add0~6_combout\ & (!\TOTAL|r2g|rBlue\(6) & !\TOTAL|r2g|Add2~5\)) # (!\TOTAL|r2g|Add0~6_combout\ & ((!\TOTAL|r2g|Add2~5\) # (!\TOTAL|r2g|rBlue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add0~6_combout\,
	datab => \TOTAL|r2g|rBlue\(6),
	datad => VCC,
	cin => \TOTAL|r2g|Add2~5\,
	combout => \TOTAL|r2g|Add2~6_combout\,
	cout => \TOTAL|r2g|Add2~7\);

-- Location: LCCOMB_X52_Y9_N10
\TOTAL|r2g|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~8_combout\ = ((\TOTAL|r2g|rBlue\(7) $ (\TOTAL|r2g|Add0~8_combout\ $ (!\TOTAL|r2g|Add2~7\)))) # (GND)
-- \TOTAL|r2g|Add2~9\ = CARRY((\TOTAL|r2g|rBlue\(7) & ((\TOTAL|r2g|Add0~8_combout\) # (!\TOTAL|r2g|Add2~7\))) # (!\TOTAL|r2g|rBlue\(7) & (\TOTAL|r2g|Add0~8_combout\ & !\TOTAL|r2g|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rBlue\(7),
	datab => \TOTAL|r2g|Add0~8_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|Add2~7\,
	combout => \TOTAL|r2g|Add2~8_combout\,
	cout => \TOTAL|r2g|Add2~9\);

-- Location: LCCOMB_X52_Y9_N12
\TOTAL|r2g|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~10_combout\ = (\TOTAL|r2g|rBlue\(8) & ((\TOTAL|r2g|Add0~10_combout\ & (\TOTAL|r2g|Add2~9\ & VCC)) # (!\TOTAL|r2g|Add0~10_combout\ & (!\TOTAL|r2g|Add2~9\)))) # (!\TOTAL|r2g|rBlue\(8) & ((\TOTAL|r2g|Add0~10_combout\ & (!\TOTAL|r2g|Add2~9\)) 
-- # (!\TOTAL|r2g|Add0~10_combout\ & ((\TOTAL|r2g|Add2~9\) # (GND)))))
-- \TOTAL|r2g|Add2~11\ = CARRY((\TOTAL|r2g|rBlue\(8) & (!\TOTAL|r2g|Add0~10_combout\ & !\TOTAL|r2g|Add2~9\)) # (!\TOTAL|r2g|rBlue\(8) & ((!\TOTAL|r2g|Add2~9\) # (!\TOTAL|r2g|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rBlue\(8),
	datab => \TOTAL|r2g|Add0~10_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|Add2~9\,
	combout => \TOTAL|r2g|Add2~10_combout\,
	cout => \TOTAL|r2g|Add2~11\);

-- Location: LCCOMB_X52_Y9_N18
\TOTAL|r2g|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~16_combout\ = ((\TOTAL|r2g|Add0~16_combout\ $ (\TOTAL|r2g|rBlue\(11) $ (!\TOTAL|r2g|Add2~15\)))) # (GND)
-- \TOTAL|r2g|Add2~17\ = CARRY((\TOTAL|r2g|Add0~16_combout\ & ((\TOTAL|r2g|rBlue\(11)) # (!\TOTAL|r2g|Add2~15\))) # (!\TOTAL|r2g|Add0~16_combout\ & (\TOTAL|r2g|rBlue\(11) & !\TOTAL|r2g|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add0~16_combout\,
	datab => \TOTAL|r2g|rBlue\(11),
	datad => VCC,
	cin => \TOTAL|r2g|Add2~15\,
	combout => \TOTAL|r2g|Add2~16_combout\,
	cout => \TOTAL|r2g|Add2~17\);

-- Location: LCCOMB_X52_Y9_N22
\TOTAL|r2g|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add2~20_combout\ = \TOTAL|r2g|Add2~19\ $ (!\TOTAL|r2g|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|Add0~20_combout\,
	cin => \TOTAL|r2g|Add2~19\,
	combout => \TOTAL|r2g|Add2~20_combout\);

-- Location: LCCOMB_X58_Y9_N0
\u3|Equal6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Equal6~5_combout\ = (!\u3|Equal6~4_combout\) # (!\u2|Y_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datad => \u3|Equal6~4_combout\,
	combout => \u3|Equal6~5_combout\);

-- Location: LCCOMB_X57_Y9_N16
\u3|wData2_d1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData2_d1[9]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9),
	combout => \u3|wData2_d1[9]~feeder_combout\);

-- Location: LCFF_X57_Y9_N17
\u3|wData2_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData2_d1[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(9));

-- Location: LCFF_X58_Y10_N1
\u3|wData1_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(8));

-- Location: LCCOMB_X58_Y11_N4
\u3|Add2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~1_cout\ = CARRY((\u3|wData1_d1\(0) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(0),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(0),
	datad => VCC,
	cout => \u3|Add2~1_cout\);

-- Location: LCCOMB_X58_Y11_N6
\u3|Add2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~3_cout\ = CARRY((\u3|wData1_d1\(1) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(1) & !\u3|Add2~1_cout\)) # (!\u3|wData1_d1\(1) & ((!\u3|Add2~1_cout\) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(1),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(1),
	datad => VCC,
	cin => \u3|Add2~1_cout\,
	cout => \u3|Add2~3_cout\);

-- Location: LCCOMB_X58_Y11_N10
\u3|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~6_combout\ = (\u3|wData1_d1\(3) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & (\u3|Add2~5\ & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & (!\u3|Add2~5\)))) # (!\u3|wData1_d1\(3) & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & (!\u3|Add2~5\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & ((\u3|Add2~5\) # (GND)))))
-- \u3|Add2~7\ = CARRY((\u3|wData1_d1\(3) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3) & !\u3|Add2~5\)) # (!\u3|wData1_d1\(3) & ((!\u3|Add2~5\) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(3),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(3),
	datad => VCC,
	cin => \u3|Add2~5\,
	combout => \u3|Add2~6_combout\,
	cout => \u3|Add2~7\);

-- Location: LCCOMB_X58_Y11_N14
\u3|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~10_combout\ = (\u3|wData1_d1\(5) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & (\u3|Add2~9\ & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & (!\u3|Add2~9\)))) # (!\u3|wData1_d1\(5) & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & (!\u3|Add2~9\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & ((\u3|Add2~9\) # (GND)))))
-- \u3|Add2~11\ = CARRY((\u3|wData1_d1\(5) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5) & !\u3|Add2~9\)) # (!\u3|wData1_d1\(5) & ((!\u3|Add2~9\) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(5),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5),
	datad => VCC,
	cin => \u3|Add2~9\,
	combout => \u3|Add2~10_combout\,
	cout => \u3|Add2~11\);

-- Location: LCCOMB_X58_Y11_N16
\u3|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~12_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6) $ (\u3|wData1_d1\(6) $ (!\u3|Add2~11\)))) # (GND)
-- \u3|Add2~13\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6) & ((\u3|wData1_d1\(6)) # (!\u3|Add2~11\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6) & (\u3|wData1_d1\(6) & !\u3|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(6),
	datab => \u3|wData1_d1\(6),
	datad => VCC,
	cin => \u3|Add2~11\,
	combout => \u3|Add2~12_combout\,
	cout => \u3|Add2~13\);

-- Location: LCCOMB_X58_Y11_N18
\u3|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~14_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & ((\u3|wData1_d1\(7) & (\u3|Add2~13\ & VCC)) # (!\u3|wData1_d1\(7) & (!\u3|Add2~13\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & 
-- ((\u3|wData1_d1\(7) & (!\u3|Add2~13\)) # (!\u3|wData1_d1\(7) & ((\u3|Add2~13\) # (GND)))))
-- \u3|Add2~15\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & (!\u3|wData1_d1\(7) & !\u3|Add2~13\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7) & ((!\u3|Add2~13\) # (!\u3|wData1_d1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(7),
	datab => \u3|wData1_d1\(7),
	datad => VCC,
	cin => \u3|Add2~13\,
	combout => \u3|Add2~14_combout\,
	cout => \u3|Add2~15\);

-- Location: LCCOMB_X58_Y11_N20
\u3|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~16_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) $ (\u3|wData1_d1\(8) $ (!\u3|Add2~15\)))) # (GND)
-- \u3|Add2~17\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) & ((\u3|wData1_d1\(8)) # (!\u3|Add2~15\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) & (\u3|wData1_d1\(8) & !\u3|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8),
	datab => \u3|wData1_d1\(8),
	datad => VCC,
	cin => \u3|Add2~15\,
	combout => \u3|Add2~16_combout\,
	cout => \u3|Add2~17\);

-- Location: LCCOMB_X58_Y11_N24
\u3|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~20_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10) $ (\u3|wData1_d1\(10) $ (!\u3|Add2~19\)))) # (GND)
-- \u3|Add2~21\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10) & ((\u3|wData1_d1\(10)) # (!\u3|Add2~19\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10) & (\u3|wData1_d1\(10) & !\u3|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(10),
	datab => \u3|wData1_d1\(10),
	datad => VCC,
	cin => \u3|Add2~19\,
	combout => \u3|Add2~20_combout\,
	cout => \u3|Add2~21\);

-- Location: LCCOMB_X60_Y10_N26
\u3|rGreen~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~19_combout\ = (\u3|rGreen~18_combout\ & (((\u3|wData2_d1\(9))) # (!\u3|Equal6~5_combout\))) # (!\u3|rGreen~18_combout\ & (\u3|Equal6~5_combout\ & ((\u3|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~18_combout\,
	datab => \u3|Equal6~5_combout\,
	datac => \u3|wData2_d1\(9),
	datad => \u3|Add2~20_combout\,
	combout => \u3|rGreen~19_combout\);

-- Location: LCCOMB_X60_Y10_N16
\u3|rGreen[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[10]~2_combout\ = (\u3|rGreen~14_combout\ & ((\u3|rGreen~19_combout\))) # (!\u3|rGreen~14_combout\ & (\u3|rGreen~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~20_combout\,
	datab => \u3|rGreen~14_combout\,
	datad => \u3|rGreen~19_combout\,
	combout => \u3|rGreen[10]~2_combout\);

-- Location: LCCOMB_X61_Y9_N30
\u3|wData2_d1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData2_d1[2]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(2),
	combout => \u3|wData2_d1[2]~feeder_combout\);

-- Location: LCFF_X61_Y9_N31
\u3|wData2_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData2_d1[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(2));

-- Location: LCFF_X59_Y10_N5
\u3|wData2_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(0),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(0));

-- Location: LCCOMB_X59_Y10_N4
\u3|Add3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~1_cout\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(12) & \u3|wData2_d1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(12),
	datab => \u3|wData2_d1\(0),
	datad => VCC,
	cout => \u3|Add3~1_cout\);

-- Location: LCCOMB_X59_Y10_N6
\u3|Add3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~3_cout\ = CARRY((\u3|wData2_d1\(1) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(13) & !\u3|Add3~1_cout\)) # (!\u3|wData2_d1\(1) & ((!\u3|Add3~1_cout\) # 
-- (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(1),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(13),
	datad => VCC,
	cin => \u3|Add3~1_cout\,
	cout => \u3|Add3~3_cout\);

-- Location: LCCOMB_X59_Y10_N10
\u3|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~6_combout\ = (\u3|wData2_d1\(3) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & (\u3|Add3~5\ & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & (!\u3|Add3~5\)))) # (!\u3|wData2_d1\(3) & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & (!\u3|Add3~5\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & ((\u3|Add3~5\) # (GND)))))
-- \u3|Add3~7\ = CARRY((\u3|wData2_d1\(3) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & !\u3|Add3~5\)) # (!\u3|wData2_d1\(3) & ((!\u3|Add3~5\) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(3),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15),
	datad => VCC,
	cin => \u3|Add3~5\,
	combout => \u3|Add3~6_combout\,
	cout => \u3|Add3~7\);

-- Location: LCCOMB_X59_Y10_N14
\u3|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~10_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & ((\u3|wData2_d1\(5) & (\u3|Add3~9\ & VCC)) # (!\u3|wData2_d1\(5) & (!\u3|Add3~9\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & 
-- ((\u3|wData2_d1\(5) & (!\u3|Add3~9\)) # (!\u3|wData2_d1\(5) & ((\u3|Add3~9\) # (GND)))))
-- \u3|Add3~11\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & (!\u3|wData2_d1\(5) & !\u3|Add3~9\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & ((!\u3|Add3~9\) # (!\u3|wData2_d1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17),
	datab => \u3|wData2_d1\(5),
	datad => VCC,
	cin => \u3|Add3~9\,
	combout => \u3|Add3~10_combout\,
	cout => \u3|Add3~11\);

-- Location: LCCOMB_X59_Y10_N16
\u3|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~12_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18) $ (\u3|wData2_d1\(6) $ (!\u3|Add3~11\)))) # (GND)
-- \u3|Add3~13\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18) & ((\u3|wData2_d1\(6)) # (!\u3|Add3~11\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18) & (\u3|wData2_d1\(6) & !\u3|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(18),
	datab => \u3|wData2_d1\(6),
	datad => VCC,
	cin => \u3|Add3~11\,
	combout => \u3|Add3~12_combout\,
	cout => \u3|Add3~13\);

-- Location: LCCOMB_X59_Y10_N18
\u3|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~14_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) & ((\u3|wData2_d1\(7) & (\u3|Add3~13\ & VCC)) # (!\u3|wData2_d1\(7) & (!\u3|Add3~13\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) & 
-- ((\u3|wData2_d1\(7) & (!\u3|Add3~13\)) # (!\u3|wData2_d1\(7) & ((\u3|Add3~13\) # (GND)))))
-- \u3|Add3~15\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) & (!\u3|wData2_d1\(7) & !\u3|Add3~13\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19) & ((!\u3|Add3~13\) # (!\u3|wData2_d1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(19),
	datab => \u3|wData2_d1\(7),
	datad => VCC,
	cin => \u3|Add3~13\,
	combout => \u3|Add3~14_combout\,
	cout => \u3|Add3~15\);

-- Location: LCCOMB_X59_Y10_N24
\u3|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~20_combout\ = ((\u3|wData2_d1\(10) $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22) $ (!\u3|Add3~19\)))) # (GND)
-- \u3|Add3~21\ = CARRY((\u3|wData2_d1\(10) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22)) # (!\u3|Add3~19\))) # (!\u3|wData2_d1\(10) & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22) & !\u3|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(10),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(22),
	datad => VCC,
	cin => \u3|Add3~19\,
	combout => \u3|Add3~20_combout\,
	cout => \u3|Add3~21\);

-- Location: LCCOMB_X60_Y10_N2
\u3|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~26_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & (\u3|Add0~24_combout\)) # (!\u3|Equal6~4_combout\ & ((\u3|Add3~20_combout\))))) # (!\u2|Y_Cont\(0) & (((\u3|Add3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add0~24_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|Equal6~4_combout\,
	datad => \u3|Add3~20_combout\,
	combout => \u3|Add0~26_combout\);

-- Location: LCCOMB_X60_Y10_N14
\u3|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~27_combout\ = (\u3|mirror_sw~regout\ & ((\u2|Y_Cont\(0) & (\u3|Add2~20_combout\)) # (!\u2|Y_Cont\(0) & ((\u3|Add0~26_combout\))))) # (!\u3|mirror_sw~regout\ & ((\u2|Y_Cont\(0) & ((\u3|Add0~26_combout\))) # (!\u2|Y_Cont\(0) & 
-- (\u3|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|mirror_sw~regout\,
	datab => \u3|Add2~20_combout\,
	datac => \u2|Y_Cont\(0),
	datad => \u3|Add0~26_combout\,
	combout => \u3|Add0~27_combout\);

-- Location: LCFF_X60_Y10_N17
\u3|rGreen[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[10]~2_combout\,
	sdata => \u3|Add0~27_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(10));

-- Location: LCFF_X50_Y9_N23
\TOTAL|r2g|rGreen[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(10),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(9));

-- Location: LCCOMB_X59_Y10_N26
\u3|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~22_combout\ = (\u3|wData2_d1\(11) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) & (\u3|Add3~21\ & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) & (!\u3|Add3~21\)))) # (!\u3|wData2_d1\(11) & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) & (!\u3|Add3~21\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) & ((\u3|Add3~21\) # (GND)))))
-- \u3|Add3~23\ = CARRY((\u3|wData2_d1\(11) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23) & !\u3|Add3~21\)) # (!\u3|wData2_d1\(11) & ((!\u3|Add3~21\) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(11),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(23),
	datad => VCC,
	cin => \u3|Add3~21\,
	combout => \u3|Add3~22_combout\,
	cout => \u3|Add3~23\);

-- Location: LCCOMB_X59_Y10_N28
\u3|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add3~24_combout\ = !\u3|Add3~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u3|Add3~23\,
	combout => \u3|Add3~24_combout\);

-- Location: LCCOMB_X54_Y9_N26
\u3|rGreen~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~26_combout\ = (\u3|Equal9~5_combout\ & ((\u3|wData2_d2\(11)))) # (!\u3|Equal9~5_combout\ & (\u3|Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|Equal9~5_combout\,
	datac => \u3|Add3~24_combout\,
	datad => \u3|wData2_d2\(11),
	combout => \u3|rGreen~26_combout\);

-- Location: LCCOMB_X58_Y11_N26
\u3|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~22_combout\ = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11) & ((\u3|wData1_d1\(11) & (\u3|Add2~21\ & VCC)) # (!\u3|wData1_d1\(11) & (!\u3|Add2~21\)))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11) & 
-- ((\u3|wData1_d1\(11) & (!\u3|Add2~21\)) # (!\u3|wData1_d1\(11) & ((\u3|Add2~21\) # (GND)))))
-- \u3|Add2~23\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11) & (!\u3|wData1_d1\(11) & !\u3|Add2~21\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11) & ((!\u3|Add2~21\) # (!\u3|wData1_d1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(11),
	datab => \u3|wData1_d1\(11),
	datad => VCC,
	cin => \u3|Add2~21\,
	combout => \u3|Add2~22_combout\,
	cout => \u3|Add2~23\);

-- Location: LCCOMB_X58_Y11_N28
\u3|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add2~24_combout\ = !\u3|Add2~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u3|Add2~23\,
	combout => \u3|Add2~24_combout\);

-- Location: LCCOMB_X54_Y9_N18
\u3|rGreen~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~25_combout\ = (\u3|rGreen~24_combout\ & ((\u3|wData2_d1\(11)) # ((!\u3|Equal6~5_combout\)))) # (!\u3|rGreen~24_combout\ & (((\u3|Equal6~5_combout\ & \u3|Add2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~24_combout\,
	datab => \u3|wData2_d1\(11),
	datac => \u3|Equal6~5_combout\,
	datad => \u3|Add2~24_combout\,
	combout => \u3|rGreen~25_combout\);

-- Location: LCCOMB_X54_Y9_N16
\u3|rGreen[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[12]~4_combout\ = (\u3|rGreen~14_combout\ & ((\u3|rGreen~25_combout\))) # (!\u3|rGreen~14_combout\ & (\u3|rGreen~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|rGreen~26_combout\,
	datad => \u3|rGreen~25_combout\,
	combout => \u3|rGreen[12]~4_combout\);

-- Location: LCCOMB_X56_Y11_N16
\u3|wData0_d1[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData0_d1[8]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(32),
	combout => \u3|wData0_d1[8]~feeder_combout\);

-- Location: LCFF_X56_Y11_N17
\u3|wData0_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData0_d1[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(8));

-- Location: LCCOMB_X58_Y10_N28
\u3|wData0_d1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData0_d1[2]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(26),
	combout => \u3|wData0_d1[2]~feeder_combout\);

-- Location: LCFF_X58_Y10_N29
\u3|wData0_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData0_d1[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(2));

-- Location: LCFF_X58_Y10_N5
\u3|wData0_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(25),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(1));

-- Location: LCFF_X57_Y10_N19
\u3|wData0_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(24),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(0));

-- Location: LCCOMB_X58_Y10_N2
\u3|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~1_cout\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(12) & \u3|wData0_d1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(12),
	datab => \u3|wData0_d1\(0),
	datad => VCC,
	cout => \u3|Add0~1_cout\);

-- Location: LCCOMB_X58_Y10_N4
\u3|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~3_cout\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(13) & (!\u3|wData0_d1\(1) & !\u3|Add0~1_cout\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(13) & ((!\u3|Add0~1_cout\) # 
-- (!\u3|wData0_d1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(13),
	datab => \u3|wData0_d1\(1),
	datad => VCC,
	cin => \u3|Add0~1_cout\,
	cout => \u3|Add0~3_cout\);

-- Location: LCCOMB_X58_Y10_N8
\u3|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~6_combout\ = (\u3|wData0_d1\(3) & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & (\u3|Add0~5\ & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & (!\u3|Add0~5\)))) # (!\u3|wData0_d1\(3) & 
-- ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & (!\u3|Add0~5\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & ((\u3|Add0~5\) # (GND)))))
-- \u3|Add0~7\ = CARRY((\u3|wData0_d1\(3) & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15) & !\u3|Add0~5\)) # (!\u3|wData0_d1\(3) & ((!\u3|Add0~5\) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData0_d1\(3),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15),
	datad => VCC,
	cin => \u3|Add0~5\,
	combout => \u3|Add0~6_combout\,
	cout => \u3|Add0~7\);

-- Location: LCCOMB_X58_Y10_N18
\u3|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~16_combout\ = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20) $ (\u3|wData0_d1\(8) $ (!\u3|Add0~15\)))) # (GND)
-- \u3|Add0~17\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20) & ((\u3|wData0_d1\(8)) # (!\u3|Add0~15\))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20) & (\u3|wData0_d1\(8) & !\u3|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20),
	datab => \u3|wData0_d1\(8),
	datad => VCC,
	cin => \u3|Add0~15\,
	combout => \u3|Add0~16_combout\,
	cout => \u3|Add0~17\);

-- Location: LCCOMB_X58_Y10_N26
\u3|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~32_combout\ = !\u3|Add0~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u3|Add0~29\,
	combout => \u3|Add0~32_combout\);

-- Location: LCCOMB_X54_Y9_N2
\u3|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~34_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & ((\u3|Add0~32_combout\))) # (!\u3|Equal6~4_combout\ & (\u3|Add3~24_combout\)))) # (!\u2|Y_Cont\(0) & (\u3|Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|Add3~24_combout\,
	datac => \u3|Add0~32_combout\,
	datad => \u3|Equal6~4_combout\,
	combout => \u3|Add0~34_combout\);

-- Location: LCCOMB_X54_Y9_N8
\u3|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~35_combout\ = (\u2|Y_Cont\(0) & ((\u3|mirror_sw~regout\ & ((\u3|Add2~24_combout\))) # (!\u3|mirror_sw~regout\ & (\u3|Add0~34_combout\)))) # (!\u2|Y_Cont\(0) & ((\u3|mirror_sw~regout\ & (\u3|Add0~34_combout\)) # (!\u3|mirror_sw~regout\ & 
-- ((\u3|Add2~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|Add0~34_combout\,
	datac => \u3|mirror_sw~regout\,
	datad => \u3|Add2~24_combout\,
	combout => \u3|Add0~35_combout\);

-- Location: LCFF_X54_Y9_N17
\u3|rGreen[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[12]~4_combout\,
	sdata => \u3|Add0~35_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(12));

-- Location: LCFF_X50_Y9_N27
\TOTAL|r2g|rGreen[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(12),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(11));

-- Location: LCFF_X57_Y10_N23
\u3|wData1_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(15),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(3));

-- Location: LCFF_X58_Y10_N25
\u3|wData1_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(14),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(2));

-- Location: LCCOMB_X57_Y10_N2
\u3|wData1_d1[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData1_d1[1]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(13),
	combout => \u3|wData1_d1[1]~feeder_combout\);

-- Location: LCFF_X57_Y10_N3
\u3|wData1_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData1_d1[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(1));

-- Location: LCCOMB_X57_Y10_N4
\u3|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~1_cout\ = CARRY((\u3|wData1_d1\(0) & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(0),
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(24),
	datad => VCC,
	cout => \u3|Add1~1_cout\);

-- Location: LCCOMB_X57_Y10_N6
\u3|Add1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add1~3_cout\ = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(25) & (!\u3|wData1_d1\(1) & !\u3|Add1~1_cout\)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(25) & ((!\u3|Add1~1_cout\) # 
-- (!\u3|wData1_d1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(25),
	datab => \u3|wData1_d1\(1),
	datad => VCC,
	cin => \u3|Add1~1_cout\,
	cout => \u3|Add1~3_cout\);

-- Location: LCCOMB_X60_Y9_N22
\u3|rGreen~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~11_combout\ = (\u3|Equal6~5_combout\ & (((\u3|Equal9~5_combout\)))) # (!\u3|Equal6~5_combout\ & ((\u3|Equal9~5_combout\ & (\u3|wData1_d2\(7))) # (!\u3|Equal9~5_combout\ & ((\u3|Add1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal6~5_combout\,
	datab => \u3|wData1_d2\(7),
	datac => \u3|Add1~16_combout\,
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rGreen~11_combout\);

-- Location: LCCOMB_X60_Y9_N0
\u3|rGreen~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~12_combout\ = (\u3|Equal6~5_combout\ & ((\u3|rGreen~11_combout\ & ((\u3|wData2_d1\(7)))) # (!\u3|rGreen~11_combout\ & (\u3|Add2~16_combout\)))) # (!\u3|Equal6~5_combout\ & (((\u3|rGreen~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal6~5_combout\,
	datab => \u3|Add2~16_combout\,
	datac => \u3|wData2_d1\(7),
	datad => \u3|rGreen~11_combout\,
	combout => \u3|rGreen~12_combout\);

-- Location: LCCOMB_X60_Y10_N4
\u3|rGreen[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[8]~0_combout\ = (\u3|rGreen~14_combout\ & ((\u3|rGreen~12_combout\))) # (!\u3|rGreen~14_combout\ & (\u3|rGreen~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~13_combout\,
	datab => \u3|rGreen~14_combout\,
	datad => \u3|rGreen~12_combout\,
	combout => \u3|rGreen[8]~0_combout\);

-- Location: LCCOMB_X60_Y10_N0
\u3|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~18_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & ((\u3|Add0~16_combout\))) # (!\u3|Equal6~4_combout\ & (\u3|Add3~16_combout\)))) # (!\u2|Y_Cont\(0) & (\u3|Add3~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add3~16_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|Equal6~4_combout\,
	datad => \u3|Add0~16_combout\,
	combout => \u3|Add0~18_combout\);

-- Location: LCCOMB_X60_Y10_N20
\u3|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~19_combout\ = (\u3|mirror_sw~regout\ & ((\u2|Y_Cont\(0) & (\u3|Add2~16_combout\)) # (!\u2|Y_Cont\(0) & ((\u3|Add0~18_combout\))))) # (!\u3|mirror_sw~regout\ & ((\u2|Y_Cont\(0) & ((\u3|Add0~18_combout\))) # (!\u2|Y_Cont\(0) & 
-- (\u3|Add2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|mirror_sw~regout\,
	datab => \u3|Add2~16_combout\,
	datac => \u2|Y_Cont\(0),
	datad => \u3|Add0~18_combout\,
	combout => \u3|Add0~19_combout\);

-- Location: LCFF_X60_Y10_N5
\u3|rGreen[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[8]~0_combout\,
	sdata => \u3|Add0~19_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(8));

-- Location: LCFF_X50_Y9_N19
\TOTAL|r2g|rGreen[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(8),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(7));

-- Location: LCCOMB_X60_Y9_N2
\u3|rGreen~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~30_combout\ = (\u3|Equal9~5_combout\ & (((\u3|wData1_d2\(5)) # (\u3|Equal6~5_combout\)))) # (!\u3|Equal9~5_combout\ & (\u3|Add1~12_combout\ & ((!\u3|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add1~12_combout\,
	datab => \u3|Equal9~5_combout\,
	datac => \u3|wData1_d2\(5),
	datad => \u3|Equal6~5_combout\,
	combout => \u3|rGreen~30_combout\);

-- Location: LCCOMB_X59_Y9_N2
\u3|rGreen~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~31_combout\ = (\u3|Equal6~5_combout\ & ((\u3|rGreen~30_combout\ & ((\u3|wData2_d1\(5)))) # (!\u3|rGreen~30_combout\ & (\u3|Add2~12_combout\)))) # (!\u3|Equal6~5_combout\ & (((\u3|rGreen~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add2~12_combout\,
	datab => \u3|wData2_d1\(5),
	datac => \u3|Equal6~5_combout\,
	datad => \u3|rGreen~30_combout\,
	combout => \u3|rGreen~31_combout\);

-- Location: LCCOMB_X60_Y9_N30
\u3|rGreen~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~32_combout\ = (\u3|Equal9~5_combout\ & ((\u3|wData2_d2\(5)))) # (!\u3|Equal9~5_combout\ & (\u3|Add3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|Add3~12_combout\,
	datac => \u3|wData2_d2\(5),
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rGreen~32_combout\);

-- Location: LCCOMB_X59_Y9_N12
\u3|rGreen[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[6]~6_combout\ = (\u3|rGreen~14_combout\ & (\u3|rGreen~31_combout\)) # (!\u3|rGreen~14_combout\ & ((\u3|rGreen~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|rGreen~31_combout\,
	datad => \u3|rGreen~32_combout\,
	combout => \u3|rGreen[6]~6_combout\);

-- Location: LCCOMB_X60_Y9_N18
\u3|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~38_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & (\u3|Add0~12_combout\)) # (!\u3|Equal6~4_combout\ & ((\u3|Add3~12_combout\))))) # (!\u2|Y_Cont\(0) & (((\u3|Add3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add0~12_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|Add3~12_combout\,
	datad => \u3|Equal6~4_combout\,
	combout => \u3|Add0~38_combout\);

-- Location: LCCOMB_X59_Y9_N8
\u3|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~39_combout\ = (\u2|Y_Cont\(0) & ((\u3|mirror_sw~regout\ & ((\u3|Add2~12_combout\))) # (!\u3|mirror_sw~regout\ & (\u3|Add0~38_combout\)))) # (!\u2|Y_Cont\(0) & ((\u3|mirror_sw~regout\ & (\u3|Add0~38_combout\)) # (!\u3|mirror_sw~regout\ & 
-- ((\u3|Add2~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|Add0~38_combout\,
	datac => \u3|mirror_sw~regout\,
	datad => \u3|Add2~12_combout\,
	combout => \u3|Add0~39_combout\);

-- Location: LCFF_X59_Y9_N13
\u3|rGreen[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[6]~6_combout\,
	sdata => \u3|Add0~39_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(6));

-- Location: LCFF_X50_Y9_N1
\TOTAL|r2g|rGreen[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(6),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(5));

-- Location: LCCOMB_X59_Y9_N28
\u3|rGreen~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~29_combout\ = (\u3|Equal9~5_combout\ & (\u3|wData2_d2\(4))) # (!\u3|Equal9~5_combout\ & ((\u3|Add3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|Equal9~5_combout\,
	datac => \u3|wData2_d2\(4),
	datad => \u3|Add3~10_combout\,
	combout => \u3|rGreen~29_combout\);

-- Location: LCCOMB_X59_Y9_N10
\u3|rGreen~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~28_combout\ = (\u3|rGreen~27_combout\ & ((\u3|wData2_d1\(4)) # ((!\u3|Equal6~5_combout\)))) # (!\u3|rGreen~27_combout\ & (((\u3|Equal6~5_combout\ & \u3|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~27_combout\,
	datab => \u3|wData2_d1\(4),
	datac => \u3|Equal6~5_combout\,
	datad => \u3|Add2~10_combout\,
	combout => \u3|rGreen~28_combout\);

-- Location: LCCOMB_X59_Y9_N6
\u3|rGreen[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[5]~5_combout\ = (\u3|rGreen~14_combout\ & ((\u3|rGreen~28_combout\))) # (!\u3|rGreen~14_combout\ & (\u3|rGreen~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|rGreen~29_combout\,
	datad => \u3|rGreen~28_combout\,
	combout => \u3|rGreen[5]~5_combout\);

-- Location: LCCOMB_X59_Y9_N20
\u3|Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~37_combout\ = (\u3|Add0~36_combout\ & ((\u3|Add2~10_combout\) # (\u3|mirror_sw~regout\ $ (\u2|Y_Cont\(0))))) # (!\u3|Add0~36_combout\ & (\u3|Add2~10_combout\ & (\u3|mirror_sw~regout\ $ (!\u2|Y_Cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add0~36_combout\,
	datab => \u3|Add2~10_combout\,
	datac => \u3|mirror_sw~regout\,
	datad => \u2|Y_Cont\(0),
	combout => \u3|Add0~37_combout\);

-- Location: LCFF_X59_Y9_N7
\u3|rGreen[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[5]~5_combout\,
	sdata => \u3|Add0~37_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(5));

-- Location: LCFF_X50_Y9_N31
\TOTAL|r2g|rGreen[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(5),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(4));

-- Location: LCCOMB_X59_Y9_N22
\u3|rGreen~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~35_combout\ = (\u3|Equal9~5_combout\ & ((\u3|wData2_d2\(6)))) # (!\u3|Equal9~5_combout\ & (\u3|Add3~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|Add3~14_combout\,
	datac => \u3|wData2_d2\(6),
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rGreen~35_combout\);

-- Location: LCCOMB_X59_Y9_N26
\u3|rGreen~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~34_combout\ = (\u3|rGreen~33_combout\ & (((\u3|wData2_d1\(6))) # (!\u3|Equal6~5_combout\))) # (!\u3|rGreen~33_combout\ & (\u3|Equal6~5_combout\ & ((\u3|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~33_combout\,
	datab => \u3|Equal6~5_combout\,
	datac => \u3|wData2_d1\(6),
	datad => \u3|Add2~14_combout\,
	combout => \u3|rGreen~34_combout\);

-- Location: LCCOMB_X59_Y9_N30
\u3|rGreen[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[7]~7_combout\ = (\u3|rGreen~14_combout\ & ((\u3|rGreen~34_combout\))) # (!\u3|rGreen~14_combout\ & (\u3|rGreen~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|rGreen~35_combout\,
	datad => \u3|rGreen~34_combout\,
	combout => \u3|rGreen[7]~7_combout\);

-- Location: LCCOMB_X59_Y9_N0
\u3|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~40_combout\ = (\u3|Equal6~4_combout\ & ((\u2|Y_Cont\(0) & (\u3|Add0~14_combout\)) # (!\u2|Y_Cont\(0) & ((\u3|Add3~14_combout\))))) # (!\u3|Equal6~4_combout\ & (((\u3|Add3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add0~14_combout\,
	datab => \u3|Add3~14_combout\,
	datac => \u3|Equal6~4_combout\,
	datad => \u2|Y_Cont\(0),
	combout => \u3|Add0~40_combout\);

-- Location: LCCOMB_X59_Y9_N24
\u3|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~41_combout\ = (\u2|Y_Cont\(0) & ((\u3|mirror_sw~regout\ & ((\u3|Add2~14_combout\))) # (!\u3|mirror_sw~regout\ & (\u3|Add0~40_combout\)))) # (!\u2|Y_Cont\(0) & ((\u3|mirror_sw~regout\ & (\u3|Add0~40_combout\)) # (!\u3|mirror_sw~regout\ & 
-- ((\u3|Add2~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|Add0~40_combout\,
	datac => \u3|mirror_sw~regout\,
	datad => \u3|Add2~14_combout\,
	combout => \u3|Add0~41_combout\);

-- Location: LCFF_X59_Y9_N31
\u3|rGreen[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[7]~7_combout\,
	sdata => \u3|Add0~41_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(7));

-- Location: LCFF_X50_Y9_N5
\TOTAL|r2g|rGreen[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(7),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(6));

-- Location: LCCOMB_X60_Y9_N20
\u3|wData2_d2[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData2_d2[2]~feeder_combout\ = \u3|wData2_d1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|wData2_d1\(2),
	combout => \u3|wData2_d2[2]~feeder_combout\);

-- Location: LCFF_X60_Y9_N21
\u3|wData2_d2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData2_d2[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(2));

-- Location: LCCOMB_X54_Y9_N22
\u3|rGreen~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~41_combout\ = (\u3|Equal9~5_combout\ & ((\u3|wData2_d2\(2)))) # (!\u3|Equal9~5_combout\ & (\u3|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add3~6_combout\,
	datac => \u3|Equal9~5_combout\,
	datad => \u3|wData2_d2\(2),
	combout => \u3|rGreen~41_combout\);

-- Location: LCFF_X60_Y9_N27
\u3|wData1_d2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData1_d1\(2),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(2));

-- Location: LCCOMB_X60_Y9_N26
\u3|rGreen~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~40_combout\ = (\u3|rGreen~39_combout\ & ((\u3|wData2_d1\(2)) # ((!\u3|Equal9~5_combout\)))) # (!\u3|rGreen~39_combout\ & (((\u3|wData1_d2\(2) & \u3|Equal9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~39_combout\,
	datab => \u3|wData2_d1\(2),
	datac => \u3|wData1_d2\(2),
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rGreen~40_combout\);

-- Location: LCCOMB_X54_Y9_N12
\u3|rGreen[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[3]~9_combout\ = (\u3|rGreen~14_combout\ & ((\u3|rGreen~40_combout\))) # (!\u3|rGreen~14_combout\ & (\u3|rGreen~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|rGreen~41_combout\,
	datad => \u3|rGreen~40_combout\,
	combout => \u3|rGreen[3]~9_combout\);

-- Location: LCCOMB_X54_Y9_N10
\u3|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~44_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & (\u3|Add0~6_combout\)) # (!\u3|Equal6~4_combout\ & ((\u3|Add3~6_combout\))))) # (!\u2|Y_Cont\(0) & (((\u3|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|Add0~6_combout\,
	datac => \u3|Add3~6_combout\,
	datad => \u3|Equal6~4_combout\,
	combout => \u3|Add0~44_combout\);

-- Location: LCCOMB_X54_Y9_N14
\u3|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~45_combout\ = (\u2|Y_Cont\(0) & ((\u3|mirror_sw~regout\ & (\u3|Add2~6_combout\)) # (!\u3|mirror_sw~regout\ & ((\u3|Add0~44_combout\))))) # (!\u2|Y_Cont\(0) & ((\u3|mirror_sw~regout\ & ((\u3|Add0~44_combout\))) # (!\u3|mirror_sw~regout\ & 
-- (\u3|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|Add2~6_combout\,
	datac => \u3|mirror_sw~regout\,
	datad => \u3|Add0~44_combout\,
	combout => \u3|Add0~45_combout\);

-- Location: LCFF_X54_Y9_N13
\u3|rGreen[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[3]~9_combout\,
	sdata => \u3|Add0~45_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(3));

-- Location: LCFF_X50_Y9_N9
\TOTAL|r2g|rGreen[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|rGreen\(3),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rGreen\(2));

-- Location: LCCOMB_X50_Y9_N6
\TOTAL|r2g|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~0_combout\ = (\TOTAL|r2g|rGreen\(1) & (\TOTAL|r2g|rGreen\(4) $ (VCC))) # (!\TOTAL|r2g|rGreen\(1) & (\TOTAL|r2g|rGreen\(4) & VCC))
-- \TOTAL|r2g|Add1~1\ = CARRY((\TOTAL|r2g|rGreen\(1) & \TOTAL|r2g|rGreen\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rGreen\(1),
	datab => \TOTAL|r2g|rGreen\(4),
	datad => VCC,
	combout => \TOTAL|r2g|Add1~0_combout\,
	cout => \TOTAL|r2g|Add1~1\);

-- Location: LCCOMB_X50_Y9_N8
\TOTAL|r2g|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~2_combout\ = (\TOTAL|r2g|rGreen\(5) & ((\TOTAL|r2g|rGreen\(2) & (\TOTAL|r2g|Add1~1\ & VCC)) # (!\TOTAL|r2g|rGreen\(2) & (!\TOTAL|r2g|Add1~1\)))) # (!\TOTAL|r2g|rGreen\(5) & ((\TOTAL|r2g|rGreen\(2) & (!\TOTAL|r2g|Add1~1\)) # 
-- (!\TOTAL|r2g|rGreen\(2) & ((\TOTAL|r2g|Add1~1\) # (GND)))))
-- \TOTAL|r2g|Add1~3\ = CARRY((\TOTAL|r2g|rGreen\(5) & (!\TOTAL|r2g|rGreen\(2) & !\TOTAL|r2g|Add1~1\)) # (!\TOTAL|r2g|rGreen\(5) & ((!\TOTAL|r2g|Add1~1\) # (!\TOTAL|r2g|rGreen\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rGreen\(5),
	datab => \TOTAL|r2g|rGreen\(2),
	datad => VCC,
	cin => \TOTAL|r2g|Add1~1\,
	combout => \TOTAL|r2g|Add1~2_combout\,
	cout => \TOTAL|r2g|Add1~3\);

-- Location: LCCOMB_X50_Y9_N10
\TOTAL|r2g|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~4_combout\ = ((\TOTAL|r2g|rGreen\(3) $ (\TOTAL|r2g|rGreen\(6) $ (!\TOTAL|r2g|Add1~3\)))) # (GND)
-- \TOTAL|r2g|Add1~5\ = CARRY((\TOTAL|r2g|rGreen\(3) & ((\TOTAL|r2g|rGreen\(6)) # (!\TOTAL|r2g|Add1~3\))) # (!\TOTAL|r2g|rGreen\(3) & (\TOTAL|r2g|rGreen\(6) & !\TOTAL|r2g|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rGreen\(3),
	datab => \TOTAL|r2g|rGreen\(6),
	datad => VCC,
	cin => \TOTAL|r2g|Add1~3\,
	combout => \TOTAL|r2g|Add1~4_combout\,
	cout => \TOTAL|r2g|Add1~5\);

-- Location: LCCOMB_X50_Y9_N18
\TOTAL|r2g|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~12_combout\ = ((\TOTAL|r2g|rGreen\(10) $ (\TOTAL|r2g|rGreen\(7) $ (!\TOTAL|r2g|Add1~11\)))) # (GND)
-- \TOTAL|r2g|Add1~13\ = CARRY((\TOTAL|r2g|rGreen\(10) & ((\TOTAL|r2g|rGreen\(7)) # (!\TOTAL|r2g|Add1~11\))) # (!\TOTAL|r2g|rGreen\(10) & (\TOTAL|r2g|rGreen\(7) & !\TOTAL|r2g|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rGreen\(10),
	datab => \TOTAL|r2g|rGreen\(7),
	datad => VCC,
	cin => \TOTAL|r2g|Add1~11\,
	combout => \TOTAL|r2g|Add1~12_combout\,
	cout => \TOTAL|r2g|Add1~13\);

-- Location: LCCOMB_X50_Y9_N20
\TOTAL|r2g|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~14_combout\ = (\TOTAL|r2g|rGreen\(8) & ((\TOTAL|r2g|rGreen\(11) & (\TOTAL|r2g|Add1~13\ & VCC)) # (!\TOTAL|r2g|rGreen\(11) & (!\TOTAL|r2g|Add1~13\)))) # (!\TOTAL|r2g|rGreen\(8) & ((\TOTAL|r2g|rGreen\(11) & (!\TOTAL|r2g|Add1~13\)) # 
-- (!\TOTAL|r2g|rGreen\(11) & ((\TOTAL|r2g|Add1~13\) # (GND)))))
-- \TOTAL|r2g|Add1~15\ = CARRY((\TOTAL|r2g|rGreen\(8) & (!\TOTAL|r2g|rGreen\(11) & !\TOTAL|r2g|Add1~13\)) # (!\TOTAL|r2g|rGreen\(8) & ((!\TOTAL|r2g|Add1~13\) # (!\TOTAL|r2g|rGreen\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rGreen\(8),
	datab => \TOTAL|r2g|rGreen\(11),
	datad => VCC,
	cin => \TOTAL|r2g|Add1~13\,
	combout => \TOTAL|r2g|Add1~14_combout\,
	cout => \TOTAL|r2g|Add1~15\);

-- Location: LCCOMB_X50_Y9_N24
\TOTAL|r2g|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~18_combout\ = (\TOTAL|r2g|rGreen\(10) & (!\TOTAL|r2g|Add1~17\)) # (!\TOTAL|r2g|rGreen\(10) & ((\TOTAL|r2g|Add1~17\) # (GND)))
-- \TOTAL|r2g|Add1~19\ = CARRY((!\TOTAL|r2g|Add1~17\) # (!\TOTAL|r2g|rGreen\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|rGreen\(10),
	datad => VCC,
	cin => \TOTAL|r2g|Add1~17\,
	combout => \TOTAL|r2g|Add1~18_combout\,
	cout => \TOTAL|r2g|Add1~19\);

-- Location: LCCOMB_X51_Y9_N0
\TOTAL|r2g|accumOut[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[4]~9_cout\ = CARRY((\TOTAL|r2g|Add2~0_combout\ & \TOTAL|r2g|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add2~0_combout\,
	datab => \TOTAL|r2g|Add1~0_combout\,
	datad => VCC,
	cout => \TOTAL|r2g|accumOut[4]~9_cout\);

-- Location: LCCOMB_X51_Y9_N2
\TOTAL|r2g|accumOut[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[4]~11_cout\ = CARRY((\TOTAL|r2g|Add2~2_combout\ & (!\TOTAL|r2g|Add1~2_combout\ & !\TOTAL|r2g|accumOut[4]~9_cout\)) # (!\TOTAL|r2g|Add2~2_combout\ & ((!\TOTAL|r2g|accumOut[4]~9_cout\) # (!\TOTAL|r2g|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add2~2_combout\,
	datab => \TOTAL|r2g|Add1~2_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|accumOut[4]~9_cout\,
	cout => \TOTAL|r2g|accumOut[4]~11_cout\);

-- Location: LCCOMB_X51_Y9_N4
\TOTAL|r2g|accumOut[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[4]~13_cout\ = CARRY((\TOTAL|r2g|Add2~4_combout\ & ((\TOTAL|r2g|Add1~4_combout\) # (!\TOTAL|r2g|accumOut[4]~11_cout\))) # (!\TOTAL|r2g|Add2~4_combout\ & (\TOTAL|r2g|Add1~4_combout\ & !\TOTAL|r2g|accumOut[4]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add2~4_combout\,
	datab => \TOTAL|r2g|Add1~4_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|accumOut[4]~11_cout\,
	cout => \TOTAL|r2g|accumOut[4]~13_cout\);

-- Location: LCCOMB_X51_Y9_N6
\TOTAL|r2g|accumOut[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[4]~15_cout\ = CARRY((\TOTAL|r2g|Add1~6_combout\ & (!\TOTAL|r2g|Add2~6_combout\ & !\TOTAL|r2g|accumOut[4]~13_cout\)) # (!\TOTAL|r2g|Add1~6_combout\ & ((!\TOTAL|r2g|accumOut[4]~13_cout\) # (!\TOTAL|r2g|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add1~6_combout\,
	datab => \TOTAL|r2g|Add2~6_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|accumOut[4]~13_cout\,
	cout => \TOTAL|r2g|accumOut[4]~15_cout\);

-- Location: LCCOMB_X51_Y9_N8
\TOTAL|r2g|accumOut[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[4]~16_combout\ = ((\TOTAL|r2g|Add1~8_combout\ $ (\TOTAL|r2g|Add2~8_combout\ $ (!\TOTAL|r2g|accumOut[4]~15_cout\)))) # (GND)
-- \TOTAL|r2g|accumOut[4]~17\ = CARRY((\TOTAL|r2g|Add1~8_combout\ & ((\TOTAL|r2g|Add2~8_combout\) # (!\TOTAL|r2g|accumOut[4]~15_cout\))) # (!\TOTAL|r2g|Add1~8_combout\ & (\TOTAL|r2g|Add2~8_combout\ & !\TOTAL|r2g|accumOut[4]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add1~8_combout\,
	datab => \TOTAL|r2g|Add2~8_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|accumOut[4]~15_cout\,
	combout => \TOTAL|r2g|accumOut[4]~16_combout\,
	cout => \TOTAL|r2g|accumOut[4]~17\);

-- Location: LCCOMB_X51_Y9_N10
\TOTAL|r2g|accumOut[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[5]~18_combout\ = (\TOTAL|r2g|Add1~10_combout\ & ((\TOTAL|r2g|Add2~10_combout\ & (\TOTAL|r2g|accumOut[4]~17\ & VCC)) # (!\TOTAL|r2g|Add2~10_combout\ & (!\TOTAL|r2g|accumOut[4]~17\)))) # (!\TOTAL|r2g|Add1~10_combout\ & 
-- ((\TOTAL|r2g|Add2~10_combout\ & (!\TOTAL|r2g|accumOut[4]~17\)) # (!\TOTAL|r2g|Add2~10_combout\ & ((\TOTAL|r2g|accumOut[4]~17\) # (GND)))))
-- \TOTAL|r2g|accumOut[5]~19\ = CARRY((\TOTAL|r2g|Add1~10_combout\ & (!\TOTAL|r2g|Add2~10_combout\ & !\TOTAL|r2g|accumOut[4]~17\)) # (!\TOTAL|r2g|Add1~10_combout\ & ((!\TOTAL|r2g|accumOut[4]~17\) # (!\TOTAL|r2g|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add1~10_combout\,
	datab => \TOTAL|r2g|Add2~10_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|accumOut[4]~17\,
	combout => \TOTAL|r2g|accumOut[5]~18_combout\,
	cout => \TOTAL|r2g|accumOut[5]~19\);

-- Location: LCCOMB_X51_Y9_N12
\TOTAL|r2g|accumOut[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[6]~20_combout\ = ((\TOTAL|r2g|Add2~12_combout\ $ (\TOTAL|r2g|Add1~12_combout\ $ (!\TOTAL|r2g|accumOut[5]~19\)))) # (GND)
-- \TOTAL|r2g|accumOut[6]~21\ = CARRY((\TOTAL|r2g|Add2~12_combout\ & ((\TOTAL|r2g|Add1~12_combout\) # (!\TOTAL|r2g|accumOut[5]~19\))) # (!\TOTAL|r2g|Add2~12_combout\ & (\TOTAL|r2g|Add1~12_combout\ & !\TOTAL|r2g|accumOut[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add2~12_combout\,
	datab => \TOTAL|r2g|Add1~12_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|accumOut[5]~19\,
	combout => \TOTAL|r2g|accumOut[6]~20_combout\,
	cout => \TOTAL|r2g|accumOut[6]~21\);

-- Location: LCCOMB_X51_Y9_N14
\TOTAL|r2g|accumOut[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[7]~22_combout\ = (\TOTAL|r2g|Add2~14_combout\ & ((\TOTAL|r2g|Add1~14_combout\ & (\TOTAL|r2g|accumOut[6]~21\ & VCC)) # (!\TOTAL|r2g|Add1~14_combout\ & (!\TOTAL|r2g|accumOut[6]~21\)))) # (!\TOTAL|r2g|Add2~14_combout\ & 
-- ((\TOTAL|r2g|Add1~14_combout\ & (!\TOTAL|r2g|accumOut[6]~21\)) # (!\TOTAL|r2g|Add1~14_combout\ & ((\TOTAL|r2g|accumOut[6]~21\) # (GND)))))
-- \TOTAL|r2g|accumOut[7]~23\ = CARRY((\TOTAL|r2g|Add2~14_combout\ & (!\TOTAL|r2g|Add1~14_combout\ & !\TOTAL|r2g|accumOut[6]~21\)) # (!\TOTAL|r2g|Add2~14_combout\ & ((!\TOTAL|r2g|accumOut[6]~21\) # (!\TOTAL|r2g|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add2~14_combout\,
	datab => \TOTAL|r2g|Add1~14_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|accumOut[6]~21\,
	combout => \TOTAL|r2g|accumOut[7]~22_combout\,
	cout => \TOTAL|r2g|accumOut[7]~23\);

-- Location: LCCOMB_X51_Y9_N16
\TOTAL|r2g|accumOut[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[8]~24_combout\ = ((\TOTAL|r2g|Add1~16_combout\ $ (\TOTAL|r2g|Add2~16_combout\ $ (!\TOTAL|r2g|accumOut[7]~23\)))) # (GND)
-- \TOTAL|r2g|accumOut[8]~25\ = CARRY((\TOTAL|r2g|Add1~16_combout\ & ((\TOTAL|r2g|Add2~16_combout\) # (!\TOTAL|r2g|accumOut[7]~23\))) # (!\TOTAL|r2g|Add1~16_combout\ & (\TOTAL|r2g|Add2~16_combout\ & !\TOTAL|r2g|accumOut[7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add1~16_combout\,
	datab => \TOTAL|r2g|Add2~16_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|accumOut[7]~23\,
	combout => \TOTAL|r2g|accumOut[8]~24_combout\,
	cout => \TOTAL|r2g|accumOut[8]~25\);

-- Location: LCCOMB_X51_Y9_N18
\TOTAL|r2g|accumOut[9]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[9]~26_combout\ = (\TOTAL|r2g|Add2~18_combout\ & ((\TOTAL|r2g|Add1~18_combout\ & (\TOTAL|r2g|accumOut[8]~25\ & VCC)) # (!\TOTAL|r2g|Add1~18_combout\ & (!\TOTAL|r2g|accumOut[8]~25\)))) # (!\TOTAL|r2g|Add2~18_combout\ & 
-- ((\TOTAL|r2g|Add1~18_combout\ & (!\TOTAL|r2g|accumOut[8]~25\)) # (!\TOTAL|r2g|Add1~18_combout\ & ((\TOTAL|r2g|accumOut[8]~25\) # (GND)))))
-- \TOTAL|r2g|accumOut[9]~27\ = CARRY((\TOTAL|r2g|Add2~18_combout\ & (!\TOTAL|r2g|Add1~18_combout\ & !\TOTAL|r2g|accumOut[8]~25\)) # (!\TOTAL|r2g|Add2~18_combout\ & ((!\TOTAL|r2g|accumOut[8]~25\) # (!\TOTAL|r2g|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add2~18_combout\,
	datab => \TOTAL|r2g|Add1~18_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|accumOut[8]~25\,
	combout => \TOTAL|r2g|accumOut[9]~26_combout\,
	cout => \TOTAL|r2g|accumOut[9]~27\);

-- Location: LCCOMB_X51_Y9_N20
\TOTAL|r2g|accumOut[10]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[10]~28_combout\ = ((\TOTAL|r2g|Add1~20_combout\ $ (\TOTAL|r2g|Add2~20_combout\ $ (!\TOTAL|r2g|accumOut[9]~27\)))) # (GND)
-- \TOTAL|r2g|accumOut[10]~29\ = CARRY((\TOTAL|r2g|Add1~20_combout\ & ((\TOTAL|r2g|Add2~20_combout\) # (!\TOTAL|r2g|accumOut[9]~27\))) # (!\TOTAL|r2g|Add1~20_combout\ & (\TOTAL|r2g|Add2~20_combout\ & !\TOTAL|r2g|accumOut[9]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|Add1~20_combout\,
	datab => \TOTAL|r2g|Add2~20_combout\,
	datad => VCC,
	cin => \TOTAL|r2g|accumOut[9]~27\,
	combout => \TOTAL|r2g|accumOut[10]~28_combout\,
	cout => \TOTAL|r2g|accumOut[10]~29\);

-- Location: LCFF_X51_Y9_N21
\TOTAL|r2g|accumOut[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|accumOut[10]~28_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|accumOut\(10));

-- Location: LCCOMB_X44_Y9_N2
\TOTAL|arbiter|dGray~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|dGray~1_combout\ = (\u1|oRST_1~regout\ & \TOTAL|r2g|accumOut\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \TOTAL|r2g|accumOut\(10),
	combout => \TOTAL|arbiter|dGray~1_combout\);

-- Location: LCFF_X44_Y9_N3
\TOTAL|arbiter|dGray[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|dGray~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|dGray\(6));

-- Location: LCCOMB_X49_Y9_N20
\TOTAL|arbiter|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~0_combout\ = (\TOTAL|arbiter|Equal1~5_combout\ & (\u3|rBlue\(4) & \u3|oDval~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datac => \u3|rBlue\(4),
	datad => \u3|oDval~regout\,
	combout => \TOTAL|arbiter|Selector23~0_combout\);

-- Location: LCFF_X51_Y9_N9
\TOTAL|r2g|accumOut[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|accumOut[4]~16_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|accumOut\(4));

-- Location: LCCOMB_X45_Y9_N0
\TOTAL|arbiter|Selector23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~9_combout\ = ((\TOTAL|arbiter|Selector23~0_combout\) # ((\TOTAL|arbiter|Selector24~3_combout\ & \TOTAL|r2g|accumOut\(4)))) # (!\TOTAL|arbiter|Selector23~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector23~8_combout\,
	datab => \TOTAL|arbiter|Selector23~0_combout\,
	datac => \TOTAL|arbiter|Selector24~3_combout\,
	datad => \TOTAL|r2g|accumOut\(4),
	combout => \TOTAL|arbiter|Selector23~9_combout\);

-- Location: LCFF_X45_Y9_N1
\TOTAL|arbiter|disp_B[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector23~9_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_B\(4));

-- Location: LCCOMB_X57_Y9_N6
\u3|rBlue[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[5]~1_combout\ = (\u3|rBlue[11]~9_combout\ & ((\u3|wData2_d1\(5)))) # (!\u3|rBlue[11]~9_combout\ & (\u3|wData0_d1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData0_d1\(5),
	datab => \u3|wData2_d1\(5),
	datad => \u3|rBlue[11]~9_combout\,
	combout => \u3|rBlue[5]~1_combout\);

-- Location: LCCOMB_X58_Y11_N2
\u3|rBlue~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~15_combout\ = (\u3|rBlue[11]~10_combout\ & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5)) # (\u3|rBlue[11]~11_combout\)))) # (!\u3|rBlue[11]~10_combout\ & (\u3|wData1_d1\(5) & ((!\u3|rBlue[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d1\(5),
	datab => \u3|rBlue[11]~10_combout\,
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(5),
	datad => \u3|rBlue[11]~11_combout\,
	combout => \u3|rBlue~15_combout\);

-- Location: LCCOMB_X58_Y11_N0
\u3|rBlue~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~16_combout\ = (\u3|rBlue~15_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(29)) # ((!\u3|rBlue[11]~11_combout\)))) # (!\u3|rBlue~15_combout\ & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17) & 
-- \u3|rBlue[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(29),
	datab => \u3|rBlue~15_combout\,
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(17),
	datad => \u3|rBlue[11]~11_combout\,
	combout => \u3|rBlue~16_combout\);

-- Location: LCFF_X57_Y9_N7
\u3|rBlue[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rBlue[5]~1_combout\,
	sdata => \u3|rBlue~16_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u3|rBlue[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rBlue\(5));

-- Location: LCCOMB_X49_Y9_N28
\TOTAL|arbiter|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector22~0_combout\ = (\TOTAL|arbiter|Equal1~5_combout\ & (\u3|rBlue\(5) & \u3|oDval~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datac => \u3|rBlue\(5),
	datad => \u3|oDval~regout\,
	combout => \TOTAL|arbiter|Selector22~0_combout\);

-- Location: LCCOMB_X48_Y4_N26
\TOTAL|T1|state.011~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|state.011~0_combout\ = (\TOTAL|T1|state.010~regout\ & (!\u2|mCCD_FVAL~regout\)) # (!\TOTAL|T1|state.010~regout\ & (((\TOTAL|T1|state.011~regout\ & \u1|oRST_1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|mCCD_FVAL~regout\,
	datab => \TOTAL|T1|state.011~regout\,
	datac => \TOTAL|T1|state.010~regout\,
	datad => \u1|oRST_1~regout\,
	combout => \TOTAL|T1|state.011~0_combout\);

-- Location: LCCOMB_X48_Y4_N22
\TOTAL|T1|state.011~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|state.011~feeder_combout\ = \TOTAL|T1|state.011~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|state.011~0_combout\,
	combout => \TOTAL|T1|state.011~feeder_combout\);

-- Location: LCCOMB_X47_Y4_N30
\TOTAL|T1|substate~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|substate~10_combout\ = (\TOTAL|T1|state.001~regout\) # ((!\TOTAL|T1|substate.001~regout\ & (\TOTAL|T1|state.000~regout\ & \u1|oRST_1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|substate.001~regout\,
	datab => \TOTAL|T1|state.000~regout\,
	datac => \u1|oRST_1~regout\,
	datad => \TOTAL|T1|state.001~regout\,
	combout => \TOTAL|T1|substate~10_combout\);

-- Location: LCCOMB_X47_Y4_N24
\TOTAL|T1|substate~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|substate~11_combout\ = (!\TOTAL|T1|state.011~regout\ & ((\TOTAL|T1|state.010~regout\) # ((!\TOTAL|T1|substate~9_combout\ & !\TOTAL|T1|substate~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|substate~9_combout\,
	datab => \TOTAL|T1|state.011~regout\,
	datac => \TOTAL|T1|state.010~regout\,
	datad => \TOTAL|T1|substate~10_combout\,
	combout => \TOTAL|T1|substate~11_combout\);

-- Location: LCFF_X47_Y4_N25
\TOTAL|T1|substate.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|substate~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|substate.001~regout\);

-- Location: LCFF_X36_Y10_N1
\TOTAL|T1|startCH\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|substate.001~regout\,
	sload => VCC,
	ena => \TOTAL|T1|state.011~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|startCH~regout\);

-- Location: LCCOMB_X29_Y10_N18
\TOTAL|T1|c1|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~12_combout\ = (\TOTAL|T1|c1|Add0~4_combout\ & (\TOTAL|T1|c1|state.0011~regout\ & !\TOTAL|T1|startCH~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|Add0~4_combout\,
	datac => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|Add0~12_combout\);

-- Location: LCFF_X29_Y10_N19
\TOTAL|T1|c1|oAddrInHist[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrInHist\(2));

-- Location: LCCOMB_X35_Y9_N30
\TOTAL|T1|c1|oWE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oWE~0_combout\ = (\TOTAL|T1|c1|state.0000~regout\) # (\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0000~regout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|oWE~0_combout\);

-- Location: LCCOMB_X35_Y9_N26
\TOTAL|T1|c1|state.0001~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|state.0001~0_combout\ = !\TOTAL|T1|c1|oWE~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|c1|oWE~0_combout\,
	combout => \TOTAL|T1|c1|state.0001~0_combout\);

-- Location: LCFF_X35_Y9_N27
\TOTAL|T1|c1|state.0001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|state.0001~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|state.0001~regout\);

-- Location: LCCOMB_X35_Y9_N28
\TOTAL|T1|c1|state~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|state~21_combout\ = (\TOTAL|T1|c1|state.0001~regout\ & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|c1|state.0001~regout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|state~21_combout\);

-- Location: LCFF_X35_Y9_N29
\TOTAL|T1|c1|state.0010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|state~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|state.0010~regout\);

-- Location: LCCOMB_X35_Y9_N10
\TOTAL|T1|c1|oAddrInHist~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrInHist~0_combout\ = (!\TOTAL|T1|startCH~regout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (!\TOTAL|T1|c1|oAddrInHist\(0))) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0010~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|startCH~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|oAddrInHist\(0),
	datad => \TOTAL|T1|c1|state.0010~regout\,
	combout => \TOTAL|T1|c1|oAddrInHist~0_combout\);

-- Location: LCFF_X35_Y9_N11
\TOTAL|T1|c1|oAddrInHist[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrInHist~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrInHist\(0));

-- Location: LCCOMB_X29_Y10_N2
\TOTAL|T1|c1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~1\ = CARRY(\TOTAL|T1|c1|oAddrInHist\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(0),
	datad => VCC,
	cout => \TOTAL|T1|c1|Add0~1\);

-- Location: LCCOMB_X29_Y10_N4
\TOTAL|T1|c1|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~2_combout\ = (\TOTAL|T1|c1|oAddrInHist\(1) & (!\TOTAL|T1|c1|Add0~1\)) # (!\TOTAL|T1|c1|oAddrInHist\(1) & ((\TOTAL|T1|c1|Add0~1\) # (GND)))
-- \TOTAL|T1|c1|Add0~3\ = CARRY((!\TOTAL|T1|c1|Add0~1\) # (!\TOTAL|T1|c1|oAddrInHist\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(1),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add0~1\,
	combout => \TOTAL|T1|c1|Add0~2_combout\,
	cout => \TOTAL|T1|c1|Add0~3\);

-- Location: LCCOMB_X29_Y10_N22
\TOTAL|T1|c1|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~11_combout\ = (\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add0~2_combout\ & !\TOTAL|T1|startCH~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|Add0~2_combout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|Add0~11_combout\);

-- Location: LCFF_X29_Y10_N23
\TOTAL|T1|c1|oAddrInHist[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|Add0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrInHist\(1));

-- Location: LCCOMB_X29_Y10_N8
\TOTAL|T1|c1|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~6_combout\ = (\TOTAL|T1|c1|oAddrInHist\(3) & (!\TOTAL|T1|c1|Add0~5\)) # (!\TOTAL|T1|c1|oAddrInHist\(3) & ((\TOTAL|T1|c1|Add0~5\) # (GND)))
-- \TOTAL|T1|c1|Add0~7\ = CARRY((!\TOTAL|T1|c1|Add0~5\) # (!\TOTAL|T1|c1|oAddrInHist\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(3),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add0~5\,
	combout => \TOTAL|T1|c1|Add0~6_combout\,
	cout => \TOTAL|T1|c1|Add0~7\);

-- Location: LCCOMB_X29_Y10_N0
\TOTAL|T1|c1|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~13_combout\ = (\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add0~6_combout\ & !\TOTAL|T1|startCH~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|Add0~6_combout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|Add0~13_combout\);

-- Location: LCFF_X29_Y10_N1
\TOTAL|T1|c1|oAddrInHist[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|Add0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrInHist\(3));

-- Location: LCCOMB_X29_Y10_N30
\TOTAL|T1|c1|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~22_combout\ = (\TOTAL|T1|c1|Add0~14_combout\ & (\TOTAL|T1|c1|state.0011~regout\ & !\TOTAL|T1|startCH~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|Add0~14_combout\,
	datac => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|Add0~22_combout\);

-- Location: LCFF_X29_Y10_N31
\TOTAL|T1|c1|oAddrInHist[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrInHist\(5));

-- Location: LCCOMB_X29_Y10_N28
\TOTAL|T1|c1|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~10_combout\ = (\TOTAL|T1|c1|Add0~8_combout\ & (\TOTAL|T1|c1|state.0011~regout\ & !\TOTAL|T1|startCH~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|Add0~8_combout\,
	datac => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|Add0~10_combout\);

-- Location: LCFF_X29_Y10_N29
\TOTAL|T1|c1|oAddrInHist[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrInHist\(4));

-- Location: LCCOMB_X29_Y10_N14
\TOTAL|T1|c1|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~16_combout\ = (\TOTAL|T1|c1|oAddrInHist\(6) & (\TOTAL|T1|c1|Add0~15\ $ (GND))) # (!\TOTAL|T1|c1|oAddrInHist\(6) & (!\TOTAL|T1|c1|Add0~15\ & VCC))
-- \TOTAL|T1|c1|Add0~17\ = CARRY((\TOTAL|T1|c1|oAddrInHist\(6) & !\TOTAL|T1|c1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrInHist\(6),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add0~15\,
	combout => \TOTAL|T1|c1|Add0~16_combout\,
	cout => \TOTAL|T1|c1|Add0~17\);

-- Location: LCCOMB_X29_Y10_N20
\TOTAL|T1|c1|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~18_combout\ = (\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add0~16_combout\ & !\TOTAL|T1|startCH~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|Add0~16_combout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|Add0~18_combout\);

-- Location: LCFF_X29_Y10_N21
\TOTAL|T1|c1|oAddrInHist[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrInHist\(6));

-- Location: LCCOMB_X27_Y10_N28
\TOTAL|T1|c1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Equal0~1_combout\ = (\TOTAL|T1|c1|oAddrInHist\(3) & \TOTAL|T1|c1|oAddrInHist\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|c1|oAddrInHist\(3),
	datad => \TOTAL|T1|c1|oAddrInHist\(6),
	combout => \TOTAL|T1|c1|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y10_N16
\TOTAL|T1|c1|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~19_combout\ = \TOTAL|T1|c1|Add0~17\ $ (\TOTAL|T1|c1|oAddrInHist\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|c1|oAddrInHist\(7),
	cin => \TOTAL|T1|c1|Add0~17\,
	combout => \TOTAL|T1|c1|Add0~19_combout\);

-- Location: LCCOMB_X29_Y10_N26
\TOTAL|T1|c1|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add0~21_combout\ = (\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add0~19_combout\ & !\TOTAL|T1|startCH~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|Add0~19_combout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|Add0~21_combout\);

-- Location: LCFF_X29_Y10_N27
\TOTAL|T1|c1|oAddrInHist[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|Add0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrInHist\(7));

-- Location: LCCOMB_X27_Y10_N16
\TOTAL|T1|c1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Equal0~2_combout\ = (\TOTAL|T1|c1|Equal0~0_combout\ & (\TOTAL|T1|c1|Equal0~1_combout\ & (\TOTAL|T1|c1|oAddrInHist\(5) & \TOTAL|T1|c1|oAddrInHist\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|Equal0~0_combout\,
	datab => \TOTAL|T1|c1|Equal0~1_combout\,
	datac => \TOTAL|T1|c1|oAddrInHist\(5),
	datad => \TOTAL|T1|c1|oAddrInHist\(7),
	combout => \TOTAL|T1|c1|Equal0~2_combout\);

-- Location: LCCOMB_X35_Y9_N24
\TOTAL|T1|c1|state~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|state~20_combout\ = (\TOTAL|T1|c1|state.0010~regout\) # ((!\TOTAL|T1|c1|Equal0~2_combout\ & \TOTAL|T1|c1|state.0011~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|Equal0~2_combout\,
	datac => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|c1|state.0010~regout\,
	combout => \TOTAL|T1|c1|state~20_combout\);

-- Location: LCFF_X35_Y9_N25
\TOTAL|T1|c1|state.0011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|state~20_combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|state.0011~regout\);

-- Location: LCCOMB_X35_Y9_N20
\TOTAL|T1|c1|state~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|state~18_combout\ = (\TOTAL|T1|c1|state.0011~regout\ & (((\TOTAL|T1|c1|Equal0~2_combout\)))) # (!\TOTAL|T1|c1|state.0011~regout\ & (!\TOTAL|T1|c1|delayed~regout\ & ((\TOTAL|T1|c1|state.0100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|delayed~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|Equal0~2_combout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|state~18_combout\);

-- Location: LCCOMB_X35_Y9_N22
\TOTAL|T1|c1|state~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|state~19_combout\ = (\TOTAL|T1|c1|state.0000~regout\ & (\TOTAL|T1|c1|state~18_combout\ & !\TOTAL|T1|startCH~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0000~regout\,
	datac => \TOTAL|T1|c1|state~18_combout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|state~19_combout\);

-- Location: LCFF_X35_Y9_N23
\TOTAL|T1|c1|state.0100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|state~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|state.0100~regout\);

-- Location: LCCOMB_X35_Y9_N14
\TOTAL|T1|c1|state~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|state~22_combout\ = (\TOTAL|T1|c1|state.0100~regout\ & (\TOTAL|T1|c1|delayed~regout\)) # (!\TOTAL|T1|c1|state.0100~regout\ & ((\TOTAL|T1|c1|state.0101~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|delayed~regout\,
	datab => \TOTAL|T1|c1|state.0101~regout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|state~22_combout\);

-- Location: LCCOMB_X35_Y9_N18
\TOTAL|T1|c1|state~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|state~23_combout\ = (\TOTAL|T1|c1|state.0000~regout\ & (\TOTAL|T1|c1|state~22_combout\ & (!\TOTAL|T1|c1|state.0001~regout\ & !\TOTAL|T1|startCH~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0000~regout\,
	datab => \TOTAL|T1|c1|state~22_combout\,
	datac => \TOTAL|T1|c1|state.0001~regout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|state~23_combout\);

-- Location: LCFF_X35_Y9_N19
\TOTAL|T1|c1|state.0101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|state.0101~regout\);

-- Location: LCCOMB_X47_Y4_N18
\TOTAL|T1|restartCH~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|restartCH~1_combout\ = (\TOTAL|T1|state.000~regout\ & (!\TOTAL|T1|state.001~regout\ & ((\TOTAL|T1|restartCH~regout\) # (!\u1|oRST_1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|restartCH~regout\,
	datab => \TOTAL|T1|state.000~regout\,
	datac => \u1|oRST_1~regout\,
	datad => \TOTAL|T1|state.001~regout\,
	combout => \TOTAL|T1|restartCH~1_combout\);

-- Location: LCCOMB_X47_Y4_N14
\TOTAL|T1|restartCH~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|restartCH~2_combout\ = (\TOTAL|T1|restartCH~1_combout\) # ((\TOTAL|T1|state.011~regout\ & \TOTAL|T1|c1|oDone~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|state.011~regout\,
	datac => \TOTAL|T1|c1|oDone~regout\,
	datad => \TOTAL|T1|restartCH~1_combout\,
	combout => \TOTAL|T1|restartCH~2_combout\);

-- Location: LCFF_X47_Y4_N15
\TOTAL|T1|restartCH\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|restartCH~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|restartCH~regout\);

-- Location: LCCOMB_X35_Y9_N4
\TOTAL|T1|c1|doneAck~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|doneAck~0_combout\ = (\TOTAL|T1|c1|doneAck~regout\) # ((\TOTAL|T1|c1|state.0000~regout\ & (\TOTAL|T1|c1|state.0101~regout\ & \TOTAL|T1|restartCH~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0000~regout\,
	datab => \TOTAL|T1|c1|state.0101~regout\,
	datac => \TOTAL|T1|c1|doneAck~regout\,
	datad => \TOTAL|T1|restartCH~regout\,
	combout => \TOTAL|T1|c1|doneAck~0_combout\);

-- Location: LCFF_X35_Y9_N5
\TOTAL|T1|c1|doneAck\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|doneAck~0_combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|doneAck~regout\);

-- Location: LCCOMB_X36_Y9_N16
\TOTAL|T1|c1|oDone~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDone~0_combout\ = (!\TOTAL|T1|c1|doneAck~regout\ & \TOTAL|T1|c1|state.0101~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|doneAck~regout\,
	datad => \TOTAL|T1|c1|state.0101~regout\,
	combout => \TOTAL|T1|c1|oDone~0_combout\);

-- Location: LCCOMB_X36_Y9_N2
\TOTAL|T1|c1|state.0000~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|state.0000~0_combout\ = !\TOTAL|T1|startCH~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|state.0000~0_combout\);

-- Location: LCFF_X36_Y9_N3
\TOTAL|T1|c1|state.0000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|state.0000~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|state.0000~regout\);

-- Location: LCFF_X36_Y9_N17
\TOTAL|T1|c1|oDone\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDone~0_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDone~regout\);

-- Location: LCCOMB_X48_Y4_N24
\TOTAL|T1|state~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|state~14_combout\ = (!\TOTAL|T1|c1|oDone~regout\ & \TOTAL|T1|state.011~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|c1|oDone~regout\,
	datad => \TOTAL|T1|state.011~0_combout\,
	combout => \TOTAL|T1|state~14_combout\);

-- Location: LCFF_X48_Y4_N23
\TOTAL|T1|state.011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|state.011~feeder_combout\,
	sdata => \TOTAL|T1|state~14_combout\,
	sload => \TOTAL|T1|state.011~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|state.011~regout\);

-- Location: LCCOMB_X47_Y4_N26
\TOTAL|T1|state~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|state~16_combout\ = (!\TOTAL|T1|state.010~regout\ & (!\TOTAL|T1|state.001~regout\ & ((!\u1|oRST_1~regout\) # (!\TOTAL|T1|state.000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state.010~regout\,
	datab => \TOTAL|T1|state.000~regout\,
	datac => \u1|oRST_1~regout\,
	datad => \TOTAL|T1|state.001~regout\,
	combout => \TOTAL|T1|state~16_combout\);

-- Location: LCCOMB_X47_Y4_N0
\TOTAL|T1|state~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|state~18_combout\ = (\TOTAL|T1|state~17_combout\) # (((\TOTAL|T1|state.011~regout\ & \TOTAL|T1|c1|oDone~regout\)) # (!\TOTAL|T1|state~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state~17_combout\,
	datab => \TOTAL|T1|state.011~regout\,
	datac => \TOTAL|T1|c1|oDone~regout\,
	datad => \TOTAL|T1|state~16_combout\,
	combout => \TOTAL|T1|state~18_combout\);

-- Location: LCFF_X47_Y4_N1
\TOTAL|T1|state.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|state.000~regout\);

-- Location: LCCOMB_X47_Y4_N12
\TOTAL|T1|state~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|state~17_combout\ = (!\TOTAL|T1|state.000~regout\ & \TOTAL|T1|substate.010~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|state.000~regout\,
	datad => \TOTAL|T1|substate.010~regout\,
	combout => \TOTAL|T1|state~17_combout\);

-- Location: LCCOMB_X47_Y4_N22
\TOTAL|T1|state.001~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|state.001~0_combout\ = (\TOTAL|T1|state.001~regout\ & (!\u2|mCCD_FVAL~regout\)) # (!\TOTAL|T1|state.001~regout\ & ((\TOTAL|T1|state~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|mCCD_FVAL~regout\,
	datac => \TOTAL|T1|state.001~regout\,
	datad => \TOTAL|T1|state~17_combout\,
	combout => \TOTAL|T1|state.001~0_combout\);

-- Location: LCFF_X47_Y4_N23
\TOTAL|T1|state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|state.001~0_combout\,
	sdata => \TOTAL|T1|c1|oDone~regout\,
	sload => \TOTAL|T1|state.011~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|state.001~regout\);

-- Location: LCCOMB_X47_Y4_N20
\TOTAL|T1|state~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|state~15_combout\ = (\u2|mCCD_FVAL~regout\ & ((\TOTAL|T1|state.010~regout\) # (\TOTAL|T1|state.001~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|mCCD_FVAL~regout\,
	datac => \TOTAL|T1|state.010~regout\,
	datad => \TOTAL|T1|state.001~regout\,
	combout => \TOTAL|T1|state~15_combout\);

-- Location: LCFF_X47_Y4_N21
\TOTAL|T1|state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|state.010~regout\);

-- Location: LCCOMB_X31_Y10_N22
\TOTAL|T1|hGrayR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR~0_combout\ = (\TOTAL|T1|state.001~regout\) # ((\TOTAL|T1|state.010~regout\) # (\TOTAL|T1|substate.001~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state.001~regout\,
	datac => \TOTAL|T1|state.010~regout\,
	datad => \TOTAL|T1|substate.001~regout\,
	combout => \TOTAL|T1|hGrayR~0_combout\);

-- Location: LCFF_X51_Y9_N13
\TOTAL|r2g|accumOut[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|accumOut[6]~20_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|accumOut\(6));

-- Location: LCCOMB_X31_Y10_N12
\TOTAL|T1|hGrayR~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR~4_combout\ = (\TOTAL|T1|Add0~4_combout\ & (((\TOTAL|T1|state.010~regout\ & \TOTAL|r2g|accumOut\(6))) # (!\TOTAL|T1|hGrayR~0_combout\))) # (!\TOTAL|T1|Add0~4_combout\ & (((\TOTAL|T1|state.010~regout\ & \TOTAL|r2g|accumOut\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Add0~4_combout\,
	datab => \TOTAL|T1|hGrayR~0_combout\,
	datac => \TOTAL|T1|state.010~regout\,
	datad => \TOTAL|r2g|accumOut\(6),
	combout => \TOTAL|T1|hGrayR~4_combout\);

-- Location: LCCOMB_X31_Y10_N14
\TOTAL|T1|hGrayR[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR[1]~2_combout\ = (\TOTAL|T1|state.001~regout\) # ((\TOTAL|T1|state.010~regout\) # (!\TOTAL|T1|state.000~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state.001~regout\,
	datac => \TOTAL|T1|state.010~regout\,
	datad => \TOTAL|T1|state.000~regout\,
	combout => \TOTAL|T1|hGrayR[1]~2_combout\);

-- Location: LCFF_X31_Y10_N13
\TOTAL|T1|hGrayR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hGrayR~4_combout\,
	ena => \TOTAL|T1|hGrayR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|hGrayR\(2));

-- Location: LCCOMB_X31_Y10_N20
\TOTAL|T1|hGrayR~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR~9_combout\ = (\TOTAL|T1|state.010~regout\ & ((\TOTAL|r2g|accumOut\(4)) # ((!\TOTAL|T1|hGrayR~0_combout\ & !\TOTAL|T1|hGrayR\(0))))) # (!\TOTAL|T1|state.010~regout\ & (!\TOTAL|T1|hGrayR~0_combout\ & (!\TOTAL|T1|hGrayR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state.010~regout\,
	datab => \TOTAL|T1|hGrayR~0_combout\,
	datac => \TOTAL|T1|hGrayR\(0),
	datad => \TOTAL|r2g|accumOut\(4),
	combout => \TOTAL|T1|hGrayR~9_combout\);

-- Location: LCFF_X31_Y10_N21
\TOTAL|T1|hGrayR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hGrayR~9_combout\,
	ena => \TOTAL|T1|hGrayR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|hGrayR\(0));

-- Location: LCCOMB_X30_Y10_N14
\TOTAL|T1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Add0~1\ = CARRY(\TOTAL|T1|hGrayR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|hGrayR\(0),
	datad => VCC,
	cout => \TOTAL|T1|Add0~1\);

-- Location: LCCOMB_X30_Y10_N16
\TOTAL|T1|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Add0~2_combout\ = (\TOTAL|T1|hGrayR\(1) & (!\TOTAL|T1|Add0~1\)) # (!\TOTAL|T1|hGrayR\(1) & ((\TOTAL|T1|Add0~1\) # (GND)))
-- \TOTAL|T1|Add0~3\ = CARRY((!\TOTAL|T1|Add0~1\) # (!\TOTAL|T1|hGrayR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|hGrayR\(1),
	datad => VCC,
	cin => \TOTAL|T1|Add0~1\,
	combout => \TOTAL|T1|Add0~2_combout\,
	cout => \TOTAL|T1|Add0~3\);

-- Location: LCCOMB_X31_Y10_N18
\TOTAL|T1|hGrayR~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR~1_combout\ = (\TOTAL|r2g|accumOut\(5) & ((\TOTAL|T1|state.010~regout\) # ((!\TOTAL|T1|hGrayR~0_combout\ & \TOTAL|T1|Add0~2_combout\)))) # (!\TOTAL|r2g|accumOut\(5) & (!\TOTAL|T1|hGrayR~0_combout\ & ((\TOTAL|T1|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(5),
	datab => \TOTAL|T1|hGrayR~0_combout\,
	datac => \TOTAL|T1|state.010~regout\,
	datad => \TOTAL|T1|Add0~2_combout\,
	combout => \TOTAL|T1|hGrayR~1_combout\);

-- Location: LCFF_X31_Y10_N19
\TOTAL|T1|hGrayR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hGrayR~1_combout\,
	ena => \TOTAL|T1|hGrayR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|hGrayR\(1));

-- Location: LCCOMB_X30_Y10_N20
\TOTAL|T1|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Add0~6_combout\ = (\TOTAL|T1|hGrayR\(3) & (!\TOTAL|T1|Add0~5\)) # (!\TOTAL|T1|hGrayR\(3) & ((\TOTAL|T1|Add0~5\) # (GND)))
-- \TOTAL|T1|Add0~7\ = CARRY((!\TOTAL|T1|Add0~5\) # (!\TOTAL|T1|hGrayR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|hGrayR\(3),
	datad => VCC,
	cin => \TOTAL|T1|Add0~5\,
	combout => \TOTAL|T1|Add0~6_combout\,
	cout => \TOTAL|T1|Add0~7\);

-- Location: LCFF_X51_Y9_N15
\TOTAL|r2g|accumOut[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|accumOut[7]~22_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|accumOut\(7));

-- Location: LCCOMB_X30_Y10_N4
\TOTAL|T1|hGrayR~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR~5_combout\ = (\TOTAL|T1|state.010~regout\ & ((\TOTAL|r2g|accumOut\(7)) # ((!\TOTAL|T1|hGrayR~0_combout\ & \TOTAL|T1|Add0~6_combout\)))) # (!\TOTAL|T1|state.010~regout\ & (!\TOTAL|T1|hGrayR~0_combout\ & (\TOTAL|T1|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state.010~regout\,
	datab => \TOTAL|T1|hGrayR~0_combout\,
	datac => \TOTAL|T1|Add0~6_combout\,
	datad => \TOTAL|r2g|accumOut\(7),
	combout => \TOTAL|T1|hGrayR~5_combout\);

-- Location: LCFF_X30_Y10_N5
\TOTAL|T1|hGrayR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hGrayR~5_combout\,
	ena => \TOTAL|T1|hGrayR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|hGrayR\(3));

-- Location: LCCOMB_X30_Y10_N22
\TOTAL|T1|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Add0~8_combout\ = (\TOTAL|T1|hGrayR\(4) & (\TOTAL|T1|Add0~7\ $ (GND))) # (!\TOTAL|T1|hGrayR\(4) & (!\TOTAL|T1|Add0~7\ & VCC))
-- \TOTAL|T1|Add0~9\ = CARRY((\TOTAL|T1|hGrayR\(4) & !\TOTAL|T1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|hGrayR\(4),
	datad => VCC,
	cin => \TOTAL|T1|Add0~7\,
	combout => \TOTAL|T1|Add0~8_combout\,
	cout => \TOTAL|T1|Add0~9\);

-- Location: LCFF_X51_Y9_N17
\TOTAL|r2g|accumOut[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|accumOut[8]~24_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|accumOut\(8));

-- Location: LCCOMB_X30_Y10_N30
\TOTAL|T1|hGrayR~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR~3_combout\ = (\TOTAL|T1|state.010~regout\ & ((\TOTAL|r2g|accumOut\(8)) # ((\TOTAL|T1|Add0~8_combout\ & !\TOTAL|T1|hGrayR~0_combout\)))) # (!\TOTAL|T1|state.010~regout\ & (\TOTAL|T1|Add0~8_combout\ & ((!\TOTAL|T1|hGrayR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state.010~regout\,
	datab => \TOTAL|T1|Add0~8_combout\,
	datac => \TOTAL|r2g|accumOut\(8),
	datad => \TOTAL|T1|hGrayR~0_combout\,
	combout => \TOTAL|T1|hGrayR~3_combout\);

-- Location: LCFF_X30_Y10_N31
\TOTAL|T1|hGrayR[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hGrayR~3_combout\,
	ena => \TOTAL|T1|hGrayR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|hGrayR\(4));

-- Location: LCCOMB_X30_Y10_N24
\TOTAL|T1|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Add0~10_combout\ = (\TOTAL|T1|hGrayR\(5) & (!\TOTAL|T1|Add0~9\)) # (!\TOTAL|T1|hGrayR\(5) & ((\TOTAL|T1|Add0~9\) # (GND)))
-- \TOTAL|T1|Add0~11\ = CARRY((!\TOTAL|T1|Add0~9\) # (!\TOTAL|T1|hGrayR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|hGrayR\(5),
	datad => VCC,
	cin => \TOTAL|T1|Add0~9\,
	combout => \TOTAL|T1|Add0~10_combout\,
	cout => \TOTAL|T1|Add0~11\);

-- Location: LCFF_X51_Y9_N19
\TOTAL|r2g|accumOut[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|accumOut[9]~26_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|accumOut\(9));

-- Location: LCCOMB_X31_Y10_N28
\TOTAL|T1|hGrayR~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR~6_combout\ = (\TOTAL|T1|state.010~regout\ & ((\TOTAL|r2g|accumOut\(9)) # ((\TOTAL|T1|Add0~10_combout\ & !\TOTAL|T1|hGrayR~0_combout\)))) # (!\TOTAL|T1|state.010~regout\ & (\TOTAL|T1|Add0~10_combout\ & ((!\TOTAL|T1|hGrayR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state.010~regout\,
	datab => \TOTAL|T1|Add0~10_combout\,
	datac => \TOTAL|r2g|accumOut\(9),
	datad => \TOTAL|T1|hGrayR~0_combout\,
	combout => \TOTAL|T1|hGrayR~6_combout\);

-- Location: LCCOMB_X30_Y10_N8
\TOTAL|T1|hGrayR[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR[5]~feeder_combout\ = \TOTAL|T1|hGrayR~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|hGrayR~6_combout\,
	combout => \TOTAL|T1|hGrayR[5]~feeder_combout\);

-- Location: LCFF_X30_Y10_N9
\TOTAL|T1|hGrayR[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hGrayR[5]~feeder_combout\,
	ena => \TOTAL|T1|hGrayR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|hGrayR\(5));

-- Location: LCCOMB_X30_Y10_N26
\TOTAL|T1|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Add0~12_combout\ = (\TOTAL|T1|hGrayR\(6) & (\TOTAL|T1|Add0~11\ $ (GND))) # (!\TOTAL|T1|hGrayR\(6) & (!\TOTAL|T1|Add0~11\ & VCC))
-- \TOTAL|T1|Add0~13\ = CARRY((\TOTAL|T1|hGrayR\(6) & !\TOTAL|T1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|hGrayR\(6),
	datad => VCC,
	cin => \TOTAL|T1|Add0~11\,
	combout => \TOTAL|T1|Add0~12_combout\,
	cout => \TOTAL|T1|Add0~13\);

-- Location: LCCOMB_X30_Y10_N28
\TOTAL|T1|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Add0~14_combout\ = \TOTAL|T1|Add0~13\ $ (\TOTAL|T1|hGrayR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|hGrayR\(7),
	cin => \TOTAL|T1|Add0~13\,
	combout => \TOTAL|T1|Add0~14_combout\);

-- Location: LCCOMB_X31_Y10_N4
\TOTAL|T1|hGrayR~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR~8_combout\ = (\TOTAL|r2g|accumOut\(11) & ((\TOTAL|T1|state.010~regout\) # ((!\TOTAL|T1|hGrayR~0_combout\ & \TOTAL|T1|Add0~14_combout\)))) # (!\TOTAL|r2g|accumOut\(11) & (!\TOTAL|T1|hGrayR~0_combout\ & ((\TOTAL|T1|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(11),
	datab => \TOTAL|T1|hGrayR~0_combout\,
	datac => \TOTAL|T1|state.010~regout\,
	datad => \TOTAL|T1|Add0~14_combout\,
	combout => \TOTAL|T1|hGrayR~8_combout\);

-- Location: LCCOMB_X30_Y10_N2
\TOTAL|T1|hGrayR[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR[7]~feeder_combout\ = \TOTAL|T1|hGrayR~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|hGrayR~8_combout\,
	combout => \TOTAL|T1|hGrayR[7]~feeder_combout\);

-- Location: LCFF_X30_Y10_N3
\TOTAL|T1|hGrayR[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hGrayR[7]~feeder_combout\,
	ena => \TOTAL|T1|hGrayR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|hGrayR\(7));

-- Location: LCCOMB_X31_Y10_N10
\TOTAL|T1|hGrayR~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGrayR~7_combout\ = (\TOTAL|T1|state.010~regout\ & ((\TOTAL|r2g|accumOut\(10)) # ((!\TOTAL|T1|hGrayR~0_combout\ & \TOTAL|T1|Add0~12_combout\)))) # (!\TOTAL|T1|state.010~regout\ & (!\TOTAL|T1|hGrayR~0_combout\ & ((\TOTAL|T1|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state.010~regout\,
	datab => \TOTAL|T1|hGrayR~0_combout\,
	datac => \TOTAL|r2g|accumOut\(10),
	datad => \TOTAL|T1|Add0~12_combout\,
	combout => \TOTAL|T1|hGrayR~7_combout\);

-- Location: LCFF_X30_Y10_N11
\TOTAL|T1|hGrayR[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|hGrayR~7_combout\,
	sload => VCC,
	ena => \TOTAL|T1|hGrayR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|hGrayR\(6));

-- Location: LCCOMB_X30_Y10_N0
\TOTAL|T1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Equal0~1_combout\ = (\TOTAL|T1|hGrayR\(5) & \TOTAL|T1|hGrayR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|hGrayR\(5),
	datad => \TOTAL|T1|hGrayR\(6),
	combout => \TOTAL|T1|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y10_N6
\TOTAL|T1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|Equal0~2_combout\ = (\TOTAL|T1|Equal0~0_combout\ & (\TOTAL|T1|hGrayR\(7) & (\TOTAL|T1|Equal0~1_combout\ & \TOTAL|T1|hGrayR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Equal0~0_combout\,
	datab => \TOTAL|T1|hGrayR\(7),
	datac => \TOTAL|T1|Equal0~1_combout\,
	datad => \TOTAL|T1|hGrayR\(0),
	combout => \TOTAL|T1|Equal0~2_combout\);

-- Location: LCCOMB_X47_Y4_N8
\TOTAL|T1|substate~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|substate~12_combout\ = (\TOTAL|T1|state.001~regout\) # ((\TOTAL|T1|state.010~regout\) # (\TOTAL|T1|state.011~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|state.001~regout\,
	datac => \TOTAL|T1|state.010~regout\,
	datad => \TOTAL|T1|state.011~regout\,
	combout => \TOTAL|T1|substate~12_combout\);

-- Location: LCCOMB_X47_Y4_N10
\TOTAL|T1|substate~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|substate~14_combout\ = (!\TOTAL|T1|substate~12_combout\ & ((\TOTAL|T1|substate~13_combout\ & ((\TOTAL|T1|state.000~regout\))) # (!\TOTAL|T1|substate~13_combout\ & (\TOTAL|T1|Equal0~2_combout\ & !\TOTAL|T1|state.000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|substate~13_combout\,
	datab => \TOTAL|T1|Equal0~2_combout\,
	datac => \TOTAL|T1|substate~12_combout\,
	datad => \TOTAL|T1|state.000~regout\,
	combout => \TOTAL|T1|substate~14_combout\);

-- Location: LCFF_X47_Y4_N11
\TOTAL|T1|substate.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|substate~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|substate.010~regout\);

-- Location: LCCOMB_X31_Y10_N16
\TOTAL|T1|clearRam~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|clearRam~0_combout\ = (\TOTAL|T1|state.001~regout\) # ((\TOTAL|T1|state.000~regout\ & ((\TOTAL|T1|clearRam~regout\))) # (!\TOTAL|T1|state.000~regout\ & (!\TOTAL|T1|substate.010~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state.001~regout\,
	datab => \TOTAL|T1|substate.010~regout\,
	datac => \TOTAL|T1|clearRam~regout\,
	datad => \TOTAL|T1|state.000~regout\,
	combout => \TOTAL|T1|clearRam~0_combout\);

-- Location: LCFF_X31_Y10_N17
\TOTAL|T1|clearRam\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|clearRam~0_combout\,
	sclr => \TOTAL|T1|state.010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|clearRam~regout\);

-- Location: LCCOMB_X23_Y10_N0
\TOTAL|T1|h1|ram~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~34_combout\ = (\TOTAL|T1|h1|Add1~32_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|Add1~32_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~34_combout\);

-- Location: LCCOMB_X26_Y10_N0
\TOTAL|T1|h1|ClearCount[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ClearCount[0]~8_combout\ = \TOTAL|T1|h1|ClearCount\(0) $ (VCC)
-- \TOTAL|T1|h1|ClearCount[0]~9\ = CARRY(\TOTAL|T1|h1|ClearCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|ClearCount\(0),
	datad => VCC,
	combout => \TOTAL|T1|h1|ClearCount[0]~8_combout\,
	cout => \TOTAL|T1|h1|ClearCount[0]~9\);

-- Location: LCFF_X26_Y10_N1
\TOTAL|T1|h1|ClearCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ClearCount[0]~8_combout\,
	sclr => \TOTAL|T1|ALT_INV_clearRam~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ClearCount\(0));

-- Location: LCCOMB_X27_Y10_N18
\TOTAL|T1|hGray[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGray[0]~0_combout\ = (\TOTAL|T1|state.011~regout\ & (\TOTAL|T1|c1|oAddrInHist\(0))) # (!\TOTAL|T1|state.011~regout\ & ((\TOTAL|T1|hGrayR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(0),
	datac => \TOTAL|T1|hGrayR\(0),
	datad => \TOTAL|T1|state.011~regout\,
	combout => \TOTAL|T1|hGray[0]~0_combout\);

-- Location: LCCOMB_X25_Y10_N10
\TOTAL|T1|h1|ram_rtl_0_bypass[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[2]~feeder_combout\ = \TOTAL|T1|hGray[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|hGray[0]~0_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[2]~feeder_combout\);

-- Location: LCFF_X25_Y10_N11
\TOTAL|T1|h1|ram_rtl_0_bypass[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(2));

-- Location: LCCOMB_X25_Y10_N26
\TOTAL|T1|h1|GrayD[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|GrayD[0]~feeder_combout\ = \TOTAL|T1|h1|ram_rtl_0_bypass\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(2),
	combout => \TOTAL|T1|h1|GrayD[0]~feeder_combout\);

-- Location: LCFF_X25_Y10_N27
\TOTAL|T1|h1|GrayD[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|GrayD[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|GrayD\(0));

-- Location: LCCOMB_X25_Y10_N20
\TOTAL|T1|h1|ram~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~8_combout\ = (\TOTAL|T1|clearRam~regout\ & (\TOTAL|T1|h1|ClearCount\(0))) # (!\TOTAL|T1|clearRam~regout\ & ((\TOTAL|T1|h1|GrayD\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|clearRam~regout\,
	datab => \TOTAL|T1|h1|ClearCount\(0),
	datad => \TOTAL|T1|h1|GrayD\(0),
	combout => \TOTAL|T1|h1|ram~8_combout\);

-- Location: LCCOMB_X25_Y10_N12
\TOTAL|T1|hGray[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGray[1]~1_combout\ = (\TOTAL|T1|state.011~regout\ & ((\TOTAL|T1|c1|oAddrInHist\(1)))) # (!\TOTAL|T1|state.011~regout\ & (\TOTAL|T1|hGrayR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|hGrayR\(1),
	datac => \TOTAL|T1|c1|oAddrInHist\(1),
	datad => \TOTAL|T1|state.011~regout\,
	combout => \TOTAL|T1|hGray[1]~1_combout\);

-- Location: LCCOMB_X25_Y10_N6
\TOTAL|T1|h1|ram_rtl_0_bypass[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[4]~feeder_combout\ = \TOTAL|T1|hGray[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|hGray[1]~1_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[4]~feeder_combout\);

-- Location: LCFF_X25_Y10_N7
\TOTAL|T1|h1|ram_rtl_0_bypass[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(4));

-- Location: LCFF_X25_Y10_N15
\TOTAL|T1|h1|GrayD[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|ram_rtl_0_bypass\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|GrayD\(1));

-- Location: LCCOMB_X25_Y10_N16
\TOTAL|T1|h1|ram~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~9_combout\ = (\TOTAL|T1|clearRam~regout\ & (\TOTAL|T1|h1|ClearCount\(1))) # (!\TOTAL|T1|clearRam~regout\ & ((\TOTAL|T1|h1|GrayD\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ClearCount\(1),
	datac => \TOTAL|T1|h1|GrayD\(1),
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~9_combout\);

-- Location: LCCOMB_X25_Y10_N24
\TOTAL|T1|hGray[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGray[2]~2_combout\ = (\TOTAL|T1|state.011~regout\ & ((\TOTAL|T1|c1|oAddrInHist\(2)))) # (!\TOTAL|T1|state.011~regout\ & (\TOTAL|T1|hGrayR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|hGrayR\(2),
	datac => \TOTAL|T1|c1|oAddrInHist\(2),
	datad => \TOTAL|T1|state.011~regout\,
	combout => \TOTAL|T1|hGray[2]~2_combout\);

-- Location: LCFF_X25_Y10_N25
\TOTAL|T1|h1|ram_rtl_0_bypass[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hGray[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(6));

-- Location: LCFF_X25_Y10_N19
\TOTAL|T1|h1|GrayD[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|ram_rtl_0_bypass\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|GrayD\(2));

-- Location: LCCOMB_X25_Y10_N0
\TOTAL|T1|h1|ram~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~10_combout\ = (\TOTAL|T1|clearRam~regout\ & (\TOTAL|T1|h1|ClearCount\(2))) # (!\TOTAL|T1|clearRam~regout\ & ((\TOTAL|T1|h1|GrayD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ClearCount\(2),
	datab => \TOTAL|T1|h1|GrayD\(2),
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~10_combout\);

-- Location: LCCOMB_X25_Y10_N4
\TOTAL|T1|hGray[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGray[3]~3_combout\ = (\TOTAL|T1|state.011~regout\ & ((\TOTAL|T1|c1|oAddrInHist\(3)))) # (!\TOTAL|T1|state.011~regout\ & (\TOTAL|T1|hGrayR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|hGrayR\(3),
	datac => \TOTAL|T1|c1|oAddrInHist\(3),
	datad => \TOTAL|T1|state.011~regout\,
	combout => \TOTAL|T1|hGray[3]~3_combout\);

-- Location: LCFF_X25_Y10_N5
\TOTAL|T1|h1|ram_rtl_0_bypass[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hGray[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(8));

-- Location: LCFF_X25_Y10_N9
\TOTAL|T1|h1|GrayD[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|ram_rtl_0_bypass\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|GrayD\(3));

-- Location: LCCOMB_X25_Y10_N22
\TOTAL|T1|h1|ram~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~11_combout\ = (\TOTAL|T1|clearRam~regout\ & (\TOTAL|T1|h1|ClearCount\(3))) # (!\TOTAL|T1|clearRam~regout\ & ((\TOTAL|T1|h1|GrayD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ClearCount\(3),
	datac => \TOTAL|T1|h1|GrayD\(3),
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~11_combout\);

-- Location: LCCOMB_X27_Y10_N30
\TOTAL|T1|hGray[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGray[4]~4_combout\ = (\TOTAL|T1|state.011~regout\ & ((\TOTAL|T1|c1|oAddrInHist\(4)))) # (!\TOTAL|T1|state.011~regout\ & (\TOTAL|T1|hGrayR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|hGrayR\(4),
	datab => \TOTAL|T1|c1|oAddrInHist\(4),
	datad => \TOTAL|T1|state.011~regout\,
	combout => \TOTAL|T1|hGray[4]~4_combout\);

-- Location: LCCOMB_X24_Y10_N22
\TOTAL|T1|h1|ram_rtl_0_bypass[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[10]~feeder_combout\ = \TOTAL|T1|hGray[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|hGray[4]~4_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[10]~feeder_combout\);

-- Location: LCFF_X24_Y10_N23
\TOTAL|T1|h1|ram_rtl_0_bypass[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(10));

-- Location: LCCOMB_X24_Y10_N26
\TOTAL|T1|h1|GrayD[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|GrayD[4]~feeder_combout\ = \TOTAL|T1|h1|ram_rtl_0_bypass\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(10),
	combout => \TOTAL|T1|h1|GrayD[4]~feeder_combout\);

-- Location: LCFF_X24_Y10_N27
\TOTAL|T1|h1|GrayD[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|GrayD[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|GrayD\(4));

-- Location: LCCOMB_X26_Y10_N2
\TOTAL|T1|h1|ClearCount[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ClearCount[1]~10_combout\ = (\TOTAL|T1|h1|ClearCount\(1) & (!\TOTAL|T1|h1|ClearCount[0]~9\)) # (!\TOTAL|T1|h1|ClearCount\(1) & ((\TOTAL|T1|h1|ClearCount[0]~9\) # (GND)))
-- \TOTAL|T1|h1|ClearCount[1]~11\ = CARRY((!\TOTAL|T1|h1|ClearCount[0]~9\) # (!\TOTAL|T1|h1|ClearCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|ClearCount\(1),
	datad => VCC,
	cin => \TOTAL|T1|h1|ClearCount[0]~9\,
	combout => \TOTAL|T1|h1|ClearCount[1]~10_combout\,
	cout => \TOTAL|T1|h1|ClearCount[1]~11\);

-- Location: LCFF_X26_Y10_N3
\TOTAL|T1|h1|ClearCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ClearCount[1]~10_combout\,
	sclr => \TOTAL|T1|ALT_INV_clearRam~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ClearCount\(1));

-- Location: LCCOMB_X26_Y10_N4
\TOTAL|T1|h1|ClearCount[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ClearCount[2]~12_combout\ = (\TOTAL|T1|h1|ClearCount\(2) & (\TOTAL|T1|h1|ClearCount[1]~11\ $ (GND))) # (!\TOTAL|T1|h1|ClearCount\(2) & (!\TOTAL|T1|h1|ClearCount[1]~11\ & VCC))
-- \TOTAL|T1|h1|ClearCount[2]~13\ = CARRY((\TOTAL|T1|h1|ClearCount\(2) & !\TOTAL|T1|h1|ClearCount[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|ClearCount\(2),
	datad => VCC,
	cin => \TOTAL|T1|h1|ClearCount[1]~11\,
	combout => \TOTAL|T1|h1|ClearCount[2]~12_combout\,
	cout => \TOTAL|T1|h1|ClearCount[2]~13\);

-- Location: LCFF_X26_Y10_N5
\TOTAL|T1|h1|ClearCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ClearCount[2]~12_combout\,
	sclr => \TOTAL|T1|ALT_INV_clearRam~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ClearCount\(2));

-- Location: LCCOMB_X26_Y10_N6
\TOTAL|T1|h1|ClearCount[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ClearCount[3]~14_combout\ = (\TOTAL|T1|h1|ClearCount\(3) & (!\TOTAL|T1|h1|ClearCount[2]~13\)) # (!\TOTAL|T1|h1|ClearCount\(3) & ((\TOTAL|T1|h1|ClearCount[2]~13\) # (GND)))
-- \TOTAL|T1|h1|ClearCount[3]~15\ = CARRY((!\TOTAL|T1|h1|ClearCount[2]~13\) # (!\TOTAL|T1|h1|ClearCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|ClearCount\(3),
	datad => VCC,
	cin => \TOTAL|T1|h1|ClearCount[2]~13\,
	combout => \TOTAL|T1|h1|ClearCount[3]~14_combout\,
	cout => \TOTAL|T1|h1|ClearCount[3]~15\);

-- Location: LCFF_X26_Y10_N7
\TOTAL|T1|h1|ClearCount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ClearCount[3]~14_combout\,
	sclr => \TOTAL|T1|ALT_INV_clearRam~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ClearCount\(3));

-- Location: LCCOMB_X26_Y10_N8
\TOTAL|T1|h1|ClearCount[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ClearCount[4]~16_combout\ = (\TOTAL|T1|h1|ClearCount\(4) & (\TOTAL|T1|h1|ClearCount[3]~15\ $ (GND))) # (!\TOTAL|T1|h1|ClearCount\(4) & (!\TOTAL|T1|h1|ClearCount[3]~15\ & VCC))
-- \TOTAL|T1|h1|ClearCount[4]~17\ = CARRY((\TOTAL|T1|h1|ClearCount\(4) & !\TOTAL|T1|h1|ClearCount[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|ClearCount\(4),
	datad => VCC,
	cin => \TOTAL|T1|h1|ClearCount[3]~15\,
	combout => \TOTAL|T1|h1|ClearCount[4]~16_combout\,
	cout => \TOTAL|T1|h1|ClearCount[4]~17\);

-- Location: LCFF_X26_Y10_N9
\TOTAL|T1|h1|ClearCount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ClearCount[4]~16_combout\,
	sclr => \TOTAL|T1|ALT_INV_clearRam~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ClearCount\(4));

-- Location: LCCOMB_X24_Y10_N0
\TOTAL|T1|h1|ram~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~12_combout\ = (\TOTAL|T1|clearRam~regout\ & ((\TOTAL|T1|h1|ClearCount\(4)))) # (!\TOTAL|T1|clearRam~regout\ & (\TOTAL|T1|h1|GrayD\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|GrayD\(4),
	datac => \TOTAL|T1|h1|ClearCount\(4),
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~12_combout\);

-- Location: LCCOMB_X26_Y10_N10
\TOTAL|T1|h1|ClearCount[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ClearCount[5]~18_combout\ = (\TOTAL|T1|h1|ClearCount\(5) & (!\TOTAL|T1|h1|ClearCount[4]~17\)) # (!\TOTAL|T1|h1|ClearCount\(5) & ((\TOTAL|T1|h1|ClearCount[4]~17\) # (GND)))
-- \TOTAL|T1|h1|ClearCount[5]~19\ = CARRY((!\TOTAL|T1|h1|ClearCount[4]~17\) # (!\TOTAL|T1|h1|ClearCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ClearCount\(5),
	datad => VCC,
	cin => \TOTAL|T1|h1|ClearCount[4]~17\,
	combout => \TOTAL|T1|h1|ClearCount[5]~18_combout\,
	cout => \TOTAL|T1|h1|ClearCount[5]~19\);

-- Location: LCFF_X26_Y10_N11
\TOTAL|T1|h1|ClearCount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ClearCount[5]~18_combout\,
	sclr => \TOTAL|T1|ALT_INV_clearRam~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ClearCount\(5));

-- Location: LCCOMB_X24_Y10_N6
\TOTAL|T1|h1|ram~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~13_combout\ = (\TOTAL|T1|clearRam~regout\ & ((\TOTAL|T1|h1|ClearCount\(5)))) # (!\TOTAL|T1|clearRam~regout\ & (\TOTAL|T1|h1|GrayD\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|GrayD\(5),
	datac => \TOTAL|T1|h1|ClearCount\(5),
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~13_combout\);

-- Location: LCCOMB_X26_Y10_N12
\TOTAL|T1|h1|ClearCount[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ClearCount[6]~20_combout\ = (\TOTAL|T1|h1|ClearCount\(6) & (\TOTAL|T1|h1|ClearCount[5]~19\ $ (GND))) # (!\TOTAL|T1|h1|ClearCount\(6) & (!\TOTAL|T1|h1|ClearCount[5]~19\ & VCC))
-- \TOTAL|T1|h1|ClearCount[6]~21\ = CARRY((\TOTAL|T1|h1|ClearCount\(6) & !\TOTAL|T1|h1|ClearCount[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|ClearCount\(6),
	datad => VCC,
	cin => \TOTAL|T1|h1|ClearCount[5]~19\,
	combout => \TOTAL|T1|h1|ClearCount[6]~20_combout\,
	cout => \TOTAL|T1|h1|ClearCount[6]~21\);

-- Location: LCFF_X26_Y10_N13
\TOTAL|T1|h1|ClearCount[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ClearCount[6]~20_combout\,
	sclr => \TOTAL|T1|ALT_INV_clearRam~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ClearCount\(6));

-- Location: LCCOMB_X27_Y10_N22
\TOTAL|T1|hGray[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGray[6]~6_combout\ = (\TOTAL|T1|state.011~regout\ & (\TOTAL|T1|c1|oAddrInHist\(6))) # (!\TOTAL|T1|state.011~regout\ & ((\TOTAL|T1|hGrayR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(6),
	datac => \TOTAL|T1|hGrayR\(6),
	datad => \TOTAL|T1|state.011~regout\,
	combout => \TOTAL|T1|hGray[6]~6_combout\);

-- Location: LCFF_X27_Y10_N23
\TOTAL|T1|h1|ram_rtl_0_bypass[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hGray[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(14));

-- Location: LCCOMB_X26_Y10_N24
\TOTAL|T1|h1|GrayD[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|GrayD[6]~feeder_combout\ = \TOTAL|T1|h1|ram_rtl_0_bypass\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(14),
	combout => \TOTAL|T1|h1|GrayD[6]~feeder_combout\);

-- Location: LCFF_X26_Y10_N25
\TOTAL|T1|h1|GrayD[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|GrayD[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|GrayD\(6));

-- Location: LCCOMB_X26_Y10_N20
\TOTAL|T1|h1|ram~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~14_combout\ = (\TOTAL|T1|clearRam~regout\ & (\TOTAL|T1|h1|ClearCount\(6))) # (!\TOTAL|T1|clearRam~regout\ & ((\TOTAL|T1|h1|GrayD\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|ClearCount\(6),
	datac => \TOTAL|T1|h1|GrayD\(6),
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~14_combout\);

-- Location: LCCOMB_X27_Y10_N26
\TOTAL|T1|hGray[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGray[7]~7_combout\ = (\TOTAL|T1|state.011~regout\ & (\TOTAL|T1|c1|oAddrInHist\(7))) # (!\TOTAL|T1|state.011~regout\ & ((\TOTAL|T1|hGrayR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(7),
	datac => \TOTAL|T1|hGrayR\(7),
	datad => \TOTAL|T1|state.011~regout\,
	combout => \TOTAL|T1|hGray[7]~7_combout\);

-- Location: LCFF_X27_Y10_N31
\TOTAL|T1|h1|ram_rtl_0_bypass[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|hGray[7]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(16));

-- Location: LCCOMB_X26_Y10_N26
\TOTAL|T1|h1|GrayD[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|GrayD[7]~feeder_combout\ = \TOTAL|T1|h1|ram_rtl_0_bypass\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(16),
	combout => \TOTAL|T1|h1|GrayD[7]~feeder_combout\);

-- Location: LCFF_X26_Y10_N27
\TOTAL|T1|h1|GrayD[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|GrayD[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|GrayD\(7));

-- Location: LCCOMB_X26_Y10_N14
\TOTAL|T1|h1|ClearCount[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ClearCount[7]~22_combout\ = \TOTAL|T1|h1|ClearCount\(7) $ (\TOTAL|T1|h1|ClearCount[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|ClearCount\(7),
	cin => \TOTAL|T1|h1|ClearCount[6]~21\,
	combout => \TOTAL|T1|h1|ClearCount[7]~22_combout\);

-- Location: LCFF_X26_Y10_N15
\TOTAL|T1|h1|ClearCount[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ClearCount[7]~22_combout\,
	sclr => \TOTAL|T1|ALT_INV_clearRam~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ClearCount\(7));

-- Location: LCCOMB_X26_Y10_N30
\TOTAL|T1|h1|ram~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~15_combout\ = (\TOTAL|T1|clearRam~regout\ & ((\TOTAL|T1|h1|ClearCount\(7)))) # (!\TOTAL|T1|clearRam~regout\ & (\TOTAL|T1|h1|GrayD\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|GrayD\(7),
	datac => \TOTAL|T1|h1|ClearCount\(7),
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~15_combout\);

-- Location: LCCOMB_X27_Y10_N20
\TOTAL|T1|hGray[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hGray[5]~5_combout\ = (\TOTAL|T1|state.011~regout\ & ((\TOTAL|T1|c1|oAddrInHist\(5)))) # (!\TOTAL|T1|state.011~regout\ & (\TOTAL|T1|hGrayR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|hGrayR\(5),
	datac => \TOTAL|T1|c1|oAddrInHist\(5),
	datad => \TOTAL|T1|state.011~regout\,
	combout => \TOTAL|T1|hGray[5]~5_combout\);

-- Location: LCFF_X23_Y10_N1
\TOTAL|T1|h1|ram_rtl_0_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(33));

-- Location: LCFF_X24_Y10_N9
\TOTAL|T1|h1|ram_rtl_0_bypass[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|hGray[5]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(12));

-- Location: LCFF_X24_Y10_N3
\TOTAL|T1|h1|ram_rtl_0_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|ram~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(9));

-- Location: LCCOMB_X24_Y10_N2
\TOTAL|T1|h1|ram~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~3_combout\ = (\TOTAL|T1|h1|ram_rtl_0_bypass\(11) & (\TOTAL|T1|h1|ram_rtl_0_bypass\(12) & (\TOTAL|T1|h1|ram_rtl_0_bypass\(9) $ (!\TOTAL|T1|h1|ram_rtl_0_bypass\(10))))) # (!\TOTAL|T1|h1|ram_rtl_0_bypass\(11) & 
-- (!\TOTAL|T1|h1|ram_rtl_0_bypass\(12) & (\TOTAL|T1|h1|ram_rtl_0_bypass\(9) $ (!\TOTAL|T1|h1|ram_rtl_0_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0_bypass\(11),
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(12),
	datac => \TOTAL|T1|h1|ram_rtl_0_bypass\(9),
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(10),
	combout => \TOTAL|T1|h1|ram~3_combout\);

-- Location: LCCOMB_X38_Y9_N22
\TOTAL|T1|hInc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|hInc~0_combout\ = (\TOTAL|T1|state.000~regout\ & (\TOTAL|T1|hInc~regout\ & !\TOTAL|T1|state.001~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|state.000~regout\,
	datac => \TOTAL|T1|hInc~regout\,
	datad => \TOTAL|T1|state.001~regout\,
	combout => \TOTAL|T1|hInc~0_combout\);

-- Location: LCFF_X38_Y9_N23
\TOTAL|T1|hInc\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|hInc~0_combout\,
	sdata => \TOTAL|r2g|oDval~regout\,
	sclr => \TOTAL|T1|state.011~regout\,
	sload => \TOTAL|T1|state.010~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|hInc~regout\);

-- Location: LCFF_X29_Y10_N25
\TOTAL|T1|h1|IncR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|hInc~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|IncR~regout\);

-- Location: LCFF_X25_Y10_N21
\TOTAL|T1|h1|IncD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|IncR~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|IncD~regout\);

-- Location: LCCOMB_X24_Y10_N30
\TOTAL|T1|h1|ram~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~6_combout\ = (\TOTAL|T1|h1|IncD~regout\) # (\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|IncD~regout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~6_combout\);

-- Location: LCFF_X24_Y10_N19
\TOTAL|T1|h1|ram_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|h1|ram~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(0));

-- Location: LCCOMB_X26_Y10_N18
\TOTAL|T1|h1|ram_rtl_0_bypass[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[15]~feeder_combout\ = \TOTAL|T1|h1|ram~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|h1|ram~15_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[15]~feeder_combout\);

-- Location: LCFF_X26_Y10_N19
\TOTAL|T1|h1|ram_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(15));

-- Location: LCCOMB_X26_Y10_N22
\TOTAL|T1|h1|ram~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~4_combout\ = (\TOTAL|T1|h1|ram_rtl_0_bypass\(13) & (\TOTAL|T1|h1|ram_rtl_0_bypass\(14) & (\TOTAL|T1|h1|ram_rtl_0_bypass\(15) $ (!\TOTAL|T1|h1|ram_rtl_0_bypass\(16))))) # (!\TOTAL|T1|h1|ram_rtl_0_bypass\(13) & 
-- (!\TOTAL|T1|h1|ram_rtl_0_bypass\(14) & (\TOTAL|T1|h1|ram_rtl_0_bypass\(15) $ (!\TOTAL|T1|h1|ram_rtl_0_bypass\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0_bypass\(13),
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(14),
	datac => \TOTAL|T1|h1|ram_rtl_0_bypass\(15),
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(16),
	combout => \TOTAL|T1|h1|ram~4_combout\);

-- Location: LCCOMB_X24_Y10_N18
\TOTAL|T1|h1|ram~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~5_combout\ = (\TOTAL|T1|h1|ram~2_combout\ & (\TOTAL|T1|h1|ram~3_combout\ & (\TOTAL|T1|h1|ram_rtl_0_bypass\(0) & \TOTAL|T1|h1|ram~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~2_combout\,
	datab => \TOTAL|T1|h1|ram~3_combout\,
	datac => \TOTAL|T1|h1|ram_rtl_0_bypass\(0),
	datad => \TOTAL|T1|h1|ram~4_combout\,
	combout => \TOTAL|T1|h1|ram~5_combout\);

-- Location: LCCOMB_X23_Y10_N18
\TOTAL|T1|h1|tmp[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[16]~16_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(33)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(33),
	datad => \TOTAL|T1|h1|ram~5_combout\,
	combout => \TOTAL|T1|h1|tmp[16]~16_combout\);

-- Location: LCCOMB_X21_Y10_N26
\TOTAL|T1|h1|ram~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~20_combout\ = (\TOTAL|T1|h1|Add1~20_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|Add1~20_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~20_combout\);

-- Location: LCFF_X21_Y10_N27
\TOTAL|T1|h1|ram_rtl_0_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(27));

-- Location: LCFF_X21_Y10_N29
\TOTAL|T1|h1|ram_rtl_0_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(17));

-- Location: LCCOMB_X22_Y10_N12
\TOTAL|T1|h1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~0_combout\ = \TOTAL|T1|h1|tmp\(0) $ (VCC)
-- \TOTAL|T1|h1|Add1~1\ = CARRY(\TOTAL|T1|h1|tmp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(0),
	datad => VCC,
	combout => \TOTAL|T1|h1|Add1~0_combout\,
	cout => \TOTAL|T1|h1|Add1~1\);

-- Location: LCCOMB_X22_Y10_N14
\TOTAL|T1|h1|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~2_combout\ = (\TOTAL|T1|h1|tmp\(1) & (!\TOTAL|T1|h1|Add1~1\)) # (!\TOTAL|T1|h1|tmp\(1) & ((\TOTAL|T1|h1|Add1~1\) # (GND)))
-- \TOTAL|T1|h1|Add1~3\ = CARRY((!\TOTAL|T1|h1|Add1~1\) # (!\TOTAL|T1|h1|tmp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(1),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~1\,
	combout => \TOTAL|T1|h1|Add1~2_combout\,
	cout => \TOTAL|T1|h1|Add1~3\);

-- Location: LCCOMB_X22_Y10_N16
\TOTAL|T1|h1|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~4_combout\ = (\TOTAL|T1|h1|tmp\(2) & (\TOTAL|T1|h1|Add1~3\ $ (GND))) # (!\TOTAL|T1|h1|tmp\(2) & (!\TOTAL|T1|h1|Add1~3\ & VCC))
-- \TOTAL|T1|h1|Add1~5\ = CARRY((\TOTAL|T1|h1|tmp\(2) & !\TOTAL|T1|h1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(2),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~3\,
	combout => \TOTAL|T1|h1|Add1~4_combout\,
	cout => \TOTAL|T1|h1|Add1~5\);

-- Location: LCCOMB_X22_Y10_N18
\TOTAL|T1|h1|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~6_combout\ = (\TOTAL|T1|h1|tmp\(3) & (!\TOTAL|T1|h1|Add1~5\)) # (!\TOTAL|T1|h1|tmp\(3) & ((\TOTAL|T1|h1|Add1~5\) # (GND)))
-- \TOTAL|T1|h1|Add1~7\ = CARRY((!\TOTAL|T1|h1|Add1~5\) # (!\TOTAL|T1|h1|tmp\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(3),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~5\,
	combout => \TOTAL|T1|h1|Add1~6_combout\,
	cout => \TOTAL|T1|h1|Add1~7\);

-- Location: LCCOMB_X21_Y10_N12
\TOTAL|T1|h1|ram~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~27_combout\ = (\TOTAL|T1|h1|Add1~6_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|Add1~6_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~27_combout\);

-- Location: LCFF_X21_Y10_N19
\TOTAL|T1|h1|ram_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(23));

-- Location: LCCOMB_X22_Y10_N20
\TOTAL|T1|h1|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~8_combout\ = (\TOTAL|T1|h1|tmp\(4) & (\TOTAL|T1|h1|Add1~7\ $ (GND))) # (!\TOTAL|T1|h1|tmp\(4) & (!\TOTAL|T1|h1|Add1~7\ & VCC))
-- \TOTAL|T1|h1|Add1~9\ = CARRY((\TOTAL|T1|h1|tmp\(4) & !\TOTAL|T1|h1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(4),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~7\,
	combout => \TOTAL|T1|h1|Add1~8_combout\,
	cout => \TOTAL|T1|h1|Add1~9\);

-- Location: LCCOMB_X22_Y10_N22
\TOTAL|T1|h1|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~10_combout\ = (\TOTAL|T1|h1|tmp\(5) & (!\TOTAL|T1|h1|Add1~9\)) # (!\TOTAL|T1|h1|tmp\(5) & ((\TOTAL|T1|h1|Add1~9\) # (GND)))
-- \TOTAL|T1|h1|Add1~11\ = CARRY((!\TOTAL|T1|h1|Add1~9\) # (!\TOTAL|T1|h1|tmp\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(5),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~9\,
	combout => \TOTAL|T1|h1|Add1~10_combout\,
	cout => \TOTAL|T1|h1|Add1~11\);

-- Location: LCCOMB_X22_Y10_N24
\TOTAL|T1|h1|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~12_combout\ = (\TOTAL|T1|h1|tmp\(6) & (\TOTAL|T1|h1|Add1~11\ $ (GND))) # (!\TOTAL|T1|h1|tmp\(6) & (!\TOTAL|T1|h1|Add1~11\ & VCC))
-- \TOTAL|T1|h1|Add1~13\ = CARRY((\TOTAL|T1|h1|tmp\(6) & !\TOTAL|T1|h1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(6),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~11\,
	combout => \TOTAL|T1|h1|Add1~12_combout\,
	cout => \TOTAL|T1|h1|Add1~13\);

-- Location: LCCOMB_X22_Y10_N26
\TOTAL|T1|h1|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~14_combout\ = (\TOTAL|T1|h1|tmp\(7) & (!\TOTAL|T1|h1|Add1~13\)) # (!\TOTAL|T1|h1|tmp\(7) & ((\TOTAL|T1|h1|Add1~13\) # (GND)))
-- \TOTAL|T1|h1|Add1~15\ = CARRY((!\TOTAL|T1|h1|Add1~13\) # (!\TOTAL|T1|h1|tmp\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(7),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~13\,
	combout => \TOTAL|T1|h1|Add1~14_combout\,
	cout => \TOTAL|T1|h1|Add1~15\);

-- Location: LCCOMB_X21_Y10_N2
\TOTAL|T1|h1|ram~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~23_combout\ = (\TOTAL|T1|h1|Add1~14_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|Add1~14_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~23_combout\);

-- Location: LCCOMB_X22_Y10_N28
\TOTAL|T1|h1|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~16_combout\ = (\TOTAL|T1|h1|tmp\(8) & (\TOTAL|T1|h1|Add1~15\ $ (GND))) # (!\TOTAL|T1|h1|tmp\(8) & (!\TOTAL|T1|h1|Add1~15\ & VCC))
-- \TOTAL|T1|h1|Add1~17\ = CARRY((\TOTAL|T1|h1|tmp\(8) & !\TOTAL|T1|h1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(8),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~15\,
	combout => \TOTAL|T1|h1|Add1~16_combout\,
	cout => \TOTAL|T1|h1|Add1~17\);

-- Location: LCCOMB_X21_Y10_N10
\TOTAL|T1|h1|ram~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~22_combout\ = (\TOTAL|T1|h1|Add1~16_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|Add1~16_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~22_combout\);

-- Location: LCCOMB_X22_Y10_N30
\TOTAL|T1|h1|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~18_combout\ = (\TOTAL|T1|h1|tmp\(9) & (!\TOTAL|T1|h1|Add1~17\)) # (!\TOTAL|T1|h1|tmp\(9) & ((\TOTAL|T1|h1|Add1~17\) # (GND)))
-- \TOTAL|T1|h1|Add1~19\ = CARRY((!\TOTAL|T1|h1|Add1~17\) # (!\TOTAL|T1|h1|tmp\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(9),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~17\,
	combout => \TOTAL|T1|h1|Add1~18_combout\,
	cout => \TOTAL|T1|h1|Add1~19\);

-- Location: LCCOMB_X21_Y10_N8
\TOTAL|T1|h1|ram~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~21_combout\ = (\TOTAL|T1|h1|Add1~18_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|Add1~18_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~21_combout\);

-- Location: LCCOMB_X22_Y9_N4
\TOTAL|T1|h1|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~24_combout\ = (\TOTAL|T1|h1|tmp\(12) & (\TOTAL|T1|h1|Add1~23\ $ (GND))) # (!\TOTAL|T1|h1|tmp\(12) & (!\TOTAL|T1|h1|Add1~23\ & VCC))
-- \TOTAL|T1|h1|Add1~25\ = CARRY((\TOTAL|T1|h1|tmp\(12) & !\TOTAL|T1|h1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(12),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~23\,
	combout => \TOTAL|T1|h1|Add1~24_combout\,
	cout => \TOTAL|T1|h1|Add1~25\);

-- Location: LCCOMB_X21_Y10_N6
\TOTAL|T1|h1|ram~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~18_combout\ = (\TOTAL|T1|h1|Add1~24_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|Add1~24_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~18_combout\);

-- Location: LCCOMB_X22_Y9_N6
\TOTAL|T1|h1|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~26_combout\ = (\TOTAL|T1|h1|tmp\(13) & (!\TOTAL|T1|h1|Add1~25\)) # (!\TOTAL|T1|h1|tmp\(13) & ((\TOTAL|T1|h1|Add1~25\) # (GND)))
-- \TOTAL|T1|h1|Add1~27\ = CARRY((!\TOTAL|T1|h1|Add1~25\) # (!\TOTAL|T1|h1|tmp\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(13),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~25\,
	combout => \TOTAL|T1|h1|Add1~26_combout\,
	cout => \TOTAL|T1|h1|Add1~27\);

-- Location: LCCOMB_X22_Y9_N28
\TOTAL|T1|h1|ram~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~17_combout\ = (\TOTAL|T1|h1|Add1~26_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|Add1~26_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~17_combout\);

-- Location: LCCOMB_X23_Y10_N28
\TOTAL|T1|h1|ram~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~16_combout\ = (\TOTAL|T1|h1|Add1~28_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|Add1~28_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~16_combout\);

-- Location: LCCOMB_X23_Y10_N12
\TOTAL|T1|h1|ram~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~7_combout\ = (\TOTAL|T1|h1|Add1~30_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|Add1~30_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~7_combout\);

-- Location: LCCOMB_X23_Y10_N16
\TOTAL|T1|h1|ram~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~32_combout\ = (\TOTAL|T1|h1|Add1~36_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|Add1~36_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~32_combout\);

-- Location: LCCOMB_X23_Y10_N26
\TOTAL|T1|h1|ram_rtl_0_bypass[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[35]~feeder_combout\ = \TOTAL|T1|h1|ram~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|h1|ram~32_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[35]~feeder_combout\);

-- Location: LCFF_X23_Y10_N27
\TOTAL|T1|h1|ram_rtl_0_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(35));

-- Location: LCCOMB_X23_Y10_N4
\TOTAL|T1|h1|tmp[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[18]~18_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(35)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a18\,
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(35),
	datad => \TOTAL|T1|h1|ram~5_combout\,
	combout => \TOTAL|T1|h1|tmp[18]~18_combout\);

-- Location: LCCOMB_X22_Y9_N14
\TOTAL|T1|h1|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~34_combout\ = (\TOTAL|T1|h1|tmp\(17) & (!\TOTAL|T1|h1|Add1~33\)) # (!\TOTAL|T1|h1|tmp\(17) & ((\TOTAL|T1|h1|Add1~33\) # (GND)))
-- \TOTAL|T1|h1|Add1~35\ = CARRY((!\TOTAL|T1|h1|Add1~33\) # (!\TOTAL|T1|h1|tmp\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(17),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~33\,
	combout => \TOTAL|T1|h1|Add1~34_combout\,
	cout => \TOTAL|T1|h1|Add1~35\);

-- Location: LCCOMB_X22_Y9_N16
\TOTAL|T1|h1|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~36_combout\ = (\TOTAL|T1|h1|tmp\(18) & (\TOTAL|T1|h1|Add1~35\ $ (GND))) # (!\TOTAL|T1|h1|tmp\(18) & (!\TOTAL|T1|h1|Add1~35\ & VCC))
-- \TOTAL|T1|h1|Add1~37\ = CARRY((\TOTAL|T1|h1|tmp\(18) & !\TOTAL|T1|h1|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(18),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~35\,
	combout => \TOTAL|T1|h1|Add1~36_combout\,
	cout => \TOTAL|T1|h1|Add1~37\);

-- Location: LCCOMB_X25_Y10_N8
\TOTAL|T1|h1|tmp[17]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[17]~21_combout\ = (\TOTAL|T1|h1|ram_rtl_0_bypass\(6) & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(8) $ (\TOTAL|T1|h1|GrayD\(3))) # (!\TOTAL|T1|h1|GrayD\(2)))) # (!\TOTAL|T1|h1|ram_rtl_0_bypass\(6) & ((\TOTAL|T1|h1|GrayD\(2)) # 
-- (\TOTAL|T1|h1|ram_rtl_0_bypass\(8) $ (\TOTAL|T1|h1|GrayD\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0_bypass\(6),
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(8),
	datac => \TOTAL|T1|h1|GrayD\(3),
	datad => \TOTAL|T1|h1|GrayD\(2),
	combout => \TOTAL|T1|h1|tmp[17]~21_combout\);

-- Location: LCCOMB_X25_Y10_N14
\TOTAL|T1|h1|tmp[17]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[17]~20_combout\ = (\TOTAL|T1|h1|ram_rtl_0_bypass\(2) & ((\TOTAL|T1|h1|GrayD\(1) $ (\TOTAL|T1|h1|ram_rtl_0_bypass\(4))) # (!\TOTAL|T1|h1|GrayD\(0)))) # (!\TOTAL|T1|h1|ram_rtl_0_bypass\(2) & ((\TOTAL|T1|h1|GrayD\(0)) # 
-- (\TOTAL|T1|h1|GrayD\(1) $ (\TOTAL|T1|h1|ram_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0_bypass\(2),
	datab => \TOTAL|T1|h1|GrayD\(0),
	datac => \TOTAL|T1|h1|GrayD\(1),
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(4),
	combout => \TOTAL|T1|h1|tmp[17]~20_combout\);

-- Location: LCCOMB_X24_Y10_N28
\TOTAL|T1|h1|tmp[17]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[17]~22_combout\ = (\TOTAL|T1|h1|GrayD\(5) & ((\TOTAL|T1|h1|GrayD\(4) $ (\TOTAL|T1|h1|ram_rtl_0_bypass\(10))) # (!\TOTAL|T1|h1|ram_rtl_0_bypass\(12)))) # (!\TOTAL|T1|h1|GrayD\(5) & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(12)) # 
-- (\TOTAL|T1|h1|GrayD\(4) $ (\TOTAL|T1|h1|ram_rtl_0_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|GrayD\(5),
	datab => \TOTAL|T1|h1|GrayD\(4),
	datac => \TOTAL|T1|h1|ram_rtl_0_bypass\(12),
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(10),
	combout => \TOTAL|T1|h1|tmp[17]~22_combout\);

-- Location: LCCOMB_X24_Y10_N14
\TOTAL|T1|h1|tmp[17]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[17]~24_combout\ = (\TOTAL|T1|h1|tmp[17]~23_combout\) # ((\TOTAL|T1|h1|tmp[17]~21_combout\) # ((\TOTAL|T1|h1|tmp[17]~20_combout\) # (\TOTAL|T1|h1|tmp[17]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp[17]~23_combout\,
	datab => \TOTAL|T1|h1|tmp[17]~21_combout\,
	datac => \TOTAL|T1|h1|tmp[17]~20_combout\,
	datad => \TOTAL|T1|h1|tmp[17]~22_combout\,
	combout => \TOTAL|T1|h1|tmp[17]~24_combout\);

-- Location: LCCOMB_X24_Y10_N16
\TOTAL|T1|h1|tmp[17]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[17]~25_combout\ = (\TOTAL|T1|h1|IncD~regout\ & (!\TOTAL|T1|h1|tmp[17]~24_combout\ & !\TOTAL|T1|clearRam~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|IncD~regout\,
	datac => \TOTAL|T1|h1|tmp[17]~24_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|tmp[17]~25_combout\);

-- Location: LCFF_X23_Y10_N5
\TOTAL|T1|h1|tmp[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[18]~18_combout\,
	sdata => \TOTAL|T1|h1|Add1~36_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(18));

-- Location: LCCOMB_X22_Y9_N18
\TOTAL|T1|h1|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~38_combout\ = \TOTAL|T1|h1|tmp\(19) $ (\TOTAL|T1|h1|Add1~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(19),
	cin => \TOTAL|T1|h1|Add1~37\,
	combout => \TOTAL|T1|h1|Add1~38_combout\);

-- Location: LCCOMB_X22_Y9_N30
\TOTAL|T1|h1|ram~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~31_combout\ = (\TOTAL|T1|h1|Add1~38_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|Add1~38_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~31_combout\);

-- Location: LCCOMB_X22_Y10_N0
\TOTAL|T1|h1|tmp[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[6]~6_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0_bypass\(23))) # (!\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(23),
	datad => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a6\,
	combout => \TOTAL|T1|h1|tmp[6]~6_combout\);

-- Location: LCFF_X22_Y10_N1
\TOTAL|T1|h1|tmp[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[6]~6_combout\,
	sdata => \TOTAL|T1|h1|Add1~12_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(6));

-- Location: LCCOMB_X21_Y10_N18
\TOTAL|T1|h1|ram~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~24_combout\ = (\TOTAL|T1|h1|Add1~12_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|Add1~12_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~24_combout\);

-- Location: LCFF_X21_Y10_N17
\TOTAL|T1|h1|ram_rtl_0_bypass[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(22));

-- Location: LCCOMB_X22_Y10_N2
\TOTAL|T1|h1|tmp[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[5]~5_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(22)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a5\,
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(22),
	combout => \TOTAL|T1|h1|tmp[5]~5_combout\);

-- Location: LCFF_X22_Y10_N3
\TOTAL|T1|h1|tmp[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[5]~5_combout\,
	sdata => \TOTAL|T1|h1|Add1~10_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(5));

-- Location: LCCOMB_X21_Y10_N16
\TOTAL|T1|h1|ram~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~25_combout\ = (\TOTAL|T1|h1|Add1~10_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|Add1~10_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~25_combout\);

-- Location: LCCOMB_X23_Y10_N6
\TOTAL|T1|h1|ram_rtl_0_bypass[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[21]~feeder_combout\ = \TOTAL|T1|h1|ram~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|ram~26_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[21]~feeder_combout\);

-- Location: LCFF_X23_Y10_N7
\TOTAL|T1|h1|ram_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(21));

-- Location: LCCOMB_X22_Y10_N4
\TOTAL|T1|h1|tmp[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[4]~4_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(21)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a4\,
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(21),
	combout => \TOTAL|T1|h1|tmp[4]~4_combout\);

-- Location: LCFF_X22_Y10_N5
\TOTAL|T1|h1|tmp[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[4]~4_combout\,
	sdata => \TOTAL|T1|h1|Add1~8_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(4));

-- Location: LCCOMB_X23_Y10_N8
\TOTAL|T1|h1|ram~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~26_combout\ = (\TOTAL|T1|h1|Add1~8_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|Add1~8_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~26_combout\);

-- Location: LCCOMB_X23_Y10_N14
\TOTAL|T1|h1|tmp[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[2]~2_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0_bypass\(19))) # (!\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0_bypass\(19),
	datab => \TOTAL|T1|h1|ram~5_combout\,
	datad => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a2\,
	combout => \TOTAL|T1|h1|tmp[2]~2_combout\);

-- Location: LCFF_X23_Y10_N15
\TOTAL|T1|h1|tmp[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[2]~2_combout\,
	sdata => \TOTAL|T1|h1|Add1~4_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(2));

-- Location: LCCOMB_X24_Y10_N20
\TOTAL|T1|h1|ram~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~28_combout\ = (\TOTAL|T1|h1|Add1~4_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|Add1~4_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~28_combout\);

-- Location: LCFF_X21_Y10_N15
\TOTAL|T1|h1|ram_rtl_0_bypass[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(18));

-- Location: LCCOMB_X22_Y10_N8
\TOTAL|T1|h1|tmp[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[1]~1_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(18)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a1\,
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(18),
	combout => \TOTAL|T1|h1|tmp[1]~1_combout\);

-- Location: LCFF_X22_Y10_N9
\TOTAL|T1|h1|tmp[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[1]~1_combout\,
	sdata => \TOTAL|T1|h1|Add1~2_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(1));

-- Location: LCCOMB_X21_Y10_N14
\TOTAL|T1|h1|ram~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~29_combout\ = (\TOTAL|T1|h1|Add1~2_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|Add1~2_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~29_combout\);

-- Location: LCCOMB_X21_Y10_N22
\TOTAL|T1|h1|tmp[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[0]~0_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0_bypass\(17))) # (!\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(17),
	datad => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \TOTAL|T1|h1|tmp[0]~0_combout\);

-- Location: LCFF_X21_Y10_N23
\TOTAL|T1|h1|tmp[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[0]~0_combout\,
	sdata => \TOTAL|T1|h1|Add1~0_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(0));

-- Location: LCCOMB_X21_Y10_N28
\TOTAL|T1|h1|ram~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~30_combout\ = (!\TOTAL|T1|h1|tmp\(0) & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(0),
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~30_combout\);

-- Location: LCCOMB_X21_Y10_N24
\TOTAL|T1|h1|tmp[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[10]~10_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0_bypass\(27))) # (!\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(27),
	datad => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a10\,
	combout => \TOTAL|T1|h1|tmp[10]~10_combout\);

-- Location: LCCOMB_X22_Y9_N0
\TOTAL|T1|h1|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~20_combout\ = (\TOTAL|T1|h1|tmp\(10) & (\TOTAL|T1|h1|Add1~19\ $ (GND))) # (!\TOTAL|T1|h1|tmp\(10) & (!\TOTAL|T1|h1|Add1~19\ & VCC))
-- \TOTAL|T1|h1|Add1~21\ = CARRY((\TOTAL|T1|h1|tmp\(10) & !\TOTAL|T1|h1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(10),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~19\,
	combout => \TOTAL|T1|h1|Add1~20_combout\,
	cout => \TOTAL|T1|h1|Add1~21\);

-- Location: LCFF_X21_Y10_N25
\TOTAL|T1|h1|tmp[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[10]~10_combout\,
	sdata => \TOTAL|T1|h1|Add1~20_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(10));

-- Location: LCCOMB_X22_Y9_N2
\TOTAL|T1|h1|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~22_combout\ = (\TOTAL|T1|h1|tmp\(11) & (!\TOTAL|T1|h1|Add1~21\)) # (!\TOTAL|T1|h1|tmp\(11) & ((\TOTAL|T1|h1|Add1~21\) # (GND)))
-- \TOTAL|T1|h1|Add1~23\ = CARRY((!\TOTAL|T1|h1|Add1~21\) # (!\TOTAL|T1|h1|tmp\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(11),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~21\,
	combout => \TOTAL|T1|h1|Add1~22_combout\,
	cout => \TOTAL|T1|h1|Add1~23\);

-- Location: LCCOMB_X22_Y9_N22
\TOTAL|T1|h1|ram~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~19_combout\ = (\TOTAL|T1|h1|Add1~22_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|Add1~22_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~19_combout\);

-- Location: LCFF_X22_Y9_N23
\TOTAL|T1|h1|ram_rtl_0_bypass[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(28));

-- Location: LCCOMB_X22_Y9_N26
\TOTAL|T1|h1|tmp[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[11]~11_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0_bypass\(28))) # (!\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(28),
	datad => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a11\,
	combout => \TOTAL|T1|h1|tmp[11]~11_combout\);

-- Location: LCFF_X22_Y9_N27
\TOTAL|T1|h1|tmp[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[11]~11_combout\,
	sdata => \TOTAL|T1|h1|Add1~22_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(11));

-- Location: LCCOMB_X22_Y9_N8
\TOTAL|T1|h1|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~28_combout\ = (\TOTAL|T1|h1|tmp\(14) & (\TOTAL|T1|h1|Add1~27\ $ (GND))) # (!\TOTAL|T1|h1|tmp\(14) & (!\TOTAL|T1|h1|Add1~27\ & VCC))
-- \TOTAL|T1|h1|Add1~29\ = CARRY((\TOTAL|T1|h1|tmp\(14) & !\TOTAL|T1|h1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(14),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~27\,
	combout => \TOTAL|T1|h1|Add1~28_combout\,
	cout => \TOTAL|T1|h1|Add1~29\);

-- Location: LCCOMB_X22_Y9_N10
\TOTAL|T1|h1|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~30_combout\ = (\TOTAL|T1|h1|tmp\(15) & (!\TOTAL|T1|h1|Add1~29\)) # (!\TOTAL|T1|h1|tmp\(15) & ((\TOTAL|T1|h1|Add1~29\) # (GND)))
-- \TOTAL|T1|h1|Add1~31\ = CARRY((!\TOTAL|T1|h1|Add1~29\) # (!\TOTAL|T1|h1|tmp\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(15),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~29\,
	combout => \TOTAL|T1|h1|Add1~30_combout\,
	cout => \TOTAL|T1|h1|Add1~31\);

-- Location: LCCOMB_X22_Y9_N12
\TOTAL|T1|h1|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|Add1~32_combout\ = (\TOTAL|T1|h1|tmp\(16) & (\TOTAL|T1|h1|Add1~31\ $ (GND))) # (!\TOTAL|T1|h1|tmp\(16) & (!\TOTAL|T1|h1|Add1~31\ & VCC))
-- \TOTAL|T1|h1|Add1~33\ = CARRY((\TOTAL|T1|h1|tmp\(16) & !\TOTAL|T1|h1|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(16),
	datad => VCC,
	cin => \TOTAL|T1|h1|Add1~31\,
	combout => \TOTAL|T1|h1|Add1~32_combout\,
	cout => \TOTAL|T1|h1|Add1~33\);

-- Location: LCFF_X23_Y10_N19
\TOTAL|T1|h1|tmp[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[16]~16_combout\,
	sdata => \TOTAL|T1|h1|Add1~32_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(16));

-- Location: LCCOMB_X23_Y10_N24
\TOTAL|T1|h1|ram~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram~33_combout\ = (\TOTAL|T1|h1|Add1~34_combout\ & !\TOTAL|T1|clearRam~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|Add1~34_combout\,
	datad => \TOTAL|T1|clearRam~regout\,
	combout => \TOTAL|T1|h1|ram~33_combout\);

-- Location: LCCOMB_X23_Y10_N30
\TOTAL|T1|h1|tmp[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[17]~17_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0_bypass\(34))) # (!\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0_bypass\(34),
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a17\,
	datad => \TOTAL|T1|h1|ram~5_combout\,
	combout => \TOTAL|T1|h1|tmp[17]~17_combout\);

-- Location: LCFF_X23_Y10_N31
\TOTAL|T1|h1|tmp[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[17]~17_combout\,
	sdata => \TOTAL|T1|h1|Add1~34_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(17));

-- Location: LCCOMB_X33_Y10_N24
\TOTAL|T1|c1|max_value~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~2_combout\ = (\TOTAL|T1|h1|tmp\(17) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(17),
	datac => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~2_combout\);

-- Location: LCFF_X22_Y9_N31
\TOTAL|T1|h1|ram_rtl_0_bypass[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(36));

-- Location: LCCOMB_X22_Y9_N24
\TOTAL|T1|h1|tmp[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[19]~19_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(36)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a19\,
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(36),
	combout => \TOTAL|T1|h1|tmp[19]~19_combout\);

-- Location: LCFF_X22_Y9_N25
\TOTAL|T1|h1|tmp[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[19]~19_combout\,
	sdata => \TOTAL|T1|h1|Add1~38_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(19));

-- Location: LCCOMB_X33_Y10_N30
\TOTAL|T1|c1|max_value~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~0_combout\ = (!\TOTAL|T1|startCH~regout\ & \TOTAL|T1|h1|tmp\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|startCH~regout\,
	datac => \TOTAL|T1|h1|tmp\(18),
	combout => \TOTAL|T1|c1|max_value~0_combout\);

-- Location: LCFF_X33_Y10_N31
\TOTAL|T1|c1|max_value[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~0_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(18));

-- Location: LCCOMB_X32_Y10_N26
\TOTAL|T1|c1|max_value~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~3_combout\ = (\TOTAL|T1|h1|tmp\(16) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(16),
	datac => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~3_combout\);

-- Location: LCFF_X32_Y10_N27
\TOTAL|T1|c1|max_value[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~3_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(16));

-- Location: LCCOMB_X23_Y10_N2
\TOTAL|T1|h1|ram_rtl_0_bypass[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[32]~feeder_combout\ = \TOTAL|T1|h1|ram~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|h1|ram~7_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[32]~feeder_combout\);

-- Location: LCFF_X23_Y10_N3
\TOTAL|T1|h1|ram_rtl_0_bypass[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(32));

-- Location: LCCOMB_X23_Y10_N22
\TOTAL|T1|h1|tmp[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[15]~15_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(32)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a15\,
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(32),
	datad => \TOTAL|T1|h1|ram~5_combout\,
	combout => \TOTAL|T1|h1|tmp[15]~15_combout\);

-- Location: LCFF_X23_Y10_N23
\TOTAL|T1|h1|tmp[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[15]~15_combout\,
	sdata => \TOTAL|T1|h1|Add1~30_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(15));

-- Location: LCCOMB_X23_Y10_N20
\TOTAL|T1|h1|tmp[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[14]~14_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0_bypass\(31))) # (!\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram_rtl_0_bypass\(31),
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a14\,
	datad => \TOTAL|T1|h1|ram~5_combout\,
	combout => \TOTAL|T1|h1|tmp[14]~14_combout\);

-- Location: LCFF_X23_Y10_N21
\TOTAL|T1|h1|tmp[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[14]~14_combout\,
	sdata => \TOTAL|T1|h1|Add1~28_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(14));

-- Location: LCFF_X22_Y9_N29
\TOTAL|T1|h1|ram_rtl_0_bypass[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(30));

-- Location: LCCOMB_X22_Y9_N20
\TOTAL|T1|h1|tmp[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[13]~13_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(30)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a13\,
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(30),
	combout => \TOTAL|T1|h1|tmp[13]~13_combout\);

-- Location: LCFF_X22_Y9_N21
\TOTAL|T1|h1|tmp[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[13]~13_combout\,
	sdata => \TOTAL|T1|h1|Add1~26_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(13));

-- Location: LCCOMB_X32_Y10_N28
\TOTAL|T1|c1|max_value~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~7_combout\ = (!\TOTAL|T1|startCH~regout\ & \TOTAL|T1|h1|tmp\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|startCH~regout\,
	datad => \TOTAL|T1|h1|tmp\(13),
	combout => \TOTAL|T1|c1|max_value~7_combout\);

-- Location: LCFF_X32_Y10_N29
\TOTAL|T1|c1|max_value[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~7_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(13));

-- Location: LCCOMB_X21_Y10_N30
\TOTAL|T1|h1|ram_rtl_0_bypass[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|ram_rtl_0_bypass[29]~feeder_combout\ = \TOTAL|T1|h1|ram~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|h1|ram~18_combout\,
	combout => \TOTAL|T1|h1|ram_rtl_0_bypass[29]~feeder_combout\);

-- Location: LCFF_X21_Y10_N31
\TOTAL|T1|h1|ram_rtl_0_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(29));

-- Location: LCCOMB_X21_Y10_N4
\TOTAL|T1|h1|tmp[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[12]~12_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(29)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a12\,
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(29),
	combout => \TOTAL|T1|h1|tmp[12]~12_combout\);

-- Location: LCFF_X21_Y10_N5
\TOTAL|T1|h1|tmp[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[12]~12_combout\,
	sdata => \TOTAL|T1|h1|Add1~24_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(12));

-- Location: LCCOMB_X32_Y10_N22
\TOTAL|T1|c1|max_value~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~9_combout\ = (!\TOTAL|T1|startCH~regout\ & \TOTAL|T1|h1|tmp\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|startCH~regout\,
	datad => \TOTAL|T1|h1|tmp\(10),
	combout => \TOTAL|T1|c1|max_value~9_combout\);

-- Location: LCFF_X32_Y10_N23
\TOTAL|T1|c1|max_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~9_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(10));

-- Location: LCFF_X21_Y10_N9
\TOTAL|T1|h1|ram_rtl_0_bypass[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(26));

-- Location: LCCOMB_X21_Y10_N0
\TOTAL|T1|h1|tmp[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[9]~9_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0_bypass\(26))) # (!\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0_bypass\(26),
	datad => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a9\,
	combout => \TOTAL|T1|h1|tmp[9]~9_combout\);

-- Location: LCFF_X21_Y10_N1
\TOTAL|T1|h1|tmp[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[9]~9_combout\,
	sdata => \TOTAL|T1|h1|Add1~18_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(9));

-- Location: LCCOMB_X33_Y11_N0
\TOTAL|T1|c1|max_value~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~11_combout\ = (!\TOTAL|T1|startCH~regout\ & \TOTAL|T1|h1|tmp\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|startCH~regout\,
	datac => \TOTAL|T1|h1|tmp\(9),
	combout => \TOTAL|T1|c1|max_value~11_combout\);

-- Location: LCFF_X33_Y11_N1
\TOTAL|T1|c1|max_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~11_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(9));

-- Location: LCFF_X21_Y10_N11
\TOTAL|T1|h1|ram_rtl_0_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(25));

-- Location: LCCOMB_X22_Y10_N10
\TOTAL|T1|h1|tmp[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[8]~8_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(25)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a8\,
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(25),
	combout => \TOTAL|T1|h1|tmp[8]~8_combout\);

-- Location: LCFF_X22_Y10_N11
\TOTAL|T1|h1|tmp[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[8]~8_combout\,
	sdata => \TOTAL|T1|h1|Add1~16_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(8));

-- Location: LCCOMB_X33_Y11_N8
\TOTAL|T1|c1|max_value~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~12_combout\ = (!\TOTAL|T1|startCH~regout\ & \TOTAL|T1|h1|tmp\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|startCH~regout\,
	datad => \TOTAL|T1|h1|tmp\(8),
	combout => \TOTAL|T1|c1|max_value~12_combout\);

-- Location: LCFF_X33_Y11_N9
\TOTAL|T1|c1|max_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~12_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(8));

-- Location: LCFF_X21_Y10_N3
\TOTAL|T1|h1|ram_rtl_0_bypass[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(24));

-- Location: LCCOMB_X22_Y10_N6
\TOTAL|T1|h1|tmp[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[7]~7_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(24)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a7\,
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(24),
	combout => \TOTAL|T1|h1|tmp[7]~7_combout\);

-- Location: LCFF_X22_Y10_N7
\TOTAL|T1|h1|tmp[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[7]~7_combout\,
	sdata => \TOTAL|T1|h1|Add1~14_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(7));

-- Location: LCCOMB_X32_Y11_N0
\TOTAL|T1|c1|max_value~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~15_combout\ = (\TOTAL|T1|h1|tmp\(5) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(5),
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~15_combout\);

-- Location: LCFF_X32_Y11_N1
\TOTAL|T1|c1|max_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~15_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(5));

-- Location: LCCOMB_X32_Y11_N2
\TOTAL|T1|c1|max_value~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~16_combout\ = (\TOTAL|T1|h1|tmp\(4) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(4),
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~16_combout\);

-- Location: LCFF_X32_Y11_N3
\TOTAL|T1|c1|max_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~16_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(4));

-- Location: LCFF_X21_Y10_N13
\TOTAL|T1|h1|ram_rtl_0_bypass[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|ram~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|ram_rtl_0_bypass\(20));

-- Location: LCCOMB_X21_Y10_N20
\TOTAL|T1|h1|tmp[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|h1|tmp[3]~3_combout\ = (\TOTAL|T1|h1|ram~5_combout\ & ((\TOTAL|T1|h1|ram_rtl_0_bypass\(20)))) # (!\TOTAL|T1|h1|ram~5_combout\ & (\TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|ram~5_combout\,
	datab => \TOTAL|T1|h1|ram_rtl_0|auto_generated|ram_block1a3\,
	datad => \TOTAL|T1|h1|ram_rtl_0_bypass\(20),
	combout => \TOTAL|T1|h1|tmp[3]~3_combout\);

-- Location: LCFF_X21_Y10_N21
\TOTAL|T1|h1|tmp[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|h1|tmp[3]~3_combout\,
	sdata => \TOTAL|T1|h1|Add1~6_combout\,
	sload => \TOTAL|T1|h1|tmp[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|h1|tmp\(3));

-- Location: LCCOMB_X32_Y11_N4
\TOTAL|T1|c1|max_value~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~17_combout\ = (\TOTAL|T1|h1|tmp\(3) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|tmp\(3),
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~17_combout\);

-- Location: LCFF_X32_Y11_N5
\TOTAL|T1|c1|max_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~17_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(3));

-- Location: LCCOMB_X32_Y11_N8
\TOTAL|T1|c1|max_value~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~19_combout\ = (\TOTAL|T1|h1|tmp\(1) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|h1|tmp\(1),
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~19_combout\);

-- Location: LCFF_X32_Y11_N9
\TOTAL|T1|c1|max_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~19_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(1));

-- Location: LCCOMB_X32_Y11_N12
\TOTAL|T1|c1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~1_cout\ = CARRY((!\TOTAL|T1|c1|max_value\(0) & \TOTAL|T1|h1|tmp\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|max_value\(0),
	datab => \TOTAL|T1|h1|tmp\(0),
	datad => VCC,
	cout => \TOTAL|T1|c1|LessThan0~1_cout\);

-- Location: LCCOMB_X32_Y11_N14
\TOTAL|T1|c1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~3_cout\ = CARRY((\TOTAL|T1|h1|tmp\(1) & (\TOTAL|T1|c1|max_value\(1) & !\TOTAL|T1|c1|LessThan0~1_cout\)) # (!\TOTAL|T1|h1|tmp\(1) & ((\TOTAL|T1|c1|max_value\(1)) # (!\TOTAL|T1|c1|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(1),
	datab => \TOTAL|T1|c1|max_value\(1),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~1_cout\,
	cout => \TOTAL|T1|c1|LessThan0~3_cout\);

-- Location: LCCOMB_X32_Y11_N16
\TOTAL|T1|c1|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~5_cout\ = CARRY((\TOTAL|T1|c1|max_value\(2) & (\TOTAL|T1|h1|tmp\(2) & !\TOTAL|T1|c1|LessThan0~3_cout\)) # (!\TOTAL|T1|c1|max_value\(2) & ((\TOTAL|T1|h1|tmp\(2)) # (!\TOTAL|T1|c1|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|max_value\(2),
	datab => \TOTAL|T1|h1|tmp\(2),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~3_cout\,
	cout => \TOTAL|T1|c1|LessThan0~5_cout\);

-- Location: LCCOMB_X32_Y11_N18
\TOTAL|T1|c1|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~7_cout\ = CARRY((\TOTAL|T1|h1|tmp\(3) & (\TOTAL|T1|c1|max_value\(3) & !\TOTAL|T1|c1|LessThan0~5_cout\)) # (!\TOTAL|T1|h1|tmp\(3) & ((\TOTAL|T1|c1|max_value\(3)) # (!\TOTAL|T1|c1|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(3),
	datab => \TOTAL|T1|c1|max_value\(3),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~5_cout\,
	cout => \TOTAL|T1|c1|LessThan0~7_cout\);

-- Location: LCCOMB_X32_Y11_N20
\TOTAL|T1|c1|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~9_cout\ = CARRY((\TOTAL|T1|h1|tmp\(4) & ((!\TOTAL|T1|c1|LessThan0~7_cout\) # (!\TOTAL|T1|c1|max_value\(4)))) # (!\TOTAL|T1|h1|tmp\(4) & (!\TOTAL|T1|c1|max_value\(4) & !\TOTAL|T1|c1|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(4),
	datab => \TOTAL|T1|c1|max_value\(4),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~7_cout\,
	cout => \TOTAL|T1|c1|LessThan0~9_cout\);

-- Location: LCCOMB_X32_Y11_N22
\TOTAL|T1|c1|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~11_cout\ = CARRY((\TOTAL|T1|h1|tmp\(5) & (\TOTAL|T1|c1|max_value\(5) & !\TOTAL|T1|c1|LessThan0~9_cout\)) # (!\TOTAL|T1|h1|tmp\(5) & ((\TOTAL|T1|c1|max_value\(5)) # (!\TOTAL|T1|c1|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(5),
	datab => \TOTAL|T1|c1|max_value\(5),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~9_cout\,
	cout => \TOTAL|T1|c1|LessThan0~11_cout\);

-- Location: LCCOMB_X32_Y11_N24
\TOTAL|T1|c1|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~13_cout\ = CARRY((\TOTAL|T1|c1|max_value\(6) & (\TOTAL|T1|h1|tmp\(6) & !\TOTAL|T1|c1|LessThan0~11_cout\)) # (!\TOTAL|T1|c1|max_value\(6) & ((\TOTAL|T1|h1|tmp\(6)) # (!\TOTAL|T1|c1|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|max_value\(6),
	datab => \TOTAL|T1|h1|tmp\(6),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~11_cout\,
	cout => \TOTAL|T1|c1|LessThan0~13_cout\);

-- Location: LCCOMB_X32_Y11_N26
\TOTAL|T1|c1|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~15_cout\ = CARRY((\TOTAL|T1|c1|max_value\(7) & ((!\TOTAL|T1|c1|LessThan0~13_cout\) # (!\TOTAL|T1|h1|tmp\(7)))) # (!\TOTAL|T1|c1|max_value\(7) & (!\TOTAL|T1|h1|tmp\(7) & !\TOTAL|T1|c1|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|max_value\(7),
	datab => \TOTAL|T1|h1|tmp\(7),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~13_cout\,
	cout => \TOTAL|T1|c1|LessThan0~15_cout\);

-- Location: LCCOMB_X32_Y11_N28
\TOTAL|T1|c1|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~17_cout\ = CARRY((\TOTAL|T1|h1|tmp\(8) & ((!\TOTAL|T1|c1|LessThan0~15_cout\) # (!\TOTAL|T1|c1|max_value\(8)))) # (!\TOTAL|T1|h1|tmp\(8) & (!\TOTAL|T1|c1|max_value\(8) & !\TOTAL|T1|c1|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(8),
	datab => \TOTAL|T1|c1|max_value\(8),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~15_cout\,
	cout => \TOTAL|T1|c1|LessThan0~17_cout\);

-- Location: LCCOMB_X32_Y11_N30
\TOTAL|T1|c1|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~19_cout\ = CARRY((\TOTAL|T1|h1|tmp\(9) & (\TOTAL|T1|c1|max_value\(9) & !\TOTAL|T1|c1|LessThan0~17_cout\)) # (!\TOTAL|T1|h1|tmp\(9) & ((\TOTAL|T1|c1|max_value\(9)) # (!\TOTAL|T1|c1|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(9),
	datab => \TOTAL|T1|c1|max_value\(9),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~17_cout\,
	cout => \TOTAL|T1|c1|LessThan0~19_cout\);

-- Location: LCCOMB_X32_Y10_N0
\TOTAL|T1|c1|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~21_cout\ = CARRY((\TOTAL|T1|h1|tmp\(10) & ((!\TOTAL|T1|c1|LessThan0~19_cout\) # (!\TOTAL|T1|c1|max_value\(10)))) # (!\TOTAL|T1|h1|tmp\(10) & (!\TOTAL|T1|c1|max_value\(10) & !\TOTAL|T1|c1|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(10),
	datab => \TOTAL|T1|c1|max_value\(10),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~19_cout\,
	cout => \TOTAL|T1|c1|LessThan0~21_cout\);

-- Location: LCCOMB_X32_Y10_N2
\TOTAL|T1|c1|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~23_cout\ = CARRY((\TOTAL|T1|c1|max_value\(11) & ((!\TOTAL|T1|c1|LessThan0~21_cout\) # (!\TOTAL|T1|h1|tmp\(11)))) # (!\TOTAL|T1|c1|max_value\(11) & (!\TOTAL|T1|h1|tmp\(11) & !\TOTAL|T1|c1|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|max_value\(11),
	datab => \TOTAL|T1|h1|tmp\(11),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~21_cout\,
	cout => \TOTAL|T1|c1|LessThan0~23_cout\);

-- Location: LCCOMB_X32_Y10_N4
\TOTAL|T1|c1|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~25_cout\ = CARRY((\TOTAL|T1|c1|max_value\(12) & (\TOTAL|T1|h1|tmp\(12) & !\TOTAL|T1|c1|LessThan0~23_cout\)) # (!\TOTAL|T1|c1|max_value\(12) & ((\TOTAL|T1|h1|tmp\(12)) # (!\TOTAL|T1|c1|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|max_value\(12),
	datab => \TOTAL|T1|h1|tmp\(12),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~23_cout\,
	cout => \TOTAL|T1|c1|LessThan0~25_cout\);

-- Location: LCCOMB_X32_Y10_N6
\TOTAL|T1|c1|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~27_cout\ = CARRY((\TOTAL|T1|h1|tmp\(13) & (\TOTAL|T1|c1|max_value\(13) & !\TOTAL|T1|c1|LessThan0~25_cout\)) # (!\TOTAL|T1|h1|tmp\(13) & ((\TOTAL|T1|c1|max_value\(13)) # (!\TOTAL|T1|c1|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(13),
	datab => \TOTAL|T1|c1|max_value\(13),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~25_cout\,
	cout => \TOTAL|T1|c1|LessThan0~27_cout\);

-- Location: LCCOMB_X32_Y10_N8
\TOTAL|T1|c1|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~29_cout\ = CARRY((\TOTAL|T1|c1|max_value\(14) & (\TOTAL|T1|h1|tmp\(14) & !\TOTAL|T1|c1|LessThan0~27_cout\)) # (!\TOTAL|T1|c1|max_value\(14) & ((\TOTAL|T1|h1|tmp\(14)) # (!\TOTAL|T1|c1|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|max_value\(14),
	datab => \TOTAL|T1|h1|tmp\(14),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~27_cout\,
	cout => \TOTAL|T1|c1|LessThan0~29_cout\);

-- Location: LCCOMB_X32_Y10_N10
\TOTAL|T1|c1|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~31_cout\ = CARRY((\TOTAL|T1|c1|max_value\(15) & ((!\TOTAL|T1|c1|LessThan0~29_cout\) # (!\TOTAL|T1|h1|tmp\(15)))) # (!\TOTAL|T1|c1|max_value\(15) & (!\TOTAL|T1|h1|tmp\(15) & !\TOTAL|T1|c1|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|max_value\(15),
	datab => \TOTAL|T1|h1|tmp\(15),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~29_cout\,
	cout => \TOTAL|T1|c1|LessThan0~31_cout\);

-- Location: LCCOMB_X32_Y10_N12
\TOTAL|T1|c1|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~33_cout\ = CARRY((\TOTAL|T1|h1|tmp\(16) & ((!\TOTAL|T1|c1|LessThan0~31_cout\) # (!\TOTAL|T1|c1|max_value\(16)))) # (!\TOTAL|T1|h1|tmp\(16) & (!\TOTAL|T1|c1|max_value\(16) & !\TOTAL|T1|c1|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(16),
	datab => \TOTAL|T1|c1|max_value\(16),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~31_cout\,
	cout => \TOTAL|T1|c1|LessThan0~33_cout\);

-- Location: LCCOMB_X32_Y10_N14
\TOTAL|T1|c1|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~35_cout\ = CARRY((\TOTAL|T1|h1|tmp\(17) & (\TOTAL|T1|c1|max_value\(17) & !\TOTAL|T1|c1|LessThan0~33_cout\)) # (!\TOTAL|T1|h1|tmp\(17) & ((\TOTAL|T1|c1|max_value\(17)) # (!\TOTAL|T1|c1|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(17),
	datab => \TOTAL|T1|c1|max_value\(17),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~33_cout\,
	cout => \TOTAL|T1|c1|LessThan0~35_cout\);

-- Location: LCCOMB_X32_Y10_N16
\TOTAL|T1|c1|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~37_cout\ = CARRY((\TOTAL|T1|h1|tmp\(18) & ((!\TOTAL|T1|c1|LessThan0~35_cout\) # (!\TOTAL|T1|c1|max_value\(18)))) # (!\TOTAL|T1|h1|tmp\(18) & (!\TOTAL|T1|c1|max_value\(18) & !\TOTAL|T1|c1|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(18),
	datab => \TOTAL|T1|c1|max_value\(18),
	datad => VCC,
	cin => \TOTAL|T1|c1|LessThan0~35_cout\,
	cout => \TOTAL|T1|c1|LessThan0~37_cout\);

-- Location: LCCOMB_X32_Y10_N18
\TOTAL|T1|c1|LessThan0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan0~38_combout\ = (\TOTAL|T1|c1|max_value\(19) & (\TOTAL|T1|c1|LessThan0~37_cout\ & \TOTAL|T1|h1|tmp\(19))) # (!\TOTAL|T1|c1|max_value\(19) & ((\TOTAL|T1|c1|LessThan0~37_cout\) # (\TOTAL|T1|h1|tmp\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|max_value\(19),
	datad => \TOTAL|T1|h1|tmp\(19),
	cin => \TOTAL|T1|c1|LessThan0~37_cout\,
	combout => \TOTAL|T1|c1|LessThan0~38_combout\);

-- Location: LCCOMB_X33_Y10_N26
\TOTAL|T1|c1|max_value[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value[4]~1_combout\ = (\TOTAL|T1|startCH~regout\) # ((\TOTAL|T1|c1|LessThan0~38_combout\ & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|LessThan0~38_combout\,
	datac => \TOTAL|T1|startCH~regout\,
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|max_value[4]~1_combout\);

-- Location: LCFF_X33_Y10_N25
\TOTAL|T1|c1|max_value[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~2_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(17));

-- Location: LCFF_X32_Y10_N5
\TOTAL|histo_display|rMaxValue[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|max_value\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rMaxValue\(17));

-- Location: LCCOMB_X33_Y8_N8
\TOTAL|histo_display|rMaxValue[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|rMaxValue[16]~feeder_combout\ = \TOTAL|T1|c1|max_value\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|T1|c1|max_value\(16),
	combout => \TOTAL|histo_display|rMaxValue[16]~feeder_combout\);

-- Location: LCFF_X33_Y8_N9
\TOTAL|histo_display|rMaxValue[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|rMaxValue[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rMaxValue\(16));

-- Location: LCFF_X32_Y10_N9
\TOTAL|histo_display|rMaxValue[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|max_value\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rMaxValue\(18));

-- Location: LCCOMB_X33_Y8_N16
\TOTAL|histo_display|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideOr1~0_combout\ = (\TOTAL|histo_display|rMaxValue\(19)) # ((\TOTAL|histo_display|rMaxValue\(17)) # ((\TOTAL|histo_display|rMaxValue\(16)) # (\TOTAL|histo_display|rMaxValue\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|rMaxValue\(19),
	datab => \TOTAL|histo_display|rMaxValue\(17),
	datac => \TOTAL|histo_display|rMaxValue\(16),
	datad => \TOTAL|histo_display|rMaxValue\(18),
	combout => \TOTAL|histo_display|WideOr1~0_combout\);

-- Location: LCFF_X33_Y8_N17
\TOTAL|histo_display|Normalize[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|Normalize\(3));

-- Location: LCCOMB_X33_Y9_N20
\TOTAL|T1|c1|oDataOutHist~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~17_combout\ = (\TOTAL|T1|h1|tmp\(2) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|h1|tmp\(2),
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~17_combout\);

-- Location: LCFF_X33_Y9_N21
\TOTAL|T1|c1|oDataOutHist[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~17_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(2));

-- Location: LCCOMB_X35_Y9_N16
\TOTAL|T1|c1|oAddrOutHist[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ = (\TOTAL|T1|c1|state.0000~regout\ & (!\TOTAL|T1|c1|state.0010~regout\ & (!\TOTAL|T1|c1|state.0001~regout\ & !\TOTAL|T1|startCH~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0000~regout\,
	datab => \TOTAL|T1|c1|state.0010~regout\,
	datac => \TOTAL|T1|c1|state.0001~regout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\);

-- Location: LCCOMB_X35_Y9_N0
\TOTAL|T1|c1|oAddrOutHist~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutHist~1_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (!\TOTAL|T1|c1|oAddrInHist\(0))) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrInHist\(0),
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oAddrOutHist~1_combout\);

-- Location: LCFF_X35_Y9_N1
\TOTAL|T1|c1|oAddrOutHist[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutHist~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutHist\(0));

-- Location: LCCOMB_X27_Y10_N0
\TOTAL|T1|c1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add1~1\ = CARRY(\TOTAL|T1|c1|oAddrInHist\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(0),
	datad => VCC,
	cout => \TOTAL|T1|c1|Add1~1\);

-- Location: LCCOMB_X27_Y10_N2
\TOTAL|T1|c1|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add1~2_combout\ = (\TOTAL|T1|c1|oAddrInHist\(1) & (\TOTAL|T1|c1|Add1~1\ & VCC)) # (!\TOTAL|T1|c1|oAddrInHist\(1) & (!\TOTAL|T1|c1|Add1~1\))
-- \TOTAL|T1|c1|Add1~3\ = CARRY((!\TOTAL|T1|c1|oAddrInHist\(1) & !\TOTAL|T1|c1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrInHist\(1),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add1~1\,
	combout => \TOTAL|T1|c1|Add1~2_combout\,
	cout => \TOTAL|T1|c1|Add1~3\);

-- Location: LCCOMB_X34_Y11_N6
\TOTAL|T1|c1|oAddrOutHist~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutHist~2_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add1~2_combout\)) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0011~regout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|Add1~2_combout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oAddrOutHist~2_combout\);

-- Location: LCFF_X34_Y11_N7
\TOTAL|T1|c1|oAddrOutHist[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutHist~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutHist\(1));

-- Location: LCCOMB_X27_Y10_N4
\TOTAL|T1|c1|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add1~4_combout\ = (\TOTAL|T1|c1|oAddrInHist\(2) & ((GND) # (!\TOTAL|T1|c1|Add1~3\))) # (!\TOTAL|T1|c1|oAddrInHist\(2) & (\TOTAL|T1|c1|Add1~3\ $ (GND)))
-- \TOTAL|T1|c1|Add1~5\ = CARRY((\TOTAL|T1|c1|oAddrInHist\(2)) # (!\TOTAL|T1|c1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(2),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add1~3\,
	combout => \TOTAL|T1|c1|Add1~4_combout\,
	cout => \TOTAL|T1|c1|Add1~5\);

-- Location: LCCOMB_X34_Y11_N8
\TOTAL|T1|c1|oAddrOutHist~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutHist~3_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add1~4_combout\)) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0011~regout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|Add1~4_combout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oAddrOutHist~3_combout\);

-- Location: LCFF_X34_Y11_N9
\TOTAL|T1|c1|oAddrOutHist[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutHist~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutHist\(2));

-- Location: LCCOMB_X27_Y10_N6
\TOTAL|T1|c1|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add1~6_combout\ = (\TOTAL|T1|c1|oAddrInHist\(3) & (\TOTAL|T1|c1|Add1~5\ & VCC)) # (!\TOTAL|T1|c1|oAddrInHist\(3) & (!\TOTAL|T1|c1|Add1~5\))
-- \TOTAL|T1|c1|Add1~7\ = CARRY((!\TOTAL|T1|c1|oAddrInHist\(3) & !\TOTAL|T1|c1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(3),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add1~5\,
	combout => \TOTAL|T1|c1|Add1~6_combout\,
	cout => \TOTAL|T1|c1|Add1~7\);

-- Location: LCCOMB_X36_Y9_N8
\TOTAL|T1|c1|oAddrOutHist~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutHist~4_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add1~6_combout\)) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|Add1~6_combout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oAddrOutHist~4_combout\);

-- Location: LCFF_X36_Y9_N9
\TOTAL|T1|c1|oAddrOutHist[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutHist~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutHist\(3));

-- Location: LCCOMB_X27_Y10_N8
\TOTAL|T1|c1|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add1~8_combout\ = (\TOTAL|T1|c1|oAddrInHist\(4) & ((GND) # (!\TOTAL|T1|c1|Add1~7\))) # (!\TOTAL|T1|c1|oAddrInHist\(4) & (\TOTAL|T1|c1|Add1~7\ $ (GND)))
-- \TOTAL|T1|c1|Add1~9\ = CARRY((\TOTAL|T1|c1|oAddrInHist\(4)) # (!\TOTAL|T1|c1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(4),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add1~7\,
	combout => \TOTAL|T1|c1|Add1~8_combout\,
	cout => \TOTAL|T1|c1|Add1~9\);

-- Location: LCCOMB_X34_Y10_N8
\TOTAL|T1|c1|oAddrOutHist~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutHist~5_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|Add1~8_combout\))) # (!\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|state.0100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0011~regout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|state.0100~regout\,
	datad => \TOTAL|T1|c1|Add1~8_combout\,
	combout => \TOTAL|T1|c1|oAddrOutHist~5_combout\);

-- Location: LCFF_X34_Y10_N9
\TOTAL|T1|c1|oAddrOutHist[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutHist~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutHist\(4));

-- Location: LCCOMB_X27_Y10_N10
\TOTAL|T1|c1|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|Add1~10_combout\ = (\TOTAL|T1|c1|oAddrInHist\(5) & (\TOTAL|T1|c1|Add1~9\ & VCC)) # (!\TOTAL|T1|c1|oAddrInHist\(5) & (!\TOTAL|T1|c1|Add1~9\))
-- \TOTAL|T1|c1|Add1~11\ = CARRY((!\TOTAL|T1|c1|oAddrInHist\(5) & !\TOTAL|T1|c1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrInHist\(5),
	datad => VCC,
	cin => \TOTAL|T1|c1|Add1~9\,
	combout => \TOTAL|T1|c1|Add1~10_combout\,
	cout => \TOTAL|T1|c1|Add1~11\);

-- Location: LCCOMB_X36_Y9_N20
\TOTAL|T1|c1|oAddrOutHist~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutHist~6_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add1~10_combout\)) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|Add1~10_combout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oAddrOutHist~6_combout\);

-- Location: LCFF_X36_Y9_N21
\TOTAL|T1|c1|oAddrOutHist[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutHist~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutHist\(5));

-- Location: LCCOMB_X34_Y10_N4
\TOTAL|T1|c1|oAddrOutHist~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutHist~7_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|Add1~12_combout\))) # (!\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|state.0100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|Add1~12_combout\,
	datac => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oAddrOutHist~7_combout\);

-- Location: LCFF_X34_Y10_N5
\TOTAL|T1|c1|oAddrOutHist[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutHist~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutHist\(6));

-- Location: LCCOMB_X36_Y9_N18
\TOTAL|T1|c1|oAddrOutHist~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutHist~8_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add1~14_combout\)) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|Add1~14_combout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oAddrOutHist~8_combout\);

-- Location: LCFF_X36_Y9_N19
\TOTAL|T1|c1|oAddrOutHist[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutHist~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutHist\(7));

-- Location: LCCOMB_X44_Y10_N10
\TOTAL|histo_display|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add0~0_combout\ = (\u2|Y_Cont\(1) & (!\u2|Y_Cont\(0) & VCC)) # (!\u2|Y_Cont\(1) & (\u2|Y_Cont\(0) $ (GND)))
-- \TOTAL|histo_display|Add0~1\ = CARRY((!\u2|Y_Cont\(1) & !\u2|Y_Cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(1),
	datab => \u2|Y_Cont\(0),
	datad => VCC,
	combout => \TOTAL|histo_display|Add0~0_combout\,
	cout => \TOTAL|histo_display|Add0~1\);

-- Location: LCFF_X38_Y10_N19
\TOTAL|T1|rReadGray[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|histo_display|Add0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rReadGray\(0));

-- Location: LCCOMB_X44_Y10_N12
\TOTAL|histo_display|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add0~2_combout\ = (\u2|Y_Cont\(2) & ((\TOTAL|histo_display|Add0~1\) # (GND))) # (!\u2|Y_Cont\(2) & (!\TOTAL|histo_display|Add0~1\))
-- \TOTAL|histo_display|Add0~3\ = CARRY((\u2|Y_Cont\(2)) # (!\TOTAL|histo_display|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(2),
	datad => VCC,
	cin => \TOTAL|histo_display|Add0~1\,
	combout => \TOTAL|histo_display|Add0~2_combout\,
	cout => \TOTAL|histo_display|Add0~3\);

-- Location: LCFF_X38_Y10_N29
\TOTAL|T1|rReadGray[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|histo_display|Add0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rReadGray\(1));

-- Location: LCFF_X48_Y10_N7
\u2|Y_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[3]~23_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(3));

-- Location: LCCOMB_X44_Y10_N14
\TOTAL|histo_display|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add0~4_combout\ = (\u2|Y_Cont\(3) & (!\TOTAL|histo_display|Add0~3\ & VCC)) # (!\u2|Y_Cont\(3) & (\TOTAL|histo_display|Add0~3\ $ (GND)))
-- \TOTAL|histo_display|Add0~5\ = CARRY((!\u2|Y_Cont\(3) & !\TOTAL|histo_display|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(3),
	datad => VCC,
	cin => \TOTAL|histo_display|Add0~3\,
	combout => \TOTAL|histo_display|Add0~4_combout\,
	cout => \TOTAL|histo_display|Add0~5\);

-- Location: LCFF_X38_Y10_N7
\TOTAL|T1|rReadGray[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|histo_display|Add0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rReadGray\(2));

-- Location: LCCOMB_X44_Y10_N16
\TOTAL|histo_display|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add0~6_combout\ = (\u2|Y_Cont\(4) & ((\TOTAL|histo_display|Add0~5\) # (GND))) # (!\u2|Y_Cont\(4) & (!\TOTAL|histo_display|Add0~5\))
-- \TOTAL|histo_display|Add0~7\ = CARRY((\u2|Y_Cont\(4)) # (!\TOTAL|histo_display|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(4),
	datad => VCC,
	cin => \TOTAL|histo_display|Add0~5\,
	combout => \TOTAL|histo_display|Add0~6_combout\,
	cout => \TOTAL|histo_display|Add0~7\);

-- Location: LCFF_X38_Y10_N9
\TOTAL|T1|rReadGray[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|histo_display|Add0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rReadGray\(3));

-- Location: LCCOMB_X44_Y10_N18
\TOTAL|histo_display|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add0~8_combout\ = (\u2|Y_Cont\(5) & (!\TOTAL|histo_display|Add0~7\ & VCC)) # (!\u2|Y_Cont\(5) & (\TOTAL|histo_display|Add0~7\ $ (GND)))
-- \TOTAL|histo_display|Add0~9\ = CARRY((!\u2|Y_Cont\(5) & !\TOTAL|histo_display|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(5),
	datad => VCC,
	cin => \TOTAL|histo_display|Add0~7\,
	combout => \TOTAL|histo_display|Add0~8_combout\,
	cout => \TOTAL|histo_display|Add0~9\);

-- Location: LCFF_X44_Y10_N19
\TOTAL|T1|rReadGray[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rReadGray\(4));

-- Location: LCCOMB_X44_Y10_N20
\TOTAL|histo_display|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add0~10_combout\ = (\u2|Y_Cont\(6) & ((\TOTAL|histo_display|Add0~9\) # (GND))) # (!\u2|Y_Cont\(6) & (!\TOTAL|histo_display|Add0~9\))
-- \TOTAL|histo_display|Add0~11\ = CARRY((\u2|Y_Cont\(6)) # (!\TOTAL|histo_display|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(6),
	datad => VCC,
	cin => \TOTAL|histo_display|Add0~9\,
	combout => \TOTAL|histo_display|Add0~10_combout\,
	cout => \TOTAL|histo_display|Add0~11\);

-- Location: LCFF_X44_Y10_N21
\TOTAL|T1|rReadGray[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rReadGray\(5));

-- Location: LCCOMB_X44_Y10_N22
\TOTAL|histo_display|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add0~12_combout\ = (\u2|Y_Cont\(7) & (!\TOTAL|histo_display|Add0~11\ & VCC)) # (!\u2|Y_Cont\(7) & (\TOTAL|histo_display|Add0~11\ $ (GND)))
-- \TOTAL|histo_display|Add0~13\ = CARRY((!\u2|Y_Cont\(7) & !\TOTAL|histo_display|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Y_Cont\(7),
	datad => VCC,
	cin => \TOTAL|histo_display|Add0~11\,
	combout => \TOTAL|histo_display|Add0~12_combout\,
	cout => \TOTAL|histo_display|Add0~13\);

-- Location: LCFF_X44_Y10_N23
\TOTAL|T1|rReadGray[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rReadGray\(6));

-- Location: LCCOMB_X44_Y10_N24
\TOTAL|histo_display|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add0~14_combout\ = \u2|Y_Cont\(8) $ (!\TOTAL|histo_display|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(8),
	cin => \TOTAL|histo_display|Add0~13\,
	combout => \TOTAL|histo_display|Add0~14_combout\);

-- Location: LCFF_X44_Y10_N25
\TOTAL|T1|rReadGray[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rReadGray\(7));

-- Location: LCCOMB_X36_Y9_N14
\TOTAL|T1|c1|oDataOutHist~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~16_combout\ = (\TOTAL|T1|h1|tmp\(3) & ((\TOTAL|T1|c1|state.0011~regout\) # (\TOTAL|T1|c1|state.0100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(3),
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~16_combout\);

-- Location: LCFF_X36_Y9_N15
\TOTAL|T1|c1|oDataOutHist[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~16_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(3));

-- Location: LCCOMB_X33_Y9_N22
\TOTAL|T1|c1|oDataOutHist~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~15_combout\ = (\TOTAL|T1|h1|tmp\(4) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|h1|tmp\(4),
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~15_combout\);

-- Location: LCFF_X33_Y9_N23
\TOTAL|T1|c1|oDataOutHist[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~15_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(4));

-- Location: LCCOMB_X33_Y9_N14
\TOTAL|T1|c1|oDataOutHist~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~14_combout\ = (\TOTAL|T1|h1|tmp\(5) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|h1|tmp\(5),
	combout => \TOTAL|T1|c1|oDataOutHist~14_combout\);

-- Location: LCFF_X33_Y9_N15
\TOTAL|T1|c1|oDataOutHist[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~14_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(5));

-- Location: LCCOMB_X33_Y9_N26
\TOTAL|T1|c1|oDataOutHist~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~12_combout\ = (\TOTAL|T1|h1|tmp\(6) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|h1|tmp\(6),
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~12_combout\);

-- Location: LCFF_X33_Y9_N27
\TOTAL|T1|c1|oDataOutHist[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~12_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(6));

-- Location: LCCOMB_X33_Y9_N6
\TOTAL|T1|c1|oDataOutHist~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~13_combout\ = (\TOTAL|T1|h1|tmp\(7) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|h1|tmp\(7),
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~13_combout\);

-- Location: LCFF_X33_Y9_N7
\TOTAL|T1|c1|oDataOutHist[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~13_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(7));

-- Location: LCCOMB_X33_Y9_N2
\TOTAL|T1|c1|oDataOutHist~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~10_combout\ = (\TOTAL|T1|h1|tmp\(8) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|h1|tmp\(8),
	combout => \TOTAL|T1|c1|oDataOutHist~10_combout\);

-- Location: LCFF_X33_Y9_N3
\TOTAL|T1|c1|oDataOutHist[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~10_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(8));

-- Location: LCCOMB_X36_Y9_N4
\TOTAL|T1|c1|oDataOutHist~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~11_combout\ = (\TOTAL|T1|h1|tmp\(9) & ((\TOTAL|T1|c1|state.0011~regout\) # (\TOTAL|T1|c1|state.0100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(9),
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~11_combout\);

-- Location: LCFF_X36_Y9_N5
\TOTAL|T1|c1|oDataOutHist[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~11_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(9));

-- Location: LCCOMB_X33_Y9_N18
\TOTAL|T1|c1|oDataOutHist~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~9_combout\ = (\TOTAL|T1|h1|tmp\(10) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|h1|tmp\(10),
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~9_combout\);

-- Location: LCFF_X33_Y9_N19
\TOTAL|T1|c1|oDataOutHist[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~9_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(10));

-- Location: LCCOMB_X33_Y9_N30
\TOTAL|T1|c1|oDataOutHist~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~7_combout\ = (\TOTAL|T1|h1|tmp\(11) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|h1|tmp\(11),
	combout => \TOTAL|T1|c1|oDataOutHist~7_combout\);

-- Location: LCFF_X33_Y9_N31
\TOTAL|T1|c1|oDataOutHist[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~7_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(11));

-- Location: LCCOMB_X36_Y9_N30
\TOTAL|T1|c1|oDataOutHist~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~8_combout\ = (\TOTAL|T1|h1|tmp\(12) & ((\TOTAL|T1|c1|state.0011~regout\) # (\TOTAL|T1|c1|state.0100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(12),
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~8_combout\);

-- Location: LCFF_X36_Y9_N31
\TOTAL|T1|c1|oDataOutHist[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~8_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(12));

-- Location: LCCOMB_X33_Y9_N4
\TOTAL|T1|c1|oDataOutHist~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~5_combout\ = (\TOTAL|T1|h1|tmp\(13) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|h1|tmp\(13),
	combout => \TOTAL|T1|c1|oDataOutHist~5_combout\);

-- Location: LCFF_X33_Y9_N5
\TOTAL|T1|c1|oDataOutHist[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~5_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(13));

-- Location: LCCOMB_X33_Y9_N28
\TOTAL|T1|c1|oDataOutHist~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~6_combout\ = (\TOTAL|T1|h1|tmp\(14) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|h1|tmp\(14),
	combout => \TOTAL|T1|c1|oDataOutHist~6_combout\);

-- Location: LCFF_X33_Y9_N29
\TOTAL|T1|c1|oDataOutHist[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~6_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(14));

-- Location: LCCOMB_X33_Y9_N16
\TOTAL|T1|c1|oDataOutHist~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~4_combout\ = (\TOTAL|T1|h1|tmp\(15) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|h1|tmp\(15),
	combout => \TOTAL|T1|c1|oDataOutHist~4_combout\);

-- Location: LCFF_X33_Y9_N17
\TOTAL|T1|c1|oDataOutHist[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~4_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(15));

-- Location: LCCOMB_X33_Y9_N24
\TOTAL|T1|c1|oDataOutHist~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~2_combout\ = (\TOTAL|T1|h1|tmp\(16) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|h1|tmp\(16),
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~2_combout\);

-- Location: LCFF_X33_Y9_N25
\TOTAL|T1|c1|oDataOutHist[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~2_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(16));

-- Location: LCCOMB_X33_Y9_N8
\TOTAL|T1|c1|oDataOutHist~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~3_combout\ = (\TOTAL|T1|h1|tmp\(17) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|h1|tmp\(17),
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~3_combout\);

-- Location: LCFF_X33_Y9_N9
\TOTAL|T1|c1|oDataOutHist[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~3_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(17));

-- Location: LCCOMB_X33_Y9_N12
\TOTAL|T1|c1|oDataOutHist~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~1_combout\ = (\TOTAL|T1|h1|tmp\(18) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|h1|tmp\(18),
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~1_combout\);

-- Location: LCFF_X33_Y9_N13
\TOTAL|T1|c1|oDataOutHist[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~1_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(18));

-- Location: LCCOMB_X33_Y9_N10
\TOTAL|T1|c1|oDataOutHist~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~0_combout\ = (\TOTAL|T1|h1|tmp\(19) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|h1|tmp\(19),
	combout => \TOTAL|T1|c1|oDataOutHist~0_combout\);

-- Location: LCFF_X33_Y9_N11
\TOTAL|T1|c1|oDataOutHist[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~0_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(19));

-- Location: LCCOMB_X47_Y4_N2
\TOTAL|T1|even~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|even~0_combout\ = (\TOTAL|T1|even~regout\ & (\u1|oRST_1~regout\ & ((\TOTAL|T1|substate.001~regout\) # (!\TOTAL|T1|state.010~regout\)))) # (!\TOTAL|T1|even~regout\ & (!\TOTAL|T1|substate.001~regout\ & ((\TOTAL|T1|state.010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|substate.001~regout\,
	datab => \u1|oRST_1~regout\,
	datac => \TOTAL|T1|even~regout\,
	datad => \TOTAL|T1|state.010~regout\,
	combout => \TOTAL|T1|even~0_combout\);

-- Location: LCFF_X47_Y4_N3
\TOTAL|T1|even\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|even~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|even~regout\);

-- Location: LCCOMB_X38_Y8_N22
\TOTAL|T1|oGrayHisto[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|oGrayHisto[19]~0_combout\ = (\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist2RDataR\(19)))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist1RDataR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist1RDataR\(19),
	datab => \TOTAL|T1|Hist2RDataR\(19),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|T1|oGrayHisto[19]~0_combout\);

-- Location: LCCOMB_X33_Y8_N18
\TOTAL|histo_display|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideOr3~0_combout\ = (!\TOTAL|histo_display|rMaxValue\(18) & !\TOTAL|histo_display|rMaxValue\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|rMaxValue\(18),
	datad => \TOTAL|histo_display|rMaxValue\(17),
	combout => \TOTAL|histo_display|WideOr3~0_combout\);

-- Location: LCCOMB_X32_Y10_N30
\TOTAL|T1|c1|max_value~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~6_combout\ = (\TOTAL|T1|h1|tmp\(14) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(14),
	datac => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~6_combout\);

-- Location: LCFF_X32_Y10_N31
\TOTAL|T1|c1|max_value[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~6_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(14));

-- Location: LCFF_X32_Y10_N13
\TOTAL|histo_display|rMaxValue[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|max_value\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rMaxValue\(14));

-- Location: LCCOMB_X33_Y10_N20
\TOTAL|T1|c1|max_value~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~10_combout\ = (!\TOTAL|T1|startCH~regout\ & \TOTAL|T1|h1|tmp\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|startCH~regout\,
	datac => \TOTAL|T1|h1|tmp\(19),
	combout => \TOTAL|T1|c1|max_value~10_combout\);

-- Location: LCFF_X33_Y10_N21
\TOTAL|T1|c1|max_value[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~10_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(19));

-- Location: LCFF_X32_Y10_N15
\TOTAL|histo_display|rMaxValue[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|max_value\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rMaxValue\(19));

-- Location: LCCOMB_X33_Y10_N28
\TOTAL|T1|c1|max_value~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~5_combout\ = (\TOTAL|T1|h1|tmp\(15) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(15),
	datac => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~5_combout\);

-- Location: LCFF_X33_Y10_N29
\TOTAL|T1|c1|max_value[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~5_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(15));

-- Location: LCFF_X32_Y10_N7
\TOTAL|histo_display|rMaxValue[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|max_value\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rMaxValue\(15));

-- Location: LCCOMB_X33_Y8_N26
\TOTAL|histo_display|WideNor4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideNor4~0_combout\ = (!\TOTAL|histo_display|rMaxValue\(19) & (\TOTAL|histo_display|WideOr3~0_combout\ & (!\TOTAL|histo_display|rMaxValue\(16) & !\TOTAL|histo_display|rMaxValue\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|rMaxValue\(19),
	datab => \TOTAL|histo_display|WideOr3~0_combout\,
	datac => \TOTAL|histo_display|rMaxValue\(16),
	datad => \TOTAL|histo_display|rMaxValue\(15),
	combout => \TOTAL|histo_display|WideNor4~0_combout\);

-- Location: LCCOMB_X33_Y8_N10
\TOTAL|histo_display|WideOr2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideOr2~1_combout\ = (!\TOTAL|histo_display|rMaxValue\(19) & (((\TOTAL|histo_display|WideNor8~0_combout\ & !\TOTAL|histo_display|rMaxValue\(14))) # (!\TOTAL|histo_display|WideNor4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|WideNor8~0_combout\,
	datab => \TOTAL|histo_display|rMaxValue\(14),
	datac => \TOTAL|histo_display|rMaxValue\(19),
	datad => \TOTAL|histo_display|WideNor4~0_combout\,
	combout => \TOTAL|histo_display|WideOr2~1_combout\);

-- Location: LCCOMB_X32_Y10_N20
\TOTAL|T1|c1|max_value~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~4_combout\ = (\TOTAL|T1|h1|tmp\(12) & !\TOTAL|T1|startCH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(12),
	datac => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|max_value~4_combout\);

-- Location: LCFF_X32_Y10_N21
\TOTAL|T1|c1|max_value[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~4_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(12));

-- Location: LCFF_X32_Y10_N17
\TOTAL|histo_display|rMaxValue[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|max_value\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rMaxValue\(12));

-- Location: LCFF_X32_Y10_N1
\TOTAL|histo_display|rMaxValue[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|max_value\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rMaxValue\(13));

-- Location: LCCOMB_X33_Y8_N14
\TOTAL|histo_display|WideOr3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideOr3~1_combout\ = (!\TOTAL|histo_display|rMaxValue\(14) & (\TOTAL|histo_display|rMaxValue\(12) & (!\TOTAL|histo_display|rMaxValue\(13) & !\TOTAL|histo_display|rMaxValue\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|rMaxValue\(14),
	datab => \TOTAL|histo_display|rMaxValue\(12),
	datac => \TOTAL|histo_display|rMaxValue\(13),
	datad => \TOTAL|histo_display|rMaxValue\(15),
	combout => \TOTAL|histo_display|WideOr3~1_combout\);

-- Location: LCCOMB_X34_Y8_N26
\TOTAL|histo_display|WideOr3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideOr3~2_combout\ = (\TOTAL|histo_display|WideOr2~1_combout\ & (((!\TOTAL|histo_display|rMaxValue\(16) & !\TOTAL|histo_display|WideOr3~1_combout\)) # (!\TOTAL|histo_display|WideOr3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|rMaxValue\(16),
	datab => \TOTAL|histo_display|WideOr3~0_combout\,
	datac => \TOTAL|histo_display|WideOr2~1_combout\,
	datad => \TOTAL|histo_display|WideOr3~1_combout\,
	combout => \TOTAL|histo_display|WideOr3~2_combout\);

-- Location: LCFF_X34_Y8_N27
\TOTAL|histo_display|Normalize[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|WideOr3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|Normalize\(0));

-- Location: LCCOMB_X33_Y8_N20
\TOTAL|histo_display|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideOr2~0_combout\ = (!\TOTAL|histo_display|rMaxValue\(12) & (!\TOTAL|histo_display|rMaxValue\(13) & !\TOTAL|histo_display|rMaxValue\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|rMaxValue\(12),
	datac => \TOTAL|histo_display|rMaxValue\(13),
	datad => \TOTAL|histo_display|rMaxValue\(14),
	combout => \TOTAL|histo_display|WideOr2~0_combout\);

-- Location: LCCOMB_X33_Y8_N22
\TOTAL|histo_display|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideOr1~1_combout\ = (\TOTAL|histo_display|WideOr2~2_combout\ & (!\TOTAL|histo_display|rMaxValue\(19) & ((\TOTAL|histo_display|rMaxValue\(15)) # (!\TOTAL|histo_display|WideOr2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|WideOr2~2_combout\,
	datab => \TOTAL|histo_display|rMaxValue\(15),
	datac => \TOTAL|histo_display|rMaxValue\(19),
	datad => \TOTAL|histo_display|WideOr2~0_combout\,
	combout => \TOTAL|histo_display|WideOr1~1_combout\);

-- Location: LCFF_X33_Y8_N23
\TOTAL|histo_display|Normalize[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|WideOr1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|Normalize\(2));

-- Location: LCCOMB_X38_Y8_N24
\TOTAL|histo_display|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~14_combout\ = (!\TOTAL|histo_display|Normalize\(1) & (\TOTAL|T1|oGrayHisto[19]~0_combout\ & (!\TOTAL|histo_display|Normalize\(0) & \TOTAL|histo_display|Normalize\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|T1|oGrayHisto[19]~0_combout\,
	datac => \TOTAL|histo_display|Normalize\(0),
	datad => \TOTAL|histo_display|Normalize\(2),
	combout => \TOTAL|histo_display|ShiftRight0~14_combout\);

-- Location: LCCOMB_X32_Y10_N24
\TOTAL|T1|c1|max_value~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|max_value~8_combout\ = (!\TOTAL|T1|startCH~regout\ & \TOTAL|T1|h1|tmp\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|startCH~regout\,
	datad => \TOTAL|T1|h1|tmp\(11),
	combout => \TOTAL|T1|c1|max_value~8_combout\);

-- Location: LCFF_X32_Y10_N25
\TOTAL|T1|c1|max_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|max_value~8_combout\,
	ena => \TOTAL|T1|c1|max_value[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|max_value\(11));

-- Location: LCFF_X32_Y10_N11
\TOTAL|histo_display|rMaxValue[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|max_value\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|rMaxValue\(11));

-- Location: LCCOMB_X33_Y8_N28
\TOTAL|histo_display|WideOr2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideOr2~3_combout\ = (!\TOTAL|histo_display|rMaxValue\(14) & (!\TOTAL|histo_display|rMaxValue\(12) & (!\TOTAL|histo_display|rMaxValue\(13) & \TOTAL|histo_display|rMaxValue\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|rMaxValue\(14),
	datab => \TOTAL|histo_display|rMaxValue\(12),
	datac => \TOTAL|histo_display|rMaxValue\(13),
	datad => \TOTAL|histo_display|rMaxValue\(11),
	combout => \TOTAL|histo_display|WideOr2~3_combout\);

-- Location: LCCOMB_X33_Y8_N24
\TOTAL|histo_display|WideOr2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideOr2~2_combout\ = (!\TOTAL|histo_display|rMaxValue\(17) & (!\TOTAL|histo_display|rMaxValue\(16) & !\TOTAL|histo_display|rMaxValue\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|rMaxValue\(17),
	datac => \TOTAL|histo_display|rMaxValue\(16),
	datad => \TOTAL|histo_display|rMaxValue\(18),
	combout => \TOTAL|histo_display|WideOr2~2_combout\);

-- Location: LCCOMB_X33_Y8_N30
\TOTAL|histo_display|WideOr2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|WideOr2~4_combout\ = ((\TOTAL|histo_display|WideOr2~2_combout\ & ((\TOTAL|histo_display|WideOr2~3_combout\) # (\TOTAL|histo_display|rMaxValue\(15))))) # (!\TOTAL|histo_display|WideOr2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|WideOr2~1_combout\,
	datab => \TOTAL|histo_display|WideOr2~3_combout\,
	datac => \TOTAL|histo_display|WideOr2~2_combout\,
	datad => \TOTAL|histo_display|rMaxValue\(15),
	combout => \TOTAL|histo_display|WideOr2~4_combout\);

-- Location: LCFF_X33_Y8_N31
\TOTAL|histo_display|Normalize[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|WideOr2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|Normalize\(1));

-- Location: LCCOMB_X34_Y8_N28
\TOTAL|histo_display|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~16_combout\ = (\TOTAL|histo_display|ShiftRight0~15_combout\ & ((\TOTAL|histo_display|Normalize\(0)) # ((\TOTAL|T1|Hist2RDataR\(15))))) # (!\TOTAL|histo_display|ShiftRight0~15_combout\ & (!\TOTAL|histo_display|Normalize\(0) 
-- & (\TOTAL|T1|Hist1RDataR\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~15_combout\,
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist1RDataR\(15),
	datad => \TOTAL|T1|Hist2RDataR\(15),
	combout => \TOTAL|histo_display|ShiftRight0~16_combout\);

-- Location: LCCOMB_X35_Y8_N20
\TOTAL|histo_display|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~17_combout\ = (!\TOTAL|histo_display|Normalize\(2) & (!\TOTAL|histo_display|Normalize\(1) & \TOTAL|histo_display|ShiftRight0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~16_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~17_combout\);

-- Location: LCCOMB_X40_Y7_N0
\TOTAL|histo_display|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~18_combout\ = (!\TOTAL|histo_display|Normalize\(3) & ((\TOTAL|histo_display|ShiftRight0~13_combout\) # ((\TOTAL|histo_display|ShiftRight0~14_combout\) # (\TOTAL|histo_display|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~13_combout\,
	datab => \TOTAL|histo_display|Normalize\(3),
	datac => \TOTAL|histo_display|ShiftRight0~14_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~17_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~18_combout\);

-- Location: LCCOMB_X41_Y8_N0
\TOTAL|histo_display|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~0_combout\ = (\u2|X_Cont\(1) & (!\u2|X_Cont\(0) & VCC)) # (!\u2|X_Cont\(1) & (\u2|X_Cont\(0) $ (GND)))
-- \TOTAL|histo_display|Add1~1\ = CARRY((!\u2|X_Cont\(1) & !\u2|X_Cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(1),
	datab => \u2|X_Cont\(0),
	datad => VCC,
	combout => \TOTAL|histo_display|Add1~0_combout\,
	cout => \TOTAL|histo_display|Add1~1\);

-- Location: LCCOMB_X41_Y8_N4
\TOTAL|histo_display|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~4_combout\ = (\u2|X_Cont\(3) & (!\TOTAL|histo_display|Add1~3\ & VCC)) # (!\u2|X_Cont\(3) & (\TOTAL|histo_display|Add1~3\ $ (GND)))
-- \TOTAL|histo_display|Add1~5\ = CARRY((!\u2|X_Cont\(3) & !\TOTAL|histo_display|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(3),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~3\,
	combout => \TOTAL|histo_display|Add1~4_combout\,
	cout => \TOTAL|histo_display|Add1~5\);

-- Location: LCCOMB_X35_Y8_N4
\TOTAL|histo_display|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~57_combout\ = (!\TOTAL|histo_display|Normalize\(3) & \TOTAL|histo_display|Normalize\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|Normalize\(2),
	combout => \TOTAL|histo_display|ShiftRight0~57_combout\);

-- Location: LCCOMB_X36_Y8_N28
\TOTAL|histo_display|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~28_combout\ = (\TOTAL|histo_display|ShiftRight0~27_combout\ & ((\TOTAL|T1|Hist2RDataR\(12)) # ((\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|histo_display|ShiftRight0~27_combout\ & (((\TOTAL|T1|Hist1RDataR\(12) & 
-- !\TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~27_combout\,
	datab => \TOTAL|T1|Hist2RDataR\(12),
	datac => \TOTAL|T1|Hist1RDataR\(12),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~28_combout\);

-- Location: LCCOMB_X35_Y8_N24
\TOTAL|histo_display|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~58_combout\ = (\TOTAL|histo_display|ShiftRight0~57_combout\ & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~28_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & 
-- (\TOTAL|histo_display|ShiftRight0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~42_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~57_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~28_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~58_combout\);

-- Location: LCCOMB_X34_Y8_N2
\TOTAL|histo_display|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~8_combout\ = (\TOTAL|histo_display|ShiftRight0~7_combout\ & ((\TOTAL|histo_display|Normalize\(0)) # ((\TOTAL|T1|Hist2RDataR\(16))))) # (!\TOTAL|histo_display|ShiftRight0~7_combout\ & (!\TOTAL|histo_display|Normalize\(0) & 
-- ((\TOTAL|T1|Hist1RDataR\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~7_combout\,
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist2RDataR\(16),
	datad => \TOTAL|T1|Hist1RDataR\(16),
	combout => \TOTAL|histo_display|ShiftRight0~8_combout\);

-- Location: LCCOMB_X40_Y8_N30
\TOTAL|histo_display|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~38_combout\ = (!\TOTAL|histo_display|Normalize\(2) & (\TOTAL|histo_display|Normalize\(1) & \TOTAL|histo_display|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(2),
	datab => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~8_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~38_combout\);

-- Location: LCCOMB_X34_Y8_N30
\TOTAL|histo_display|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~25_combout\ = (\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist2RDataR\(15)) # ((!\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|T1|even~regout\ & (((\TOTAL|T1|Hist1RDataR\(15) & \TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|T1|Hist2RDataR\(15),
	datac => \TOTAL|T1|Hist1RDataR\(15),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~25_combout\);

-- Location: LCCOMB_X35_Y8_N14
\TOTAL|histo_display|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~26_combout\ = (\TOTAL|histo_display|Normalize\(0) & (((\TOTAL|histo_display|ShiftRight0~25_combout\)))) # (!\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|histo_display|ShiftRight0~25_combout\ & 
-- ((\TOTAL|T1|Hist2RDataR\(14)))) # (!\TOTAL|histo_display|ShiftRight0~25_combout\ & (\TOTAL|T1|Hist1RDataR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist1RDataR\(14),
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|histo_display|ShiftRight0~25_combout\,
	datad => \TOTAL|T1|Hist2RDataR\(14),
	combout => \TOTAL|histo_display|ShiftRight0~26_combout\);

-- Location: LCCOMB_X38_Y8_N20
\TOTAL|histo_display|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~39_combout\ = (!\TOTAL|histo_display|Normalize\(2) & (!\TOTAL|histo_display|Normalize\(1) & \TOTAL|histo_display|ShiftRight0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~26_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~39_combout\);

-- Location: LCCOMB_X38_Y8_N2
\TOTAL|histo_display|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~40_combout\ = (\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist2RDataR\(18))) # (!\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist1RDataR\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|T1|Hist2RDataR\(18),
	datac => \TOTAL|T1|Hist1RDataR\(18),
	combout => \TOTAL|histo_display|ShiftRight0~40_combout\);

-- Location: LCCOMB_X38_Y8_N28
\TOTAL|histo_display|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~52_combout\ = (\TOTAL|histo_display|ShiftRight0~51_combout\ & ((\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|oGrayHisto[19]~0_combout\))) # (!\TOTAL|histo_display|Normalize\(0) & 
-- (\TOTAL|histo_display|ShiftRight0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~51_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~40_combout\,
	datac => \TOTAL|histo_display|Normalize\(0),
	datad => \TOTAL|T1|oGrayHisto[19]~0_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~52_combout\);

-- Location: LCCOMB_X39_Y8_N16
\TOTAL|histo_display|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~53_combout\ = (\TOTAL|histo_display|Normalize\(3) & ((\TOTAL|histo_display|ShiftRight0~38_combout\) # ((\TOTAL|histo_display|ShiftRight0~39_combout\) # (\TOTAL|histo_display|ShiftRight0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(3),
	datab => \TOTAL|histo_display|ShiftRight0~38_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~39_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~52_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~53_combout\);

-- Location: LCCOMB_X41_Y8_N8
\TOTAL|histo_display|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~8_combout\ = (\u2|X_Cont\(5) & (\TOTAL|histo_display|Add1~7\ $ (GND))) # (!\u2|X_Cont\(5) & ((GND) # (!\TOTAL|histo_display|Add1~7\)))
-- \TOTAL|histo_display|Add1~9\ = CARRY((!\TOTAL|histo_display|Add1~7\) # (!\u2|X_Cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(5),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~7\,
	combout => \TOTAL|histo_display|Add1~8_combout\,
	cout => \TOTAL|histo_display|Add1~9\);

-- Location: LCCOMB_X41_Y8_N10
\TOTAL|histo_display|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~10_combout\ = (\u2|X_Cont\(6) & ((\TOTAL|histo_display|Add1~9\) # (GND))) # (!\u2|X_Cont\(6) & (!\TOTAL|histo_display|Add1~9\))
-- \TOTAL|histo_display|Add1~11\ = CARRY((\u2|X_Cont\(6)) # (!\TOTAL|histo_display|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(6),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~9\,
	combout => \TOTAL|histo_display|Add1~10_combout\,
	cout => \TOTAL|histo_display|Add1~11\);

-- Location: LCCOMB_X39_Y7_N28
\TOTAL|histo_display|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~21_combout\ = \TOTAL|histo_display|Add1~10_combout\ $ (((\TOTAL|histo_display|ShiftRight0~56_combout\) # ((\TOTAL|histo_display|ShiftRight0~58_combout\) # (\TOTAL|histo_display|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~56_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~58_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~53_combout\,
	datad => \TOTAL|histo_display|Add1~10_combout\,
	combout => \TOTAL|histo_display|LessThan0~21_combout\);

-- Location: LCCOMB_X38_Y7_N28
\TOTAL|histo_display|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~61_combout\ = (\TOTAL|histo_display|ShiftRight0~60_combout\ & (((\TOTAL|T1|Hist2RDataR\(7)) # (\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|histo_display|ShiftRight0~60_combout\ & (\TOTAL|T1|Hist1RDataR\(7) & 
-- ((!\TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~60_combout\,
	datab => \TOTAL|T1|Hist1RDataR\(7),
	datac => \TOTAL|T1|Hist2RDataR\(7),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~61_combout\);

-- Location: LCCOMB_X36_Y7_N12
\TOTAL|histo_display|LessThan0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~6_combout\ = (!\TOTAL|histo_display|Normalize\(2) & !\TOTAL|histo_display|Normalize\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(2),
	datad => \TOTAL|histo_display|Normalize\(3),
	combout => \TOTAL|histo_display|LessThan0~6_combout\);

-- Location: LCCOMB_X38_Y7_N26
\TOTAL|histo_display|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~62_combout\ = (\TOTAL|histo_display|LessThan0~6_combout\ & ((\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~46_combout\)) # (!\TOTAL|histo_display|Normalize\(1) & 
-- ((\TOTAL|histo_display|ShiftRight0~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~46_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~61_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|LessThan0~6_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~62_combout\);

-- Location: LCCOMB_X40_Y7_N12
\TOTAL|histo_display|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~59_combout\ = (\TOTAL|histo_display|Normalize\(3) & ((\TOTAL|histo_display|ShiftRight0~13_combout\) # ((\TOTAL|histo_display|ShiftRight0~17_combout\) # (\TOTAL|histo_display|ShiftRight0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~13_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~17_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~14_combout\,
	datad => \TOTAL|histo_display|Normalize\(3),
	combout => \TOTAL|histo_display|ShiftRight0~59_combout\);

-- Location: LCCOMB_X36_Y8_N30
\TOTAL|histo_display|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~22_combout\ = (\TOTAL|histo_display|ShiftRight0~21_combout\ & ((\TOTAL|histo_display|Normalize\(0)) # ((\TOTAL|T1|Hist2RDataR\(11))))) # (!\TOTAL|histo_display|ShiftRight0~21_combout\ & (!\TOTAL|histo_display|Normalize\(0) 
-- & ((\TOTAL|T1|Hist1RDataR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~21_combout\,
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist2RDataR\(11),
	datad => \TOTAL|T1|Hist1RDataR\(11),
	combout => \TOTAL|histo_display|ShiftRight0~22_combout\);

-- Location: LCCOMB_X35_Y8_N22
\TOTAL|histo_display|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~34_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|Hist2RDataR\(14)))) # (!\TOTAL|histo_display|Normalize\(0) & (\TOTAL|T1|Hist2RDataR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist2RDataR\(13),
	datad => \TOTAL|T1|Hist2RDataR\(14),
	combout => \TOTAL|histo_display|ShiftRight0~34_combout\);

-- Location: LCCOMB_X35_Y8_N26
\TOTAL|histo_display|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~35_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|Hist1RDataR\(14)))) # (!\TOTAL|histo_display|Normalize\(0) & (\TOTAL|T1|Hist1RDataR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist1RDataR\(13),
	datad => \TOTAL|T1|Hist1RDataR\(14),
	combout => \TOTAL|histo_display|ShiftRight0~35_combout\);

-- Location: LCCOMB_X35_Y8_N10
\TOTAL|histo_display|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~63_combout\ = (\TOTAL|T1|even~regout\ & (\TOTAL|histo_display|ShiftRight0~34_combout\)) # (!\TOTAL|T1|even~regout\ & ((\TOTAL|histo_display|ShiftRight0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|histo_display|ShiftRight0~34_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~35_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~63_combout\);

-- Location: LCCOMB_X35_Y8_N28
\TOTAL|histo_display|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~64_combout\ = (\TOTAL|histo_display|ShiftRight0~57_combout\ & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~63_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & 
-- (\TOTAL|histo_display|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|ShiftRight0~22_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~57_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~63_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~64_combout\);

-- Location: LCCOMB_X39_Y7_N30
\TOTAL|histo_display|LessThan0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~22_combout\ = \TOTAL|histo_display|Add1~12_combout\ $ (((\TOTAL|histo_display|ShiftRight0~62_combout\) # ((\TOTAL|histo_display|ShiftRight0~59_combout\) # (\TOTAL|histo_display|ShiftRight0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~12_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~62_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~59_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~64_combout\,
	combout => \TOTAL|histo_display|LessThan0~22_combout\);

-- Location: LCCOMB_X39_Y7_N14
\TOTAL|histo_display|LessThan0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~28_combout\ = (\TOTAL|histo_display|LessThan0~21_combout\) # ((\TOTAL|histo_display|LessThan0~22_combout\) # (\TOTAL|histo_display|ShiftRight0~69_combout\ $ (\TOTAL|histo_display|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~69_combout\,
	datab => \TOTAL|histo_display|LessThan0~21_combout\,
	datac => \TOTAL|histo_display|Add1~8_combout\,
	datad => \TOTAL|histo_display|LessThan0~22_combout\,
	combout => \TOTAL|histo_display|LessThan0~28_combout\);

-- Location: LCCOMB_X38_Y7_N20
\TOTAL|histo_display|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~55_combout\ = (\TOTAL|histo_display|ShiftRight0~54_combout\ & (((\TOTAL|T1|Hist2RDataR\(6)) # (\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|histo_display|ShiftRight0~54_combout\ & (\TOTAL|T1|Hist1RDataR\(6) & 
-- ((!\TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~54_combout\,
	datab => \TOTAL|T1|Hist1RDataR\(6),
	datac => \TOTAL|T1|Hist2RDataR\(6),
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~55_combout\);

-- Location: LCCOMB_X36_Y8_N26
\TOTAL|histo_display|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~43_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist2RDataR\(9)))) # (!\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist1RDataR\(9))))) # (!\TOTAL|histo_display|Normalize\(0) & 
-- (((\TOTAL|T1|even~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist1RDataR\(9),
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist2RDataR\(9),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~43_combout\);

-- Location: LCCOMB_X38_Y7_N0
\TOTAL|histo_display|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~44_combout\ = (\TOTAL|histo_display|ShiftRight0~43_combout\ & (((\TOTAL|T1|Hist2RDataR\(8)) # (\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|histo_display|ShiftRight0~43_combout\ & (\TOTAL|T1|Hist1RDataR\(8) & 
-- ((!\TOTAL|histo_display|Normalize\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist1RDataR\(8),
	datab => \TOTAL|T1|Hist2RDataR\(8),
	datac => \TOTAL|histo_display|ShiftRight0~43_combout\,
	datad => \TOTAL|histo_display|Normalize\(0),
	combout => \TOTAL|histo_display|ShiftRight0~44_combout\);

-- Location: LCCOMB_X38_Y7_N4
\TOTAL|histo_display|ShiftRight0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~84_combout\ = (\TOTAL|histo_display|ShiftRight0~57_combout\ & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~44_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & 
-- (\TOTAL|histo_display|ShiftRight0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|ShiftRight0~57_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~55_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~44_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~84_combout\);

-- Location: LCCOMB_X36_Y7_N2
\TOTAL|histo_display|ShiftRight0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~81_combout\ = (\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist2RDataR\(3)) # ((!\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|T1|even~regout\ & (((\TOTAL|histo_display|Normalize\(0) & \TOTAL|T1|Hist1RDataR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist2RDataR\(3),
	datab => \TOTAL|T1|even~regout\,
	datac => \TOTAL|histo_display|Normalize\(0),
	datad => \TOTAL|T1|Hist1RDataR\(3),
	combout => \TOTAL|histo_display|ShiftRight0~81_combout\);

-- Location: LCCOMB_X36_Y7_N30
\TOTAL|histo_display|ShiftRight0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~82_combout\ = (\TOTAL|histo_display|Normalize\(0) & (\TOTAL|histo_display|ShiftRight0~81_combout\)) # (!\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|histo_display|ShiftRight0~81_combout\ & ((\TOTAL|T1|Hist2RDataR\(2)))) # 
-- (!\TOTAL|histo_display|ShiftRight0~81_combout\ & (\TOTAL|T1|Hist1RDataR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(0),
	datab => \TOTAL|histo_display|ShiftRight0~81_combout\,
	datac => \TOTAL|T1|Hist1RDataR\(2),
	datad => \TOTAL|T1|Hist2RDataR\(2),
	combout => \TOTAL|histo_display|ShiftRight0~82_combout\);

-- Location: LCCOMB_X36_Y7_N24
\TOTAL|histo_display|ShiftRight0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~83_combout\ = (\TOTAL|histo_display|LessThan0~6_combout\ & ((\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~72_combout\)) # (!\TOTAL|histo_display|Normalize\(1) & 
-- ((\TOTAL|histo_display|ShiftRight0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~72_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~82_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|LessThan0~6_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~83_combout\);

-- Location: LCCOMB_X39_Y7_N16
\TOTAL|histo_display|ShiftRight0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~85_combout\ = (\TOTAL|histo_display|ShiftRight0~84_combout\) # ((\TOTAL|histo_display|ShiftRight0~83_combout\) # ((\TOTAL|histo_display|ShiftRight0~3_combout\ & \TOTAL|histo_display|Normalize\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~3_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~84_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~83_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~85_combout\);

-- Location: LCCOMB_X36_Y9_N24
\TOTAL|T1|c1|oDataOutHist~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~19_combout\ = (\TOTAL|T1|h1|tmp\(0) & ((\TOTAL|T1|c1|state.0011~regout\) # (\TOTAL|T1|c1|state.0100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(0),
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~19_combout\);

-- Location: LCFF_X36_Y9_N25
\TOTAL|T1|c1|oDataOutHist[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~19_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(0));

-- Location: LCCOMB_X33_Y9_N0
\TOTAL|T1|c1|oDataOutHist~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutHist~18_combout\ = (\TOTAL|T1|h1|tmp\(1) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|h1|tmp\(1),
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oDataOutHist~18_combout\);

-- Location: LCFF_X33_Y9_N1
\TOTAL|T1|c1|oDataOutHist[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutHist~18_combout\,
	sdata => \~GND~combout\,
	sclr => \TOTAL|T1|startCH~regout\,
	sload => \TOTAL|T1|c1|ALT_INV_state.0000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutHist\(1));

-- Location: LCCOMB_X36_Y7_N28
\TOTAL|histo_display|ShiftRight0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~92_combout\ = (\TOTAL|histo_display|Normalize\(0) & (((\TOTAL|T1|Hist1RDataR\(1)) # (\TOTAL|T1|even~regout\)))) # (!\TOTAL|histo_display|Normalize\(0) & (\TOTAL|T1|Hist1RDataR\(0) & ((!\TOTAL|T1|even~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist1RDataR\(0),
	datab => \TOTAL|T1|Hist1RDataR\(1),
	datac => \TOTAL|histo_display|Normalize\(0),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~92_combout\);

-- Location: LCCOMB_X36_Y7_N22
\TOTAL|histo_display|ShiftRight0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~93_combout\ = (\TOTAL|T1|even~regout\ & ((\TOTAL|histo_display|ShiftRight0~92_combout\ & ((\TOTAL|T1|Hist2RDataR\(1)))) # (!\TOTAL|histo_display|ShiftRight0~92_combout\ & (\TOTAL|T1|Hist2RDataR\(0))))) # 
-- (!\TOTAL|T1|even~regout\ & (((\TOTAL|histo_display|ShiftRight0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist2RDataR\(0),
	datab => \TOTAL|T1|even~regout\,
	datac => \TOTAL|T1|Hist2RDataR\(1),
	datad => \TOTAL|histo_display|ShiftRight0~92_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~93_combout\);

-- Location: LCCOMB_X36_Y7_N0
\TOTAL|histo_display|ShiftRight0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~98_combout\ = (!\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~82_combout\)) # (!\TOTAL|histo_display|Normalize\(1) & 
-- ((\TOTAL|histo_display|ShiftRight0~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(2),
	datab => \TOTAL|histo_display|ShiftRight0~82_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~93_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~98_combout\);

-- Location: LCCOMB_X36_Y8_N2
\TOTAL|histo_display|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~42_combout\ = (\TOTAL|histo_display|ShiftRight0~41_combout\ & ((\TOTAL|histo_display|Normalize\(0)) # ((\TOTAL|T1|Hist2RDataR\(10))))) # (!\TOTAL|histo_display|ShiftRight0~41_combout\ & (!\TOTAL|histo_display|Normalize\(0) 
-- & (\TOTAL|T1|Hist1RDataR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~41_combout\,
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist1RDataR\(10),
	datad => \TOTAL|T1|Hist2RDataR\(10),
	combout => \TOTAL|histo_display|ShiftRight0~42_combout\);

-- Location: LCCOMB_X36_Y8_N8
\TOTAL|histo_display|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~4_combout\ = (\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|Normalize\(2)) # ((\TOTAL|histo_display|ShiftRight0~42_combout\)))) # (!\TOTAL|histo_display|Normalize\(1) & (!\TOTAL|histo_display|Normalize\(2) & 
-- (\TOTAL|histo_display|ShiftRight0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|ShiftRight0~44_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~42_combout\,
	combout => \TOTAL|histo_display|LessThan0~4_combout\);

-- Location: LCCOMB_X36_Y8_N16
\TOTAL|histo_display|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~5_combout\ = (\TOTAL|histo_display|LessThan0~4_combout\ & ((\TOTAL|histo_display|ShiftRight0~26_combout\) # ((!\TOTAL|histo_display|Normalize\(2))))) # (!\TOTAL|histo_display|LessThan0~4_combout\ & 
-- (((\TOTAL|histo_display|Normalize\(2) & \TOTAL|histo_display|ShiftRight0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~26_combout\,
	datab => \TOTAL|histo_display|LessThan0~4_combout\,
	datac => \TOTAL|histo_display|Normalize\(2),
	datad => \TOTAL|histo_display|ShiftRight0~28_combout\,
	combout => \TOTAL|histo_display|LessThan0~5_combout\);

-- Location: LCCOMB_X36_Y7_N6
\TOTAL|histo_display|ShiftRight0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~91_combout\ = (\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~55_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & 
-- (\TOTAL|histo_display|ShiftRight0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~72_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~55_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|Normalize\(2),
	combout => \TOTAL|histo_display|ShiftRight0~91_combout\);

-- Location: LCCOMB_X36_Y7_N14
\TOTAL|histo_display|ShiftRight0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~94_combout\ = (\TOTAL|histo_display|Normalize\(3) & (((\TOTAL|histo_display|LessThan0~5_combout\)))) # (!\TOTAL|histo_display|Normalize\(3) & ((\TOTAL|histo_display|ShiftRight0~98_combout\) # 
-- ((\TOTAL|histo_display|ShiftRight0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(3),
	datab => \TOTAL|histo_display|ShiftRight0~98_combout\,
	datac => \TOTAL|histo_display|LessThan0~5_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~91_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~94_combout\);

-- Location: LCCOMB_X36_Y7_N4
\TOTAL|histo_display|ShiftRight0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~87_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist2RDataR\(2))) # (!\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist1RDataR\(2)))))) # (!\TOTAL|histo_display|Normalize\(0) & 
-- (((\TOTAL|T1|even~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(0),
	datab => \TOTAL|T1|Hist2RDataR\(2),
	datac => \TOTAL|T1|Hist1RDataR\(2),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~87_combout\);

-- Location: LCCOMB_X36_Y7_N18
\TOTAL|histo_display|ShiftRight0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~88_combout\ = (\TOTAL|histo_display|ShiftRight0~87_combout\ & ((\TOTAL|T1|Hist2RDataR\(1)) # ((\TOTAL|histo_display|Normalize\(0))))) # (!\TOTAL|histo_display|ShiftRight0~87_combout\ & 
-- (((!\TOTAL|histo_display|Normalize\(0) & \TOTAL|T1|Hist1RDataR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist2RDataR\(1),
	datab => \TOTAL|histo_display|ShiftRight0~87_combout\,
	datac => \TOTAL|histo_display|Normalize\(0),
	datad => \TOTAL|T1|Hist1RDataR\(1),
	combout => \TOTAL|histo_display|ShiftRight0~88_combout\);

-- Location: LCCOMB_X36_Y7_N26
\TOTAL|histo_display|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~76_combout\ = (\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|even~regout\ & (\TOTAL|T1|Hist2RDataR\(4))) # (!\TOTAL|T1|even~regout\ & ((\TOTAL|T1|Hist1RDataR\(4)))))) # (!\TOTAL|histo_display|Normalize\(0) & 
-- (((\TOTAL|T1|even~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(0),
	datab => \TOTAL|T1|Hist2RDataR\(4),
	datac => \TOTAL|T1|Hist1RDataR\(4),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~76_combout\);

-- Location: LCCOMB_X36_Y7_N10
\TOTAL|histo_display|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~77_combout\ = (\TOTAL|histo_display|Normalize\(0) & (\TOTAL|histo_display|ShiftRight0~76_combout\)) # (!\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|histo_display|ShiftRight0~76_combout\ & (\TOTAL|T1|Hist2RDataR\(3))) # 
-- (!\TOTAL|histo_display|ShiftRight0~76_combout\ & ((\TOTAL|T1|Hist1RDataR\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(0),
	datab => \TOTAL|histo_display|ShiftRight0~76_combout\,
	datac => \TOTAL|T1|Hist2RDataR\(3),
	datad => \TOTAL|T1|Hist1RDataR\(3),
	combout => \TOTAL|histo_display|ShiftRight0~77_combout\);

-- Location: LCCOMB_X36_Y7_N16
\TOTAL|histo_display|ShiftRight0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~89_combout\ = (!\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~77_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & 
-- (\TOTAL|histo_display|ShiftRight0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(2),
	datab => \TOTAL|histo_display|ShiftRight0~88_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~77_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~89_combout\);

-- Location: LCCOMB_X35_Y8_N16
\TOTAL|histo_display|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~48_combout\ = (\TOTAL|histo_display|ShiftRight0~47_combout\ & ((\TOTAL|histo_display|ShiftRight0~34_combout\) # ((\TOTAL|histo_display|Normalize\(1))))) # (!\TOTAL|histo_display|ShiftRight0~47_combout\ & 
-- (((!\TOTAL|histo_display|Normalize\(1) & \TOTAL|histo_display|ShiftRight0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~47_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~34_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~35_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~48_combout\);

-- Location: LCCOMB_X36_Y8_N18
\TOTAL|histo_display|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~46_combout\ = (\TOTAL|histo_display|ShiftRight0~45_combout\ & ((\TOTAL|histo_display|Normalize\(0)) # ((\TOTAL|T1|Hist2RDataR\(9))))) # (!\TOTAL|histo_display|ShiftRight0~45_combout\ & (!\TOTAL|histo_display|Normalize\(0) 
-- & ((\TOTAL|T1|Hist1RDataR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~45_combout\,
	datab => \TOTAL|histo_display|Normalize\(0),
	datac => \TOTAL|T1|Hist2RDataR\(9),
	datad => \TOTAL|T1|Hist1RDataR\(9),
	combout => \TOTAL|histo_display|ShiftRight0~46_combout\);

-- Location: LCCOMB_X40_Y7_N22
\TOTAL|histo_display|ShiftRight0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~99_combout\ = (\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~22_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datac => \TOTAL|histo_display|ShiftRight0~46_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~22_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~99_combout\);

-- Location: LCCOMB_X40_Y7_N28
\TOTAL|histo_display|ShiftRight0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~100_combout\ = (\TOTAL|histo_display|Normalize\(2) & (\TOTAL|histo_display|ShiftRight0~48_combout\)) # (!\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|ShiftRight0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|ShiftRight0~48_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~99_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~100_combout\);

-- Location: LCCOMB_X39_Y7_N8
\TOTAL|histo_display|ShiftRight0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~90_combout\ = (\TOTAL|histo_display|Normalize\(3) & (((\TOTAL|histo_display|ShiftRight0~100_combout\)))) # (!\TOTAL|histo_display|Normalize\(3) & ((\TOTAL|histo_display|ShiftRight0~86_combout\) # 
-- ((\TOTAL|histo_display|ShiftRight0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~86_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~89_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~100_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~90_combout\);

-- Location: LCCOMB_X40_Y7_N18
\TOTAL|histo_display|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~29_combout\ = (\u2|X_Cont\(1) & (\TOTAL|histo_display|ShiftRight0~90_combout\ & ((\u2|X_Cont\(0)) # (\TOTAL|histo_display|ShiftRight0~94_combout\)))) # (!\u2|X_Cont\(1) & (!\u2|X_Cont\(0) & 
-- ((\TOTAL|histo_display|ShiftRight0~94_combout\) # (\TOTAL|histo_display|ShiftRight0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(1),
	datab => \u2|X_Cont\(0),
	datac => \TOTAL|histo_display|ShiftRight0~94_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~90_combout\,
	combout => \TOTAL|histo_display|LessThan0~29_combout\);

-- Location: LCCOMB_X39_Y7_N2
\TOTAL|histo_display|LessThan0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~30_combout\ = (\TOTAL|histo_display|Add1~2_combout\ & (\TOTAL|histo_display|ShiftRight0~85_combout\ & \TOTAL|histo_display|LessThan0~29_combout\)) # (!\TOTAL|histo_display|Add1~2_combout\ & 
-- ((\TOTAL|histo_display|ShiftRight0~85_combout\) # (\TOTAL|histo_display|LessThan0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~2_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~85_combout\,
	datad => \TOTAL|histo_display|LessThan0~29_combout\,
	combout => \TOTAL|histo_display|LessThan0~30_combout\);

-- Location: LCCOMB_X39_Y7_N4
\TOTAL|histo_display|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~31_combout\ = (!\TOTAL|histo_display|LessThan0~28_combout\ & ((\TOTAL|histo_display|ShiftRight0~80_combout\ & ((\TOTAL|histo_display|LessThan0~30_combout\) # (!\TOTAL|histo_display|Add1~4_combout\))) # 
-- (!\TOTAL|histo_display|ShiftRight0~80_combout\ & (!\TOTAL|histo_display|Add1~4_combout\ & \TOTAL|histo_display|LessThan0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~80_combout\,
	datab => \TOTAL|histo_display|Add1~4_combout\,
	datac => \TOTAL|histo_display|LessThan0~28_combout\,
	datad => \TOTAL|histo_display|LessThan0~30_combout\,
	combout => \TOTAL|histo_display|LessThan0~31_combout\);

-- Location: LCCOMB_X41_Y8_N12
\TOTAL|histo_display|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~12_combout\ = (\u2|X_Cont\(7) & (!\TOTAL|histo_display|Add1~11\ & VCC)) # (!\u2|X_Cont\(7) & (\TOTAL|histo_display|Add1~11\ $ (GND)))
-- \TOTAL|histo_display|Add1~13\ = CARRY((!\u2|X_Cont\(7) & !\TOTAL|histo_display|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(7),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~11\,
	combout => \TOTAL|histo_display|Add1~12_combout\,
	cout => \TOTAL|histo_display|Add1~13\);

-- Location: LCCOMB_X41_Y8_N14
\TOTAL|histo_display|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~14_combout\ = (\u2|X_Cont\(8) & (!\TOTAL|histo_display|Add1~13\)) # (!\u2|X_Cont\(8) & (\TOTAL|histo_display|Add1~13\ & VCC))
-- \TOTAL|histo_display|Add1~15\ = CARRY((\u2|X_Cont\(8) & !\TOTAL|histo_display|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(8),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~13\,
	combout => \TOTAL|histo_display|Add1~14_combout\,
	cout => \TOTAL|histo_display|Add1~15\);

-- Location: LCCOMB_X40_Y8_N8
\TOTAL|histo_display|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~17_combout\ = \TOTAL|histo_display|Add1~14_combout\ $ (((\TOTAL|histo_display|Normalize\(3) & (\TOTAL|histo_display|LessThan0~16_combout\)) # (!\TOTAL|histo_display|Normalize\(3) & 
-- ((\TOTAL|histo_display|LessThan0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~16_combout\,
	datab => \TOTAL|histo_display|LessThan0~5_combout\,
	datac => \TOTAL|histo_display|Add1~14_combout\,
	datad => \TOTAL|histo_display|Normalize\(3),
	combout => \TOTAL|histo_display|LessThan0~17_combout\);

-- Location: LCCOMB_X41_Y8_N16
\TOTAL|histo_display|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~16_combout\ = (\u2|X_Cont\(9) & (\TOTAL|histo_display|Add1~15\ $ (GND))) # (!\u2|X_Cont\(9) & ((GND) # (!\TOTAL|histo_display|Add1~15\)))
-- \TOTAL|histo_display|Add1~17\ = CARRY((!\TOTAL|histo_display|Add1~15\) # (!\u2|X_Cont\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(9),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~15\,
	combout => \TOTAL|histo_display|Add1~16_combout\,
	cout => \TOTAL|histo_display|Add1~17\);

-- Location: LCCOMB_X40_Y7_N20
\TOTAL|histo_display|LessThan0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~18_combout\ = \TOTAL|histo_display|Add1~16_combout\ $ (((\TOTAL|histo_display|ShiftRight0~49_combout\) # ((!\TOTAL|histo_display|Normalize\(3) & \TOTAL|histo_display|ShiftRight0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~49_combout\,
	datab => \TOTAL|histo_display|Normalize\(3),
	datac => \TOTAL|histo_display|Add1~16_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~100_combout\,
	combout => \TOTAL|histo_display|LessThan0~18_combout\);

-- Location: LCCOMB_X41_Y8_N18
\TOTAL|histo_display|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~18_combout\ = (\u2|X_Cont\(10) & ((\TOTAL|histo_display|Add1~17\) # (GND))) # (!\u2|X_Cont\(10) & (!\TOTAL|histo_display|Add1~17\))
-- \TOTAL|histo_display|Add1~19\ = CARRY((\u2|X_Cont\(10)) # (!\TOTAL|histo_display|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(10),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~17\,
	combout => \TOTAL|histo_display|Add1~18_combout\,
	cout => \TOTAL|histo_display|Add1~19\);

-- Location: LCCOMB_X36_Y8_N22
\TOTAL|histo_display|ShiftRight0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~2_combout\ = (\TOTAL|histo_display|Normalize\(2) & (((\TOTAL|histo_display|Normalize\(1))))) # (!\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~28_combout\))) 
-- # (!\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(2),
	datab => \TOTAL|histo_display|ShiftRight0~42_combout\,
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~28_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~2_combout\);

-- Location: LCCOMB_X36_Y8_N12
\TOTAL|histo_display|ShiftRight0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~3_combout\ = (\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|ShiftRight0~2_combout\ & ((\TOTAL|histo_display|ShiftRight0~8_combout\))) # (!\TOTAL|histo_display|ShiftRight0~2_combout\ & 
-- (\TOTAL|histo_display|ShiftRight0~26_combout\)))) # (!\TOTAL|histo_display|Normalize\(2) & (((\TOTAL|histo_display|ShiftRight0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~26_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~8_combout\,
	datac => \TOTAL|histo_display|Normalize\(2),
	datad => \TOTAL|histo_display|ShiftRight0~2_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~3_combout\);

-- Location: LCCOMB_X40_Y8_N6
\TOTAL|histo_display|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~19_combout\ = \TOTAL|histo_display|Add1~18_combout\ $ (((\TOTAL|histo_display|ShiftRight0~50_combout\) # ((\TOTAL|histo_display|ShiftRight0~3_combout\ & !\TOTAL|histo_display|Normalize\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~50_combout\,
	datab => \TOTAL|histo_display|Add1~18_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~3_combout\,
	datad => \TOTAL|histo_display|Normalize\(3),
	combout => \TOTAL|histo_display|LessThan0~19_combout\);

-- Location: LCCOMB_X40_Y8_N16
\TOTAL|histo_display|LessThan0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~20_combout\ = (\TOTAL|histo_display|LessThan0~15_combout\ & (!\TOTAL|histo_display|LessThan0~17_combout\ & (!\TOTAL|histo_display|LessThan0~18_combout\ & !\TOTAL|histo_display|LessThan0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~15_combout\,
	datab => \TOTAL|histo_display|LessThan0~17_combout\,
	datac => \TOTAL|histo_display|LessThan0~18_combout\,
	datad => \TOTAL|histo_display|LessThan0~19_combout\,
	combout => \TOTAL|histo_display|LessThan0~20_combout\);

-- Location: LCCOMB_X36_Y8_N4
\TOTAL|histo_display|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~29_combout\ = (!\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & (\TOTAL|histo_display|ShiftRight0~26_combout\)) # (!\TOTAL|histo_display|Normalize\(1) & 
-- ((\TOTAL|histo_display|ShiftRight0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~26_combout\,
	datab => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~28_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~29_combout\);

-- Location: LCCOMB_X38_Y8_N30
\TOTAL|histo_display|ShiftRight0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~5_combout\ = (\TOTAL|histo_display|Normalize\(0) & (((\TOTAL|T1|Hist2RDataR\(19)) # (!\TOTAL|T1|even~regout\)))) # (!\TOTAL|histo_display|Normalize\(0) & (\TOTAL|T1|Hist2RDataR\(18) & ((\TOTAL|T1|even~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(0),
	datab => \TOTAL|T1|Hist2RDataR\(18),
	datac => \TOTAL|T1|Hist2RDataR\(19),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~5_combout\);

-- Location: LCCOMB_X38_Y8_N26
\TOTAL|histo_display|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~6_combout\ = (\TOTAL|T1|even~regout\ & (\TOTAL|histo_display|ShiftRight0~5_combout\)) # (!\TOTAL|T1|even~regout\ & ((\TOTAL|histo_display|ShiftRight0~5_combout\ & ((\TOTAL|T1|Hist1RDataR\(19)))) # 
-- (!\TOTAL|histo_display|ShiftRight0~5_combout\ & (\TOTAL|T1|Hist1RDataR\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|even~regout\,
	datab => \TOTAL|histo_display|ShiftRight0~5_combout\,
	datac => \TOTAL|T1|Hist1RDataR\(18),
	datad => \TOTAL|T1|Hist1RDataR\(19),
	combout => \TOTAL|histo_display|ShiftRight0~6_combout\);

-- Location: LCCOMB_X38_Y8_N8
\TOTAL|histo_display|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~24_combout\ = (\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~6_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & 
-- (\TOTAL|histo_display|ShiftRight0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datab => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|ShiftRight0~8_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~6_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~24_combout\);

-- Location: LCCOMB_X39_Y8_N26
\TOTAL|histo_display|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~70_combout\ = (\TOTAL|histo_display|ShiftRight0~29_combout\) # (\TOTAL|histo_display|ShiftRight0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|histo_display|ShiftRight0~29_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~24_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~70_combout\);

-- Location: LCCOMB_X36_Y8_N20
\TOTAL|histo_display|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~73_combout\ = (\TOTAL|histo_display|Normalize\(2) & ((\TOTAL|histo_display|Normalize\(1) & ((\TOTAL|histo_display|ShiftRight0~42_combout\))) # (!\TOTAL|histo_display|Normalize\(1) & 
-- (\TOTAL|histo_display|ShiftRight0~44_combout\)))) # (!\TOTAL|histo_display|Normalize\(2) & (((\TOTAL|histo_display|Normalize\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~44_combout\,
	datab => \TOTAL|histo_display|Normalize\(2),
	datac => \TOTAL|histo_display|Normalize\(1),
	datad => \TOTAL|histo_display|ShiftRight0~42_combout\,
	combout => \TOTAL|histo_display|ShiftRight0~73_combout\);

-- Location: LCCOMB_X36_Y7_N8
\TOTAL|histo_display|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~74_combout\ = (\TOTAL|histo_display|ShiftRight0~73_combout\ & (((\TOTAL|histo_display|ShiftRight0~55_combout\) # (\TOTAL|histo_display|Normalize\(2))))) # (!\TOTAL|histo_display|ShiftRight0~73_combout\ & 
-- (\TOTAL|histo_display|ShiftRight0~72_combout\ & ((!\TOTAL|histo_display|Normalize\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~72_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~55_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~73_combout\,
	datad => \TOTAL|histo_display|Normalize\(2),
	combout => \TOTAL|histo_display|ShiftRight0~74_combout\);

-- Location: LCCOMB_X39_Y7_N22
\TOTAL|histo_display|LessThan0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~32_combout\ = \TOTAL|histo_display|Add1~6_combout\ $ (((\TOTAL|histo_display|Normalize\(3) & (\TOTAL|histo_display|ShiftRight0~70_combout\)) # (!\TOTAL|histo_display|Normalize\(3) & 
-- ((\TOTAL|histo_display|ShiftRight0~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~6_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~70_combout\,
	datac => \TOTAL|histo_display|Normalize\(3),
	datad => \TOTAL|histo_display|ShiftRight0~74_combout\,
	combout => \TOTAL|histo_display|LessThan0~32_combout\);

-- Location: LCCOMB_X39_Y7_N0
\TOTAL|histo_display|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~33_combout\ = (\TOTAL|histo_display|LessThan0~20_combout\ & ((\TOTAL|histo_display|LessThan0~27_combout\) # ((\TOTAL|histo_display|LessThan0~31_combout\ & !\TOTAL|histo_display|LessThan0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~27_combout\,
	datab => \TOTAL|histo_display|LessThan0~31_combout\,
	datac => \TOTAL|histo_display|LessThan0~20_combout\,
	datad => \TOTAL|histo_display|LessThan0~32_combout\,
	combout => \TOTAL|histo_display|LessThan0~33_combout\);

-- Location: LCCOMB_X41_Y8_N20
\TOTAL|histo_display|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~20_combout\ = (\u2|X_Cont\(11) & (!\TOTAL|histo_display|Add1~19\ & VCC)) # (!\u2|X_Cont\(11) & (\TOTAL|histo_display|Add1~19\ $ (GND)))
-- \TOTAL|histo_display|Add1~21\ = CARRY((!\u2|X_Cont\(11) & !\TOTAL|histo_display|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(11),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~19\,
	combout => \TOTAL|histo_display|Add1~20_combout\,
	cout => \TOTAL|histo_display|Add1~21\);

-- Location: LCCOMB_X41_Y8_N22
\TOTAL|histo_display|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~22_combout\ = (\u2|X_Cont\(12) & ((\TOTAL|histo_display|Add1~21\) # (GND))) # (!\u2|X_Cont\(12) & (!\TOTAL|histo_display|Add1~21\))
-- \TOTAL|histo_display|Add1~23\ = CARRY((\u2|X_Cont\(12)) # (!\TOTAL|histo_display|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(12),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~21\,
	combout => \TOTAL|histo_display|Add1~22_combout\,
	cout => \TOTAL|histo_display|Add1~23\);

-- Location: LCCOMB_X41_Y8_N24
\TOTAL|histo_display|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~24_combout\ = (\u2|X_Cont\(13) & (!\TOTAL|histo_display|Add1~23\ & VCC)) # (!\u2|X_Cont\(13) & (\TOTAL|histo_display|Add1~23\ $ (GND)))
-- \TOTAL|histo_display|Add1~25\ = CARRY((!\u2|X_Cont\(13) & !\TOTAL|histo_display|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(13),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~23\,
	combout => \TOTAL|histo_display|Add1~24_combout\,
	cout => \TOTAL|histo_display|Add1~25\);

-- Location: LCCOMB_X41_Y8_N28
\TOTAL|histo_display|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~28_combout\ = (\u2|X_Cont\(15) & (!\TOTAL|histo_display|Add1~27\ & VCC)) # (!\u2|X_Cont\(15) & (\TOTAL|histo_display|Add1~27\ $ (GND)))
-- \TOTAL|histo_display|Add1~29\ = CARRY((!\u2|X_Cont\(15) & !\TOTAL|histo_display|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|X_Cont\(15),
	datad => VCC,
	cin => \TOTAL|histo_display|Add1~27\,
	combout => \TOTAL|histo_display|Add1~28_combout\,
	cout => \TOTAL|histo_display|Add1~29\);

-- Location: LCCOMB_X40_Y8_N4
\TOTAL|histo_display|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~45_combout\ = (\TOTAL|histo_display|ShiftRight0~18_combout\ & ((\TOTAL|histo_display|LessThan0~42_combout\) # ((\TOTAL|histo_display|LessThan0~33_combout\) # (!\TOTAL|histo_display|Add1~28_combout\)))) # 
-- (!\TOTAL|histo_display|ShiftRight0~18_combout\ & (!\TOTAL|histo_display|Add1~28_combout\ & ((\TOTAL|histo_display|LessThan0~42_combout\) # (\TOTAL|histo_display|LessThan0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|LessThan0~42_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~18_combout\,
	datac => \TOTAL|histo_display|LessThan0~33_combout\,
	datad => \TOTAL|histo_display|Add1~28_combout\,
	combout => \TOTAL|histo_display|LessThan0~45_combout\);

-- Location: LCCOMB_X38_Y8_N4
\TOTAL|histo_display|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|ShiftRight0~9_combout\ = (\TOTAL|T1|even~regout\ & ((\TOTAL|histo_display|Normalize\(0) & ((\TOTAL|T1|Hist2RDataR\(18)))) # (!\TOTAL|histo_display|Normalize\(0) & (\TOTAL|T1|Hist2RDataR\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|Hist2RDataR\(17),
	datab => \TOTAL|T1|Hist2RDataR\(18),
	datac => \TOTAL|histo_display|Normalize\(0),
	datad => \TOTAL|T1|even~regout\,
	combout => \TOTAL|histo_display|ShiftRight0~9_combout\);

-- Location: LCCOMB_X38_Y8_N0
\TOTAL|histo_display|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~7_combout\ = (\TOTAL|histo_display|ShiftRight0~10_combout\) # ((\TOTAL|histo_display|ShiftRight0~8_combout\) # (\TOTAL|histo_display|ShiftRight0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~10_combout\,
	datab => \TOTAL|histo_display|ShiftRight0~8_combout\,
	datac => \TOTAL|histo_display|ShiftRight0~9_combout\,
	combout => \TOTAL|histo_display|LessThan0~7_combout\);

-- Location: LCCOMB_X39_Y8_N30
\TOTAL|histo_display|LessThan0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~8_combout\ = (\TOTAL|histo_display|ShiftRight0~6_combout\) # ((!\TOTAL|histo_display|Normalize\(1) & \TOTAL|histo_display|LessThan0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Normalize\(1),
	datac => \TOTAL|histo_display|LessThan0~7_combout\,
	datad => \TOTAL|histo_display|ShiftRight0~6_combout\,
	combout => \TOTAL|histo_display|LessThan0~8_combout\);

-- Location: LCCOMB_X41_Y8_N30
\TOTAL|histo_display|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Add1~30_combout\ = \TOTAL|histo_display|Add1~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \TOTAL|histo_display|Add1~29\,
	combout => \TOTAL|histo_display|Add1~30_combout\);

-- Location: LCCOMB_X39_Y8_N2
\TOTAL|histo_display|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~9_combout\ = (\TOTAL|histo_display|LessThan0~6_combout\ & (\TOTAL|histo_display|Add1~30_combout\ & ((\TOTAL|histo_display|ShiftRight0~4_combout\) # (\TOTAL|histo_display|LessThan0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|ShiftRight0~4_combout\,
	datab => \TOTAL|histo_display|LessThan0~8_combout\,
	datac => \TOTAL|histo_display|LessThan0~6_combout\,
	datad => \TOTAL|histo_display|Add1~30_combout\,
	combout => \TOTAL|histo_display|LessThan0~9_combout\);

-- Location: LCCOMB_X40_Y8_N22
\TOTAL|histo_display|LessThan0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|LessThan0~46_combout\ = (\TOTAL|histo_display|LessThan0~9_combout\) # ((\TOTAL|histo_display|Add1~30_combout\ & \TOTAL|histo_display|LessThan0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~30_combout\,
	datab => \TOTAL|histo_display|LessThan0~45_combout\,
	datad => \TOTAL|histo_display|LessThan0~9_combout\,
	combout => \TOTAL|histo_display|LessThan0~46_combout\);

-- Location: LCFF_X40_Y8_N23
\TOTAL|histo_display|oPixel[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|LessThan0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|oPixel\(0));

-- Location: LCCOMB_X36_Y11_N4
\TOTAL|T1|c1|oThresh25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~1_combout\ = (\TOTAL|T1|c1|LessThan2~6_combout\ & (\TOTAL|histo_display|Equal0~0_combout\ & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|LessThan2~6_combout\,
	datab => \TOTAL|T1|c1|state.0100~regout\,
	datac => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|histo_display|Equal0~0_combout\,
	combout => \TOTAL|T1|c1|oThresh25~1_combout\);

-- Location: LCCOMB_X36_Y9_N22
\TOTAL|T1|c1|oAddrOutCumH~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutCumH~4_combout\ = (!\TOTAL|T1|startCH~regout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add1~6_combout\)) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|startCH~regout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|Add1~6_combout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oAddrOutCumH~4_combout\);

-- Location: LCFF_X36_Y9_N23
\TOTAL|T1|c1|oAddrOutCumH[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutCumH~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutCumH\(3));

-- Location: LCCOMB_X36_Y11_N22
\TOTAL|T1|c1|oThresh25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~12_combout\ = (\TOTAL|T1|c1|oThresh25~0_combout\ & (!\TOTAL|T1|c1|oThresh25\(4) & (\TOTAL|T1|c1|oThresh25~1_combout\ & \TOTAL|T1|c1|oAddrOutCumH\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25~0_combout\,
	datab => \TOTAL|T1|c1|oThresh25\(4),
	datac => \TOTAL|T1|c1|oThresh25~1_combout\,
	datad => \TOTAL|T1|c1|oAddrOutCumH\(3),
	combout => \TOTAL|T1|c1|oThresh25~12_combout\);

-- Location: LCCOMB_X36_Y11_N18
\TOTAL|T1|c1|oThresh25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~13_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh25\(3)) # (\TOTAL|T1|c1|oThresh25~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(3),
	datad => \TOTAL|T1|c1|oThresh25~12_combout\,
	combout => \TOTAL|T1|c1|oThresh25~13_combout\);

-- Location: LCFF_X36_Y11_N19
\TOTAL|T1|c1|oThresh25[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh25~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh25\(3));

-- Location: LCCOMB_X36_Y11_N26
\TOTAL|T1|c1|oThresh25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~5_combout\ = (!\TOTAL|T1|c1|oThresh25\(4) & (\TOTAL|T1|c1|oThresh25~1_combout\ & !\TOTAL|T1|c1|oThresh25\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oThresh25\(4),
	datac => \TOTAL|T1|c1|oThresh25~1_combout\,
	datad => \TOTAL|T1|c1|oThresh25\(3),
	combout => \TOTAL|T1|c1|oThresh25~5_combout\);

-- Location: LCCOMB_X36_Y11_N16
\TOTAL|T1|c1|oThresh25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~7_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh25\(6)) # ((\TOTAL|T1|c1|oThresh25~6_combout\ & \TOTAL|T1|c1|oThresh25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25~6_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(6),
	datad => \TOTAL|T1|c1|oThresh25~5_combout\,
	combout => \TOTAL|T1|c1|oThresh25~7_combout\);

-- Location: LCFF_X36_Y11_N17
\TOTAL|T1|c1|oThresh25[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh25~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh25\(6));

-- Location: LCCOMB_X36_Y11_N20
\TOTAL|T1|c1|oThresh25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~0_combout\ = (!\TOTAL|T1|c1|oThresh25\(7) & (!\TOTAL|T1|c1|oThresh25\(6) & !\TOTAL|T1|c1|oThresh25\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(7),
	datac => \TOTAL|T1|c1|oThresh25\(6),
	datad => \TOTAL|T1|c1|oThresh25\(5),
	combout => \TOTAL|T1|c1|oThresh25~0_combout\);

-- Location: LCCOMB_X36_Y11_N0
\TOTAL|T1|c1|oThresh25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~10_combout\ = (\TOTAL|T1|c1|oAddrOutCumH\(4) & (\TOTAL|T1|c1|oThresh25~0_combout\ & !\TOTAL|T1|c1|oThresh25\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrOutCumH\(4),
	datac => \TOTAL|T1|c1|oThresh25~0_combout\,
	datad => \TOTAL|T1|c1|oThresh25\(3),
	combout => \TOTAL|T1|c1|oThresh25~10_combout\);

-- Location: LCCOMB_X36_Y11_N14
\TOTAL|T1|c1|oThresh25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~11_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh25\(4)) # ((\TOTAL|T1|c1|oThresh25~1_combout\ & \TOTAL|T1|c1|oThresh25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datab => \TOTAL|T1|c1|oThresh25~1_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(4),
	datad => \TOTAL|T1|c1|oThresh25~10_combout\,
	combout => \TOTAL|T1|c1|oThresh25~11_combout\);

-- Location: LCFF_X36_Y11_N15
\TOTAL|T1|c1|oThresh25[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh25~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh25\(4));

-- Location: LCCOMB_X36_Y11_N8
\TOTAL|T1|c1|oThresh25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~2_combout\ = (!\TOTAL|T1|c1|oThresh25\(6) & (!\TOTAL|T1|c1|oThresh25\(4) & (\TOTAL|T1|c1|oThresh25~1_combout\ & !\TOTAL|T1|c1|oThresh25\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(6),
	datab => \TOTAL|T1|c1|oThresh25\(4),
	datac => \TOTAL|T1|c1|oThresh25~1_combout\,
	datad => \TOTAL|T1|c1|oThresh25\(3),
	combout => \TOTAL|T1|c1|oThresh25~2_combout\);

-- Location: LCCOMB_X36_Y9_N0
\TOTAL|T1|c1|oThresh25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~9_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh25\(5)) # ((\TOTAL|T1|c1|oThresh25~8_combout\ & \TOTAL|T1|c1|oThresh25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25~8_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(5),
	datad => \TOTAL|T1|c1|oThresh25~2_combout\,
	combout => \TOTAL|T1|c1|oThresh25~9_combout\);

-- Location: LCFF_X36_Y9_N1
\TOTAL|T1|c1|oThresh25[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh25~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh25\(5));

-- Location: LCCOMB_X36_Y11_N30
\TOTAL|T1|c1|oThresh25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~14_combout\ = (!\TOTAL|T1|c1|oThresh25\(7) & (!\TOTAL|T1|c1|oThresh25\(5) & (!\TOTAL|T1|c1|oThresh25\(6) & !\TOTAL|T1|c1|oThresh25\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(7),
	datab => \TOTAL|T1|c1|oThresh25\(5),
	datac => \TOTAL|T1|c1|oThresh25\(6),
	datad => \TOTAL|T1|c1|oThresh25\(3),
	combout => \TOTAL|T1|c1|oThresh25~14_combout\);

-- Location: LCCOMB_X36_Y11_N2
\TOTAL|T1|c1|oThresh25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~20_combout\ = (\TOTAL|T1|c1|LessThan2~6_combout\ & (!\TOTAL|T1|c1|oThresh25\(4) & (\TOTAL|T1|c1|oThresh25~0_combout\ & !\TOTAL|T1|c1|oThresh25\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|LessThan2~6_combout\,
	datab => \TOTAL|T1|c1|oThresh25\(4),
	datac => \TOTAL|T1|c1|oThresh25~0_combout\,
	datad => \TOTAL|T1|c1|oThresh25\(3),
	combout => \TOTAL|T1|c1|oThresh25~20_combout\);

-- Location: LCCOMB_X36_Y11_N12
\TOTAL|T1|c1|oThresh25~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~22_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh25\(0)) # ((\TOTAL|T1|c1|oThresh25~21_combout\ & \TOTAL|T1|c1|oThresh25~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25~21_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(0),
	datad => \TOTAL|T1|c1|oThresh25~20_combout\,
	combout => \TOTAL|T1|c1|oThresh25~22_combout\);

-- Location: LCFF_X36_Y11_N13
\TOTAL|T1|c1|oThresh25[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh25~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh25\(0));

-- Location: LCCOMB_X33_Y11_N12
\TOTAL|T1|c1|oDataOutCumH[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[0]~21_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(0) & (\TOTAL|T1|h1|tmp\(0) $ (VCC))) # (!\TOTAL|T1|c1|oDataOutCumH\(0) & (\TOTAL|T1|h1|tmp\(0) & VCC))
-- \TOTAL|T1|c1|oDataOutCumH[0]~22\ = CARRY((\TOTAL|T1|c1|oDataOutCumH\(0) & \TOTAL|T1|h1|tmp\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(0),
	datab => \TOTAL|T1|h1|tmp\(0),
	datad => VCC,
	combout => \TOTAL|T1|c1|oDataOutCumH[0]~21_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[0]~22\);

-- Location: LCCOMB_X33_Y11_N14
\TOTAL|T1|c1|oDataOutCumH[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[1]~23_combout\ = (\TOTAL|T1|h1|tmp\(1) & ((\TOTAL|T1|c1|oDataOutCumH\(1) & (\TOTAL|T1|c1|oDataOutCumH[0]~22\ & VCC)) # (!\TOTAL|T1|c1|oDataOutCumH\(1) & (!\TOTAL|T1|c1|oDataOutCumH[0]~22\)))) # (!\TOTAL|T1|h1|tmp\(1) & 
-- ((\TOTAL|T1|c1|oDataOutCumH\(1) & (!\TOTAL|T1|c1|oDataOutCumH[0]~22\)) # (!\TOTAL|T1|c1|oDataOutCumH\(1) & ((\TOTAL|T1|c1|oDataOutCumH[0]~22\) # (GND)))))
-- \TOTAL|T1|c1|oDataOutCumH[1]~24\ = CARRY((\TOTAL|T1|h1|tmp\(1) & (!\TOTAL|T1|c1|oDataOutCumH\(1) & !\TOTAL|T1|c1|oDataOutCumH[0]~22\)) # (!\TOTAL|T1|h1|tmp\(1) & ((!\TOTAL|T1|c1|oDataOutCumH[0]~22\) # (!\TOTAL|T1|c1|oDataOutCumH\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(1),
	datab => \TOTAL|T1|c1|oDataOutCumH\(1),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[0]~22\,
	combout => \TOTAL|T1|c1|oDataOutCumH[1]~23_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[1]~24\);

-- Location: LCCOMB_X33_Y10_N22
\TOTAL|T1|c1|oDataOutCumH[19]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\ = (!\TOTAL|T1|c1|state.0100~regout\ & !\TOTAL|T1|c1|state.0011~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|c1|state.0100~regout\,
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\);

-- Location: LCCOMB_X34_Y9_N4
\TOTAL|T1|c1|oDataOutCumH[19]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[19]~53_combout\ = (!\TOTAL|T1|c1|state.0011~regout\ & (!\TOTAL|T1|c1|state.0010~regout\ & (!\TOTAL|T1|c1|state.0001~regout\ & !\TOTAL|T1|c1|state.0100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0011~regout\,
	datab => \TOTAL|T1|c1|state.0010~regout\,
	datac => \TOTAL|T1|c1|state.0001~regout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oDataOutCumH[19]~53_combout\);

-- Location: LCCOMB_X35_Y9_N6
\TOTAL|T1|c1|oDataOutCumH[0]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\ = (\TOTAL|T1|c1|state.0000~regout\ & (!\TOTAL|T1|startCH~regout\ & ((\TOTAL|T1|c1|state.0101~regout\) # (!\TOTAL|T1|c1|oDataOutCumH[19]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0000~regout\,
	datab => \TOTAL|T1|c1|state.0101~regout\,
	datac => \TOTAL|T1|c1|oDataOutCumH[19]~53_combout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\);

-- Location: LCFF_X33_Y11_N15
\TOTAL|T1|c1|oDataOutCumH[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[1]~23_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(1));

-- Location: LCCOMB_X33_Y11_N18
\TOTAL|T1|c1|oDataOutCumH[3]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[3]~27_combout\ = (\TOTAL|T1|h1|tmp\(3) & ((\TOTAL|T1|c1|oDataOutCumH\(3) & (\TOTAL|T1|c1|oDataOutCumH[2]~26\ & VCC)) # (!\TOTAL|T1|c1|oDataOutCumH\(3) & (!\TOTAL|T1|c1|oDataOutCumH[2]~26\)))) # (!\TOTAL|T1|h1|tmp\(3) & 
-- ((\TOTAL|T1|c1|oDataOutCumH\(3) & (!\TOTAL|T1|c1|oDataOutCumH[2]~26\)) # (!\TOTAL|T1|c1|oDataOutCumH\(3) & ((\TOTAL|T1|c1|oDataOutCumH[2]~26\) # (GND)))))
-- \TOTAL|T1|c1|oDataOutCumH[3]~28\ = CARRY((\TOTAL|T1|h1|tmp\(3) & (!\TOTAL|T1|c1|oDataOutCumH\(3) & !\TOTAL|T1|c1|oDataOutCumH[2]~26\)) # (!\TOTAL|T1|h1|tmp\(3) & ((!\TOTAL|T1|c1|oDataOutCumH[2]~26\) # (!\TOTAL|T1|c1|oDataOutCumH\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(3),
	datab => \TOTAL|T1|c1|oDataOutCumH\(3),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[2]~26\,
	combout => \TOTAL|T1|c1|oDataOutCumH[3]~27_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[3]~28\);

-- Location: LCFF_X33_Y11_N19
\TOTAL|T1|c1|oDataOutCumH[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[3]~27_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(3));

-- Location: LCCOMB_X33_Y11_N22
\TOTAL|T1|c1|oDataOutCumH[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[5]~31_combout\ = (\TOTAL|T1|h1|tmp\(5) & ((\TOTAL|T1|c1|oDataOutCumH\(5) & (\TOTAL|T1|c1|oDataOutCumH[4]~30\ & VCC)) # (!\TOTAL|T1|c1|oDataOutCumH\(5) & (!\TOTAL|T1|c1|oDataOutCumH[4]~30\)))) # (!\TOTAL|T1|h1|tmp\(5) & 
-- ((\TOTAL|T1|c1|oDataOutCumH\(5) & (!\TOTAL|T1|c1|oDataOutCumH[4]~30\)) # (!\TOTAL|T1|c1|oDataOutCumH\(5) & ((\TOTAL|T1|c1|oDataOutCumH[4]~30\) # (GND)))))
-- \TOTAL|T1|c1|oDataOutCumH[5]~32\ = CARRY((\TOTAL|T1|h1|tmp\(5) & (!\TOTAL|T1|c1|oDataOutCumH\(5) & !\TOTAL|T1|c1|oDataOutCumH[4]~30\)) # (!\TOTAL|T1|h1|tmp\(5) & ((!\TOTAL|T1|c1|oDataOutCumH[4]~30\) # (!\TOTAL|T1|c1|oDataOutCumH\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(5),
	datab => \TOTAL|T1|c1|oDataOutCumH\(5),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[4]~30\,
	combout => \TOTAL|T1|c1|oDataOutCumH[5]~31_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[5]~32\);

-- Location: LCFF_X33_Y11_N23
\TOTAL|T1|c1|oDataOutCumH[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[5]~31_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(5));

-- Location: LCCOMB_X33_Y11_N26
\TOTAL|T1|c1|oDataOutCumH[7]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[7]~35_combout\ = (\TOTAL|T1|h1|tmp\(7) & ((\TOTAL|T1|c1|oDataOutCumH\(7) & (\TOTAL|T1|c1|oDataOutCumH[6]~34\ & VCC)) # (!\TOTAL|T1|c1|oDataOutCumH\(7) & (!\TOTAL|T1|c1|oDataOutCumH[6]~34\)))) # (!\TOTAL|T1|h1|tmp\(7) & 
-- ((\TOTAL|T1|c1|oDataOutCumH\(7) & (!\TOTAL|T1|c1|oDataOutCumH[6]~34\)) # (!\TOTAL|T1|c1|oDataOutCumH\(7) & ((\TOTAL|T1|c1|oDataOutCumH[6]~34\) # (GND)))))
-- \TOTAL|T1|c1|oDataOutCumH[7]~36\ = CARRY((\TOTAL|T1|h1|tmp\(7) & (!\TOTAL|T1|c1|oDataOutCumH\(7) & !\TOTAL|T1|c1|oDataOutCumH[6]~34\)) # (!\TOTAL|T1|h1|tmp\(7) & ((!\TOTAL|T1|c1|oDataOutCumH[6]~34\) # (!\TOTAL|T1|c1|oDataOutCumH\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(7),
	datab => \TOTAL|T1|c1|oDataOutCumH\(7),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[6]~34\,
	combout => \TOTAL|T1|c1|oDataOutCumH[7]~35_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[7]~36\);

-- Location: LCFF_X33_Y11_N27
\TOTAL|T1|c1|oDataOutCumH[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[7]~35_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(7));

-- Location: LCCOMB_X33_Y11_N28
\TOTAL|T1|c1|oDataOutCumH[8]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[8]~37_combout\ = ((\TOTAL|T1|c1|oDataOutCumH\(8) $ (\TOTAL|T1|h1|tmp\(8) $ (!\TOTAL|T1|c1|oDataOutCumH[7]~36\)))) # (GND)
-- \TOTAL|T1|c1|oDataOutCumH[8]~38\ = CARRY((\TOTAL|T1|c1|oDataOutCumH\(8) & ((\TOTAL|T1|h1|tmp\(8)) # (!\TOTAL|T1|c1|oDataOutCumH[7]~36\))) # (!\TOTAL|T1|c1|oDataOutCumH\(8) & (\TOTAL|T1|h1|tmp\(8) & !\TOTAL|T1|c1|oDataOutCumH[7]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(8),
	datab => \TOTAL|T1|h1|tmp\(8),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[7]~36\,
	combout => \TOTAL|T1|c1|oDataOutCumH[8]~37_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[8]~38\);

-- Location: LCFF_X33_Y11_N29
\TOTAL|T1|c1|oDataOutCumH[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[8]~37_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(8));

-- Location: LCCOMB_X33_Y11_N30
\TOTAL|T1|c1|oDataOutCumH[9]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[9]~39_combout\ = (\TOTAL|T1|h1|tmp\(9) & ((\TOTAL|T1|c1|oDataOutCumH\(9) & (\TOTAL|T1|c1|oDataOutCumH[8]~38\ & VCC)) # (!\TOTAL|T1|c1|oDataOutCumH\(9) & (!\TOTAL|T1|c1|oDataOutCumH[8]~38\)))) # (!\TOTAL|T1|h1|tmp\(9) & 
-- ((\TOTAL|T1|c1|oDataOutCumH\(9) & (!\TOTAL|T1|c1|oDataOutCumH[8]~38\)) # (!\TOTAL|T1|c1|oDataOutCumH\(9) & ((\TOTAL|T1|c1|oDataOutCumH[8]~38\) # (GND)))))
-- \TOTAL|T1|c1|oDataOutCumH[9]~40\ = CARRY((\TOTAL|T1|h1|tmp\(9) & (!\TOTAL|T1|c1|oDataOutCumH\(9) & !\TOTAL|T1|c1|oDataOutCumH[8]~38\)) # (!\TOTAL|T1|h1|tmp\(9) & ((!\TOTAL|T1|c1|oDataOutCumH[8]~38\) # (!\TOTAL|T1|c1|oDataOutCumH\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(9),
	datab => \TOTAL|T1|c1|oDataOutCumH\(9),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[8]~38\,
	combout => \TOTAL|T1|c1|oDataOutCumH[9]~39_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[9]~40\);

-- Location: LCFF_X33_Y11_N31
\TOTAL|T1|c1|oDataOutCumH[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[9]~39_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(9));

-- Location: LCCOMB_X34_Y11_N24
\TOTAL|T1|c1|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan2~3_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(10) & \TOTAL|T1|c1|oDataOutCumH\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(10),
	datac => \TOTAL|T1|c1|oDataOutCumH\(9),
	combout => \TOTAL|T1|c1|LessThan2~3_combout\);

-- Location: LCFF_X33_Y11_N13
\TOTAL|T1|c1|oDataOutCumH[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[0]~21_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(0));

-- Location: LCCOMB_X33_Y11_N2
\TOTAL|T1|c1|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan2~0_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(2)) # ((\TOTAL|T1|c1|oDataOutCumH\(3)) # ((\TOTAL|T1|c1|oDataOutCumH\(1)) # (\TOTAL|T1|c1|oDataOutCumH\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(2),
	datab => \TOTAL|T1|c1|oDataOutCumH\(3),
	datac => \TOTAL|T1|c1|oDataOutCumH\(1),
	datad => \TOTAL|T1|c1|oDataOutCumH\(0),
	combout => \TOTAL|T1|c1|LessThan2~0_combout\);

-- Location: LCCOMB_X34_Y11_N28
\TOTAL|T1|c1|LessThan2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan2~4_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(8) & (\TOTAL|T1|c1|LessThan2~3_combout\ & ((\TOTAL|T1|c1|LessThan2~1_combout\) # (\TOTAL|T1|c1|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|LessThan2~1_combout\,
	datab => \TOTAL|T1|c1|oDataOutCumH\(8),
	datac => \TOTAL|T1|c1|LessThan2~3_combout\,
	datad => \TOTAL|T1|c1|LessThan2~0_combout\,
	combout => \TOTAL|T1|c1|LessThan2~4_combout\);

-- Location: LCCOMB_X33_Y10_N0
\TOTAL|T1|c1|oDataOutCumH[10]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[10]~41_combout\ = ((\TOTAL|T1|h1|tmp\(10) $ (\TOTAL|T1|c1|oDataOutCumH\(10) $ (!\TOTAL|T1|c1|oDataOutCumH[9]~40\)))) # (GND)
-- \TOTAL|T1|c1|oDataOutCumH[10]~42\ = CARRY((\TOTAL|T1|h1|tmp\(10) & ((\TOTAL|T1|c1|oDataOutCumH\(10)) # (!\TOTAL|T1|c1|oDataOutCumH[9]~40\))) # (!\TOTAL|T1|h1|tmp\(10) & (\TOTAL|T1|c1|oDataOutCumH\(10) & !\TOTAL|T1|c1|oDataOutCumH[9]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(10),
	datab => \TOTAL|T1|c1|oDataOutCumH\(10),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[9]~40\,
	combout => \TOTAL|T1|c1|oDataOutCumH[10]~41_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[10]~42\);

-- Location: LCFF_X33_Y10_N1
\TOTAL|T1|c1|oDataOutCumH[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[10]~41_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(10));

-- Location: LCCOMB_X33_Y10_N2
\TOTAL|T1|c1|oDataOutCumH[11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[11]~43_combout\ = (\TOTAL|T1|h1|tmp\(11) & ((\TOTAL|T1|c1|oDataOutCumH\(11) & (\TOTAL|T1|c1|oDataOutCumH[10]~42\ & VCC)) # (!\TOTAL|T1|c1|oDataOutCumH\(11) & (!\TOTAL|T1|c1|oDataOutCumH[10]~42\)))) # (!\TOTAL|T1|h1|tmp\(11) & 
-- ((\TOTAL|T1|c1|oDataOutCumH\(11) & (!\TOTAL|T1|c1|oDataOutCumH[10]~42\)) # (!\TOTAL|T1|c1|oDataOutCumH\(11) & ((\TOTAL|T1|c1|oDataOutCumH[10]~42\) # (GND)))))
-- \TOTAL|T1|c1|oDataOutCumH[11]~44\ = CARRY((\TOTAL|T1|h1|tmp\(11) & (!\TOTAL|T1|c1|oDataOutCumH\(11) & !\TOTAL|T1|c1|oDataOutCumH[10]~42\)) # (!\TOTAL|T1|h1|tmp\(11) & ((!\TOTAL|T1|c1|oDataOutCumH[10]~42\) # (!\TOTAL|T1|c1|oDataOutCumH\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(11),
	datab => \TOTAL|T1|c1|oDataOutCumH\(11),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[10]~42\,
	combout => \TOTAL|T1|c1|oDataOutCumH[11]~43_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[11]~44\);

-- Location: LCFF_X33_Y10_N3
\TOTAL|T1|c1|oDataOutCumH[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[11]~43_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(11));

-- Location: LCCOMB_X33_Y10_N4
\TOTAL|T1|c1|oDataOutCumH[12]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[12]~45_combout\ = ((\TOTAL|T1|h1|tmp\(12) $ (\TOTAL|T1|c1|oDataOutCumH\(12) $ (!\TOTAL|T1|c1|oDataOutCumH[11]~44\)))) # (GND)
-- \TOTAL|T1|c1|oDataOutCumH[12]~46\ = CARRY((\TOTAL|T1|h1|tmp\(12) & ((\TOTAL|T1|c1|oDataOutCumH\(12)) # (!\TOTAL|T1|c1|oDataOutCumH[11]~44\))) # (!\TOTAL|T1|h1|tmp\(12) & (\TOTAL|T1|c1|oDataOutCumH\(12) & !\TOTAL|T1|c1|oDataOutCumH[11]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(12),
	datab => \TOTAL|T1|c1|oDataOutCumH\(12),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[11]~44\,
	combout => \TOTAL|T1|c1|oDataOutCumH[12]~45_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[12]~46\);

-- Location: LCFF_X33_Y10_N5
\TOTAL|T1|c1|oDataOutCumH[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[12]~45_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(12));

-- Location: LCCOMB_X33_Y10_N6
\TOTAL|T1|c1|oDataOutCumH[13]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[13]~47_combout\ = (\TOTAL|T1|h1|tmp\(13) & ((\TOTAL|T1|c1|oDataOutCumH\(13) & (\TOTAL|T1|c1|oDataOutCumH[12]~46\ & VCC)) # (!\TOTAL|T1|c1|oDataOutCumH\(13) & (!\TOTAL|T1|c1|oDataOutCumH[12]~46\)))) # (!\TOTAL|T1|h1|tmp\(13) & 
-- ((\TOTAL|T1|c1|oDataOutCumH\(13) & (!\TOTAL|T1|c1|oDataOutCumH[12]~46\)) # (!\TOTAL|T1|c1|oDataOutCumH\(13) & ((\TOTAL|T1|c1|oDataOutCumH[12]~46\) # (GND)))))
-- \TOTAL|T1|c1|oDataOutCumH[13]~48\ = CARRY((\TOTAL|T1|h1|tmp\(13) & (!\TOTAL|T1|c1|oDataOutCumH\(13) & !\TOTAL|T1|c1|oDataOutCumH[12]~46\)) # (!\TOTAL|T1|h1|tmp\(13) & ((!\TOTAL|T1|c1|oDataOutCumH[12]~46\) # (!\TOTAL|T1|c1|oDataOutCumH\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(13),
	datab => \TOTAL|T1|c1|oDataOutCumH\(13),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[12]~46\,
	combout => \TOTAL|T1|c1|oDataOutCumH[13]~47_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[13]~48\);

-- Location: LCFF_X33_Y10_N7
\TOTAL|T1|c1|oDataOutCumH[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[13]~47_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(13));

-- Location: LCCOMB_X33_Y10_N8
\TOTAL|T1|c1|oDataOutCumH[14]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[14]~49_combout\ = ((\TOTAL|T1|h1|tmp\(14) $ (\TOTAL|T1|c1|oDataOutCumH\(14) $ (!\TOTAL|T1|c1|oDataOutCumH[13]~48\)))) # (GND)
-- \TOTAL|T1|c1|oDataOutCumH[14]~50\ = CARRY((\TOTAL|T1|h1|tmp\(14) & ((\TOTAL|T1|c1|oDataOutCumH\(14)) # (!\TOTAL|T1|c1|oDataOutCumH[13]~48\))) # (!\TOTAL|T1|h1|tmp\(14) & (\TOTAL|T1|c1|oDataOutCumH\(14) & !\TOTAL|T1|c1|oDataOutCumH[13]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(14),
	datab => \TOTAL|T1|c1|oDataOutCumH\(14),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[13]~48\,
	combout => \TOTAL|T1|c1|oDataOutCumH[14]~49_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[14]~50\);

-- Location: LCFF_X33_Y10_N9
\TOTAL|T1|c1|oDataOutCumH[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[14]~49_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(14));

-- Location: LCCOMB_X35_Y11_N10
\TOTAL|T1|c1|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan3~0_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(13) & \TOTAL|T1|c1|oDataOutCumH\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oDataOutCumH\(13),
	datad => \TOTAL|T1|c1|oDataOutCumH\(14),
	combout => \TOTAL|T1|c1|LessThan3~0_combout\);

-- Location: LCCOMB_X35_Y11_N4
\TOTAL|T1|c1|LessThan2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan2~5_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(12) & (\TOTAL|T1|c1|LessThan3~0_combout\ & ((\TOTAL|T1|c1|oDataOutCumH\(11)) # (\TOTAL|T1|c1|LessThan2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(11),
	datab => \TOTAL|T1|c1|LessThan2~4_combout\,
	datac => \TOTAL|T1|c1|oDataOutCumH\(12),
	datad => \TOTAL|T1|c1|LessThan3~0_combout\,
	combout => \TOTAL|T1|c1|LessThan2~5_combout\);

-- Location: LCCOMB_X33_Y10_N10
\TOTAL|T1|c1|oDataOutCumH[15]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[15]~51_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(15) & ((\TOTAL|T1|h1|tmp\(15) & (\TOTAL|T1|c1|oDataOutCumH[14]~50\ & VCC)) # (!\TOTAL|T1|h1|tmp\(15) & (!\TOTAL|T1|c1|oDataOutCumH[14]~50\)))) # (!\TOTAL|T1|c1|oDataOutCumH\(15) & 
-- ((\TOTAL|T1|h1|tmp\(15) & (!\TOTAL|T1|c1|oDataOutCumH[14]~50\)) # (!\TOTAL|T1|h1|tmp\(15) & ((\TOTAL|T1|c1|oDataOutCumH[14]~50\) # (GND)))))
-- \TOTAL|T1|c1|oDataOutCumH[15]~52\ = CARRY((\TOTAL|T1|c1|oDataOutCumH\(15) & (!\TOTAL|T1|h1|tmp\(15) & !\TOTAL|T1|c1|oDataOutCumH[14]~50\)) # (!\TOTAL|T1|c1|oDataOutCumH\(15) & ((!\TOTAL|T1|c1|oDataOutCumH[14]~50\) # (!\TOTAL|T1|h1|tmp\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(15),
	datab => \TOTAL|T1|h1|tmp\(15),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[14]~50\,
	combout => \TOTAL|T1|c1|oDataOutCumH[15]~51_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[15]~52\);

-- Location: LCCOMB_X33_Y10_N12
\TOTAL|T1|c1|oDataOutCumH[16]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[16]~55_combout\ = ((\TOTAL|T1|h1|tmp\(16) $ (\TOTAL|T1|c1|oDataOutCumH\(16) $ (!\TOTAL|T1|c1|oDataOutCumH[15]~52\)))) # (GND)
-- \TOTAL|T1|c1|oDataOutCumH[16]~56\ = CARRY((\TOTAL|T1|h1|tmp\(16) & ((\TOTAL|T1|c1|oDataOutCumH\(16)) # (!\TOTAL|T1|c1|oDataOutCumH[15]~52\))) # (!\TOTAL|T1|h1|tmp\(16) & (\TOTAL|T1|c1|oDataOutCumH\(16) & !\TOTAL|T1|c1|oDataOutCumH[15]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|h1|tmp\(16),
	datab => \TOTAL|T1|c1|oDataOutCumH\(16),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[15]~52\,
	combout => \TOTAL|T1|c1|oDataOutCumH[16]~55_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[16]~56\);

-- Location: LCFF_X33_Y10_N13
\TOTAL|T1|c1|oDataOutCumH[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[16]~55_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(16));

-- Location: LCCOMB_X33_Y10_N14
\TOTAL|T1|c1|oDataOutCumH[17]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[17]~57_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(17) & ((\TOTAL|T1|h1|tmp\(17) & (\TOTAL|T1|c1|oDataOutCumH[16]~56\ & VCC)) # (!\TOTAL|T1|h1|tmp\(17) & (!\TOTAL|T1|c1|oDataOutCumH[16]~56\)))) # (!\TOTAL|T1|c1|oDataOutCumH\(17) & 
-- ((\TOTAL|T1|h1|tmp\(17) & (!\TOTAL|T1|c1|oDataOutCumH[16]~56\)) # (!\TOTAL|T1|h1|tmp\(17) & ((\TOTAL|T1|c1|oDataOutCumH[16]~56\) # (GND)))))
-- \TOTAL|T1|c1|oDataOutCumH[17]~58\ = CARRY((\TOTAL|T1|c1|oDataOutCumH\(17) & (!\TOTAL|T1|h1|tmp\(17) & !\TOTAL|T1|c1|oDataOutCumH[16]~56\)) # (!\TOTAL|T1|c1|oDataOutCumH\(17) & ((!\TOTAL|T1|c1|oDataOutCumH[16]~56\) # (!\TOTAL|T1|h1|tmp\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(17),
	datab => \TOTAL|T1|h1|tmp\(17),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[16]~56\,
	combout => \TOTAL|T1|c1|oDataOutCumH[17]~57_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[17]~58\);

-- Location: LCFF_X33_Y10_N15
\TOTAL|T1|c1|oDataOutCumH[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[17]~57_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(17));

-- Location: LCCOMB_X33_Y10_N16
\TOTAL|T1|c1|oDataOutCumH[18]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[18]~59_combout\ = ((\TOTAL|T1|c1|oDataOutCumH\(18) $ (\TOTAL|T1|h1|tmp\(18) $ (!\TOTAL|T1|c1|oDataOutCumH[17]~58\)))) # (GND)
-- \TOTAL|T1|c1|oDataOutCumH[18]~60\ = CARRY((\TOTAL|T1|c1|oDataOutCumH\(18) & ((\TOTAL|T1|h1|tmp\(18)) # (!\TOTAL|T1|c1|oDataOutCumH[17]~58\))) # (!\TOTAL|T1|c1|oDataOutCumH\(18) & (\TOTAL|T1|h1|tmp\(18) & !\TOTAL|T1|c1|oDataOutCumH[17]~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(18),
	datab => \TOTAL|T1|h1|tmp\(18),
	datad => VCC,
	cin => \TOTAL|T1|c1|oDataOutCumH[17]~58\,
	combout => \TOTAL|T1|c1|oDataOutCumH[18]~59_combout\,
	cout => \TOTAL|T1|c1|oDataOutCumH[18]~60\);

-- Location: LCFF_X33_Y10_N17
\TOTAL|T1|c1|oDataOutCumH[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[18]~59_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(18));

-- Location: LCCOMB_X33_Y10_N18
\TOTAL|T1|c1|oDataOutCumH[19]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oDataOutCumH[19]~61_combout\ = \TOTAL|T1|h1|tmp\(19) $ (\TOTAL|T1|c1|oDataOutCumH[18]~60\ $ (\TOTAL|T1|c1|oDataOutCumH\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|h1|tmp\(19),
	datad => \TOTAL|T1|c1|oDataOutCumH\(19),
	cin => \TOTAL|T1|c1|oDataOutCumH[18]~60\,
	combout => \TOTAL|T1|c1|oDataOutCumH[19]~61_combout\);

-- Location: LCFF_X33_Y10_N19
\TOTAL|T1|c1|oDataOutCumH[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[19]~61_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(19));

-- Location: LCCOMB_X35_Y11_N14
\TOTAL|T1|c1|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan2~2_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(17)) # ((\TOTAL|T1|c1|oDataOutCumH\(18)) # (\TOTAL|T1|c1|oDataOutCumH\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oDataOutCumH\(17),
	datac => \TOTAL|T1|c1|oDataOutCumH\(18),
	datad => \TOTAL|T1|c1|oDataOutCumH\(19),
	combout => \TOTAL|T1|c1|LessThan2~2_combout\);

-- Location: LCCOMB_X35_Y11_N12
\TOTAL|T1|c1|LessThan2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan2~6_combout\ = (\TOTAL|T1|c1|LessThan2~2_combout\) # ((\TOTAL|T1|c1|oDataOutCumH\(16) & ((\TOTAL|T1|c1|oDataOutCumH\(15)) # (\TOTAL|T1|c1|LessThan2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(15),
	datab => \TOTAL|T1|c1|LessThan2~5_combout\,
	datac => \TOTAL|T1|c1|LessThan2~2_combout\,
	datad => \TOTAL|T1|c1|oDataOutCumH\(16),
	combout => \TOTAL|T1|c1|LessThan2~6_combout\);

-- Location: LCCOMB_X35_Y11_N30
\TOTAL|T1|c1|oThresh25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~15_combout\ = (!\TOTAL|T1|c1|oThresh25\(4) & (\TOTAL|T1|c1|oThresh25~14_combout\ & (!\TOTAL|T1|c1|oThresh25\(0) & \TOTAL|T1|c1|LessThan2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(4),
	datab => \TOTAL|T1|c1|oThresh25~14_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(0),
	datad => \TOTAL|T1|c1|LessThan2~6_combout\,
	combout => \TOTAL|T1|c1|oThresh25~15_combout\);

-- Location: LCCOMB_X34_Y11_N16
\TOTAL|T1|c1|oThresh25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~17_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh25\(2)) # ((\TOTAL|T1|c1|oThresh25~16_combout\ & \TOTAL|T1|c1|oThresh25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25~16_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(2),
	datad => \TOTAL|T1|c1|oThresh25~15_combout\,
	combout => \TOTAL|T1|c1|oThresh25~17_combout\);

-- Location: LCFF_X34_Y11_N17
\TOTAL|T1|c1|oThresh25[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh25~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh25\(2));

-- Location: LCCOMB_X34_Y11_N20
\TOTAL|T1|c1|oThresh25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh25~19_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh25\(1)) # ((\TOTAL|T1|c1|oThresh25~18_combout\ & \TOTAL|T1|c1|oThresh25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25~18_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(1),
	datad => \TOTAL|T1|c1|oThresh25~15_combout\,
	combout => \TOTAL|T1|c1|oThresh25~19_combout\);

-- Location: LCFF_X34_Y11_N21
\TOTAL|T1|c1|oThresh25[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh25~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh25\(1));

-- Location: LCCOMB_X36_Y11_N28
\TOTAL|histo_display|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Equal0~0_combout\ = (!\TOTAL|T1|c1|oThresh25\(2) & (!\TOTAL|T1|c1|oThresh25\(1) & !\TOTAL|T1|c1|oThresh25\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oThresh25\(2),
	datac => \TOTAL|T1|c1|oThresh25\(1),
	datad => \TOTAL|T1|c1|oThresh25\(0),
	combout => \TOTAL|histo_display|Equal0~0_combout\);

-- Location: LCCOMB_X36_Y11_N24
\TOTAL|histo_display|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Equal0~1_combout\ = (\TOTAL|T1|c1|oThresh25~0_combout\ & (\TOTAL|histo_display|Equal0~0_combout\ & (!\TOTAL|T1|c1|oThresh25\(4) & !\TOTAL|T1|c1|oThresh25\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25~0_combout\,
	datab => \TOTAL|histo_display|Equal0~0_combout\,
	datac => \TOTAL|T1|c1|oThresh25\(4),
	datad => \TOTAL|T1|c1|oThresh25\(3),
	combout => \TOTAL|histo_display|Equal0~1_combout\);

-- Location: LCCOMB_X34_Y11_N18
\TOTAL|T1|c1|oAddrOutCumH~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutCumH~5_combout\ = (!\TOTAL|T1|startCH~regout\ & ((\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|Add1~4_combout\))) # (!\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|state.0100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0011~regout\,
	datab => \TOTAL|T1|c1|state.0100~regout\,
	datac => \TOTAL|T1|c1|Add1~4_combout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|oAddrOutCumH~5_combout\);

-- Location: LCFF_X34_Y11_N19
\TOTAL|T1|c1|oAddrOutCumH[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutCumH~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutCumH\(2));

-- Location: LCCOMB_X35_Y10_N8
\TOTAL|T1|c1|oThresh75~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~16_combout\ = (!\TOTAL|T1|c1|oThresh75\(1) & (\TOTAL|T1|c1|oAddrOutCumH\(2) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(1),
	datab => \TOTAL|T1|c1|state.0100~regout\,
	datac => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|c1|oAddrOutCumH\(2),
	combout => \TOTAL|T1|c1|oThresh75~16_combout\);

-- Location: LCCOMB_X35_Y10_N28
\TOTAL|T1|c1|oThresh75~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~17_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh75\(2)) # ((\TOTAL|T1|c1|oThresh75~15_combout\ & \TOTAL|T1|c1|oThresh75~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75~15_combout\,
	datab => \TOTAL|T1|c1|oThresh75~16_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(2),
	datad => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	combout => \TOTAL|T1|c1|oThresh75~17_combout\);

-- Location: LCFF_X35_Y10_N29
\TOTAL|T1|c1|oThresh75[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh75~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh75\(2));

-- Location: LCCOMB_X34_Y11_N12
\TOTAL|T1|c1|oAddrOutCumH~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutCumH~6_combout\ = (!\TOTAL|T1|startCH~regout\ & ((\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|Add1~2_combout\))) # (!\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|state.0100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0011~regout\,
	datab => \TOTAL|T1|c1|state.0100~regout\,
	datac => \TOTAL|T1|c1|Add1~2_combout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|oAddrOutCumH~6_combout\);

-- Location: LCFF_X34_Y11_N13
\TOTAL|T1|c1|oAddrOutCumH[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutCumH~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutCumH\(1));

-- Location: LCCOMB_X35_Y10_N4
\TOTAL|T1|c1|oThresh75~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~18_combout\ = (!\TOTAL|T1|c1|oThresh75\(2) & (\TOTAL|T1|c1|oAddrOutCumH\(1) & ((\TOTAL|T1|c1|state.0011~regout\) # (\TOTAL|T1|c1|state.0100~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(2),
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|c1|state.0100~regout\,
	datad => \TOTAL|T1|c1|oAddrOutCumH\(1),
	combout => \TOTAL|T1|c1|oThresh75~18_combout\);

-- Location: LCCOMB_X35_Y10_N24
\TOTAL|T1|c1|oThresh75~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~19_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh75\(1)) # ((\TOTAL|T1|c1|oThresh75~15_combout\ & \TOTAL|T1|c1|oThresh75~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75~15_combout\,
	datab => \TOTAL|T1|c1|oThresh75~18_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(1),
	datad => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	combout => \TOTAL|T1|c1|oThresh75~19_combout\);

-- Location: LCFF_X35_Y10_N25
\TOTAL|T1|c1|oThresh75[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh75~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh75\(1));

-- Location: LCCOMB_X38_Y10_N0
\TOTAL|histo_display|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Equal2~1_combout\ = (!\TOTAL|T1|c1|oThresh75\(0) & (!\TOTAL|T1|c1|oThresh75\(2) & !\TOTAL|T1|c1|oThresh75\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(0),
	datab => \TOTAL|T1|c1|oThresh75\(2),
	datad => \TOTAL|T1|c1|oThresh75\(1),
	combout => \TOTAL|histo_display|Equal2~1_combout\);

-- Location: LCCOMB_X34_Y11_N14
\TOTAL|T1|c1|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan3~1_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(9)) # ((\TOTAL|T1|c1|oDataOutCumH\(8) & ((\TOTAL|T1|c1|LessThan2~1_combout\) # (\TOTAL|T1|c1|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|LessThan2~1_combout\,
	datab => \TOTAL|T1|c1|oDataOutCumH\(8),
	datac => \TOTAL|T1|c1|oDataOutCumH\(9),
	datad => \TOTAL|T1|c1|LessThan2~0_combout\,
	combout => \TOTAL|T1|c1|LessThan3~1_combout\);

-- Location: LCCOMB_X35_Y11_N0
\TOTAL|T1|c1|LessThan3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan3~2_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(11)) # ((\TOTAL|T1|c1|oDataOutCumH\(12)) # ((\TOTAL|T1|c1|oDataOutCumH\(10) & \TOTAL|T1|c1|LessThan3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(11),
	datab => \TOTAL|T1|c1|oDataOutCumH\(10),
	datac => \TOTAL|T1|c1|oDataOutCumH\(12),
	datad => \TOTAL|T1|c1|LessThan3~1_combout\,
	combout => \TOTAL|T1|c1|LessThan3~2_combout\);

-- Location: LCCOMB_X35_Y11_N2
\TOTAL|T1|c1|LessThan3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan3~3_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(16)) # ((\TOTAL|T1|c1|oDataOutCumH\(17)) # ((\TOTAL|T1|c1|LessThan3~2_combout\ & \TOTAL|T1|c1|LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(16),
	datab => \TOTAL|T1|c1|LessThan3~2_combout\,
	datac => \TOTAL|T1|c1|oDataOutCumH\(17),
	datad => \TOTAL|T1|c1|LessThan3~0_combout\,
	combout => \TOTAL|T1|c1|LessThan3~3_combout\);

-- Location: LCCOMB_X35_Y11_N22
\TOTAL|T1|c1|LessThan3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan3~4_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(19)) # ((\TOTAL|T1|c1|oDataOutCumH\(18) & ((\TOTAL|T1|c1|oDataOutCumH\(15)) # (\TOTAL|T1|c1|LessThan3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(15),
	datab => \TOTAL|T1|c1|oDataOutCumH\(19),
	datac => \TOTAL|T1|c1|oDataOutCumH\(18),
	datad => \TOTAL|T1|c1|LessThan3~3_combout\,
	combout => \TOTAL|T1|c1|LessThan3~4_combout\);

-- Location: LCCOMB_X36_Y10_N22
\TOTAL|T1|c1|oThresh75~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~12_combout\ = (!\TOTAL|T1|c1|oThresh75\(4) & (\TOTAL|T1|c1|LessThan3~4_combout\ & (\TOTAL|histo_display|Equal2~1_combout\ & !\TOTAL|T1|c1|oDataOutCumH[19]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(4),
	datab => \TOTAL|T1|c1|LessThan3~4_combout\,
	datac => \TOTAL|histo_display|Equal2~1_combout\,
	datad => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	combout => \TOTAL|T1|c1|oThresh75~12_combout\);

-- Location: LCCOMB_X36_Y10_N28
\TOTAL|T1|c1|oThresh75~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~14_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh75\(3)) # ((\TOTAL|T1|c1|oThresh75~13_combout\ & \TOTAL|T1|c1|oThresh75~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75~13_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(3),
	datad => \TOTAL|T1|c1|oThresh75~12_combout\,
	combout => \TOTAL|T1|c1|oThresh75~14_combout\);

-- Location: LCFF_X36_Y10_N29
\TOTAL|T1|c1|oThresh75[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh75~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh75\(3));

-- Location: LCCOMB_X36_Y10_N14
\TOTAL|T1|c1|oThresh75~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~1_combout\ = (\TOTAL|T1|c1|LessThan3~4_combout\ & (\TOTAL|histo_display|Equal2~1_combout\ & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|state.0100~regout\,
	datab => \TOTAL|T1|c1|LessThan3~4_combout\,
	datac => \TOTAL|histo_display|Equal2~1_combout\,
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oThresh75~1_combout\);

-- Location: LCCOMB_X36_Y10_N0
\TOTAL|T1|c1|oThresh75~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~5_combout\ = (!\TOTAL|T1|c1|oThresh75\(4) & (\TOTAL|T1|c1|oThresh75~1_combout\ & !\TOTAL|T1|c1|oThresh75\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(4),
	datab => \TOTAL|T1|c1|oThresh75~1_combout\,
	datad => \TOTAL|T1|c1|oThresh75\(3),
	combout => \TOTAL|T1|c1|oThresh75~5_combout\);

-- Location: LCCOMB_X36_Y10_N4
\TOTAL|T1|c1|oThresh75~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~7_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh75\(6)) # ((\TOTAL|T1|c1|oThresh75~6_combout\ & \TOTAL|T1|c1|oThresh75~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75~6_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(6),
	datad => \TOTAL|T1|c1|oThresh75~5_combout\,
	combout => \TOTAL|T1|c1|oThresh75~7_combout\);

-- Location: LCFF_X36_Y10_N5
\TOTAL|T1|c1|oThresh75[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh75~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh75\(6));

-- Location: LCCOMB_X36_Y9_N26
\TOTAL|T1|c1|oAddrOutCumH~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutCumH~0_combout\ = (!\TOTAL|T1|startCH~regout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add1~14_combout\)) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|Add1~14_combout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|startCH~regout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oAddrOutCumH~0_combout\);

-- Location: LCFF_X36_Y9_N27
\TOTAL|T1|c1|oAddrOutCumH[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutCumH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutCumH\(7));

-- Location: LCCOMB_X36_Y10_N26
\TOTAL|T1|c1|oThresh75~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~3_combout\ = (!\TOTAL|T1|c1|oThresh75\(5) & \TOTAL|T1|c1|oAddrOutCumH\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(5),
	datac => \TOTAL|T1|c1|oAddrOutCumH\(7),
	combout => \TOTAL|T1|c1|oThresh75~3_combout\);

-- Location: LCCOMB_X36_Y10_N8
\TOTAL|T1|c1|oThresh75~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~4_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh75\(7)) # ((\TOTAL|T1|c1|oThresh75~2_combout\ & \TOTAL|T1|c1|oThresh75~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75~2_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(7),
	datad => \TOTAL|T1|c1|oThresh75~3_combout\,
	combout => \TOTAL|T1|c1|oThresh75~4_combout\);

-- Location: LCFF_X36_Y10_N9
\TOTAL|T1|c1|oThresh75[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh75~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh75\(7));

-- Location: LCCOMB_X36_Y10_N2
\TOTAL|T1|c1|oThresh75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~0_combout\ = (!\TOTAL|T1|c1|oThresh75\(5) & !\TOTAL|T1|c1|oThresh75\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(5),
	datac => \TOTAL|T1|c1|oThresh75\(7),
	combout => \TOTAL|T1|c1|oThresh75~0_combout\);

-- Location: LCCOMB_X36_Y10_N18
\TOTAL|histo_display|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Equal2~0_combout\ = (!\TOTAL|T1|c1|oThresh75\(4) & (!\TOTAL|T1|c1|oThresh75\(3) & (!\TOTAL|T1|c1|oThresh75\(6) & \TOTAL|T1|c1|oThresh75~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(4),
	datab => \TOTAL|T1|c1|oThresh75\(3),
	datac => \TOTAL|T1|c1|oThresh75\(6),
	datad => \TOTAL|T1|c1|oThresh75~0_combout\,
	combout => \TOTAL|histo_display|Equal2~0_combout\);

-- Location: LCCOMB_X40_Y10_N2
\TOTAL|histo_display|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|always0~0_combout\ = (\TOTAL|thresher_delayed|LessThan0~2_combout\) # ((\TOTAL|histo_display|Equal0~1_combout\) # ((\TOTAL|histo_display|Equal2~1_combout\ & \TOTAL|histo_display|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|thresher_delayed|LessThan0~2_combout\,
	datab => \TOTAL|histo_display|Equal0~1_combout\,
	datac => \TOTAL|histo_display|Equal2~1_combout\,
	datad => \TOTAL|histo_display|Equal2~0_combout\,
	combout => \TOTAL|histo_display|always0~0_combout\);

-- Location: LCCOMB_X34_Y10_N18
\TOTAL|T1|c1|oThresh50~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~22_combout\ = (!\TOTAL|T1|c1|oThresh50\(1) & \TOTAL|T1|c1|oAddrOutCumH\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oThresh50\(1),
	datad => \TOTAL|T1|c1|oAddrOutCumH\(7),
	combout => \TOTAL|T1|c1|oThresh50~22_combout\);

-- Location: LCCOMB_X34_Y10_N30
\TOTAL|T1|c1|oThresh50~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~23_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh50\(7)) # ((\TOTAL|T1|c1|oThresh50~6_combout\ & \TOTAL|T1|c1|oThresh50~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50~6_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh50\(7),
	datad => \TOTAL|T1|c1|oThresh50~22_combout\,
	combout => \TOTAL|T1|c1|oThresh50~23_combout\);

-- Location: LCFF_X34_Y10_N31
\TOTAL|T1|c1|oThresh50[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh50~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh50\(7));

-- Location: LCCOMB_X34_Y10_N24
\TOTAL|T1|c1|oThresh50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~0_combout\ = (!\TOTAL|T1|c1|oThresh50\(6) & (!\TOTAL|T1|c1|oThresh50\(1) & (!\TOTAL|T1|c1|oThresh50\(5) & !\TOTAL|T1|c1|oThresh50\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50\(6),
	datab => \TOTAL|T1|c1|oThresh50\(1),
	datac => \TOTAL|T1|c1|oThresh50\(5),
	datad => \TOTAL|T1|c1|oThresh50\(7),
	combout => \TOTAL|T1|c1|oThresh50~0_combout\);

-- Location: LCCOMB_X34_Y10_N2
\TOTAL|T1|c1|oThresh50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~14_combout\ = (\TOTAL|T1|c1|oAddrOutCumH\(4) & \TOTAL|T1|c1|oThresh50~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrOutCumH\(4),
	datac => \TOTAL|T1|c1|oThresh50~0_combout\,
	combout => \TOTAL|T1|c1|oThresh50~14_combout\);

-- Location: LCCOMB_X34_Y10_N14
\TOTAL|T1|c1|oThresh50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~15_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh50\(4)) # ((\TOTAL|T1|c1|oThresh50~5_combout\ & \TOTAL|T1|c1|oThresh50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50~5_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh50\(4),
	datad => \TOTAL|T1|c1|oThresh50~14_combout\,
	combout => \TOTAL|T1|c1|oThresh50~15_combout\);

-- Location: LCFF_X34_Y10_N15
\TOTAL|T1|c1|oThresh50[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh50~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh50\(4));

-- Location: LCFF_X33_Y10_N11
\TOTAL|T1|c1|oDataOutCumH[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oDataOutCumH[15]~51_combout\,
	sclr => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	ena => \TOTAL|T1|c1|oDataOutCumH[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oDataOutCumH\(15));

-- Location: LCCOMB_X35_Y11_N26
\TOTAL|T1|c1|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan1~0_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(14) & (\TOTAL|T1|c1|oDataOutCumH\(13) & \TOTAL|T1|c1|oDataOutCumH\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(14),
	datac => \TOTAL|T1|c1|oDataOutCumH\(13),
	datad => \TOTAL|T1|c1|oDataOutCumH\(15),
	combout => \TOTAL|T1|c1|LessThan1~0_combout\);

-- Location: LCCOMB_X33_Y11_N4
\TOTAL|T1|c1|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan1~1_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(10) & (\TOTAL|T1|c1|oDataOutCumH\(11) & \TOTAL|T1|c1|oDataOutCumH\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oDataOutCumH\(10),
	datac => \TOTAL|T1|c1|oDataOutCumH\(11),
	datad => \TOTAL|T1|c1|oDataOutCumH\(9),
	combout => \TOTAL|T1|c1|LessThan1~1_combout\);

-- Location: LCCOMB_X34_Y11_N0
\TOTAL|T1|c1|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan1~2_combout\ = (\TOTAL|T1|c1|LessThan1~1_combout\ & ((\TOTAL|T1|c1|LessThan2~1_combout\) # ((\TOTAL|T1|c1|oDataOutCumH\(8)) # (\TOTAL|T1|c1|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|LessThan2~1_combout\,
	datab => \TOTAL|T1|c1|oDataOutCumH\(8),
	datac => \TOTAL|T1|c1|LessThan1~1_combout\,
	datad => \TOTAL|T1|c1|LessThan2~0_combout\,
	combout => \TOTAL|T1|c1|LessThan1~2_combout\);

-- Location: LCCOMB_X35_Y11_N24
\TOTAL|T1|c1|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan1~3_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(16)) # ((\TOTAL|T1|c1|LessThan1~0_combout\ & ((\TOTAL|T1|c1|oDataOutCumH\(12)) # (\TOTAL|T1|c1|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oDataOutCumH\(12),
	datab => \TOTAL|T1|c1|LessThan1~0_combout\,
	datac => \TOTAL|T1|c1|LessThan1~2_combout\,
	datad => \TOTAL|T1|c1|oDataOutCumH\(16),
	combout => \TOTAL|T1|c1|LessThan1~3_combout\);

-- Location: LCCOMB_X35_Y11_N16
\TOTAL|T1|c1|LessThan1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|LessThan1~4_combout\ = (\TOTAL|T1|c1|oDataOutCumH\(18)) # ((\TOTAL|T1|c1|oDataOutCumH\(19)) # ((\TOTAL|T1|c1|LessThan1~3_combout\ & \TOTAL|T1|c1|oDataOutCumH\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|LessThan1~3_combout\,
	datab => \TOTAL|T1|c1|oDataOutCumH\(17),
	datac => \TOTAL|T1|c1|oDataOutCumH\(18),
	datad => \TOTAL|T1|c1|oDataOutCumH\(19),
	combout => \TOTAL|T1|c1|LessThan1~4_combout\);

-- Location: LCCOMB_X35_Y10_N22
\TOTAL|T1|c1|oThresh50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~12_combout\ = (!\TOTAL|T1|c1|oThresh50\(0) & (!\TOTAL|T1|c1|oThresh50\(2) & (!\TOTAL|T1|c1|oDataOutCumH[19]~20_combout\ & \TOTAL|T1|c1|oAddrOutCumH\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50\(0),
	datab => \TOTAL|T1|c1|oThresh50\(2),
	datac => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	datad => \TOTAL|T1|c1|oAddrOutCumH\(3),
	combout => \TOTAL|T1|c1|oThresh50~12_combout\);

-- Location: LCCOMB_X35_Y10_N18
\TOTAL|T1|c1|oThresh50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~13_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh50\(3)) # ((\TOTAL|T1|c1|oThresh50~11_combout\ & \TOTAL|T1|c1|oThresh50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50~11_combout\,
	datab => \TOTAL|T1|c1|oThresh50~12_combout\,
	datac => \TOTAL|T1|c1|oThresh50\(3),
	datad => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	combout => \TOTAL|T1|c1|oThresh50~13_combout\);

-- Location: LCFF_X35_Y10_N19
\TOTAL|T1|c1|oThresh50[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh50~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh50\(3));

-- Location: LCCOMB_X35_Y10_N6
\TOTAL|T1|c1|oThresh50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~1_combout\ = (!\TOTAL|T1|c1|oThresh50\(4) & (\TOTAL|T1|c1|oThresh50~0_combout\ & (\TOTAL|T1|c1|LessThan1~4_combout\ & !\TOTAL|T1|c1|oThresh50\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50\(4),
	datab => \TOTAL|T1|c1|oThresh50~0_combout\,
	datac => \TOTAL|T1|c1|LessThan1~4_combout\,
	datad => \TOTAL|T1|c1|oThresh50\(3),
	combout => \TOTAL|T1|c1|oThresh50~1_combout\);

-- Location: LCCOMB_X35_Y10_N10
\TOTAL|T1|c1|oThresh50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~3_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh50\(0)) # ((\TOTAL|T1|c1|oThresh50~2_combout\ & \TOTAL|T1|c1|oThresh50~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50~2_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh50\(0),
	datad => \TOTAL|T1|c1|oThresh50~1_combout\,
	combout => \TOTAL|T1|c1|oThresh50~3_combout\);

-- Location: LCFF_X35_Y10_N11
\TOTAL|T1|c1|oThresh50[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh50~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh50\(0));

-- Location: LCCOMB_X35_Y10_N26
\TOTAL|T1|c1|oThresh50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~9_combout\ = (\TOTAL|T1|c1|oAddrOutCumH\(2) & (!\TOTAL|T1|c1|oThresh50\(0) & ((\TOTAL|T1|c1|state.0100~regout\) # (\TOTAL|T1|c1|state.0011~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrOutCumH\(2),
	datab => \TOTAL|T1|c1|state.0100~regout\,
	datac => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|c1|oThresh50\(0),
	combout => \TOTAL|T1|c1|oThresh50~9_combout\);

-- Location: LCCOMB_X35_Y10_N14
\TOTAL|T1|c1|oThresh50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~10_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh50\(2)) # ((\TOTAL|T1|c1|oThresh50~1_combout\ & \TOTAL|T1|c1|oThresh50~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50~1_combout\,
	datab => \TOTAL|T1|c1|oThresh50~9_combout\,
	datac => \TOTAL|T1|c1|oThresh50\(2),
	datad => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	combout => \TOTAL|T1|c1|oThresh50~10_combout\);

-- Location: LCFF_X35_Y10_N15
\TOTAL|T1|c1|oThresh50[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh50~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh50\(2));

-- Location: LCCOMB_X35_Y10_N20
\TOTAL|T1|c1|oThresh50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~4_combout\ = (!\TOTAL|T1|c1|oThresh50\(0) & (!\TOTAL|T1|c1|oThresh50\(2) & (!\TOTAL|T1|c1|oDataOutCumH[19]~20_combout\ & !\TOTAL|T1|c1|oThresh50\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50\(0),
	datab => \TOTAL|T1|c1|oThresh50\(2),
	datac => \TOTAL|T1|c1|oDataOutCumH[19]~20_combout\,
	datad => \TOTAL|T1|c1|oThresh50\(3),
	combout => \TOTAL|T1|c1|oThresh50~4_combout\);

-- Location: LCCOMB_X35_Y11_N18
\TOTAL|T1|c1|oThresh50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~5_combout\ = (\TOTAL|T1|c1|oThresh50~4_combout\ & (((\TOTAL|T1|c1|oDataOutCumH\(17) & \TOTAL|T1|c1|LessThan1~3_combout\)) # (!\TOTAL|T1|c1|LessThan1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|LessThan1~5_combout\,
	datab => \TOTAL|T1|c1|oDataOutCumH\(17),
	datac => \TOTAL|T1|c1|LessThan1~3_combout\,
	datad => \TOTAL|T1|c1|oThresh50~4_combout\,
	combout => \TOTAL|T1|c1|oThresh50~5_combout\);

-- Location: LCCOMB_X34_Y10_N10
\TOTAL|T1|c1|oThresh50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~6_combout\ = (!\TOTAL|T1|c1|oThresh50\(6) & (!\TOTAL|T1|c1|oThresh50\(4) & (!\TOTAL|T1|c1|oThresh50\(5) & \TOTAL|T1|c1|oThresh50~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50\(6),
	datab => \TOTAL|T1|c1|oThresh50\(4),
	datac => \TOTAL|T1|c1|oThresh50\(5),
	datad => \TOTAL|T1|c1|oThresh50~5_combout\,
	combout => \TOTAL|T1|c1|oThresh50~6_combout\);

-- Location: LCCOMB_X34_Y10_N26
\TOTAL|T1|c1|oThresh50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~8_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh50\(1)) # ((\TOTAL|T1|c1|oThresh50~7_combout\ & \TOTAL|T1|c1|oThresh50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50~7_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh50\(1),
	datad => \TOTAL|T1|c1|oThresh50~6_combout\,
	combout => \TOTAL|T1|c1|oThresh50~8_combout\);

-- Location: LCFF_X34_Y10_N27
\TOTAL|T1|c1|oThresh50[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh50~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh50\(1));

-- Location: LCCOMB_X36_Y9_N28
\TOTAL|T1|c1|oAddrOutCumH~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutCumH~2_combout\ = (!\TOTAL|T1|startCH~regout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add1~10_combout\)) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|Add1~10_combout\,
	datab => \TOTAL|T1|c1|state.0011~regout\,
	datac => \TOTAL|T1|startCH~regout\,
	datad => \TOTAL|T1|c1|state.0100~regout\,
	combout => \TOTAL|T1|c1|oAddrOutCumH~2_combout\);

-- Location: LCFF_X36_Y9_N29
\TOTAL|T1|c1|oAddrOutCumH[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutCumH~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutCumH\(5));

-- Location: LCCOMB_X34_Y10_N22
\TOTAL|T1|c1|oThresh50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~17_combout\ = (!\TOTAL|T1|c1|oThresh50\(6) & (!\TOTAL|T1|c1|oThresh50\(1) & (\TOTAL|T1|c1|oAddrOutCumH\(5) & !\TOTAL|T1|c1|oThresh50\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50\(6),
	datab => \TOTAL|T1|c1|oThresh50\(1),
	datac => \TOTAL|T1|c1|oAddrOutCumH\(5),
	datad => \TOTAL|T1|c1|oThresh50\(7),
	combout => \TOTAL|T1|c1|oThresh50~17_combout\);

-- Location: LCCOMB_X34_Y10_N16
\TOTAL|T1|c1|oThresh50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~18_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh50\(5)) # ((\TOTAL|T1|c1|oThresh50~16_combout\ & \TOTAL|T1|c1|oThresh50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50~16_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh50\(5),
	datad => \TOTAL|T1|c1|oThresh50~17_combout\,
	combout => \TOTAL|T1|c1|oThresh50~18_combout\);

-- Location: LCFF_X34_Y10_N17
\TOTAL|T1|c1|oThresh50[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh50~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh50\(5));

-- Location: LCCOMB_X38_Y10_N26
\TOTAL|T1|restartCH~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|restartCH~0_combout\ = (\TOTAL|T1|c1|oDone~regout\ & \TOTAL|T1|state.011~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|c1|oDone~regout\,
	datad => \TOTAL|T1|state.011~regout\,
	combout => \TOTAL|T1|restartCH~0_combout\);

-- Location: LCFF_X39_Y10_N21
\TOTAL|T1|rThresh[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|oThresh50\(5),
	sload => VCC,
	ena => \TOTAL|T1|restartCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rThresh\(5));

-- Location: LCFF_X39_Y10_N19
\TOTAL|T1|rThresh[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|oThresh50\(4),
	sload => VCC,
	ena => \TOTAL|T1|restartCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rThresh\(4));

-- Location: LCCOMB_X40_Y10_N22
\TOTAL|histo_display|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Equal4~2_combout\ = (\TOTAL|histo_display|Add0~8_combout\ & (\TOTAL|T1|rThresh\(4) & (\TOTAL|histo_display|Add0~10_combout\ $ (!\TOTAL|T1|rThresh\(5))))) # (!\TOTAL|histo_display|Add0~8_combout\ & (!\TOTAL|T1|rThresh\(4) & 
-- (\TOTAL|histo_display|Add0~10_combout\ $ (!\TOTAL|T1|rThresh\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add0~8_combout\,
	datab => \TOTAL|histo_display|Add0~10_combout\,
	datac => \TOTAL|T1|rThresh\(5),
	datad => \TOTAL|T1|rThresh\(4),
	combout => \TOTAL|histo_display|Equal4~2_combout\);

-- Location: LCCOMB_X35_Y10_N30
\TOTAL|T1|c1|oThresh50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~19_combout\ = (\TOTAL|T1|c1|oThresh50~4_combout\ & (!\TOTAL|T1|c1|oThresh50\(5) & (\TOTAL|T1|c1|LessThan1~4_combout\ & !\TOTAL|T1|c1|oThresh50\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50~4_combout\,
	datab => \TOTAL|T1|c1|oThresh50\(5),
	datac => \TOTAL|T1|c1|LessThan1~4_combout\,
	datad => \TOTAL|T1|c1|oThresh50\(4),
	combout => \TOTAL|T1|c1|oThresh50~19_combout\);

-- Location: LCCOMB_X34_Y10_N6
\TOTAL|T1|c1|oThresh50~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh50~21_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh50\(6)) # ((\TOTAL|T1|c1|oThresh50~20_combout\ & \TOTAL|T1|c1|oThresh50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh50~20_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh50\(6),
	datad => \TOTAL|T1|c1|oThresh50~19_combout\,
	combout => \TOTAL|T1|c1|oThresh50~21_combout\);

-- Location: LCFF_X34_Y10_N7
\TOTAL|T1|c1|oThresh50[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh50~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh50\(6));

-- Location: LCFF_X38_Y10_N17
\TOTAL|T1|rThresh[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|oThresh50\(6),
	sload => VCC,
	ena => \TOTAL|T1|restartCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rThresh\(6));

-- Location: LCFF_X38_Y10_N5
\TOTAL|T1|rThresh[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|oThresh50\(7),
	sload => VCC,
	ena => \TOTAL|T1|restartCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rThresh\(7));

-- Location: LCCOMB_X40_Y10_N8
\TOTAL|histo_display|Equal4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Equal4~3_combout\ = (\TOTAL|histo_display|Add0~14_combout\ & (\TOTAL|T1|rThresh\(7) & (\TOTAL|T1|rThresh\(6) $ (!\TOTAL|histo_display|Add0~12_combout\)))) # (!\TOTAL|histo_display|Add0~14_combout\ & (!\TOTAL|T1|rThresh\(7) & 
-- (\TOTAL|T1|rThresh\(6) $ (!\TOTAL|histo_display|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add0~14_combout\,
	datab => \TOTAL|T1|rThresh\(6),
	datac => \TOTAL|T1|rThresh\(7),
	datad => \TOTAL|histo_display|Add0~12_combout\,
	combout => \TOTAL|histo_display|Equal4~3_combout\);

-- Location: LCFF_X38_Y10_N25
\TOTAL|T1|rThresh[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|oThresh50\(0),
	sload => VCC,
	ena => \TOTAL|T1|restartCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rThresh\(0));

-- Location: LCCOMB_X38_Y10_N28
\TOTAL|histo_display|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Equal4~0_combout\ = (\TOTAL|T1|rThresh\(1) & (\TOTAL|histo_display|Add0~2_combout\ & (\TOTAL|T1|rThresh\(0) $ (!\TOTAL|histo_display|Add0~0_combout\)))) # (!\TOTAL|T1|rThresh\(1) & (!\TOTAL|histo_display|Add0~2_combout\ & 
-- (\TOTAL|T1|rThresh\(0) $ (!\TOTAL|histo_display|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|rThresh\(1),
	datab => \TOTAL|T1|rThresh\(0),
	datac => \TOTAL|histo_display|Add0~2_combout\,
	datad => \TOTAL|histo_display|Add0~0_combout\,
	combout => \TOTAL|histo_display|Equal4~0_combout\);

-- Location: LCCOMB_X40_Y10_N6
\TOTAL|histo_display|Equal4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|Equal4~4_combout\ = (\TOTAL|histo_display|Equal4~1_combout\ & (\TOTAL|histo_display|Equal4~2_combout\ & (\TOTAL|histo_display|Equal4~3_combout\ & \TOTAL|histo_display|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Equal4~1_combout\,
	datab => \TOTAL|histo_display|Equal4~2_combout\,
	datac => \TOTAL|histo_display|Equal4~3_combout\,
	datad => \TOTAL|histo_display|Equal4~0_combout\,
	combout => \TOTAL|histo_display|Equal4~4_combout\);

-- Location: LCCOMB_X40_Y10_N28
\TOTAL|histo_display|oRed~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|histo_display|oRed~10_combout\ = (\TOTAL|histo_display|always0~0_combout\ & (((\TOTAL|histo_display|oRed~regout\)))) # (!\TOTAL|histo_display|always0~0_combout\ & ((\TOTAL|histo_display|oRed~9_combout\) # 
-- ((\TOTAL|histo_display|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|oRed~9_combout\,
	datab => \TOTAL|histo_display|always0~0_combout\,
	datac => \TOTAL|histo_display|oRed~regout\,
	datad => \TOTAL|histo_display|Equal4~4_combout\,
	combout => \TOTAL|histo_display|oRed~10_combout\);

-- Location: LCFF_X40_Y10_N29
\TOTAL|histo_display|oRed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|histo_display|oRed~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|histo_display|oRed~regout\);

-- Location: LCCOMB_X47_Y9_N24
\TOTAL|arbiter|Selector23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~5_combout\ = (\TOTAL|arbiter|Equal3~1_combout\ & (\TOTAL|histo_display|oValid~regout\ & (\TOTAL|histo_display|oPixel\(0) & !\TOTAL|histo_display|oRed~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal3~1_combout\,
	datab => \TOTAL|histo_display|oValid~regout\,
	datac => \TOTAL|histo_display|oPixel\(0),
	datad => \TOTAL|histo_display|oRed~regout\,
	combout => \TOTAL|arbiter|Selector23~5_combout\);

-- Location: LCCOMB_X40_Y10_N26
\TOTAL|thresher_delayed|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher_delayed|LessThan0~1_combout\ = (\TOTAL|T1|rThresh\(5)) # (\TOTAL|T1|rThresh\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|rThresh\(5),
	datad => \TOTAL|T1|rThresh\(4),
	combout => \TOTAL|thresher_delayed|LessThan0~1_combout\);

-- Location: LCCOMB_X40_Y10_N10
\TOTAL|thresher_delayed|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher_delayed|LessThan0~2_combout\ = (!\TOTAL|thresher_delayed|LessThan0~0_combout\ & (!\TOTAL|T1|rThresh\(6) & (!\TOTAL|T1|rThresh\(7) & !\TOTAL|thresher_delayed|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|thresher_delayed|LessThan0~0_combout\,
	datab => \TOTAL|T1|rThresh\(6),
	datac => \TOTAL|T1|rThresh\(7),
	datad => \TOTAL|thresher_delayed|LessThan0~1_combout\,
	combout => \TOTAL|thresher_delayed|LessThan0~2_combout\);

-- Location: LCCOMB_X40_Y10_N16
\TOTAL|cumh_display|oRed~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|oRed~0_combout\ = (\TOTAL|thresher_delayed|LessThan0~2_combout\ & ((\TOTAL|cumh_display|oRed~regout\))) # (!\TOTAL|thresher_delayed|LessThan0~2_combout\ & (\TOTAL|histo_display|Equal4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Equal4~4_combout\,
	datac => \TOTAL|cumh_display|oRed~regout\,
	datad => \TOTAL|thresher_delayed|LessThan0~2_combout\,
	combout => \TOTAL|cumh_display|oRed~0_combout\);

-- Location: LCFF_X40_Y10_N17
\TOTAL|cumh_display|oRed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|cumh_display|oRed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|cumh_display|oRed~regout\);

-- Location: LCCOMB_X35_Y9_N12
\TOTAL|T1|c1|oAddrOutCumH~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutCumH~7_combout\ = (!\TOTAL|T1|startCH~regout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (!\TOTAL|T1|c1|oAddrInHist\(0))) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oAddrInHist\(0),
	datab => \TOTAL|T1|c1|state.0100~regout\,
	datac => \TOTAL|T1|c1|state.0011~regout\,
	datad => \TOTAL|T1|startCH~regout\,
	combout => \TOTAL|T1|c1|oAddrOutCumH~7_combout\);

-- Location: LCFF_X35_Y9_N13
\TOTAL|T1|c1|oAddrOutCumH[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutCumH~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutCumH\(0));

-- Location: LCCOMB_X34_Y10_N28
\TOTAL|T1|c1|oAddrOutCumH~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutCumH~3_combout\ = (!\TOTAL|T1|startCH~regout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add1~8_combout\)) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|startCH~regout\,
	datab => \TOTAL|T1|c1|Add1~8_combout\,
	datac => \TOTAL|T1|c1|state.0100~regout\,
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oAddrOutCumH~3_combout\);

-- Location: LCFF_X34_Y10_N29
\TOTAL|T1|c1|oAddrOutCumH[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutCumH~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutCumH\(4));

-- Location: LCCOMB_X34_Y10_N0
\TOTAL|T1|c1|oAddrOutCumH~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oAddrOutCumH~1_combout\ = (!\TOTAL|T1|startCH~regout\ & ((\TOTAL|T1|c1|state.0011~regout\ & (\TOTAL|T1|c1|Add1~12_combout\)) # (!\TOTAL|T1|c1|state.0011~regout\ & ((\TOTAL|T1|c1|state.0100~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|startCH~regout\,
	datab => \TOTAL|T1|c1|Add1~12_combout\,
	datac => \TOTAL|T1|c1|state.0100~regout\,
	datad => \TOTAL|T1|c1|state.0011~regout\,
	combout => \TOTAL|T1|c1|oAddrOutCumH~1_combout\);

-- Location: LCFF_X34_Y10_N1
\TOTAL|T1|c1|oAddrOutCumH[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oAddrOutCumH~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oAddrOutCumH\(6));

-- Location: LCCOMB_X38_Y11_N8
\TOTAL|cumh_display|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~1_cout\ = CARRY((!\u2|X_Cont\(0) & \TOTAL|T1|ReadCumHistDataR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|X_Cont\(0),
	datab => \TOTAL|T1|ReadCumHistDataR\(9),
	datad => VCC,
	cout => \TOTAL|cumh_display|LessThan0~1_cout\);

-- Location: LCCOMB_X38_Y11_N10
\TOTAL|cumh_display|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~3_cout\ = CARRY((\TOTAL|T1|ReadCumHistDataR\(10) & (\TOTAL|histo_display|Add1~0_combout\ & !\TOTAL|cumh_display|LessThan0~1_cout\)) # (!\TOTAL|T1|ReadCumHistDataR\(10) & ((\TOTAL|histo_display|Add1~0_combout\) # 
-- (!\TOTAL|cumh_display|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|ReadCumHistDataR\(10),
	datab => \TOTAL|histo_display|Add1~0_combout\,
	datad => VCC,
	cin => \TOTAL|cumh_display|LessThan0~1_cout\,
	cout => \TOTAL|cumh_display|LessThan0~3_cout\);

-- Location: LCCOMB_X38_Y11_N12
\TOTAL|cumh_display|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~5_cout\ = CARRY((\TOTAL|histo_display|Add1~2_combout\ & (\TOTAL|T1|ReadCumHistDataR\(11) & !\TOTAL|cumh_display|LessThan0~3_cout\)) # (!\TOTAL|histo_display|Add1~2_combout\ & ((\TOTAL|T1|ReadCumHistDataR\(11)) # 
-- (!\TOTAL|cumh_display|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~2_combout\,
	datab => \TOTAL|T1|ReadCumHistDataR\(11),
	datad => VCC,
	cin => \TOTAL|cumh_display|LessThan0~3_cout\,
	cout => \TOTAL|cumh_display|LessThan0~5_cout\);

-- Location: LCCOMB_X38_Y11_N14
\TOTAL|cumh_display|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~7_cout\ = CARRY((\TOTAL|histo_display|Add1~4_combout\ & ((!\TOTAL|cumh_display|LessThan0~5_cout\) # (!\TOTAL|T1|ReadCumHistDataR\(12)))) # (!\TOTAL|histo_display|Add1~4_combout\ & (!\TOTAL|T1|ReadCumHistDataR\(12) & 
-- !\TOTAL|cumh_display|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~4_combout\,
	datab => \TOTAL|T1|ReadCumHistDataR\(12),
	datad => VCC,
	cin => \TOTAL|cumh_display|LessThan0~5_cout\,
	cout => \TOTAL|cumh_display|LessThan0~7_cout\);

-- Location: LCCOMB_X38_Y11_N16
\TOTAL|cumh_display|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~9_cout\ = CARRY((\TOTAL|histo_display|Add1~6_combout\ & (\TOTAL|T1|ReadCumHistDataR\(13) & !\TOTAL|cumh_display|LessThan0~7_cout\)) # (!\TOTAL|histo_display|Add1~6_combout\ & ((\TOTAL|T1|ReadCumHistDataR\(13)) # 
-- (!\TOTAL|cumh_display|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~6_combout\,
	datab => \TOTAL|T1|ReadCumHistDataR\(13),
	datad => VCC,
	cin => \TOTAL|cumh_display|LessThan0~7_cout\,
	cout => \TOTAL|cumh_display|LessThan0~9_cout\);

-- Location: LCCOMB_X38_Y11_N18
\TOTAL|cumh_display|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~11_cout\ = CARRY((\TOTAL|histo_display|Add1~8_combout\ & ((!\TOTAL|cumh_display|LessThan0~9_cout\) # (!\TOTAL|T1|ReadCumHistDataR\(14)))) # (!\TOTAL|histo_display|Add1~8_combout\ & (!\TOTAL|T1|ReadCumHistDataR\(14) & 
-- !\TOTAL|cumh_display|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~8_combout\,
	datab => \TOTAL|T1|ReadCumHistDataR\(14),
	datad => VCC,
	cin => \TOTAL|cumh_display|LessThan0~9_cout\,
	cout => \TOTAL|cumh_display|LessThan0~11_cout\);

-- Location: LCCOMB_X38_Y11_N20
\TOTAL|cumh_display|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~13_cout\ = CARRY((\TOTAL|T1|ReadCumHistDataR\(15) & ((!\TOTAL|cumh_display|LessThan0~11_cout\) # (!\TOTAL|histo_display|Add1~10_combout\))) # (!\TOTAL|T1|ReadCumHistDataR\(15) & (!\TOTAL|histo_display|Add1~10_combout\ & 
-- !\TOTAL|cumh_display|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|ReadCumHistDataR\(15),
	datab => \TOTAL|histo_display|Add1~10_combout\,
	datad => VCC,
	cin => \TOTAL|cumh_display|LessThan0~11_cout\,
	cout => \TOTAL|cumh_display|LessThan0~13_cout\);

-- Location: LCCOMB_X38_Y11_N22
\TOTAL|cumh_display|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~15_cout\ = CARRY((\TOTAL|T1|ReadCumHistDataR\(16) & (\TOTAL|histo_display|Add1~12_combout\ & !\TOTAL|cumh_display|LessThan0~13_cout\)) # (!\TOTAL|T1|ReadCumHistDataR\(16) & ((\TOTAL|histo_display|Add1~12_combout\) # 
-- (!\TOTAL|cumh_display|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|ReadCumHistDataR\(16),
	datab => \TOTAL|histo_display|Add1~12_combout\,
	datad => VCC,
	cin => \TOTAL|cumh_display|LessThan0~13_cout\,
	cout => \TOTAL|cumh_display|LessThan0~15_cout\);

-- Location: LCCOMB_X38_Y11_N24
\TOTAL|cumh_display|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~17_cout\ = CARRY((\TOTAL|histo_display|Add1~14_combout\ & (\TOTAL|T1|ReadCumHistDataR\(17) & !\TOTAL|cumh_display|LessThan0~15_cout\)) # (!\TOTAL|histo_display|Add1~14_combout\ & ((\TOTAL|T1|ReadCumHistDataR\(17)) # 
-- (!\TOTAL|cumh_display|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~14_combout\,
	datab => \TOTAL|T1|ReadCumHistDataR\(17),
	datad => VCC,
	cin => \TOTAL|cumh_display|LessThan0~15_cout\,
	cout => \TOTAL|cumh_display|LessThan0~17_cout\);

-- Location: LCCOMB_X38_Y11_N26
\TOTAL|cumh_display|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~19_cout\ = CARRY((\TOTAL|T1|ReadCumHistDataR\(18) & (\TOTAL|histo_display|Add1~16_combout\ & !\TOTAL|cumh_display|LessThan0~17_cout\)) # (!\TOTAL|T1|ReadCumHistDataR\(18) & ((\TOTAL|histo_display|Add1~16_combout\) # 
-- (!\TOTAL|cumh_display|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|ReadCumHistDataR\(18),
	datab => \TOTAL|histo_display|Add1~16_combout\,
	datad => VCC,
	cin => \TOTAL|cumh_display|LessThan0~17_cout\,
	cout => \TOTAL|cumh_display|LessThan0~19_cout\);

-- Location: LCCOMB_X38_Y11_N28
\TOTAL|cumh_display|LessThan0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~20_combout\ = (\TOTAL|T1|ReadCumHistDataR\(19) & ((!\TOTAL|histo_display|Add1~18_combout\) # (!\TOTAL|cumh_display|LessThan0~19_cout\))) # (!\TOTAL|T1|ReadCumHistDataR\(19) & (!\TOTAL|cumh_display|LessThan0~19_cout\ & 
-- !\TOTAL|histo_display|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|ReadCumHistDataR\(19),
	datad => \TOTAL|histo_display|Add1~18_combout\,
	cin => \TOTAL|cumh_display|LessThan0~19_cout\,
	combout => \TOTAL|cumh_display|LessThan0~20_combout\);

-- Location: LCCOMB_X40_Y8_N18
\TOTAL|cumh_display|LessThan0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~22_combout\ = (\TOTAL|histo_display|Add1~30_combout\ & (!\TOTAL|histo_display|Add1~28_combout\ & (\TOTAL|cumh_display|LessThan0~20_combout\ & !\TOTAL|histo_display|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~30_combout\,
	datab => \TOTAL|histo_display|Add1~28_combout\,
	datac => \TOTAL|cumh_display|LessThan0~20_combout\,
	datad => \TOTAL|histo_display|Add1~20_combout\,
	combout => \TOTAL|cumh_display|LessThan0~22_combout\);

-- Location: LCCOMB_X40_Y8_N0
\TOTAL|cumh_display|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|cumh_display|LessThan0~23_combout\ = (!\TOTAL|histo_display|Add1~26_combout\ & (\TOTAL|cumh_display|LessThan0~22_combout\ & (!\TOTAL|histo_display|Add1~22_combout\ & !\TOTAL|histo_display|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|Add1~26_combout\,
	datab => \TOTAL|cumh_display|LessThan0~22_combout\,
	datac => \TOTAL|histo_display|Add1~22_combout\,
	datad => \TOTAL|histo_display|Add1~24_combout\,
	combout => \TOTAL|cumh_display|LessThan0~23_combout\);

-- Location: LCFF_X40_Y8_N1
\TOTAL|cumh_display|oPixel[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|cumh_display|LessThan0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|cumh_display|oPixel\(0));

-- Location: LCCOMB_X47_Y9_N6
\TOTAL|arbiter|Selector23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~7_combout\ = (\TOTAL|arbiter|Equal4~2_combout\ & (!\TOTAL|cumh_display|oRed~regout\ & (\TOTAL|cumh_display|oPixel\(0) & \TOTAL|histo_display|oValid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal4~2_combout\,
	datab => \TOTAL|cumh_display|oRed~regout\,
	datac => \TOTAL|cumh_display|oPixel\(0),
	datad => \TOTAL|histo_display|oValid~regout\,
	combout => \TOTAL|arbiter|Selector23~7_combout\);

-- Location: LCCOMB_X50_Y9_N28
\TOTAL|r2g|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|Add1~22_combout\ = \TOTAL|r2g|Add1~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \TOTAL|r2g|Add1~21\,
	combout => \TOTAL|r2g|Add1~22_combout\);

-- Location: LCCOMB_X51_Y9_N22
\TOTAL|r2g|accumOut[11]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|accumOut[11]~30_combout\ = \TOTAL|r2g|accumOut[10]~29\ $ (\TOTAL|r2g|Add1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|Add1~22_combout\,
	cin => \TOTAL|r2g|accumOut[10]~29\,
	combout => \TOTAL|r2g|accumOut[11]~30_combout\);

-- Location: LCFF_X51_Y9_N23
\TOTAL|r2g|accumOut[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|accumOut[11]~30_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|accumOut\(11));

-- Location: LCFF_X38_Y10_N27
\TOTAL|T1|rThresh[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|T1|c1|oThresh50\(1),
	sload => VCC,
	ena => \TOTAL|T1|restartCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|rThresh\(1));

-- Location: LCCOMB_X39_Y10_N16
\TOTAL|thresher|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher|LessThan0~1_cout\ = CARRY((\TOTAL|T1|rThresh\(0) & !\TOTAL|r2g|accumOut\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|rThresh\(0),
	datab => \TOTAL|r2g|accumOut\(4),
	datad => VCC,
	cout => \TOTAL|thresher|LessThan0~1_cout\);

-- Location: LCCOMB_X39_Y10_N18
\TOTAL|thresher|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher|LessThan0~3_cout\ = CARRY((\TOTAL|r2g|accumOut\(5) & ((!\TOTAL|thresher|LessThan0~1_cout\) # (!\TOTAL|T1|rThresh\(1)))) # (!\TOTAL|r2g|accumOut\(5) & (!\TOTAL|T1|rThresh\(1) & !\TOTAL|thresher|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(5),
	datab => \TOTAL|T1|rThresh\(1),
	datad => VCC,
	cin => \TOTAL|thresher|LessThan0~1_cout\,
	cout => \TOTAL|thresher|LessThan0~3_cout\);

-- Location: LCCOMB_X39_Y10_N20
\TOTAL|thresher|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher|LessThan0~5_cout\ = CARRY((\TOTAL|T1|rThresh\(2) & ((!\TOTAL|thresher|LessThan0~3_cout\) # (!\TOTAL|r2g|accumOut\(6)))) # (!\TOTAL|T1|rThresh\(2) & (!\TOTAL|r2g|accumOut\(6) & !\TOTAL|thresher|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|rThresh\(2),
	datab => \TOTAL|r2g|accumOut\(6),
	datad => VCC,
	cin => \TOTAL|thresher|LessThan0~3_cout\,
	cout => \TOTAL|thresher|LessThan0~5_cout\);

-- Location: LCCOMB_X39_Y10_N22
\TOTAL|thresher|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher|LessThan0~7_cout\ = CARRY((\TOTAL|T1|rThresh\(3) & (\TOTAL|r2g|accumOut\(7) & !\TOTAL|thresher|LessThan0~5_cout\)) # (!\TOTAL|T1|rThresh\(3) & ((\TOTAL|r2g|accumOut\(7)) # (!\TOTAL|thresher|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|rThresh\(3),
	datab => \TOTAL|r2g|accumOut\(7),
	datad => VCC,
	cin => \TOTAL|thresher|LessThan0~5_cout\,
	cout => \TOTAL|thresher|LessThan0~7_cout\);

-- Location: LCCOMB_X39_Y10_N24
\TOTAL|thresher|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher|LessThan0~9_cout\ = CARRY((\TOTAL|r2g|accumOut\(8) & (\TOTAL|T1|rThresh\(4) & !\TOTAL|thresher|LessThan0~7_cout\)) # (!\TOTAL|r2g|accumOut\(8) & ((\TOTAL|T1|rThresh\(4)) # (!\TOTAL|thresher|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(8),
	datab => \TOTAL|T1|rThresh\(4),
	datad => VCC,
	cin => \TOTAL|thresher|LessThan0~7_cout\,
	cout => \TOTAL|thresher|LessThan0~9_cout\);

-- Location: LCCOMB_X39_Y10_N26
\TOTAL|thresher|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher|LessThan0~11_cout\ = CARRY((\TOTAL|T1|rThresh\(5) & (\TOTAL|r2g|accumOut\(9) & !\TOTAL|thresher|LessThan0~9_cout\)) # (!\TOTAL|T1|rThresh\(5) & ((\TOTAL|r2g|accumOut\(9)) # (!\TOTAL|thresher|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|rThresh\(5),
	datab => \TOTAL|r2g|accumOut\(9),
	datad => VCC,
	cin => \TOTAL|thresher|LessThan0~9_cout\,
	cout => \TOTAL|thresher|LessThan0~11_cout\);

-- Location: LCCOMB_X39_Y10_N28
\TOTAL|thresher|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher|LessThan0~13_cout\ = CARRY((\TOTAL|r2g|accumOut\(10) & (\TOTAL|T1|rThresh\(6) & !\TOTAL|thresher|LessThan0~11_cout\)) # (!\TOTAL|r2g|accumOut\(10) & ((\TOTAL|T1|rThresh\(6)) # (!\TOTAL|thresher|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(10),
	datab => \TOTAL|T1|rThresh\(6),
	datad => VCC,
	cin => \TOTAL|thresher|LessThan0~11_cout\,
	cout => \TOTAL|thresher|LessThan0~13_cout\);

-- Location: LCCOMB_X39_Y10_N30
\TOTAL|thresher|LessThan0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher|LessThan0~14_combout\ = (\TOTAL|T1|rThresh\(7) & ((\TOTAL|thresher|LessThan0~13_cout\) # (!\TOTAL|r2g|accumOut\(11)))) # (!\TOTAL|T1|rThresh\(7) & (\TOTAL|thresher|LessThan0~13_cout\ & !\TOTAL|r2g|accumOut\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|T1|rThresh\(7),
	datad => \TOTAL|r2g|accumOut\(11),
	cin => \TOTAL|thresher|LessThan0~13_cout\,
	combout => \TOTAL|thresher|LessThan0~14_combout\);

-- Location: LCCOMB_X47_Y7_N26
\TOTAL|thresher|oPixel[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher|oPixel[0]~0_combout\ = !\TOTAL|thresher|LessThan0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|thresher|LessThan0~14_combout\,
	combout => \TOTAL|thresher|oPixel[0]~0_combout\);

-- Location: LCFF_X47_Y7_N27
\TOTAL|thresher|oPixel[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|thresher|oPixel[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|thresher|oPixel\(0));

-- Location: LCCOMB_X48_Y7_N18
\TOTAL|arbiter|Selector23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~6_combout\ = (\TOTAL|m_thresher|oValid~regout\ & (\TOTAL|thresher|oPixel\(0) & \TOTAL|arbiter|Equal5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|oValid~regout\,
	datab => \TOTAL|thresher|oPixel\(0),
	datac => \TOTAL|arbiter|Equal5~1_combout\,
	combout => \TOTAL|arbiter|Selector23~6_combout\);

-- Location: LCCOMB_X47_Y7_N22
\TOTAL|arbiter|Selector23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~8_combout\ = (\TOTAL|arbiter|Selector23~4_combout\ & (!\TOTAL|arbiter|Selector23~5_combout\ & (!\TOTAL|arbiter|Selector23~7_combout\ & !\TOTAL|arbiter|Selector23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector23~4_combout\,
	datab => \TOTAL|arbiter|Selector23~5_combout\,
	datac => \TOTAL|arbiter|Selector23~7_combout\,
	datad => \TOTAL|arbiter|Selector23~6_combout\,
	combout => \TOTAL|arbiter|Selector23~8_combout\);

-- Location: LCCOMB_X45_Y9_N10
\TOTAL|arbiter|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector22~1_combout\ = (\TOTAL|arbiter|Selector22~0_combout\) # (((\TOTAL|r2g|accumOut\(5) & \TOTAL|arbiter|Selector24~3_combout\)) # (!\TOTAL|arbiter|Selector23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(5),
	datab => \TOTAL|arbiter|Selector22~0_combout\,
	datac => \TOTAL|arbiter|Selector24~3_combout\,
	datad => \TOTAL|arbiter|Selector23~8_combout\,
	combout => \TOTAL|arbiter|Selector22~1_combout\);

-- Location: LCFF_X45_Y9_N11
\TOTAL|arbiter|disp_B[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector22~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_B\(5));

-- Location: LCCOMB_X49_Y7_N6
\TOTAL|arbiter|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal6~0_combout\ = (!\TOTAL|arbiter|rSelect\(3) & !\TOTAL|arbiter|rSelect\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|arbiter|rSelect\(3),
	datad => \TOTAL|arbiter|rSelect\(7),
	combout => \TOTAL|arbiter|Equal6~0_combout\);

-- Location: LCCOMB_X49_Y7_N22
\TOTAL|arbiter|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal1~5_combout\ = (\TOTAL|arbiter|rSelect\(1) & (!\TOTAL|arbiter|rSelect\(6) & (\TOTAL|arbiter|Equal1~4_combout\ & \TOTAL|arbiter|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|rSelect\(1),
	datab => \TOTAL|arbiter|rSelect\(6),
	datac => \TOTAL|arbiter|Equal1~4_combout\,
	datad => \TOTAL|arbiter|Equal6~0_combout\,
	combout => \TOTAL|arbiter|Equal1~5_combout\);

-- Location: LCCOMB_X52_Y9_N28
\TOTAL|arbiter|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector21~0_combout\ = (\u3|oDval~regout\ & (\TOTAL|arbiter|Equal1~5_combout\ & \u3|rBlue\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|oDval~regout\,
	datac => \TOTAL|arbiter|Equal1~5_combout\,
	datad => \u3|rBlue\(6),
	combout => \TOTAL|arbiter|Selector21~0_combout\);

-- Location: LCCOMB_X44_Y9_N18
\TOTAL|arbiter|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector21~1_combout\ = ((\TOTAL|arbiter|Selector21~0_combout\) # ((\TOTAL|r2g|accumOut\(6) & \TOTAL|arbiter|Selector24~3_combout\))) # (!\TOTAL|arbiter|Selector23~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(6),
	datab => \TOTAL|arbiter|Selector24~3_combout\,
	datac => \TOTAL|arbiter|Selector23~8_combout\,
	datad => \TOTAL|arbiter|Selector21~0_combout\,
	combout => \TOTAL|arbiter|Selector21~1_combout\);

-- Location: LCFF_X44_Y9_N19
\TOTAL|arbiter|disp_B[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector21~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_B\(6));

-- Location: LCCOMB_X44_Y9_N16
\TOTAL|arbiter|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector20~1_combout\ = (\TOTAL|arbiter|Selector20~0_combout\) # (((\TOTAL|arbiter|Selector24~3_combout\ & \TOTAL|r2g|accumOut\(7))) # (!\TOTAL|arbiter|Selector23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector20~0_combout\,
	datab => \TOTAL|arbiter|Selector24~3_combout\,
	datac => \TOTAL|arbiter|Selector23~8_combout\,
	datad => \TOTAL|r2g|accumOut\(7),
	combout => \TOTAL|arbiter|Selector20~1_combout\);

-- Location: LCFF_X44_Y9_N17
\TOTAL|arbiter|disp_B[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector20~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_B\(7));

-- Location: LCCOMB_X44_Y9_N10
\TOTAL|arbiter|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector19~1_combout\ = (\TOTAL|arbiter|Selector19~0_combout\) # (((\TOTAL|arbiter|Selector24~3_combout\ & \TOTAL|r2g|accumOut\(8))) # (!\TOTAL|arbiter|Selector23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector19~0_combout\,
	datab => \TOTAL|arbiter|Selector24~3_combout\,
	datac => \TOTAL|arbiter|Selector23~8_combout\,
	datad => \TOTAL|r2g|accumOut\(8),
	combout => \TOTAL|arbiter|Selector19~1_combout\);

-- Location: LCFF_X44_Y9_N11
\TOTAL|arbiter|disp_B[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector19~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_B\(8));

-- Location: LCCOMB_X57_Y9_N0
\u3|wData0_d1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData0_d1[9]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(33),
	combout => \u3|wData0_d1[9]~feeder_combout\);

-- Location: LCFF_X57_Y9_N1
\u3|wData0_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData0_d1[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d1\(9));

-- Location: LCCOMB_X57_Y9_N2
\u3|rBlue[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue[9]~5_combout\ = (\u3|rBlue[11]~9_combout\ & (\u3|wData2_d1\(9))) # (!\u3|rBlue[11]~9_combout\ & ((\u3|wData0_d1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData2_d1\(9),
	datab => \u3|wData0_d1\(9),
	datad => \u3|rBlue[11]~9_combout\,
	combout => \u3|rBlue[9]~5_combout\);

-- Location: LCCOMB_X58_Y10_N30
\u3|wData1_d1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData1_d1[9]~feeder_combout\ = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21),
	combout => \u3|wData1_d1[9]~feeder_combout\);

-- Location: LCFF_X58_Y10_N31
\u3|wData1_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData1_d1[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d1\(9));

-- Location: LCCOMB_X57_Y9_N20
\u3|rBlue~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~23_combout\ = (\u3|rBlue[11]~10_combout\ & ((\u3|rBlue[11]~11_combout\) # ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9))))) # (!\u3|rBlue[11]~10_combout\ & (!\u3|rBlue[11]~11_combout\ & (\u3|wData1_d1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rBlue[11]~10_combout\,
	datab => \u3|rBlue[11]~11_combout\,
	datac => \u3|wData1_d1\(9),
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9),
	combout => \u3|rBlue~23_combout\);

-- Location: LCCOMB_X57_Y9_N24
\u3|rBlue~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rBlue~24_combout\ = (\u3|rBlue[11]~11_combout\ & ((\u3|rBlue~23_combout\ & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(33))) # (!\u3|rBlue~23_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21)))))) # 
-- (!\u3|rBlue[11]~11_combout\ & (((\u3|rBlue~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(33),
	datab => \u3|rBlue[11]~11_combout\,
	datac => \u3|rBlue~23_combout\,
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21),
	combout => \u3|rBlue~24_combout\);

-- Location: LCFF_X57_Y9_N3
\u3|rBlue[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rBlue[9]~5_combout\,
	sdata => \u3|rBlue~24_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u3|rBlue[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rBlue\(9));

-- Location: LCCOMB_X47_Y9_N4
\TOTAL|arbiter|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector18~0_combout\ = (\TOTAL|arbiter|Equal1~5_combout\ & (\u3|oDval~regout\ & \u3|rBlue\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|arbiter|Equal1~5_combout\,
	datac => \u3|oDval~regout\,
	datad => \u3|rBlue\(9),
	combout => \TOTAL|arbiter|Selector18~0_combout\);

-- Location: LCCOMB_X44_Y9_N26
\TOTAL|arbiter|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector18~1_combout\ = ((\TOTAL|arbiter|Selector18~0_combout\) # ((\TOTAL|r2g|accumOut\(9) & \TOTAL|arbiter|Selector24~3_combout\))) # (!\TOTAL|arbiter|Selector23~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(9),
	datab => \TOTAL|arbiter|Selector24~3_combout\,
	datac => \TOTAL|arbiter|Selector23~8_combout\,
	datad => \TOTAL|arbiter|Selector18~0_combout\,
	combout => \TOTAL|arbiter|Selector18~1_combout\);

-- Location: LCFF_X44_Y9_N27
\TOTAL|arbiter|disp_B[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector18~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_B\(9));

-- Location: LCCOMB_X44_Y9_N24
\TOTAL|arbiter|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector17~1_combout\ = (\TOTAL|arbiter|Selector17~0_combout\) # (((\TOTAL|arbiter|Selector24~3_combout\ & \TOTAL|r2g|accumOut\(10))) # (!\TOTAL|arbiter|Selector23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector17~0_combout\,
	datab => \TOTAL|arbiter|Selector24~3_combout\,
	datac => \TOTAL|arbiter|Selector23~8_combout\,
	datad => \TOTAL|r2g|accumOut\(10),
	combout => \TOTAL|arbiter|Selector17~1_combout\);

-- Location: LCFF_X44_Y9_N25
\TOTAL|arbiter|disp_B[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector17~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_B\(10));

-- Location: M4K_X17_Y9
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	portadatain => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\,
	portbdatain => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\,
	portaaddr => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\,
	portbaddr => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y7_N18
\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: LCCOMB_X16_Y7_N14
\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X16_Y7_N15
\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X16_Y7_N19
\u7|write_fifo2|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCCOMB_X16_Y7_N22
\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout\ = !\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout\);

-- Location: LCCOMB_X16_Y7_N10
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\ & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\);

-- Location: LCFF_X16_Y7_N11
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X16_Y7_N24
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & (!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\ & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X16_Y7_N26
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & !\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X16_Y7_N6
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (((!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\);

-- Location: LCFF_X16_Y7_N7
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X16_Y7_N4
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X16_Y7_N12
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\);

-- Location: LCFF_X16_Y7_N13
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X16_Y7_N0
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X16_Y7_N1
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCCOMB_X16_Y7_N16
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\);

-- Location: LCFF_X16_Y7_N17
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X16_Y7_N20
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X15_Y7_N14
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & 
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\);

-- Location: LCFF_X15_Y7_N15
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X16_Y7_N30
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ = (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X15_Y7_N28
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\);

-- Location: LCFF_X15_Y7_N29
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8));

-- Location: LCCOMB_X15_Y7_N26
\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: LCCOMB_X15_Y7_N0
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\);

-- Location: LCFF_X15_Y7_N1
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X15_Y7_N22
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ 
-- (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X15_Y7_N23
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X15_Y7_N30
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ $ 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCFF_X15_Y7_N31
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X15_Y7_N12
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCFF_X15_Y7_N13
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X15_Y7_N20
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & 
-- (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datab => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\);

-- Location: LCFF_X15_Y7_N21
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\,
	aclr => \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: M4K_X17_Y8
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~_wirecell_combout\,
	portbrewe => GND,
	clk0 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => GND,
	ena0 => GND,
	ena1 => GND,
	clr1 => GND,
	portadatain => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\,
	portbdatain => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\,
	portaaddr => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\,
	portbaddr => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X1_Y12_N28
\u7|mDATAIN[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[0]~0_combout\ = (\u7|mWR~regout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0))) # (!\u7|mWR~regout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0),
	combout => \u7|mDATAIN[0]~0_combout\);

-- Location: LCCOMB_X11_Y12_N4
\u7|command1|do_initial~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|do_initial~feeder_combout\ = \u7|control1|INIT_REQ~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u7|command1|do_initial~feeder_combout\);

-- Location: LCFF_X11_Y12_N5
\u7|command1|do_initial\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|do_initial~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_initial~regout\);

-- Location: LCCOMB_X11_Y12_N30
\u7|command1|oe4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|oe4~0_combout\ = (!\u7|command1|do_refresh~regout\ & (!\u7|command1|do_initial~regout\ & (!\u7|PM_STOP~regout\ & !\u7|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_refresh~regout\,
	datab => \u7|command1|do_initial~regout\,
	datac => \u7|PM_STOP~regout\,
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|oe4~0_combout\);

-- Location: LCCOMB_X11_Y12_N8
\u7|command1|oe4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|oe4~1_combout\ = (\u7|command1|do_writea~regout\) # ((!\u7|command1|do_precharge~regout\ & (\u7|command1|oe4~regout\ & \u7|command1|oe4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_precharge~regout\,
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|oe4~regout\,
	datad => \u7|command1|oe4~0_combout\,
	combout => \u7|command1|oe4~1_combout\);

-- Location: LCFF_X11_Y12_N9
\u7|command1|oe4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|oe4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|oe4~regout\);

-- Location: LCCOMB_X1_Y12_N20
\u7|mDATAIN[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[1]~1_combout\ = (\u7|mWR~regout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1))) # (!\u7|mWR~regout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1),
	combout => \u7|mDATAIN[1]~1_combout\);

-- Location: LCCOMB_X1_Y11_N28
\u7|mDATAIN[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[2]~2_combout\ = (\u7|mWR~regout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2))) # (!\u7|mWR~regout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	combout => \u7|mDATAIN[2]~2_combout\);

-- Location: LCCOMB_X1_Y11_N12
\u7|mDATAIN[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[3]~3_combout\ = (\u7|mWR~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)))) # (!\u7|mWR~regout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	combout => \u7|mDATAIN[3]~3_combout\);

-- Location: LCCOMB_X1_Y11_N20
\u7|mDATAIN[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[4]~4_combout\ = (\u7|mWR~regout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4))) # (!\u7|mWR~regout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	combout => \u7|mDATAIN[4]~4_combout\);

-- Location: LCCOMB_X1_Y10_N28
\u7|mDATAIN[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[5]~5_combout\ = (\u7|mWR~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5)))) # (!\u7|mWR~regout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	combout => \u7|mDATAIN[5]~5_combout\);

-- Location: LCCOMB_X1_Y8_N12
\u7|mDATAIN[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[6]~6_combout\ = (\u7|mWR~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6)))) # (!\u7|mWR~regout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	combout => \u7|mDATAIN[6]~6_combout\);

-- Location: LCCOMB_X1_Y8_N20
\u7|mDATAIN[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[7]~7_combout\ = (\u7|mWR~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7)))) # (!\u7|mWR~regout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \u7|mDATAIN[7]~7_combout\);

-- Location: LCCOMB_X1_Y4_N12
\u7|mDATAIN[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[8]~8_combout\ = (\u7|mWR~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8)))) # (!\u7|mWR~regout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	combout => \u7|mDATAIN[8]~8_combout\);

-- Location: LCCOMB_X44_Y9_N22
\TOTAL|arbiter|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector16~1_combout\ = (\TOTAL|arbiter|Selector16~0_combout\) # (((\TOTAL|arbiter|Selector24~3_combout\ & \TOTAL|r2g|accumOut\(11))) # (!\TOTAL|arbiter|Selector23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector16~0_combout\,
	datab => \TOTAL|arbiter|Selector24~3_combout\,
	datac => \TOTAL|arbiter|Selector23~8_combout\,
	datad => \TOTAL|r2g|accumOut\(11),
	combout => \TOTAL|arbiter|Selector16~1_combout\);

-- Location: LCFF_X44_Y9_N23
\TOTAL|arbiter|disp_B[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector16~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_B\(11));

-- Location: LCFF_X44_Y10_N9
\TOTAL|r2g|rY_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|Y_Cont\(8),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(8));

-- Location: LCFF_X45_Y10_N19
\TOTAL|r2g|oY_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rY_Cont\(8),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(8));

-- Location: LCCOMB_X36_Y10_N30
\TOTAL|T1|c1|oThresh75~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~8_combout\ = (!\TOTAL|T1|c1|oThresh75\(7) & \TOTAL|T1|c1|oAddrOutCumH\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|T1|c1|oThresh75\(7),
	datad => \TOTAL|T1|c1|oAddrOutCumH\(5),
	combout => \TOTAL|T1|c1|oThresh75~8_combout\);

-- Location: LCCOMB_X36_Y10_N24
\TOTAL|T1|c1|oThresh75~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|T1|c1|oThresh75~9_combout\ = (\TOTAL|T1|c1|oAddrOutHist[3]~0_combout\ & ((\TOTAL|T1|c1|oThresh75\(5)) # ((\TOTAL|T1|c1|oThresh75~2_combout\ & \TOTAL|T1|c1|oThresh75~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75~2_combout\,
	datab => \TOTAL|T1|c1|oAddrOutHist[3]~0_combout\,
	datac => \TOTAL|T1|c1|oThresh75\(5),
	datad => \TOTAL|T1|c1|oThresh75~8_combout\,
	combout => \TOTAL|T1|c1|oThresh75~9_combout\);

-- Location: LCFF_X36_Y10_N25
\TOTAL|T1|c1|oThresh75[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|T1|c1|oThresh75~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|T1|c1|oThresh75\(5));

-- Location: LCCOMB_X38_Y10_N4
\TOTAL|m_thresher|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan1~1_cout\ = CARRY((\TOTAL|T1|c1|oThresh75\(0) & !\TOTAL|r2g|accumOut\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(0),
	datab => \TOTAL|r2g|accumOut\(4),
	datad => VCC,
	cout => \TOTAL|m_thresher|LessThan1~1_cout\);

-- Location: LCCOMB_X38_Y10_N6
\TOTAL|m_thresher|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan1~3_cout\ = CARRY((\TOTAL|r2g|accumOut\(5) & ((!\TOTAL|m_thresher|LessThan1~1_cout\) # (!\TOTAL|T1|c1|oThresh75\(1)))) # (!\TOTAL|r2g|accumOut\(5) & (!\TOTAL|T1|c1|oThresh75\(1) & !\TOTAL|m_thresher|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(5),
	datab => \TOTAL|T1|c1|oThresh75\(1),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan1~1_cout\,
	cout => \TOTAL|m_thresher|LessThan1~3_cout\);

-- Location: LCCOMB_X38_Y10_N8
\TOTAL|m_thresher|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan1~5_cout\ = CARRY((\TOTAL|r2g|accumOut\(6) & (\TOTAL|T1|c1|oThresh75\(2) & !\TOTAL|m_thresher|LessThan1~3_cout\)) # (!\TOTAL|r2g|accumOut\(6) & ((\TOTAL|T1|c1|oThresh75\(2)) # (!\TOTAL|m_thresher|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(6),
	datab => \TOTAL|T1|c1|oThresh75\(2),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan1~3_cout\,
	cout => \TOTAL|m_thresher|LessThan1~5_cout\);

-- Location: LCCOMB_X38_Y10_N10
\TOTAL|m_thresher|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan1~7_cout\ = CARRY((\TOTAL|r2g|accumOut\(7) & ((!\TOTAL|m_thresher|LessThan1~5_cout\) # (!\TOTAL|T1|c1|oThresh75\(3)))) # (!\TOTAL|r2g|accumOut\(7) & (!\TOTAL|T1|c1|oThresh75\(3) & !\TOTAL|m_thresher|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(7),
	datab => \TOTAL|T1|c1|oThresh75\(3),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan1~5_cout\,
	cout => \TOTAL|m_thresher|LessThan1~7_cout\);

-- Location: LCCOMB_X38_Y10_N12
\TOTAL|m_thresher|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan1~9_cout\ = CARRY((\TOTAL|T1|c1|oThresh75\(4) & ((!\TOTAL|m_thresher|LessThan1~7_cout\) # (!\TOTAL|r2g|accumOut\(8)))) # (!\TOTAL|T1|c1|oThresh75\(4) & (!\TOTAL|r2g|accumOut\(8) & !\TOTAL|m_thresher|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(4),
	datab => \TOTAL|r2g|accumOut\(8),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan1~7_cout\,
	cout => \TOTAL|m_thresher|LessThan1~9_cout\);

-- Location: LCCOMB_X38_Y10_N14
\TOTAL|m_thresher|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan1~11_cout\ = CARRY((\TOTAL|r2g|accumOut\(9) & ((!\TOTAL|m_thresher|LessThan1~9_cout\) # (!\TOTAL|T1|c1|oThresh75\(5)))) # (!\TOTAL|r2g|accumOut\(9) & (!\TOTAL|T1|c1|oThresh75\(5) & !\TOTAL|m_thresher|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(9),
	datab => \TOTAL|T1|c1|oThresh75\(5),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan1~9_cout\,
	cout => \TOTAL|m_thresher|LessThan1~11_cout\);

-- Location: LCCOMB_X38_Y10_N16
\TOTAL|m_thresher|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan1~13_cout\ = CARRY((\TOTAL|T1|c1|oThresh75\(6) & ((!\TOTAL|m_thresher|LessThan1~11_cout\) # (!\TOTAL|r2g|accumOut\(10)))) # (!\TOTAL|T1|c1|oThresh75\(6) & (!\TOTAL|r2g|accumOut\(10) & !\TOTAL|m_thresher|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh75\(6),
	datab => \TOTAL|r2g|accumOut\(10),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan1~11_cout\,
	cout => \TOTAL|m_thresher|LessThan1~13_cout\);

-- Location: LCCOMB_X38_Y10_N18
\TOTAL|m_thresher|LessThan1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan1~14_combout\ = (\TOTAL|r2g|accumOut\(11) & (\TOTAL|m_thresher|LessThan1~13_cout\ & \TOTAL|T1|c1|oThresh75\(7))) # (!\TOTAL|r2g|accumOut\(11) & ((\TOTAL|m_thresher|LessThan1~13_cout\) # (\TOTAL|T1|c1|oThresh75\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|accumOut\(11),
	datad => \TOTAL|T1|c1|oThresh75\(7),
	cin => \TOTAL|m_thresher|LessThan1~13_cout\,
	combout => \TOTAL|m_thresher|LessThan1~14_combout\);

-- Location: LCCOMB_X47_Y10_N10
\TOTAL|r2g|rY_Cont[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rY_Cont[10]~feeder_combout\ = \u2|Y_Cont\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|Y_Cont\(10),
	combout => \TOTAL|r2g|rY_Cont[10]~feeder_combout\);

-- Location: LCFF_X47_Y10_N11
\TOTAL|r2g|rY_Cont[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rY_Cont[10]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(10));

-- Location: LCCOMB_X47_Y10_N2
\TOTAL|r2g|oY_Cont[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oY_Cont[10]~feeder_combout\ = \TOTAL|r2g|rY_Cont\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rY_Cont\(10),
	combout => \TOTAL|r2g|oY_Cont[10]~feeder_combout\);

-- Location: LCFF_X47_Y10_N3
\TOTAL|r2g|oY_Cont[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oY_Cont[10]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(10));

-- Location: LCCOMB_X47_Y10_N24
\TOTAL|r2g|rY_Cont[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|rY_Cont[9]~feeder_combout\ = \u2|Y_Cont\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|Y_Cont\(9),
	combout => \TOTAL|r2g|rY_Cont[9]~feeder_combout\);

-- Location: LCFF_X47_Y10_N25
\TOTAL|r2g|rY_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|rY_Cont[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(9));

-- Location: LCFF_X47_Y10_N27
\TOTAL|r2g|oY_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \TOTAL|r2g|rY_Cont\(9),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(9));

-- Location: LCFF_X47_Y10_N1
\TOTAL|r2g|rY_Cont[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u2|Y_Cont\(11),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|rY_Cont\(11));

-- Location: LCCOMB_X47_Y10_N6
\TOTAL|r2g|oY_Cont[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|r2g|oY_Cont[11]~feeder_combout\ = \TOTAL|r2g|rY_Cont\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|r2g|rY_Cont\(11),
	combout => \TOTAL|r2g|oY_Cont[11]~feeder_combout\);

-- Location: LCFF_X47_Y10_N7
\TOTAL|r2g|oY_Cont[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|oY_Cont[11]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|oY_Cont\(11));

-- Location: LCCOMB_X47_Y10_N26
\TOTAL|m_thresher|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan0~2_combout\ = (\TOTAL|m_thresher|LessThan0~1_combout\ & (!\TOTAL|r2g|oY_Cont\(10) & (!\TOTAL|r2g|oY_Cont\(9) & !\TOTAL|r2g|oY_Cont\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|LessThan0~1_combout\,
	datab => \TOTAL|r2g|oY_Cont\(10),
	datac => \TOTAL|r2g|oY_Cont\(9),
	datad => \TOTAL|r2g|oY_Cont\(11),
	combout => \TOTAL|m_thresher|LessThan0~2_combout\);

-- Location: LCCOMB_X45_Y10_N2
\TOTAL|m_thresher|oPixel~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|oPixel~0_combout\ = (\TOTAL|m_thresher|LessThan0~0_combout\ & (!\TOTAL|r2g|oY_Cont\(8) & (\TOTAL|m_thresher|LessThan1~14_combout\ & \TOTAL|m_thresher|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|LessThan0~0_combout\,
	datab => \TOTAL|r2g|oY_Cont\(8),
	datac => \TOTAL|m_thresher|LessThan1~14_combout\,
	datad => \TOTAL|m_thresher|LessThan0~2_combout\,
	combout => \TOTAL|m_thresher|oPixel~0_combout\);

-- Location: LCCOMB_X39_Y10_N0
\TOTAL|m_thresher|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan2~1_cout\ = CARRY((\TOTAL|T1|c1|oThresh25\(0) & !\TOTAL|r2g|accumOut\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(0),
	datab => \TOTAL|r2g|accumOut\(4),
	datad => VCC,
	cout => \TOTAL|m_thresher|LessThan2~1_cout\);

-- Location: LCCOMB_X39_Y10_N2
\TOTAL|m_thresher|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan2~3_cout\ = CARRY((\TOTAL|r2g|accumOut\(5) & ((!\TOTAL|m_thresher|LessThan2~1_cout\) # (!\TOTAL|T1|c1|oThresh25\(1)))) # (!\TOTAL|r2g|accumOut\(5) & (!\TOTAL|T1|c1|oThresh25\(1) & !\TOTAL|m_thresher|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(5),
	datab => \TOTAL|T1|c1|oThresh25\(1),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan2~1_cout\,
	cout => \TOTAL|m_thresher|LessThan2~3_cout\);

-- Location: LCCOMB_X39_Y10_N4
\TOTAL|m_thresher|LessThan2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan2~5_cout\ = CARRY((\TOTAL|T1|c1|oThresh25\(2) & ((!\TOTAL|m_thresher|LessThan2~3_cout\) # (!\TOTAL|r2g|accumOut\(6)))) # (!\TOTAL|T1|c1|oThresh25\(2) & (!\TOTAL|r2g|accumOut\(6) & !\TOTAL|m_thresher|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(2),
	datab => \TOTAL|r2g|accumOut\(6),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan2~3_cout\,
	cout => \TOTAL|m_thresher|LessThan2~5_cout\);

-- Location: LCCOMB_X39_Y10_N6
\TOTAL|m_thresher|LessThan2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan2~7_cout\ = CARRY((\TOTAL|T1|c1|oThresh25\(3) & (\TOTAL|r2g|accumOut\(7) & !\TOTAL|m_thresher|LessThan2~5_cout\)) # (!\TOTAL|T1|c1|oThresh25\(3) & ((\TOTAL|r2g|accumOut\(7)) # (!\TOTAL|m_thresher|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(3),
	datab => \TOTAL|r2g|accumOut\(7),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan2~5_cout\,
	cout => \TOTAL|m_thresher|LessThan2~7_cout\);

-- Location: LCCOMB_X39_Y10_N8
\TOTAL|m_thresher|LessThan2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan2~9_cout\ = CARRY((\TOTAL|r2g|accumOut\(8) & (\TOTAL|T1|c1|oThresh25\(4) & !\TOTAL|m_thresher|LessThan2~7_cout\)) # (!\TOTAL|r2g|accumOut\(8) & ((\TOTAL|T1|c1|oThresh25\(4)) # (!\TOTAL|m_thresher|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(8),
	datab => \TOTAL|T1|c1|oThresh25\(4),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan2~7_cout\,
	cout => \TOTAL|m_thresher|LessThan2~9_cout\);

-- Location: LCCOMB_X39_Y10_N10
\TOTAL|m_thresher|LessThan2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan2~11_cout\ = CARRY((\TOTAL|T1|c1|oThresh25\(5) & (\TOTAL|r2g|accumOut\(9) & !\TOTAL|m_thresher|LessThan2~9_cout\)) # (!\TOTAL|T1|c1|oThresh25\(5) & ((\TOTAL|r2g|accumOut\(9)) # (!\TOTAL|m_thresher|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(5),
	datab => \TOTAL|r2g|accumOut\(9),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan2~9_cout\,
	cout => \TOTAL|m_thresher|LessThan2~11_cout\);

-- Location: LCCOMB_X39_Y10_N12
\TOTAL|m_thresher|LessThan2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan2~13_cout\ = CARRY((\TOTAL|T1|c1|oThresh25\(6) & ((!\TOTAL|m_thresher|LessThan2~11_cout\) # (!\TOTAL|r2g|accumOut\(10)))) # (!\TOTAL|T1|c1|oThresh25\(6) & (!\TOTAL|r2g|accumOut\(10) & !\TOTAL|m_thresher|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(6),
	datab => \TOTAL|r2g|accumOut\(10),
	datad => VCC,
	cin => \TOTAL|m_thresher|LessThan2~11_cout\,
	cout => \TOTAL|m_thresher|LessThan2~13_cout\);

-- Location: LCCOMB_X39_Y10_N14
\TOTAL|m_thresher|LessThan2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|LessThan2~14_combout\ = (\TOTAL|T1|c1|oThresh25\(7) & ((\TOTAL|m_thresher|LessThan2~13_cout\) # (!\TOTAL|r2g|accumOut\(11)))) # (!\TOTAL|T1|c1|oThresh25\(7) & (\TOTAL|m_thresher|LessThan2~13_cout\ & !\TOTAL|r2g|accumOut\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|T1|c1|oThresh25\(7),
	datad => \TOTAL|r2g|accumOut\(11),
	cin => \TOTAL|m_thresher|LessThan2~13_cout\,
	combout => \TOTAL|m_thresher|LessThan2~14_combout\);

-- Location: LCCOMB_X45_Y10_N14
\TOTAL|m_thresher|oPixel~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|oPixel~1_combout\ = (\TOTAL|m_thresher|LessThan2~14_combout\ & (((\TOTAL|r2g|oY_Cont\(8)) # (!\TOTAL|m_thresher|LessThan0~2_combout\)) # (!\TOTAL|m_thresher|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|LessThan0~0_combout\,
	datab => \TOTAL|r2g|oY_Cont\(8),
	datac => \TOTAL|m_thresher|LessThan2~14_combout\,
	datad => \TOTAL|m_thresher|LessThan0~2_combout\,
	combout => \TOTAL|m_thresher|oPixel~1_combout\);

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(8),
	combout => \iSW~combout\(8));

-- Location: LCCOMB_X45_Y10_N22
\TOTAL|m_thresher|oPixel~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|m_thresher|oPixel~2_combout\ = (\iSW~combout\(8) & (!\TOTAL|m_thresher|LessThan7~14_combout\)) # (!\iSW~combout\(8) & (((!\TOTAL|m_thresher|oPixel~0_combout\ & !\TOTAL|m_thresher|oPixel~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|LessThan7~14_combout\,
	datab => \TOTAL|m_thresher|oPixel~0_combout\,
	datac => \TOTAL|m_thresher|oPixel~1_combout\,
	datad => \iSW~combout\(8),
	combout => \TOTAL|m_thresher|oPixel~2_combout\);

-- Location: LCFF_X45_Y10_N23
\TOTAL|m_thresher|oPixel[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|m_thresher|oPixel~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|m_thresher|oPixel\(0));

-- Location: LCCOMB_X48_Y7_N30
\TOTAL|arbiter|Selector23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~1_combout\ = (\TOTAL|m_thresher|oValid~regout\ & \TOTAL|m_thresher|oPixel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|oValid~regout\,
	datad => \TOTAL|m_thresher|oPixel\(0),
	combout => \TOTAL|arbiter|Selector23~1_combout\);

-- Location: LCCOMB_X48_Y7_N24
\TOTAL|arbiter|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector12~0_combout\ = ((\TOTAL|m_thresher|oValid~regout\ & \TOTAL|thresher|oPixel\(0))) # (!\TOTAL|arbiter|Equal5~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|oValid~regout\,
	datab => \TOTAL|thresher|oPixel\(0),
	datac => \TOTAL|arbiter|Equal5~1_combout\,
	combout => \TOTAL|arbiter|Selector12~0_combout\);

-- Location: LCCOMB_X40_Y10_N0
\TOTAL|thresher_delayed|oPixel[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|thresher_delayed|oPixel[0]~feeder_combout\ = \TOTAL|thresher_delayed|LessThan0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \TOTAL|thresher_delayed|LessThan0~2_combout\,
	combout => \TOTAL|thresher_delayed|oPixel[0]~feeder_combout\);

-- Location: LCFF_X40_Y10_N1
\TOTAL|thresher_delayed|oPixel[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|thresher_delayed|oPixel[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|thresher_delayed|oPixel\(0));

-- Location: LCCOMB_X48_Y7_N28
\TOTAL|arbiter|Selector23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~2_combout\ = (\TOTAL|m_thresher|oValid~regout\ & \TOTAL|thresher_delayed|oPixel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|m_thresher|oValid~regout\,
	datac => \TOTAL|thresher_delayed|oPixel\(0),
	combout => \TOTAL|arbiter|Selector23~2_combout\);

-- Location: LCCOMB_X48_Y7_N12
\TOTAL|arbiter|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector12~1_combout\ = (\TOTAL|arbiter|Equal6~2_combout\ & (\TOTAL|arbiter|Selector23~2_combout\ & ((\TOTAL|arbiter|Selector23~1_combout\) # (!\TOTAL|arbiter|Equal7~1_combout\)))) # (!\TOTAL|arbiter|Equal6~2_combout\ & 
-- ((\TOTAL|arbiter|Selector23~1_combout\) # ((!\TOTAL|arbiter|Equal7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal6~2_combout\,
	datab => \TOTAL|arbiter|Selector23~1_combout\,
	datac => \TOTAL|arbiter|Selector23~2_combout\,
	datad => \TOTAL|arbiter|Equal7~1_combout\,
	combout => \TOTAL|arbiter|Selector12~1_combout\);

-- Location: LCCOMB_X48_Y7_N0
\TOTAL|arbiter|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector12~2_combout\ = (\TOTAL|arbiter|Selector12~0_combout\ & (\TOTAL|arbiter|Selector12~1_combout\ & ((\TOTAL|arbiter|Selector23~1_combout\) # (!\TOTAL|arbiter|Equal8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal8~1_combout\,
	datab => \TOTAL|arbiter|Selector23~1_combout\,
	datac => \TOTAL|arbiter|Selector12~0_combout\,
	datad => \TOTAL|arbiter|Selector12~1_combout\,
	combout => \TOTAL|arbiter|Selector12~2_combout\);

-- Location: LCCOMB_X47_Y9_N28
\TOTAL|arbiter|Selector23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~11_combout\ = (!\TOTAL|histo_display|oRed~regout\ & (\TOTAL|histo_display|oPixel\(0) & \TOTAL|histo_display|oValid~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|histo_display|oRed~regout\,
	datac => \TOTAL|histo_display|oPixel\(0),
	datad => \TOTAL|histo_display|oValid~regout\,
	combout => \TOTAL|arbiter|Selector23~11_combout\);

-- Location: LCCOMB_X47_Y9_N16
\TOTAL|arbiter|Selector23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector23~10_combout\ = (!\TOTAL|cumh_display|oRed~regout\ & (\TOTAL|cumh_display|oPixel\(0) & \TOTAL|histo_display|oValid~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|cumh_display|oRed~regout\,
	datac => \TOTAL|cumh_display|oPixel\(0),
	datad => \TOTAL|histo_display|oValid~regout\,
	combout => \TOTAL|arbiter|Selector23~10_combout\);

-- Location: LCCOMB_X49_Y7_N26
\TOTAL|arbiter|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal3~0_combout\ = (\TOTAL|arbiter|rSelect\(3) & !\TOTAL|arbiter|rSelect\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \TOTAL|arbiter|rSelect\(3),
	datad => \TOTAL|arbiter|rSelect\(7),
	combout => \TOTAL|arbiter|Equal3~0_combout\);

-- Location: LCCOMB_X49_Y7_N10
\TOTAL|arbiter|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Equal3~1_combout\ = (!\TOTAL|arbiter|rSelect\(1) & (!\TOTAL|arbiter|rSelect\(6) & (\TOTAL|arbiter|Equal1~4_combout\ & \TOTAL|arbiter|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|rSelect\(1),
	datab => \TOTAL|arbiter|rSelect\(6),
	datac => \TOTAL|arbiter|Equal1~4_combout\,
	datad => \TOTAL|arbiter|Equal3~0_combout\,
	combout => \TOTAL|arbiter|Equal3~1_combout\);

-- Location: LCCOMB_X47_Y9_N2
\TOTAL|arbiter|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector12~3_combout\ = (\TOTAL|arbiter|Equal4~2_combout\ & (\TOTAL|arbiter|Selector23~10_combout\ & ((\TOTAL|arbiter|Selector23~11_combout\) # (!\TOTAL|arbiter|Equal3~1_combout\)))) # (!\TOTAL|arbiter|Equal4~2_combout\ & 
-- ((\TOTAL|arbiter|Selector23~11_combout\) # ((!\TOTAL|arbiter|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal4~2_combout\,
	datab => \TOTAL|arbiter|Selector23~11_combout\,
	datac => \TOTAL|arbiter|Selector23~10_combout\,
	datad => \TOTAL|arbiter|Equal3~1_combout\,
	combout => \TOTAL|arbiter|Selector12~3_combout\);

-- Location: LCCOMB_X44_Y9_N12
\TOTAL|arbiter|Selector12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector12~4_combout\ = ((\TOTAL|r2g|oDval~regout\ & \TOTAL|r2g|accumOut\(7))) # (!\TOTAL|arbiter|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|oDval~regout\,
	datac => \TOTAL|arbiter|Equal2~1_combout\,
	datad => \TOTAL|r2g|accumOut\(7),
	combout => \TOTAL|arbiter|Selector12~4_combout\);

-- Location: LCCOMB_X48_Y9_N16
\TOTAL|arbiter|Selector12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector12~6_combout\ = (\TOTAL|arbiter|Selector12~5_combout\ & (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector12~3_combout\ & \TOTAL|arbiter|Selector12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector12~5_combout\,
	datab => \TOTAL|arbiter|Selector12~2_combout\,
	datac => \TOTAL|arbiter|Selector12~3_combout\,
	datad => \TOTAL|arbiter|Selector12~4_combout\,
	combout => \TOTAL|arbiter|Selector12~6_combout\);

-- Location: LCFF_X48_Y9_N17
\TOTAL|arbiter|disp_G[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector12~6_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_G\(7));

-- Location: LCCOMB_X44_Y9_N14
\TOTAL|arbiter|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector11~0_combout\ = ((\TOTAL|r2g|oDval~regout\ & \TOTAL|r2g|accumOut\(8))) # (!\TOTAL|arbiter|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|oDval~regout\,
	datac => \TOTAL|arbiter|Equal2~1_combout\,
	datad => \TOTAL|r2g|accumOut\(8),
	combout => \TOTAL|arbiter|Selector11~0_combout\);

-- Location: LCCOMB_X48_Y9_N14
\TOTAL|arbiter|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector11~2_combout\ = (\TOTAL|arbiter|Selector11~1_combout\ & (\TOTAL|arbiter|Selector11~0_combout\ & (\TOTAL|arbiter|Selector12~3_combout\ & \TOTAL|arbiter|Selector12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector11~1_combout\,
	datab => \TOTAL|arbiter|Selector11~0_combout\,
	datac => \TOTAL|arbiter|Selector12~3_combout\,
	datad => \TOTAL|arbiter|Selector12~2_combout\,
	combout => \TOTAL|arbiter|Selector11~2_combout\);

-- Location: LCFF_X48_Y9_N15
\TOTAL|arbiter|disp_G[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector11~2_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_G\(8));

-- Location: LCCOMB_X49_Y9_N22
\TOTAL|arbiter|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector10~1_combout\ = ((\u3|oDval~regout\ & \u3|rGreen\(10))) # (!\TOTAL|arbiter|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|oDval~regout\,
	datab => \u3|rGreen\(10),
	datac => \TOTAL|arbiter|Equal1~5_combout\,
	combout => \TOTAL|arbiter|Selector10~1_combout\);

-- Location: LCCOMB_X48_Y9_N24
\TOTAL|arbiter|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector10~2_combout\ = (\TOTAL|arbiter|Selector10~0_combout\ & (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector12~3_combout\ & \TOTAL|arbiter|Selector10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector10~0_combout\,
	datab => \TOTAL|arbiter|Selector12~2_combout\,
	datac => \TOTAL|arbiter|Selector12~3_combout\,
	datad => \TOTAL|arbiter|Selector10~1_combout\,
	combout => \TOTAL|arbiter|Selector10~2_combout\);

-- Location: LCFF_X48_Y9_N25
\TOTAL|arbiter|disp_G[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector10~2_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_G\(9));

-- Location: LCCOMB_X47_Y9_N8
\TOTAL|arbiter|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector9~0_combout\ = ((\TOTAL|r2g|accumOut\(10) & \TOTAL|r2g|oDval~regout\)) # (!\TOTAL|arbiter|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|accumOut\(10),
	datab => \TOTAL|arbiter|Equal2~1_combout\,
	datad => \TOTAL|r2g|oDval~regout\,
	combout => \TOTAL|arbiter|Selector9~0_combout\);

-- Location: LCFF_X59_Y10_N13
\u3|wData2_d2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData2_d1\(10),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(10));

-- Location: LCCOMB_X59_Y10_N2
\u3|rGreen~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen~23_combout\ = (\u3|Equal9~5_combout\ & ((\u3|wData2_d2\(10)))) # (!\u3|Equal9~5_combout\ & (\u3|Add3~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|Add3~22_combout\,
	datad => \u3|wData2_d2\(10),
	combout => \u3|rGreen~23_combout\);

-- Location: LCCOMB_X60_Y10_N28
\u3|rGreen[11]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rGreen[11]~3_combout\ = (\u3|rGreen~14_combout\ & (\u3|rGreen~22_combout\)) # (!\u3|rGreen~14_combout\ & ((\u3|rGreen~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~22_combout\,
	datab => \u3|rGreen~14_combout\,
	datad => \u3|rGreen~23_combout\,
	combout => \u3|rGreen[11]~3_combout\);

-- Location: LCCOMB_X60_Y10_N10
\u3|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~30_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & (\u3|Add0~28_combout\)) # (!\u3|Equal6~4_combout\ & ((\u3|Add3~22_combout\))))) # (!\u2|Y_Cont\(0) & (((\u3|Add3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Add0~28_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|Equal6~4_combout\,
	datad => \u3|Add3~22_combout\,
	combout => \u3|Add0~30_combout\);

-- Location: LCCOMB_X60_Y10_N8
\u3|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|Add0~31_combout\ = (\u3|mirror_sw~regout\ & ((\u2|Y_Cont\(0) & (\u3|Add2~22_combout\)) # (!\u2|Y_Cont\(0) & ((\u3|Add0~30_combout\))))) # (!\u3|mirror_sw~regout\ & ((\u2|Y_Cont\(0) & ((\u3|Add0~30_combout\))) # (!\u2|Y_Cont\(0) & 
-- (\u3|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|mirror_sw~regout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|Add2~22_combout\,
	datad => \u3|Add0~30_combout\,
	combout => \u3|Add0~31_combout\);

-- Location: LCFF_X60_Y10_N29
\u3|rGreen[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rGreen[11]~3_combout\,
	sdata => \u3|Add0~31_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rGreen\(11));

-- Location: LCCOMB_X50_Y9_N30
\TOTAL|arbiter|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector9~1_combout\ = ((\u3|oDval~regout\ & \u3|rGreen\(11))) # (!\TOTAL|arbiter|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|oDval~regout\,
	datab => \TOTAL|arbiter|Equal1~5_combout\,
	datad => \u3|rGreen\(11),
	combout => \TOTAL|arbiter|Selector9~1_combout\);

-- Location: LCCOMB_X49_Y9_N16
\TOTAL|arbiter|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector9~2_combout\ = (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector12~3_combout\ & (\TOTAL|arbiter|Selector9~0_combout\ & \TOTAL|arbiter|Selector9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector12~2_combout\,
	datab => \TOTAL|arbiter|Selector12~3_combout\,
	datac => \TOTAL|arbiter|Selector9~0_combout\,
	datad => \TOTAL|arbiter|Selector9~1_combout\,
	combout => \TOTAL|arbiter|Selector9~2_combout\);

-- Location: LCFF_X49_Y9_N17
\TOTAL|arbiter|disp_G[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector9~2_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_G\(10));

-- Location: LCCOMB_X44_Y9_N30
\TOTAL|arbiter|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector8~0_combout\ = ((\TOTAL|r2g|oDval~regout\ & \TOTAL|r2g|accumOut\(11))) # (!\TOTAL|arbiter|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|oDval~regout\,
	datac => \TOTAL|arbiter|Equal2~1_combout\,
	datad => \TOTAL|r2g|accumOut\(11),
	combout => \TOTAL|arbiter|Selector8~0_combout\);

-- Location: LCCOMB_X48_Y9_N20
\TOTAL|arbiter|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector8~2_combout\ = (\TOTAL|arbiter|Selector8~1_combout\ & (\TOTAL|arbiter|Selector12~3_combout\ & (\TOTAL|arbiter|Selector8~0_combout\ & \TOTAL|arbiter|Selector12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector8~1_combout\,
	datab => \TOTAL|arbiter|Selector12~3_combout\,
	datac => \TOTAL|arbiter|Selector8~0_combout\,
	datad => \TOTAL|arbiter|Selector12~2_combout\,
	combout => \TOTAL|arbiter|Selector8~2_combout\);

-- Location: LCFF_X48_Y9_N21
\TOTAL|arbiter|disp_G[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector8~2_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_G\(11));

-- Location: LCCOMB_X44_Y9_N28
\TOTAL|arbiter|dGray~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|dGray~2_combout\ = (\u1|oRST_1~regout\ & \TOTAL|r2g|accumOut\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \TOTAL|r2g|accumOut\(11),
	combout => \TOTAL|arbiter|dGray~2_combout\);

-- Location: LCFF_X44_Y9_N29
\TOTAL|arbiter|dGray[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|dGray~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|dGray\(7));

-- Location: M4K_X17_Y7
\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 7,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 7,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	portadatain => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\,
	portbdatain => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\,
	portaaddr => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\,
	portbaddr => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\);

-- Location: M4K_X17_Y5
\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 7,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 7,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~_wirecell_combout\,
	portbrewe => GND,
	clk0 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => GND,
	ena0 => GND,
	ena1 => GND,
	clr1 => GND,
	portadatain => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\,
	portbdatain => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\,
	portaaddr => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\,
	portbaddr => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X1_Y6_N20
\u7|mDATAIN[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[9]~9_combout\ = (\u7|mWR~regout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9))) # (!\u7|mWR~regout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mWR~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	combout => \u7|mDATAIN[9]~9_combout\);

-- Location: LCCOMB_X1_Y6_N12
\u7|mDATAIN[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[10]~10_combout\ = (\u7|mWR~regout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10))) # (!\u7|mWR~regout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mWR~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10),
	combout => \u7|mDATAIN[10]~10_combout\);

-- Location: LCCOMB_X1_Y3_N28
\u7|mDATAIN[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[11]~11_combout\ = (\u7|mWR~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11)))) # (!\u7|mWR~regout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mWR~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11),
	combout => \u7|mDATAIN[11]~11_combout\);

-- Location: LCCOMB_X1_Y5_N28
\u7|mDATAIN[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[12]~12_combout\ = (\u7|mWR~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12)))) # (!\u7|mWR~regout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mWR~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12),
	combout => \u7|mDATAIN[12]~12_combout\);

-- Location: LCCOMB_X1_Y5_N16
\u7|mDATAIN[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[13]~13_combout\ = (\u7|mWR~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13)))) # (!\u7|mWR~regout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mWR~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13),
	combout => \u7|mDATAIN[13]~13_combout\);

-- Location: LCCOMB_X1_Y5_N20
\u7|mDATAIN[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[14]~14_combout\ = (\u7|mWR~regout\ & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14))) # (!\u7|mWR~regout\ & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mWR~regout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14),
	datad => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14),
	combout => \u7|mDATAIN[14]~14_combout\);

-- Location: LCCOMB_X1_Y5_N12
\u7|mDATAIN[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mDATAIN[15]~15_combout\ = (\u7|mWR~regout\ & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15)))) # (!\u7|mWR~regout\ & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mWR~regout\,
	datac => \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15),
	datad => \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15),
	combout => \u7|mDATAIN[15]~15_combout\);

-- Location: LCCOMB_X18_Y18_N4
\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout\ = !\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout\);

-- Location: LCCOMB_X18_Y18_N20
\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N14
\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X19_Y18_N15
\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X18_Y18_N21
\u8|write_fifo2|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCCOMB_X18_Y18_N8
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\ & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X18_Y18_N30
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\);

-- Location: LCFF_X18_Y18_N31
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X18_Y18_N14
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- (!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\ & !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X19_Y18_N2
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\);

-- Location: LCFF_X19_Y18_N3
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X18_Y18_N2
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ 
-- (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCFF_X18_Y18_N3
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X19_Y18_N16
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\);

-- Location: LCFF_X19_Y18_N17
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X19_Y18_N12
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & 
-- (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X19_Y18_N13
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCCOMB_X18_Y18_N6
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\);

-- Location: LCFF_X18_Y18_N7
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X19_Y18_N20
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ = (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X18_Y18_N24
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\);

-- Location: LCFF_X18_Y18_N25
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8));

-- Location: LCCOMB_X18_Y18_N0
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (((!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\);

-- Location: LCFF_X18_Y18_N1
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9));

-- Location: LCCOMB_X18_Y18_N22
\u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8) = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: LCFF_X18_Y18_N5
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b\(8),
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	sload => VCC,
	ena => \u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X18_Y18_N26
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ 
-- (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X18_Y18_N27
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X18_Y18_N28
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ $ 
-- (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCFF_X18_Y18_N29
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X18_Y18_N18
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCFF_X18_Y18_N19
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X18_Y18_N10
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\ & 
-- (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\);

-- Location: LCFF_X18_Y18_N11
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X18_Y18_N12
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & 
-- (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\);

-- Location: LCFF_X18_Y18_N13
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\,
	aclr => \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: M4K_X17_Y17
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~_wirecell_combout\,
	portbrewe => GND,
	clk0 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => GND,
	ena0 => GND,
	ena1 => GND,
	clr1 => GND,
	portadatain => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\,
	portbdatain => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\,
	portaaddr => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\,
	portbaddr => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X13_Y17_N26
\u8|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector9~0_combout\ = (\u8|Add4~4_combout\ & ((\u8|ST\(1)) # (!\u8|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Add4~4_combout\,
	datab => \u8|ST\(1),
	datad => \u8|Equal5~2_combout\,
	combout => \u8|Selector9~0_combout\);

-- Location: LCFF_X13_Y17_N27
\u8|ST[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|ST\(2));

-- Location: LCCOMB_X14_Y17_N14
\u8|Equal6~0_RESYN94\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal6~0_RESYN94_BDD95\ = (!\u8|ST\(2) & !\u8|ST\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(2),
	datad => \u8|ST\(1),
	combout => \u8|Equal6~0_RESYN94_BDD95\);

-- Location: LCCOMB_X18_Y17_N30
\u8|mRD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mRD~0_combout\ = (!\u8|mRD_DONE~regout\ & \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mRD_DONE~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u8|mRD~0_combout\);

-- Location: LCCOMB_X14_Y17_N18
\u8|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal5~0_combout\ = (!\u8|ST\(4) & (!\u8|ST\(5) & (!\u8|ST\(6) & !\u8|ST\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(4),
	datab => \u8|ST\(5),
	datac => \u8|ST\(6),
	datad => \u8|ST\(3),
	combout => \u8|Equal5~0_combout\);

-- Location: LCCOMB_X14_Y17_N2
\u8|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal7~0_combout\ = (!\u8|ST\(9) & (\u8|ST\(1) & (!\u8|ST\(7) & \u8|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(9),
	datab => \u8|ST\(1),
	datac => \u8|ST\(7),
	datad => \u8|Equal5~0_combout\,
	combout => \u8|Equal7~0_combout\);

-- Location: LCCOMB_X14_Y17_N26
\u8|Equal7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal7~1_combout\ = (\u8|ST\(2) & (\u8|ST\(0) & \u8|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(2),
	datac => \u8|ST\(0),
	datad => \u8|Equal7~0_combout\,
	combout => \u8|Equal7~1_combout\);

-- Location: LCFF_X15_Y18_N27
\u8|Pre_WR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|mWR~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|Pre_WR~regout\);

-- Location: LCCOMB_X15_Y18_N26
\u8|CMD[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|CMD[0]~1_combout\ = (\u8|mWR~regout\ & !\u8|Pre_WR~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|mWR~regout\,
	datac => \u8|Pre_WR~regout\,
	combout => \u8|CMD[0]~1_combout\);

-- Location: LCFF_X15_Y18_N29
\u8|Pre_RD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|mRD~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|Pre_RD~regout\);

-- Location: LCCOMB_X15_Y18_N28
\u8|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal2~0_combout\ = (\u8|Pre_RD~regout\) # (!\u8|mRD~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|mRD~regout\,
	datac => \u8|Pre_RD~regout\,
	combout => \u8|Equal2~0_combout\);

-- Location: LCCOMB_X14_Y18_N14
\u8|Read~0_RESYN98\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Read~0_RESYN98_BDD99\ = (\u8|ST\(0) & (\u8|Read~regout\)) # (!\u8|ST\(0) & ((\u8|ST\(1) & (\u8|Read~regout\)) # (!\u8|ST\(1) & ((!\u8|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(0),
	datab => \u8|Read~regout\,
	datac => \u8|ST\(1),
	datad => \u8|Equal2~0_combout\,
	combout => \u8|Read~0_RESYN98_BDD99\);

-- Location: LCCOMB_X15_Y18_N6
\u8|Read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Read~0_combout\ = (\u8|Equal5~2_combout\ & ((\u8|Read~0_RESYN98_BDD99\) # ((\u8|Read~regout\ & !\u8|CMD[0]~1_combout\)))) # (!\u8|Equal5~2_combout\ & (\u8|Read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Read~regout\,
	datab => \u8|CMD[0]~1_combout\,
	datac => \u8|Equal5~2_combout\,
	datad => \u8|Read~0_RESYN98_BDD99\,
	combout => \u8|Read~0_combout\);

-- Location: LCCOMB_X14_Y17_N22
\u8|Read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Read~1_combout\ = \u8|Read~0_combout\ $ (((\u8|ST\(8) & (\u8|Equal7~1_combout\ & \u8|Read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(8),
	datab => \u8|Equal7~1_combout\,
	datac => \u8|Read~regout\,
	datad => \u8|Read~0_combout\,
	combout => \u8|Read~1_combout\);

-- Location: LCFF_X14_Y17_N23
\u8|Read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Read~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|Read~regout\);

-- Location: LCCOMB_X18_Y17_N16
\u8|OUT_VALID~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|OUT_VALID~0_combout\ = (\u8|Equal7~1_combout\ & ((\u8|Read~regout\ & (!\u8|ST\(8))) # (!\u8|Read~regout\ & ((\u8|OUT_VALID~regout\))))) # (!\u8|Equal7~1_combout\ & (((\u8|OUT_VALID~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(8),
	datab => \u8|Equal7~1_combout\,
	datac => \u8|OUT_VALID~regout\,
	datad => \u8|Read~regout\,
	combout => \u8|OUT_VALID~0_combout\);

-- Location: LCFF_X18_Y17_N17
\u8|OUT_VALID\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|OUT_VALID~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|OUT_VALID~regout\);

-- Location: LCCOMB_X39_Y20_N14
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N8
\u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: LCCOMB_X34_Y19_N12
\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X34_Y19_N13
\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X36_Y19_N9
\u8|read_fifo1|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCFF_X36_Y20_N27
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X36_Y19_N14
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\);

-- Location: LCFF_X36_Y19_N15
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6));

-- Location: LCFF_X35_Y19_N29
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6));

-- Location: LCFF_X35_Y19_N13
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X35_Y19_N28
\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0_combout\);

-- Location: LCCOMB_X35_Y19_N30
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ = (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & 
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X35_Y19_N14
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\);

-- Location: LCFF_X35_Y19_N15
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8));

-- Location: LCCOMB_X36_Y19_N28
\u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: LCCOMB_X36_Y19_N26
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b\(8),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\);

-- Location: LCFF_X36_Y19_N27
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X35_Y19_N18
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\);

-- Location: LCFF_X35_Y19_N19
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X36_Y19_N2
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X36_Y19_N16
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\);

-- Location: LCFF_X36_Y19_N17
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X36_Y19_N24
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X36_Y19_N25
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X36_Y19_N22
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCFF_X36_Y19_N23
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X36_Y19_N10
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ $ 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCFF_X36_Y19_N11
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X35_Y19_N4
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCFF_X36_Y19_N19
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	sload => VCC,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X36_Y19_N20
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\) # (!\u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X35_Y19_N20
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\);

-- Location: LCFF_X35_Y19_N21
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCFF_X35_Y20_N15
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCFF_X38_Y20_N5
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2));

-- Location: LCFF_X39_Y20_N23
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2));

-- Location: LCCOMB_X35_Y20_N8
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: LCFF_X35_Y20_N9
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCFF_X38_Y20_N31
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3));

-- Location: LCFF_X39_Y20_N29
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3));

-- Location: LCCOMB_X39_Y20_N28
\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2)) # (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X38_Y19_N24
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\);

-- Location: LCFF_X38_Y19_N25
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6));

-- Location: LCFF_X38_Y20_N25
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6));

-- Location: LCFF_X35_Y19_N3
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X41_Y20_N10
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\);

-- Location: LCFF_X41_Y20_N11
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7));

-- Location: LCCOMB_X41_Y20_N18
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\);

-- Location: LCFF_X41_Y20_N19
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7));

-- Location: LCCOMB_X38_Y20_N24
\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6)) # (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCFF_X35_Y20_N31
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCFF_X36_Y20_N19
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5));

-- Location: LCFF_X38_Y20_N9
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5));

-- Location: LCCOMB_X35_Y20_N18
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: LCFF_X35_Y20_N19
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X36_Y20_N2
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\);

-- Location: LCFF_X36_Y20_N3
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4));

-- Location: LCFF_X38_Y20_N27
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4));

-- Location: LCCOMB_X38_Y20_N2
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\);

-- Location: LCFF_X38_Y20_N3
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5));

-- Location: LCCOMB_X38_Y20_N26
\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)) # (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X38_Y20_N0
\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # ((\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCFF_X35_Y20_N23
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X36_Y20_N20
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\);

-- Location: LCFF_X36_Y20_N21
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1));

-- Location: LCCOMB_X39_Y20_N4
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\);

-- Location: LCFF_X39_Y20_N5
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1));

-- Location: LCCOMB_X35_Y20_N10
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\);

-- Location: LCFF_X35_Y20_N11
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X36_Y20_N14
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\);

-- Location: LCFF_X36_Y20_N15
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0));

-- Location: LCFF_X39_Y20_N11
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0));

-- Location: LCCOMB_X39_Y20_N18
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\);

-- Location: LCFF_X39_Y20_N19
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1));

-- Location: LCCOMB_X39_Y20_N10
\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)) # (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X38_Y20_N30
\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\ = (\u8|OUT_VALID~regout\ & \u8|RD_MASK\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|OUT_VALID~regout\,
	datad => \u8|RD_MASK\(0),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\);

-- Location: LCCOMB_X38_Y20_N28
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN192_BDD193\ & (\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\ & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN192_BDD193\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\);

-- Location: LCCOMB_X38_Y19_N10
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN198_BDD199\ & 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN198_BDD199\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\);

-- Location: LCFF_X38_Y19_N11
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7));

-- Location: LCFF_X36_Y20_N9
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X35_Y20_N16
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\);

-- Location: LCFF_X35_Y20_N17
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7));

-- Location: LCFF_X35_Y19_N1
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7));

-- Location: LCCOMB_X35_Y19_N0
\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0_combout\) # (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7) $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[5]~0_combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCFF_X38_Y19_N31
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCFF_X38_Y19_N21
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3));

-- Location: LCFF_X38_Y20_N15
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3));

-- Location: LCCOMB_X38_Y20_N12
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\);

-- Location: LCFF_X38_Y20_N13
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2));

-- Location: LCCOMB_X38_Y19_N18
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: LCFF_X38_Y19_N19
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X38_Y19_N0
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\);

-- Location: LCFF_X38_Y19_N1
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2));

-- Location: LCCOMB_X38_Y19_N22
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\);

-- Location: LCFF_X38_Y19_N23
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2));

-- Location: LCCOMB_X38_Y20_N14
\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) & ((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)) # (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X36_Y20_N4
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: LCFF_X36_Y20_N5
\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X35_Y20_N20
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\);

-- Location: LCFF_X35_Y20_N21
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5));

-- Location: LCFF_X35_Y20_N3
\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5));

-- Location: LCCOMB_X35_Y20_N2
\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) & ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) 
-- $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)) # (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X35_Y20_N28
\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) = (\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # ((\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0));

-- Location: LCCOMB_X38_Y18_N0
\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & (\u10|LessThan3~1_combout\ & 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) & \u10|display_area~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datab => \u10|LessThan3~1_combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0),
	datad => \u10|display_area~0_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCCOMB_X36_Y19_N4
\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\) # (!\u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\);

-- Location: LCCOMB_X36_Y19_N0
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\);

-- Location: LCFF_X36_Y19_N1
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X36_Y19_N30
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\) # (!\u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X35_Y19_N8
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X35_Y19_N9
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCCOMB_X35_Y19_N24
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\);

-- Location: LCFF_X35_Y19_N25
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X34_Y19_N0
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & 
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\);

-- Location: LCFF_X34_Y19_N1
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: LCCOMB_X35_Y19_N16
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\);

-- Location: LCFF_X35_Y19_N17
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	aclr => \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9));

-- Location: LCFF_X35_Y19_N23
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCFF_X39_Y20_N7
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9));

-- Location: LCFF_X39_Y20_N25
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9));

-- Location: LCFF_X35_Y19_N11
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X36_Y20_N22
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\);

-- Location: LCFF_X36_Y20_N23
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8));

-- Location: LCFF_X39_Y20_N1
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8));

-- Location: LCCOMB_X39_Y20_N24
\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9)) # 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) & 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X38_Y20_N10
\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u8|RD_MASK\(0) & (\u8|OUT_VALID~regout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN218_BDD219\) # 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_RESYN218_BDD219\,
	datab => \u8|RD_MASK\(0),
	datac => \u8|OUT_VALID~regout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCFF_X39_Y20_N15
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\);

-- Location: LCCOMB_X39_Y20_N8
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\);

-- Location: LCFF_X39_Y20_N9
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\);

-- Location: LCCOMB_X38_Y19_N12
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\);

-- Location: LCFF_X38_Y19_N13
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4));

-- Location: LCCOMB_X39_Y20_N26
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\);

-- Location: LCFF_X39_Y20_N27
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\);

-- Location: LCCOMB_X39_Y20_N30
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ $ 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\);

-- Location: LCFF_X39_Y20_N31
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\);

-- Location: LCCOMB_X38_Y20_N4
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN190\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN190_BDD191\ = (\u8|OUT_VALID~regout\ & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|OUT_VALID~regout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN190_BDD191\);

-- Location: LCCOMB_X38_Y20_N22
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ = (\u8|RD_MASK\(0) & (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN190_BDD191\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN188_BDD189\) # 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN188_BDD189\,
	datab => \u8|RD_MASK\(0),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN190_BDD191\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\);

-- Location: LCCOMB_X38_Y20_N18
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN82_BDD83\ & 
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN82_BDD83\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\);

-- Location: LCFF_X38_Y20_N19
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3));

-- Location: LCCOMB_X38_Y19_N2
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN80\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN80_BDD81\ = ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4))) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN80_BDD81\);

-- Location: LCCOMB_X38_Y19_N14
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN80_BDD81\ & 
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN80_BDD81\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\);

-- Location: LCFF_X38_Y19_N15
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6));

-- Location: LCCOMB_X36_Y20_N10
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN196\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN196_BDD197\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)) # ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN196_BDD197\);

-- Location: LCCOMB_X36_Y20_N0
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & !\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN196_BDD197\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN196_BDD197\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\);

-- Location: LCFF_X36_Y20_N1
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8));

-- Location: LCCOMB_X36_Y20_N26
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN194\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN194_BDD195\ = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)) # ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # 
-- ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)) # (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN194_BDD195\);

-- Location: LCCOMB_X36_Y20_N12
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & !\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN194_BDD195\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN194_BDD195\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\);

-- Location: LCFF_X36_Y20_N13
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9));

-- Location: LCCOMB_X36_Y20_N18
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\);

-- Location: LCFF_X40_Y20_N29
\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8));

-- Location: LCCOMB_X41_Y20_N4
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\);

-- Location: LCFF_X41_Y20_N5
\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(8));

-- Location: LCCOMB_X39_Y20_N6
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: LCFF_X40_Y20_N27
\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7));

-- Location: LCCOMB_X41_Y20_N28
\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: LCFF_X40_Y20_N19
\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6));

-- Location: LCCOMB_X39_Y20_N2
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: LCCOMB_X39_Y20_N0
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: LCFF_X40_Y20_N23
\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5));

-- Location: LCCOMB_X39_Y20_N16
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: LCFF_X39_Y20_N17
\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4));

-- Location: LCCOMB_X39_Y20_N12
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X40_Y20_N4
\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder_combout\);

-- Location: LCFF_X40_Y20_N5
\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3));

-- Location: LCCOMB_X40_Y20_N2
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: LCFF_X40_Y20_N3
\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2));

-- Location: LCCOMB_X40_Y20_N8
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: LCFF_X40_Y20_N9
\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1));

-- Location: LCCOMB_X39_Y20_N20
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (((\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- !\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\);

-- Location: LCFF_X39_Y20_N21
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

-- Location: LCCOMB_X40_Y20_N0
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: LCFF_X40_Y20_N1
\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0));

-- Location: LCCOMB_X40_Y20_N12
\u8|read_fifo1|dcfifo_component|auto_generated|op_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\ = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(0),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0),
	datad => VCC,
	cout => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\);

-- Location: LCCOMB_X40_Y20_N14
\u8|read_fifo1|dcfifo_component|auto_generated|op_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\ = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & ((!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1) & 
-- !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(1),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1),
	datad => VCC,
	cin => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout\,
	cout => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\);

-- Location: LCCOMB_X40_Y20_N16
\u8|read_fifo1|dcfifo_component|auto_generated|op_2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\ = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2) & (\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2) & 
-- !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2) & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2)) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(2),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2),
	datad => VCC,
	cin => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout\,
	cout => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\);

-- Location: LCCOMB_X40_Y20_N18
\u8|read_fifo1|dcfifo_component|auto_generated|op_2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\ = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3) & ((!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3) & (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3) & 
-- !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(3),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3),
	datad => VCC,
	cin => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout\,
	cout => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\);

-- Location: LCCOMB_X40_Y20_N20
\u8|read_fifo1|dcfifo_component|auto_generated|op_2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\ = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4) & (\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4) & 
-- !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4) & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4)) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(4),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4),
	datad => VCC,
	cin => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout\,
	cout => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\);

-- Location: LCCOMB_X40_Y20_N22
\u8|read_fifo1|dcfifo_component|auto_generated|op_2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\ = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & ((!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5) & 
-- !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(5),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5),
	datad => VCC,
	cin => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout\,
	cout => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\);

-- Location: LCCOMB_X40_Y20_N24
\u8|read_fifo1|dcfifo_component|auto_generated|op_2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\ = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6) & ((!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6) & (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6) & 
-- !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(6),
	datad => VCC,
	cin => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout\,
	cout => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\);

-- Location: LCCOMB_X40_Y20_N26
\u8|read_fifo1|dcfifo_component|auto_generated|op_2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7) & ((!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7)))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7) & (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7) & 
-- !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(7),
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7),
	datad => VCC,
	cin => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout\,
	cout => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\);

-- Location: LCCOMB_X40_Y20_N28
\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ = \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8) $ (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\ $ 
-- (\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a\(8),
	cin => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout\,
	combout => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X18_Y17_N24
\u8|RD_MASK~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|RD_MASK~1_combout\ = (!\u8|mRD_DONE~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mRD_DONE~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|RD_MASK~1_combout\);

-- Location: LCFF_X18_Y17_N25
\u8|RD_MASK[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|RD_MASK~1_combout\,
	ena => \u8|mRD~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|RD_MASK\(0));

-- Location: LCCOMB_X14_Y17_N10
\u8|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector3~0_combout\ = (\u8|Add4~16_combout\ & (!\u8|Equal6~0_combout\ & ((!\u8|ST\(8)) # (!\u8|Equal7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Add4~16_combout\,
	datab => \u8|Equal7~1_combout\,
	datac => \u8|ST\(8),
	datad => \u8|Equal6~0_combout\,
	combout => \u8|Selector3~0_combout\);

-- Location: LCFF_X14_Y17_N11
\u8|ST[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|ST\(8));

-- Location: LCCOMB_X18_Y17_N26
\u8|always3~2_RESYN206\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|always3~2_RESYN206_BDD207\ = (\u1|oRST_0~regout\ & (!\u8|mWR~regout\ & (!\u8|RD_MASK\(0) & !\u8|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oRST_0~regout\,
	datab => \u8|mWR~regout\,
	datac => \u8|RD_MASK\(0),
	datad => \u8|ST\(8),
	combout => \u8|always3~2_RESYN206_BDD207\);

-- Location: LCCOMB_X18_Y17_N12
\u8|always3~2_RESYN210\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|always3~2_RESYN210_BDD211\ = (!\u8|ST\(2) & \u8|always3~2_RESYN206_BDD207\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|ST\(2),
	datad => \u8|always3~2_RESYN206_BDD207\,
	combout => \u8|always3~2_RESYN210_BDD211\);

-- Location: LCCOMB_X18_Y17_N28
\u8|always3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|always3~2_combout\ = (\u8|always3~2_RESYN208_BDD209\ & (\u8|Equal5~1_combout\ & (\u8|Equal5~0_combout\ & \u8|always3~2_RESYN210_BDD211\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|always3~2_RESYN208_BDD209\,
	datab => \u8|Equal5~1_combout\,
	datac => \u8|Equal5~0_combout\,
	datad => \u8|always3~2_RESYN210_BDD211\,
	combout => \u8|always3~2_combout\);

-- Location: LCCOMB_X18_Y17_N18
\u8|RD_MASK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|RD_MASK~0_combout\ = (!\u8|mRD_DONE~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mRD_DONE~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|RD_MASK~0_combout\);

-- Location: LCFF_X18_Y17_N19
\u8|RD_MASK[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|RD_MASK~0_combout\,
	ena => \u8|mRD~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|RD_MASK\(1));

-- Location: LCCOMB_X24_Y16_N0
\u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u8|RD_MASK\(1) & \u8|OUT_VALID~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|RD_MASK\(1),
	datad => \u8|OUT_VALID~regout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X21_Y15_N2
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~6_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~6_combout\);

-- Location: LCCOMB_X25_Y15_N4
\u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X25_Y15_N5
\u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X21_Y15_N3
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~6_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X21_Y15_N24
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & !\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X21_Y15_N14
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout\);

-- Location: LCFF_X21_Y15_N15
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X21_Y15_N12
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ = (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X21_Y15_N10
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~2_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & 
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~2_combout\);

-- Location: LCFF_X21_Y15_N11
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~2_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: LCCOMB_X21_Y15_N28
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X24_Y16_N12
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN76\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN76_BDD77\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN76_BDD77\);

-- Location: LCCOMB_X24_Y16_N2
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & 
-- !\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN76_BDD77\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN76_BDD77\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\);

-- Location: LCFF_X24_Y16_N3
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6));

-- Location: LCCOMB_X24_Y16_N8
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN186\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN186_BDD187\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)) # 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN186_BDD187\);

-- Location: LCCOMB_X24_Y16_N28
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (((!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN186_BDD187\ & \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN186_BDD187\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\);

-- Location: LCFF_X24_Y16_N29
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7));

-- Location: LCCOMB_X22_Y15_N14
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N0
\u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\ = (\u3|oDval~regout\ & ((\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datad => \u3|oDval~regout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\);

-- Location: LCFF_X22_Y15_N15
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X23_Y15_N2
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\);

-- Location: LCFF_X23_Y15_N3
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6));

-- Location: LCFF_X23_Y16_N5
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6));

-- Location: LCCOMB_X22_Y15_N18
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\);

-- Location: LCFF_X22_Y15_N19
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X22_Y15_N2
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\);

-- Location: LCFF_X22_Y15_N3
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7));

-- Location: LCFF_X22_Y16_N23
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7));

-- Location: LCCOMB_X23_Y16_N4
\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6)) # (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X24_Y15_N6
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCFF_X24_Y15_N7
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X22_Y15_N8
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\);

-- Location: LCFF_X22_Y15_N9
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCFF_X22_Y15_N23
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0));

-- Location: LCFF_X23_Y16_N19
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0));

-- Location: LCCOMB_X22_Y15_N20
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: LCFF_X22_Y15_N21
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X20_Y16_N0
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\);

-- Location: LCFF_X20_Y16_N1
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1));

-- Location: LCCOMB_X20_Y16_N12
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\);

-- Location: LCFF_X20_Y16_N13
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1));

-- Location: LCCOMB_X23_Y16_N18
\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)) # (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X23_Y16_N30
\u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN222\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN222_BDD223\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN222_BDD223\);

-- Location: LCCOMB_X21_Y15_N22
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~0_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (((!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~0_combout\);

-- Location: LCFF_X21_Y15_N23
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~0_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9));

-- Location: LCCOMB_X22_Y16_N28
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\);

-- Location: LCFF_X22_Y16_N29
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCFF_X22_Y16_N21
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9));

-- Location: LCFF_X22_Y16_N15
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9));

-- Location: LCCOMB_X21_Y15_N0
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout\);

-- Location: LCFF_X21_Y15_N1
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8));

-- Location: LCCOMB_X25_Y16_N10
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: LCFF_X25_Y16_N11
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCFF_X24_Y16_N13
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8));

-- Location: LCFF_X23_Y16_N27
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8));

-- Location: LCCOMB_X24_Y16_N22
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (((!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN182_BDD183\ & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN182_BDD183\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\);

-- Location: LCFF_X24_Y16_N23
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9));

-- Location: LCCOMB_X23_Y16_N26
\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) & ((\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8)) # 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X24_Y16_N30
\u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\ = (\u8|RD_MASK\(1) & (\u8|OUT_VALID~regout\ & ((\u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN222_BDD223\) # 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|RD_MASK\(1),
	datab => \u8|OUT_VALID~regout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN222_BDD223\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\);

-- Location: LCCOMB_X23_Y16_N28
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\);

-- Location: LCFF_X23_Y16_N29
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1));

-- Location: LCCOMB_X24_Y16_N14
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN178\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN178_BDD179\ = (\u8|OUT_VALID~regout\ & \u8|RD_MASK\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|OUT_VALID~regout\,
	datad => \u8|RD_MASK\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN178_BDD179\);

-- Location: LCCOMB_X23_Y16_N22
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN178_BDD179\ & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN176_BDD177\) # (\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN176_BDD177\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN178_BDD179\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\);

-- Location: LCCOMB_X23_Y16_N24
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (((!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\);

-- Location: LCFF_X23_Y16_N25
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2));

-- Location: LCCOMB_X23_Y16_N12
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\);

-- Location: LCFF_X23_Y16_N13
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\);

-- Location: LCFF_X23_Y16_N11
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\);

-- Location: LCCOMB_X24_Y16_N18
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\ $ 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\);

-- Location: LCFF_X24_Y16_N19
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\);

-- Location: LCCOMB_X23_Y16_N20
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (((!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\);

-- Location: LCFF_X23_Y16_N21
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

-- Location: LCCOMB_X23_Y16_N0
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN78\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN78_BDD79\ = ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)) # (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))) # 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN78_BDD79\);

-- Location: LCCOMB_X23_Y16_N2
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (((!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN78_BDD79\ & 
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN78_BDD79\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\);

-- Location: LCFF_X23_Y16_N3
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3));

-- Location: LCCOMB_X22_Y16_N6
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & 
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\);

-- Location: LCFF_X22_Y16_N7
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4));

-- Location: LCFF_X24_Y16_N17
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCFF_X24_Y15_N15
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4));

-- Location: LCFF_X23_Y15_N7
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4));

-- Location: LCFF_X24_Y16_N9
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X24_Y15_N4
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\);

-- Location: LCFF_X24_Y15_N5
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5));

-- Location: LCCOMB_X23_Y15_N26
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout\);

-- Location: LCFF_X23_Y15_N27
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5));

-- Location: LCCOMB_X23_Y15_N6
\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) & ((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5)) # (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCFF_X24_Y16_N1
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X24_Y15_N12
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\);

-- Location: LCFF_X24_Y15_N13
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6));

-- Location: LCFF_X23_Y15_N31
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6));

-- Location: LCFF_X24_Y16_N5
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X24_Y15_N22
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\);

-- Location: LCFF_X24_Y15_N23
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7));

-- Location: LCCOMB_X23_Y15_N22
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout\);

-- Location: LCFF_X23_Y15_N23
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7));

-- Location: LCCOMB_X23_Y15_N30
\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6) & ((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6)) # (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X24_Y16_N10
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: LCFF_X24_Y16_N11
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X25_Y16_N8
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\);

-- Location: LCFF_X25_Y16_N9
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8));

-- Location: LCFF_X25_Y16_N29
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8));

-- Location: LCCOMB_X25_Y16_N28
\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) & ((\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8) 
-- $ (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9)) # (\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8) $ (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X24_Y15_N8
\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCFF_X23_Y16_N1
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X24_Y15_N30
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\);

-- Location: LCFF_X24_Y15_N31
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0));

-- Location: LCFF_X25_Y15_N15
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0));

-- Location: LCCOMB_X22_Y16_N16
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: LCFF_X22_Y16_N17
\u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCFF_X25_Y15_N7
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1));

-- Location: LCCOMB_X25_Y15_N0
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\);

-- Location: LCFF_X25_Y15_N1
\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1));

-- Location: LCCOMB_X25_Y15_N14
\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) & ((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0)) # (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1) $ (\u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X26_Y15_N20
\u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ = ((\u3|oDval~regout\ & ((\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	datab => \u3|oDval~regout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\);

-- Location: LCFF_X21_Y15_N29
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X21_Y15_N4
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X21_Y15_N5
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X21_Y15_N26
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCFF_X21_Y15_N27
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X21_Y15_N18
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ $ (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\ $ 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCFF_X21_Y15_N19
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X21_Y15_N8
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~8_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~8_combout\);

-- Location: LCFF_X21_Y15_N9
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~8_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X21_Y15_N6
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCCOMB_X21_Y15_N30
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & 
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout\);

-- Location: LCFF_X21_Y15_N31
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X21_Y15_N16
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & (\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X22_Y15_N16
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout\);

-- Location: LCFF_X21_Y15_N7
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCFF_X22_Y15_N29
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X22_Y15_N12
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\);

-- Location: LCFF_X22_Y15_N13
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4));

-- Location: LCFF_X22_Y16_N25
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4));

-- Location: LCCOMB_X21_Y15_N20
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X21_Y15_N21
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u8|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCFF_X22_Y15_N31
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X22_Y15_N6
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\);

-- Location: LCFF_X22_Y15_N7
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5));

-- Location: LCCOMB_X22_Y16_N18
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\);

-- Location: LCFF_X22_Y16_N19
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5));

-- Location: LCCOMB_X22_Y16_N24
\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)) # (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X23_Y16_N8
\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X23_Y16_N14
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN180_BDD181\ & (\u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # (\u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN180_BDD181\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\);

-- Location: LCCOMB_X22_Y16_N2
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & !\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\);

-- Location: LCFF_X22_Y16_N3
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5));

-- Location: LCCOMB_X24_Y16_N16
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN184\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN184_BDD185\ = (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)) # 
-- ((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN184_BDD185\);

-- Location: LCCOMB_X24_Y16_N26
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (((\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN184_BDD185\ & !\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN184_BDD185\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\);

-- Location: LCFF_X24_Y16_N27
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8));

-- Location: LCCOMB_X23_Y16_N10
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\);

-- Location: LCFF_X22_Y16_N31
\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8));

-- Location: LCCOMB_X22_Y16_N0
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: LCFF_X21_Y16_N29
\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7));

-- Location: LCCOMB_X24_Y16_N4
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: LCFF_X21_Y16_N27
\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6));

-- Location: LCCOMB_X22_Y16_N22
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: LCCOMB_X21_Y16_N10
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: LCFF_X21_Y16_N11
\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5));

-- Location: LCCOMB_X21_Y16_N2
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: LCFF_X21_Y16_N23
\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4));

-- Location: LCCOMB_X22_Y15_N26
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: LCFF_X22_Y15_N27
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X22_Y15_N0
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\);

-- Location: LCFF_X22_Y15_N1
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3));

-- Location: LCCOMB_X22_Y16_N10
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\);

-- Location: LCFF_X22_Y16_N11
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3));

-- Location: LCCOMB_X21_Y16_N0
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: LCFF_X21_Y16_N1
\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3));

-- Location: LCCOMB_X22_Y16_N26
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X22_Y16_N14
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: LCFF_X21_Y16_N19
\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2));

-- Location: LCCOMB_X22_Y16_N20
\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: LCFF_X21_Y16_N5
\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1));

-- Location: LCFF_X22_Y15_N11
\u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X22_Y15_N24
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\);

-- Location: LCFF_X22_Y15_N25
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2));

-- Location: LCFF_X22_Y16_N9
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2));

-- Location: LCCOMB_X20_Y16_N30
\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ (\u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: LCFF_X21_Y16_N3
\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(0));

-- Location: LCCOMB_X21_Y16_N14
\u8|read_fifo2|dcfifo_component|auto_generated|op_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\ = CARRY((\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0)) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(0),
	datad => VCC,
	cout => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\);

-- Location: LCCOMB_X21_Y16_N16
\u8|read_fifo2|dcfifo_component|auto_generated|op_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\ = CARRY((\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & ((!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\) # 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1) & 
-- !\u8|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1),
	datad => VCC,
	cin => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\,
	cout => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\);

-- Location: LCCOMB_X21_Y16_N18
\u8|read_fifo2|dcfifo_component|auto_generated|op_2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\ = CARRY((\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2) & (\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2) & 
-- !\u8|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\)) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2) & ((\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2)) # 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2),
	datad => VCC,
	cin => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\,
	cout => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\);

-- Location: LCCOMB_X21_Y16_N20
\u8|read_fifo2|dcfifo_component|auto_generated|op_2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\ = CARRY((\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3) & (\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3) & 
-- !\u8|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\)) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3) & ((\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3)) # 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3),
	datad => VCC,
	cin => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\,
	cout => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\);

-- Location: LCCOMB_X21_Y16_N22
\u8|read_fifo2|dcfifo_component|auto_generated|op_2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\ = CARRY((\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4) & ((!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\) # 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4)))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4) & (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4) & 
-- !\u8|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4),
	datad => VCC,
	cin => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\,
	cout => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\);

-- Location: LCCOMB_X21_Y16_N24
\u8|read_fifo2|dcfifo_component|auto_generated|op_2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\ = CARRY((\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5) & (\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & 
-- !\u8|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\)) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5) & ((\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5)) # 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5),
	datad => VCC,
	cin => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\,
	cout => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\);

-- Location: LCCOMB_X21_Y16_N26
\u8|read_fifo2|dcfifo_component|auto_generated|op_2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\ = CARRY((\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6) & (\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6) & 
-- !\u8|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\)) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6) & ((\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6)) # 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6),
	datad => VCC,
	cin => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\,
	cout => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\);

-- Location: LCCOMB_X21_Y16_N28
\u8|read_fifo2|dcfifo_component|auto_generated|op_2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ = CARRY((\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7) & (\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7) & 
-- !\u8|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\)) # (!\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7) & ((\u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7)) # 
-- (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7),
	datad => VCC,
	cin => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\,
	cout => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\);

-- Location: LCCOMB_X21_Y16_N30
\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ = \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(8) $ (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ $ 
-- (\u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(8),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8),
	cin => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\,
	combout => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X18_Y17_N2
\u8|mRD~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mRD~1_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mRD~1_combout\);

-- Location: LCCOMB_X18_Y17_N8
\u8|mRD~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mRD~2_combout\ = (\u8|mRD_DONE~regout\) # ((\u8|always3~2_combout\ & ((!\u8|mRD~1_combout\) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mRD_DONE~regout\,
	datab => \u8|always3~2_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u8|mRD~1_combout\,
	combout => \u8|mRD~2_combout\);

-- Location: LCFF_X18_Y17_N31
\u8|mRD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mRD~0_combout\,
	ena => \u8|mRD~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mRD~regout\);

-- Location: LCCOMB_X15_Y18_N30
\u8|CMD[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|CMD[0]~0_combout\ = (\u8|Pre_WR~regout\ & (((\u8|Pre_RD~regout\) # (!\u8|mRD~regout\)))) # (!\u8|Pre_WR~regout\ & (!\u8|mWR~regout\ & ((\u8|Pre_RD~regout\) # (!\u8|mRD~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Pre_WR~regout\,
	datab => \u8|mWR~regout\,
	datac => \u8|mRD~regout\,
	datad => \u8|Pre_RD~regout\,
	combout => \u8|CMD[0]~0_combout\);

-- Location: LCCOMB_X14_Y18_N16
\u8|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector11~1_combout\ = (\u8|Equal6~0_combout\ & ((\u8|ST\(0) & (!\u8|control1|CMD_ACK~regout\)) # (!\u8|ST\(0) & ((!\u8|CMD[0]~0_combout\))))) # (!\u8|Equal6~0_combout\ & (((!\u8|ST\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|CMD_ACK~regout\,
	datab => \u8|Equal6~0_combout\,
	datac => \u8|ST\(0),
	datad => \u8|CMD[0]~0_combout\,
	combout => \u8|Selector11~1_combout\);

-- Location: LCFF_X14_Y18_N17
\u8|ST[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|ST\(0));

-- Location: LCCOMB_X13_Y17_N6
\u8|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Add4~1\ = CARRY(\u8|ST\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(0),
	datad => VCC,
	cout => \u8|Add4~1\);

-- Location: LCCOMB_X13_Y17_N8
\u8|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Add4~2_combout\ = (\u8|ST\(1) & (!\u8|Add4~1\)) # (!\u8|ST\(1) & ((\u8|Add4~1\) # (GND)))
-- \u8|Add4~3\ = CARRY((!\u8|Add4~1\) # (!\u8|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(1),
	datad => VCC,
	cin => \u8|Add4~1\,
	combout => \u8|Add4~2_combout\,
	cout => \u8|Add4~3\);

-- Location: LCCOMB_X13_Y17_N12
\u8|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Add4~6_combout\ = (\u8|ST\(3) & (!\u8|Add4~5\)) # (!\u8|ST\(3) & ((\u8|Add4~5\) # (GND)))
-- \u8|Add4~7\ = CARRY((!\u8|Add4~5\) # (!\u8|ST\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(3),
	datad => VCC,
	cin => \u8|Add4~5\,
	combout => \u8|Add4~6_combout\,
	cout => \u8|Add4~7\);

-- Location: LCCOMB_X14_Y17_N30
\u8|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector8~0_combout\ = (!\u8|Equal6~0_combout\ & (\u8|Add4~6_combout\ & ((!\u8|Equal7~1_combout\) # (!\u8|ST\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(8),
	datab => \u8|Equal6~0_combout\,
	datac => \u8|Add4~6_combout\,
	datad => \u8|Equal7~1_combout\,
	combout => \u8|Selector8~0_combout\);

-- Location: LCFF_X14_Y17_N31
\u8|ST[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|ST\(3));

-- Location: LCCOMB_X13_Y17_N14
\u8|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Add4~8_combout\ = (\u8|ST\(4) & (\u8|Add4~7\ $ (GND))) # (!\u8|ST\(4) & (!\u8|Add4~7\ & VCC))
-- \u8|Add4~9\ = CARRY((\u8|ST\(4) & !\u8|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(4),
	datad => VCC,
	cin => \u8|Add4~7\,
	combout => \u8|Add4~8_combout\,
	cout => \u8|Add4~9\);

-- Location: LCCOMB_X13_Y17_N0
\u8|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector7~0_combout\ = (\u8|Add4~8_combout\ & ((\u8|ST\(1)) # (!\u8|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(1),
	datac => \u8|Add4~8_combout\,
	datad => \u8|Equal5~2_combout\,
	combout => \u8|Selector7~0_combout\);

-- Location: LCFF_X13_Y17_N1
\u8|ST[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|ST\(4));

-- Location: LCCOMB_X13_Y17_N16
\u8|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Add4~10_combout\ = (\u8|ST\(5) & (!\u8|Add4~9\)) # (!\u8|ST\(5) & ((\u8|Add4~9\) # (GND)))
-- \u8|Add4~11\ = CARRY((!\u8|Add4~9\) # (!\u8|ST\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(5),
	datad => VCC,
	cin => \u8|Add4~9\,
	combout => \u8|Add4~10_combout\,
	cout => \u8|Add4~11\);

-- Location: LCCOMB_X13_Y17_N28
\u8|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector6~0_combout\ = (\u8|Add4~10_combout\ & ((\u8|ST\(1)) # (!\u8|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(1),
	datac => \u8|Add4~10_combout\,
	datad => \u8|Equal5~2_combout\,
	combout => \u8|Selector6~0_combout\);

-- Location: LCFF_X13_Y17_N29
\u8|ST[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|ST\(5));

-- Location: LCCOMB_X13_Y17_N18
\u8|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Add4~12_combout\ = (\u8|ST\(6) & (\u8|Add4~11\ $ (GND))) # (!\u8|ST\(6) & (!\u8|Add4~11\ & VCC))
-- \u8|Add4~13\ = CARRY((\u8|ST\(6) & !\u8|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(6),
	datad => VCC,
	cin => \u8|Add4~11\,
	combout => \u8|Add4~12_combout\,
	cout => \u8|Add4~13\);

-- Location: LCCOMB_X13_Y17_N20
\u8|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Add4~14_combout\ = (\u8|ST\(7) & (!\u8|Add4~13\)) # (!\u8|ST\(7) & ((\u8|Add4~13\) # (GND)))
-- \u8|Add4~15\ = CARRY((!\u8|Add4~13\) # (!\u8|ST\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(7),
	datad => VCC,
	cin => \u8|Add4~13\,
	combout => \u8|Add4~14_combout\,
	cout => \u8|Add4~15\);

-- Location: LCCOMB_X13_Y17_N30
\u8|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector4~0_combout\ = (\u8|Add4~14_combout\ & ((\u8|ST\(1)) # (!\u8|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(1),
	datac => \u8|Add4~14_combout\,
	datad => \u8|Equal5~2_combout\,
	combout => \u8|Selector4~0_combout\);

-- Location: LCFF_X13_Y17_N31
\u8|ST[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|ST\(7));

-- Location: LCCOMB_X13_Y17_N24
\u8|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Add4~18_combout\ = \u8|Add4~17\ $ (\u8|ST\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u8|ST\(9),
	cin => \u8|Add4~17\,
	combout => \u8|Add4~18_combout\);

-- Location: LCCOMB_X13_Y17_N2
\u8|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector2~0_combout\ = (\u8|Add4~18_combout\ & ((\u8|ST\(1)) # (!\u8|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(1),
	datac => \u8|Add4~18_combout\,
	datad => \u8|Equal5~2_combout\,
	combout => \u8|Selector2~0_combout\);

-- Location: LCFF_X13_Y17_N3
\u8|ST[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|ST\(9));

-- Location: LCCOMB_X14_Y17_N20
\u8|Equal5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal5~1_combout\ = (!\u8|ST\(7) & !\u8|ST\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|ST\(7),
	datad => \u8|ST\(9),
	combout => \u8|Equal5~1_combout\);

-- Location: LCCOMB_X14_Y17_N0
\u8|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal6~0_combout\ = (!\u8|ST\(8) & (\u8|Equal6~0_RESYN94_BDD95\ & (\u8|Equal5~1_combout\ & \u8|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(8),
	datab => \u8|Equal6~0_RESYN94_BDD95\,
	datac => \u8|Equal5~1_combout\,
	datad => \u8|Equal5~0_combout\,
	combout => \u8|Equal6~0_combout\);

-- Location: LCCOMB_X11_Y17_N2
\u8|command1|command_delay~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|command_delay~7_combout\ = (!\u7|control1|INIT_REQ~regout\ & \u8|command1|always3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datac => \u8|command1|always3~0_combout\,
	combout => \u8|command1|command_delay~7_combout\);

-- Location: LCFF_X11_Y17_N3
\u8|command1|command_delay[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|command_delay~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|command_delay\(7));

-- Location: LCCOMB_X11_Y17_N12
\u8|command1|command_delay~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|command_delay~6_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|always3~0_combout\) # (\u8|command1|command_delay\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datac => \u8|command1|always3~0_combout\,
	datad => \u8|command1|command_delay\(7),
	combout => \u8|command1|command_delay~6_combout\);

-- Location: LCFF_X11_Y17_N13
\u8|command1|command_delay[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|command_delay~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|command_delay\(6));

-- Location: LCCOMB_X11_Y17_N22
\u8|command1|command_delay~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|command_delay~5_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|always3~0_combout\) # (\u8|command1|command_delay\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datac => \u8|command1|always3~0_combout\,
	datad => \u8|command1|command_delay\(6),
	combout => \u8|command1|command_delay~5_combout\);

-- Location: LCFF_X11_Y17_N23
\u8|command1|command_delay[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|command_delay~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|command_delay\(5));

-- Location: LCCOMB_X11_Y17_N10
\u8|command1|command_delay~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|command_delay~4_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|always3~0_combout\) # (\u8|command1|command_delay\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datac => \u8|command1|always3~0_combout\,
	datad => \u8|command1|command_delay\(5),
	combout => \u8|command1|command_delay~4_combout\);

-- Location: LCFF_X11_Y17_N11
\u8|command1|command_delay[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|command_delay~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|command_delay\(4));

-- Location: LCCOMB_X11_Y17_N26
\u8|command1|command_delay~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|command_delay~3_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|always3~0_combout\) # (\u8|command1|command_delay\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datac => \u8|command1|always3~0_combout\,
	datad => \u8|command1|command_delay\(4),
	combout => \u8|command1|command_delay~3_combout\);

-- Location: LCFF_X11_Y17_N27
\u8|command1|command_delay[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|command_delay~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|command_delay\(3));

-- Location: LCCOMB_X11_Y17_N14
\u8|command1|command_delay~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|command_delay~2_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|always3~0_combout\) # (\u8|command1|command_delay\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datac => \u8|command1|always3~0_combout\,
	datad => \u8|command1|command_delay\(3),
	combout => \u8|command1|command_delay~2_combout\);

-- Location: LCFF_X11_Y17_N15
\u8|command1|command_delay[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|command_delay~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|command_delay\(2));

-- Location: LCCOMB_X11_Y17_N18
\u8|command1|command_delay~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|command_delay~1_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|command_delay\(2)) # (\u8|command1|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datab => \u8|command1|command_delay\(2),
	datac => \u8|command1|always3~0_combout\,
	combout => \u8|command1|command_delay~1_combout\);

-- Location: LCFF_X11_Y17_N19
\u8|command1|command_delay[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|command_delay~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|command_delay\(1));

-- Location: LCCOMB_X11_Y17_N0
\u8|command1|command_delay~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|command_delay~0_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|always3~0_combout\) # (\u8|command1|command_delay\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|INIT_REQ~regout\,
	datac => \u8|command1|always3~0_combout\,
	datad => \u8|command1|command_delay\(1),
	combout => \u8|command1|command_delay~0_combout\);

-- Location: LCFF_X11_Y17_N1
\u8|command1|command_delay[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|command_delay~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|command_delay\(0));

-- Location: LCCOMB_X11_Y18_N8
\u8|command1|command_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|command_done~0_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|always3~0_combout\) # (\u8|command1|command_delay\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u8|command1|always3~0_combout\,
	datad => \u8|command1|command_delay\(0),
	combout => \u8|command1|command_done~0_combout\);

-- Location: LCFF_X11_Y18_N9
\u8|command1|command_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|command_done~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|command_done~regout\);

-- Location: LCCOMB_X11_Y18_N16
\u8|command1|rp_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rp_done~0_combout\ = (!\u7|control1|INIT_REQ~regout\ & ((\u8|command1|rp_shift\(0)) # ((!\u8|command1|command_delay\(0) & \u8|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|rp_shift\(0),
	datab => \u8|command1|command_delay\(0),
	datac => \u8|command1|command_done~regout\,
	datad => \u7|control1|INIT_REQ~regout\,
	combout => \u8|command1|rp_done~0_combout\);

-- Location: LCCOMB_X15_Y17_N8
\u8|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal0~0_combout\ = (\u8|Equal7~0_combout\ & (\u8|ST\(0) & (!\u8|ST\(2) & \u8|ST\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal7~0_combout\,
	datab => \u8|ST\(0),
	datac => \u8|ST\(2),
	datad => \u8|ST\(8),
	combout => \u8|Equal0~0_combout\);

-- Location: LCCOMB_X10_Y17_N22
\u8|PM_STOP~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|PM_STOP~feeder_combout\ = \u8|Equal0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|Equal0~0_combout\,
	combout => \u8|PM_STOP~feeder_combout\);

-- Location: LCFF_X10_Y17_N23
\u8|PM_STOP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|PM_STOP~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|PM_STOP~regout\);

-- Location: LCCOMB_X10_Y18_N0
\u8|command1|always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|always0~5_combout\ = (!\u8|command1|rp_done~regout\ & !\u8|command1|command_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|rp_done~regout\,
	datac => \u8|command1|command_done~regout\,
	combout => \u8|command1|always0~5_combout\);

-- Location: LCCOMB_X14_Y18_N12
\u8|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector1~0_combout\ = (!\u8|Equal2~0_combout\ & (((\u8|ST\(1)) # (!\u8|Equal5~2_combout\)) # (!\u8|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(0),
	datab => \u8|Equal5~2_combout\,
	datac => \u8|ST\(1),
	datad => \u8|Equal2~0_combout\,
	combout => \u8|Selector1~0_combout\);

-- Location: LCCOMB_X14_Y18_N0
\u8|CMD[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|CMD[0]~2_combout\ = (\u8|CMD[0]~2_RESYN174_BDD175\ & (\u8|Equal5~2_combout\ & ((\u8|ST\(0)) # (!\u8|CMD[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|CMD[0]~2_RESYN174_BDD175\,
	datab => \u8|Equal5~2_combout\,
	datac => \u8|ST\(0),
	datad => \u8|CMD[0]~0_combout\,
	combout => \u8|CMD[0]~2_combout\);

-- Location: LCFF_X14_Y18_N13
\u8|CMD[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector1~0_combout\,
	ena => \u8|CMD[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|CMD\(0));

-- Location: LCCOMB_X14_Y18_N2
\u8|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector0~0_combout\ = (\u8|Equal2~0_combout\ & (((\u8|ST\(1)) # (!\u8|Equal5~2_combout\)) # (!\u8|ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(0),
	datab => \u8|Equal5~2_combout\,
	datac => \u8|ST\(1),
	datad => \u8|Equal2~0_combout\,
	combout => \u8|Selector0~0_combout\);

-- Location: LCFF_X14_Y18_N3
\u8|CMD[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector0~0_combout\,
	ena => \u8|CMD[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|CMD\(1));

-- Location: LCCOMB_X10_Y18_N24
\u8|control1|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|Equal1~0_combout\ = (\u8|CMD\(0) & !\u8|CMD\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|CMD\(0),
	datad => \u8|CMD\(1),
	combout => \u8|control1|Equal1~0_combout\);

-- Location: LCFF_X10_Y18_N25
\u8|control1|READA\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|READA~regout\);

-- Location: LCCOMB_X10_Y18_N28
\u8|command1|always0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|always0~6_combout\ = (!\u8|control1|REF_REQ~regout\ & (\u8|command1|always0~5_combout\ & (\u8|control1|READA~regout\ & !\u8|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|REF_REQ~regout\,
	datab => \u8|command1|always0~5_combout\,
	datac => \u8|control1|READA~regout\,
	datad => \u8|command1|do_reada~regout\,
	combout => \u8|command1|always0~6_combout\);

-- Location: LCCOMB_X11_Y18_N26
\u8|command1|ex_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|ex_read~0_combout\ = (\u8|command1|rp_shift[1]~0_combout\ & (!\u8|PM_STOP~regout\ & ((\u8|command1|ex_read~regout\) # (\u8|command1|always0~6_combout\)))) # (!\u8|command1|rp_shift[1]~0_combout\ & (((\u8|command1|ex_read~regout\) # 
-- (\u8|command1|always0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|rp_shift[1]~0_combout\,
	datab => \u8|PM_STOP~regout\,
	datac => \u8|command1|ex_read~regout\,
	datad => \u8|command1|always0~6_combout\,
	combout => \u8|command1|ex_read~0_combout\);

-- Location: LCFF_X11_Y18_N27
\u8|command1|ex_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|ex_read~0_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|ex_read~regout\);

-- Location: LCCOMB_X11_Y18_N12
\u8|command1|rp_shift[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rp_shift[1]~0_combout\ = (\u8|command1|ex_write~regout\ & ((\u8|command1|command_delay\(0)) # ((!\u8|command1|command_done~regout\)))) # (!\u8|command1|ex_write~regout\ & (\u8|command1|ex_read~regout\ & ((\u8|command1|command_delay\(0)) # 
-- (!\u8|command1|command_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|ex_write~regout\,
	datab => \u8|command1|command_delay\(0),
	datac => \u8|command1|command_done~regout\,
	datad => \u8|command1|ex_read~regout\,
	combout => \u8|command1|rp_shift[1]~0_combout\);

-- Location: LCCOMB_X11_Y18_N28
\u8|command1|rp_shift[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rp_shift[1]~1_combout\ = (\u7|control1|INIT_REQ~regout\) # ((\u8|PM_STOP~regout\) # (!\u8|command1|rp_shift[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u8|PM_STOP~regout\,
	datad => \u8|command1|rp_shift[1]~0_combout\,
	combout => \u8|command1|rp_shift[1]~1_combout\);

-- Location: LCFF_X11_Y18_N17
\u8|command1|rp_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|rp_done~0_combout\,
	ena => \u8|command1|rp_shift[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|rp_done~regout\);

-- Location: LCCOMB_X10_Y18_N10
\u8|command1|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|always0~0_combout\ = (!\u8|control1|REF_REQ~regout\ & (!\u8|command1|command_done~regout\ & !\u8|command1|rp_done~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|REF_REQ~regout\,
	datab => \u8|command1|command_done~regout\,
	datac => \u8|command1|rp_done~regout\,
	combout => \u8|command1|always0~0_combout\);

-- Location: LCCOMB_X10_Y18_N26
\u8|command1|do_reada~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|do_reada~0_combout\ = (\u8|control1|READA~regout\ & (!\u7|control1|INIT_REQ~regout\ & (!\u8|command1|do_reada~regout\ & \u8|command1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|READA~regout\,
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u8|command1|do_reada~regout\,
	datad => \u8|command1|always0~0_combout\,
	combout => \u8|command1|do_reada~0_combout\);

-- Location: LCFF_X10_Y18_N27
\u8|command1|do_reada\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|do_reada~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|do_reada~regout\);

-- Location: LCCOMB_X11_Y14_N28
\u7|control1|REFRESH~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|REFRESH~0_combout\ = (\u7|control1|always3~4_combout\ & !\u7|control1|LessThan1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|control1|always3~4_combout\,
	datad => \u7|control1|LessThan1~2_combout\,
	combout => \u7|control1|REFRESH~0_combout\);

-- Location: LCFF_X11_Y14_N29
\u7|control1|REFRESH\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|REFRESH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|REFRESH~regout\);

-- Location: LCCOMB_X10_Y18_N14
\u8|command1|REF_ACK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|REF_ACK~0_combout\ = (\u8|command1|do_refresh~regout\ & ((\u8|control1|REF_REQ~regout\) # ((\u8|command1|always3~0_combout\ & \u8|command1|REF_ACK~regout\)))) # (!\u8|command1|do_refresh~regout\ & (\u8|command1|always3~0_combout\ & 
-- (\u8|command1|REF_ACK~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_refresh~regout\,
	datab => \u8|command1|always3~0_combout\,
	datac => \u8|command1|REF_ACK~regout\,
	datad => \u8|control1|REF_REQ~regout\,
	combout => \u8|command1|REF_ACK~0_combout\);

-- Location: LCFF_X10_Y18_N15
\u8|command1|REF_ACK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|REF_ACK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|REF_ACK~regout\);

-- Location: LCCOMB_X11_Y18_N2
\u8|control1|REF_REQ~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|REF_REQ~0_combout\ = (\u8|control1|Equal3~4_combout\) # ((!\u7|control1|INIT_REQ~regout\ & (\u8|control1|REF_REQ~regout\ & !\u8|command1|REF_ACK~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|Equal3~4_combout\,
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u8|control1|REF_REQ~regout\,
	datad => \u8|command1|REF_ACK~regout\,
	combout => \u8|control1|REF_REQ~0_combout\);

-- Location: LCFF_X11_Y18_N3
\u8|control1|REF_REQ\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|REF_REQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|REF_REQ~regout\);

-- Location: LCCOMB_X11_Y18_N30
\u8|command1|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|always0~3_combout\ = (!\u8|command1|rp_done~regout\ & (!\u8|command1|command_done~regout\ & ((\u7|control1|REFRESH~regout\) # (\u8|control1|REF_REQ~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|rp_done~regout\,
	datab => \u8|command1|command_done~regout\,
	datac => \u7|control1|REFRESH~regout\,
	datad => \u8|control1|REF_REQ~regout\,
	combout => \u8|command1|always0~3_combout\);

-- Location: LCCOMB_X10_Y18_N16
\u8|command1|always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|always0~4_combout\ = (!\u8|command1|do_writea~regout\ & (!\u8|command1|do_reada~regout\ & (!\u8|command1|do_refresh~regout\ & \u8|command1|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_writea~regout\,
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_refresh~regout\,
	datad => \u8|command1|always0~3_combout\,
	combout => \u8|command1|always0~4_combout\);

-- Location: LCFF_X10_Y18_N17
\u8|command1|do_refresh\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|always0~4_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|do_refresh~regout\);

-- Location: LCCOMB_X10_Y14_N6
\u7|control1|PRECHARGE~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|PRECHARGE~1_combout\ = (\u7|control1|init_timer\(4) & (\u7|control1|init_timer\(2) & (!\u7|control1|init_timer\(3) & !\u7|control1|init_timer\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|init_timer\(4),
	datab => \u7|control1|init_timer\(2),
	datac => \u7|control1|init_timer\(3),
	datad => \u7|control1|init_timer\(5),
	combout => \u7|control1|PRECHARGE~1_combout\);

-- Location: LCCOMB_X11_Y14_N18
\u7|control1|PRECHARGE~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|PRECHARGE~2_combout\ = (\u7|control1|PRECHARGE~0_combout\ & (\u7|control1|PRECHARGE~1_combout\ & (!\u7|control1|init_timer\(9) & \u7|control1|LOAD_MODE~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|PRECHARGE~0_combout\,
	datab => \u7|control1|PRECHARGE~1_combout\,
	datac => \u7|control1|init_timer\(9),
	datad => \u7|control1|LOAD_MODE~1_combout\,
	combout => \u7|control1|PRECHARGE~2_combout\);

-- Location: LCFF_X11_Y14_N19
\u7|control1|PRECHARGE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|PRECHARGE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|PRECHARGE~regout\);

-- Location: LCCOMB_X10_Y18_N6
\u8|command1|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|always0~2_combout\ = (!\u8|command1|command_done~regout\ & (!\u8|command1|do_precharge~regout\ & \u7|control1|PRECHARGE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|command_done~regout\,
	datac => \u8|command1|do_precharge~regout\,
	datad => \u7|control1|PRECHARGE~regout\,
	combout => \u8|command1|always0~2_combout\);

-- Location: LCFF_X10_Y18_N7
\u8|command1|do_precharge\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|always0~2_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|do_precharge~regout\);

-- Location: LCCOMB_X11_Y18_N14
\u8|command1|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|always0~1_combout\ = (!\u8|command1|command_done~regout\ & (!\u8|command1|do_load_mode~regout\ & \u7|control1|LOAD_MODE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|command_done~regout\,
	datac => \u8|command1|do_load_mode~regout\,
	datad => \u7|control1|LOAD_MODE~regout\,
	combout => \u8|command1|always0~1_combout\);

-- Location: LCFF_X11_Y18_N15
\u8|command1|do_load_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|always0~1_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|do_load_mode~regout\);

-- Location: LCCOMB_X10_Y17_N12
\u8|command1|rw_flag~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rw_flag~0_combout\ = (!\u8|command1|do_precharge~regout\ & !\u8|command1|do_load_mode~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|do_precharge~regout\,
	datad => \u8|command1|do_load_mode~regout\,
	combout => \u8|command1|rw_flag~0_combout\);

-- Location: LCCOMB_X10_Y17_N0
\u8|command1|always3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|always3~0_combout\ = (\u8|command1|do_writea~regout\) # ((\u8|command1|do_reada~regout\) # ((\u8|command1|do_refresh~regout\) # (!\u8|command1|rw_flag~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_writea~regout\,
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_refresh~regout\,
	datad => \u8|command1|rw_flag~0_combout\,
	combout => \u8|command1|always3~0_combout\);

-- Location: LCCOMB_X10_Y18_N2
\u8|command1|CM_ACK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|CM_ACK~0_combout\ = (\u8|command1|do_refresh~regout\ & ((\u8|control1|REF_REQ~regout\ & ((\u8|command1|CM_ACK~regout\))) # (!\u8|control1|REF_REQ~regout\ & (\u8|command1|always3~0_combout\)))) # (!\u8|command1|do_refresh~regout\ & 
-- (\u8|command1|always3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_refresh~regout\,
	datab => \u8|command1|always3~0_combout\,
	datac => \u8|command1|CM_ACK~regout\,
	datad => \u8|control1|REF_REQ~regout\,
	combout => \u8|command1|CM_ACK~0_combout\);

-- Location: LCFF_X10_Y18_N3
\u8|command1|CM_ACK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|CM_ACK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|CM_ACK~regout\);

-- Location: LCCOMB_X14_Y18_N18
\u8|control1|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|always1~0_combout\ = (!\u8|control1|CMD_ACK~regout\ & \u8|command1|CM_ACK~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|control1|CMD_ACK~regout\,
	datad => \u8|command1|CM_ACK~regout\,
	combout => \u8|control1|always1~0_combout\);

-- Location: LCFF_X14_Y18_N19
\u8|control1|CMD_ACK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|CMD_ACK~regout\);

-- Location: LCCOMB_X14_Y17_N28
\u8|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector10~0_combout\ = (\u8|Equal6~0_combout\ & (\u8|ST\(0) & (\u8|control1|CMD_ACK~regout\))) # (!\u8|Equal6~0_combout\ & (((\u8|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(0),
	datab => \u8|Equal6~0_combout\,
	datac => \u8|control1|CMD_ACK~regout\,
	datad => \u8|Add4~2_combout\,
	combout => \u8|Selector10~0_combout\);

-- Location: LCFF_X14_Y17_N29
\u8|ST[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|ST\(1));

-- Location: LCCOMB_X13_Y17_N4
\u8|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Selector5~0_combout\ = (\u8|Add4~12_combout\ & ((\u8|ST\(1)) # (!\u8|Equal5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal5~2_combout\,
	datab => \u8|ST\(1),
	datad => \u8|Add4~12_combout\,
	combout => \u8|Selector5~0_combout\);

-- Location: LCFF_X13_Y17_N5
\u8|ST[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|ST\(6));

-- Location: LCCOMB_X14_Y17_N24
\u8|Equal5~2_RESYN90\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal5~2_RESYN90_BDD91\ = (!\u8|ST\(2) & !\u8|ST\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|ST\(2),
	datad => \u8|ST\(3),
	combout => \u8|Equal5~2_RESYN90_BDD91\);

-- Location: LCCOMB_X14_Y17_N6
\u8|Equal5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal5~2_combout\ = (\u8|Equal5~2_RESYN88_BDD89\ & (!\u8|ST\(6) & (\u8|Equal5~2_RESYN90_BDD91\ & !\u8|ST\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal5~2_RESYN88_BDD89\,
	datab => \u8|ST\(6),
	datac => \u8|Equal5~2_RESYN90_BDD91\,
	datad => \u8|ST\(5),
	combout => \u8|Equal5~2_combout\);

-- Location: LCCOMB_X15_Y17_N18
\u8|Equal5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal5~3_combout\ = (\u8|Equal5~2_combout\ & (!\u8|ST\(0) & !\u8|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|Equal5~2_combout\,
	datac => \u8|ST\(0),
	datad => \u8|ST\(1),
	combout => \u8|Equal5~3_combout\);

-- Location: LCCOMB_X15_Y18_N20
\u8|Write~2_RESYN56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Write~2_RESYN56_BDD57\ = (\u8|CMD[0]~1_combout\ & ((\u8|Pre_RD~regout\) # (!\u8|mRD~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|Pre_RD~regout\,
	datac => \u8|mRD~regout\,
	datad => \u8|CMD[0]~1_combout\,
	combout => \u8|Write~2_RESYN56_BDD57\);

-- Location: LCCOMB_X15_Y18_N24
\u8|Write~2_RESYN58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Write~2_RESYN58_BDD59\ = (\u8|Write~regout\ & (\u8|Equal2~0_combout\)) # (!\u8|Write~regout\ & ((\u8|Write~2_RESYN56_BDD57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal2~0_combout\,
	datab => \u8|Write~regout\,
	datac => \u8|Write~2_RESYN56_BDD57\,
	combout => \u8|Write~2_RESYN58_BDD59\);

-- Location: LCCOMB_X15_Y17_N0
\u8|Write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Write~2_combout\ = (\u8|Equal5~3_combout\ & (\u8|Write~2_RESYN58_BDD59\ & ((!\u8|Write~regout\) # (!\u8|Equal10~0_combout\)))) # (!\u8|Equal5~3_combout\ & (!\u8|Equal10~0_combout\ & (\u8|Write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal10~0_combout\,
	datab => \u8|Equal5~3_combout\,
	datac => \u8|Write~regout\,
	datad => \u8|Write~2_RESYN58_BDD59\,
	combout => \u8|Write~2_combout\);

-- Location: LCFF_X15_Y17_N1
\u8|Write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|Write~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|Write~regout\);

-- Location: LCCOMB_X15_Y17_N28
\u8|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|Equal8~0_combout\ = (\u8|Equal5~2_combout\ & (!\u8|ST\(0) & \u8|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|Equal5~2_combout\,
	datac => \u8|ST\(0),
	datad => \u8|ST\(1),
	combout => \u8|Equal8~0_combout\);

-- Location: LCCOMB_X15_Y17_N6
\u8|IN_REQ~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|IN_REQ~0_combout\ = (\u8|Write~regout\ & ((\u8|Equal8~0_combout\) # ((!\u8|Equal9~0_combout\ & \u8|IN_REQ~regout\)))) # (!\u8|Write~regout\ & (((\u8|IN_REQ~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal9~0_combout\,
	datab => \u8|Write~regout\,
	datac => \u8|IN_REQ~regout\,
	datad => \u8|Equal8~0_combout\,
	combout => \u8|IN_REQ~0_combout\);

-- Location: LCFF_X15_Y17_N7
\u8|IN_REQ\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|IN_REQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|IN_REQ~regout\);

-- Location: LCCOMB_X16_Y15_N18
\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN118\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN118_BDD119\ = (\u8|mWR~regout\ & \u8|IN_REQ~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mWR~regout\,
	datad => \u8|IN_REQ~regout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN118_BDD119\);

-- Location: LCCOMB_X16_Y16_N18
\u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: LCCOMB_X14_Y16_N22
\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X14_Y16_N23
\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X16_Y16_N19
\u8|write_fifo1|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCCOMB_X19_Y15_N12
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\);

-- Location: LCFF_X19_Y15_N13
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5));

-- Location: LCFF_X13_Y15_N7
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X13_Y15_N2
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\);

-- Location: LCFF_X13_Y15_N3
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5));

-- Location: LCCOMB_X13_Y15_N18
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(5),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout\);

-- Location: LCFF_X13_Y15_N19
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5));

-- Location: LCCOMB_X16_Y16_N26
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN66\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN66_BDD67\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)) # ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)) # 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN66_BDD67\);

-- Location: LCCOMB_X16_Y16_N0
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN66_BDD67\ & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_RESYN66_BDD67\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\);

-- Location: LCFF_X16_Y16_N1
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: LCCOMB_X15_Y16_N30
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN134_BDD135\ & 
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_RESYN134_BDD135\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\);

-- Location: LCFF_X15_Y16_N31
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X16_Y15_N2
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]_NEW28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]_OTERM29\ = (\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]_OTERM29\);

-- Location: LCFF_X16_Y15_N3
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]_OTERM29\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X19_Y15_N28
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ & 
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\);

-- Location: LCFF_X19_Y15_N29
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3));

-- Location: LCFF_X16_Y15_N17
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCFF_X16_Y15_N19
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3));

-- Location: LCFF_X16_Y15_N27
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3));

-- Location: LCFF_X16_Y16_N31
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X15_Y16_N22
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\);

-- Location: LCFF_X15_Y16_N23
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2));

-- Location: LCCOMB_X15_Y16_N10
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(2),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\);

-- Location: LCFF_X15_Y16_N11
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2));

-- Location: LCCOMB_X16_Y15_N26
\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3)) # (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\);

-- Location: LCCOMB_X16_Y15_N10
\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN214\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN214_BDD215\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN214_BDD215\);

-- Location: LCCOMB_X16_Y15_N22
\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ = (\u8|IN_REQ~regout\ & (\u8|mWR~regout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN214_BDD215\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u8|IN_REQ~regout\,
	datac => \u8|mWR~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq_RESYN214_BDD215\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\);

-- Location: LCCOMB_X16_Y15_N20
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]_NEW42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]_OTERM43\ = (\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7))) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]_OTERM43\);

-- Location: LCFF_X16_Y15_N21
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]_OTERM43\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X20_Y15_N10
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\);

-- Location: LCFF_X20_Y15_N11
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7));

-- Location: LCCOMB_X18_Y15_N22
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: LCFF_X18_Y15_N23
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCFF_X14_Y15_N1
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7));

-- Location: LCFF_X15_Y15_N31
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7));

-- Location: LCCOMB_X16_Y15_N4
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]_NEW40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]_OTERM41\ = (\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6))) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]_OTERM41\);

-- Location: LCFF_X16_Y15_N5
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]_OTERM41\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X15_Y15_N30
\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6)) # (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X16_Y15_N0
\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\);

-- Location: LCCOMB_X16_Y16_N4
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN138\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN138_BDD139\ = (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- !\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN138_BDD139\);

-- Location: LCFF_X16_Y16_N3
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X15_Y16_N4
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\);

-- Location: LCFF_X15_Y16_N5
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1));

-- Location: LCFF_X15_Y16_N1
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1));

-- Location: LCCOMB_X15_Y16_N2
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\);

-- Location: LCFF_X15_Y16_N3
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X15_Y16_N24
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: LCFF_X15_Y16_N25
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X15_Y16_N14
\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)))) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)) # (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X16_Y16_N30
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN140\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN140_BDD141\ = ((\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN140_BDD141\);

-- Location: LCCOMB_X16_Y16_N22
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN138_BDD139\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN140_BDD141\) # 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN138_BDD139\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_RESYN140_BDD141\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X16_Y16_N16
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\);

-- Location: LCFF_X16_Y16_N17
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X13_Y15_N14
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]_NEW36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]_OTERM37\ = (\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]_OTERM37\);

-- Location: LCFF_X13_Y15_N15
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]_OTERM37\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X16_Y16_N8
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN142\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN142_BDD143\ = ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)) # (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3))) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN142_BDD143\);

-- Location: LCCOMB_X16_Y16_N6
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN142_BDD143\ & 
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_RESYN142_BDD143\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X16_Y16_N7
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCCOMB_X13_Y15_N30
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]_NEW38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]_OTERM39\ = (\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5))) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]_OTERM39\);

-- Location: LCFF_X13_Y15_N31
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]_OTERM39\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X13_Y15_N10
\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)))) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4)) # (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X16_Y15_N28
\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN116\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN116_BDD117\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\) # 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\) # ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN116_BDD117\);

-- Location: LCCOMB_X16_Y15_N6
\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ = ((\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN118_BDD119\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) 
-- # (\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN116_BDD117\)))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN118_BDD119\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena_RESYN116_BDD117\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\);

-- Location: LCCOMB_X15_Y16_N26
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN136_BDD137\ & 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_RESYN136_BDD137\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\);

-- Location: LCFF_X15_Y16_N27
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X16_Y16_N14
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN144_BDD145\ & 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_RESYN144_BDD145\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\);

-- Location: LCFF_X16_Y16_N15
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X14_Y16_N0
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCFF_X14_Y16_N1
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X14_Y16_N16
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCFF_X14_Y16_N17
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\);

-- Location: LCCOMB_X16_Y16_N28
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN146_BDD147\ & (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_RESYN146_BDD147\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCFF_X16_Y16_N29
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_NEW_REG6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM7\);

-- Location: LCFF_X15_Y16_N21
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_NEW_REG4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM5\);

-- Location: LCFF_X16_Y16_N25
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_NEW_REG0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM1\);

-- Location: LCCOMB_X15_Y16_N20
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM5\ $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM3\ & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM7\ & !\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM3\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM7\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM5\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM1\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\);

-- Location: LCFF_X15_Y16_N29
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]_NEW_REG16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]_OTERM17\);

-- Location: LCCOMB_X15_Y16_N28
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]_OTERM17\ $ (((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM3\ & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM7\ & !\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM3\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM7\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]_OTERM17\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]_OTERM1\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\);

-- Location: LCCOMB_X15_Y16_N16
\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8) = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\ $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: LCFF_X14_Y16_N11
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b\(8),
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	sload => VCC,
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X14_Y16_N14
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ $ 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCFF_X14_Y16_N15
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X14_Y16_N2
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ $ (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCFF_X14_Y16_N3
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	aclr => \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X15_Y16_N18
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\);

-- Location: LCFF_X15_Y16_N19
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X16_Y15_N8
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\);

-- Location: LCFF_X16_Y15_N9
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0));

-- Location: LCCOMB_X18_Y15_N2
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\);

-- Location: LCFF_X18_Y15_N3
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0));

-- Location: LCFF_X16_Y15_N15
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1));

-- Location: LCFF_X18_Y15_N15
\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1));

-- Location: LCCOMB_X18_Y15_N14
\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0)) # (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X19_Y15_N20
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & (\TOTAL|arbiter|oWr_data_valid~regout\ & 
-- ((\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # (\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \TOTAL|arbiter|oWr_data_valid~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\);

-- Location: LCCOMB_X19_Y15_N10
\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\TOTAL|arbiter|oWr_data_valid~regout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datac => \TOTAL|arbiter|oWr_data_valid~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X19_Y15_N16
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\);

-- Location: LCFF_X19_Y15_N17
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

-- Location: LCCOMB_X19_Y15_N2
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ = (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & 
-- !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\);

-- Location: LCCOMB_X19_Y15_N6
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\ & !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\);

-- Location: LCFF_X19_Y15_N7
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4));

-- Location: LCCOMB_X20_Y15_N14
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ = (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\);

-- Location: LCCOMB_X19_Y15_N30
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\ & !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\);

-- Location: LCFF_X19_Y15_N31
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8));

-- Location: LCCOMB_X19_Y15_N24
\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8) = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8));

-- Location: LCFF_X19_Y15_N5
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\);

-- Location: LCCOMB_X19_Y15_N8
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\);

-- Location: LCFF_X19_Y15_N9
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\);

-- Location: LCCOMB_X19_Y15_N0
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\);

-- Location: LCFF_X19_Y15_N1
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\);

-- Location: LCCOMB_X19_Y15_N14
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ $ 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\);

-- Location: LCFF_X19_Y15_N15
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\);

-- Location: LCCOMB_X19_Y15_N22
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (((\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\);

-- Location: LCFF_X19_Y15_N23
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1));

-- Location: LCCOMB_X19_Y15_N26
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\);

-- Location: LCFF_X19_Y15_N27
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2));

-- Location: LCCOMB_X19_Y15_N18
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ = (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) & 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ & !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\);

-- Location: LCCOMB_X20_Y15_N12
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\ = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ & (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
-- !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\);

-- Location: LCCOMB_X20_Y15_N8
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) & 
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\);

-- Location: LCFF_X20_Y15_N9
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6));

-- Location: LCCOMB_X20_Y15_N6
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\);

-- Location: LCFF_X20_Y15_N7
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9));

-- Location: LCFF_X18_Y15_N17
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X14_Y15_N24
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\);

-- Location: LCFF_X14_Y15_N25
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9));

-- Location: LCFF_X14_Y15_N21
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9));

-- Location: LCCOMB_X14_Y15_N28
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\);

-- Location: LCFF_X14_Y15_N29
\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8));

-- Location: LCCOMB_X14_Y15_N4
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]_NEW20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]_OTERM21\ = (\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\)) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]_OTERM21\);

-- Location: LCFF_X14_Y15_N5
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]_OTERM21\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X14_Y15_N26
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]_NEW22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]_OTERM23\ = (\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\)) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]_OTERM23\);

-- Location: LCFF_X14_Y15_N27
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]_OTERM23\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X14_Y15_N22
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\);

-- Location: LCFF_X14_Y15_N23
\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(8));

-- Location: LCCOMB_X15_Y15_N4
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\);

-- Location: LCFF_X15_Y15_N23
\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7));

-- Location: LCCOMB_X18_Y15_N8
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: LCFF_X18_Y15_N9
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X14_Y15_N16
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\);

-- Location: LCFF_X14_Y15_N17
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6));

-- Location: LCFF_X14_Y15_N3
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6));

-- Location: LCCOMB_X18_Y15_N4
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: LCFF_X18_Y15_N5
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCFF_X14_Y15_N19
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8));

-- Location: LCCOMB_X14_Y15_N6
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(8),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\);

-- Location: LCFF_X14_Y15_N7
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8));

-- Location: LCCOMB_X14_Y15_N2
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(9),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(7),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(6),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(8),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\);

-- Location: LCFF_X15_Y15_N21
\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6));

-- Location: LCCOMB_X14_Y15_N0
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\);

-- Location: LCFF_X15_Y15_N25
\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5));

-- Location: LCCOMB_X14_Y15_N18
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\);

-- Location: LCFF_X15_Y15_N19
\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4));

-- Location: LCCOMB_X15_Y15_N28
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\);

-- Location: LCCOMB_X16_Y15_N24
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]_NEW30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]_OTERM31\ = (\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3))) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]_OTERM31\);

-- Location: LCFF_X16_Y15_N25
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]_OTERM31\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X14_Y15_N12
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\);

-- Location: LCFF_X15_Y15_N15
\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3));

-- Location: LCCOMB_X14_Y15_N10
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(4),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(5),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(3),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X15_Y15_N6
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\);

-- Location: LCFF_X15_Y15_N13
\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2));

-- Location: LCCOMB_X15_Y15_N0
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\);

-- Location: LCFF_X15_Y15_N1
\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1));

-- Location: LCCOMB_X16_Y16_N20
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: LCFF_X16_Y16_N21
\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X15_Y16_N8
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\);

-- Location: LCFF_X15_Y16_N9
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0));

-- Location: LCFF_X15_Y16_N13
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0));

-- Location: LCCOMB_X15_Y15_N2
\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ 
-- (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0) $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(2),
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\);

-- Location: LCFF_X15_Y15_N3
\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0));

-- Location: LCCOMB_X15_Y15_N8
\u8|write_fifo1|dcfifo_component|auto_generated|op_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\ = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0)) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(0),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(0),
	datad => VCC,
	cout => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X15_Y15_N10
\u8|write_fifo1|dcfifo_component|auto_generated|op_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\ = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1) & ((!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1)))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1) & (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1) & 
-- !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(1),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(1),
	datad => VCC,
	cin => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout\,
	cout => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X15_Y15_N12
\u8|write_fifo1|dcfifo_component|auto_generated|op_1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\ = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2) & (\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2) & 
-- !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\)) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2) & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2)) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(2),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(2),
	datad => VCC,
	cin => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout\,
	cout => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X15_Y15_N14
\u8|write_fifo1|dcfifo_component|auto_generated|op_1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\ = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3) & (\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3) & 
-- !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\)) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3) & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3)) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(3),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(3),
	datad => VCC,
	cin => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout\,
	cout => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X15_Y15_N16
\u8|write_fifo1|dcfifo_component|auto_generated|op_1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\ = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4) & (\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4) & 
-- !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\)) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4) & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4)) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(4),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(4),
	datad => VCC,
	cin => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout\,
	cout => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X15_Y15_N18
\u8|write_fifo1|dcfifo_component|auto_generated|op_1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\ = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5) & ((!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5)))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5) & (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5) & 
-- !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(5),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(5),
	datad => VCC,
	cin => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout\,
	cout => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X15_Y15_N20
\u8|write_fifo1|dcfifo_component|auto_generated|op_1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\ = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6) & (\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6) & 
-- !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\)) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6) & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6)) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(6),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(6),
	datad => VCC,
	cin => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout\,
	cout => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X15_Y15_N22
\u8|write_fifo1|dcfifo_component|auto_generated|op_1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7) & (\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7) & 
-- !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\)) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7) & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7)) # 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(7),
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(7),
	datad => VCC,
	cin => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout\,
	cout => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X15_Y15_N24
\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ = \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8) $ (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\ $ 
-- (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a\(8),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a\(8),
	cin => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout\,
	combout => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X16_Y17_N8
\u8|mWR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mWR~0_combout\ = (!\u8|mWR_DONE~regout\ & ((\u8|mWR~regout\) # ((!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\ & \u8|always3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mWR_DONE~regout\,
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datac => \u8|mWR~regout\,
	datad => \u8|always3~2_combout\,
	combout => \u8|mWR~0_combout\);

-- Location: LCFF_X16_Y17_N9
\u8|mWR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mWR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mWR~regout\);

-- Location: LCCOMB_X45_Y9_N12
\TOTAL|arbiter|dGray~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|dGray~3_combout\ = (\u1|oRST_1~regout\ & \TOTAL|r2g|accumOut\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \TOTAL|r2g|accumOut\(4),
	combout => \TOTAL|arbiter|dGray~3_combout\);

-- Location: LCFF_X45_Y9_N13
\TOTAL|arbiter|dGray[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|dGray~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|dGray\(0));

-- Location: LCFF_X51_Y9_N11
\TOTAL|r2g|accumOut[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|r2g|accumOut[5]~18_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|r2g|accumOut\(5));

-- Location: LCCOMB_X45_Y9_N4
\TOTAL|arbiter|dGray~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|dGray~4_combout\ = (\u1|oRST_1~regout\ & \TOTAL|r2g|accumOut\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \TOTAL|r2g|accumOut\(5),
	combout => \TOTAL|arbiter|dGray~4_combout\);

-- Location: LCFF_X45_Y9_N5
\TOTAL|arbiter|dGray[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|dGray~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|dGray\(1));

-- Location: LCCOMB_X47_Y9_N30
\TOTAL|arbiter|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector7~1_combout\ = ((\TOTAL|histo_display|oValid~regout\ & ((\TOTAL|histo_display|oRed~regout\) # (\TOTAL|histo_display|oPixel\(0))))) # (!\TOTAL|arbiter|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|histo_display|oRed~regout\,
	datab => \TOTAL|histo_display|oValid~regout\,
	datac => \TOTAL|histo_display|oPixel\(0),
	datad => \TOTAL|arbiter|Equal3~1_combout\,
	combout => \TOTAL|arbiter|Selector7~1_combout\);

-- Location: LCCOMB_X45_Y9_N24
\TOTAL|arbiter|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector7~2_combout\ = ((\TOTAL|r2g|oDval~regout\ & \TOTAL|r2g|accumOut\(4))) # (!\TOTAL|arbiter|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|oDval~regout\,
	datac => \TOTAL|arbiter|Equal2~1_combout\,
	datad => \TOTAL|r2g|accumOut\(4),
	combout => \TOTAL|arbiter|Selector7~2_combout\);

-- Location: LCCOMB_X49_Y9_N6
\TOTAL|arbiter|Selector7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector7~3_combout\ = (\TOTAL|arbiter|Selector7~2_combout\ & (((\u3|rRed\(4) & \u3|oDval~regout\)) # (!\TOTAL|arbiter|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datab => \TOTAL|arbiter|Selector7~2_combout\,
	datac => \u3|rRed\(4),
	datad => \u3|oDval~regout\,
	combout => \TOTAL|arbiter|Selector7~3_combout\);

-- Location: LCCOMB_X48_Y9_N8
\TOTAL|arbiter|Selector7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector7~4_combout\ = (\TOTAL|arbiter|Selector7~0_combout\ & (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector7~1_combout\ & \TOTAL|arbiter|Selector7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector7~0_combout\,
	datab => \TOTAL|arbiter|Selector12~2_combout\,
	datac => \TOTAL|arbiter|Selector7~1_combout\,
	datad => \TOTAL|arbiter|Selector7~3_combout\,
	combout => \TOTAL|arbiter|Selector7~4_combout\);

-- Location: LCFF_X48_Y9_N9
\TOTAL|arbiter|disp_R[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector7~4_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_R\(4));

-- Location: LCCOMB_X45_Y9_N22
\TOTAL|arbiter|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector6~0_combout\ = ((\TOTAL|r2g|oDval~regout\ & \TOTAL|r2g|accumOut\(5))) # (!\TOTAL|arbiter|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|r2g|oDval~regout\,
	datac => \TOTAL|arbiter|Equal2~1_combout\,
	datad => \TOTAL|r2g|accumOut\(5),
	combout => \TOTAL|arbiter|Selector6~0_combout\);

-- Location: LCCOMB_X49_Y9_N24
\TOTAL|arbiter|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector6~1_combout\ = (\TOTAL|arbiter|Selector6~0_combout\ & (((\u3|oDval~regout\ & \u3|rRed\(5))) # (!\TOTAL|arbiter|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|oDval~regout\,
	datab => \u3|rRed\(5),
	datac => \TOTAL|arbiter|Selector6~0_combout\,
	datad => \TOTAL|arbiter|Equal1~5_combout\,
	combout => \TOTAL|arbiter|Selector6~1_combout\);

-- Location: LCCOMB_X48_Y9_N22
\TOTAL|arbiter|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector6~2_combout\ = (\TOTAL|arbiter|Selector7~0_combout\ & (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector7~1_combout\ & \TOTAL|arbiter|Selector6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector7~0_combout\,
	datab => \TOTAL|arbiter|Selector12~2_combout\,
	datac => \TOTAL|arbiter|Selector7~1_combout\,
	datad => \TOTAL|arbiter|Selector6~1_combout\,
	combout => \TOTAL|arbiter|Selector6~2_combout\);

-- Location: LCFF_X48_Y9_N23
\TOTAL|arbiter|disp_R[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector6~2_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_R\(5));

-- Location: LCCOMB_X47_Y9_N26
\TOTAL|arbiter|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector5~0_combout\ = ((\TOTAL|r2g|oDval~regout\ & \TOTAL|r2g|accumOut\(6))) # (!\TOTAL|arbiter|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|r2g|oDval~regout\,
	datac => \TOTAL|arbiter|Equal2~1_combout\,
	datad => \TOTAL|r2g|accumOut\(6),
	combout => \TOTAL|arbiter|Selector5~0_combout\);

-- Location: LCCOMB_X49_Y9_N18
\TOTAL|arbiter|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector5~1_combout\ = (\TOTAL|arbiter|Selector5~0_combout\ & (((\u3|rRed\(6) & \u3|oDval~regout\)) # (!\TOTAL|arbiter|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datab => \u3|rRed\(6),
	datac => \TOTAL|arbiter|Selector5~0_combout\,
	datad => \u3|oDval~regout\,
	combout => \TOTAL|arbiter|Selector5~1_combout\);

-- Location: LCCOMB_X48_Y9_N30
\TOTAL|arbiter|Selector5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector5~2_combout\ = (\TOTAL|arbiter|Selector7~0_combout\ & (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector7~1_combout\ & \TOTAL|arbiter|Selector5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector7~0_combout\,
	datab => \TOTAL|arbiter|Selector12~2_combout\,
	datac => \TOTAL|arbiter|Selector7~1_combout\,
	datad => \TOTAL|arbiter|Selector5~1_combout\,
	combout => \TOTAL|arbiter|Selector5~2_combout\);

-- Location: LCFF_X48_Y9_N31
\TOTAL|arbiter|disp_R[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector5~2_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_R\(6));

-- Location: LCCOMB_X48_Y9_N12
\TOTAL|arbiter|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector4~0_combout\ = (\TOTAL|arbiter|Selector12~4_combout\ & (((\u3|oDval~regout\ & \u3|rRed\(7))) # (!\TOTAL|arbiter|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datab => \u3|oDval~regout\,
	datac => \u3|rRed\(7),
	datad => \TOTAL|arbiter|Selector12~4_combout\,
	combout => \TOTAL|arbiter|Selector4~0_combout\);

-- Location: LCCOMB_X48_Y9_N26
\TOTAL|arbiter|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector4~1_combout\ = (\TOTAL|arbiter|Selector7~0_combout\ & (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector7~1_combout\ & \TOTAL|arbiter|Selector4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector7~0_combout\,
	datab => \TOTAL|arbiter|Selector12~2_combout\,
	datac => \TOTAL|arbiter|Selector7~1_combout\,
	datad => \TOTAL|arbiter|Selector4~0_combout\,
	combout => \TOTAL|arbiter|Selector4~1_combout\);

-- Location: LCFF_X48_Y9_N27
\TOTAL|arbiter|disp_R[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector4~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_R\(7));

-- Location: LCFF_X58_Y10_N3
\u3|wData2_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d1\(8));

-- Location: LCCOMB_X56_Y9_N14
\u3|rRed[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed[8]~4_combout\ = (\u3|rGreen~14_combout\ & ((\u3|wData1_d1\(8)))) # (!\u3|rGreen~14_combout\ & (\u3|wData2_d1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|wData2_d1\(8),
	datad => \u3|wData1_d1\(8),
	combout => \u3|rRed[8]~4_combout\);

-- Location: LCCOMB_X56_Y10_N26
\u3|rRed~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~22_combout\ = (\u3|rGreen~14_combout\ & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20)) # (\u3|Equal9~5_combout\)))) # (!\u3|rGreen~14_combout\ & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8) & 
-- ((!\u3|Equal9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(8),
	datac => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(20),
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rRed~22_combout\);

-- Location: LCFF_X56_Y10_N5
\u3|wData0_d2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData0_d1\(8),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d2\(8));

-- Location: LCCOMB_X56_Y10_N22
\u3|wData2_d2[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|wData2_d2[8]~feeder_combout\ = \u3|wData2_d1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|wData2_d1\(8),
	combout => \u3|wData2_d2[8]~feeder_combout\);

-- Location: LCFF_X56_Y10_N23
\u3|wData2_d2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|wData2_d2[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(8));

-- Location: LCCOMB_X56_Y10_N4
\u3|rRed~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~23_combout\ = (\u3|Equal6~4_combout\ & ((\u2|Y_Cont\(0) & (\u3|wData0_d2\(8))) # (!\u2|Y_Cont\(0) & ((\u3|wData2_d2\(8)))))) # (!\u3|Equal6~4_combout\ & (((\u3|wData2_d2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal6~4_combout\,
	datab => \u2|Y_Cont\(0),
	datac => \u3|wData0_d2\(8),
	datad => \u3|wData2_d2\(8),
	combout => \u3|rRed~23_combout\);

-- Location: LCCOMB_X56_Y10_N16
\u3|rRed~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~24_combout\ = (\u3|rRed~22_combout\ & (((\u3|rRed~23_combout\) # (!\u3|Equal9~5_combout\)))) # (!\u3|rRed~22_combout\ & (\u3|wData1_d2\(8) & ((\u3|Equal9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wData1_d2\(8),
	datab => \u3|rRed~22_combout\,
	datac => \u3|rRed~23_combout\,
	datad => \u3|Equal9~5_combout\,
	combout => \u3|rRed~24_combout\);

-- Location: LCFF_X56_Y9_N15
\u3|rRed[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rRed[8]~4_combout\,
	sdata => \u3|rRed~24_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|ALT_INV_X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rRed\(8));

-- Location: LCCOMB_X48_Y9_N10
\TOTAL|arbiter|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector3~0_combout\ = (\TOTAL|arbiter|Selector11~0_combout\ & (((\u3|oDval~regout\ & \u3|rRed\(8))) # (!\TOTAL|arbiter|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datab => \TOTAL|arbiter|Selector11~0_combout\,
	datac => \u3|oDval~regout\,
	datad => \u3|rRed\(8),
	combout => \TOTAL|arbiter|Selector3~0_combout\);

-- Location: LCCOMB_X48_Y9_N18
\TOTAL|arbiter|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector3~1_combout\ = (\TOTAL|arbiter|Selector7~0_combout\ & (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector7~1_combout\ & \TOTAL|arbiter|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector7~0_combout\,
	datab => \TOTAL|arbiter|Selector12~2_combout\,
	datac => \TOTAL|arbiter|Selector7~1_combout\,
	datad => \TOTAL|arbiter|Selector3~0_combout\,
	combout => \TOTAL|arbiter|Selector3~1_combout\);

-- Location: LCFF_X48_Y9_N19
\TOTAL|arbiter|disp_R[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector3~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_R\(8));

-- Location: LCCOMB_X56_Y9_N10
\u3|rRed[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed[9]~5_combout\ = (\u3|rGreen~14_combout\ & ((\u3|wData1_d1\(9)))) # (!\u3|rGreen~14_combout\ & (\u3|wData2_d1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|rGreen~14_combout\,
	datab => \u3|wData2_d1\(9),
	datad => \u3|wData1_d1\(9),
	combout => \u3|rRed[9]~5_combout\);

-- Location: LCCOMB_X57_Y9_N22
\u3|rRed~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~25_combout\ = (\u3|rGreen~14_combout\ & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21)) # ((\u3|Equal9~5_combout\)))) # (!\u3|rGreen~14_combout\ & (((!\u3|Equal9~5_combout\ & 
-- \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(21),
	datab => \u3|rGreen~14_combout\,
	datac => \u3|Equal9~5_combout\,
	datad => \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b\(9),
	combout => \u3|rRed~25_combout\);

-- Location: LCFF_X58_Y9_N15
\u3|wData1_d2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData1_d1\(9),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData1_d2\(9));

-- Location: LCFF_X59_Y10_N7
\u3|wData2_d2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData2_d1\(9),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData2_d2\(9));

-- Location: LCFF_X58_Y9_N21
\u3|wData0_d2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u3|wData0_d1\(9),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|wData0_d2\(9));

-- Location: LCCOMB_X58_Y9_N20
\u3|rRed~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~26_combout\ = (\u2|Y_Cont\(0) & ((\u3|Equal6~4_combout\ & ((\u3|wData0_d2\(9)))) # (!\u3|Equal6~4_combout\ & (\u3|wData2_d2\(9))))) # (!\u2|Y_Cont\(0) & (\u3|wData2_d2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Y_Cont\(0),
	datab => \u3|wData2_d2\(9),
	datac => \u3|wData0_d2\(9),
	datad => \u3|Equal6~4_combout\,
	combout => \u3|rRed~26_combout\);

-- Location: LCCOMB_X57_Y9_N8
\u3|rRed~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u3|rRed~27_combout\ = (\u3|Equal9~5_combout\ & ((\u3|rRed~25_combout\ & ((\u3|rRed~26_combout\))) # (!\u3|rRed~25_combout\ & (\u3|wData1_d2\(9))))) # (!\u3|Equal9~5_combout\ & (\u3|rRed~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal9~5_combout\,
	datab => \u3|rRed~25_combout\,
	datac => \u3|wData1_d2\(9),
	datad => \u3|rRed~26_combout\,
	combout => \u3|rRed~27_combout\);

-- Location: LCFF_X56_Y9_N11
\u3|rRed[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u3|rRed[9]~5_combout\,
	sdata => \u3|rRed~27_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u2|ALT_INV_X_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|rRed\(9));

-- Location: LCCOMB_X48_Y9_N2
\TOTAL|arbiter|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector2~0_combout\ = (\TOTAL|arbiter|Selector10~0_combout\ & (((\u3|oDval~regout\ & \u3|rRed\(9))) # (!\TOTAL|arbiter|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector10~0_combout\,
	datab => \u3|oDval~regout\,
	datac => \u3|rRed\(9),
	datad => \TOTAL|arbiter|Equal1~5_combout\,
	combout => \TOTAL|arbiter|Selector2~0_combout\);

-- Location: LCCOMB_X48_Y9_N28
\TOTAL|arbiter|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector2~1_combout\ = (\TOTAL|arbiter|Selector7~0_combout\ & (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector7~1_combout\ & \TOTAL|arbiter|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector7~0_combout\,
	datab => \TOTAL|arbiter|Selector12~2_combout\,
	datac => \TOTAL|arbiter|Selector7~1_combout\,
	datad => \TOTAL|arbiter|Selector2~0_combout\,
	combout => \TOTAL|arbiter|Selector2~1_combout\);

-- Location: LCFF_X48_Y9_N29
\TOTAL|arbiter|disp_R[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector2~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_R\(9));

-- Location: LCCOMB_X49_Y9_N2
\TOTAL|arbiter|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector1~0_combout\ = (\TOTAL|arbiter|Selector9~0_combout\ & (((\u3|rRed\(10) & \u3|oDval~regout\)) # (!\TOTAL|arbiter|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datab => \u3|rRed\(10),
	datac => \TOTAL|arbiter|Selector9~0_combout\,
	datad => \u3|oDval~regout\,
	combout => \TOTAL|arbiter|Selector1~0_combout\);

-- Location: LCCOMB_X48_Y9_N4
\TOTAL|arbiter|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector1~1_combout\ = (\TOTAL|arbiter|Selector7~0_combout\ & (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector7~1_combout\ & \TOTAL|arbiter|Selector1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector7~0_combout\,
	datab => \TOTAL|arbiter|Selector12~2_combout\,
	datac => \TOTAL|arbiter|Selector7~1_combout\,
	datad => \TOTAL|arbiter|Selector1~0_combout\,
	combout => \TOTAL|arbiter|Selector1~1_combout\);

-- Location: LCFF_X48_Y9_N5
\TOTAL|arbiter|disp_R[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector1~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_R\(10));

-- Location: M4K_X17_Y16
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	portadatain => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAIN_bus\,
	portbdatain => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBDATAIN_bus\,
	portaaddr => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTAADDR_bus\,
	portbaddr => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y17_N0
\u8|mDATAIN[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[0]~0_combout\ = (\u8|mWR~regout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0)))) # (!\u8|mWR~regout\ & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0),
	datac => \u8|mWR~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(0),
	combout => \u8|mDATAIN[0]~0_combout\);

-- Location: LCCOMB_X10_Y18_N18
\u8|command1|do_writea~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|do_writea~0_combout\ = (\u8|control1|WRITEA~regout\ & (!\u7|control1|INIT_REQ~regout\ & (!\u8|command1|do_writea~regout\ & \u8|command1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|WRITEA~regout\,
	datab => \u7|control1|INIT_REQ~regout\,
	datac => \u8|command1|do_writea~regout\,
	datad => \u8|command1|always0~0_combout\,
	combout => \u8|command1|do_writea~0_combout\);

-- Location: LCFF_X10_Y18_N19
\u8|command1|do_writea\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|do_writea~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|do_writea~regout\);

-- Location: LCCOMB_X10_Y17_N10
\u8|command1|oe4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|oe4~0_combout\ = (!\u7|command1|do_initial~regout\ & (!\u8|PM_STOP~regout\ & (!\u8|command1|do_refresh~regout\ & !\u8|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_initial~regout\,
	datab => \u8|PM_STOP~regout\,
	datac => \u8|command1|do_refresh~regout\,
	datad => \u8|command1|do_reada~regout\,
	combout => \u8|command1|oe4~0_combout\);

-- Location: LCCOMB_X10_Y17_N6
\u8|command1|oe4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|oe4~1_combout\ = (\u8|command1|do_writea~regout\) # ((!\u8|command1|do_precharge~regout\ & (\u8|command1|oe4~regout\ & \u8|command1|oe4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_precharge~regout\,
	datab => \u8|command1|do_writea~regout\,
	datac => \u8|command1|oe4~regout\,
	datad => \u8|command1|oe4~0_combout\,
	combout => \u8|command1|oe4~1_combout\);

-- Location: LCFF_X10_Y17_N7
\u8|command1|oe4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|oe4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|oe4~regout\);

-- Location: LCCOMB_X16_Y17_N22
\u8|mDATAIN[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[1]~1_combout\ = (\u8|mWR~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1))) # (!\u8|mWR~regout\ & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|mWR~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(1),
	combout => \u8|mDATAIN[1]~1_combout\);

-- Location: LCCOMB_X1_Y20_N12
\u8|mDATAIN[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[2]~2_combout\ = (\u8|mWR~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2))) # (!\u8|mWR~regout\ & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|mWR~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	combout => \u8|mDATAIN[2]~2_combout\);

-- Location: LCCOMB_X1_Y19_N26
\u8|mDATAIN[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[3]~3_combout\ = (\u8|mWR~regout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)))) # (!\u8|mWR~regout\ & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|mWR~regout\,
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	combout => \u8|mDATAIN[3]~3_combout\);

-- Location: LCCOMB_X1_Y19_N28
\u8|mDATAIN[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[4]~4_combout\ = (\u8|mWR~regout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4)))) # (!\u8|mWR~regout\ & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|mWR~regout\,
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	combout => \u8|mDATAIN[4]~4_combout\);

-- Location: LCCOMB_X1_Y19_N12
\u8|mDATAIN[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[5]~5_combout\ = (\u8|mWR~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5))) # (!\u8|mWR~regout\ & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|mWR~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	combout => \u8|mDATAIN[5]~5_combout\);

-- Location: LCCOMB_X1_Y19_N20
\u8|mDATAIN[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[6]~6_combout\ = (\u8|mWR~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6))) # (!\u8|mWR~regout\ & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|mWR~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	combout => \u8|mDATAIN[6]~6_combout\);

-- Location: LCCOMB_X1_Y18_N12
\u8|mDATAIN[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[7]~7_combout\ = (\u8|mWR~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7))) # (!\u8|mWR~regout\ & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|mWR~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	combout => \u8|mDATAIN[7]~7_combout\);

-- Location: LCCOMB_X1_Y17_N20
\u8|mDATAIN[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[8]~8_combout\ = (\u8|mWR~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8))) # (!\u8|mWR~regout\ & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mWR~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	combout => \u8|mDATAIN[8]~8_combout\);

-- Location: M4K_X17_Y14
\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 7,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 7,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u8|write_fifo2|dcfifo_component|auto_generated|ALT_INV_p0addr~_wirecell_combout\,
	portbrewe => GND,
	clk0 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => GND,
	ena0 => GND,
	ena1 => GND,
	clr1 => GND,
	portadatain => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\,
	portbdatain => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\,
	portaaddr => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\,
	portbaddr => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y9_N0
\TOTAL|arbiter|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector0~0_combout\ = (\TOTAL|arbiter|Selector8~0_combout\ & (((\u3|oDval~regout\ & \u3|rRed\(11))) # (!\TOTAL|arbiter|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datab => \u3|oDval~regout\,
	datac => \TOTAL|arbiter|Selector8~0_combout\,
	datad => \u3|rRed\(11),
	combout => \TOTAL|arbiter|Selector0~0_combout\);

-- Location: LCCOMB_X48_Y9_N6
\TOTAL|arbiter|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector0~1_combout\ = (\TOTAL|arbiter|Selector7~0_combout\ & (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector7~1_combout\ & \TOTAL|arbiter|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector7~0_combout\,
	datab => \TOTAL|arbiter|Selector12~2_combout\,
	datac => \TOTAL|arbiter|Selector7~1_combout\,
	datad => \TOTAL|arbiter|Selector0~0_combout\,
	combout => \TOTAL|arbiter|Selector0~1_combout\);

-- Location: LCFF_X48_Y9_N7
\TOTAL|arbiter|disp_R[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector0~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_R\(11));

-- Location: LCCOMB_X44_Y9_N4
\TOTAL|arbiter|dGray~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|dGray~5_combout\ = (\u1|oRST_1~regout\ & \TOTAL|r2g|accumOut\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \TOTAL|r2g|accumOut\(6),
	combout => \TOTAL|arbiter|dGray~5_combout\);

-- Location: LCFF_X44_Y9_N5
\TOTAL|arbiter|dGray[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|dGray~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|dGray\(2));

-- Location: LCCOMB_X44_Y9_N6
\TOTAL|arbiter|dGray~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|dGray~6_combout\ = (\u1|oRST_1~regout\ & \TOTAL|r2g|accumOut\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \TOTAL|r2g|accumOut\(7),
	combout => \TOTAL|arbiter|dGray~6_combout\);

-- Location: LCFF_X44_Y9_N7
\TOTAL|arbiter|dGray[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|dGray~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|dGray\(3));

-- Location: LCCOMB_X49_Y9_N30
\TOTAL|arbiter|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector15~0_combout\ = ((\u3|rGreen\(5) & \u3|oDval~regout\)) # (!\TOTAL|arbiter|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datac => \u3|rGreen\(5),
	datad => \u3|oDval~regout\,
	combout => \TOTAL|arbiter|Selector15~0_combout\);

-- Location: LCCOMB_X49_Y9_N8
\TOTAL|arbiter|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector15~1_combout\ = (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector7~2_combout\ & (\TOTAL|arbiter|Selector12~3_combout\ & \TOTAL|arbiter|Selector15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector12~2_combout\,
	datab => \TOTAL|arbiter|Selector7~2_combout\,
	datac => \TOTAL|arbiter|Selector12~3_combout\,
	datad => \TOTAL|arbiter|Selector15~0_combout\,
	combout => \TOTAL|arbiter|Selector15~1_combout\);

-- Location: LCFF_X49_Y9_N9
\TOTAL|arbiter|disp_G[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector15~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_G\(4));

-- Location: LCCOMB_X49_Y9_N0
\TOTAL|arbiter|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector14~0_combout\ = ((\u3|rGreen\(6) & \u3|oDval~regout\)) # (!\TOTAL|arbiter|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Equal1~5_combout\,
	datac => \u3|rGreen\(6),
	datad => \u3|oDval~regout\,
	combout => \TOTAL|arbiter|Selector14~0_combout\);

-- Location: LCCOMB_X49_Y9_N14
\TOTAL|arbiter|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector14~1_combout\ = (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector12~3_combout\ & (\TOTAL|arbiter|Selector6~0_combout\ & \TOTAL|arbiter|Selector14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector12~2_combout\,
	datab => \TOTAL|arbiter|Selector12~3_combout\,
	datac => \TOTAL|arbiter|Selector6~0_combout\,
	datad => \TOTAL|arbiter|Selector14~0_combout\,
	combout => \TOTAL|arbiter|Selector14~1_combout\);

-- Location: LCFF_X49_Y9_N15
\TOTAL|arbiter|disp_G[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector14~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_G\(5));

-- Location: LCCOMB_X50_Y9_N4
\TOTAL|arbiter|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector13~0_combout\ = ((\u3|rGreen\(7) & \u3|oDval~regout\)) # (!\TOTAL|arbiter|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TOTAL|arbiter|Equal1~5_combout\,
	datac => \u3|rGreen\(7),
	datad => \u3|oDval~regout\,
	combout => \TOTAL|arbiter|Selector13~0_combout\);

-- Location: LCCOMB_X49_Y9_N4
\TOTAL|arbiter|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|Selector13~1_combout\ = (\TOTAL|arbiter|Selector12~2_combout\ & (\TOTAL|arbiter|Selector12~3_combout\ & (\TOTAL|arbiter|Selector5~0_combout\ & \TOTAL|arbiter|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TOTAL|arbiter|Selector12~2_combout\,
	datab => \TOTAL|arbiter|Selector12~3_combout\,
	datac => \TOTAL|arbiter|Selector5~0_combout\,
	datad => \TOTAL|arbiter|Selector13~0_combout\,
	combout => \TOTAL|arbiter|Selector13~1_combout\);

-- Location: LCFF_X49_Y9_N5
\TOTAL|arbiter|disp_G[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|Selector13~1_combout\,
	sclr => \u1|ALT_INV_oRST_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|disp_G\(6));

-- Location: LCCOMB_X44_Y9_N8
\TOTAL|arbiter|dGray~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \TOTAL|arbiter|dGray~7_combout\ = (\u1|oRST_1~regout\ & \TOTAL|r2g|accumOut\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|oRST_1~regout\,
	datad => \TOTAL|r2g|accumOut\(8),
	combout => \TOTAL|arbiter|dGray~7_combout\);

-- Location: LCFF_X44_Y9_N9
\TOTAL|arbiter|dGray[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \TOTAL|arbiter|dGray~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \TOTAL|arbiter|dGray\(4));

-- Location: M4K_X17_Y15
\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 7,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 7,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \GPIO_CLKIN_N1~clkctrl_outclk\,
	ena0 => \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout\,
	ena1 => \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	portadatain => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\,
	portbdatain => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\,
	portaaddr => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\,
	portbaddr => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X1_Y17_N28
\u8|mDATAIN[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[9]~9_combout\ = (\u8|mWR~regout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9)))) # (!\u8|mWR~regout\ & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mWR~regout\,
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	combout => \u8|mDATAIN[9]~9_combout\);

-- Location: LCCOMB_X1_Y17_N12
\u8|mDATAIN[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[10]~10_combout\ = (\u8|mWR~regout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10)))) # (!\u8|mWR~regout\ & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mWR~regout\,
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10),
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10),
	combout => \u8|mDATAIN[10]~10_combout\);

-- Location: LCCOMB_X1_Y15_N20
\u8|mDATAIN[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[11]~11_combout\ = (\u8|mWR~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11))) # (!\u8|mWR~regout\ & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|mWR~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11),
	combout => \u8|mDATAIN[11]~11_combout\);

-- Location: LCCOMB_X1_Y15_N12
\u8|mDATAIN[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[12]~12_combout\ = (\u8|mWR~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12))) # (!\u8|mWR~regout\ & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12),
	datac => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12),
	datad => \u8|mWR~regout\,
	combout => \u8|mDATAIN[12]~12_combout\);

-- Location: LCCOMB_X1_Y14_N28
\u8|mDATAIN[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[13]~13_combout\ = (\u8|mWR~regout\ & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13))) # (!\u8|mWR~regout\ & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mWR~regout\,
	datac => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13),
	datad => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13),
	combout => \u8|mDATAIN[13]~13_combout\);

-- Location: LCCOMB_X1_Y14_N12
\u8|mDATAIN[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[14]~14_combout\ = (\u8|mWR~regout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14)))) # (!\u8|mWR~regout\ & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14),
	datac => \u8|mWR~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14),
	combout => \u8|mDATAIN[14]~14_combout\);

-- Location: LCCOMB_X1_Y14_N20
\u8|mDATAIN[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mDATAIN[15]~15_combout\ = (\u8|mWR~regout\ & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15)))) # (!\u8|mWR~regout\ & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15),
	datac => \u8|mWR~regout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(15),
	combout => \u8|mDATAIN[15]~15_combout\);

-- Location: LCCOMB_X52_Y17_N0
\u11|u0|mI2S_CLK_DIV[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[0]~16_combout\ = \u11|u0|mI2S_CLK_DIV\(0) $ (VCC)
-- \u11|u0|mI2S_CLK_DIV[0]~17\ = CARRY(\u11|u0|mI2S_CLK_DIV\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mI2S_CLK_DIV\(0),
	datad => VCC,
	combout => \u11|u0|mI2S_CLK_DIV[0]~16_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[0]~17\);

-- Location: LCCOMB_X52_Y17_N22
\u11|u0|mI2S_CLK_DIV[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[11]~38_combout\ = (\u11|u0|mI2S_CLK_DIV\(11) & (!\u11|u0|mI2S_CLK_DIV[10]~37\)) # (!\u11|u0|mI2S_CLK_DIV\(11) & ((\u11|u0|mI2S_CLK_DIV[10]~37\) # (GND)))
-- \u11|u0|mI2S_CLK_DIV[11]~39\ = CARRY((!\u11|u0|mI2S_CLK_DIV[10]~37\) # (!\u11|u0|mI2S_CLK_DIV\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mI2S_CLK_DIV\(11),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[10]~37\,
	combout => \u11|u0|mI2S_CLK_DIV[11]~38_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[11]~39\);

-- Location: LCCOMB_X52_Y17_N24
\u11|u0|mI2S_CLK_DIV[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[12]~40_combout\ = (\u11|u0|mI2S_CLK_DIV\(12) & (\u11|u0|mI2S_CLK_DIV[11]~39\ $ (GND))) # (!\u11|u0|mI2S_CLK_DIV\(12) & (!\u11|u0|mI2S_CLK_DIV[11]~39\ & VCC))
-- \u11|u0|mI2S_CLK_DIV[12]~41\ = CARRY((\u11|u0|mI2S_CLK_DIV\(12) & !\u11|u0|mI2S_CLK_DIV[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mI2S_CLK_DIV\(12),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[11]~39\,
	combout => \u11|u0|mI2S_CLK_DIV[12]~40_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[12]~41\);

-- Location: LCCOMB_X52_Y17_N26
\u11|u0|mI2S_CLK_DIV[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[13]~42_combout\ = (\u11|u0|mI2S_CLK_DIV\(13) & (!\u11|u0|mI2S_CLK_DIV[12]~41\)) # (!\u11|u0|mI2S_CLK_DIV\(13) & ((\u11|u0|mI2S_CLK_DIV[12]~41\) # (GND)))
-- \u11|u0|mI2S_CLK_DIV[13]~43\ = CARRY((!\u11|u0|mI2S_CLK_DIV[12]~41\) # (!\u11|u0|mI2S_CLK_DIV\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mI2S_CLK_DIV\(13),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[12]~41\,
	combout => \u11|u0|mI2S_CLK_DIV[13]~42_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[13]~43\);

-- Location: LCFF_X52_Y17_N27
\u11|u0|mI2S_CLK_DIV[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[13]~42_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(13));

-- Location: LCFF_X52_Y17_N29
\u11|u0|mI2S_CLK_DIV[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[14]~44_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(14));

-- Location: LCFF_X52_Y17_N25
\u11|u0|mI2S_CLK_DIV[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[12]~40_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(12));

-- Location: LCCOMB_X51_Y17_N10
\u11|u0|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|LessThan0~3_combout\ = (!\u11|u0|mI2S_CLK_DIV\(15) & (!\u11|u0|mI2S_CLK_DIV\(14) & (!\u11|u0|mI2S_CLK_DIV\(13) & !\u11|u0|mI2S_CLK_DIV\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mI2S_CLK_DIV\(15),
	datab => \u11|u0|mI2S_CLK_DIV\(14),
	datac => \u11|u0|mI2S_CLK_DIV\(13),
	datad => \u11|u0|mI2S_CLK_DIV\(12),
	combout => \u11|u0|LessThan0~3_combout\);

-- Location: LCCOMB_X51_Y17_N14
\u11|u0|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|LessThan0~4_combout\ = ((!\u11|u0|LessThan0~2_combout\ & \u11|u0|mI2S_CLK_DIV\(11))) # (!\u11|u0|LessThan0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|LessThan0~2_combout\,
	datac => \u11|u0|mI2S_CLK_DIV\(11),
	datad => \u11|u0|LessThan0~3_combout\,
	combout => \u11|u0|LessThan0~4_combout\);

-- Location: LCFF_X52_Y17_N1
\u11|u0|mI2S_CLK_DIV[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[0]~16_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(0));

-- Location: LCCOMB_X52_Y17_N2
\u11|u0|mI2S_CLK_DIV[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[1]~18_combout\ = (\u11|u0|mI2S_CLK_DIV\(1) & (!\u11|u0|mI2S_CLK_DIV[0]~17\)) # (!\u11|u0|mI2S_CLK_DIV\(1) & ((\u11|u0|mI2S_CLK_DIV[0]~17\) # (GND)))
-- \u11|u0|mI2S_CLK_DIV[1]~19\ = CARRY((!\u11|u0|mI2S_CLK_DIV[0]~17\) # (!\u11|u0|mI2S_CLK_DIV\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mI2S_CLK_DIV\(1),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[0]~17\,
	combout => \u11|u0|mI2S_CLK_DIV[1]~18_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[1]~19\);

-- Location: LCFF_X52_Y17_N3
\u11|u0|mI2S_CLK_DIV[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[1]~18_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(1));

-- Location: LCCOMB_X52_Y17_N4
\u11|u0|mI2S_CLK_DIV[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[2]~20_combout\ = (\u11|u0|mI2S_CLK_DIV\(2) & (\u11|u0|mI2S_CLK_DIV[1]~19\ $ (GND))) # (!\u11|u0|mI2S_CLK_DIV\(2) & (!\u11|u0|mI2S_CLK_DIV[1]~19\ & VCC))
-- \u11|u0|mI2S_CLK_DIV[2]~21\ = CARRY((\u11|u0|mI2S_CLK_DIV\(2) & !\u11|u0|mI2S_CLK_DIV[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mI2S_CLK_DIV\(2),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[1]~19\,
	combout => \u11|u0|mI2S_CLK_DIV[2]~20_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[2]~21\);

-- Location: LCFF_X52_Y17_N5
\u11|u0|mI2S_CLK_DIV[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[2]~20_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(2));

-- Location: LCCOMB_X52_Y17_N8
\u11|u0|mI2S_CLK_DIV[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[4]~24_combout\ = (\u11|u0|mI2S_CLK_DIV\(4) & (\u11|u0|mI2S_CLK_DIV[3]~23\ $ (GND))) # (!\u11|u0|mI2S_CLK_DIV\(4) & (!\u11|u0|mI2S_CLK_DIV[3]~23\ & VCC))
-- \u11|u0|mI2S_CLK_DIV[4]~25\ = CARRY((\u11|u0|mI2S_CLK_DIV\(4) & !\u11|u0|mI2S_CLK_DIV[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mI2S_CLK_DIV\(4),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[3]~23\,
	combout => \u11|u0|mI2S_CLK_DIV[4]~24_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[4]~25\);

-- Location: LCFF_X52_Y17_N9
\u11|u0|mI2S_CLK_DIV[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[4]~24_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(4));

-- Location: LCCOMB_X52_Y17_N14
\u11|u0|mI2S_CLK_DIV[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[7]~30_combout\ = (\u11|u0|mI2S_CLK_DIV\(7) & (!\u11|u0|mI2S_CLK_DIV[6]~29\)) # (!\u11|u0|mI2S_CLK_DIV\(7) & ((\u11|u0|mI2S_CLK_DIV[6]~29\) # (GND)))
-- \u11|u0|mI2S_CLK_DIV[7]~31\ = CARRY((!\u11|u0|mI2S_CLK_DIV[6]~29\) # (!\u11|u0|mI2S_CLK_DIV\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mI2S_CLK_DIV\(7),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[6]~29\,
	combout => \u11|u0|mI2S_CLK_DIV[7]~30_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[7]~31\);

-- Location: LCFF_X52_Y17_N15
\u11|u0|mI2S_CLK_DIV[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[7]~30_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(7));

-- Location: LCCOMB_X52_Y17_N18
\u11|u0|mI2S_CLK_DIV[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK_DIV[9]~34_combout\ = (\u11|u0|mI2S_CLK_DIV\(9) & (!\u11|u0|mI2S_CLK_DIV[8]~33\)) # (!\u11|u0|mI2S_CLK_DIV\(9) & ((\u11|u0|mI2S_CLK_DIV[8]~33\) # (GND)))
-- \u11|u0|mI2S_CLK_DIV[9]~35\ = CARRY((!\u11|u0|mI2S_CLK_DIV[8]~33\) # (!\u11|u0|mI2S_CLK_DIV\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mI2S_CLK_DIV\(9),
	datad => VCC,
	cin => \u11|u0|mI2S_CLK_DIV[8]~33\,
	combout => \u11|u0|mI2S_CLK_DIV[9]~34_combout\,
	cout => \u11|u0|mI2S_CLK_DIV[9]~35\);

-- Location: LCFF_X52_Y17_N19
\u11|u0|mI2S_CLK_DIV[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[9]~34_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(9));

-- Location: LCFF_X52_Y17_N23
\u11|u0|mI2S_CLK_DIV[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u11|u0|mI2S_CLK_DIV[11]~38_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|u0|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK_DIV\(11));

-- Location: LCCOMB_X51_Y17_N0
\u11|u0|mI2S_CLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mI2S_CLK~0_combout\ = \u11|u0|mI2S_CLK~regout\ $ ((((!\u11|u0|LessThan0~2_combout\ & \u11|u0|mI2S_CLK_DIV\(11))) # (!\u11|u0|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|LessThan0~2_combout\,
	datab => \u11|u0|mI2S_CLK_DIV\(11),
	datac => \u11|u0|mI2S_CLK~regout\,
	datad => \u11|u0|LessThan0~3_combout\,
	combout => \u11|u0|mI2S_CLK~0_combout\);

-- Location: LCFF_X51_Y17_N1
\u11|u0|mI2S_CLK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~combout\,
	datain => \u11|u0|mI2S_CLK~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mI2S_CLK~regout\);

-- Location: LCCOMB_X62_Y17_N4
\u11|u0|mST[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mST[0]~6_combout\ = \u11|u0|mST\(0) $ (VCC)
-- \u11|u0|mST[0]~7\ = CARRY(\u11|u0|mST\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mST\(0),
	datad => VCC,
	combout => \u11|u0|mST[0]~6_combout\,
	cout => \u11|u0|mST[0]~7\);

-- Location: LCCOMB_X62_Y17_N6
\u11|u0|mST[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mST[1]~8_combout\ = (\u11|u0|mST\(1) & (!\u11|u0|mST[0]~7\)) # (!\u11|u0|mST\(1) & ((\u11|u0|mST[0]~7\) # (GND)))
-- \u11|u0|mST[1]~9\ = CARRY((!\u11|u0|mST[0]~7\) # (!\u11|u0|mST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(1),
	datad => VCC,
	cin => \u11|u0|mST[0]~7\,
	combout => \u11|u0|mST[1]~8_combout\,
	cout => \u11|u0|mST[1]~9\);

-- Location: LCCOMB_X62_Y17_N8
\u11|u0|mST[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mST[2]~10_combout\ = (\u11|u0|mST\(2) & (\u11|u0|mST[1]~9\ $ (GND))) # (!\u11|u0|mST\(2) & (!\u11|u0|mST[1]~9\ & VCC))
-- \u11|u0|mST[2]~11\ = CARRY((\u11|u0|mST\(2) & !\u11|u0|mST[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mST\(2),
	datad => VCC,
	cin => \u11|u0|mST[1]~9\,
	combout => \u11|u0|mST[2]~10_combout\,
	cout => \u11|u0|mST[2]~11\);

-- Location: LCCOMB_X62_Y17_N10
\u11|u0|mST[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mST[3]~12_combout\ = (\u11|u0|mST\(3) & (!\u11|u0|mST[2]~11\)) # (!\u11|u0|mST\(3) & ((\u11|u0|mST[2]~11\) # (GND)))
-- \u11|u0|mST[3]~13\ = CARRY((!\u11|u0|mST[2]~11\) # (!\u11|u0|mST\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(3),
	datad => VCC,
	cin => \u11|u0|mST[2]~11\,
	combout => \u11|u0|mST[3]~12_combout\,
	cout => \u11|u0|mST[3]~13\);

-- Location: LCFF_X62_Y17_N11
\u11|u0|mST[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\,
	datain => \u11|u0|mST[3]~12_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|ALT_INV_m3wire_str~regout\,
	ena => \u11|u0|mST[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mST\(3));

-- Location: LCCOMB_X62_Y17_N0
\u11|u0|mST[1]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mST[1]~16_combout\ = (((\u11|u0|Equal2~1_combout\ & !\u11|u0|mST\(3))) # (!\u11|m3wire_str~regout\)) # (!\u11|u0|mST\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(4),
	datab => \u11|u0|Equal2~1_combout\,
	datac => \u11|m3wire_str~regout\,
	datad => \u11|u0|mST\(3),
	combout => \u11|u0|mST[1]~16_combout\);

-- Location: LCFF_X62_Y17_N7
\u11|u0|mST[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\,
	datain => \u11|u0|mST[1]~8_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|ALT_INV_m3wire_str~regout\,
	ena => \u11|u0|mST[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mST\(1));

-- Location: LCCOMB_X63_Y17_N28
\u11|u0|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Equal3~0_combout\ = (!\u11|u0|mST\(3) & (!\u11|u0|mST\(1) & (\u11|u0|mST\(0) & !\u11|u0|mST\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(3),
	datab => \u11|u0|mST\(1),
	datac => \u11|u0|mST\(0),
	datad => \u11|u0|mST\(2),
	combout => \u11|u0|Equal3~0_combout\);

-- Location: LCCOMB_X62_Y17_N12
\u11|u0|mST[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mST[4]~14_combout\ = \u11|u0|mST[3]~13\ $ (!\u11|u0|mST\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|mST\(4),
	cin => \u11|u0|mST[3]~13\,
	combout => \u11|u0|mST[4]~14_combout\);

-- Location: LCFF_X62_Y17_N13
\u11|u0|mST[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\,
	datain => \u11|u0|mST[4]~14_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|ALT_INV_m3wire_str~regout\,
	ena => \u11|u0|mST[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mST\(4));

-- Location: LCCOMB_X60_Y17_N20
\u11|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Selector3~0_combout\ = (\u11|msetup_st.0010~regout\) # ((\u11|msetup_st.0011~regout\ & ((!\u11|u0|mST\(4)) # (!\u11|u0|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|msetup_st.0010~regout\,
	datab => \u11|u0|Equal3~0_combout\,
	datac => \u11|msetup_st.0011~regout\,
	datad => \u11|u0|mST\(4),
	combout => \u11|Selector3~0_combout\);

-- Location: LCCOMB_X61_Y17_N6
\u11|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Add0~0_combout\ = (\u11|lut_index\(0) & (\u11|lut_index\(1) $ (VCC))) # (!\u11|lut_index\(0) & (\u11|lut_index\(1) & VCC))
-- \u11|Add0~1\ = CARRY((\u11|lut_index\(0) & \u11|lut_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|lut_index\(1),
	datad => VCC,
	combout => \u11|Add0~0_combout\,
	cout => \u11|Add0~1\);

-- Location: LCCOMB_X61_Y17_N26
\u11|lut_index[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|lut_index[1]~feeder_combout\ = \u11|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u11|Add0~0_combout\,
	combout => \u11|lut_index[1]~feeder_combout\);

-- Location: LCCOMB_X60_Y17_N18
\u11|msetup_st~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|msetup_st~17_combout\ = (\u11|u0|mACK~regout\ & (\u11|u0|Equal3~0_combout\ & (\u11|msetup_st.0011~regout\ & \u11|u0|mST\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mACK~regout\,
	datab => \u11|u0|Equal3~0_combout\,
	datac => \u11|msetup_st.0011~regout\,
	datad => \u11|u0|mST\(4),
	combout => \u11|msetup_st~17_combout\);

-- Location: LCFF_X60_Y17_N19
\u11|msetup_st.0100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|msetup_st~17_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|msetup_st.0100~regout\);

-- Location: LCCOMB_X61_Y17_N2
\u11|lut_index[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|lut_index[0]~1_combout\ = !\u11|lut_index\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|lut_index\(0),
	combout => \u11|lut_index[0]~1_combout\);

-- Location: LCFF_X61_Y17_N3
\u11|lut_index[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|lut_index[0]~1_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|lut_index[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|lut_index\(0));

-- Location: LCCOMB_X62_Y17_N30
\u11|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|LessThan0~0_combout\ = (!\u11|lut_index\(3) & (((!\u11|lut_index\(1) & !\u11|lut_index\(0))) # (!\u11|lut_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(3),
	datab => \u11|lut_index\(1),
	datac => \u11|lut_index\(2),
	datad => \u11|lut_index\(0),
	combout => \u11|LessThan0~0_combout\);

-- Location: LCCOMB_X61_Y17_N24
\u11|lut_index[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|lut_index[5]~0_combout\ = (\u11|msetup_st.0100~regout\ & (!\u11|lut_index\(5) & ((\u11|LessThan0~0_combout\) # (!\u11|lut_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(4),
	datab => \u11|msetup_st.0100~regout\,
	datac => \u11|lut_index\(5),
	datad => \u11|LessThan0~0_combout\,
	combout => \u11|lut_index[5]~0_combout\);

-- Location: LCFF_X61_Y17_N27
\u11|lut_index[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|lut_index[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|lut_index[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|lut_index\(1));

-- Location: LCCOMB_X61_Y17_N8
\u11|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Add0~2_combout\ = (\u11|lut_index\(2) & (!\u11|Add0~1\)) # (!\u11|lut_index\(2) & ((\u11|Add0~1\) # (GND)))
-- \u11|Add0~3\ = CARRY((!\u11|Add0~1\) # (!\u11|lut_index\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|lut_index\(2),
	datad => VCC,
	cin => \u11|Add0~1\,
	combout => \u11|Add0~2_combout\,
	cout => \u11|Add0~3\);

-- Location: LCFF_X61_Y17_N9
\u11|lut_index[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|Add0~2_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|lut_index[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|lut_index\(2));

-- Location: LCCOMB_X61_Y17_N10
\u11|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Add0~4_combout\ = (\u11|lut_index\(3) & (\u11|Add0~3\ $ (GND))) # (!\u11|lut_index\(3) & (!\u11|Add0~3\ & VCC))
-- \u11|Add0~5\ = CARRY((\u11|lut_index\(3) & !\u11|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(3),
	datad => VCC,
	cin => \u11|Add0~3\,
	combout => \u11|Add0~4_combout\,
	cout => \u11|Add0~5\);

-- Location: LCCOMB_X61_Y17_N12
\u11|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Add0~6_combout\ = (\u11|lut_index\(4) & (!\u11|Add0~5\)) # (!\u11|lut_index\(4) & ((\u11|Add0~5\) # (GND)))
-- \u11|Add0~7\ = CARRY((!\u11|Add0~5\) # (!\u11|lut_index\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(4),
	datad => VCC,
	cin => \u11|Add0~5\,
	combout => \u11|Add0~6_combout\,
	cout => \u11|Add0~7\);

-- Location: LCCOMB_X61_Y17_N14
\u11|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Add0~8_combout\ = \u11|lut_index\(5) $ (!\u11|Add0~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|lut_index\(5),
	cin => \u11|Add0~7\,
	combout => \u11|Add0~8_combout\);

-- Location: LCFF_X61_Y17_N15
\u11|lut_index[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|Add0~8_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|lut_index[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|lut_index\(5));

-- Location: LCCOMB_X61_Y17_N30
\u11|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|LessThan0~1_combout\ = (!\u11|lut_index\(5) & ((\u11|LessThan0~0_combout\) # (!\u11|lut_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(4),
	datac => \u11|lut_index\(5),
	datad => \u11|LessThan0~0_combout\,
	combout => \u11|LessThan0~1_combout\);

-- Location: LCFF_X60_Y17_N21
\u11|msetup_st.0011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|Selector3~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|msetup_st.0011~regout\);

-- Location: LCCOMB_X60_Y17_N26
\u11|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Selector4~0_combout\ = (!\u11|msetup_st.0011~regout\ & ((\u11|msetup_st.0010~regout\) # (\u11|m3wire_str~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|msetup_st.0010~regout\,
	datac => \u11|msetup_st.0011~regout\,
	datad => \u11|m3wire_str~regout\,
	combout => \u11|Selector4~0_combout\);

-- Location: LCCOMB_X60_Y17_N30
\u11|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Selector4~1_combout\ = (\u11|Selector4~0_combout\) # ((\u11|m3wire_str~regout\ & ((!\u11|u0|Equal3~0_combout\) # (!\u11|u0|mST\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(4),
	datab => \u11|u0|Equal3~0_combout\,
	datac => \u11|m3wire_str~regout\,
	datad => \u11|Selector4~0_combout\,
	combout => \u11|Selector4~1_combout\);

-- Location: LCFF_X60_Y17_N31
\u11|m3wire_str\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|Selector4~1_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_str~regout\);

-- Location: LCFF_X62_Y17_N5
\u11|u0|mST[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\,
	datain => \u11|u0|mST[0]~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|ALT_INV_m3wire_str~regout\,
	ena => \u11|u0|mST[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mST\(0));

-- Location: LCFF_X62_Y17_N9
\u11|u0|mST[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\,
	datain => \u11|u0|mST[2]~10_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sclr => \u11|ALT_INV_m3wire_str~regout\,
	ena => \u11|u0|mST[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mST\(2));

-- Location: LCCOMB_X62_Y17_N14
\u11|u0|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Equal2~1_combout\ = (!\u11|u0|mST\(2) & (!\u11|u0|mST\(0) & !\u11|u0|mST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|mST\(2),
	datac => \u11|u0|mST\(0),
	datad => \u11|u0|mST\(1),
	combout => \u11|u0|Equal2~1_combout\);

-- Location: LCCOMB_X63_Y17_N10
\u11|u0|mSCLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mSCLK~0_combout\ = (!\u11|u0|mST\(4) & (\u11|u0|Equal2~1_combout\ & (\u11|m3wire_str~regout\ & !\u11|u0|mST\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(4),
	datab => \u11|u0|Equal2~1_combout\,
	datac => \u11|m3wire_str~regout\,
	datad => \u11|u0|mST\(3),
	combout => \u11|u0|mSCLK~0_combout\);

-- Location: LCCOMB_X63_Y17_N26
\u11|u0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Equal0~0_combout\ = (!\u11|u0|mST\(3) & (!\u11|u0|mST\(1) & (!\u11|u0|mST\(0) & !\u11|u0|mST\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(3),
	datab => \u11|u0|mST\(1),
	datac => \u11|u0|mST\(0),
	datad => \u11|u0|mST\(2),
	combout => \u11|u0|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y17_N2
\u11|u0|mSCLK~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mSCLK~1_combout\ = ((\u11|u0|Equal0~0_combout\ & ((\u11|u0|mSCLK~regout\) # (!\u11|u0|mST\(4))))) # (!\u11|m3wire_str~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(4),
	datab => \u11|u0|Equal0~0_combout\,
	datac => \u11|m3wire_str~regout\,
	datad => \u11|u0|mSCLK~regout\,
	combout => \u11|u0|mSCLK~1_combout\);

-- Location: LCFF_X63_Y17_N11
\u11|u0|mSCLK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\,
	datain => \u11|u0|mSCLK~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|u0|mSCLK~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mSCLK~regout\);

-- Location: LCCOMB_X51_Y17_N8
\u11|u0|I2S_CLK\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|I2S_CLK~combout\ = (\u11|u0|mI2S_CLK~regout\ & \u11|u0|mSCLK~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|u0|mI2S_CLK~regout\,
	datad => \u11|u0|mSCLK~regout\,
	combout => \u11|u0|I2S_CLK~combout\);

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iCLK_50_2~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iCLK_50_2,
	combout => \iCLK_50_2~combout\);

-- Location: PLL_3
\u5|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 12,
	c0_initial => 1,
	c0_low => 12,
	c0_mode => "even",
	c0_ph => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 3,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_duty_cycle => 50,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 16,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5633,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	inclk => \u5|altpll_component|pll_INCLK_bus\,
	clk => \u5|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G11
\u5|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u5|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u5|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCFF_X38_Y21_N17
\u10|x_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add0~8_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(4));

-- Location: LCFF_X38_Y21_N21
\u10|x_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Add0~12_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|x_cnt\(6));

-- Location: LCCOMB_X39_Y21_N10
\u10|LessThan5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan5~0_combout\ = (\u10|x_cnt\(9) & (\u10|x_cnt\(8) & (\u10|x_cnt\(6) & \u10|x_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(9),
	datab => \u10|x_cnt\(8),
	datac => \u10|x_cnt\(6),
	datad => \u10|x_cnt\(7),
	combout => \u10|LessThan5~0_combout\);

-- Location: LCCOMB_X39_Y21_N26
\u10|LessThan5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan5~1_combout\ = (\u10|x_cnt\(3) & (\u10|x_cnt\(4) & (\u10|x_cnt\(5) & \u10|LessThan5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|x_cnt\(3),
	datab => \u10|x_cnt\(4),
	datac => \u10|x_cnt\(5),
	datad => \u10|LessThan5~0_combout\,
	combout => \u10|LessThan5~1_combout\);

-- Location: LCCOMB_X39_Y21_N24
\u10|LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan4~1_combout\ = (\u10|x_cnt\(5)) # ((\u10|x_cnt\(4) & \u10|x_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|x_cnt\(4),
	datac => \u10|x_cnt\(5),
	datad => \u10|x_cnt\(3),
	combout => \u10|LessThan4~1_combout\);

-- Location: LCCOMB_X39_Y21_N6
\u10|LessThan4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|LessThan4~2_combout\ = (\u10|x_cnt\(8)) # ((\u10|x_cnt\(9)) # ((\u10|LessThan4~0_combout\ & \u10|LessThan4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|LessThan4~0_combout\,
	datab => \u10|x_cnt\(8),
	datac => \u10|LessThan4~1_combout\,
	datad => \u10|x_cnt\(9),
	combout => \u10|LessThan4~2_combout\);

-- Location: LCCOMB_X39_Y21_N20
\u10|display_area~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|display_area~1_combout\ = (\u10|display_area~0_combout\ & (!\u10|LessThan5~1_combout\ & (\u10|LessThan3~1_combout\ & \u10|LessThan4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~0_combout\,
	datab => \u10|LessThan5~1_combout\,
	datac => \u10|LessThan3~1_combout\,
	datad => \u10|LessThan4~2_combout\,
	combout => \u10|display_area~1_combout\);

-- Location: LCCOMB_X38_Y23_N6
\u10|read_blue[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_blue[3]~0_combout\ = (\iSW~combout\(0) & (!\u10|y_cnt\(3))) # (!\iSW~combout\(0) & (((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5) & \u10|display_area~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datac => \u10|display_area~1_combout\,
	datad => \iSW~combout\(0),
	combout => \u10|read_blue[3]~0_combout\);

-- Location: LCFF_X38_Y23_N7
\u10|oLCD_B[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_blue[3]~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_B\(3));

-- Location: LCCOMB_X38_Y23_N20
\u10|read_blue[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_blue[2]~1_combout\ = (\iSW~combout\(0) & (!\u10|y_cnt\(3))) # (!\iSW~combout\(0) & (((\u10|display_area~1_combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(3),
	datab => \u10|display_area~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datad => \iSW~combout\(0),
	combout => \u10|read_blue[2]~1_combout\);

-- Location: LCFF_X38_Y23_N21
\u10|oLCD_B[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_blue[2]~1_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_B\(2));

-- Location: LCCOMB_X38_Y23_N2
\u10|read_blue[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_blue[1]~2_combout\ = (\iSW~combout\(0) & (!\u10|y_cnt\(3))) # (!\iSW~combout\(0) & (((\u10|display_area~1_combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(3),
	datab => \u10|display_area~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datad => \iSW~combout\(0),
	combout => \u10|read_blue[1]~2_combout\);

-- Location: LCFF_X38_Y23_N3
\u10|oLCD_B[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_blue[1]~2_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_B\(1));

-- Location: LCCOMB_X41_Y23_N26
\u10|read_blue[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_blue[0]~3_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \iSW~combout\(0),
	combout => \u10|read_blue[0]~3_combout\);

-- Location: LCFF_X41_Y23_N27
\u10|oLCD_B[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_blue[0]~3_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_B\(0));

-- Location: LCFF_X39_Y21_N15
\u10|mden\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u10|display_area~1_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|mden~regout\);

-- Location: LCCOMB_X40_Y21_N12
\u10|oDEN~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|oDEN~feeder_combout\ = \u10|mden~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u10|mden~regout\,
	combout => \u10|oDEN~feeder_combout\);

-- Location: LCFF_X40_Y21_N13
\u10|oDEN\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|oDEN~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oDEN~regout\);

-- Location: LCCOMB_X39_Y18_N26
\u10|mhd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|mhd~0_combout\ = !\u10|Equal0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|Equal0~3_combout\,
	combout => \u10|mhd~0_combout\);

-- Location: LCFF_X39_Y18_N27
\u10|mhd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|mhd~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|mhd~regout\);

-- Location: LCCOMB_X40_Y18_N12
\u10|oHD~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|oHD~feeder_combout\ = \u10|mhd~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u10|mhd~regout\,
	combout => \u10|oHD~feeder_combout\);

-- Location: LCFF_X40_Y18_N13
\u10|oHD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|oHD~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oHD~regout\);

-- Location: LCCOMB_X39_Y18_N28
\u10|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|Equal2~1_combout\ = (\u10|Equal2~0_combout\ & (!\u10|y_cnt\(9) & (!\u10|y_cnt\(1) & !\u10|y_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|Equal2~0_combout\,
	datab => \u10|y_cnt\(9),
	datac => \u10|y_cnt\(1),
	datad => \u10|y_cnt\(0),
	combout => \u10|Equal2~1_combout\);

-- Location: LCFF_X39_Y18_N29
\u10|mvd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|Equal2~1_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|mvd~regout\);

-- Location: LCCOMB_X40_Y18_N0
\u10|oVD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|oVD~0_combout\ = !\u10|mvd~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u10|mvd~regout\,
	combout => \u10|oVD~0_combout\);

-- Location: LCFF_X40_Y18_N1
\u10|oVD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|oVD~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oVD~regout\);

-- Location: LCCOMB_X41_Y23_N28
\u10|read_blue[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_blue[4]~4_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datad => \iSW~combout\(0),
	combout => \u10|read_blue[4]~4_combout\);

-- Location: LCFF_X41_Y23_N29
\u10|oLCD_B[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_blue[4]~4_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_B\(4));

-- Location: LCCOMB_X38_Y23_N12
\u10|read_blue[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_blue[5]~5_combout\ = (\iSW~combout\(0) & (!\u10|y_cnt\(3))) # (!\iSW~combout\(0) & (((\u10|display_area~1_combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(3),
	datab => \u10|display_area~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	datad => \iSW~combout\(0),
	combout => \u10|read_blue[5]~5_combout\);

-- Location: LCFF_X38_Y23_N13
\u10|oLCD_B[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_blue[5]~5_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_B\(5));

-- Location: LCCOMB_X38_Y23_N24
\u10|read_blue[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_blue[6]~6_combout\ = (\iSW~combout\(0) & (!\u10|y_cnt\(3))) # (!\iSW~combout\(0) & (((\u10|display_area~1_combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(3),
	datab => \u10|display_area~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datad => \iSW~combout\(0),
	combout => \u10|read_blue[6]~6_combout\);

-- Location: LCFF_X38_Y23_N25
\u10|oLCD_B[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_blue[6]~6_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_B\(6));

-- Location: M4K_X37_Y19
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u8|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u5|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	ena1 => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	portadatain => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAIN_bus\,
	portbdatain => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBDATAIN_bus\,
	portaaddr => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTAADDR_bus\,
	portbaddr => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X41_Y23_N0
\u10|read_green[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_green[0]~0_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12),
	datad => \iSW~combout\(0),
	combout => \u10|read_green[0]~0_combout\);

-- Location: LCFF_X41_Y23_N1
\u10|oLCD_G[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_green[0]~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_G\(0));

-- Location: LCCOMB_X41_Y23_N14
\u10|read_green[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_green[2]~1_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14),
	datad => \iSW~combout\(0),
	combout => \u10|read_green[2]~1_combout\);

-- Location: LCFF_X41_Y23_N15
\u10|oLCD_G[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_green[2]~1_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_G\(2));

-- Location: LCCOMB_X38_Y23_N4
\u10|read_green[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_green[3]~2_combout\ = (\iSW~combout\(0) & (!\u10|y_cnt\(3))) # (!\iSW~combout\(0) & (((\u10|display_area~1_combout\ & \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(3),
	datab => \u10|display_area~1_combout\,
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(10),
	datad => \iSW~combout\(0),
	combout => \u10|read_green[3]~2_combout\);

-- Location: LCFF_X38_Y23_N5
\u10|oLCD_G[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_green[3]~2_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_G\(3));

-- Location: LCCOMB_X38_Y23_N10
\u10|read_green[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_green[4]~3_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11) & (\u10|display_area~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(11),
	datab => \u10|display_area~1_combout\,
	datac => \u10|y_cnt\(3),
	datad => \iSW~combout\(0),
	combout => \u10|read_green[4]~3_combout\);

-- Location: LCFF_X38_Y23_N11
\u10|oLCD_G[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_green[4]~3_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_G\(4));

-- Location: M4K_X37_Y15
\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u7|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u5|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout\,
	ena1 => \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	portadatain => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\,
	portbdatain => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\,
	portaaddr => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\,
	portbaddr => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X41_Y23_N16
\u10|read_green[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_green[5]~4_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(12),
	datad => \iSW~combout\(0),
	combout => \u10|read_green[5]~4_combout\);

-- Location: LCFF_X41_Y23_N17
\u10|oLCD_G[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_green[5]~4_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_G\(5));

-- Location: LCCOMB_X41_Y23_N30
\u10|read_green[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_green[6]~5_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13),
	datad => \iSW~combout\(0),
	combout => \u10|read_green[6]~5_combout\);

-- Location: LCFF_X41_Y23_N31
\u10|oLCD_G[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_green[6]~5_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_G\(6));

-- Location: LCCOMB_X38_Y23_N22
\u10|read_green[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_green[7]~6_combout\ = (\iSW~combout\(0) & (!\u10|y_cnt\(3))) # (!\iSW~combout\(0) & (((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14) & \u10|display_area~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|y_cnt\(3),
	datab => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(14),
	datac => \u10|display_area~1_combout\,
	datad => \iSW~combout\(0),
	combout => \u10|read_green[7]~6_combout\);

-- Location: LCFF_X38_Y23_N23
\u10|oLCD_G[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_green[7]~6_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_G\(7));

-- Location: LCCOMB_X41_Y23_N6
\u10|read_red[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_red[0]~0_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(2),
	datad => \iSW~combout\(0),
	combout => \u10|read_red[0]~0_combout\);

-- Location: LCFF_X41_Y23_N7
\u10|oLCD_R[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_red[0]~0_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_R\(0));

-- Location: LCCOMB_X41_Y23_N4
\u10|read_red[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_red[1]~1_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(3),
	datad => \iSW~combout\(0),
	combout => \u10|read_red[1]~1_combout\);

-- Location: LCFF_X41_Y23_N5
\u10|oLCD_R[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_red[1]~1_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_R\(1));

-- Location: LCCOMB_X41_Y23_N22
\u10|read_red[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_red[2]~2_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(4),
	datad => \iSW~combout\(0),
	combout => \u10|read_red[2]~2_combout\);

-- Location: LCFF_X41_Y23_N23
\u10|oLCD_R[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_red[2]~2_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_R\(2));

-- Location: LCCOMB_X41_Y23_N20
\u10|read_red[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_red[3]~3_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(5),
	datad => \iSW~combout\(0),
	combout => \u10|read_red[3]~3_combout\);

-- Location: LCFF_X41_Y23_N21
\u10|oLCD_R[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_red[3]~3_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_R\(3));

-- Location: LCCOMB_X41_Y23_N24
\u10|read_red[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_red[4]~4_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(6),
	datad => \iSW~combout\(0),
	combout => \u10|read_red[4]~4_combout\);

-- Location: LCFF_X41_Y23_N25
\u10|oLCD_R[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_red[4]~4_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_R\(4));

-- Location: LCCOMB_X41_Y23_N8
\u10|read_red[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_red[5]~5_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(7),
	datad => \iSW~combout\(0),
	combout => \u10|read_red[5]~5_combout\);

-- Location: LCFF_X41_Y23_N9
\u10|oLCD_R[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_red[5]~5_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_R\(5));

-- Location: LCCOMB_X41_Y23_N18
\u10|read_red[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_red[6]~6_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(8),
	datad => \iSW~combout\(0),
	combout => \u10|read_red[6]~6_combout\);

-- Location: LCFF_X41_Y23_N19
\u10|oLCD_R[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_red[6]~6_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_R\(6));

-- Location: M4K_X37_Y20
\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "clear1",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_disable_ce_on_input_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portaaddrstall => \u8|read_fifo1|dcfifo_component|auto_generated|ALT_INV_rdcnt_addr_ena~combout\,
	portbrewe => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clk0 => \u5|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \u6|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	ena1 => \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	clr1 => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	portadatain => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAIN_bus\,
	portbdatain => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBDATAIN_bus\,
	portaaddr => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTAADDR_bus\,
	portbaddr => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X41_Y23_N10
\u10|read_red[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_red[7]~7_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datad => \iSW~combout\(0),
	combout => \u10|read_red[7]~7_combout\);

-- Location: LCFF_X41_Y23_N11
\u10|oLCD_R[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_red[7]~7_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_R\(7));

-- Location: CLKCTRL_G10
\u11|u0|mI2S_CLK~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u11|u0|mI2S_CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u11|u0|mI2S_CLK~clkctrl_outclk\);

-- Location: LCCOMB_X63_Y17_N30
\u11|u0|mSEN~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mSEN~0_combout\ = (\u11|u0|Equal2~1_combout\ & (\u11|m3wire_str~regout\ & !\u11|u0|mST\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Equal2~1_combout\,
	datac => \u11|m3wire_str~regout\,
	datad => \u11|u0|mST\(4),
	combout => \u11|u0|mSEN~0_combout\);

-- Location: LCFF_X63_Y17_N31
\u11|u0|mSEN\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\,
	datain => \u11|u0|mSEN~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|u0|mSCLK~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mSEN~regout\);

-- Location: LCCOMB_X61_Y16_N28
\u11|m3wire_data[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|m3wire_data[11]~feeder_combout\ = \u11|WideOr8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|WideOr8~0_combout\,
	combout => \u11|m3wire_data[11]~feeder_combout\);

-- Location: LCFF_X61_Y17_N13
\u11|lut_index[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|Add0~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|lut_index[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|lut_index\(4));

-- Location: LCCOMB_X61_Y17_N16
\u11|m3wire_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|m3wire_data[0]~1_combout\ = (\u11|m3wire_data[0]~0_combout\ & (!\u11|lut_index\(5) & ((\u11|LessThan0~0_combout\) # (!\u11|lut_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|m3wire_data[0]~0_combout\,
	datab => \u11|LessThan0~0_combout\,
	datac => \u11|lut_index\(5),
	datad => \u11|lut_index\(4),
	combout => \u11|m3wire_data[0]~1_combout\);

-- Location: LCFF_X61_Y16_N29
\u11|m3wire_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|m3wire_data[11]~feeder_combout\,
	sdata => \u11|Add0~0_combout\,
	sload => \u11|ALT_INV_lut_index\(4),
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(11));

-- Location: LCCOMB_X61_Y16_N22
\u11|WideOr9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr9~0_combout\ = (!\u11|lut_index\(0) & (((!\u11|lut_index\(3) & !\u11|lut_index\(2))) # (!\u11|lut_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(3),
	datab => \u11|lut_index\(2),
	datac => \u11|lut_index\(0),
	datad => \u11|lut_index\(4),
	combout => \u11|WideOr9~0_combout\);

-- Location: LCFF_X61_Y16_N23
\u11|m3wire_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr9~0_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(10));

-- Location: LCCOMB_X61_Y16_N6
\u11|u0|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Mux0~2_combout\ = (\u11|u0|mST\(0) & ((\u11|m3wire_data\(10)))) # (!\u11|u0|mST\(0) & (\u11|m3wire_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|m3wire_data\(11),
	datac => \u11|u0|mST\(0),
	datad => \u11|m3wire_data\(10),
	combout => \u11|u0|Mux0~2_combout\);

-- Location: LCFF_X61_Y17_N11
\u11|lut_index[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|Add0~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u11|lut_index[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|lut_index\(3));

-- Location: LCCOMB_X62_Y16_N22
\u11|WideOr10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr10~0_combout\ = (\u11|lut_index\(3)) # ((\u11|lut_index\(2) & ((\u11|lut_index\(1)) # (\u11|lut_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(1),
	datab => \u11|lut_index\(2),
	datac => \u11|lut_index\(0),
	datad => \u11|lut_index\(3),
	combout => \u11|WideOr10~0_combout\);

-- Location: LCCOMB_X62_Y16_N26
\u11|WideOr10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr10~1_combout\ = (!\u11|WideOr10~0_combout\) # (!\u11|lut_index\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|lut_index\(4),
	datad => \u11|WideOr10~0_combout\,
	combout => \u11|WideOr10~1_combout\);

-- Location: LCFF_X62_Y16_N27
\u11|m3wire_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr10~1_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(8));

-- Location: LCCOMB_X62_Y16_N0
\u11|u0|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Mux0~3_combout\ = (\u11|u0|mST\(1) & (\u11|u0|mST\(0) & ((\u11|m3wire_data\(8))))) # (!\u11|u0|mST\(1) & (((\u11|u0|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(0),
	datab => \u11|u0|Mux0~2_combout\,
	datac => \u11|u0|mST\(1),
	datad => \u11|m3wire_data\(8),
	combout => \u11|u0|Mux0~3_combout\);

-- Location: LCCOMB_X62_Y16_N14
\u11|WideOr7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr7~1_combout\ = (!\u11|lut_index\(1) & (!\u11|lut_index\(3) & (!\u11|lut_index\(0) & \u11|lut_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(1),
	datab => \u11|lut_index\(3),
	datac => \u11|lut_index\(0),
	datad => \u11|lut_index\(4),
	combout => \u11|WideOr7~1_combout\);

-- Location: LCCOMB_X62_Y16_N8
\u11|WideOr7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr7~2_combout\ = (\u11|lut_index\(2) & ((\u11|WideOr7~1_combout\) # ((!\u11|WideOr7~0_combout\ & !\u11|lut_index\(4))))) # (!\u11|lut_index\(2) & (\u11|WideOr7~0_combout\ & (!\u11|lut_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|WideOr7~0_combout\,
	datab => \u11|lut_index\(4),
	datac => \u11|WideOr7~1_combout\,
	datad => \u11|lut_index\(2),
	combout => \u11|WideOr7~2_combout\);

-- Location: LCFF_X62_Y16_N9
\u11|m3wire_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr7~2_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(12));

-- Location: LCCOMB_X63_Y16_N30
\u11|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr6~0_combout\ = \u11|lut_index\(3) $ (((\u11|lut_index\(0) & (\u11|lut_index\(1) & \u11|lut_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|lut_index\(3),
	datac => \u11|lut_index\(1),
	datad => \u11|lut_index\(2),
	combout => \u11|WideOr6~0_combout\);

-- Location: LCFF_X63_Y16_N31
\u11|m3wire_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr6~0_combout\,
	sclr => \u11|lut_index\(4),
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(13));

-- Location: LCCOMB_X62_Y16_N2
\u11|u0|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Mux0~5_combout\ = (\u11|u0|Mux0~4_combout\ & ((\u11|m3wire_data\(12)) # ((!\u11|u0|mST\(1))))) # (!\u11|u0|Mux0~4_combout\ & (((\u11|u0|mST\(1) & \u11|m3wire_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mux0~4_combout\,
	datab => \u11|m3wire_data\(12),
	datac => \u11|u0|mST\(1),
	datad => \u11|m3wire_data\(13),
	combout => \u11|u0|Mux0~5_combout\);

-- Location: LCCOMB_X62_Y17_N26
\u11|u0|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Mux0~6_combout\ = (\u11|u0|mST\(3) & (((\u11|u0|mST\(2))))) # (!\u11|u0|mST\(3) & ((\u11|u0|mST\(2) & (\u11|u0|Mux0~3_combout\)) # (!\u11|u0|mST\(2) & ((\u11|u0|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(3),
	datab => \u11|u0|Mux0~3_combout\,
	datac => \u11|u0|mST\(2),
	datad => \u11|u0|Mux0~5_combout\,
	combout => \u11|u0|Mux0~6_combout\);

-- Location: LCCOMB_X61_Y16_N4
\u11|WideOr13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr13~1_combout\ = (\u11|lut_index\(3) & (((\u11|lut_index\(2))) # (!\u11|lut_index\(0)))) # (!\u11|lut_index\(3) & (\u11|lut_index\(0) $ (\u11|lut_index\(1) $ (\u11|lut_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|lut_index\(3),
	datac => \u11|lut_index\(1),
	datad => \u11|lut_index\(2),
	combout => \u11|WideOr13~1_combout\);

-- Location: LCCOMB_X61_Y16_N14
\u11|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr4~0_combout\ = (!\u11|lut_index\(2) & (!\u11|lut_index\(3) & \u11|lut_index\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|lut_index\(2),
	datac => \u11|lut_index\(3),
	datad => \u11|lut_index\(4),
	combout => \u11|WideOr4~0_combout\);

-- Location: LCCOMB_X61_Y16_N8
\u11|WideOr13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr13~2_combout\ = (\u11|WideOr13~0_combout\ & ((\u11|WideOr4~0_combout\) # ((\u11|WideOr13~1_combout\ & !\u11|lut_index\(4))))) # (!\u11|WideOr13~0_combout\ & (\u11|WideOr13~1_combout\ & ((!\u11|lut_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|WideOr13~0_combout\,
	datab => \u11|WideOr13~1_combout\,
	datac => \u11|WideOr4~0_combout\,
	datad => \u11|lut_index\(4),
	combout => \u11|WideOr13~2_combout\);

-- Location: LCFF_X61_Y16_N9
\u11|m3wire_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr13~2_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(5));

-- Location: LCCOMB_X61_Y16_N10
\u11|WideOr11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr11~1_combout\ = (\u11|WideOr11~0_combout\ & (((\u11|WideOr4~0_combout\ & !\u11|lut_index\(0))) # (!\u11|lut_index\(4)))) # (!\u11|WideOr11~0_combout\ & (\u11|WideOr4~0_combout\ & (!\u11|lut_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|WideOr11~0_combout\,
	datab => \u11|WideOr4~0_combout\,
	datac => \u11|lut_index\(0),
	datad => \u11|lut_index\(4),
	combout => \u11|WideOr11~1_combout\);

-- Location: LCFF_X61_Y16_N11
\u11|m3wire_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr11~1_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(7));

-- Location: LCCOMB_X61_Y16_N18
\u11|u0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Mux0~0_combout\ = (\u11|u0|mST\(1) & ((\u11|m3wire_data\(5)) # ((\u11|u0|mST\(0))))) # (!\u11|u0|mST\(1) & (((!\u11|u0|mST\(0) & \u11|m3wire_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(1),
	datab => \u11|m3wire_data\(5),
	datac => \u11|u0|mST\(0),
	datad => \u11|m3wire_data\(7),
	combout => \u11|u0|Mux0~0_combout\);

-- Location: LCCOMB_X61_Y16_N0
\u11|WideOr14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr14~0_combout\ = (\u11|lut_index\(3)) # ((\u11|lut_index\(1) & \u11|lut_index\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|lut_index\(3),
	datac => \u11|lut_index\(1),
	datad => \u11|lut_index\(2),
	combout => \u11|WideOr14~0_combout\);

-- Location: LCCOMB_X61_Y16_N30
\u11|WideOr14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr14~1_combout\ = (\u11|WideOr14~0_combout\ & (((\u11|lut_index\(1) & !\u11|lut_index\(4))))) # (!\u11|WideOr14~0_combout\ & (!\u11|lut_index\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|WideOr14~0_combout\,
	datac => \u11|lut_index\(1),
	datad => \u11|lut_index\(4),
	combout => \u11|WideOr14~1_combout\);

-- Location: LCFF_X62_Y16_N29
\u11|m3wire_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	sdata => \u11|WideOr14~1_combout\,
	sload => VCC,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(4));

-- Location: LCCOMB_X61_Y16_N26
\u11|WideOr12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr12~0_combout\ = (\u11|lut_index\(3) & (\u11|lut_index\(2) $ (((\u11|lut_index\(0) & !\u11|lut_index\(1)))))) # (!\u11|lut_index\(3) & ((\u11|lut_index\(2)) # (\u11|lut_index\(0) $ (\u11|lut_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|lut_index\(3),
	datac => \u11|lut_index\(1),
	datad => \u11|lut_index\(2),
	combout => \u11|WideOr12~0_combout\);

-- Location: LCCOMB_X61_Y16_N2
\u11|WideOr12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr12~1_combout\ = (\u11|lut_index\(0) & (\u11|WideOr12~0_combout\ & ((!\u11|lut_index\(4))))) # (!\u11|lut_index\(0) & ((\u11|WideOr4~0_combout\) # ((\u11|WideOr12~0_combout\ & !\u11|lut_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|WideOr12~0_combout\,
	datac => \u11|WideOr4~0_combout\,
	datad => \u11|lut_index\(4),
	combout => \u11|WideOr12~1_combout\);

-- Location: LCFF_X61_Y16_N3
\u11|m3wire_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr12~1_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(6));

-- Location: LCCOMB_X62_Y16_N28
\u11|u0|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Mux0~1_combout\ = (\u11|u0|mST\(0) & ((\u11|u0|Mux0~0_combout\ & (\u11|m3wire_data\(4))) # (!\u11|u0|Mux0~0_combout\ & ((\u11|m3wire_data\(6)))))) # (!\u11|u0|mST\(0) & (\u11|u0|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(0),
	datab => \u11|u0|Mux0~0_combout\,
	datac => \u11|m3wire_data\(4),
	datad => \u11|m3wire_data\(6),
	combout => \u11|u0|Mux0~1_combout\);

-- Location: LCCOMB_X63_Y16_N28
\u11|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Mux1~0_combout\ = (!\u11|lut_index\(3) & ((\u11|lut_index\(1) & ((!\u11|lut_index\(2)))) # (!\u11|lut_index\(1) & (!\u11|lut_index\(0) & \u11|lut_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|lut_index\(0),
	datab => \u11|lut_index\(3),
	datac => \u11|lut_index\(1),
	datad => \u11|lut_index\(2),
	combout => \u11|Mux1~0_combout\);

-- Location: LCCOMB_X62_Y16_N18
\u11|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|Mux0~1_combout\ = (\u11|lut_index\(4) & ((\u11|Mux1~0_combout\))) # (!\u11|lut_index\(4) & (\u11|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|Mux0~0_combout\,
	datab => \u11|lut_index\(4),
	datad => \u11|Mux1~0_combout\,
	combout => \u11|Mux0~1_combout\);

-- Location: LCFF_X62_Y16_N19
\u11|m3wire_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|Mux0~1_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(1));

-- Location: LCCOMB_X63_Y16_N22
\u11|WideOr15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|WideOr15~1_combout\ = (\u11|WideOr15~0_combout\ & (((!\u11|lut_index\(2) & !\u11|lut_index\(3))) # (!\u11|lut_index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|WideOr15~0_combout\,
	datab => \u11|lut_index\(2),
	datac => \u11|lut_index\(4),
	datad => \u11|lut_index\(3),
	combout => \u11|WideOr15~1_combout\);

-- Location: LCFF_X63_Y16_N23
\u11|m3wire_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|mI2S_CLK~clkctrl_outclk\,
	datain => \u11|WideOr15~1_combout\,
	ena => \u11|m3wire_data[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|m3wire_data\(3));

-- Location: LCCOMB_X63_Y16_N6
\u11|u0|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Mux0~7_combout\ = (\u11|u0|mST\(0) & ((\u11|m3wire_data\(2)) # ((\u11|u0|mST\(1))))) # (!\u11|u0|mST\(0) & (((!\u11|u0|mST\(1) & \u11|m3wire_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|m3wire_data\(2),
	datab => \u11|u0|mST\(0),
	datac => \u11|u0|mST\(1),
	datad => \u11|m3wire_data\(3),
	combout => \u11|u0|Mux0~7_combout\);

-- Location: LCCOMB_X63_Y16_N0
\u11|u0|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Mux0~8_combout\ = (\u11|u0|mST\(1) & ((\u11|u0|Mux0~7_combout\ & (\u11|m3wire_data\(0))) # (!\u11|u0|Mux0~7_combout\ & ((\u11|m3wire_data\(1)))))) # (!\u11|u0|mST\(1) & (((\u11|u0|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|m3wire_data\(0),
	datab => \u11|m3wire_data\(1),
	datac => \u11|u0|mST\(1),
	datad => \u11|u0|Mux0~7_combout\,
	combout => \u11|u0|Mux0~8_combout\);

-- Location: LCCOMB_X63_Y17_N24
\u11|u0|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Mux0~9_combout\ = (\u11|u0|mST\(3) & ((\u11|u0|Mux0~6_combout\ & ((\u11|u0|Mux0~8_combout\))) # (!\u11|u0|Mux0~6_combout\ & (\u11|u0|Mux0~1_combout\)))) # (!\u11|u0|mST\(3) & (\u11|u0|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(3),
	datab => \u11|u0|Mux0~6_combout\,
	datac => \u11|u0|Mux0~1_combout\,
	datad => \u11|u0|Mux0~8_combout\,
	combout => \u11|u0|Mux0~9_combout\);

-- Location: LCCOMB_X63_Y17_N8
\u11|u0|mST[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mST[1]~5_combout\ = (!\u11|u0|mST\(4)) # (!\u11|m3wire_str~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|m3wire_str~regout\,
	datad => \u11|u0|mST\(4),
	combout => \u11|u0|mST[1]~5_combout\);

-- Location: LCFF_X63_Y17_N25
\u11|u0|mSDATA\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\,
	datain => \u11|u0|Mux0~9_combout\,
	ena => \u11|u0|mST[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mSDATA~regout\);

-- Location: LCFF_X63_Y17_N7
\u11|u0|mSDATA~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u11|u0|ALT_INV_mI2S_CLK~clkctrl_outclk\,
	sdata => \u11|m3wire_str~regout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u11|u0|mST[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|u0|mSDATA~en_regout\);

-- Location: LCCOMB_X63_Y17_N0
\u11|u0|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|Equal2~0_combout\ = (\u11|u0|mST\(3) & (!\u11|u0|mST\(1) & (!\u11|u0|mST\(0) & !\u11|u0|mST\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(3),
	datab => \u11|u0|mST\(1),
	datac => \u11|u0|mST\(0),
	datad => \u11|u0|mST\(2),
	combout => \u11|u0|Equal2~0_combout\);

-- Location: LCCOMB_X63_Y17_N6
\u11|u0|mSDATA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u11|u0|mSDATA~1_combout\ = (\u11|u0|mSDATA~en_regout\ & ((\u11|u0|mST\(4) & (!\u11|u0|Equal3~0_combout\)) # (!\u11|u0|mST\(4) & ((!\u11|u0|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|mST\(4),
	datab => \u11|u0|Equal3~0_combout\,
	datac => \u11|u0|mSDATA~en_regout\,
	datad => \u11|u0|Equal2~0_combout\,
	combout => \u11|u0|mSDATA~1_combout\);

-- Location: LCCOMB_X41_Y23_N12
\u10|read_blue[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_blue[7]~7_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(9),
	datad => \iSW~combout\(0),
	combout => \u10|read_blue[7]~7_combout\);

-- Location: LCFF_X41_Y23_N13
\u10|oLCD_B[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_blue[7]~7_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_B\(7));

-- Location: LCCOMB_X41_Y23_N2
\u10|read_green[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u10|read_green[1]~7_combout\ = (\iSW~combout\(0) & (((!\u10|y_cnt\(3))))) # (!\iSW~combout\(0) & (\u10|display_area~1_combout\ & ((\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|display_area~1_combout\,
	datab => \u10|y_cnt\(3),
	datac => \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a\(13),
	datad => \iSW~combout\(0),
	combout => \u10|read_green[1]~7_combout\);

-- Location: LCFF_X41_Y23_N3
\u10|oLCD_G[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u5|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u10|read_green[1]~7_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|oLCD_G\(1));

-- Location: LCCOMB_X59_Y25_N0
\u9|mI2C_CLK_DIV[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[0]~16_combout\ = \u9|mI2C_CLK_DIV\(0) $ (VCC)
-- \u9|mI2C_CLK_DIV[0]~17\ = CARRY(\u9|mI2C_CLK_DIV\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|mI2C_CLK_DIV\(0),
	datad => VCC,
	combout => \u9|mI2C_CLK_DIV[0]~16_combout\,
	cout => \u9|mI2C_CLK_DIV[0]~17\);

-- Location: LCCOMB_X60_Y25_N8
\u9|combo_cnt[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[0]~25_combout\ = \u9|combo_cnt\(0) $ (VCC)
-- \u9|combo_cnt[0]~26\ = CARRY(\u9|combo_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(0),
	datad => VCC,
	combout => \u9|combo_cnt[0]~25_combout\,
	cout => \u9|combo_cnt[0]~26\);

-- Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(1),
	combout => \iKEY~combout\(1));

-- Location: LCCOMB_X62_Y25_N4
\u9|iexposure_adj_delay[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|iexposure_adj_delay[0]~feeder_combout\ = \iKEY~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iKEY~combout\(1),
	combout => \u9|iexposure_adj_delay[0]~feeder_combout\);

-- Location: LCFF_X62_Y25_N5
\u9|iexposure_adj_delay[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|iexposure_adj_delay[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|iexposure_adj_delay\(0));

-- Location: LCFF_X62_Y25_N27
\u9|iexposure_adj_delay[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	sdata => \u9|iexposure_adj_delay\(0),
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|iexposure_adj_delay\(1));

-- Location: LCCOMB_X62_Y25_N10
\u9|iexposure_adj_delay[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|iexposure_adj_delay[2]~feeder_combout\ = \u9|iexposure_adj_delay\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|iexposure_adj_delay\(1),
	combout => \u9|iexposure_adj_delay[2]~feeder_combout\);

-- Location: LCFF_X62_Y25_N11
\u9|iexposure_adj_delay[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|iexposure_adj_delay[2]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|iexposure_adj_delay\(2));

-- Location: LCCOMB_X62_Y25_N12
\u9|iexposure_adj_delay[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|iexposure_adj_delay[3]~feeder_combout\ = \u9|iexposure_adj_delay\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|iexposure_adj_delay\(2),
	combout => \u9|iexposure_adj_delay[3]~feeder_combout\);

-- Location: LCFF_X62_Y25_N13
\u9|iexposure_adj_delay[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|iexposure_adj_delay[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|iexposure_adj_delay\(3));

-- Location: LCFF_X60_Y25_N9
\u9|combo_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[0]~25_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(0));

-- Location: LCCOMB_X60_Y25_N10
\u9|combo_cnt[1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[1]~27_combout\ = (\u9|combo_cnt\(1) & (!\u9|combo_cnt[0]~26\)) # (!\u9|combo_cnt\(1) & ((\u9|combo_cnt[0]~26\) # (GND)))
-- \u9|combo_cnt[1]~28\ = CARRY((!\u9|combo_cnt[0]~26\) # (!\u9|combo_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(1),
	datad => VCC,
	cin => \u9|combo_cnt[0]~26\,
	combout => \u9|combo_cnt[1]~27_combout\,
	cout => \u9|combo_cnt[1]~28\);

-- Location: LCCOMB_X60_Y25_N14
\u9|combo_cnt[3]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[3]~31_combout\ = (\u9|combo_cnt\(3) & (!\u9|combo_cnt[2]~30\)) # (!\u9|combo_cnt\(3) & ((\u9|combo_cnt[2]~30\) # (GND)))
-- \u9|combo_cnt[3]~32\ = CARRY((!\u9|combo_cnt[2]~30\) # (!\u9|combo_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(3),
	datad => VCC,
	cin => \u9|combo_cnt[2]~30\,
	combout => \u9|combo_cnt[3]~31_combout\,
	cout => \u9|combo_cnt[3]~32\);

-- Location: LCFF_X60_Y25_N15
\u9|combo_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[3]~31_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(3));

-- Location: LCCOMB_X60_Y25_N16
\u9|combo_cnt[4]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[4]~33_combout\ = (\u9|combo_cnt\(4) & (\u9|combo_cnt[3]~32\ $ (GND))) # (!\u9|combo_cnt\(4) & (!\u9|combo_cnt[3]~32\ & VCC))
-- \u9|combo_cnt[4]~34\ = CARRY((\u9|combo_cnt\(4) & !\u9|combo_cnt[3]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(4),
	datad => VCC,
	cin => \u9|combo_cnt[3]~32\,
	combout => \u9|combo_cnt[4]~33_combout\,
	cout => \u9|combo_cnt[4]~34\);

-- Location: LCCOMB_X60_Y25_N18
\u9|combo_cnt[5]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[5]~35_combout\ = (\u9|combo_cnt\(5) & (!\u9|combo_cnt[4]~34\)) # (!\u9|combo_cnt\(5) & ((\u9|combo_cnt[4]~34\) # (GND)))
-- \u9|combo_cnt[5]~36\ = CARRY((!\u9|combo_cnt[4]~34\) # (!\u9|combo_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(5),
	datad => VCC,
	cin => \u9|combo_cnt[4]~34\,
	combout => \u9|combo_cnt[5]~35_combout\,
	cout => \u9|combo_cnt[5]~36\);

-- Location: LCFF_X60_Y25_N19
\u9|combo_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[5]~35_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(5));

-- Location: LCCOMB_X60_Y25_N22
\u9|combo_cnt[7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[7]~39_combout\ = (\u9|combo_cnt\(7) & (!\u9|combo_cnt[6]~38\)) # (!\u9|combo_cnt\(7) & ((\u9|combo_cnt[6]~38\) # (GND)))
-- \u9|combo_cnt[7]~40\ = CARRY((!\u9|combo_cnt[6]~38\) # (!\u9|combo_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(7),
	datad => VCC,
	cin => \u9|combo_cnt[6]~38\,
	combout => \u9|combo_cnt[7]~39_combout\,
	cout => \u9|combo_cnt[7]~40\);

-- Location: LCFF_X60_Y25_N23
\u9|combo_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[7]~39_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(7));

-- Location: LCCOMB_X60_Y25_N24
\u9|combo_cnt[8]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[8]~41_combout\ = (\u9|combo_cnt\(8) & (\u9|combo_cnt[7]~40\ $ (GND))) # (!\u9|combo_cnt\(8) & (!\u9|combo_cnt[7]~40\ & VCC))
-- \u9|combo_cnt[8]~42\ = CARRY((\u9|combo_cnt\(8) & !\u9|combo_cnt[7]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(8),
	datad => VCC,
	cin => \u9|combo_cnt[7]~40\,
	combout => \u9|combo_cnt[8]~41_combout\,
	cout => \u9|combo_cnt[8]~42\);

-- Location: LCCOMB_X60_Y25_N26
\u9|combo_cnt[9]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[9]~43_combout\ = (\u9|combo_cnt\(9) & (!\u9|combo_cnt[8]~42\)) # (!\u9|combo_cnt\(9) & ((\u9|combo_cnt[8]~42\) # (GND)))
-- \u9|combo_cnt[9]~44\ = CARRY((!\u9|combo_cnt[8]~42\) # (!\u9|combo_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(9),
	datad => VCC,
	cin => \u9|combo_cnt[8]~42\,
	combout => \u9|combo_cnt[9]~43_combout\,
	cout => \u9|combo_cnt[9]~44\);

-- Location: LCFF_X60_Y25_N27
\u9|combo_cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[9]~43_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(9));

-- Location: LCCOMB_X60_Y25_N28
\u9|combo_cnt[10]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[10]~45_combout\ = (\u9|combo_cnt\(10) & (\u9|combo_cnt[9]~44\ $ (GND))) # (!\u9|combo_cnt\(10) & (!\u9|combo_cnt[9]~44\ & VCC))
-- \u9|combo_cnt[10]~46\ = CARRY((\u9|combo_cnt\(10) & !\u9|combo_cnt[9]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(10),
	datad => VCC,
	cin => \u9|combo_cnt[9]~44\,
	combout => \u9|combo_cnt[10]~45_combout\,
	cout => \u9|combo_cnt[10]~46\);

-- Location: LCFF_X60_Y25_N29
\u9|combo_cnt[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[10]~45_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(10));

-- Location: LCCOMB_X60_Y25_N30
\u9|combo_cnt[11]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[11]~47_combout\ = (\u9|combo_cnt\(11) & (!\u9|combo_cnt[10]~46\)) # (!\u9|combo_cnt\(11) & ((\u9|combo_cnt[10]~46\) # (GND)))
-- \u9|combo_cnt[11]~48\ = CARRY((!\u9|combo_cnt[10]~46\) # (!\u9|combo_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(11),
	datad => VCC,
	cin => \u9|combo_cnt[10]~46\,
	combout => \u9|combo_cnt[11]~47_combout\,
	cout => \u9|combo_cnt[11]~48\);

-- Location: LCFF_X60_Y25_N31
\u9|combo_cnt[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[11]~47_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(11));

-- Location: LCCOMB_X60_Y24_N0
\u9|combo_cnt[12]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[12]~49_combout\ = (\u9|combo_cnt\(12) & (\u9|combo_cnt[11]~48\ $ (GND))) # (!\u9|combo_cnt\(12) & (!\u9|combo_cnt[11]~48\ & VCC))
-- \u9|combo_cnt[12]~50\ = CARRY((\u9|combo_cnt\(12) & !\u9|combo_cnt[11]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(12),
	datad => VCC,
	cin => \u9|combo_cnt[11]~48\,
	combout => \u9|combo_cnt[12]~49_combout\,
	cout => \u9|combo_cnt[12]~50\);

-- Location: LCFF_X60_Y24_N1
\u9|combo_cnt[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[12]~49_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(12));

-- Location: LCCOMB_X60_Y24_N2
\u9|combo_cnt[13]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[13]~51_combout\ = (\u9|combo_cnt\(13) & (!\u9|combo_cnt[12]~50\)) # (!\u9|combo_cnt\(13) & ((\u9|combo_cnt[12]~50\) # (GND)))
-- \u9|combo_cnt[13]~52\ = CARRY((!\u9|combo_cnt[12]~50\) # (!\u9|combo_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(13),
	datad => VCC,
	cin => \u9|combo_cnt[12]~50\,
	combout => \u9|combo_cnt[13]~51_combout\,
	cout => \u9|combo_cnt[13]~52\);

-- Location: LCFF_X60_Y24_N3
\u9|combo_cnt[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[13]~51_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(13));

-- Location: LCCOMB_X60_Y24_N4
\u9|combo_cnt[14]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[14]~53_combout\ = (\u9|combo_cnt\(14) & (\u9|combo_cnt[13]~52\ $ (GND))) # (!\u9|combo_cnt\(14) & (!\u9|combo_cnt[13]~52\ & VCC))
-- \u9|combo_cnt[14]~54\ = CARRY((\u9|combo_cnt\(14) & !\u9|combo_cnt[13]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(14),
	datad => VCC,
	cin => \u9|combo_cnt[13]~52\,
	combout => \u9|combo_cnt[14]~53_combout\,
	cout => \u9|combo_cnt[14]~54\);

-- Location: LCFF_X60_Y24_N5
\u9|combo_cnt[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[14]~53_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(14));

-- Location: LCCOMB_X60_Y24_N8
\u9|combo_cnt[16]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[16]~57_combout\ = (\u9|combo_cnt\(16) & (\u9|combo_cnt[15]~56\ $ (GND))) # (!\u9|combo_cnt\(16) & (!\u9|combo_cnt[15]~56\ & VCC))
-- \u9|combo_cnt[16]~58\ = CARRY((\u9|combo_cnt\(16) & !\u9|combo_cnt[15]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(16),
	datad => VCC,
	cin => \u9|combo_cnt[15]~56\,
	combout => \u9|combo_cnt[16]~57_combout\,
	cout => \u9|combo_cnt[16]~58\);

-- Location: LCFF_X60_Y24_N9
\u9|combo_cnt[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[16]~57_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(16));

-- Location: LCCOMB_X60_Y24_N10
\u9|combo_cnt[17]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[17]~59_combout\ = (\u9|combo_cnt\(17) & (!\u9|combo_cnt[16]~58\)) # (!\u9|combo_cnt\(17) & ((\u9|combo_cnt[16]~58\) # (GND)))
-- \u9|combo_cnt[17]~60\ = CARRY((!\u9|combo_cnt[16]~58\) # (!\u9|combo_cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(17),
	datad => VCC,
	cin => \u9|combo_cnt[16]~58\,
	combout => \u9|combo_cnt[17]~59_combout\,
	cout => \u9|combo_cnt[17]~60\);

-- Location: LCCOMB_X60_Y24_N14
\u9|combo_cnt[19]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[19]~63_combout\ = (\u9|combo_cnt\(19) & (!\u9|combo_cnt[18]~62\)) # (!\u9|combo_cnt\(19) & ((\u9|combo_cnt[18]~62\) # (GND)))
-- \u9|combo_cnt[19]~64\ = CARRY((!\u9|combo_cnt[18]~62\) # (!\u9|combo_cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(19),
	datad => VCC,
	cin => \u9|combo_cnt[18]~62\,
	combout => \u9|combo_cnt[19]~63_combout\,
	cout => \u9|combo_cnt[19]~64\);

-- Location: LCFF_X60_Y24_N15
\u9|combo_cnt[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[19]~63_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(19));

-- Location: LCFF_X60_Y24_N11
\u9|combo_cnt[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[17]~59_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(17));

-- Location: LCCOMB_X60_Y24_N26
\u9|Equal4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Equal4~5_combout\ = (\u9|combo_cnt\(18) & (\u9|combo_cnt\(19) & (\u9|combo_cnt\(16) & \u9|combo_cnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(18),
	datab => \u9|combo_cnt\(19),
	datac => \u9|combo_cnt\(16),
	datad => \u9|combo_cnt\(17),
	combout => \u9|Equal4~5_combout\);

-- Location: LCCOMB_X60_Y24_N16
\u9|combo_cnt[20]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[20]~65_combout\ = (\u9|combo_cnt\(20) & (\u9|combo_cnt[19]~64\ $ (GND))) # (!\u9|combo_cnt\(20) & (!\u9|combo_cnt[19]~64\ & VCC))
-- \u9|combo_cnt[20]~66\ = CARRY((\u9|combo_cnt\(20) & !\u9|combo_cnt[19]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(20),
	datad => VCC,
	cin => \u9|combo_cnt[19]~64\,
	combout => \u9|combo_cnt[20]~65_combout\,
	cout => \u9|combo_cnt[20]~66\);

-- Location: LCCOMB_X60_Y24_N18
\u9|combo_cnt[21]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[21]~67_combout\ = (\u9|combo_cnt\(21) & (!\u9|combo_cnt[20]~66\)) # (!\u9|combo_cnt\(21) & ((\u9|combo_cnt[20]~66\) # (GND)))
-- \u9|combo_cnt[21]~68\ = CARRY((!\u9|combo_cnt[20]~66\) # (!\u9|combo_cnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(21),
	datad => VCC,
	cin => \u9|combo_cnt[20]~66\,
	combout => \u9|combo_cnt[21]~67_combout\,
	cout => \u9|combo_cnt[21]~68\);

-- Location: LCFF_X60_Y24_N19
\u9|combo_cnt[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[21]~67_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(21));

-- Location: LCCOMB_X60_Y24_N22
\u9|combo_cnt[23]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[23]~71_combout\ = (\u9|combo_cnt\(23) & (!\u9|combo_cnt[22]~70\)) # (!\u9|combo_cnt\(23) & ((\u9|combo_cnt[22]~70\) # (GND)))
-- \u9|combo_cnt[23]~72\ = CARRY((!\u9|combo_cnt[22]~70\) # (!\u9|combo_cnt\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|combo_cnt\(23),
	datad => VCC,
	cin => \u9|combo_cnt[22]~70\,
	combout => \u9|combo_cnt[23]~71_combout\,
	cout => \u9|combo_cnt[23]~72\);

-- Location: LCFF_X60_Y24_N23
\u9|combo_cnt[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[23]~71_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(23));

-- Location: LCFF_X60_Y24_N17
\u9|combo_cnt[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[20]~65_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(20));

-- Location: LCCOMB_X60_Y24_N30
\u9|Equal4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Equal4~6_combout\ = (!\u9|combo_cnt\(22) & (!\u9|combo_cnt\(23) & (\u9|combo_cnt\(20) & !\u9|combo_cnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(22),
	datab => \u9|combo_cnt\(23),
	datac => \u9|combo_cnt\(20),
	datad => \u9|combo_cnt\(21),
	combout => \u9|Equal4~6_combout\);

-- Location: LCCOMB_X60_Y24_N24
\u9|combo_cnt[24]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|combo_cnt[24]~73_combout\ = \u9|combo_cnt\(24) $ (!\u9|combo_cnt[23]~72\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(24),
	cin => \u9|combo_cnt[23]~72\,
	combout => \u9|combo_cnt[24]~73_combout\);

-- Location: LCFF_X60_Y24_N25
\u9|combo_cnt[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[24]~73_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(24));

-- Location: LCCOMB_X61_Y24_N0
\u9|Equal4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Equal4~7_combout\ = (\u9|Equal4~5_combout\ & (\u9|Equal4~6_combout\ & !\u9|combo_cnt\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|Equal4~5_combout\,
	datac => \u9|Equal4~6_combout\,
	datad => \u9|combo_cnt\(24),
	combout => \u9|Equal4~7_combout\);

-- Location: LCFF_X60_Y25_N17
\u9|combo_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[4]~33_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(4));

-- Location: LCCOMB_X60_Y25_N4
\u9|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Equal4~1_combout\ = (\u9|combo_cnt\(6) & (\u9|combo_cnt\(7) & (\u9|combo_cnt\(4) & \u9|combo_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(6),
	datab => \u9|combo_cnt\(7),
	datac => \u9|combo_cnt\(4),
	datad => \u9|combo_cnt\(5),
	combout => \u9|Equal4~1_combout\);

-- Location: LCFF_X60_Y25_N25
\u9|combo_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[8]~41_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(8));

-- Location: LCCOMB_X60_Y25_N6
\u9|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Equal4~2_combout\ = (\u9|combo_cnt\(11) & (\u9|combo_cnt\(10) & (\u9|combo_cnt\(8) & \u9|combo_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(11),
	datab => \u9|combo_cnt\(10),
	datac => \u9|combo_cnt\(8),
	datad => \u9|combo_cnt\(9),
	combout => \u9|Equal4~2_combout\);

-- Location: LCFF_X60_Y25_N11
\u9|combo_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|combo_cnt[1]~27_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sclr => \u9|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|combo_cnt\(1));

-- Location: LCCOMB_X60_Y25_N2
\u9|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Equal4~0_combout\ = (\u9|combo_cnt\(2) & (\u9|combo_cnt\(3) & (\u9|combo_cnt\(0) & \u9|combo_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|combo_cnt\(2),
	datab => \u9|combo_cnt\(3),
	datac => \u9|combo_cnt\(0),
	datad => \u9|combo_cnt\(1),
	combout => \u9|Equal4~0_combout\);

-- Location: LCCOMB_X61_Y25_N4
\u9|Equal4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Equal4~4_combout\ = (\u9|Equal4~3_combout\ & (\u9|Equal4~1_combout\ & (\u9|Equal4~2_combout\ & \u9|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Equal4~3_combout\,
	datab => \u9|Equal4~1_combout\,
	datac => \u9|Equal4~2_combout\,
	datad => \u9|Equal4~0_combout\,
	combout => \u9|Equal4~4_combout\);

-- Location: LCCOMB_X62_Y25_N22
\u9|i2c_reset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|i2c_reset~0_combout\ = ((!\u9|iexposure_adj_delay\(2) & \u9|iexposure_adj_delay\(3))) # (!\u1|oRST_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|iexposure_adj_delay\(2),
	datac => \u1|oRST_1~regout\,
	datad => \u9|iexposure_adj_delay\(3),
	combout => \u9|i2c_reset~0_combout\);

-- Location: LCCOMB_X62_Y25_N16
\u9|i2c_reset\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|i2c_reset~combout\ = (\u9|i2c_reset~0_combout\) # ((\u9|Equal4~7_combout\ & \u9|Equal4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|Equal4~7_combout\,
	datac => \u9|Equal4~4_combout\,
	datad => \u9|i2c_reset~0_combout\,
	combout => \u9|i2c_reset~combout\);

-- Location: LCCOMB_X59_Y25_N20
\u9|mI2C_CLK_DIV[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[10]~36_combout\ = (\u9|mI2C_CLK_DIV\(10) & (\u9|mI2C_CLK_DIV[9]~35\ $ (GND))) # (!\u9|mI2C_CLK_DIV\(10) & (!\u9|mI2C_CLK_DIV[9]~35\ & VCC))
-- \u9|mI2C_CLK_DIV[10]~37\ = CARRY((\u9|mI2C_CLK_DIV\(10) & !\u9|mI2C_CLK_DIV[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_CLK_DIV\(10),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[9]~35\,
	combout => \u9|mI2C_CLK_DIV[10]~36_combout\,
	cout => \u9|mI2C_CLK_DIV[10]~37\);

-- Location: LCFF_X59_Y25_N23
\u9|mI2C_CLK_DIV[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[11]~38_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(11));

-- Location: LCCOMB_X58_Y25_N30
\u9|LessThan2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LessThan2~4_combout\ = ((!\u9|LessThan2~2_combout\ & \u9|mI2C_CLK_DIV\(11))) # (!\u9|LessThan2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LessThan2~3_combout\,
	datac => \u9|LessThan2~2_combout\,
	datad => \u9|mI2C_CLK_DIV\(11),
	combout => \u9|LessThan2~4_combout\);

-- Location: LCFF_X59_Y25_N1
\u9|mI2C_CLK_DIV[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[0]~16_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(0));

-- Location: LCCOMB_X59_Y25_N2
\u9|mI2C_CLK_DIV[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[1]~18_combout\ = (\u9|mI2C_CLK_DIV\(1) & (!\u9|mI2C_CLK_DIV[0]~17\)) # (!\u9|mI2C_CLK_DIV\(1) & ((\u9|mI2C_CLK_DIV[0]~17\) # (GND)))
-- \u9|mI2C_CLK_DIV[1]~19\ = CARRY((!\u9|mI2C_CLK_DIV[0]~17\) # (!\u9|mI2C_CLK_DIV\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|mI2C_CLK_DIV\(1),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[0]~17\,
	combout => \u9|mI2C_CLK_DIV[1]~18_combout\,
	cout => \u9|mI2C_CLK_DIV[1]~19\);

-- Location: LCFF_X59_Y25_N3
\u9|mI2C_CLK_DIV[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[1]~18_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(1));

-- Location: LCCOMB_X59_Y25_N4
\u9|mI2C_CLK_DIV[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[2]~20_combout\ = (\u9|mI2C_CLK_DIV\(2) & (\u9|mI2C_CLK_DIV[1]~19\ $ (GND))) # (!\u9|mI2C_CLK_DIV\(2) & (!\u9|mI2C_CLK_DIV[1]~19\ & VCC))
-- \u9|mI2C_CLK_DIV[2]~21\ = CARRY((\u9|mI2C_CLK_DIV\(2) & !\u9|mI2C_CLK_DIV[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|mI2C_CLK_DIV\(2),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[1]~19\,
	combout => \u9|mI2C_CLK_DIV[2]~20_combout\,
	cout => \u9|mI2C_CLK_DIV[2]~21\);

-- Location: LCFF_X59_Y25_N5
\u9|mI2C_CLK_DIV[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[2]~20_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(2));

-- Location: LCCOMB_X59_Y25_N8
\u9|mI2C_CLK_DIV[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[4]~24_combout\ = (\u9|mI2C_CLK_DIV\(4) & (\u9|mI2C_CLK_DIV[3]~23\ $ (GND))) # (!\u9|mI2C_CLK_DIV\(4) & (!\u9|mI2C_CLK_DIV[3]~23\ & VCC))
-- \u9|mI2C_CLK_DIV[4]~25\ = CARRY((\u9|mI2C_CLK_DIV\(4) & !\u9|mI2C_CLK_DIV[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|mI2C_CLK_DIV\(4),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[3]~23\,
	combout => \u9|mI2C_CLK_DIV[4]~24_combout\,
	cout => \u9|mI2C_CLK_DIV[4]~25\);

-- Location: LCFF_X59_Y25_N9
\u9|mI2C_CLK_DIV[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[4]~24_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(4));

-- Location: LCCOMB_X59_Y25_N10
\u9|mI2C_CLK_DIV[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[5]~26_combout\ = (\u9|mI2C_CLK_DIV\(5) & (!\u9|mI2C_CLK_DIV[4]~25\)) # (!\u9|mI2C_CLK_DIV\(5) & ((\u9|mI2C_CLK_DIV[4]~25\) # (GND)))
-- \u9|mI2C_CLK_DIV[5]~27\ = CARRY((!\u9|mI2C_CLK_DIV[4]~25\) # (!\u9|mI2C_CLK_DIV\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_CLK_DIV\(5),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[4]~25\,
	combout => \u9|mI2C_CLK_DIV[5]~26_combout\,
	cout => \u9|mI2C_CLK_DIV[5]~27\);

-- Location: LCCOMB_X59_Y25_N12
\u9|mI2C_CLK_DIV[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[6]~28_combout\ = (\u9|mI2C_CLK_DIV\(6) & (\u9|mI2C_CLK_DIV[5]~27\ $ (GND))) # (!\u9|mI2C_CLK_DIV\(6) & (!\u9|mI2C_CLK_DIV[5]~27\ & VCC))
-- \u9|mI2C_CLK_DIV[6]~29\ = CARRY((\u9|mI2C_CLK_DIV\(6) & !\u9|mI2C_CLK_DIV[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_CLK_DIV\(6),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[5]~27\,
	combout => \u9|mI2C_CLK_DIV[6]~28_combout\,
	cout => \u9|mI2C_CLK_DIV[6]~29\);

-- Location: LCCOMB_X59_Y25_N14
\u9|mI2C_CLK_DIV[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[7]~30_combout\ = (\u9|mI2C_CLK_DIV\(7) & (!\u9|mI2C_CLK_DIV[6]~29\)) # (!\u9|mI2C_CLK_DIV\(7) & ((\u9|mI2C_CLK_DIV[6]~29\) # (GND)))
-- \u9|mI2C_CLK_DIV[7]~31\ = CARRY((!\u9|mI2C_CLK_DIV[6]~29\) # (!\u9|mI2C_CLK_DIV\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|mI2C_CLK_DIV\(7),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[6]~29\,
	combout => \u9|mI2C_CLK_DIV[7]~30_combout\,
	cout => \u9|mI2C_CLK_DIV[7]~31\);

-- Location: LCFF_X59_Y25_N15
\u9|mI2C_CLK_DIV[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[7]~30_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(7));

-- Location: LCCOMB_X59_Y25_N18
\u9|mI2C_CLK_DIV[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CLK_DIV[9]~34_combout\ = (\u9|mI2C_CLK_DIV\(9) & (!\u9|mI2C_CLK_DIV[8]~33\)) # (!\u9|mI2C_CLK_DIV\(9) & ((\u9|mI2C_CLK_DIV[8]~33\) # (GND)))
-- \u9|mI2C_CLK_DIV[9]~35\ = CARRY((!\u9|mI2C_CLK_DIV[8]~33\) # (!\u9|mI2C_CLK_DIV\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|mI2C_CLK_DIV\(9),
	datad => VCC,
	cin => \u9|mI2C_CLK_DIV[8]~33\,
	combout => \u9|mI2C_CLK_DIV[9]~34_combout\,
	cout => \u9|mI2C_CLK_DIV[9]~35\);

-- Location: LCFF_X59_Y25_N19
\u9|mI2C_CLK_DIV[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[9]~34_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(9));

-- Location: LCFF_X59_Y25_N21
\u9|mI2C_CLK_DIV[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[10]~36_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(10));

-- Location: LCFF_X59_Y25_N11
\u9|mI2C_CLK_DIV[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[5]~26_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(5));

-- Location: LCCOMB_X58_Y25_N8
\u9|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LessThan2~0_combout\ = (!\u9|mI2C_CLK_DIV\(3) & (!\u9|mI2C_CLK_DIV\(5) & (!\u9|mI2C_CLK_DIV\(4) & !\u9|mI2C_CLK_DIV\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_CLK_DIV\(3),
	datab => \u9|mI2C_CLK_DIV\(5),
	datac => \u9|mI2C_CLK_DIV\(4),
	datad => \u9|mI2C_CLK_DIV\(2),
	combout => \u9|LessThan2~0_combout\);

-- Location: LCFF_X59_Y25_N13
\u9|mI2C_CLK_DIV[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|mI2C_CLK_DIV[6]~28_combout\,
	aclr => \u9|i2c_reset~combout\,
	sclr => \u9|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CLK_DIV\(6));

-- Location: LCCOMB_X58_Y25_N22
\u9|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LessThan2~1_combout\ = ((!\u9|mI2C_CLK_DIV\(6)) # (!\u9|mI2C_CLK_DIV\(7))) # (!\u9|mI2C_CLK_DIV\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_CLK_DIV\(8),
	datab => \u9|mI2C_CLK_DIV\(7),
	datac => \u9|mI2C_CLK_DIV\(6),
	combout => \u9|LessThan2~1_combout\);

-- Location: LCCOMB_X58_Y25_N14
\u9|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LessThan2~2_combout\ = (!\u9|mI2C_CLK_DIV\(9) & (!\u9|mI2C_CLK_DIV\(10) & ((\u9|LessThan2~0_combout\) # (\u9|LessThan2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_CLK_DIV\(9),
	datab => \u9|mI2C_CLK_DIV\(10),
	datac => \u9|LessThan2~0_combout\,
	datad => \u9|LessThan2~1_combout\,
	combout => \u9|LessThan2~2_combout\);

-- Location: LCCOMB_X58_Y25_N2
\u9|mI2C_CTRL_CLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CTRL_CLK~0_combout\ = \u9|mI2C_CTRL_CLK~regout\ $ ((((!\u9|LessThan2~2_combout\ & \u9|mI2C_CLK_DIV\(11))) # (!\u9|LessThan2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LessThan2~3_combout\,
	datab => \u9|mI2C_CTRL_CLK~regout\,
	datac => \u9|LessThan2~2_combout\,
	datad => \u9|mI2C_CLK_DIV\(11),
	combout => \u9|mI2C_CTRL_CLK~0_combout\);

-- Location: LCCOMB_X50_Y24_N6
\u9|mI2C_CTRL_CLK~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_CTRL_CLK~feeder_combout\ = \u9|mI2C_CTRL_CLK~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|mI2C_CTRL_CLK~0_combout\,
	combout => \u9|mI2C_CTRL_CLK~feeder_combout\);

-- Location: LCFF_X50_Y24_N7
\u9|mI2C_CTRL_CLK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~combout\,
	datain => \u9|mI2C_CTRL_CLK~feeder_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_CTRL_CLK~regout\);

-- Location: CLKCTRL_G0
\u9|mI2C_CTRL_CLK~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u9|mI2C_CTRL_CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\);

-- Location: LCCOMB_X58_Y27_N26
\u9|u0|SD_COUNTER~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD_COUNTER~2_combout\ = (!\u9|mI2C_GO~regout\) # (!\u9|u0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Add0~8_combout\,
	datad => \u9|mI2C_GO~regout\,
	combout => \u9|u0|SD_COUNTER~2_combout\);

-- Location: LCCOMB_X58_Y27_N16
\u9|u0|SD_COUNTER~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD_COUNTER~6_combout\ = (!\u9|mI2C_GO~regout\) # (!\u9|u0|SD_COUNTER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|u0|SD_COUNTER\(0),
	datad => \u9|mI2C_GO~regout\,
	combout => \u9|u0|SD_COUNTER~6_combout\);

-- Location: LCFF_X58_Y27_N17
\u9|u0|SD_COUNTER[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD_COUNTER~6_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|u0|SD_COUNTER[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD_COUNTER\(0));

-- Location: LCCOMB_X58_Y27_N28
\u9|u0|SD_COUNTER~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD_COUNTER~4_combout\ = (!\u9|mI2C_GO~regout\) # (!\u9|u0|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Add0~4_combout\,
	datad => \u9|mI2C_GO~regout\,
	combout => \u9|u0|SD_COUNTER~4_combout\);

-- Location: LCFF_X58_Y27_N29
\u9|u0|SD_COUNTER[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD_COUNTER~4_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|u0|SD_COUNTER[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD_COUNTER\(2));

-- Location: LCCOMB_X58_Y25_N20
\u9|u0|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|LessThan2~0_combout\ = (\u9|u0|SD_COUNTER\(1) & (\u9|u0|SD_COUNTER\(0) & \u9|u0|SD_COUNTER\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(1),
	datac => \u9|u0|SD_COUNTER\(0),
	datad => \u9|u0|SD_COUNTER\(2),
	combout => \u9|u0|LessThan2~0_combout\);

-- Location: LCCOMB_X58_Y25_N0
\u9|u0|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|LessThan2~1_combout\ = (\u9|u0|SD_COUNTER\(5)) # ((\u9|u0|SD_COUNTER\(4) & ((\u9|u0|SD_COUNTER\(3)) # (\u9|u0|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(3),
	datab => \u9|u0|SD_COUNTER\(5),
	datac => \u9|u0|LessThan2~0_combout\,
	datad => \u9|u0|SD_COUNTER\(4),
	combout => \u9|u0|LessThan2~1_combout\);

-- Location: LCCOMB_X58_Y27_N0
\u9|u0|SD_COUNTER[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD_COUNTER[2]~1_combout\ = ((!\u9|u0|SD_COUNTER\(6) & \u9|u0|LessThan2~1_combout\)) # (!\u9|mI2C_GO~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(6),
	datac => \u9|u0|LessThan2~1_combout\,
	datad => \u9|mI2C_GO~regout\,
	combout => \u9|u0|SD_COUNTER[2]~1_combout\);

-- Location: LCFF_X58_Y27_N27
\u9|u0|SD_COUNTER[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD_COUNTER~2_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|u0|SD_COUNTER[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD_COUNTER\(4));

-- Location: LCCOMB_X61_Y27_N30
\u9|u0|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Selector0~1_combout\ = (\u9|u0|SD_COUNTER\(1) & (\u9|u0|SD_COUNTER\(4) & (!\u9|u0|SD_COUNTER\(6) & \u9|u0|SD_COUNTER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(1),
	datab => \u9|u0|SD_COUNTER\(4),
	datac => \u9|u0|SD_COUNTER\(6),
	datad => \u9|u0|SD_COUNTER\(2),
	combout => \u9|u0|Selector0~1_combout\);

-- Location: LCCOMB_X61_Y27_N16
\u9|u0|END~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|END~0_combout\ = (\u9|u0|Selector0~0_combout\ & ((\u9|u0|Selector0~1_combout\ & ((\u9|u0|SD_COUNTER\(5)))) # (!\u9|u0|Selector0~1_combout\ & (\u9|u0|END~regout\)))) # (!\u9|u0|Selector0~0_combout\ & (((\u9|u0|END~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Selector0~0_combout\,
	datab => \u9|u0|Selector0~1_combout\,
	datac => \u9|u0|END~regout\,
	datad => \u9|u0|SD_COUNTER\(5),
	combout => \u9|u0|END~0_combout\);

-- Location: LCFF_X61_Y27_N17
\u9|u0|END\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|END~0_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|END~regout\);

-- Location: LCCOMB_X61_Y26_N2
\u9|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Selector1~0_combout\ = (!\u9|mSetup_ST.0010~regout\ & ((\u9|u0|ACK~0_combout\) # ((\u9|u0|END~regout\) # (!\u9|mSetup_ST.0001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|ACK~0_combout\,
	datab => \u9|mSetup_ST.0010~regout\,
	datac => \u9|u0|END~regout\,
	datad => \u9|mSetup_ST.0001~regout\,
	combout => \u9|Selector1~0_combout\);

-- Location: LCCOMB_X57_Y26_N22
\u9|LUT_INDEX[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LUT_INDEX[0]~7_combout\ = !\u9|LUT_INDEX\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|LUT_INDEX\(0),
	combout => \u9|LUT_INDEX[0]~7_combout\);

-- Location: LCCOMB_X57_Y26_N12
\u9|LUT_INDEX[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LUT_INDEX[2]~3_combout\ = \u9|LUT_INDEX\(2) $ (((\u9|LUT_INDEX\(1) & (\u9|LUT_INDEX\(0) & \u9|LUT_INDEX[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(1),
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|LUT_INDEX\(2),
	datad => \u9|LUT_INDEX[5]~2_combout\,
	combout => \u9|LUT_INDEX[2]~3_combout\);

-- Location: LCFF_X57_Y26_N13
\u9|LUT_INDEX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|LUT_INDEX[2]~3_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|LUT_INDEX\(2));

-- Location: LCCOMB_X61_Y26_N4
\u9|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LessThan3~1_combout\ = (!\u9|LUT_INDEX\(0) & (!\u9|LUT_INDEX\(2) & !\u9|LUT_INDEX\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(0),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(1),
	combout => \u9|LessThan3~1_combout\);

-- Location: LCCOMB_X57_Y26_N26
\u9|LUT_INDEX[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LUT_INDEX[2]~6_combout\ = (\u9|LUT_INDEX\(0) & (\u9|LUT_INDEX\(1) & \u9|LUT_INDEX[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|LUT_INDEX\(0),
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX[5]~2_combout\,
	combout => \u9|LUT_INDEX[2]~6_combout\);

-- Location: LCCOMB_X57_Y26_N0
\u9|LUT_INDEX[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LUT_INDEX[4]~5_combout\ = \u9|LUT_INDEX\(4) $ (((\u9|LUT_INDEX\(3) & (\u9|LUT_INDEX[2]~6_combout\ & \u9|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX[2]~6_combout\,
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(2),
	combout => \u9|LUT_INDEX[4]~5_combout\);

-- Location: LCFF_X57_Y26_N1
\u9|LUT_INDEX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|LUT_INDEX[4]~5_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|LUT_INDEX\(4));

-- Location: LCCOMB_X61_Y26_N10
\u9|LUT_INDEX[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LUT_INDEX[5]~2_combout\ = (\u9|mSetup_ST.0010~regout\ & (((\u9|LessThan3~1_combout\) # (!\u9|LUT_INDEX\(4))) # (!\u9|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LessThan3~1_combout\,
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|mSetup_ST.0010~regout\,
	combout => \u9|LUT_INDEX[5]~2_combout\);

-- Location: LCFF_X57_Y26_N23
\u9|LUT_INDEX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|LUT_INDEX[0]~7_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|LUT_INDEX[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|LUT_INDEX\(0));

-- Location: LCCOMB_X57_Y26_N24
\u9|Add4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Add4~1_combout\ = \u9|LUT_INDEX\(1) $ (\u9|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Add4~1_combout\);

-- Location: LCFF_X57_Y26_N25
\u9|LUT_INDEX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Add4~1_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|LUT_INDEX[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|LUT_INDEX\(1));

-- Location: LCCOMB_X58_Y26_N26
\u9|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux1~0_combout\ = (!\u9|LUT_INDEX\(2) & !\u9|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|LUT_INDEX\(2),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Mux1~0_combout\);

-- Location: LCCOMB_X58_Y26_N18
\u9|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LessThan3~0_combout\ = (((!\u9|LUT_INDEX\(1) & \u9|Mux1~0_combout\)) # (!\u9|LUT_INDEX\(4))) # (!\u9|LUT_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(1),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|Mux1~0_combout\,
	combout => \u9|LessThan3~0_combout\);

-- Location: LCFF_X61_Y26_N3
\u9|mSetup_ST.0000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Selector1~0_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mSetup_ST.0000~regout\);

-- Location: LCCOMB_X61_Y26_N12
\u9|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Selector2~0_combout\ = ((\u9|u0|END~regout\ & \u9|mSetup_ST.0001~regout\)) # (!\u9|mSetup_ST.0000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|END~regout\,
	datac => \u9|mSetup_ST.0001~regout\,
	datad => \u9|mSetup_ST.0000~regout\,
	combout => \u9|Selector2~0_combout\);

-- Location: LCFF_X61_Y26_N13
\u9|mSetup_ST.0001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Selector2~0_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mSetup_ST.0001~regout\);

-- Location: LCCOMB_X61_Y26_N22
\u9|mSetup_ST~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mSetup_ST~12_combout\ = (\u9|u0|ACK~0_combout\ & (!\u9|u0|END~regout\ & \u9|mSetup_ST.0001~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|ACK~0_combout\,
	datac => \u9|u0|END~regout\,
	datad => \u9|mSetup_ST.0001~regout\,
	combout => \u9|mSetup_ST~12_combout\);

-- Location: LCFF_X61_Y26_N23
\u9|mSetup_ST.0010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|mSetup_ST~12_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mSetup_ST.0010~regout\);

-- Location: LCCOMB_X61_Y26_N0
\u9|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Selector0~0_combout\ = (\u9|mI2C_GO~regout\ & ((\u9|u0|END~regout\) # ((!\u9|mSetup_ST.0001~regout\)))) # (!\u9|mI2C_GO~regout\ & (((!\u9|mSetup_ST.0010~regout\ & !\u9|mSetup_ST.0001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|END~regout\,
	datab => \u9|mSetup_ST.0010~regout\,
	datac => \u9|mI2C_GO~regout\,
	datad => \u9|mSetup_ST.0001~regout\,
	combout => \u9|Selector0~0_combout\);

-- Location: LCFF_X61_Y26_N1
\u9|mI2C_GO\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Selector0~0_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_GO~regout\);

-- Location: LCCOMB_X58_Y27_N22
\u9|u0|SD_COUNTER~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD_COUNTER~0_combout\ = (!\u9|mI2C_GO~regout\) # (!\u9|u0|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Add0~10_combout\,
	datad => \u9|mI2C_GO~regout\,
	combout => \u9|u0|SD_COUNTER~0_combout\);

-- Location: LCFF_X58_Y27_N23
\u9|u0|SD_COUNTER[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD_COUNTER~0_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|u0|SD_COUNTER[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD_COUNTER\(5));

-- Location: LCCOMB_X58_Y27_N2
\u9|u0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Add0~1\ = CARRY(!\u9|u0|SD_COUNTER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(0),
	datad => VCC,
	cout => \u9|u0|Add0~1\);

-- Location: LCCOMB_X58_Y27_N4
\u9|u0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Add0~2_combout\ = (\u9|u0|SD_COUNTER\(1) & ((\u9|u0|Add0~1\) # (GND))) # (!\u9|u0|SD_COUNTER\(1) & (!\u9|u0|Add0~1\))
-- \u9|u0|Add0~3\ = CARRY((\u9|u0|SD_COUNTER\(1)) # (!\u9|u0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|SD_COUNTER\(1),
	datad => VCC,
	cin => \u9|u0|Add0~1\,
	combout => \u9|u0|Add0~2_combout\,
	cout => \u9|u0|Add0~3\);

-- Location: LCCOMB_X58_Y27_N30
\u9|u0|SD_COUNTER~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD_COUNTER~7_combout\ = (!\u9|mI2C_GO~regout\) # (!\u9|u0|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|u0|Add0~2_combout\,
	datad => \u9|mI2C_GO~regout\,
	combout => \u9|u0|SD_COUNTER~7_combout\);

-- Location: LCFF_X58_Y27_N31
\u9|u0|SD_COUNTER[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD_COUNTER~7_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|u0|SD_COUNTER[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD_COUNTER\(1));

-- Location: LCCOMB_X58_Y27_N8
\u9|u0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Add0~6_combout\ = (\u9|u0|SD_COUNTER\(3) & ((\u9|u0|Add0~5\) # (GND))) # (!\u9|u0|SD_COUNTER\(3) & (!\u9|u0|Add0~5\))
-- \u9|u0|Add0~7\ = CARRY((\u9|u0|SD_COUNTER\(3)) # (!\u9|u0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(3),
	datad => VCC,
	cin => \u9|u0|Add0~5\,
	combout => \u9|u0|Add0~6_combout\,
	cout => \u9|u0|Add0~7\);

-- Location: LCCOMB_X58_Y27_N14
\u9|u0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Add0~12_combout\ = \u9|u0|SD_COUNTER\(6) $ (!\u9|u0|Add0~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(6),
	cin => \u9|u0|Add0~11\,
	combout => \u9|u0|Add0~12_combout\);

-- Location: LCCOMB_X58_Y27_N24
\u9|u0|SD_COUNTER~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD_COUNTER~5_combout\ = (\u9|mI2C_GO~regout\ & ((\u9|u0|SD_COUNTER\(6)) # ((\u9|u0|LessThan2~1_combout\ & \u9|u0|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|LessThan2~1_combout\,
	datab => \u9|u0|Add0~12_combout\,
	datac => \u9|u0|SD_COUNTER\(6),
	datad => \u9|mI2C_GO~regout\,
	combout => \u9|u0|SD_COUNTER~5_combout\);

-- Location: LCFF_X58_Y27_N25
\u9|u0|SD_COUNTER[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD_COUNTER~5_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD_COUNTER\(6));

-- Location: LCCOMB_X58_Y27_N20
\u9|u0|SD_COUNTER~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD_COUNTER~3_combout\ = (!\u9|mI2C_GO~regout\) # (!\u9|u0|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|u0|Add0~6_combout\,
	datad => \u9|mI2C_GO~regout\,
	combout => \u9|u0|SD_COUNTER~3_combout\);

-- Location: LCFF_X58_Y27_N21
\u9|u0|SD_COUNTER[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD_COUNTER~3_combout\,
	aclr => \u9|i2c_reset~combout\,
	ena => \u9|u0|SD_COUNTER[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD_COUNTER\(3));

-- Location: LCCOMB_X58_Y26_N24
\u9|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Add4~0_combout\ = (\u9|LUT_INDEX\(1) & \u9|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Add4~0_combout\);

-- Location: LCCOMB_X57_Y26_N10
\u9|LUT_INDEX[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|LUT_INDEX[3]~4_combout\ = \u9|LUT_INDEX\(3) $ (((\u9|LUT_INDEX\(2) & (\u9|Add4~0_combout\ & \u9|LUT_INDEX[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(2),
	datab => \u9|Add4~0_combout\,
	datac => \u9|LUT_INDEX\(3),
	datad => \u9|LUT_INDEX[5]~2_combout\,
	combout => \u9|LUT_INDEX[3]~4_combout\);

-- Location: LCFF_X57_Y26_N11
\u9|LUT_INDEX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|LUT_INDEX[3]~4_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|LUT_INDEX\(3));

-- Location: LCCOMB_X58_Y26_N0
\u9|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux21~0_combout\ = (\u9|Add4~0_combout\ & (!\u9|LUT_INDEX\(4) & (\u9|LUT_INDEX\(2) $ (\u9|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Add4~0_combout\,
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux21~0_combout\);

-- Location: LCCOMB_X60_Y27_N12
\u9|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux17~0_combout\ = (!\u9|LUT_INDEX\(2) & (\u9|LUT_INDEX\(1) & !\u9|LUT_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Mux17~0_combout\);

-- Location: LCCOMB_X58_Y26_N8
\u9|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux21~1_combout\ = (\u9|LUT_INDEX\(4) & (!\u9|LUT_INDEX\(3) & ((\u9|Mux14~2_combout\) # (\u9|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux14~2_combout\,
	datab => \u9|Mux17~0_combout\,
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux21~1_combout\);

-- Location: LCCOMB_X63_Y26_N2
\u9|senosr_exposure[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[1]~15_combout\ = \u9|senosr_exposure\(1) $ (VCC)
-- \u9|senosr_exposure[1]~16\ = CARRY(\u9|senosr_exposure\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|senosr_exposure\(1),
	datad => VCC,
	combout => \u9|senosr_exposure[1]~15_combout\,
	cout => \u9|senosr_exposure[1]~16\);

-- Location: LCCOMB_X65_Y26_N0
\iSW[0]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \iSW[0]~_wirecell_combout\ = !\iSW~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iSW~combout\(0),
	combout => \iSW[0]~_wirecell_combout\);

-- Location: LCCOMB_X63_Y26_N4
\u9|senosr_exposure[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[2]~17_combout\ = (\u9|senosr_exposure\(2) & ((\iSW~combout\(0) & (!\u9|senosr_exposure[1]~16\)) # (!\iSW~combout\(0) & (\u9|senosr_exposure[1]~16\ & VCC)))) # (!\u9|senosr_exposure\(2) & ((\iSW~combout\(0) & 
-- ((\u9|senosr_exposure[1]~16\) # (GND))) # (!\iSW~combout\(0) & (!\u9|senosr_exposure[1]~16\))))
-- \u9|senosr_exposure[2]~18\ = CARRY((\u9|senosr_exposure\(2) & (\iSW~combout\(0) & !\u9|senosr_exposure[1]~16\)) # (!\u9|senosr_exposure\(2) & ((\iSW~combout\(0)) # (!\u9|senosr_exposure[1]~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(2),
	datab => \iSW~combout\(0),
	datad => VCC,
	cin => \u9|senosr_exposure[1]~16\,
	combout => \u9|senosr_exposure[2]~17_combout\,
	cout => \u9|senosr_exposure[2]~18\);

-- Location: LCCOMB_X63_Y26_N6
\u9|senosr_exposure[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[3]~19_combout\ = ((\iSW~combout\(0) $ (\u9|senosr_exposure\(3) $ (\u9|senosr_exposure[2]~18\)))) # (GND)
-- \u9|senosr_exposure[3]~20\ = CARRY((\iSW~combout\(0) & (\u9|senosr_exposure\(3) & !\u9|senosr_exposure[2]~18\)) # (!\iSW~combout\(0) & ((\u9|senosr_exposure\(3)) # (!\u9|senosr_exposure[2]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \u9|senosr_exposure\(3),
	datad => VCC,
	cin => \u9|senosr_exposure[2]~18\,
	combout => \u9|senosr_exposure[3]~19_combout\,
	cout => \u9|senosr_exposure[3]~20\);

-- Location: LCCOMB_X62_Y25_N24
\u9|always1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|always1~2_combout\ = (\iKEY~combout\(1) & (\u9|Equal4~4_combout\ & ((\u9|Equal4~7_combout\)))) # (!\iKEY~combout\(1) & ((\u9|iexposure_adj_delay\(0)) # ((\u9|Equal4~4_combout\ & \u9|Equal4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datab => \u9|Equal4~4_combout\,
	datac => \u9|iexposure_adj_delay\(0),
	datad => \u9|Equal4~7_combout\,
	combout => \u9|always1~2_combout\);

-- Location: LCFF_X63_Y26_N7
\u9|senosr_exposure[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[3]~19_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(3));

-- Location: LCCOMB_X63_Y26_N8
\u9|senosr_exposure[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[4]~21_combout\ = (\u9|senosr_exposure\(4) & ((\iSW~combout\(0) & (!\u9|senosr_exposure[3]~20\)) # (!\iSW~combout\(0) & (\u9|senosr_exposure[3]~20\ & VCC)))) # (!\u9|senosr_exposure\(4) & ((\iSW~combout\(0) & 
-- ((\u9|senosr_exposure[3]~20\) # (GND))) # (!\iSW~combout\(0) & (!\u9|senosr_exposure[3]~20\))))
-- \u9|senosr_exposure[4]~22\ = CARRY((\u9|senosr_exposure\(4) & (\iSW~combout\(0) & !\u9|senosr_exposure[3]~20\)) # (!\u9|senosr_exposure\(4) & ((\iSW~combout\(0)) # (!\u9|senosr_exposure[3]~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(4),
	datab => \iSW~combout\(0),
	datad => VCC,
	cin => \u9|senosr_exposure[3]~20\,
	combout => \u9|senosr_exposure[4]~21_combout\,
	cout => \u9|senosr_exposure[4]~22\);

-- Location: LCCOMB_X63_Y26_N10
\u9|senosr_exposure[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[5]~23_combout\ = ((\u9|senosr_exposure\(5) $ (\iSW~combout\(0) $ (!\u9|senosr_exposure[4]~22\)))) # (GND)
-- \u9|senosr_exposure[5]~24\ = CARRY((\u9|senosr_exposure\(5) & ((\iSW~combout\(0)) # (!\u9|senosr_exposure[4]~22\))) # (!\u9|senosr_exposure\(5) & (\iSW~combout\(0) & !\u9|senosr_exposure[4]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(5),
	datab => \iSW~combout\(0),
	datad => VCC,
	cin => \u9|senosr_exposure[4]~22\,
	combout => \u9|senosr_exposure[5]~23_combout\,
	cout => \u9|senosr_exposure[5]~24\);

-- Location: LCCOMB_X63_Y26_N12
\u9|senosr_exposure[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[6]~25_combout\ = (\iSW~combout\(0) & ((\u9|senosr_exposure\(6) & (\u9|senosr_exposure[5]~24\ & VCC)) # (!\u9|senosr_exposure\(6) & (!\u9|senosr_exposure[5]~24\)))) # (!\iSW~combout\(0) & ((\u9|senosr_exposure\(6) & 
-- (!\u9|senosr_exposure[5]~24\)) # (!\u9|senosr_exposure\(6) & ((\u9|senosr_exposure[5]~24\) # (GND)))))
-- \u9|senosr_exposure[6]~26\ = CARRY((\iSW~combout\(0) & (!\u9|senosr_exposure\(6) & !\u9|senosr_exposure[5]~24\)) # (!\iSW~combout\(0) & ((!\u9|senosr_exposure[5]~24\) # (!\u9|senosr_exposure\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \u9|senosr_exposure\(6),
	datad => VCC,
	cin => \u9|senosr_exposure[5]~24\,
	combout => \u9|senosr_exposure[6]~25_combout\,
	cout => \u9|senosr_exposure[6]~26\);

-- Location: LCFF_X63_Y26_N13
\u9|senosr_exposure[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[6]~25_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(6));

-- Location: LCCOMB_X63_Y26_N14
\u9|senosr_exposure[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[7]~27_combout\ = ((\iSW~combout\(0) $ (\u9|senosr_exposure\(7) $ (!\u9|senosr_exposure[6]~26\)))) # (GND)
-- \u9|senosr_exposure[7]~28\ = CARRY((\iSW~combout\(0) & ((\u9|senosr_exposure\(7)) # (!\u9|senosr_exposure[6]~26\))) # (!\iSW~combout\(0) & (\u9|senosr_exposure\(7) & !\u9|senosr_exposure[6]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \u9|senosr_exposure\(7),
	datad => VCC,
	cin => \u9|senosr_exposure[6]~26\,
	combout => \u9|senosr_exposure[7]~27_combout\,
	cout => \u9|senosr_exposure[7]~28\);

-- Location: LCFF_X63_Y26_N15
\u9|senosr_exposure[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[7]~27_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(7));

-- Location: LCCOMB_X63_Y26_N22
\u9|senosr_exposure[11]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[11]~44_combout\ = ((\iSW~combout\(0) $ (\u9|senosr_exposure\(11) $ (!\u9|senosr_exposure[10]~34\)))) # (GND)
-- \u9|senosr_exposure[11]~45\ = CARRY((\iSW~combout\(0) & ((\u9|senosr_exposure\(11)) # (!\u9|senosr_exposure[10]~34\))) # (!\iSW~combout\(0) & (\u9|senosr_exposure\(11) & !\u9|senosr_exposure[10]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \u9|senosr_exposure\(11),
	datad => VCC,
	cin => \u9|senosr_exposure[10]~34\,
	combout => \u9|senosr_exposure[11]~44_combout\,
	cout => \u9|senosr_exposure[11]~45\);

-- Location: LCFF_X63_Y26_N23
\u9|senosr_exposure[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[11]~44_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(11));

-- Location: LCCOMB_X63_Y26_N24
\u9|senosr_exposure[12]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[12]~46_combout\ = (\iSW~combout\(0) & ((\u9|senosr_exposure\(12) & (\u9|senosr_exposure[11]~45\ & VCC)) # (!\u9|senosr_exposure\(12) & (!\u9|senosr_exposure[11]~45\)))) # (!\iSW~combout\(0) & ((\u9|senosr_exposure\(12) & 
-- (!\u9|senosr_exposure[11]~45\)) # (!\u9|senosr_exposure\(12) & ((\u9|senosr_exposure[11]~45\) # (GND)))))
-- \u9|senosr_exposure[12]~47\ = CARRY((\iSW~combout\(0) & (!\u9|senosr_exposure\(12) & !\u9|senosr_exposure[11]~45\)) # (!\iSW~combout\(0) & ((!\u9|senosr_exposure[11]~45\) # (!\u9|senosr_exposure\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \u9|senosr_exposure\(12),
	datad => VCC,
	cin => \u9|senosr_exposure[11]~45\,
	combout => \u9|senosr_exposure[12]~46_combout\,
	cout => \u9|senosr_exposure[12]~47\);

-- Location: LCFF_X63_Y26_N25
\u9|senosr_exposure[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[12]~46_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(12));

-- Location: LCCOMB_X62_Y26_N0
\u9|senosr_exposure[5]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[5]~41_combout\ = (!\u9|senosr_exposure\(8) & (\u9|senosr_exposure\(12) & (\u9|senosr_exposure\(7) & \u9|senosr_exposure\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(8),
	datab => \u9|senosr_exposure\(12),
	datac => \u9|senosr_exposure\(7),
	datad => \u9|senosr_exposure\(11),
	combout => \u9|senosr_exposure[5]~41_combout\);

-- Location: LCFF_X63_Y26_N11
\u9|senosr_exposure[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[5]~23_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(5));

-- Location: LCCOMB_X63_Y26_N26
\u9|senosr_exposure[13]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[13]~48_combout\ = ((\iSW~combout\(0) $ (\u9|senosr_exposure\(13) $ (!\u9|senosr_exposure[12]~47\)))) # (GND)
-- \u9|senosr_exposure[13]~49\ = CARRY((\iSW~combout\(0) & ((\u9|senosr_exposure\(13)) # (!\u9|senosr_exposure[12]~47\))) # (!\iSW~combout\(0) & (\u9|senosr_exposure\(13) & !\u9|senosr_exposure[12]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \u9|senosr_exposure\(13),
	datad => VCC,
	cin => \u9|senosr_exposure[12]~47\,
	combout => \u9|senosr_exposure[13]~48_combout\,
	cout => \u9|senosr_exposure[13]~49\);

-- Location: LCFF_X63_Y26_N27
\u9|senosr_exposure[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[13]~48_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(13));

-- Location: LCFF_X63_Y26_N29
\u9|senosr_exposure[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[14]~50_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(14));

-- Location: LCCOMB_X62_Y26_N4
\u9|senosr_exposure[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[5]~42_combout\ = (\u9|senosr_exposure\(13) & (\u9|senosr_exposure\(6) & (\u9|senosr_exposure\(5) & \u9|senosr_exposure\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(13),
	datab => \u9|senosr_exposure\(6),
	datac => \u9|senosr_exposure\(5),
	datad => \u9|senosr_exposure\(14),
	combout => \u9|senosr_exposure[5]~42_combout\);

-- Location: LCCOMB_X62_Y26_N28
\u9|senosr_exposure[5]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[5]~36_combout\ = (\u9|senosr_exposure\(8) & (!\u9|senosr_exposure\(12) & (!\u9|senosr_exposure\(7) & !\u9|senosr_exposure\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(8),
	datab => \u9|senosr_exposure\(12),
	datac => \u9|senosr_exposure\(7),
	datad => \u9|senosr_exposure\(11),
	combout => \u9|senosr_exposure[5]~36_combout\);

-- Location: LCCOMB_X62_Y26_N24
\u9|senosr_exposure[5]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[5]~37_combout\ = (!\u9|senosr_exposure\(13) & (!\u9|senosr_exposure\(6) & (!\u9|senosr_exposure\(5) & !\u9|senosr_exposure\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(13),
	datab => \u9|senosr_exposure\(6),
	datac => \u9|senosr_exposure\(5),
	datad => \u9|senosr_exposure\(14),
	combout => \u9|senosr_exposure[5]~37_combout\);

-- Location: LCFF_X63_Y26_N9
\u9|senosr_exposure[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[4]~21_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(4));

-- Location: LCCOMB_X62_Y26_N10
\u9|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|always1~0_combout\ = (((!\u9|senosr_exposure\(1)) # (!\u9|senosr_exposure\(4))) # (!\u9|senosr_exposure\(3))) # (!\u9|senosr_exposure\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure\(2),
	datab => \u9|senosr_exposure\(3),
	datac => \u9|senosr_exposure\(4),
	datad => \u9|senosr_exposure\(1),
	combout => \u9|always1~0_combout\);

-- Location: LCCOMB_X62_Y26_N22
\u9|senosr_exposure[5]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[5]~38_combout\ = (\u9|senosr_exposure[5]~35_combout\ & (\u9|senosr_exposure[5]~36_combout\ & (\u9|senosr_exposure[5]~37_combout\ & \u9|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure[5]~35_combout\,
	datab => \u9|senosr_exposure[5]~36_combout\,
	datac => \u9|senosr_exposure[5]~37_combout\,
	datad => \u9|always1~0_combout\,
	combout => \u9|senosr_exposure[5]~38_combout\);

-- Location: LCCOMB_X62_Y26_N30
\u9|senosr_exposure[5]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|senosr_exposure[5]~43_combout\ = (\u9|senosr_exposure[5]~38_combout\) # ((\u9|senosr_exposure[5]~40_combout\ & (\u9|senosr_exposure[5]~41_combout\ & \u9|senosr_exposure[5]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|senosr_exposure[5]~40_combout\,
	datab => \u9|senosr_exposure[5]~41_combout\,
	datac => \u9|senosr_exposure[5]~42_combout\,
	datad => \u9|senosr_exposure[5]~38_combout\,
	combout => \u9|senosr_exposure[5]~43_combout\);

-- Location: LCFF_X63_Y26_N3
\u9|senosr_exposure[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[1]~15_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(1));

-- Location: LCFF_X63_Y26_N5
\u9|senosr_exposure[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~clkctrl_outclk\,
	datain => \u9|senosr_exposure[2]~17_combout\,
	sdata => \iSW[0]~_wirecell_combout\,
	aclr => \u1|ALT_INV_oRST_1~clkctrl_outclk\,
	sload => \u9|senosr_exposure[5]~43_combout\,
	ena => \u9|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|senosr_exposure\(2));

-- Location: LCCOMB_X58_Y26_N14
\u9|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux21~2_combout\ = (\u9|Mux10~0_combout\ & (((\u9|senosr_exposure\(2))))) # (!\u9|Mux10~0_combout\ & ((\u9|Mux21~0_combout\) # ((\u9|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux10~0_combout\,
	datab => \u9|Mux21~0_combout\,
	datac => \u9|Mux21~1_combout\,
	datad => \u9|senosr_exposure\(2),
	combout => \u9|Mux21~2_combout\);

-- Location: LCCOMB_X62_Y25_N20
\u9|mI2C_DATA[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|mI2C_DATA[23]~1_combout\ = (\u9|mI2C_DATA[23]~0_combout\ & (!\u9|i2c_reset~0_combout\ & ((!\u9|Equal4~4_combout\) # (!\u9|Equal4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|mI2C_DATA[23]~0_combout\,
	datab => \u9|Equal4~7_combout\,
	datac => \u9|Equal4~4_combout\,
	datad => \u9|i2c_reset~0_combout\,
	combout => \u9|mI2C_DATA[23]~1_combout\);

-- Location: LCFF_X58_Y26_N15
\u9|mI2C_DATA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux21~2_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(2));

-- Location: LCCOMB_X62_Y25_N6
\u9|u0|SD[23]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[23]~2_combout\ = (\u9|u0|SD[23]~1_combout\ & (!\u9|i2c_reset~0_combout\ & ((!\u9|Equal4~4_combout\) # (!\u9|Equal4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD[23]~1_combout\,
	datab => \u9|Equal4~7_combout\,
	datac => \u9|Equal4~4_combout\,
	datad => \u9|i2c_reset~0_combout\,
	combout => \u9|u0|SD[23]~2_combout\);

-- Location: LCFF_X58_Y26_N25
\u9|u0|SD[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(2),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(2));

-- Location: LCCOMB_X58_Y26_N22
\u9|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux20~0_combout\ = (\u9|LUT_INDEX\(3) & (!\u9|LUT_INDEX\(2) & ((!\u9|LUT_INDEX\(0))))) # (!\u9|LUT_INDEX\(3) & ((\u9|LUT_INDEX\(4) & ((\u9|LUT_INDEX\(0)))) # (!\u9|LUT_INDEX\(4) & (\u9|LUT_INDEX\(2) & !\u9|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Mux20~0_combout\);

-- Location: LCCOMB_X59_Y26_N8
\u9|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux20~1_combout\ = (\u9|Mux10~0_combout\ & ((\u9|senosr_exposure\(3)) # ((\u9|Mux20~0_combout\ & !\u9|LUT_INDEX\(1))))) # (!\u9|Mux10~0_combout\ & (\u9|Mux20~0_combout\ & (!\u9|LUT_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux10~0_combout\,
	datab => \u9|Mux20~0_combout\,
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|senosr_exposure\(3),
	combout => \u9|Mux20~1_combout\);

-- Location: LCFF_X59_Y26_N9
\u9|mI2C_DATA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux20~1_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(3));

-- Location: LCFF_X59_Y26_N1
\u9|u0|SD[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(3),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(3));

-- Location: LCCOMB_X58_Y26_N28
\u9|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux18~2_combout\ = (\u9|Mux18~1_combout\ & \u9|LUT_INDEX\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux18~1_combout\,
	datac => \u9|LUT_INDEX\(4),
	combout => \u9|Mux18~2_combout\);

-- Location: LCCOMB_X59_Y26_N20
\u9|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux18~0_combout\ = (!\u9|LUT_INDEX\(4) & ((\u9|LUT_INDEX\(1) & (\u9|LUT_INDEX\(2) & !\u9|LUT_INDEX\(3))) # (!\u9|LUT_INDEX\(1) & (!\u9|LUT_INDEX\(2) & \u9|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(1),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux18~0_combout\);

-- Location: LCCOMB_X59_Y26_N24
\u9|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux18~3_combout\ = (\u9|Mux10~0_combout\ & (((\u9|senosr_exposure\(5))))) # (!\u9|Mux10~0_combout\ & ((\u9|Mux18~2_combout\) # ((\u9|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux10~0_combout\,
	datab => \u9|Mux18~2_combout\,
	datac => \u9|Mux18~0_combout\,
	datad => \u9|senosr_exposure\(5),
	combout => \u9|Mux18~3_combout\);

-- Location: LCFF_X59_Y26_N25
\u9|mI2C_DATA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux18~3_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(5));

-- Location: LCFF_X59_Y26_N7
\u9|u0|SD[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(5),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(5));

-- Location: LCCOMB_X58_Y26_N16
\u9|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux14~2_combout\ = (!\u9|LUT_INDEX\(1) & \u9|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Mux14~2_combout\);

-- Location: LCCOMB_X59_Y26_N6
\u9|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux11~2_combout\ = (!\u9|LUT_INDEX\(4) & \u9|LUT_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|LUT_INDEX\(4),
	datad => \u9|LUT_INDEX\(3),
	combout => \u9|Mux11~2_combout\);

-- Location: LCCOMB_X58_Y26_N4
\u9|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux19~3_combout\ = (\u9|Mux19~2_combout\) # ((\u9|Mux11~2_combout\ & ((\u9|Mux1~0_combout\) # (\u9|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux19~2_combout\,
	datab => \u9|Mux1~0_combout\,
	datac => \u9|Mux14~2_combout\,
	datad => \u9|Mux11~2_combout\,
	combout => \u9|Mux19~3_combout\);

-- Location: LCFF_X58_Y26_N5
\u9|mI2C_DATA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux19~3_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(4));

-- Location: LCFF_X59_Y26_N23
\u9|u0|SD[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(4),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(4));

-- Location: LCCOMB_X59_Y26_N22
\u9|u0|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~11_combout\ = (\u9|u0|SD_COUNTER\(1) & ((\u9|u0|SD_COUNTER\(0) & (\u9|u0|SD\(5))) # (!\u9|u0|SD_COUNTER\(0) & ((\u9|u0|SD\(4)))))) # (!\u9|u0|SD_COUNTER\(1) & (((!\u9|u0|SD_COUNTER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(1),
	datab => \u9|u0|SD\(5),
	datac => \u9|u0|SD\(4),
	datad => \u9|u0|SD_COUNTER\(0),
	combout => \u9|u0|Mux0~11_combout\);

-- Location: LCCOMB_X59_Y26_N0
\u9|u0|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~12_combout\ = (\u9|u0|SD_COUNTER\(1) & (((\u9|u0|Mux0~11_combout\)))) # (!\u9|u0|SD_COUNTER\(1) & ((\u9|u0|Mux0~11_combout\ & (\u9|u0|SD\(2))) # (!\u9|u0|Mux0~11_combout\ & ((\u9|u0|SD\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(1),
	datab => \u9|u0|SD\(2),
	datac => \u9|u0|SD\(3),
	datad => \u9|u0|Mux0~11_combout\,
	combout => \u9|u0|Mux0~12_combout\);

-- Location: LCCOMB_X59_Y27_N20
\u9|u0|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~13_combout\ = (\u9|u0|SD_COUNTER\(2) & ((\u9|u0|SD_COUNTER\(3) & ((\u9|u0|Mux0~12_combout\))) # (!\u9|u0|SD_COUNTER\(3) & (\u9|u0|Mux0~10_combout\)))) # (!\u9|u0|SD_COUNTER\(2) & (((!\u9|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mux0~10_combout\,
	datab => \u9|u0|SD_COUNTER\(2),
	datac => \u9|u0|SD_COUNTER\(3),
	datad => \u9|u0|Mux0~12_combout\,
	combout => \u9|u0|Mux0~13_combout\);

-- Location: LCCOMB_X59_Y27_N14
\u9|u0|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~14_combout\ = (\u9|u0|Mux0~13_combout\ & (((\u9|u0|SD_COUNTER\(2)) # (!\u9|u0|SDO~regout\)))) # (!\u9|u0|Mux0~13_combout\ & (\u9|u0|Mux0~9_combout\ & ((!\u9|u0|SD_COUNTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mux0~9_combout\,
	datab => \u9|u0|SDO~regout\,
	datac => \u9|u0|Mux0~13_combout\,
	datad => \u9|u0|SD_COUNTER\(2),
	combout => \u9|u0|Mux0~14_combout\);

-- Location: LCCOMB_X60_Y27_N30
\u9|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux3~0_combout\ = (\u9|LUT_INDEX\(3) & ((\u9|LUT_INDEX\(2) & ((!\u9|LUT_INDEX\(0)) # (!\u9|LUT_INDEX\(1)))) # (!\u9|LUT_INDEX\(2) & (\u9|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(0),
	combout => \u9|Mux3~0_combout\);

-- Location: LCFF_X60_Y27_N31
\u9|mI2C_DATA[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux3~0_combout\,
	sclr => \u9|LUT_INDEX\(4),
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(20));

-- Location: LCCOMB_X59_Y27_N28
\u9|u0|SD[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[20]~feeder_combout\ = \u9|mI2C_DATA\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|mI2C_DATA\(20),
	combout => \u9|u0|SD[20]~feeder_combout\);

-- Location: LCFF_X59_Y27_N29
\u9|u0|SD[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD[20]~feeder_combout\,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(20));

-- Location: LCCOMB_X58_Y26_N30
\u9|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux1~1_combout\ = (\u9|LUT_INDEX\(3) & (!\u9|LUT_INDEX\(1) & (\u9|LUT_INDEX\(4) & \u9|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(1),
	datac => \u9|LUT_INDEX\(4),
	datad => \u9|Mux1~0_combout\,
	combout => \u9|Mux1~1_combout\);

-- Location: LCFF_X59_Y26_N29
\u9|mI2C_DATA[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|Mux1~1_combout\,
	sload => VCC,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(22));

-- Location: LCFF_X59_Y27_N19
\u9|u0|SD[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(22),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(22));

-- Location: LCCOMB_X59_Y27_N18
\u9|u0|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~16_combout\ = (\u9|u0|SD_COUNTER\(3)) # ((\u9|u0|SD_COUNTER\(1) & ((\u9|u0|SD\(22)))) # (!\u9|u0|SD_COUNTER\(1) & (\u9|u0|SD\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(3),
	datab => \u9|u0|SD\(20),
	datac => \u9|u0|SD\(22),
	datad => \u9|u0|SD_COUNTER\(1),
	combout => \u9|u0|Mux0~16_combout\);

-- Location: LCCOMB_X60_Y27_N28
\u9|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux2~1_combout\ = (\u9|Mux2~0_combout\ & (!\u9|LUT_INDEX\(2) & !\u9|LUT_INDEX\(1))) # (!\u9|Mux2~0_combout\ & (\u9|LUT_INDEX\(2) & \u9|LUT_INDEX\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux2~0_combout\,
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(1),
	combout => \u9|Mux2~1_combout\);

-- Location: LCFF_X60_Y27_N29
\u9|mI2C_DATA[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux2~1_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(21));

-- Location: LCCOMB_X59_Y27_N30
\u9|u0|SD[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SD[21]~feeder_combout\ = \u9|mI2C_DATA\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u9|mI2C_DATA\(21),
	combout => \u9|u0|SD[21]~feeder_combout\);

-- Location: LCFF_X59_Y27_N31
\u9|u0|SD[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SD[21]~feeder_combout\,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(21));

-- Location: LCCOMB_X60_Y27_N10
\u9|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|Mux0~0_combout\ = (\u9|LUT_INDEX\(3) & (\u9|LUT_INDEX\(2) & (\u9|LUT_INDEX\(1) & !\u9|LUT_INDEX\(4)))) # (!\u9|LUT_INDEX\(3) & (!\u9|LUT_INDEX\(2) & (!\u9|LUT_INDEX\(1) & \u9|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|LUT_INDEX\(3),
	datab => \u9|LUT_INDEX\(2),
	datac => \u9|LUT_INDEX\(1),
	datad => \u9|LUT_INDEX\(4),
	combout => \u9|Mux0~0_combout\);

-- Location: LCFF_X60_Y27_N11
\u9|mI2C_DATA[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|Mux0~0_combout\,
	ena => \u9|mI2C_DATA[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|mI2C_DATA\(23));

-- Location: LCFF_X59_Y27_N9
\u9|u0|SD[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \u9|mI2C_DATA\(23),
	sload => VCC,
	ena => \u9|u0|SD[23]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SD\(23));

-- Location: LCCOMB_X59_Y27_N8
\u9|u0|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~15_combout\ = (\u9|u0|SD_COUNTER\(3) & (((!\u9|u0|SD_COUNTER\(1))))) # (!\u9|u0|SD_COUNTER\(3) & ((\u9|u0|SD_COUNTER\(1) & ((\u9|u0|SD\(23)))) # (!\u9|u0|SD_COUNTER\(1) & (\u9|u0|SD\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(3),
	datab => \u9|u0|SD\(21),
	datac => \u9|u0|SD\(23),
	datad => \u9|u0|SD_COUNTER\(1),
	combout => \u9|u0|Mux0~15_combout\);

-- Location: LCCOMB_X59_Y27_N2
\u9|u0|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~17_combout\ = (\u9|u0|Mux0~21_combout\ & ((\u9|u0|Mux0~16_combout\) # ((\u9|u0|SD_COUNTER\(2))))) # (!\u9|u0|Mux0~21_combout\ & (((\u9|u0|Mux0~15_combout\ & !\u9|u0|SD_COUNTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mux0~21_combout\,
	datab => \u9|u0|Mux0~16_combout\,
	datac => \u9|u0|Mux0~15_combout\,
	datad => \u9|u0|SD_COUNTER\(2),
	combout => \u9|u0|Mux0~17_combout\);

-- Location: LCCOMB_X59_Y27_N4
\u9|u0|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~18_combout\ = (\u9|u0|SD_COUNTER\(5) & (\u9|u0|SD_COUNTER\(4) & ((\u9|u0|Mux0~17_combout\)))) # (!\u9|u0|SD_COUNTER\(5) & (((\u9|u0|Mux0~14_combout\)) # (!\u9|u0|SD_COUNTER\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(5),
	datab => \u9|u0|SD_COUNTER\(4),
	datac => \u9|u0|Mux0~14_combout\,
	datad => \u9|u0|Mux0~17_combout\,
	combout => \u9|u0|Mux0~18_combout\);

-- Location: LCCOMB_X59_Y27_N0
\u9|u0|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|Mux0~19_combout\ = (\u9|u0|Mux0~18_combout\ & (((\u9|u0|SD_COUNTER\(4)) # (!\u9|u0|SDO~regout\)))) # (!\u9|u0|Mux0~18_combout\ & (\u9|u0|Mux0~8_combout\ & (!\u9|u0|SD_COUNTER\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mux0~8_combout\,
	datab => \u9|u0|Mux0~18_combout\,
	datac => \u9|u0|SD_COUNTER\(4),
	datad => \u9|u0|SDO~regout\,
	combout => \u9|u0|Mux0~19_combout\);

-- Location: LCCOMB_X59_Y27_N22
\u9|u0|SDO~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SDO~0_combout\ = (\u9|u0|SD_COUNTER\(6) & (\u9|u0|SDO~regout\)) # (!\u9|u0|SD_COUNTER\(6) & ((!\u9|u0|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|SD_COUNTER\(6),
	datac => \u9|u0|SDO~regout\,
	datad => \u9|u0|Mux0~19_combout\,
	combout => \u9|u0|SDO~0_combout\);

-- Location: LCFF_X59_Y27_N23
\u9|u0|SDO\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SDO~0_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SDO~regout\);

-- Location: LCCOMB_X58_Y25_N26
\u9|u0|SCLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SCLK~0_combout\ = (!\u9|u0|SD_COUNTER\(6) & (\u9|u0|SD_COUNTER\(4) & (\u9|u0|SD_COUNTER\(0) $ (!\u9|u0|SD_COUNTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(6),
	datab => \u9|u0|SD_COUNTER\(4),
	datac => \u9|u0|SD_COUNTER\(0),
	datad => \u9|u0|SD_COUNTER\(2),
	combout => \u9|u0|SCLK~0_combout\);

-- Location: LCCOMB_X58_Y25_N6
\u9|u0|SCLK~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|SCLK~2_combout\ = (\u9|u0|SCLK~1_combout\ & ((\u9|u0|SCLK~0_combout\ & ((!\u9|u0|SD_COUNTER\(1)))) # (!\u9|u0|SCLK~0_combout\ & (\u9|u0|SCLK~regout\)))) # (!\u9|u0|SCLK~1_combout\ & (((\u9|u0|SCLK~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SCLK~1_combout\,
	datab => \u9|u0|SCLK~0_combout\,
	datac => \u9|u0|SCLK~regout\,
	datad => \u9|u0|SD_COUNTER\(1),
	combout => \u9|u0|SCLK~2_combout\);

-- Location: LCFF_X58_Y25_N7
\u9|u0|SCLK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u9|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \u9|u0|SCLK~2_combout\,
	aclr => \u9|i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|u0|SCLK~regout\);

-- Location: LCCOMB_X58_Y25_N28
\u9|u0|I2C_SCLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|I2C_SCLK~0_combout\ = (\u9|u0|SD_COUNTER\(3) & ((\u9|u0|SD_COUNTER\(4) & ((!\u9|u0|SD_COUNTER\(2)) # (!\u9|u0|SD_COUNTER\(5)))) # (!\u9|u0|SD_COUNTER\(4) & (\u9|u0|SD_COUNTER\(5))))) # (!\u9|u0|SD_COUNTER\(3) & (((\u9|u0|SD_COUNTER\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SD_COUNTER\(3),
	datab => \u9|u0|SD_COUNTER\(4),
	datac => \u9|u0|SD_COUNTER\(5),
	datad => \u9|u0|SD_COUNTER\(2),
	combout => \u9|u0|I2C_SCLK~0_combout\);

-- Location: LCCOMB_X58_Y25_N24
\u9|u0|I2C_SCLK~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u9|u0|I2C_SCLK~1_combout\ = ((!\u9|mI2C_CTRL_CLK~regout\ & (!\u9|u0|SD_COUNTER\(6) & \u9|u0|I2C_SCLK~0_combout\))) # (!\u9|u0|SCLK~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|SCLK~regout\,
	datab => \u9|mI2C_CTRL_CLK~regout\,
	datac => \u9|u0|SD_COUNTER\(6),
	datad => \u9|u0|I2C_SCLK~0_combout\,
	combout => \u9|u0|I2C_SCLK~1_combout\);

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iCLK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iCLK_50,
	combout => \iCLK_50~combout\);

-- Location: LCCOMB_X94_Y3_N6
\rClk[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rClk[0]~0_combout\ = !rClk(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => rClk(0),
	combout => \rClk[0]~0_combout\);

-- Location: LCFF_X94_Y3_N7
\rClk[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iCLK_50~combout\,
	datain => \rClk[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => rClk(0));

-- Location: LCCOMB_X2_Y35_N2
\u2|Frame_Cont[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[1]~32_combout\ = (\u2|Frame_Cont\(0) & (\u2|Frame_Cont\(1) $ (VCC))) # (!\u2|Frame_Cont\(0) & (\u2|Frame_Cont\(1) & VCC))
-- \u2|Frame_Cont[1]~33\ = CARRY((\u2|Frame_Cont\(0) & \u2|Frame_Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(0),
	datab => \u2|Frame_Cont\(1),
	datad => VCC,
	combout => \u2|Frame_Cont[1]~32_combout\,
	cout => \u2|Frame_Cont[1]~33\);

-- Location: LCCOMB_X13_Y16_N24
\u2|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|always2~0_combout\ = (\u2|mSTART~regout\ & (!\u2|Pre_FVAL~regout\ & rCCD_FVAL))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|mSTART~regout\,
	datac => \u2|Pre_FVAL~regout\,
	datad => rCCD_FVAL,
	combout => \u2|always2~0_combout\);

-- Location: LCFF_X2_Y35_N3
\u2|Frame_Cont[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[1]~32_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(1));

-- Location: LCCOMB_X2_Y35_N4
\u2|Frame_Cont[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[2]~34_combout\ = (\u2|Frame_Cont\(2) & (!\u2|Frame_Cont[1]~33\)) # (!\u2|Frame_Cont\(2) & ((\u2|Frame_Cont[1]~33\) # (GND)))
-- \u2|Frame_Cont[2]~35\ = CARRY((!\u2|Frame_Cont[1]~33\) # (!\u2|Frame_Cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(2),
	datad => VCC,
	cin => \u2|Frame_Cont[1]~33\,
	combout => \u2|Frame_Cont[2]~34_combout\,
	cout => \u2|Frame_Cont[2]~35\);

-- Location: LCFF_X2_Y35_N5
\u2|Frame_Cont[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[2]~34_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(2));

-- Location: LCCOMB_X2_Y35_N6
\u2|Frame_Cont[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[3]~36_combout\ = (\u2|Frame_Cont\(3) & (\u2|Frame_Cont[2]~35\ $ (GND))) # (!\u2|Frame_Cont\(3) & (!\u2|Frame_Cont[2]~35\ & VCC))
-- \u2|Frame_Cont[3]~37\ = CARRY((\u2|Frame_Cont\(3) & !\u2|Frame_Cont[2]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(3),
	datad => VCC,
	cin => \u2|Frame_Cont[2]~35\,
	combout => \u2|Frame_Cont[3]~36_combout\,
	cout => \u2|Frame_Cont[3]~37\);

-- Location: LCFF_X2_Y35_N7
\u2|Frame_Cont[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[3]~36_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(3));

-- Location: LCCOMB_X13_Y16_N6
\u2|Frame_Cont[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[0]~31_combout\ = \u2|Frame_Cont\(0) $ (((rCCD_FVAL & (!\u2|Pre_FVAL~regout\ & \u2|mSTART~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rCCD_FVAL,
	datab => \u2|Pre_FVAL~regout\,
	datac => \u2|Frame_Cont\(0),
	datad => \u2|mSTART~regout\,
	combout => \u2|Frame_Cont[0]~31_combout\);

-- Location: LCFF_X13_Y16_N7
\u2|Frame_Cont[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[0]~31_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(0));

-- Location: LCCOMB_X13_Y16_N20
\u4|u0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u0|WideOr6~0_combout\ = (\u2|Frame_Cont\(3) & (\u2|Frame_Cont\(0) & (\u2|Frame_Cont\(1) $ (\u2|Frame_Cont\(2))))) # (!\u2|Frame_Cont\(3) & (!\u2|Frame_Cont\(1) & (\u2|Frame_Cont\(2) $ (\u2|Frame_Cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(3),
	datab => \u2|Frame_Cont\(1),
	datac => \u2|Frame_Cont\(2),
	datad => \u2|Frame_Cont\(0),
	combout => \u4|u0|WideOr6~0_combout\);

-- Location: LCCOMB_X13_Y16_N12
\u4|u0|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u0|WideOr5~0_combout\ = (\u2|Frame_Cont\(3) & ((\u2|Frame_Cont\(0) & (\u2|Frame_Cont\(1))) # (!\u2|Frame_Cont\(0) & ((\u2|Frame_Cont\(2)))))) # (!\u2|Frame_Cont\(3) & (\u2|Frame_Cont\(2) & (\u2|Frame_Cont\(1) $ (\u2|Frame_Cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(3),
	datab => \u2|Frame_Cont\(1),
	datac => \u2|Frame_Cont\(2),
	datad => \u2|Frame_Cont\(0),
	combout => \u4|u0|WideOr5~0_combout\);

-- Location: LCCOMB_X13_Y16_N0
\u4|u0|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u0|WideOr4~0_combout\ = (\u2|Frame_Cont\(3) & (\u2|Frame_Cont\(2) & ((\u2|Frame_Cont\(1)) # (!\u2|Frame_Cont\(0))))) # (!\u2|Frame_Cont\(3) & (\u2|Frame_Cont\(1) & (!\u2|Frame_Cont\(2) & !\u2|Frame_Cont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(3),
	datab => \u2|Frame_Cont\(1),
	datac => \u2|Frame_Cont\(2),
	datad => \u2|Frame_Cont\(0),
	combout => \u4|u0|WideOr4~0_combout\);

-- Location: LCCOMB_X13_Y16_N26
\u4|u0|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u0|WideOr3~0_combout\ = (\u2|Frame_Cont\(0) & ((\u2|Frame_Cont\(1) $ (!\u2|Frame_Cont\(2))))) # (!\u2|Frame_Cont\(0) & ((\u2|Frame_Cont\(3) & (\u2|Frame_Cont\(1) & !\u2|Frame_Cont\(2))) # (!\u2|Frame_Cont\(3) & (!\u2|Frame_Cont\(1) & 
-- \u2|Frame_Cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(3),
	datab => \u2|Frame_Cont\(1),
	datac => \u2|Frame_Cont\(2),
	datad => \u2|Frame_Cont\(0),
	combout => \u4|u0|WideOr3~0_combout\);

-- Location: LCCOMB_X13_Y16_N22
\u4|u0|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u0|WideOr2~0_combout\ = (\u2|Frame_Cont\(1) & (!\u2|Frame_Cont\(3) & ((\u2|Frame_Cont\(0))))) # (!\u2|Frame_Cont\(1) & ((\u2|Frame_Cont\(2) & (!\u2|Frame_Cont\(3))) # (!\u2|Frame_Cont\(2) & ((\u2|Frame_Cont\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(3),
	datab => \u2|Frame_Cont\(1),
	datac => \u2|Frame_Cont\(2),
	datad => \u2|Frame_Cont\(0),
	combout => \u4|u0|WideOr2~0_combout\);

-- Location: LCCOMB_X13_Y16_N10
\u4|u0|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u0|WideOr1~0_combout\ = (\u2|Frame_Cont\(1) & (!\u2|Frame_Cont\(3) & ((\u2|Frame_Cont\(0)) # (!\u2|Frame_Cont\(2))))) # (!\u2|Frame_Cont\(1) & (\u2|Frame_Cont\(0) & (\u2|Frame_Cont\(3) $ (!\u2|Frame_Cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(3),
	datab => \u2|Frame_Cont\(1),
	datac => \u2|Frame_Cont\(2),
	datad => \u2|Frame_Cont\(0),
	combout => \u4|u0|WideOr1~0_combout\);

-- Location: LCCOMB_X13_Y16_N18
\u4|u0|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u0|WideOr0~0_combout\ = (\u2|Frame_Cont\(0) & ((\u2|Frame_Cont\(3)) # (\u2|Frame_Cont\(1) $ (\u2|Frame_Cont\(2))))) # (!\u2|Frame_Cont\(0) & ((\u2|Frame_Cont\(1)) # (\u2|Frame_Cont\(3) $ (\u2|Frame_Cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(3),
	datab => \u2|Frame_Cont\(1),
	datac => \u2|Frame_Cont\(2),
	datad => \u2|Frame_Cont\(0),
	combout => \u4|u0|WideOr0~0_combout\);

-- Location: LCCOMB_X2_Y35_N8
\u2|Frame_Cont[4]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[4]~38_combout\ = (\u2|Frame_Cont\(4) & (!\u2|Frame_Cont[3]~37\)) # (!\u2|Frame_Cont\(4) & ((\u2|Frame_Cont[3]~37\) # (GND)))
-- \u2|Frame_Cont[4]~39\ = CARRY((!\u2|Frame_Cont[3]~37\) # (!\u2|Frame_Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(4),
	datad => VCC,
	cin => \u2|Frame_Cont[3]~37\,
	combout => \u2|Frame_Cont[4]~38_combout\,
	cout => \u2|Frame_Cont[4]~39\);

-- Location: LCFF_X2_Y35_N9
\u2|Frame_Cont[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[4]~38_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(4));

-- Location: LCCOMB_X2_Y35_N10
\u2|Frame_Cont[5]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[5]~40_combout\ = (\u2|Frame_Cont\(5) & (\u2|Frame_Cont[4]~39\ $ (GND))) # (!\u2|Frame_Cont\(5) & (!\u2|Frame_Cont[4]~39\ & VCC))
-- \u2|Frame_Cont[5]~41\ = CARRY((\u2|Frame_Cont\(5) & !\u2|Frame_Cont[4]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(5),
	datad => VCC,
	cin => \u2|Frame_Cont[4]~39\,
	combout => \u2|Frame_Cont[5]~40_combout\,
	cout => \u2|Frame_Cont[5]~41\);

-- Location: LCFF_X2_Y35_N11
\u2|Frame_Cont[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[5]~40_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(5));

-- Location: LCCOMB_X2_Y35_N12
\u2|Frame_Cont[6]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[6]~42_combout\ = (\u2|Frame_Cont\(6) & (!\u2|Frame_Cont[5]~41\)) # (!\u2|Frame_Cont\(6) & ((\u2|Frame_Cont[5]~41\) # (GND)))
-- \u2|Frame_Cont[6]~43\ = CARRY((!\u2|Frame_Cont[5]~41\) # (!\u2|Frame_Cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(6),
	datad => VCC,
	cin => \u2|Frame_Cont[5]~41\,
	combout => \u2|Frame_Cont[6]~42_combout\,
	cout => \u2|Frame_Cont[6]~43\);

-- Location: LCCOMB_X2_Y35_N14
\u2|Frame_Cont[7]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[7]~44_combout\ = (\u2|Frame_Cont\(7) & (\u2|Frame_Cont[6]~43\ $ (GND))) # (!\u2|Frame_Cont\(7) & (!\u2|Frame_Cont[6]~43\ & VCC))
-- \u2|Frame_Cont[7]~45\ = CARRY((\u2|Frame_Cont\(7) & !\u2|Frame_Cont[6]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(7),
	datad => VCC,
	cin => \u2|Frame_Cont[6]~43\,
	combout => \u2|Frame_Cont[7]~44_combout\,
	cout => \u2|Frame_Cont[7]~45\);

-- Location: LCFF_X2_Y35_N15
\u2|Frame_Cont[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[7]~44_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(7));

-- Location: LCFF_X2_Y35_N13
\u2|Frame_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[6]~42_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(6));

-- Location: LCCOMB_X52_Y4_N10
\u4|u1|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u1|WideOr6~0_combout\ = (\u2|Frame_Cont\(7) & (\u2|Frame_Cont\(4) & (\u2|Frame_Cont\(5) $ (\u2|Frame_Cont\(6))))) # (!\u2|Frame_Cont\(7) & (!\u2|Frame_Cont\(5) & (\u2|Frame_Cont\(6) $ (\u2|Frame_Cont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(5),
	datab => \u2|Frame_Cont\(7),
	datac => \u2|Frame_Cont\(6),
	datad => \u2|Frame_Cont\(4),
	combout => \u4|u1|WideOr6~0_combout\);

-- Location: LCCOMB_X52_Y4_N22
\u4|u1|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u1|WideOr5~0_combout\ = (\u2|Frame_Cont\(5) & ((\u2|Frame_Cont\(4) & (\u2|Frame_Cont\(7))) # (!\u2|Frame_Cont\(4) & ((\u2|Frame_Cont\(6)))))) # (!\u2|Frame_Cont\(5) & (\u2|Frame_Cont\(6) & (\u2|Frame_Cont\(7) $ (\u2|Frame_Cont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(5),
	datab => \u2|Frame_Cont\(7),
	datac => \u2|Frame_Cont\(6),
	datad => \u2|Frame_Cont\(4),
	combout => \u4|u1|WideOr5~0_combout\);

-- Location: LCCOMB_X52_Y4_N24
\u4|u1|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u1|WideOr4~0_combout\ = (\u2|Frame_Cont\(7) & (\u2|Frame_Cont\(6) & ((\u2|Frame_Cont\(5)) # (!\u2|Frame_Cont\(4))))) # (!\u2|Frame_Cont\(7) & (\u2|Frame_Cont\(5) & (!\u2|Frame_Cont\(6) & !\u2|Frame_Cont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(5),
	datab => \u2|Frame_Cont\(7),
	datac => \u2|Frame_Cont\(6),
	datad => \u2|Frame_Cont\(4),
	combout => \u4|u1|WideOr4~0_combout\);

-- Location: LCCOMB_X52_Y4_N12
\u4|u1|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u1|WideOr3~0_combout\ = (\u2|Frame_Cont\(4) & (\u2|Frame_Cont\(5) $ (((!\u2|Frame_Cont\(6)))))) # (!\u2|Frame_Cont\(4) & ((\u2|Frame_Cont\(5) & (\u2|Frame_Cont\(7) & !\u2|Frame_Cont\(6))) # (!\u2|Frame_Cont\(5) & (!\u2|Frame_Cont\(7) & 
-- \u2|Frame_Cont\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(5),
	datab => \u2|Frame_Cont\(7),
	datac => \u2|Frame_Cont\(6),
	datad => \u2|Frame_Cont\(4),
	combout => \u4|u1|WideOr3~0_combout\);

-- Location: LCCOMB_X52_Y4_N16
\u4|u1|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u1|WideOr2~0_combout\ = (\u2|Frame_Cont\(5) & (!\u2|Frame_Cont\(7) & ((\u2|Frame_Cont\(4))))) # (!\u2|Frame_Cont\(5) & ((\u2|Frame_Cont\(6) & (!\u2|Frame_Cont\(7))) # (!\u2|Frame_Cont\(6) & ((\u2|Frame_Cont\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(5),
	datab => \u2|Frame_Cont\(7),
	datac => \u2|Frame_Cont\(6),
	datad => \u2|Frame_Cont\(4),
	combout => \u4|u1|WideOr2~0_combout\);

-- Location: LCCOMB_X52_Y4_N4
\u4|u1|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u1|WideOr1~0_combout\ = (\u2|Frame_Cont\(5) & (!\u2|Frame_Cont\(7) & ((\u2|Frame_Cont\(4)) # (!\u2|Frame_Cont\(6))))) # (!\u2|Frame_Cont\(5) & (\u2|Frame_Cont\(4) & (\u2|Frame_Cont\(7) $ (!\u2|Frame_Cont\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(5),
	datab => \u2|Frame_Cont\(7),
	datac => \u2|Frame_Cont\(6),
	datad => \u2|Frame_Cont\(4),
	combout => \u4|u1|WideOr1~0_combout\);

-- Location: LCCOMB_X52_Y4_N20
\u4|u1|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u1|WideOr0~0_combout\ = (\u2|Frame_Cont\(4) & ((\u2|Frame_Cont\(7)) # (\u2|Frame_Cont\(5) $ (\u2|Frame_Cont\(6))))) # (!\u2|Frame_Cont\(4) & ((\u2|Frame_Cont\(5)) # (\u2|Frame_Cont\(7) $ (\u2|Frame_Cont\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(5),
	datab => \u2|Frame_Cont\(7),
	datac => \u2|Frame_Cont\(6),
	datad => \u2|Frame_Cont\(4),
	combout => \u4|u1|WideOr0~0_combout\);

-- Location: LCCOMB_X2_Y35_N16
\u2|Frame_Cont[8]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[8]~46_combout\ = (\u2|Frame_Cont\(8) & (!\u2|Frame_Cont[7]~45\)) # (!\u2|Frame_Cont\(8) & ((\u2|Frame_Cont[7]~45\) # (GND)))
-- \u2|Frame_Cont[8]~47\ = CARRY((!\u2|Frame_Cont[7]~45\) # (!\u2|Frame_Cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(8),
	datad => VCC,
	cin => \u2|Frame_Cont[7]~45\,
	combout => \u2|Frame_Cont[8]~46_combout\,
	cout => \u2|Frame_Cont[8]~47\);

-- Location: LCCOMB_X2_Y35_N18
\u2|Frame_Cont[9]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[9]~48_combout\ = (\u2|Frame_Cont\(9) & (\u2|Frame_Cont[8]~47\ $ (GND))) # (!\u2|Frame_Cont\(9) & (!\u2|Frame_Cont[8]~47\ & VCC))
-- \u2|Frame_Cont[9]~49\ = CARRY((\u2|Frame_Cont\(9) & !\u2|Frame_Cont[8]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(9),
	datad => VCC,
	cin => \u2|Frame_Cont[8]~47\,
	combout => \u2|Frame_Cont[9]~48_combout\,
	cout => \u2|Frame_Cont[9]~49\);

-- Location: LCFF_X2_Y35_N19
\u2|Frame_Cont[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[9]~48_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(9));

-- Location: LCCOMB_X2_Y35_N20
\u2|Frame_Cont[10]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[10]~50_combout\ = (\u2|Frame_Cont\(10) & (!\u2|Frame_Cont[9]~49\)) # (!\u2|Frame_Cont\(10) & ((\u2|Frame_Cont[9]~49\) # (GND)))
-- \u2|Frame_Cont[10]~51\ = CARRY((!\u2|Frame_Cont[9]~49\) # (!\u2|Frame_Cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(10),
	datad => VCC,
	cin => \u2|Frame_Cont[9]~49\,
	combout => \u2|Frame_Cont[10]~50_combout\,
	cout => \u2|Frame_Cont[10]~51\);

-- Location: LCFF_X2_Y35_N21
\u2|Frame_Cont[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[10]~50_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(10));

-- Location: LCFF_X2_Y35_N17
\u2|Frame_Cont[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[8]~46_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(8));

-- Location: LCCOMB_X2_Y35_N22
\u2|Frame_Cont[11]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[11]~52_combout\ = (\u2|Frame_Cont\(11) & (\u2|Frame_Cont[10]~51\ $ (GND))) # (!\u2|Frame_Cont\(11) & (!\u2|Frame_Cont[10]~51\ & VCC))
-- \u2|Frame_Cont[11]~53\ = CARRY((\u2|Frame_Cont\(11) & !\u2|Frame_Cont[10]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(11),
	datad => VCC,
	cin => \u2|Frame_Cont[10]~51\,
	combout => \u2|Frame_Cont[11]~52_combout\,
	cout => \u2|Frame_Cont[11]~53\);

-- Location: LCFF_X2_Y35_N23
\u2|Frame_Cont[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[11]~52_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(11));

-- Location: LCCOMB_X2_Y4_N28
\u4|u2|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u2|WideOr6~0_combout\ = (\u2|Frame_Cont\(10) & (!\u2|Frame_Cont\(9) & (\u2|Frame_Cont\(8) $ (!\u2|Frame_Cont\(11))))) # (!\u2|Frame_Cont\(10) & (\u2|Frame_Cont\(8) & (\u2|Frame_Cont\(9) $ (!\u2|Frame_Cont\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(10),
	datab => \u2|Frame_Cont\(9),
	datac => \u2|Frame_Cont\(8),
	datad => \u2|Frame_Cont\(11),
	combout => \u4|u2|WideOr6~0_combout\);

-- Location: LCCOMB_X2_Y4_N2
\u4|u2|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u2|WideOr5~0_combout\ = (\u2|Frame_Cont\(9) & ((\u2|Frame_Cont\(8) & ((\u2|Frame_Cont\(11)))) # (!\u2|Frame_Cont\(8) & (\u2|Frame_Cont\(10))))) # (!\u2|Frame_Cont\(9) & (\u2|Frame_Cont\(10) & (\u2|Frame_Cont\(8) $ (\u2|Frame_Cont\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(10),
	datab => \u2|Frame_Cont\(9),
	datac => \u2|Frame_Cont\(8),
	datad => \u2|Frame_Cont\(11),
	combout => \u4|u2|WideOr5~0_combout\);

-- Location: LCCOMB_X2_Y4_N10
\u4|u2|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u2|WideOr4~0_combout\ = (\u2|Frame_Cont\(10) & (\u2|Frame_Cont\(11) & ((\u2|Frame_Cont\(9)) # (!\u2|Frame_Cont\(8))))) # (!\u2|Frame_Cont\(10) & (\u2|Frame_Cont\(9) & (!\u2|Frame_Cont\(8) & !\u2|Frame_Cont\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(10),
	datab => \u2|Frame_Cont\(9),
	datac => \u2|Frame_Cont\(8),
	datad => \u2|Frame_Cont\(11),
	combout => \u4|u2|WideOr4~0_combout\);

-- Location: LCCOMB_X2_Y4_N26
\u4|u2|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u2|WideOr3~0_combout\ = (\u2|Frame_Cont\(8) & (\u2|Frame_Cont\(10) $ ((!\u2|Frame_Cont\(9))))) # (!\u2|Frame_Cont\(8) & ((\u2|Frame_Cont\(10) & (!\u2|Frame_Cont\(9) & !\u2|Frame_Cont\(11))) # (!\u2|Frame_Cont\(10) & (\u2|Frame_Cont\(9) & 
-- \u2|Frame_Cont\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(10),
	datab => \u2|Frame_Cont\(9),
	datac => \u2|Frame_Cont\(8),
	datad => \u2|Frame_Cont\(11),
	combout => \u4|u2|WideOr3~0_combout\);

-- Location: LCCOMB_X2_Y4_N24
\u4|u2|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u2|WideOr2~0_combout\ = (\u2|Frame_Cont\(9) & (((\u2|Frame_Cont\(8) & !\u2|Frame_Cont\(11))))) # (!\u2|Frame_Cont\(9) & ((\u2|Frame_Cont\(10) & ((!\u2|Frame_Cont\(11)))) # (!\u2|Frame_Cont\(10) & (\u2|Frame_Cont\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(10),
	datab => \u2|Frame_Cont\(9),
	datac => \u2|Frame_Cont\(8),
	datad => \u2|Frame_Cont\(11),
	combout => \u4|u2|WideOr2~0_combout\);

-- Location: LCCOMB_X2_Y4_N12
\u4|u2|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u2|WideOr1~0_combout\ = (\u2|Frame_Cont\(10) & (\u2|Frame_Cont\(8) & (\u2|Frame_Cont\(9) $ (\u2|Frame_Cont\(11))))) # (!\u2|Frame_Cont\(10) & (!\u2|Frame_Cont\(11) & ((\u2|Frame_Cont\(9)) # (\u2|Frame_Cont\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(10),
	datab => \u2|Frame_Cont\(9),
	datac => \u2|Frame_Cont\(8),
	datad => \u2|Frame_Cont\(11),
	combout => \u4|u2|WideOr1~0_combout\);

-- Location: LCCOMB_X2_Y4_N4
\u4|u2|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u2|WideOr0~0_combout\ = (\u2|Frame_Cont\(8) & ((\u2|Frame_Cont\(11)) # (\u2|Frame_Cont\(10) $ (\u2|Frame_Cont\(9))))) # (!\u2|Frame_Cont\(8) & ((\u2|Frame_Cont\(9)) # (\u2|Frame_Cont\(10) $ (\u2|Frame_Cont\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(10),
	datab => \u2|Frame_Cont\(9),
	datac => \u2|Frame_Cont\(8),
	datad => \u2|Frame_Cont\(11),
	combout => \u4|u2|WideOr0~0_combout\);

-- Location: LCCOMB_X2_Y35_N24
\u2|Frame_Cont[12]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[12]~54_combout\ = (\u2|Frame_Cont\(12) & (!\u2|Frame_Cont[11]~53\)) # (!\u2|Frame_Cont\(12) & ((\u2|Frame_Cont[11]~53\) # (GND)))
-- \u2|Frame_Cont[12]~55\ = CARRY((!\u2|Frame_Cont[11]~53\) # (!\u2|Frame_Cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(12),
	datad => VCC,
	cin => \u2|Frame_Cont[11]~53\,
	combout => \u2|Frame_Cont[12]~54_combout\,
	cout => \u2|Frame_Cont[12]~55\);

-- Location: LCCOMB_X2_Y35_N26
\u2|Frame_Cont[13]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[13]~56_combout\ = (\u2|Frame_Cont\(13) & (\u2|Frame_Cont[12]~55\ $ (GND))) # (!\u2|Frame_Cont\(13) & (!\u2|Frame_Cont[12]~55\ & VCC))
-- \u2|Frame_Cont[13]~57\ = CARRY((\u2|Frame_Cont\(13) & !\u2|Frame_Cont[12]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(13),
	datad => VCC,
	cin => \u2|Frame_Cont[12]~55\,
	combout => \u2|Frame_Cont[13]~56_combout\,
	cout => \u2|Frame_Cont[13]~57\);

-- Location: LCFF_X2_Y35_N27
\u2|Frame_Cont[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[13]~56_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(13));

-- Location: LCCOMB_X2_Y35_N28
\u2|Frame_Cont[14]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[14]~58_combout\ = (\u2|Frame_Cont\(14) & (!\u2|Frame_Cont[13]~57\)) # (!\u2|Frame_Cont\(14) & ((\u2|Frame_Cont[13]~57\) # (GND)))
-- \u2|Frame_Cont[14]~59\ = CARRY((!\u2|Frame_Cont[13]~57\) # (!\u2|Frame_Cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(14),
	datad => VCC,
	cin => \u2|Frame_Cont[13]~57\,
	combout => \u2|Frame_Cont[14]~58_combout\,
	cout => \u2|Frame_Cont[14]~59\);

-- Location: LCFF_X2_Y35_N29
\u2|Frame_Cont[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[14]~58_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(14));

-- Location: LCCOMB_X2_Y35_N30
\u2|Frame_Cont[15]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[15]~60_combout\ = (\u2|Frame_Cont\(15) & (\u2|Frame_Cont[14]~59\ $ (GND))) # (!\u2|Frame_Cont\(15) & (!\u2|Frame_Cont[14]~59\ & VCC))
-- \u2|Frame_Cont[15]~61\ = CARRY((\u2|Frame_Cont\(15) & !\u2|Frame_Cont[14]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(15),
	datad => VCC,
	cin => \u2|Frame_Cont[14]~59\,
	combout => \u2|Frame_Cont[15]~60_combout\,
	cout => \u2|Frame_Cont[15]~61\);

-- Location: LCFF_X2_Y35_N31
\u2|Frame_Cont[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[15]~60_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(15));

-- Location: LCFF_X2_Y35_N25
\u2|Frame_Cont[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[12]~54_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(12));

-- Location: LCCOMB_X1_Y35_N18
\u4|u3|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u3|WideOr6~0_combout\ = (\u2|Frame_Cont\(15) & (\u2|Frame_Cont\(12) & (\u2|Frame_Cont\(13) $ (\u2|Frame_Cont\(14))))) # (!\u2|Frame_Cont\(15) & (!\u2|Frame_Cont\(13) & (\u2|Frame_Cont\(12) $ (\u2|Frame_Cont\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(15),
	datab => \u2|Frame_Cont\(12),
	datac => \u2|Frame_Cont\(13),
	datad => \u2|Frame_Cont\(14),
	combout => \u4|u3|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y35_N28
\u4|u3|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u3|WideOr5~0_combout\ = (\u2|Frame_Cont\(15) & ((\u2|Frame_Cont\(12) & (\u2|Frame_Cont\(13))) # (!\u2|Frame_Cont\(12) & ((\u2|Frame_Cont\(14)))))) # (!\u2|Frame_Cont\(15) & (\u2|Frame_Cont\(14) & (\u2|Frame_Cont\(12) $ (\u2|Frame_Cont\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(15),
	datab => \u2|Frame_Cont\(12),
	datac => \u2|Frame_Cont\(13),
	datad => \u2|Frame_Cont\(14),
	combout => \u4|u3|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y35_N10
\u4|u3|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u3|WideOr4~0_combout\ = (\u2|Frame_Cont\(15) & (\u2|Frame_Cont\(14) & ((\u2|Frame_Cont\(13)) # (!\u2|Frame_Cont\(12))))) # (!\u2|Frame_Cont\(15) & (!\u2|Frame_Cont\(12) & (\u2|Frame_Cont\(13) & !\u2|Frame_Cont\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(15),
	datab => \u2|Frame_Cont\(12),
	datac => \u2|Frame_Cont\(13),
	datad => \u2|Frame_Cont\(14),
	combout => \u4|u3|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y35_N20
\u4|u3|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u3|WideOr3~0_combout\ = (\u2|Frame_Cont\(12) & ((\u2|Frame_Cont\(13) $ (!\u2|Frame_Cont\(14))))) # (!\u2|Frame_Cont\(12) & ((\u2|Frame_Cont\(15) & (\u2|Frame_Cont\(13) & !\u2|Frame_Cont\(14))) # (!\u2|Frame_Cont\(15) & (!\u2|Frame_Cont\(13) & 
-- \u2|Frame_Cont\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(15),
	datab => \u2|Frame_Cont\(12),
	datac => \u2|Frame_Cont\(13),
	datad => \u2|Frame_Cont\(14),
	combout => \u4|u3|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y35_N12
\u4|u3|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u3|WideOr2~0_combout\ = (\u2|Frame_Cont\(13) & (!\u2|Frame_Cont\(15) & (\u2|Frame_Cont\(12)))) # (!\u2|Frame_Cont\(13) & ((\u2|Frame_Cont\(14) & (!\u2|Frame_Cont\(15))) # (!\u2|Frame_Cont\(14) & ((\u2|Frame_Cont\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(15),
	datab => \u2|Frame_Cont\(12),
	datac => \u2|Frame_Cont\(13),
	datad => \u2|Frame_Cont\(14),
	combout => \u4|u3|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y35_N4
\u4|u3|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u3|WideOr1~0_combout\ = (\u2|Frame_Cont\(12) & (\u2|Frame_Cont\(15) $ (((\u2|Frame_Cont\(13)) # (!\u2|Frame_Cont\(14)))))) # (!\u2|Frame_Cont\(12) & (!\u2|Frame_Cont\(15) & (\u2|Frame_Cont\(13) & !\u2|Frame_Cont\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(15),
	datab => \u2|Frame_Cont\(12),
	datac => \u2|Frame_Cont\(13),
	datad => \u2|Frame_Cont\(14),
	combout => \u4|u3|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y35_N0
\u4|u3|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u3|WideOr0~0_combout\ = (\u2|Frame_Cont\(12) & ((\u2|Frame_Cont\(15)) # (\u2|Frame_Cont\(13) $ (\u2|Frame_Cont\(14))))) # (!\u2|Frame_Cont\(12) & ((\u2|Frame_Cont\(13)) # (\u2|Frame_Cont\(15) $ (\u2|Frame_Cont\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(15),
	datab => \u2|Frame_Cont\(12),
	datac => \u2|Frame_Cont\(13),
	datad => \u2|Frame_Cont\(14),
	combout => \u4|u3|WideOr0~0_combout\);

-- Location: LCCOMB_X2_Y34_N0
\u2|Frame_Cont[16]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[16]~62_combout\ = (\u2|Frame_Cont\(16) & (!\u2|Frame_Cont[15]~61\)) # (!\u2|Frame_Cont\(16) & ((\u2|Frame_Cont[15]~61\) # (GND)))
-- \u2|Frame_Cont[16]~63\ = CARRY((!\u2|Frame_Cont[15]~61\) # (!\u2|Frame_Cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(16),
	datad => VCC,
	cin => \u2|Frame_Cont[15]~61\,
	combout => \u2|Frame_Cont[16]~62_combout\,
	cout => \u2|Frame_Cont[16]~63\);

-- Location: LCFF_X2_Y34_N1
\u2|Frame_Cont[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[16]~62_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(16));

-- Location: LCCOMB_X2_Y34_N2
\u2|Frame_Cont[17]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[17]~64_combout\ = (\u2|Frame_Cont\(17) & (\u2|Frame_Cont[16]~63\ $ (GND))) # (!\u2|Frame_Cont\(17) & (!\u2|Frame_Cont[16]~63\ & VCC))
-- \u2|Frame_Cont[17]~65\ = CARRY((\u2|Frame_Cont\(17) & !\u2|Frame_Cont[16]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(17),
	datad => VCC,
	cin => \u2|Frame_Cont[16]~63\,
	combout => \u2|Frame_Cont[17]~64_combout\,
	cout => \u2|Frame_Cont[17]~65\);

-- Location: LCFF_X2_Y34_N3
\u2|Frame_Cont[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[17]~64_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(17));

-- Location: LCCOMB_X2_Y34_N4
\u2|Frame_Cont[18]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[18]~66_combout\ = (\u2|Frame_Cont\(18) & (!\u2|Frame_Cont[17]~65\)) # (!\u2|Frame_Cont\(18) & ((\u2|Frame_Cont[17]~65\) # (GND)))
-- \u2|Frame_Cont[18]~67\ = CARRY((!\u2|Frame_Cont[17]~65\) # (!\u2|Frame_Cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(18),
	datad => VCC,
	cin => \u2|Frame_Cont[17]~65\,
	combout => \u2|Frame_Cont[18]~66_combout\,
	cout => \u2|Frame_Cont[18]~67\);

-- Location: LCFF_X2_Y34_N5
\u2|Frame_Cont[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[18]~66_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(18));

-- Location: LCCOMB_X2_Y34_N6
\u2|Frame_Cont[19]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[19]~68_combout\ = (\u2|Frame_Cont\(19) & (\u2|Frame_Cont[18]~67\ $ (GND))) # (!\u2|Frame_Cont\(19) & (!\u2|Frame_Cont[18]~67\ & VCC))
-- \u2|Frame_Cont[19]~69\ = CARRY((\u2|Frame_Cont\(19) & !\u2|Frame_Cont[18]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(19),
	datad => VCC,
	cin => \u2|Frame_Cont[18]~67\,
	combout => \u2|Frame_Cont[19]~68_combout\,
	cout => \u2|Frame_Cont[19]~69\);

-- Location: LCFF_X2_Y34_N7
\u2|Frame_Cont[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[19]~68_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(19));

-- Location: LCCOMB_X1_Y33_N8
\u4|u4|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u4|WideOr6~0_combout\ = (\u2|Frame_Cont\(18) & (!\u2|Frame_Cont\(17) & (\u2|Frame_Cont\(19) $ (!\u2|Frame_Cont\(16))))) # (!\u2|Frame_Cont\(18) & (\u2|Frame_Cont\(16) & (\u2|Frame_Cont\(19) $ (!\u2|Frame_Cont\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(18),
	datab => \u2|Frame_Cont\(19),
	datac => \u2|Frame_Cont\(16),
	datad => \u2|Frame_Cont\(17),
	combout => \u4|u4|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y33_N4
\u4|u4|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u4|WideOr5~0_combout\ = (\u2|Frame_Cont\(19) & ((\u2|Frame_Cont\(16) & ((\u2|Frame_Cont\(17)))) # (!\u2|Frame_Cont\(16) & (\u2|Frame_Cont\(18))))) # (!\u2|Frame_Cont\(19) & (\u2|Frame_Cont\(18) & (\u2|Frame_Cont\(16) $ (\u2|Frame_Cont\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(18),
	datab => \u2|Frame_Cont\(19),
	datac => \u2|Frame_Cont\(16),
	datad => \u2|Frame_Cont\(17),
	combout => \u4|u4|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y33_N12
\u4|u4|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u4|WideOr4~0_combout\ = (\u2|Frame_Cont\(18) & (\u2|Frame_Cont\(19) & ((\u2|Frame_Cont\(17)) # (!\u2|Frame_Cont\(16))))) # (!\u2|Frame_Cont\(18) & (!\u2|Frame_Cont\(19) & (!\u2|Frame_Cont\(16) & \u2|Frame_Cont\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(18),
	datab => \u2|Frame_Cont\(19),
	datac => \u2|Frame_Cont\(16),
	datad => \u2|Frame_Cont\(17),
	combout => \u4|u4|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y33_N16
\u4|u4|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u4|WideOr3~0_combout\ = (\u2|Frame_Cont\(16) & (\u2|Frame_Cont\(18) $ (((!\u2|Frame_Cont\(17)))))) # (!\u2|Frame_Cont\(16) & ((\u2|Frame_Cont\(18) & (!\u2|Frame_Cont\(19) & !\u2|Frame_Cont\(17))) # (!\u2|Frame_Cont\(18) & (\u2|Frame_Cont\(19) & 
-- \u2|Frame_Cont\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(18),
	datab => \u2|Frame_Cont\(19),
	datac => \u2|Frame_Cont\(16),
	datad => \u2|Frame_Cont\(17),
	combout => \u4|u4|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y33_N22
\u4|u4|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u4|WideOr2~0_combout\ = (\u2|Frame_Cont\(17) & (((!\u2|Frame_Cont\(19) & \u2|Frame_Cont\(16))))) # (!\u2|Frame_Cont\(17) & ((\u2|Frame_Cont\(18) & (!\u2|Frame_Cont\(19))) # (!\u2|Frame_Cont\(18) & ((\u2|Frame_Cont\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(18),
	datab => \u2|Frame_Cont\(19),
	datac => \u2|Frame_Cont\(16),
	datad => \u2|Frame_Cont\(17),
	combout => \u4|u4|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y33_N20
\u4|u4|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u4|WideOr1~0_combout\ = (\u2|Frame_Cont\(18) & (\u2|Frame_Cont\(16) & (\u2|Frame_Cont\(19) $ (\u2|Frame_Cont\(17))))) # (!\u2|Frame_Cont\(18) & (!\u2|Frame_Cont\(19) & ((\u2|Frame_Cont\(16)) # (\u2|Frame_Cont\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(18),
	datab => \u2|Frame_Cont\(19),
	datac => \u2|Frame_Cont\(16),
	datad => \u2|Frame_Cont\(17),
	combout => \u4|u4|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y33_N28
\u4|u4|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u4|WideOr0~0_combout\ = (\u2|Frame_Cont\(16) & ((\u2|Frame_Cont\(19)) # (\u2|Frame_Cont\(18) $ (\u2|Frame_Cont\(17))))) # (!\u2|Frame_Cont\(16) & ((\u2|Frame_Cont\(17)) # (\u2|Frame_Cont\(18) $ (\u2|Frame_Cont\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(18),
	datab => \u2|Frame_Cont\(19),
	datac => \u2|Frame_Cont\(16),
	datad => \u2|Frame_Cont\(17),
	combout => \u4|u4|WideOr0~0_combout\);

-- Location: LCCOMB_X2_Y34_N8
\u2|Frame_Cont[20]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[20]~70_combout\ = (\u2|Frame_Cont\(20) & (!\u2|Frame_Cont[19]~69\)) # (!\u2|Frame_Cont\(20) & ((\u2|Frame_Cont[19]~69\) # (GND)))
-- \u2|Frame_Cont[20]~71\ = CARRY((!\u2|Frame_Cont[19]~69\) # (!\u2|Frame_Cont\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(20),
	datad => VCC,
	cin => \u2|Frame_Cont[19]~69\,
	combout => \u2|Frame_Cont[20]~70_combout\,
	cout => \u2|Frame_Cont[20]~71\);

-- Location: LCFF_X2_Y34_N9
\u2|Frame_Cont[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[20]~70_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(20));

-- Location: LCCOMB_X2_Y34_N10
\u2|Frame_Cont[21]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[21]~72_combout\ = (\u2|Frame_Cont\(21) & (\u2|Frame_Cont[20]~71\ $ (GND))) # (!\u2|Frame_Cont\(21) & (!\u2|Frame_Cont[20]~71\ & VCC))
-- \u2|Frame_Cont[21]~73\ = CARRY((\u2|Frame_Cont\(21) & !\u2|Frame_Cont[20]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(21),
	datad => VCC,
	cin => \u2|Frame_Cont[20]~71\,
	combout => \u2|Frame_Cont[21]~72_combout\,
	cout => \u2|Frame_Cont[21]~73\);

-- Location: LCCOMB_X2_Y34_N12
\u2|Frame_Cont[22]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[22]~74_combout\ = (\u2|Frame_Cont\(22) & (!\u2|Frame_Cont[21]~73\)) # (!\u2|Frame_Cont\(22) & ((\u2|Frame_Cont[21]~73\) # (GND)))
-- \u2|Frame_Cont[22]~75\ = CARRY((!\u2|Frame_Cont[21]~73\) # (!\u2|Frame_Cont\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(22),
	datad => VCC,
	cin => \u2|Frame_Cont[21]~73\,
	combout => \u2|Frame_Cont[22]~74_combout\,
	cout => \u2|Frame_Cont[22]~75\);

-- Location: LCFF_X2_Y34_N13
\u2|Frame_Cont[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[22]~74_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(22));

-- Location: LCCOMB_X2_Y34_N14
\u2|Frame_Cont[23]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[23]~76_combout\ = (\u2|Frame_Cont\(23) & (\u2|Frame_Cont[22]~75\ $ (GND))) # (!\u2|Frame_Cont\(23) & (!\u2|Frame_Cont[22]~75\ & VCC))
-- \u2|Frame_Cont[23]~77\ = CARRY((\u2|Frame_Cont\(23) & !\u2|Frame_Cont[22]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(23),
	datad => VCC,
	cin => \u2|Frame_Cont[22]~75\,
	combout => \u2|Frame_Cont[23]~76_combout\,
	cout => \u2|Frame_Cont[23]~77\);

-- Location: LCFF_X2_Y34_N15
\u2|Frame_Cont[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[23]~76_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(23));

-- Location: LCFF_X2_Y34_N11
\u2|Frame_Cont[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[21]~72_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(21));

-- Location: LCCOMB_X1_Y34_N16
\u4|u5|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u5|WideOr6~0_combout\ = (\u2|Frame_Cont\(22) & (!\u2|Frame_Cont\(21) & (\u2|Frame_Cont\(20) $ (!\u2|Frame_Cont\(23))))) # (!\u2|Frame_Cont\(22) & (\u2|Frame_Cont\(20) & (\u2|Frame_Cont\(23) $ (!\u2|Frame_Cont\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(22),
	datab => \u2|Frame_Cont\(20),
	datac => \u2|Frame_Cont\(23),
	datad => \u2|Frame_Cont\(21),
	combout => \u4|u5|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y34_N20
\u4|u5|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u5|WideOr5~0_combout\ = (\u2|Frame_Cont\(23) & ((\u2|Frame_Cont\(20) & ((\u2|Frame_Cont\(21)))) # (!\u2|Frame_Cont\(20) & (\u2|Frame_Cont\(22))))) # (!\u2|Frame_Cont\(23) & (\u2|Frame_Cont\(22) & (\u2|Frame_Cont\(20) $ (\u2|Frame_Cont\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(22),
	datab => \u2|Frame_Cont\(20),
	datac => \u2|Frame_Cont\(23),
	datad => \u2|Frame_Cont\(21),
	combout => \u4|u5|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y34_N12
\u4|u5|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u5|WideOr4~0_combout\ = (\u2|Frame_Cont\(22) & (\u2|Frame_Cont\(23) & ((\u2|Frame_Cont\(21)) # (!\u2|Frame_Cont\(20))))) # (!\u2|Frame_Cont\(22) & (!\u2|Frame_Cont\(20) & (!\u2|Frame_Cont\(23) & \u2|Frame_Cont\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(22),
	datab => \u2|Frame_Cont\(20),
	datac => \u2|Frame_Cont\(23),
	datad => \u2|Frame_Cont\(21),
	combout => \u4|u5|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y34_N10
\u4|u5|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u5|WideOr3~0_combout\ = (\u2|Frame_Cont\(20) & (\u2|Frame_Cont\(22) $ (((!\u2|Frame_Cont\(21)))))) # (!\u2|Frame_Cont\(20) & ((\u2|Frame_Cont\(22) & (!\u2|Frame_Cont\(23) & !\u2|Frame_Cont\(21))) # (!\u2|Frame_Cont\(22) & (\u2|Frame_Cont\(23) & 
-- \u2|Frame_Cont\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(22),
	datab => \u2|Frame_Cont\(20),
	datac => \u2|Frame_Cont\(23),
	datad => \u2|Frame_Cont\(21),
	combout => \u4|u5|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y34_N0
\u4|u5|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u5|WideOr2~0_combout\ = (\u2|Frame_Cont\(21) & (((\u2|Frame_Cont\(20) & !\u2|Frame_Cont\(23))))) # (!\u2|Frame_Cont\(21) & ((\u2|Frame_Cont\(22) & ((!\u2|Frame_Cont\(23)))) # (!\u2|Frame_Cont\(22) & (\u2|Frame_Cont\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(22),
	datab => \u2|Frame_Cont\(20),
	datac => \u2|Frame_Cont\(23),
	datad => \u2|Frame_Cont\(21),
	combout => \u4|u5|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y34_N26
\u4|u5|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u5|WideOr1~0_combout\ = (\u2|Frame_Cont\(22) & (\u2|Frame_Cont\(20) & (\u2|Frame_Cont\(23) $ (\u2|Frame_Cont\(21))))) # (!\u2|Frame_Cont\(22) & (!\u2|Frame_Cont\(23) & ((\u2|Frame_Cont\(20)) # (\u2|Frame_Cont\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(22),
	datab => \u2|Frame_Cont\(20),
	datac => \u2|Frame_Cont\(23),
	datad => \u2|Frame_Cont\(21),
	combout => \u4|u5|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y34_N8
\u4|u5|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u5|WideOr0~0_combout\ = (\u2|Frame_Cont\(20) & ((\u2|Frame_Cont\(23)) # (\u2|Frame_Cont\(22) $ (\u2|Frame_Cont\(21))))) # (!\u2|Frame_Cont\(20) & ((\u2|Frame_Cont\(21)) # (\u2|Frame_Cont\(22) $ (\u2|Frame_Cont\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(22),
	datab => \u2|Frame_Cont\(20),
	datac => \u2|Frame_Cont\(23),
	datad => \u2|Frame_Cont\(21),
	combout => \u4|u5|WideOr0~0_combout\);

-- Location: LCCOMB_X2_Y34_N16
\u2|Frame_Cont[24]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[24]~78_combout\ = (\u2|Frame_Cont\(24) & (!\u2|Frame_Cont[23]~77\)) # (!\u2|Frame_Cont\(24) & ((\u2|Frame_Cont[23]~77\) # (GND)))
-- \u2|Frame_Cont[24]~79\ = CARRY((!\u2|Frame_Cont[23]~77\) # (!\u2|Frame_Cont\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(24),
	datad => VCC,
	cin => \u2|Frame_Cont[23]~77\,
	combout => \u2|Frame_Cont[24]~78_combout\,
	cout => \u2|Frame_Cont[24]~79\);

-- Location: LCCOMB_X2_Y34_N18
\u2|Frame_Cont[25]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[25]~80_combout\ = (\u2|Frame_Cont\(25) & (\u2|Frame_Cont[24]~79\ $ (GND))) # (!\u2|Frame_Cont\(25) & (!\u2|Frame_Cont[24]~79\ & VCC))
-- \u2|Frame_Cont[25]~81\ = CARRY((\u2|Frame_Cont\(25) & !\u2|Frame_Cont[24]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(25),
	datad => VCC,
	cin => \u2|Frame_Cont[24]~79\,
	combout => \u2|Frame_Cont[25]~80_combout\,
	cout => \u2|Frame_Cont[25]~81\);

-- Location: LCFF_X2_Y34_N19
\u2|Frame_Cont[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[25]~80_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(25));

-- Location: LCCOMB_X2_Y34_N20
\u2|Frame_Cont[26]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[26]~82_combout\ = (\u2|Frame_Cont\(26) & (!\u2|Frame_Cont[25]~81\)) # (!\u2|Frame_Cont\(26) & ((\u2|Frame_Cont[25]~81\) # (GND)))
-- \u2|Frame_Cont[26]~83\ = CARRY((!\u2|Frame_Cont[25]~81\) # (!\u2|Frame_Cont\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(26),
	datad => VCC,
	cin => \u2|Frame_Cont[25]~81\,
	combout => \u2|Frame_Cont[26]~82_combout\,
	cout => \u2|Frame_Cont[26]~83\);

-- Location: LCFF_X2_Y34_N21
\u2|Frame_Cont[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[26]~82_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(26));

-- Location: LCFF_X2_Y34_N17
\u2|Frame_Cont[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[24]~78_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(24));

-- Location: LCCOMB_X2_Y34_N22
\u2|Frame_Cont[27]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[27]~84_combout\ = (\u2|Frame_Cont\(27) & (\u2|Frame_Cont[26]~83\ $ (GND))) # (!\u2|Frame_Cont\(27) & (!\u2|Frame_Cont[26]~83\ & VCC))
-- \u2|Frame_Cont[27]~85\ = CARRY((\u2|Frame_Cont\(27) & !\u2|Frame_Cont[26]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(27),
	datad => VCC,
	cin => \u2|Frame_Cont[26]~83\,
	combout => \u2|Frame_Cont[27]~84_combout\,
	cout => \u2|Frame_Cont[27]~85\);

-- Location: LCFF_X2_Y34_N23
\u2|Frame_Cont[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[27]~84_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(27));

-- Location: LCCOMB_X1_Y46_N0
\u4|u6|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u6|WideOr6~0_combout\ = (\u2|Frame_Cont\(26) & (!\u2|Frame_Cont\(25) & (\u2|Frame_Cont\(24) $ (!\u2|Frame_Cont\(27))))) # (!\u2|Frame_Cont\(26) & (\u2|Frame_Cont\(24) & (\u2|Frame_Cont\(25) $ (!\u2|Frame_Cont\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(25),
	datab => \u2|Frame_Cont\(26),
	datac => \u2|Frame_Cont\(24),
	datad => \u2|Frame_Cont\(27),
	combout => \u4|u6|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y46_N24
\u4|u6|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u6|WideOr5~0_combout\ = (\u2|Frame_Cont\(25) & ((\u2|Frame_Cont\(24) & ((\u2|Frame_Cont\(27)))) # (!\u2|Frame_Cont\(24) & (\u2|Frame_Cont\(26))))) # (!\u2|Frame_Cont\(25) & (\u2|Frame_Cont\(26) & (\u2|Frame_Cont\(24) $ (\u2|Frame_Cont\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(25),
	datab => \u2|Frame_Cont\(26),
	datac => \u2|Frame_Cont\(24),
	datad => \u2|Frame_Cont\(27),
	combout => \u4|u6|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y46_N26
\u4|u6|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u6|WideOr4~0_combout\ = (\u2|Frame_Cont\(26) & (\u2|Frame_Cont\(27) & ((\u2|Frame_Cont\(25)) # (!\u2|Frame_Cont\(24))))) # (!\u2|Frame_Cont\(26) & (\u2|Frame_Cont\(25) & (!\u2|Frame_Cont\(24) & !\u2|Frame_Cont\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(25),
	datab => \u2|Frame_Cont\(26),
	datac => \u2|Frame_Cont\(24),
	datad => \u2|Frame_Cont\(27),
	combout => \u4|u6|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y46_N12
\u4|u6|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u6|WideOr3~0_combout\ = (\u2|Frame_Cont\(24) & (\u2|Frame_Cont\(25) $ ((!\u2|Frame_Cont\(26))))) # (!\u2|Frame_Cont\(24) & ((\u2|Frame_Cont\(25) & (!\u2|Frame_Cont\(26) & \u2|Frame_Cont\(27))) # (!\u2|Frame_Cont\(25) & (\u2|Frame_Cont\(26) & 
-- !\u2|Frame_Cont\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(25),
	datab => \u2|Frame_Cont\(26),
	datac => \u2|Frame_Cont\(24),
	datad => \u2|Frame_Cont\(27),
	combout => \u4|u6|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y46_N4
\u4|u6|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u6|WideOr2~0_combout\ = (\u2|Frame_Cont\(25) & (((\u2|Frame_Cont\(24) & !\u2|Frame_Cont\(27))))) # (!\u2|Frame_Cont\(25) & ((\u2|Frame_Cont\(26) & ((!\u2|Frame_Cont\(27)))) # (!\u2|Frame_Cont\(26) & (\u2|Frame_Cont\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(25),
	datab => \u2|Frame_Cont\(26),
	datac => \u2|Frame_Cont\(24),
	datad => \u2|Frame_Cont\(27),
	combout => \u4|u6|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y46_N10
\u4|u6|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u6|WideOr1~0_combout\ = (\u2|Frame_Cont\(25) & (!\u2|Frame_Cont\(27) & ((\u2|Frame_Cont\(24)) # (!\u2|Frame_Cont\(26))))) # (!\u2|Frame_Cont\(25) & (\u2|Frame_Cont\(24) & (\u2|Frame_Cont\(26) $ (!\u2|Frame_Cont\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(25),
	datab => \u2|Frame_Cont\(26),
	datac => \u2|Frame_Cont\(24),
	datad => \u2|Frame_Cont\(27),
	combout => \u4|u6|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y46_N20
\u4|u6|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u6|WideOr0~0_combout\ = (\u2|Frame_Cont\(24) & ((\u2|Frame_Cont\(27)) # (\u2|Frame_Cont\(25) $ (\u2|Frame_Cont\(26))))) # (!\u2|Frame_Cont\(24) & ((\u2|Frame_Cont\(25)) # (\u2|Frame_Cont\(26) $ (\u2|Frame_Cont\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(25),
	datab => \u2|Frame_Cont\(26),
	datac => \u2|Frame_Cont\(24),
	datad => \u2|Frame_Cont\(27),
	combout => \u4|u6|WideOr0~0_combout\);

-- Location: LCCOMB_X2_Y34_N24
\u2|Frame_Cont[28]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[28]~86_combout\ = (\u2|Frame_Cont\(28) & (!\u2|Frame_Cont[27]~85\)) # (!\u2|Frame_Cont\(28) & ((\u2|Frame_Cont[27]~85\) # (GND)))
-- \u2|Frame_Cont[28]~87\ = CARRY((!\u2|Frame_Cont[27]~85\) # (!\u2|Frame_Cont\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(28),
	datad => VCC,
	cin => \u2|Frame_Cont[27]~85\,
	combout => \u2|Frame_Cont[28]~86_combout\,
	cout => \u2|Frame_Cont[28]~87\);

-- Location: LCCOMB_X2_Y34_N26
\u2|Frame_Cont[29]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[29]~88_combout\ = (\u2|Frame_Cont\(29) & (\u2|Frame_Cont[28]~87\ $ (GND))) # (!\u2|Frame_Cont\(29) & (!\u2|Frame_Cont[28]~87\ & VCC))
-- \u2|Frame_Cont[29]~89\ = CARRY((\u2|Frame_Cont\(29) & !\u2|Frame_Cont[28]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(29),
	datad => VCC,
	cin => \u2|Frame_Cont[28]~87\,
	combout => \u2|Frame_Cont[29]~88_combout\,
	cout => \u2|Frame_Cont[29]~89\);

-- Location: LCFF_X2_Y34_N27
\u2|Frame_Cont[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[29]~88_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(29));

-- Location: LCCOMB_X2_Y34_N28
\u2|Frame_Cont[30]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[30]~90_combout\ = (\u2|Frame_Cont\(30) & (!\u2|Frame_Cont[29]~89\)) # (!\u2|Frame_Cont\(30) & ((\u2|Frame_Cont[29]~89\) # (GND)))
-- \u2|Frame_Cont[30]~91\ = CARRY((!\u2|Frame_Cont[29]~89\) # (!\u2|Frame_Cont\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Frame_Cont\(30),
	datad => VCC,
	cin => \u2|Frame_Cont[29]~89\,
	combout => \u2|Frame_Cont[30]~90_combout\,
	cout => \u2|Frame_Cont[30]~91\);

-- Location: LCFF_X2_Y34_N29
\u2|Frame_Cont[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[30]~90_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(30));

-- Location: LCCOMB_X2_Y34_N30
\u2|Frame_Cont[31]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \u2|Frame_Cont[31]~92_combout\ = \u2|Frame_Cont[30]~91\ $ (!\u2|Frame_Cont\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Frame_Cont\(31),
	cin => \u2|Frame_Cont[30]~91\,
	combout => \u2|Frame_Cont[31]~92_combout\);

-- Location: LCFF_X2_Y34_N31
\u2|Frame_Cont[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[31]~92_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(31));

-- Location: LCFF_X2_Y34_N25
\u2|Frame_Cont[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Frame_Cont[28]~86_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	ena => \u2|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Frame_Cont\(28));

-- Location: LCCOMB_X1_Y38_N28
\u4|u7|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u7|WideOr6~0_combout\ = (\u2|Frame_Cont\(31) & (\u2|Frame_Cont\(28) & (\u2|Frame_Cont\(29) $ (\u2|Frame_Cont\(30))))) # (!\u2|Frame_Cont\(31) & (!\u2|Frame_Cont\(29) & (\u2|Frame_Cont\(30) $ (\u2|Frame_Cont\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(31),
	datab => \u2|Frame_Cont\(29),
	datac => \u2|Frame_Cont\(30),
	datad => \u2|Frame_Cont\(28),
	combout => \u4|u7|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y38_N22
\u4|u7|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u7|WideOr5~0_combout\ = (\u2|Frame_Cont\(31) & ((\u2|Frame_Cont\(28) & (\u2|Frame_Cont\(29))) # (!\u2|Frame_Cont\(28) & ((\u2|Frame_Cont\(30)))))) # (!\u2|Frame_Cont\(31) & (\u2|Frame_Cont\(30) & (\u2|Frame_Cont\(29) $ (\u2|Frame_Cont\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(31),
	datab => \u2|Frame_Cont\(29),
	datac => \u2|Frame_Cont\(30),
	datad => \u2|Frame_Cont\(28),
	combout => \u4|u7|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y38_N26
\u4|u7|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u7|WideOr4~0_combout\ = (\u2|Frame_Cont\(31) & (\u2|Frame_Cont\(30) & ((\u2|Frame_Cont\(29)) # (!\u2|Frame_Cont\(28))))) # (!\u2|Frame_Cont\(31) & (\u2|Frame_Cont\(29) & (!\u2|Frame_Cont\(30) & !\u2|Frame_Cont\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(31),
	datab => \u2|Frame_Cont\(29),
	datac => \u2|Frame_Cont\(30),
	datad => \u2|Frame_Cont\(28),
	combout => \u4|u7|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y38_N24
\u4|u7|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u7|WideOr3~0_combout\ = (\u2|Frame_Cont\(28) & ((\u2|Frame_Cont\(29) $ (!\u2|Frame_Cont\(30))))) # (!\u2|Frame_Cont\(28) & ((\u2|Frame_Cont\(31) & (\u2|Frame_Cont\(29) & !\u2|Frame_Cont\(30))) # (!\u2|Frame_Cont\(31) & (!\u2|Frame_Cont\(29) & 
-- \u2|Frame_Cont\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(31),
	datab => \u2|Frame_Cont\(29),
	datac => \u2|Frame_Cont\(30),
	datad => \u2|Frame_Cont\(28),
	combout => \u4|u7|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y38_N0
\u4|u7|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u7|WideOr2~0_combout\ = (\u2|Frame_Cont\(29) & (!\u2|Frame_Cont\(31) & ((\u2|Frame_Cont\(28))))) # (!\u2|Frame_Cont\(29) & ((\u2|Frame_Cont\(30) & (!\u2|Frame_Cont\(31))) # (!\u2|Frame_Cont\(30) & ((\u2|Frame_Cont\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(31),
	datab => \u2|Frame_Cont\(29),
	datac => \u2|Frame_Cont\(30),
	datad => \u2|Frame_Cont\(28),
	combout => \u4|u7|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y38_N10
\u4|u7|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u7|WideOr1~0_combout\ = (\u2|Frame_Cont\(29) & (!\u2|Frame_Cont\(31) & ((\u2|Frame_Cont\(28)) # (!\u2|Frame_Cont\(30))))) # (!\u2|Frame_Cont\(29) & (\u2|Frame_Cont\(28) & (\u2|Frame_Cont\(31) $ (!\u2|Frame_Cont\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(31),
	datab => \u2|Frame_Cont\(29),
	datac => \u2|Frame_Cont\(30),
	datad => \u2|Frame_Cont\(28),
	combout => \u4|u7|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y38_N12
\u4|u7|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u4|u7|WideOr0~0_combout\ = (\u2|Frame_Cont\(28) & ((\u2|Frame_Cont\(31)) # (\u2|Frame_Cont\(29) $ (\u2|Frame_Cont\(30))))) # (!\u2|Frame_Cont\(28) & ((\u2|Frame_Cont\(29)) # (\u2|Frame_Cont\(31) $ (\u2|Frame_Cont\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Frame_Cont\(31),
	datab => \u2|Frame_Cont\(29),
	datac => \u2|Frame_Cont\(30),
	datad => \u2|Frame_Cont\(28),
	combout => \u4|u7|WideOr0~0_combout\);

-- Location: LCFF_X48_Y10_N13
\u2|Y_Cont[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u2|Y_Cont[6]~29_combout\,
	aclr => \u1|ALT_INV_oRST_2~clkctrl_outclk\,
	sclr => \u2|ALT_INV_mCCD_FVAL~regout\,
	ena => \u2|Y_Cont[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|Y_Cont\(6));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(2),
	combout => \iSW~combout\(2));

-- Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(3),
	combout => \iSW~combout\(3));

-- Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(7),
	combout => \iSW~combout\(7));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(11),
	combout => \iSW~combout\(11));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(12),
	combout => \iSW~combout\(12));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(16),
	combout => \iSW~combout\(16));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iUART_RXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iUART_RXD,
	combout => \iUART_RXD~combout\);

-- Location: LCCOMB_X12_Y12_N10
\u7|SA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~0_combout\ = (\u7|command1|SA\(0) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|SA\(0),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~0_combout\);

-- Location: LCFF_X12_Y12_N11
\u7|SA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(0));

-- Location: LCCOMB_X18_Y12_N0
\u7|rRD1_ADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[8]~15_combout\ = \u7|rRD1_ADDR\(8) $ (VCC)
-- \u7|rRD1_ADDR[8]~16\ = CARRY(\u7|rRD1_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(8),
	datad => VCC,
	combout => \u7|rRD1_ADDR[8]~15_combout\,
	cout => \u7|rRD1_ADDR[8]~16\);

-- Location: LCCOMB_X18_Y12_N2
\u7|rRD1_ADDR[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[9]~21_combout\ = (\u7|rRD1_ADDR\(9) & (!\u7|rRD1_ADDR[8]~16\)) # (!\u7|rRD1_ADDR\(9) & ((\u7|rRD1_ADDR[8]~16\) # (GND)))
-- \u7|rRD1_ADDR[9]~22\ = CARRY((!\u7|rRD1_ADDR[8]~16\) # (!\u7|rRD1_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(9),
	datad => VCC,
	cin => \u7|rRD1_ADDR[8]~16\,
	combout => \u7|rRD1_ADDR[9]~21_combout\,
	cout => \u7|rRD1_ADDR[9]~22\);

-- Location: LCCOMB_X18_Y12_N4
\u7|rRD1_ADDR[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[10]~23_combout\ = (\u7|rRD1_ADDR\(10) & (\u7|rRD1_ADDR[9]~22\ $ (GND))) # (!\u7|rRD1_ADDR\(10) & (!\u7|rRD1_ADDR[9]~22\ & VCC))
-- \u7|rRD1_ADDR[10]~24\ = CARRY((\u7|rRD1_ADDR\(10) & !\u7|rRD1_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(10),
	datad => VCC,
	cin => \u7|rRD1_ADDR[9]~22\,
	combout => \u7|rRD1_ADDR[10]~23_combout\,
	cout => \u7|rRD1_ADDR[10]~24\);

-- Location: LCCOMB_X23_Y12_N6
\u7|rRD1_ADDR[19]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[19]~20_combout\ = ((\u7|mRD_DONE~regout\ & \u7|RD_MASK\(0))) # (!\u1|oRST_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mRD_DONE~regout\,
	datac => \u1|oRST_0~regout\,
	datad => \u7|RD_MASK\(0),
	combout => \u7|rRD1_ADDR[19]~20_combout\);

-- Location: LCFF_X18_Y12_N5
\u7|rRD1_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[10]~23_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(10));

-- Location: LCCOMB_X18_Y12_N6
\u7|rRD1_ADDR[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[11]~25_combout\ = (\u7|rRD1_ADDR\(11) & (!\u7|rRD1_ADDR[10]~24\)) # (!\u7|rRD1_ADDR\(11) & ((\u7|rRD1_ADDR[10]~24\) # (GND)))
-- \u7|rRD1_ADDR[11]~26\ = CARRY((!\u7|rRD1_ADDR[10]~24\) # (!\u7|rRD1_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(11),
	datad => VCC,
	cin => \u7|rRD1_ADDR[10]~24\,
	combout => \u7|rRD1_ADDR[11]~25_combout\,
	cout => \u7|rRD1_ADDR[11]~26\);

-- Location: LCCOMB_X18_Y12_N8
\u7|rRD1_ADDR[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[12]~27_combout\ = (\u7|rRD1_ADDR\(12) & (\u7|rRD1_ADDR[11]~26\ $ (GND))) # (!\u7|rRD1_ADDR\(12) & (!\u7|rRD1_ADDR[11]~26\ & VCC))
-- \u7|rRD1_ADDR[12]~28\ = CARRY((\u7|rRD1_ADDR\(12) & !\u7|rRD1_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(12),
	datad => VCC,
	cin => \u7|rRD1_ADDR[11]~26\,
	combout => \u7|rRD1_ADDR[12]~27_combout\,
	cout => \u7|rRD1_ADDR[12]~28\);

-- Location: LCFF_X18_Y12_N9
\u7|rRD1_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[12]~27_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(12));

-- Location: LCCOMB_X18_Y12_N14
\u7|rRD1_ADDR[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[15]~33_combout\ = (\u7|rRD1_ADDR\(15) & (!\u7|rRD1_ADDR[14]~32\)) # (!\u7|rRD1_ADDR\(15) & ((\u7|rRD1_ADDR[14]~32\) # (GND)))
-- \u7|rRD1_ADDR[15]~34\ = CARRY((!\u7|rRD1_ADDR[14]~32\) # (!\u7|rRD1_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(15),
	datad => VCC,
	cin => \u7|rRD1_ADDR[14]~32\,
	combout => \u7|rRD1_ADDR[15]~33_combout\,
	cout => \u7|rRD1_ADDR[15]~34\);

-- Location: LCFF_X18_Y12_N15
\u7|rRD1_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[15]~33_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(15));

-- Location: LCCOMB_X18_Y12_N16
\u7|rRD1_ADDR[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[16]~35_combout\ = (\u7|rRD1_ADDR\(16) & (\u7|rRD1_ADDR[15]~34\ $ (GND))) # (!\u7|rRD1_ADDR\(16) & (!\u7|rRD1_ADDR[15]~34\ & VCC))
-- \u7|rRD1_ADDR[16]~36\ = CARRY((\u7|rRD1_ADDR\(16) & !\u7|rRD1_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(16),
	datad => VCC,
	cin => \u7|rRD1_ADDR[15]~34\,
	combout => \u7|rRD1_ADDR[16]~35_combout\,
	cout => \u7|rRD1_ADDR[16]~36\);

-- Location: LCCOMB_X18_Y12_N18
\u7|rRD1_ADDR[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[17]~37_combout\ = (\u7|rRD1_ADDR\(17) & (!\u7|rRD1_ADDR[16]~36\)) # (!\u7|rRD1_ADDR\(17) & ((\u7|rRD1_ADDR[16]~36\) # (GND)))
-- \u7|rRD1_ADDR[17]~38\ = CARRY((!\u7|rRD1_ADDR[16]~36\) # (!\u7|rRD1_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(17),
	datad => VCC,
	cin => \u7|rRD1_ADDR[16]~36\,
	combout => \u7|rRD1_ADDR[17]~37_combout\,
	cout => \u7|rRD1_ADDR[17]~38\);

-- Location: LCFF_X18_Y12_N19
\u7|rRD1_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[17]~37_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(17));

-- Location: LCCOMB_X18_Y12_N20
\u7|rRD1_ADDR[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[18]~39_combout\ = (\u7|rRD1_ADDR\(18) & (\u7|rRD1_ADDR[17]~38\ $ (GND))) # (!\u7|rRD1_ADDR\(18) & (!\u7|rRD1_ADDR[17]~38\ & VCC))
-- \u7|rRD1_ADDR[18]~40\ = CARRY((\u7|rRD1_ADDR\(18) & !\u7|rRD1_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(18),
	datad => VCC,
	cin => \u7|rRD1_ADDR[17]~38\,
	combout => \u7|rRD1_ADDR[18]~39_combout\,
	cout => \u7|rRD1_ADDR[18]~40\);

-- Location: LCFF_X18_Y12_N21
\u7|rRD1_ADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[18]~39_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(18));

-- Location: LCCOMB_X18_Y12_N22
\u7|rRD1_ADDR[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[19]~41_combout\ = (\u7|rRD1_ADDR\(19) & (!\u7|rRD1_ADDR[18]~40\)) # (!\u7|rRD1_ADDR\(19) & ((\u7|rRD1_ADDR[18]~40\) # (GND)))
-- \u7|rRD1_ADDR[19]~42\ = CARRY((!\u7|rRD1_ADDR[18]~40\) # (!\u7|rRD1_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(19),
	datad => VCC,
	cin => \u7|rRD1_ADDR[18]~40\,
	combout => \u7|rRD1_ADDR[19]~41_combout\,
	cout => \u7|rRD1_ADDR[19]~42\);

-- Location: LCFF_X18_Y12_N23
\u7|rRD1_ADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[19]~41_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(19));

-- Location: LCCOMB_X18_Y12_N24
\u7|rRD1_ADDR[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[20]~43_combout\ = (\u7|rRD1_ADDR\(20) & (\u7|rRD1_ADDR[19]~42\ $ (GND))) # (!\u7|rRD1_ADDR\(20) & (!\u7|rRD1_ADDR[19]~42\ & VCC))
-- \u7|rRD1_ADDR[20]~44\ = CARRY((\u7|rRD1_ADDR\(20) & !\u7|rRD1_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(20),
	datad => VCC,
	cin => \u7|rRD1_ADDR[19]~42\,
	combout => \u7|rRD1_ADDR[20]~43_combout\,
	cout => \u7|rRD1_ADDR[20]~44\);

-- Location: LCFF_X18_Y12_N25
\u7|rRD1_ADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[20]~43_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(20));

-- Location: LCCOMB_X18_Y12_N26
\u7|rRD1_ADDR[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[21]~45_combout\ = (\u7|rRD1_ADDR\(21) & (!\u7|rRD1_ADDR[20]~44\)) # (!\u7|rRD1_ADDR\(21) & ((\u7|rRD1_ADDR[20]~44\) # (GND)))
-- \u7|rRD1_ADDR[21]~46\ = CARRY((!\u7|rRD1_ADDR[20]~44\) # (!\u7|rRD1_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD1_ADDR\(21),
	datad => VCC,
	cin => \u7|rRD1_ADDR[20]~44\,
	combout => \u7|rRD1_ADDR[21]~45_combout\,
	cout => \u7|rRD1_ADDR[21]~46\);

-- Location: LCFF_X18_Y12_N27
\u7|rRD1_ADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[21]~45_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(21));

-- Location: LCCOMB_X18_Y12_N28
\u7|rRD1_ADDR[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[22]~47_combout\ = \u7|rRD1_ADDR[21]~46\ $ (!\u7|rRD1_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|rRD1_ADDR\(22),
	cin => \u7|rRD1_ADDR[21]~46\,
	combout => \u7|rRD1_ADDR[22]~47_combout\);

-- Location: LCFF_X18_Y12_N29
\u7|rRD1_ADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[22]~47_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(22));

-- Location: LCCOMB_X19_Y12_N2
\u7|rRD1_ADDR[19]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[19]~18_combout\ = (\u7|rRD1_ADDR[19]~17_combout\ & (!\u7|rRD1_ADDR\(20) & (!\u7|rRD1_ADDR\(22) & !\u7|rRD1_ADDR\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR[19]~17_combout\,
	datab => \u7|rRD1_ADDR\(20),
	datac => \u7|rRD1_ADDR\(22),
	datad => \u7|rRD1_ADDR\(21),
	combout => \u7|rRD1_ADDR[19]~18_combout\);

-- Location: LCCOMB_X19_Y12_N30
\u7|rRD1_ADDR[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD1_ADDR[19]~19_combout\ = ((\u7|rRD1_ADDR\(18) & ((\u7|rRD1_ADDR\(17)) # (!\u7|LessThan3~2_combout\)))) # (!\u7|rRD1_ADDR[19]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|LessThan3~2_combout\,
	datab => \u7|rRD1_ADDR\(17),
	datac => \u7|rRD1_ADDR\(18),
	datad => \u7|rRD1_ADDR[19]~18_combout\,
	combout => \u7|rRD1_ADDR[19]~19_combout\);

-- Location: LCFF_X18_Y12_N1
\u7|rRD1_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[8]~15_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(8));

-- Location: LCFF_X18_Y12_N3
\u7|rRD1_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[9]~21_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(9));

-- Location: LCCOMB_X24_Y12_N0
\u7|rWR1_ADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[8]~15_combout\ = \u7|rWR1_ADDR\(8) $ (VCC)
-- \u7|rWR1_ADDR[8]~16\ = CARRY(\u7|rWR1_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(8),
	datad => VCC,
	combout => \u7|rWR1_ADDR[8]~15_combout\,
	cout => \u7|rWR1_ADDR[8]~16\);

-- Location: LCCOMB_X24_Y12_N2
\u7|rWR1_ADDR[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[9]~21_combout\ = (\u7|rWR1_ADDR\(9) & (!\u7|rWR1_ADDR[8]~16\)) # (!\u7|rWR1_ADDR\(9) & ((\u7|rWR1_ADDR[8]~16\) # (GND)))
-- \u7|rWR1_ADDR[9]~22\ = CARRY((!\u7|rWR1_ADDR[8]~16\) # (!\u7|rWR1_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(9),
	datad => VCC,
	cin => \u7|rWR1_ADDR[8]~16\,
	combout => \u7|rWR1_ADDR[9]~21_combout\,
	cout => \u7|rWR1_ADDR[9]~22\);

-- Location: LCCOMB_X24_Y12_N4
\u7|rWR1_ADDR[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[10]~23_combout\ = (\u7|rWR1_ADDR\(10) & (\u7|rWR1_ADDR[9]~22\ $ (GND))) # (!\u7|rWR1_ADDR\(10) & (!\u7|rWR1_ADDR[9]~22\ & VCC))
-- \u7|rWR1_ADDR[10]~24\ = CARRY((\u7|rWR1_ADDR\(10) & !\u7|rWR1_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(10),
	datad => VCC,
	cin => \u7|rWR1_ADDR[9]~22\,
	combout => \u7|rWR1_ADDR[10]~23_combout\,
	cout => \u7|rWR1_ADDR[10]~24\);

-- Location: LCCOMB_X23_Y12_N30
\u7|rWR1_ADDR[19]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[19]~20_combout\ = ((\u7|mWR_DONE~regout\ & \u7|mWR~regout\)) # (!\u1|oRST_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mWR_DONE~regout\,
	datac => \u1|oRST_0~regout\,
	datad => \u7|mWR~regout\,
	combout => \u7|rWR1_ADDR[19]~20_combout\);

-- Location: LCFF_X24_Y12_N5
\u7|rWR1_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[10]~23_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(10));

-- Location: LCCOMB_X24_Y12_N6
\u7|rWR1_ADDR[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[11]~25_combout\ = (\u7|rWR1_ADDR\(11) & (!\u7|rWR1_ADDR[10]~24\)) # (!\u7|rWR1_ADDR\(11) & ((\u7|rWR1_ADDR[10]~24\) # (GND)))
-- \u7|rWR1_ADDR[11]~26\ = CARRY((!\u7|rWR1_ADDR[10]~24\) # (!\u7|rWR1_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(11),
	datad => VCC,
	cin => \u7|rWR1_ADDR[10]~24\,
	combout => \u7|rWR1_ADDR[11]~25_combout\,
	cout => \u7|rWR1_ADDR[11]~26\);

-- Location: LCCOMB_X24_Y12_N8
\u7|rWR1_ADDR[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[12]~27_combout\ = (\u7|rWR1_ADDR\(12) & (\u7|rWR1_ADDR[11]~26\ $ (GND))) # (!\u7|rWR1_ADDR\(12) & (!\u7|rWR1_ADDR[11]~26\ & VCC))
-- \u7|rWR1_ADDR[12]~28\ = CARRY((\u7|rWR1_ADDR\(12) & !\u7|rWR1_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(12),
	datad => VCC,
	cin => \u7|rWR1_ADDR[11]~26\,
	combout => \u7|rWR1_ADDR[12]~27_combout\,
	cout => \u7|rWR1_ADDR[12]~28\);

-- Location: LCFF_X24_Y12_N9
\u7|rWR1_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[12]~27_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(12));

-- Location: LCFF_X24_Y12_N7
\u7|rWR1_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[11]~25_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(11));

-- Location: LCCOMB_X22_Y12_N24
\u7|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan1~1_combout\ = ((!\u7|rWR1_ADDR\(10) & ((!\u7|rWR1_ADDR\(8)) # (!\u7|rWR1_ADDR\(9))))) # (!\u7|rWR1_ADDR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(10),
	datab => \u7|rWR1_ADDR\(9),
	datac => \u7|rWR1_ADDR\(11),
	datad => \u7|rWR1_ADDR\(8),
	combout => \u7|LessThan1~1_combout\);

-- Location: LCCOMB_X24_Y12_N10
\u7|rWR1_ADDR[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[13]~29_combout\ = (\u7|rWR1_ADDR\(13) & (!\u7|rWR1_ADDR[12]~28\)) # (!\u7|rWR1_ADDR\(13) & ((\u7|rWR1_ADDR[12]~28\) # (GND)))
-- \u7|rWR1_ADDR[13]~30\ = CARRY((!\u7|rWR1_ADDR[12]~28\) # (!\u7|rWR1_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(13),
	datad => VCC,
	cin => \u7|rWR1_ADDR[12]~28\,
	combout => \u7|rWR1_ADDR[13]~29_combout\,
	cout => \u7|rWR1_ADDR[13]~30\);

-- Location: LCCOMB_X24_Y12_N12
\u7|rWR1_ADDR[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[14]~31_combout\ = (\u7|rWR1_ADDR\(14) & (\u7|rWR1_ADDR[13]~30\ $ (GND))) # (!\u7|rWR1_ADDR\(14) & (!\u7|rWR1_ADDR[13]~30\ & VCC))
-- \u7|rWR1_ADDR[14]~32\ = CARRY((\u7|rWR1_ADDR\(14) & !\u7|rWR1_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(14),
	datad => VCC,
	cin => \u7|rWR1_ADDR[13]~30\,
	combout => \u7|rWR1_ADDR[14]~31_combout\,
	cout => \u7|rWR1_ADDR[14]~32\);

-- Location: LCFF_X24_Y12_N13
\u7|rWR1_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[14]~31_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(14));

-- Location: LCCOMB_X24_Y12_N14
\u7|rWR1_ADDR[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[15]~33_combout\ = (\u7|rWR1_ADDR\(15) & (!\u7|rWR1_ADDR[14]~32\)) # (!\u7|rWR1_ADDR\(15) & ((\u7|rWR1_ADDR[14]~32\) # (GND)))
-- \u7|rWR1_ADDR[15]~34\ = CARRY((!\u7|rWR1_ADDR[14]~32\) # (!\u7|rWR1_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(15),
	datad => VCC,
	cin => \u7|rWR1_ADDR[14]~32\,
	combout => \u7|rWR1_ADDR[15]~33_combout\,
	cout => \u7|rWR1_ADDR[15]~34\);

-- Location: LCFF_X24_Y12_N15
\u7|rWR1_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[15]~33_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(15));

-- Location: LCCOMB_X24_Y12_N16
\u7|rWR1_ADDR[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[16]~35_combout\ = (\u7|rWR1_ADDR\(16) & (\u7|rWR1_ADDR[15]~34\ $ (GND))) # (!\u7|rWR1_ADDR\(16) & (!\u7|rWR1_ADDR[15]~34\ & VCC))
-- \u7|rWR1_ADDR[16]~36\ = CARRY((\u7|rWR1_ADDR\(16) & !\u7|rWR1_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(16),
	datad => VCC,
	cin => \u7|rWR1_ADDR[15]~34\,
	combout => \u7|rWR1_ADDR[16]~35_combout\,
	cout => \u7|rWR1_ADDR[16]~36\);

-- Location: LCFF_X24_Y12_N17
\u7|rWR1_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[16]~35_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(16));

-- Location: LCCOMB_X21_Y12_N14
\u7|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan1~0_combout\ = ((!\u7|rWR1_ADDR\(16)) # (!\u7|rWR1_ADDR\(15))) # (!\u7|rWR1_ADDR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(14),
	datac => \u7|rWR1_ADDR\(15),
	datad => \u7|rWR1_ADDR\(16),
	combout => \u7|LessThan1~0_combout\);

-- Location: LCCOMB_X22_Y12_N2
\u7|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan1~2_combout\ = (\u7|LessThan1~0_combout\) # ((!\u7|rWR1_ADDR\(13) & ((\u7|LessThan1~1_combout\) # (!\u7|rWR1_ADDR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(13),
	datab => \u7|rWR1_ADDR\(12),
	datac => \u7|LessThan1~1_combout\,
	datad => \u7|LessThan1~0_combout\,
	combout => \u7|LessThan1~2_combout\);

-- Location: LCCOMB_X24_Y12_N18
\u7|rWR1_ADDR[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[17]~37_combout\ = (\u7|rWR1_ADDR\(17) & (!\u7|rWR1_ADDR[16]~36\)) # (!\u7|rWR1_ADDR\(17) & ((\u7|rWR1_ADDR[16]~36\) # (GND)))
-- \u7|rWR1_ADDR[17]~38\ = CARRY((!\u7|rWR1_ADDR[16]~36\) # (!\u7|rWR1_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(17),
	datad => VCC,
	cin => \u7|rWR1_ADDR[16]~36\,
	combout => \u7|rWR1_ADDR[17]~37_combout\,
	cout => \u7|rWR1_ADDR[17]~38\);

-- Location: LCFF_X24_Y12_N19
\u7|rWR1_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[17]~37_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(17));

-- Location: LCCOMB_X24_Y12_N20
\u7|rWR1_ADDR[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[18]~39_combout\ = (\u7|rWR1_ADDR\(18) & (\u7|rWR1_ADDR[17]~38\ $ (GND))) # (!\u7|rWR1_ADDR\(18) & (!\u7|rWR1_ADDR[17]~38\ & VCC))
-- \u7|rWR1_ADDR[18]~40\ = CARRY((\u7|rWR1_ADDR\(18) & !\u7|rWR1_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(18),
	datad => VCC,
	cin => \u7|rWR1_ADDR[17]~38\,
	combout => \u7|rWR1_ADDR[18]~39_combout\,
	cout => \u7|rWR1_ADDR[18]~40\);

-- Location: LCFF_X24_Y12_N21
\u7|rWR1_ADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[18]~39_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(18));

-- Location: LCCOMB_X24_Y12_N30
\u7|rWR1_ADDR[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[19]~19_combout\ = ((\u7|rWR1_ADDR\(18) & ((\u7|rWR1_ADDR\(17)) # (!\u7|LessThan1~2_combout\)))) # (!\u7|rWR1_ADDR[19]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR[19]~18_combout\,
	datab => \u7|LessThan1~2_combout\,
	datac => \u7|rWR1_ADDR\(18),
	datad => \u7|rWR1_ADDR\(17),
	combout => \u7|rWR1_ADDR[19]~19_combout\);

-- Location: LCFF_X24_Y12_N1
\u7|rWR1_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[8]~15_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(8));

-- Location: LCFF_X24_Y12_N3
\u7|rWR1_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[9]~21_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(9));

-- Location: LCCOMB_X20_Y12_N0
\u7|rRD2_ADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[8]~15_combout\ = \u7|rRD2_ADDR\(8) $ (VCC)
-- \u7|rRD2_ADDR[8]~16\ = CARRY(\u7|rRD2_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(8),
	datad => VCC,
	combout => \u7|rRD2_ADDR[8]~15_combout\,
	cout => \u7|rRD2_ADDR[8]~16\);

-- Location: LCCOMB_X20_Y12_N2
\u7|rRD2_ADDR[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[9]~21_combout\ = (\u7|rRD2_ADDR\(9) & (!\u7|rRD2_ADDR[8]~16\)) # (!\u7|rRD2_ADDR\(9) & ((\u7|rRD2_ADDR[8]~16\) # (GND)))
-- \u7|rRD2_ADDR[9]~22\ = CARRY((!\u7|rRD2_ADDR[8]~16\) # (!\u7|rRD2_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(9),
	datad => VCC,
	cin => \u7|rRD2_ADDR[8]~16\,
	combout => \u7|rRD2_ADDR[9]~21_combout\,
	cout => \u7|rRD2_ADDR[9]~22\);

-- Location: LCCOMB_X20_Y12_N4
\u7|rRD2_ADDR[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[10]~23_combout\ = (\u7|rRD2_ADDR\(10) & (\u7|rRD2_ADDR[9]~22\ $ (GND))) # (!\u7|rRD2_ADDR\(10) & (!\u7|rRD2_ADDR[9]~22\ & VCC))
-- \u7|rRD2_ADDR[10]~24\ = CARRY((\u7|rRD2_ADDR\(10) & !\u7|rRD2_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(10),
	datad => VCC,
	cin => \u7|rRD2_ADDR[9]~22\,
	combout => \u7|rRD2_ADDR[10]~23_combout\,
	cout => \u7|rRD2_ADDR[10]~24\);

-- Location: LCCOMB_X23_Y12_N24
\u7|rRD2_ADDR[19]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[19]~20_combout\ = ((\u7|mRD_DONE~regout\ & \u7|RD_MASK\(1))) # (!\u1|oRST_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|mRD_DONE~regout\,
	datac => \u1|oRST_0~regout\,
	datad => \u7|RD_MASK\(1),
	combout => \u7|rRD2_ADDR[19]~20_combout\);

-- Location: LCFF_X20_Y12_N5
\u7|rRD2_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[10]~23_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(10));

-- Location: LCCOMB_X20_Y12_N6
\u7|rRD2_ADDR[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[11]~25_combout\ = (\u7|rRD2_ADDR\(11) & (!\u7|rRD2_ADDR[10]~24\)) # (!\u7|rRD2_ADDR\(11) & ((\u7|rRD2_ADDR[10]~24\) # (GND)))
-- \u7|rRD2_ADDR[11]~26\ = CARRY((!\u7|rRD2_ADDR[10]~24\) # (!\u7|rRD2_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(11),
	datad => VCC,
	cin => \u7|rRD2_ADDR[10]~24\,
	combout => \u7|rRD2_ADDR[11]~25_combout\,
	cout => \u7|rRD2_ADDR[11]~26\);

-- Location: LCCOMB_X20_Y12_N8
\u7|rRD2_ADDR[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[12]~27_combout\ = (\u7|rRD2_ADDR\(12) & (\u7|rRD2_ADDR[11]~26\ $ (GND))) # (!\u7|rRD2_ADDR\(12) & (!\u7|rRD2_ADDR[11]~26\ & VCC))
-- \u7|rRD2_ADDR[12]~28\ = CARRY((\u7|rRD2_ADDR\(12) & !\u7|rRD2_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(12),
	datad => VCC,
	cin => \u7|rRD2_ADDR[11]~26\,
	combout => \u7|rRD2_ADDR[12]~27_combout\,
	cout => \u7|rRD2_ADDR[12]~28\);

-- Location: LCFF_X20_Y12_N9
\u7|rRD2_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[12]~27_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(12));

-- Location: LCCOMB_X20_Y12_N10
\u7|rRD2_ADDR[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[13]~29_combout\ = (\u7|rRD2_ADDR\(13) & (!\u7|rRD2_ADDR[12]~28\)) # (!\u7|rRD2_ADDR\(13) & ((\u7|rRD2_ADDR[12]~28\) # (GND)))
-- \u7|rRD2_ADDR[13]~30\ = CARRY((!\u7|rRD2_ADDR[12]~28\) # (!\u7|rRD2_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(13),
	datad => VCC,
	cin => \u7|rRD2_ADDR[12]~28\,
	combout => \u7|rRD2_ADDR[13]~29_combout\,
	cout => \u7|rRD2_ADDR[13]~30\);

-- Location: LCCOMB_X20_Y12_N12
\u7|rRD2_ADDR[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[14]~31_combout\ = (\u7|rRD2_ADDR\(14) & (\u7|rRD2_ADDR[13]~30\ $ (GND))) # (!\u7|rRD2_ADDR\(14) & (!\u7|rRD2_ADDR[13]~30\ & VCC))
-- \u7|rRD2_ADDR[14]~32\ = CARRY((\u7|rRD2_ADDR\(14) & !\u7|rRD2_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(14),
	datad => VCC,
	cin => \u7|rRD2_ADDR[13]~30\,
	combout => \u7|rRD2_ADDR[14]~31_combout\,
	cout => \u7|rRD2_ADDR[14]~32\);

-- Location: LCCOMB_X20_Y12_N14
\u7|rRD2_ADDR[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[15]~33_combout\ = (\u7|rRD2_ADDR\(15) & (!\u7|rRD2_ADDR[14]~32\)) # (!\u7|rRD2_ADDR\(15) & ((\u7|rRD2_ADDR[14]~32\) # (GND)))
-- \u7|rRD2_ADDR[15]~34\ = CARRY((!\u7|rRD2_ADDR[14]~32\) # (!\u7|rRD2_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(15),
	datad => VCC,
	cin => \u7|rRD2_ADDR[14]~32\,
	combout => \u7|rRD2_ADDR[15]~33_combout\,
	cout => \u7|rRD2_ADDR[15]~34\);

-- Location: LCFF_X20_Y12_N15
\u7|rRD2_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[15]~33_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(15));

-- Location: LCCOMB_X20_Y12_N16
\u7|rRD2_ADDR[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[16]~35_combout\ = (\u7|rRD2_ADDR\(16) & (\u7|rRD2_ADDR[15]~34\ $ (GND))) # (!\u7|rRD2_ADDR\(16) & (!\u7|rRD2_ADDR[15]~34\ & VCC))
-- \u7|rRD2_ADDR[16]~36\ = CARRY((\u7|rRD2_ADDR\(16) & !\u7|rRD2_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(16),
	datad => VCC,
	cin => \u7|rRD2_ADDR[15]~34\,
	combout => \u7|rRD2_ADDR[16]~35_combout\,
	cout => \u7|rRD2_ADDR[16]~36\);

-- Location: LCCOMB_X20_Y12_N18
\u7|rRD2_ADDR[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[17]~37_combout\ = (\u7|rRD2_ADDR\(17) & (!\u7|rRD2_ADDR[16]~36\)) # (!\u7|rRD2_ADDR\(17) & ((\u7|rRD2_ADDR[16]~36\) # (GND)))
-- \u7|rRD2_ADDR[17]~38\ = CARRY((!\u7|rRD2_ADDR[16]~36\) # (!\u7|rRD2_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(17),
	datad => VCC,
	cin => \u7|rRD2_ADDR[16]~36\,
	combout => \u7|rRD2_ADDR[17]~37_combout\,
	cout => \u7|rRD2_ADDR[17]~38\);

-- Location: LCFF_X20_Y12_N19
\u7|rRD2_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[17]~37_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(17));

-- Location: LCCOMB_X20_Y12_N20
\u7|rRD2_ADDR[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[18]~39_combout\ = (\u7|rRD2_ADDR\(18) & (\u7|rRD2_ADDR[17]~38\ $ (GND))) # (!\u7|rRD2_ADDR\(18) & (!\u7|rRD2_ADDR[17]~38\ & VCC))
-- \u7|rRD2_ADDR[18]~40\ = CARRY((\u7|rRD2_ADDR\(18) & !\u7|rRD2_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(18),
	datad => VCC,
	cin => \u7|rRD2_ADDR[17]~38\,
	combout => \u7|rRD2_ADDR[18]~39_combout\,
	cout => \u7|rRD2_ADDR[18]~40\);

-- Location: LCFF_X20_Y12_N21
\u7|rRD2_ADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[18]~39_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(18));

-- Location: LCFF_X20_Y12_N17
\u7|rRD2_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[16]~35_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(16));

-- Location: LCFF_X20_Y12_N13
\u7|rRD2_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[14]~31_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(14));

-- Location: LCCOMB_X21_Y12_N26
\u7|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan4~0_combout\ = ((!\u7|rRD2_ADDR\(14)) # (!\u7|rRD2_ADDR\(16))) # (!\u7|rRD2_ADDR\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(15),
	datab => \u7|rRD2_ADDR\(16),
	datad => \u7|rRD2_ADDR\(14),
	combout => \u7|LessThan4~0_combout\);

-- Location: LCFF_X20_Y12_N7
\u7|rRD2_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[11]~25_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(11));

-- Location: LCCOMB_X21_Y12_N4
\u7|LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan4~1_combout\ = ((!\u7|rRD2_ADDR\(10) & ((!\u7|rRD2_ADDR\(9)) # (!\u7|rRD2_ADDR\(8))))) # (!\u7|rRD2_ADDR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(8),
	datab => \u7|rRD2_ADDR\(10),
	datac => \u7|rRD2_ADDR\(11),
	datad => \u7|rRD2_ADDR\(9),
	combout => \u7|LessThan4~1_combout\);

-- Location: LCFF_X20_Y12_N11
\u7|rRD2_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[13]~29_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(13));

-- Location: LCCOMB_X21_Y12_N30
\u7|LessThan4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan4~2_combout\ = (\u7|LessThan4~0_combout\) # ((!\u7|rRD2_ADDR\(13) & ((\u7|LessThan4~1_combout\) # (!\u7|rRD2_ADDR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(12),
	datab => \u7|LessThan4~0_combout\,
	datac => \u7|LessThan4~1_combout\,
	datad => \u7|rRD2_ADDR\(13),
	combout => \u7|LessThan4~2_combout\);

-- Location: LCCOMB_X20_Y12_N30
\u7|rRD2_ADDR[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[19]~19_combout\ = ((\u7|rRD2_ADDR\(18) & ((\u7|rRD2_ADDR\(17)) # (!\u7|LessThan4~2_combout\)))) # (!\u7|rRD2_ADDR[19]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR[19]~18_combout\,
	datab => \u7|rRD2_ADDR\(17),
	datac => \u7|rRD2_ADDR\(18),
	datad => \u7|LessThan4~2_combout\,
	combout => \u7|rRD2_ADDR[19]~19_combout\);

-- Location: LCFF_X20_Y12_N1
\u7|rRD2_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[8]~15_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(8));

-- Location: LCFF_X20_Y12_N3
\u7|rRD2_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[9]~21_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(9));

-- Location: LCCOMB_X24_Y14_N24
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~2_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~2_combout\);

-- Location: LCCOMB_X22_Y14_N12
\u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\);

-- Location: LCFF_X22_Y14_N13
\u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a\(0));

-- Location: LCFF_X24_Y14_N25
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~2_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7));

-- Location: LCCOMB_X24_Y14_N0
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X25_Y14_N0
\u7|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\);

-- Location: LCFF_X25_Y14_N1
\u7|read_fifo2|dcfifo_component|auto_generated|p0addr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\);

-- Location: LCCOMB_X20_Y13_N14
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN152\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN152_BDD153\ = (\u7|OUT_VALID~regout\ & \u7|RD_MASK\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|OUT_VALID~regout\,
	datad => \u7|RD_MASK\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN152_BDD153\);

-- Location: LCCOMB_X21_Y13_N0
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN154\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN154_BDD155\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & !\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN154_BDD155\);

-- Location: LCCOMB_X20_Y13_N20
\u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u7|OUT_VALID~regout\ & \u7|RD_MASK\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|OUT_VALID~regout\,
	datad => \u7|RD_MASK\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X21_Y14_N20
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N8
\u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\ = (\u3|oDval~regout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \u3|oDval~regout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\);

-- Location: LCFF_X21_Y14_N21
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X20_Y13_N16
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\);

-- Location: LCFF_X20_Y13_N17
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0));

-- Location: LCFF_X20_Y13_N19
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0));

-- Location: LCCOMB_X20_Y13_N28
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)) # (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X21_Y13_N8
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN154_BDD155\ & (\u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\) # (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_RESYN154_BDD155\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\);

-- Location: LCCOMB_X24_Y13_N28
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN160_BDD161\ & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_RESYN160_BDD161\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\);

-- Location: LCFF_X24_Y13_N29
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7));

-- Location: LCCOMB_X24_Y13_N4
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN158\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN158_BDD159\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)) # ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)) # 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3)) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN158_BDD159\);

-- Location: LCCOMB_X24_Y13_N14
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN158_BDD159\ & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_RESYN158_BDD159\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\);

-- Location: LCFF_X24_Y13_N15
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8));

-- Location: LCCOMB_X24_Y13_N30
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN156_BDD157\ & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_RESYN156_BDD157\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\);

-- Location: LCFF_X24_Y13_N31
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9));

-- Location: LCCOMB_X23_Y13_N18
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) & ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8)) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9) $ (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LCCOMB_X20_Y13_N26
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN152_BDD153\ & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN150_BDD151\) # (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN150_BDD151\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_RESYN152_BDD153\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\);

-- Location: LCCOMB_X21_Y13_N6
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\);

-- Location: LCFF_X21_Y13_N7
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2));

-- Location: LCCOMB_X21_Y13_N18
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN70\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN70_BDD71\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)) # ((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1)) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN70_BDD71\);

-- Location: LCCOMB_X21_Y13_N28
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN70_BDD71\ & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_RESYN70_BDD71\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~0_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\);

-- Location: LCFF_X21_Y13_N29
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3));

-- Location: LCCOMB_X24_Y13_N8
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\);

-- Location: LCFF_X24_Y13_N9
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4));

-- Location: LCCOMB_X24_Y13_N22
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\);

-- Location: LCFF_X24_Y13_N23
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5));

-- Location: LCCOMB_X24_Y13_N26
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\);

-- Location: LCCOMB_X23_Y14_N16
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\);

-- Location: LCFF_X23_Y14_N17
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCFF_X23_Y13_N1
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(7),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7));

-- Location: LCCOMB_X23_Y13_N28
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\);

-- Location: LCFF_X23_Y13_N29
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7));

-- Location: LCFF_X23_Y14_N5
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCFF_X23_Y13_N27
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6));

-- Location: LCFF_X23_Y13_N25
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(6),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6));

-- Location: LCCOMB_X23_Y13_N24
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6)) # (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LCCOMB_X24_Y14_N4
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCCOMB_X24_Y14_N18
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~8_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~8_combout\);

-- Location: LCFF_X24_Y14_N19
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~8_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1));

-- Location: LCCOMB_X24_Y14_N16
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout\);

-- Location: LCFF_X24_Y14_N17
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2));

-- Location: LCCOMB_X24_Y14_N26
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & !\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X24_Y14_N6
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\);

-- Location: LCFF_X24_Y14_N7
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5));

-- Location: LCCOMB_X23_Y14_N20
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\);

-- Location: LCFF_X23_Y14_N21
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X22_Y14_N10
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\);

-- Location: LCFF_X22_Y14_N11
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5));

-- Location: LCCOMB_X22_Y14_N6
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\);

-- Location: LCFF_X22_Y14_N7
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5));

-- Location: LCCOMB_X23_Y14_N30
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: LCFF_X23_Y14_N31
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X22_Y14_N2
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\);

-- Location: LCFF_X22_Y14_N3
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4));

-- Location: LCFF_X22_Y13_N21
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(4),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4));

-- Location: LCCOMB_X22_Y13_N20
\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4)) # (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: LCCOMB_X21_Y13_N14
\u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN220\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN220_BDD221\ = (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\) # 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\) # ((\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN220_BDD221\);

-- Location: LCCOMB_X20_Y13_N24
\u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\ = (\u7|RD_MASK\(1) & (\u7|OUT_VALID~regout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN220_BDD221\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|RD_MASK\(1),
	datab => \u7|OUT_VALID~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_RESYN220_BDD221\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\);

-- Location: LCFF_X24_Y13_N27
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~6_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\);

-- Location: LCCOMB_X24_Y13_N12
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\);

-- Location: LCCOMB_X24_Y13_N24
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\);

-- Location: LCFF_X24_Y13_N25
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\);

-- Location: LCCOMB_X21_Y13_N22
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\);

-- Location: LCFF_X21_Y13_N23
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~5_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\);

-- Location: LCCOMB_X21_Y13_N24
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\ $ 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\);

-- Location: LCFF_X21_Y13_N25
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~4_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\);

-- Location: LCCOMB_X20_Y13_N30
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\ & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\);

-- Location: LCFF_X20_Y13_N31
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0));

-- Location: LCCOMB_X20_Y13_N6
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\ & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0) & \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|parity11~regout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\);

-- Location: LCFF_X20_Y13_N7
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1));

-- Location: LCFF_X20_Y13_N29
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X20_Y13_N2
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\);

-- Location: LCFF_X20_Y13_N3
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1));

-- Location: LCCOMB_X20_Y13_N22
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\);

-- Location: LCFF_X20_Y13_N23
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1));

-- Location: LCCOMB_X20_Y13_N10
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: LCFF_X20_Y13_N11
\u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X20_Y13_N8
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\);

-- Location: LCFF_X20_Y13_N9
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0));

-- Location: LCFF_X20_Y13_N1
\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a\(0),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0));

-- Location: LCCOMB_X21_Y14_N6
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: LCFF_X21_Y14_N7
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X20_Y13_N0
\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) & ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- ((\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0)) # (\u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(1),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a\(0),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X25_Y14_N30
\u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\ = ((\u3|oDval~regout\ & ((\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\) # 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|p0addr~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\,
	datad => \u3|oDval~regout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\);

-- Location: LCFF_X24_Y14_N1
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\);

-- Location: LCCOMB_X24_Y14_N12
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X24_Y14_N2
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout\);

-- Location: LCFF_X24_Y14_N3
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8));

-- Location: LCCOMB_X24_Y14_N10
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8) $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCCOMB_X25_Y14_N6
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\);

-- Location: LCFF_X25_Y14_N7
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\);

-- Location: LCCOMB_X25_Y14_N10
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\ $ 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCFF_X25_Y14_N11
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\);

-- Location: LCCOMB_X25_Y14_N12
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) $ (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCFF_X25_Y14_N13
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0));

-- Location: LCCOMB_X24_Y14_N22
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1) & (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\ & \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(0),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdcnt_addr_ena~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X24_Y14_N28
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout\);

-- Location: LCFF_X24_Y14_N29
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4));

-- Location: LCCOMB_X24_Y14_N8
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5) & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(4),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout\);

-- Location: LCFF_X24_Y14_N9
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6));

-- Location: LCCOMB_X24_Y14_N30
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~0_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7) & 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6) & \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(7),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(6),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~0_combout\);

-- Location: LCFF_X24_Y14_N31
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~0_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9));

-- Location: LCCOMB_X23_Y14_N28
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\);

-- Location: LCFF_X23_Y14_N29
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X23_Y13_N20
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\);

-- Location: LCFF_X23_Y13_N21
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9));

-- Location: LCFF_X23_Y13_N9
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(9),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9));

-- Location: LCCOMB_X23_Y13_N30
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\);

-- Location: LCFF_X23_Y13_N31
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(8));

-- Location: LCFF_X23_Y13_N17
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8));

-- Location: LCCOMB_X23_Y13_N8
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: LCFF_X22_Y13_N3
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7));

-- Location: LCCOMB_X24_Y13_N20
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (((!\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN68_BDD69\ & 
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_RESYN68_BDD69\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|_~1_combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\);

-- Location: LCFF_X24_Y13_N21
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6));

-- Location: LCCOMB_X23_Y13_N14
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(8),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(7),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(6),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: LCFF_X22_Y13_N15
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6));

-- Location: LCCOMB_X23_Y13_N10
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: LCFF_X22_Y13_N19
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5));

-- Location: LCCOMB_X22_Y13_N22
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: LCFF_X22_Y13_N23
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4));

-- Location: LCCOMB_X22_Y13_N28
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(5),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: LCFF_X22_Y13_N1
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3));

-- Location: LCFF_X23_Y14_N27
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCFF_X22_Y14_N25
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2));

-- Location: LCFF_X21_Y13_N21
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(2),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2));

-- Location: LCCOMB_X23_Y14_N10
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: LCFF_X23_Y14_N11
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X23_Y13_N4
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\);

-- Location: LCFF_X23_Y13_N5
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8));

-- Location: LCFF_X23_Y13_N13
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(8),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8));

-- Location: LCCOMB_X23_Y13_N12
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(7),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(9),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: LCCOMB_X24_Y14_N20
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~6_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3) $ (((\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2) & 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & !\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(2),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(1),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~6_combout\);

-- Location: LCFF_X24_Y14_N21
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~6_combout\,
	aclr => \u7|read_fifo2|dcfifo_component|auto_generated|rdaclr|ALT_INV_dffe16a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3));

-- Location: LCCOMB_X23_Y14_N12
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: LCFF_X23_Y14_N13
\u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \GPIO_CLKIN_N1~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	ena => \u7|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCFF_X22_Y14_N17
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|rdptr_g\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3));

-- Location: LCFF_X21_Y13_N19
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3]\ : cycloneii_lcell_ff
-- pragma translate_off
GENERIC MAP (
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a\(3),
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3));

-- Location: LCCOMB_X22_Y13_N30
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(5),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(3),
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X21_Y13_N16
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: LCFF_X21_Y13_N17
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2));

-- Location: LCCOMB_X21_Y13_N4
\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2) $ (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(2),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_gp|counter13a\(1),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: LCFF_X22_Y13_N5
\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1));

-- Location: LCCOMB_X21_Y13_N20
\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0) $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2) $ (\u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(1),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(0),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a\(2),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: LCFF_X22_Y13_N27
\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	aclr => \u1|ALT_INV_oRST_0~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(0));

-- Location: LCCOMB_X22_Y13_N2
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0)) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(0),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(0),
	datad => VCC,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\);

-- Location: LCCOMB_X22_Y13_N4
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & ((!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1) & (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(1),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(1),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\);

-- Location: LCCOMB_X22_Y13_N6
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2) & ((!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2) & (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(2),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(2),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\);

-- Location: LCCOMB_X22_Y13_N8
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3) & ((!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3) & (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(3),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(3),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\);

-- Location: LCCOMB_X22_Y13_N10
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4) & (\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\)) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4)) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(4),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(4),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\);

-- Location: LCCOMB_X22_Y13_N12
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & ((!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5) & (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(5),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(5),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\);

-- Location: LCCOMB_X22_Y13_N14
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6) & (\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\)) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6) & ((\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6)) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(6),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(6),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\);

-- Location: LCCOMB_X22_Y13_N16
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ = CARRY((\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7) & ((!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7) & (!\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7) & 
-- !\u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(7),
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(7),
	datad => VCC,
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout\,
	cout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\);

-- Location: LCCOMB_X22_Y13_N18
\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ = \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(8) $ (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\ $ 
-- (\u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe21a\(8),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe21a\(8),
	cin => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout\,
	combout => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\);

-- Location: LCCOMB_X22_Y12_N18
\u7|mADDR[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[9]~16_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(9))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(9),
	datac => \u7|rRD2_ADDR\(9),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[9]~16_combout\);

-- Location: LCCOMB_X22_Y12_N10
\u7|mADDR[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[9]~1_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD1_ADDR\(9))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|mADDR[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u7|rRD1_ADDR\(9),
	datad => \u7|mADDR[9]~16_combout\,
	combout => \u7|mADDR[9]~1_combout\);

-- Location: LCCOMB_X22_Y12_N30
\u7|RD_MASK[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|RD_MASK[1]~2_combout\ = (\u7|always3~2_combout\ & ((\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\) # ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\) # 
-- (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	datad => \u7|always3~2_combout\,
	combout => \u7|RD_MASK[1]~2_combout\);

-- Location: LCFF_X22_Y12_N11
\u7|mADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[9]~1_combout\,
	sdata => \u7|rWR1_ADDR\(9),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(9));

-- Location: LCCOMB_X14_Y12_N28
\u7|control1|SADDR[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[9]~feeder_combout\ = \u7|mADDR\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(9),
	combout => \u7|control1|SADDR[9]~feeder_combout\);

-- Location: LCFF_X14_Y12_N29
\u7|control1|SADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(9));

-- Location: LCCOMB_X13_Y12_N24
\u7|command1|SA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~1_combout\ = (\u7|control1|SADDR\(9) & ((\u7|command1|do_reada~regout\) # (\u7|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_writea~regout\,
	datad => \u7|control1|SADDR\(9),
	combout => \u7|command1|SA~1_combout\);

-- Location: LCFF_X13_Y12_N25
\u7|command1|SA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~1_combout\,
	sdata => VCC,
	sload => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(1));

-- Location: LCCOMB_X12_Y12_N8
\u7|SA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~1_combout\ = (\u7|command1|SA\(1) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|SA\(1),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~1_combout\);

-- Location: LCFF_X12_Y12_N9
\u7|SA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(1));

-- Location: LCCOMB_X22_Y12_N28
\u7|mADDR[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[10]~17_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(10))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(10),
	datac => \u7|rRD2_ADDR\(10),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[10]~17_combout\);

-- Location: LCCOMB_X22_Y12_N20
\u7|mADDR[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[10]~2_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD1_ADDR\(10)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|mADDR[10]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u7|mADDR[10]~17_combout\,
	datad => \u7|rRD1_ADDR\(10),
	combout => \u7|mADDR[10]~2_combout\);

-- Location: LCFF_X22_Y12_N21
\u7|mADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[10]~2_combout\,
	sdata => \u7|rWR1_ADDR\(10),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(10));

-- Location: LCCOMB_X14_Y12_N30
\u7|control1|SADDR[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[10]~feeder_combout\ = \u7|mADDR\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(10),
	combout => \u7|control1|SADDR[10]~feeder_combout\);

-- Location: LCFF_X14_Y12_N31
\u7|control1|SADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(10));

-- Location: LCCOMB_X13_Y12_N26
\u7|command1|SA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~2_combout\ = (\u7|control1|SADDR\(10) & ((\u7|command1|do_reada~regout\) # (\u7|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_writea~regout\,
	datad => \u7|control1|SADDR\(10),
	combout => \u7|command1|SA~2_combout\);

-- Location: LCFF_X13_Y12_N27
\u7|command1|SA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~2_combout\,
	sdata => VCC,
	sload => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(2));

-- Location: LCCOMB_X12_Y12_N6
\u7|SA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~2_combout\ = (\u7|command1|SA\(2) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|SA\(2),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~2_combout\);

-- Location: LCFF_X12_Y12_N7
\u7|SA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(2));

-- Location: LCFF_X18_Y12_N7
\u7|rRD1_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[11]~25_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(11));

-- Location: LCCOMB_X22_Y12_N26
\u7|mADDR[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[11]~18_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(11))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(11),
	datac => \u7|rRD2_ADDR\(11),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[11]~18_combout\);

-- Location: LCCOMB_X22_Y12_N4
\u7|mADDR[11]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[11]~3_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD1_ADDR\(11))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|mADDR[11]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u7|rRD1_ADDR\(11),
	datad => \u7|mADDR[11]~18_combout\,
	combout => \u7|mADDR[11]~3_combout\);

-- Location: LCFF_X22_Y12_N5
\u7|mADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[11]~3_combout\,
	sdata => \u7|rWR1_ADDR\(11),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(11));

-- Location: LCCOMB_X14_Y12_N4
\u7|control1|SADDR[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[11]~feeder_combout\ = \u7|mADDR\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(11),
	combout => \u7|control1|SADDR[11]~feeder_combout\);

-- Location: LCFF_X14_Y12_N5
\u7|control1|SADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(11));

-- Location: LCCOMB_X11_Y11_N22
\u7|command1|SA~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~3_combout\ = (\u7|control1|SADDR\(11) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(11),
	combout => \u7|command1|SA~3_combout\);

-- Location: LCFF_X11_Y11_N23
\u7|command1|SA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~3_combout\,
	sclr => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(3));

-- Location: LCCOMB_X11_Y11_N12
\u7|SA~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~3_combout\ = (\u7|command1|SA\(3) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|SA\(3),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~3_combout\);

-- Location: LCFF_X11_Y11_N13
\u7|SA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(3));

-- Location: LCCOMB_X21_Y12_N8
\u7|mADDR[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[12]~4_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD1_ADDR\(12)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|mADDR[12]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mADDR[12]~19_combout\,
	datab => \u7|rRD1_ADDR\(12),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[12]~4_combout\);

-- Location: LCFF_X21_Y12_N9
\u7|mADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[12]~4_combout\,
	sdata => \u7|rWR1_ADDR\(12),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(12));

-- Location: LCCOMB_X13_Y12_N12
\u7|control1|SADDR[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[12]~feeder_combout\ = \u7|mADDR\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|mADDR\(12),
	combout => \u7|control1|SADDR[12]~feeder_combout\);

-- Location: LCFF_X13_Y12_N13
\u7|control1|SADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(12));

-- Location: LCCOMB_X13_Y12_N30
\u7|command1|SA~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~4_combout\ = (\u7|control1|SADDR\(12) & ((\u7|command1|do_reada~regout\) # (\u7|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_writea~regout\,
	datad => \u7|control1|SADDR\(12),
	combout => \u7|command1|SA~4_combout\);

-- Location: LCFF_X13_Y12_N31
\u7|command1|SA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~4_combout\,
	sdata => VCC,
	sload => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(4));

-- Location: LCCOMB_X12_Y12_N26
\u7|SA~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~4_combout\ = (\u7|command1|SA\(4) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|SA\(4),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~4_combout\);

-- Location: LCFF_X12_Y12_N27
\u7|SA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(4));

-- Location: LCFF_X24_Y12_N11
\u7|rWR1_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[13]~29_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(13));

-- Location: LCCOMB_X21_Y12_N22
\u7|mADDR[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[13]~20_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rWR1_ADDR\(13)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD2_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(13),
	datab => \u7|rWR1_ADDR\(13),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[13]~20_combout\);

-- Location: LCCOMB_X21_Y12_N0
\u7|mADDR[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[13]~5_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD1_ADDR\(13))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|mADDR[13]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(13),
	datab => \u7|mADDR[13]~20_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[13]~5_combout\);

-- Location: LCFF_X21_Y12_N1
\u7|mADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[13]~5_combout\,
	sdata => \u7|rWR1_ADDR\(13),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(13));

-- Location: LCCOMB_X13_Y12_N0
\u7|control1|SADDR[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[13]~feeder_combout\ = \u7|mADDR\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|mADDR\(13),
	combout => \u7|control1|SADDR[13]~feeder_combout\);

-- Location: LCFF_X13_Y12_N1
\u7|control1|SADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(13));

-- Location: LCCOMB_X13_Y12_N10
\u7|command1|SA~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~5_combout\ = (\u7|control1|SADDR\(13) & ((\u7|command1|do_reada~regout\) # (\u7|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_reada~regout\,
	datab => \u7|command1|do_writea~regout\,
	datad => \u7|control1|SADDR\(13),
	combout => \u7|command1|SA~5_combout\);

-- Location: LCFF_X13_Y12_N11
\u7|command1|SA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~5_combout\,
	sdata => VCC,
	sload => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(5));

-- Location: LCCOMB_X12_Y12_N12
\u7|SA~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~5_combout\ = (\u7|command1|SA\(5) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|SA\(5),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~5_combout\);

-- Location: LCFF_X12_Y12_N13
\u7|SA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(5));

-- Location: LCCOMB_X21_Y12_N2
\u7|mADDR[14]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[14]~21_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(14))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(14),
	datac => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u7|rRD2_ADDR\(14),
	combout => \u7|mADDR[14]~21_combout\);

-- Location: LCCOMB_X21_Y12_N6
\u7|mADDR[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[14]~6_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD1_ADDR\(14))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|mADDR[14]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(14),
	datab => \u7|mADDR[14]~21_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[14]~6_combout\);

-- Location: LCFF_X21_Y12_N7
\u7|mADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[14]~6_combout\,
	sdata => \u7|rWR1_ADDR\(14),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(14));

-- Location: LCCOMB_X13_Y12_N18
\u7|control1|SADDR[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[14]~feeder_combout\ = \u7|mADDR\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(14),
	combout => \u7|control1|SADDR[14]~feeder_combout\);

-- Location: LCFF_X13_Y12_N19
\u7|control1|SADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(14));

-- Location: LCCOMB_X12_Y12_N24
\u7|command1|SA~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~6_combout\ = (\u7|control1|SADDR\(14) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(14),
	combout => \u7|command1|SA~6_combout\);

-- Location: LCFF_X12_Y12_N25
\u7|command1|SA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~6_combout\,
	sclr => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(6));

-- Location: LCCOMB_X12_Y12_N28
\u7|SA~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~6_combout\ = (\u7|command1|SA\(6) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|SA\(6),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~6_combout\);

-- Location: LCFF_X12_Y12_N29
\u7|SA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(6));

-- Location: LCCOMB_X21_Y12_N28
\u7|mADDR[15]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[15]~7_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD1_ADDR\(15)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|mADDR[15]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mADDR[15]~22_combout\,
	datab => \u7|rRD1_ADDR\(15),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[15]~7_combout\);

-- Location: LCFF_X21_Y12_N29
\u7|mADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[15]~7_combout\,
	sdata => \u7|rWR1_ADDR\(15),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(15));

-- Location: LCCOMB_X13_Y12_N20
\u7|control1|SADDR[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[15]~feeder_combout\ = \u7|mADDR\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(15),
	combout => \u7|control1|SADDR[15]~feeder_combout\);

-- Location: LCFF_X13_Y12_N21
\u7|control1|SADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(15));

-- Location: LCCOMB_X12_Y12_N16
\u7|command1|SA~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~7_combout\ = (\u7|control1|SADDR\(15) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(15),
	combout => \u7|command1|SA~7_combout\);

-- Location: LCFF_X12_Y12_N17
\u7|command1|SA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~7_combout\,
	sclr => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(7));

-- Location: LCCOMB_X11_Y11_N20
\u7|SA~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~7_combout\ = (\u7|command1|SA\(7) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|SA\(7),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~7_combout\);

-- Location: LCFF_X11_Y11_N21
\u7|SA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(7));

-- Location: LCFF_X18_Y12_N17
\u7|rRD1_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD1_ADDR[16]~35_combout\,
	sclr => \u7|rRD1_ADDR[19]~19_combout\,
	ena => \u7|rRD1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD1_ADDR\(16));

-- Location: LCCOMB_X21_Y12_N20
\u7|mADDR[16]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[16]~8_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD1_ADDR\(16)))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|mADDR[16]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|mADDR[16]~23_combout\,
	datab => \u7|rRD1_ADDR\(16),
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[16]~8_combout\);

-- Location: LCFF_X21_Y12_N21
\u7|mADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[16]~8_combout\,
	sdata => \u7|rWR1_ADDR\(16),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(16));

-- Location: LCCOMB_X13_Y12_N28
\u7|control1|SADDR[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[16]~feeder_combout\ = \u7|mADDR\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(16),
	combout => \u7|control1|SADDR[16]~feeder_combout\);

-- Location: LCFF_X13_Y12_N29
\u7|control1|SADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(16));

-- Location: LCCOMB_X12_Y12_N18
\u7|command1|SA~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~8_combout\ = (\u7|control1|SADDR\(16) & ((\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_reada~regout\,
	datad => \u7|control1|SADDR\(16),
	combout => \u7|command1|SA~8_combout\);

-- Location: LCFF_X12_Y12_N19
\u7|command1|SA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~8_combout\,
	sclr => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(8));

-- Location: LCCOMB_X12_Y12_N20
\u7|SA~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~8_combout\ = (\u7|command1|SA\(8) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|SA\(8),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~8_combout\);

-- Location: LCFF_X12_Y12_N21
\u7|SA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(8));

-- Location: LCCOMB_X11_Y11_N16
\u7|SA~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~9_combout\ = (\u7|command1|SA\(9)) # (\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|SA\(9),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~9_combout\);

-- Location: LCFF_X11_Y11_N17
\u7|SA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(9));

-- Location: LCCOMB_X10_Y12_N14
\u7|command1|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~2_combout\ = (!\u7|command1|command_done~regout\ & (!\u7|command1|do_precharge~regout\ & \u7|control1|PRECHARGE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|command_done~regout\,
	datac => \u7|command1|do_precharge~regout\,
	datad => \u7|control1|PRECHARGE~regout\,
	combout => \u7|command1|always0~2_combout\);

-- Location: LCFF_X10_Y12_N15
\u7|command1|do_precharge\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|always0~2_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_precharge~regout\);

-- Location: LCCOMB_X12_Y12_N30
\u7|command1|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always4~0_combout\ = (\u7|command1|do_writea~regout\) # (\u7|command1|do_reada~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|always4~0_combout\);

-- Location: LCFF_X12_Y12_N31
\u7|command1|rw_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rw_shift\(1));

-- Location: LCCOMB_X12_Y12_N22
\u7|command1|rw_shift~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|rw_shift~0_combout\ = (!\u7|command1|do_writea~regout\ & (!\u7|command1|do_reada~regout\ & \u7|command1|rw_shift\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_reada~regout\,
	datad => \u7|command1|rw_shift\(1),
	combout => \u7|command1|rw_shift~0_combout\);

-- Location: LCFF_X12_Y12_N23
\u7|command1|rw_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|rw_shift~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|rw_shift\(0));

-- Location: LCCOMB_X12_Y12_N2
\u7|command1|do_rw~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|do_rw~0_combout\ = (\u7|command1|do_writea~regout\ & (((\u7|command1|do_rw~regout\)))) # (!\u7|command1|do_writea~regout\ & ((\u7|command1|do_reada~regout\ & (\u7|command1|do_rw~regout\)) # (!\u7|command1|do_reada~regout\ & 
-- ((\u7|command1|rw_shift\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_writea~regout\,
	datab => \u7|command1|do_reada~regout\,
	datac => \u7|command1|do_rw~regout\,
	datad => \u7|command1|rw_shift\(0),
	combout => \u7|command1|do_rw~0_combout\);

-- Location: LCFF_X12_Y12_N3
\u7|command1|do_rw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|do_rw~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_rw~regout\);

-- Location: LCCOMB_X12_Y12_N14
\u7|command1|SA~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|SA~10_combout\ = (\u7|control1|SADDR\(18) & (!\u7|command1|do_precharge~regout\ & (\u7|command1|always4~0_combout\ & !\u7|command1|do_rw~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|control1|SADDR\(18),
	datab => \u7|command1|do_precharge~regout\,
	datac => \u7|command1|always4~0_combout\,
	datad => \u7|command1|do_rw~regout\,
	combout => \u7|command1|SA~10_combout\);

-- Location: LCFF_X12_Y12_N15
\u7|command1|SA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|SA~10_combout\,
	sclr => \u7|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|SA\(10));

-- Location: LCCOMB_X12_Y12_N0
\u7|SA~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~10_combout\ = (\u7|command1|SA\(10) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|command1|SA\(10),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~10_combout\);

-- Location: LCFF_X12_Y12_N1
\u7|SA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(10));

-- Location: LCCOMB_X11_Y11_N0
\u7|SA~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|SA~11_combout\ = (\u7|command1|SA\(11) & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|SA\(11),
	datad => \u7|Equal0~0_combout\,
	combout => \u7|SA~11_combout\);

-- Location: LCFF_X11_Y11_N1
\u7|SA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|SA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|SA\(11));

-- Location: LCCOMB_X21_Y17_N0
\u8|rRD2_ADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[8]~15_combout\ = \u8|rRD2_ADDR\(8) $ (VCC)
-- \u8|rRD2_ADDR[8]~16\ = CARRY(\u8|rRD2_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD2_ADDR\(8),
	datad => VCC,
	combout => \u8|rRD2_ADDR[8]~15_combout\,
	cout => \u8|rRD2_ADDR[8]~16\);

-- Location: LCCOMB_X21_Y17_N2
\u8|rRD2_ADDR[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[9]~21_combout\ = (\u8|rRD2_ADDR\(9) & (!\u8|rRD2_ADDR[8]~16\)) # (!\u8|rRD2_ADDR\(9) & ((\u8|rRD2_ADDR[8]~16\) # (GND)))
-- \u8|rRD2_ADDR[9]~22\ = CARRY((!\u8|rRD2_ADDR[8]~16\) # (!\u8|rRD2_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD2_ADDR\(9),
	datad => VCC,
	cin => \u8|rRD2_ADDR[8]~16\,
	combout => \u8|rRD2_ADDR[9]~21_combout\,
	cout => \u8|rRD2_ADDR[9]~22\);

-- Location: LCCOMB_X18_Y17_N20
\u8|mRD_DONE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mRD_DONE~0_combout\ = (\u8|Read~regout\ & ((\u8|mRD_DONE~regout\) # ((\u8|ST\(8) & \u8|Equal7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|ST\(8),
	datab => \u8|Equal7~1_combout\,
	datac => \u8|mRD_DONE~regout\,
	datad => \u8|Read~regout\,
	combout => \u8|mRD_DONE~0_combout\);

-- Location: LCFF_X18_Y17_N21
\u8|mRD_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mRD_DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mRD_DONE~regout\);

-- Location: LCCOMB_X18_Y17_N22
\u8|rRD2_ADDR[18]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[18]~20_combout\ = ((\u8|mRD_DONE~regout\ & \u8|RD_MASK\(1))) # (!\u1|oRST_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oRST_0~regout\,
	datac => \u8|mRD_DONE~regout\,
	datad => \u8|RD_MASK\(1),
	combout => \u8|rRD2_ADDR[18]~20_combout\);

-- Location: LCFF_X21_Y17_N3
\u8|rRD2_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[9]~21_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(9));

-- Location: LCCOMB_X21_Y17_N4
\u8|rRD2_ADDR[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[10]~23_combout\ = (\u8|rRD2_ADDR\(10) & (\u8|rRD2_ADDR[9]~22\ $ (GND))) # (!\u8|rRD2_ADDR\(10) & (!\u8|rRD2_ADDR[9]~22\ & VCC))
-- \u8|rRD2_ADDR[10]~24\ = CARRY((\u8|rRD2_ADDR\(10) & !\u8|rRD2_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD2_ADDR\(10),
	datad => VCC,
	cin => \u8|rRD2_ADDR[9]~22\,
	combout => \u8|rRD2_ADDR[10]~23_combout\,
	cout => \u8|rRD2_ADDR[10]~24\);

-- Location: LCFF_X21_Y17_N5
\u8|rRD2_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[10]~23_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(10));

-- Location: LCCOMB_X21_Y17_N8
\u8|rRD2_ADDR[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[12]~27_combout\ = (\u8|rRD2_ADDR\(12) & (\u8|rRD2_ADDR[11]~26\ $ (GND))) # (!\u8|rRD2_ADDR\(12) & (!\u8|rRD2_ADDR[11]~26\ & VCC))
-- \u8|rRD2_ADDR[12]~28\ = CARRY((\u8|rRD2_ADDR\(12) & !\u8|rRD2_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD2_ADDR\(12),
	datad => VCC,
	cin => \u8|rRD2_ADDR[11]~26\,
	combout => \u8|rRD2_ADDR[12]~27_combout\,
	cout => \u8|rRD2_ADDR[12]~28\);

-- Location: LCFF_X21_Y17_N9
\u8|rRD2_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[12]~27_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(12));

-- Location: LCCOMB_X21_Y17_N10
\u8|rRD2_ADDR[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[13]~29_combout\ = (\u8|rRD2_ADDR\(13) & (!\u8|rRD2_ADDR[12]~28\)) # (!\u8|rRD2_ADDR\(13) & ((\u8|rRD2_ADDR[12]~28\) # (GND)))
-- \u8|rRD2_ADDR[13]~30\ = CARRY((!\u8|rRD2_ADDR[12]~28\) # (!\u8|rRD2_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(13),
	datad => VCC,
	cin => \u8|rRD2_ADDR[12]~28\,
	combout => \u8|rRD2_ADDR[13]~29_combout\,
	cout => \u8|rRD2_ADDR[13]~30\);

-- Location: LCCOMB_X21_Y17_N14
\u8|rRD2_ADDR[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[15]~33_combout\ = (\u8|rRD2_ADDR\(15) & (!\u8|rRD2_ADDR[14]~32\)) # (!\u8|rRD2_ADDR\(15) & ((\u8|rRD2_ADDR[14]~32\) # (GND)))
-- \u8|rRD2_ADDR[15]~34\ = CARRY((!\u8|rRD2_ADDR[14]~32\) # (!\u8|rRD2_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD2_ADDR\(15),
	datad => VCC,
	cin => \u8|rRD2_ADDR[14]~32\,
	combout => \u8|rRD2_ADDR[15]~33_combout\,
	cout => \u8|rRD2_ADDR[15]~34\);

-- Location: LCFF_X21_Y17_N15
\u8|rRD2_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[15]~33_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(15));

-- Location: LCCOMB_X21_Y17_N16
\u8|rRD2_ADDR[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[16]~35_combout\ = (\u8|rRD2_ADDR\(16) & (\u8|rRD2_ADDR[15]~34\ $ (GND))) # (!\u8|rRD2_ADDR\(16) & (!\u8|rRD2_ADDR[15]~34\ & VCC))
-- \u8|rRD2_ADDR[16]~36\ = CARRY((\u8|rRD2_ADDR\(16) & !\u8|rRD2_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(16),
	datad => VCC,
	cin => \u8|rRD2_ADDR[15]~34\,
	combout => \u8|rRD2_ADDR[16]~35_combout\,
	cout => \u8|rRD2_ADDR[16]~36\);

-- Location: LCCOMB_X21_Y17_N18
\u8|rRD2_ADDR[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[17]~37_combout\ = (\u8|rRD2_ADDR\(17) & (!\u8|rRD2_ADDR[16]~36\)) # (!\u8|rRD2_ADDR\(17) & ((\u8|rRD2_ADDR[16]~36\) # (GND)))
-- \u8|rRD2_ADDR[17]~38\ = CARRY((!\u8|rRD2_ADDR[16]~36\) # (!\u8|rRD2_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD2_ADDR\(17),
	datad => VCC,
	cin => \u8|rRD2_ADDR[16]~36\,
	combout => \u8|rRD2_ADDR[17]~37_combout\,
	cout => \u8|rRD2_ADDR[17]~38\);

-- Location: LCFF_X21_Y17_N19
\u8|rRD2_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[17]~37_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(17));

-- Location: LCCOMB_X21_Y17_N20
\u8|rRD2_ADDR[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[18]~39_combout\ = (\u8|rRD2_ADDR\(18) & (\u8|rRD2_ADDR[17]~38\ $ (GND))) # (!\u8|rRD2_ADDR\(18) & (!\u8|rRD2_ADDR[17]~38\ & VCC))
-- \u8|rRD2_ADDR[18]~40\ = CARRY((\u8|rRD2_ADDR\(18) & !\u8|rRD2_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(18),
	datad => VCC,
	cin => \u8|rRD2_ADDR[17]~38\,
	combout => \u8|rRD2_ADDR[18]~39_combout\,
	cout => \u8|rRD2_ADDR[18]~40\);

-- Location: LCFF_X21_Y17_N21
\u8|rRD2_ADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[18]~39_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(18));

-- Location: LCCOMB_X21_Y17_N22
\u8|rRD2_ADDR[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[19]~41_combout\ = (\u8|rRD2_ADDR\(19) & (!\u8|rRD2_ADDR[18]~40\)) # (!\u8|rRD2_ADDR\(19) & ((\u8|rRD2_ADDR[18]~40\) # (GND)))
-- \u8|rRD2_ADDR[19]~42\ = CARRY((!\u8|rRD2_ADDR[18]~40\) # (!\u8|rRD2_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD2_ADDR\(19),
	datad => VCC,
	cin => \u8|rRD2_ADDR[18]~40\,
	combout => \u8|rRD2_ADDR[19]~41_combout\,
	cout => \u8|rRD2_ADDR[19]~42\);

-- Location: LCFF_X21_Y17_N23
\u8|rRD2_ADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[19]~41_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(19));

-- Location: LCCOMB_X21_Y17_N24
\u8|rRD2_ADDR[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[20]~43_combout\ = (\u8|rRD2_ADDR\(20) & (\u8|rRD2_ADDR[19]~42\ $ (GND))) # (!\u8|rRD2_ADDR\(20) & (!\u8|rRD2_ADDR[19]~42\ & VCC))
-- \u8|rRD2_ADDR[20]~44\ = CARRY((\u8|rRD2_ADDR\(20) & !\u8|rRD2_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(20),
	datad => VCC,
	cin => \u8|rRD2_ADDR[19]~42\,
	combout => \u8|rRD2_ADDR[20]~43_combout\,
	cout => \u8|rRD2_ADDR[20]~44\);

-- Location: LCCOMB_X21_Y17_N26
\u8|rRD2_ADDR[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[21]~45_combout\ = (\u8|rRD2_ADDR\(21) & (!\u8|rRD2_ADDR[20]~44\)) # (!\u8|rRD2_ADDR\(21) & ((\u8|rRD2_ADDR[20]~44\) # (GND)))
-- \u8|rRD2_ADDR[21]~46\ = CARRY((!\u8|rRD2_ADDR[20]~44\) # (!\u8|rRD2_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD2_ADDR\(21),
	datad => VCC,
	cin => \u8|rRD2_ADDR[20]~44\,
	combout => \u8|rRD2_ADDR[21]~45_combout\,
	cout => \u8|rRD2_ADDR[21]~46\);

-- Location: LCFF_X21_Y17_N27
\u8|rRD2_ADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[21]~45_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(21));

-- Location: LCCOMB_X22_Y17_N24
\u8|rRD2_ADDR[18]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[18]~17_combout\ = (\u1|oRST_0~regout\ & !\u8|rRD2_ADDR\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oRST_0~regout\,
	datad => \u8|rRD2_ADDR\(19),
	combout => \u8|rRD2_ADDR[18]~17_combout\);

-- Location: LCFF_X21_Y17_N25
\u8|rRD2_ADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[20]~43_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(20));

-- Location: LCCOMB_X22_Y17_N22
\u8|rRD2_ADDR[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[18]~18_combout\ = (!\u8|rRD2_ADDR\(22) & (!\u8|rRD2_ADDR\(21) & (\u8|rRD2_ADDR[18]~17_combout\ & !\u8|rRD2_ADDR\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD2_ADDR\(22),
	datab => \u8|rRD2_ADDR\(21),
	datac => \u8|rRD2_ADDR[18]~17_combout\,
	datad => \u8|rRD2_ADDR\(20),
	combout => \u8|rRD2_ADDR[18]~18_combout\);

-- Location: LCCOMB_X22_Y17_N26
\u8|rRD2_ADDR[18]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[18]~19_combout\ = ((\u8|rRD2_ADDR\(18) & ((\u8|rRD2_ADDR\(17)) # (!\u8|LessThan4~2_combout\)))) # (!\u8|rRD2_ADDR[18]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|LessThan4~2_combout\,
	datab => \u8|rRD2_ADDR\(17),
	datac => \u8|rRD2_ADDR\(18),
	datad => \u8|rRD2_ADDR[18]~18_combout\,
	combout => \u8|rRD2_ADDR[18]~19_combout\);

-- Location: LCFF_X21_Y17_N1
\u8|rRD2_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[8]~15_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(8));

-- Location: LCCOMB_X20_Y17_N30
\u8|mADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[8]~15_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(8))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(8),
	datac => \u8|rRD2_ADDR\(8),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[8]~15_combout\);

-- Location: LCCOMB_X20_Y17_N22
\u8|mADDR[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[8]~0_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|mADDR[8]~15_combout\))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rRD1_ADDR\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(8),
	datab => \u8|mADDR[8]~15_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[8]~0_combout\);

-- Location: LCCOMB_X19_Y16_N2
\u8|rWR1_ADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[8]~15_combout\ = \u8|rWR1_ADDR\(8) $ (VCC)
-- \u8|rWR1_ADDR[8]~16\ = CARRY(\u8|rWR1_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(8),
	datad => VCC,
	combout => \u8|rWR1_ADDR[8]~15_combout\,
	cout => \u8|rWR1_ADDR[8]~16\);

-- Location: LCCOMB_X19_Y16_N4
\u8|rWR1_ADDR[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[9]~21_combout\ = (\u8|rWR1_ADDR\(9) & (!\u8|rWR1_ADDR[8]~16\)) # (!\u8|rWR1_ADDR\(9) & ((\u8|rWR1_ADDR[8]~16\) # (GND)))
-- \u8|rWR1_ADDR[9]~22\ = CARRY((!\u8|rWR1_ADDR[8]~16\) # (!\u8|rWR1_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(9),
	datad => VCC,
	cin => \u8|rWR1_ADDR[8]~16\,
	combout => \u8|rWR1_ADDR[9]~21_combout\,
	cout => \u8|rWR1_ADDR[9]~22\);

-- Location: LCCOMB_X15_Y17_N20
\u8|mWR_DONE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mWR_DONE~0_combout\ = (\u8|Write~regout\ & ((\u8|mWR_DONE~regout\) # ((\u8|Equal10~0_combout\ & !\u8|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal10~0_combout\,
	datab => \u8|Write~regout\,
	datac => \u8|mWR_DONE~regout\,
	datad => \u8|Equal8~0_combout\,
	combout => \u8|mWR_DONE~0_combout\);

-- Location: LCFF_X15_Y17_N21
\u8|mWR_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mWR_DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mWR_DONE~regout\);

-- Location: LCCOMB_X18_Y17_N14
\u8|rWR1_ADDR[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[13]~20_combout\ = ((\u8|mWR~regout\ & \u8|mWR_DONE~regout\)) # (!\u1|oRST_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|oRST_0~regout\,
	datab => \u8|mWR~regout\,
	datad => \u8|mWR_DONE~regout\,
	combout => \u8|rWR1_ADDR[13]~20_combout\);

-- Location: LCFF_X19_Y16_N5
\u8|rWR1_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[9]~21_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(9));

-- Location: LCCOMB_X19_Y16_N6
\u8|rWR1_ADDR[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[10]~23_combout\ = (\u8|rWR1_ADDR\(10) & (\u8|rWR1_ADDR[9]~22\ $ (GND))) # (!\u8|rWR1_ADDR\(10) & (!\u8|rWR1_ADDR[9]~22\ & VCC))
-- \u8|rWR1_ADDR[10]~24\ = CARRY((\u8|rWR1_ADDR\(10) & !\u8|rWR1_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(10),
	datad => VCC,
	cin => \u8|rWR1_ADDR[9]~22\,
	combout => \u8|rWR1_ADDR[10]~23_combout\,
	cout => \u8|rWR1_ADDR[10]~24\);

-- Location: LCCOMB_X19_Y16_N8
\u8|rWR1_ADDR[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[11]~25_combout\ = (\u8|rWR1_ADDR\(11) & (!\u8|rWR1_ADDR[10]~24\)) # (!\u8|rWR1_ADDR\(11) & ((\u8|rWR1_ADDR[10]~24\) # (GND)))
-- \u8|rWR1_ADDR[11]~26\ = CARRY((!\u8|rWR1_ADDR[10]~24\) # (!\u8|rWR1_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(11),
	datad => VCC,
	cin => \u8|rWR1_ADDR[10]~24\,
	combout => \u8|rWR1_ADDR[11]~25_combout\,
	cout => \u8|rWR1_ADDR[11]~26\);

-- Location: LCFF_X19_Y16_N9
\u8|rWR1_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[11]~25_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(11));

-- Location: LCCOMB_X19_Y16_N10
\u8|rWR1_ADDR[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[12]~27_combout\ = (\u8|rWR1_ADDR\(12) & (\u8|rWR1_ADDR[11]~26\ $ (GND))) # (!\u8|rWR1_ADDR\(12) & (!\u8|rWR1_ADDR[11]~26\ & VCC))
-- \u8|rWR1_ADDR[12]~28\ = CARRY((\u8|rWR1_ADDR\(12) & !\u8|rWR1_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(12),
	datad => VCC,
	cin => \u8|rWR1_ADDR[11]~26\,
	combout => \u8|rWR1_ADDR[12]~27_combout\,
	cout => \u8|rWR1_ADDR[12]~28\);

-- Location: LCCOMB_X19_Y16_N12
\u8|rWR1_ADDR[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[13]~29_combout\ = (\u8|rWR1_ADDR\(13) & (!\u8|rWR1_ADDR[12]~28\)) # (!\u8|rWR1_ADDR\(13) & ((\u8|rWR1_ADDR[12]~28\) # (GND)))
-- \u8|rWR1_ADDR[13]~30\ = CARRY((!\u8|rWR1_ADDR[12]~28\) # (!\u8|rWR1_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(13),
	datad => VCC,
	cin => \u8|rWR1_ADDR[12]~28\,
	combout => \u8|rWR1_ADDR[13]~29_combout\,
	cout => \u8|rWR1_ADDR[13]~30\);

-- Location: LCCOMB_X19_Y16_N14
\u8|rWR1_ADDR[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[14]~31_combout\ = (\u8|rWR1_ADDR\(14) & (\u8|rWR1_ADDR[13]~30\ $ (GND))) # (!\u8|rWR1_ADDR\(14) & (!\u8|rWR1_ADDR[13]~30\ & VCC))
-- \u8|rWR1_ADDR[14]~32\ = CARRY((\u8|rWR1_ADDR\(14) & !\u8|rWR1_ADDR[13]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(14),
	datad => VCC,
	cin => \u8|rWR1_ADDR[13]~30\,
	combout => \u8|rWR1_ADDR[14]~31_combout\,
	cout => \u8|rWR1_ADDR[14]~32\);

-- Location: LCFF_X19_Y16_N15
\u8|rWR1_ADDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[14]~31_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(14));

-- Location: LCCOMB_X19_Y16_N16
\u8|rWR1_ADDR[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[15]~33_combout\ = (\u8|rWR1_ADDR\(15) & (!\u8|rWR1_ADDR[14]~32\)) # (!\u8|rWR1_ADDR\(15) & ((\u8|rWR1_ADDR[14]~32\) # (GND)))
-- \u8|rWR1_ADDR[15]~34\ = CARRY((!\u8|rWR1_ADDR[14]~32\) # (!\u8|rWR1_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(15),
	datad => VCC,
	cin => \u8|rWR1_ADDR[14]~32\,
	combout => \u8|rWR1_ADDR[15]~33_combout\,
	cout => \u8|rWR1_ADDR[15]~34\);

-- Location: LCCOMB_X19_Y16_N18
\u8|rWR1_ADDR[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[16]~35_combout\ = (\u8|rWR1_ADDR\(16) & (\u8|rWR1_ADDR[15]~34\ $ (GND))) # (!\u8|rWR1_ADDR\(16) & (!\u8|rWR1_ADDR[15]~34\ & VCC))
-- \u8|rWR1_ADDR[16]~36\ = CARRY((\u8|rWR1_ADDR\(16) & !\u8|rWR1_ADDR[15]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(16),
	datad => VCC,
	cin => \u8|rWR1_ADDR[15]~34\,
	combout => \u8|rWR1_ADDR[16]~35_combout\,
	cout => \u8|rWR1_ADDR[16]~36\);

-- Location: LCFF_X19_Y16_N19
\u8|rWR1_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[16]~35_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(16));

-- Location: LCCOMB_X19_Y16_N20
\u8|rWR1_ADDR[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[17]~37_combout\ = (\u8|rWR1_ADDR\(17) & (!\u8|rWR1_ADDR[16]~36\)) # (!\u8|rWR1_ADDR\(17) & ((\u8|rWR1_ADDR[16]~36\) # (GND)))
-- \u8|rWR1_ADDR[17]~38\ = CARRY((!\u8|rWR1_ADDR[16]~36\) # (!\u8|rWR1_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(17),
	datad => VCC,
	cin => \u8|rWR1_ADDR[16]~36\,
	combout => \u8|rWR1_ADDR[17]~37_combout\,
	cout => \u8|rWR1_ADDR[17]~38\);

-- Location: LCCOMB_X19_Y16_N22
\u8|rWR1_ADDR[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[18]~39_combout\ = (\u8|rWR1_ADDR\(18) & (\u8|rWR1_ADDR[17]~38\ $ (GND))) # (!\u8|rWR1_ADDR\(18) & (!\u8|rWR1_ADDR[17]~38\ & VCC))
-- \u8|rWR1_ADDR[18]~40\ = CARRY((\u8|rWR1_ADDR\(18) & !\u8|rWR1_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(18),
	datad => VCC,
	cin => \u8|rWR1_ADDR[17]~38\,
	combout => \u8|rWR1_ADDR[18]~39_combout\,
	cout => \u8|rWR1_ADDR[18]~40\);

-- Location: LCFF_X19_Y16_N23
\u8|rWR1_ADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[18]~39_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(18));

-- Location: LCCOMB_X19_Y16_N24
\u8|rWR1_ADDR[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[19]~41_combout\ = (\u8|rWR1_ADDR\(19) & (!\u8|rWR1_ADDR[18]~40\)) # (!\u8|rWR1_ADDR\(19) & ((\u8|rWR1_ADDR[18]~40\) # (GND)))
-- \u8|rWR1_ADDR[19]~42\ = CARRY((!\u8|rWR1_ADDR[18]~40\) # (!\u8|rWR1_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(19),
	datad => VCC,
	cin => \u8|rWR1_ADDR[18]~40\,
	combout => \u8|rWR1_ADDR[19]~41_combout\,
	cout => \u8|rWR1_ADDR[19]~42\);

-- Location: LCCOMB_X19_Y16_N26
\u8|rWR1_ADDR[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[20]~43_combout\ = (\u8|rWR1_ADDR\(20) & (\u8|rWR1_ADDR[19]~42\ $ (GND))) # (!\u8|rWR1_ADDR\(20) & (!\u8|rWR1_ADDR[19]~42\ & VCC))
-- \u8|rWR1_ADDR[20]~44\ = CARRY((\u8|rWR1_ADDR\(20) & !\u8|rWR1_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(20),
	datad => VCC,
	cin => \u8|rWR1_ADDR[19]~42\,
	combout => \u8|rWR1_ADDR[20]~43_combout\,
	cout => \u8|rWR1_ADDR[20]~44\);

-- Location: LCFF_X19_Y16_N27
\u8|rWR1_ADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[20]~43_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(20));

-- Location: LCCOMB_X19_Y16_N28
\u8|rWR1_ADDR[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[21]~45_combout\ = (\u8|rWR1_ADDR\(21) & (!\u8|rWR1_ADDR[20]~44\)) # (!\u8|rWR1_ADDR\(21) & ((\u8|rWR1_ADDR[20]~44\) # (GND)))
-- \u8|rWR1_ADDR[21]~46\ = CARRY((!\u8|rWR1_ADDR[20]~44\) # (!\u8|rWR1_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(21),
	datad => VCC,
	cin => \u8|rWR1_ADDR[20]~44\,
	combout => \u8|rWR1_ADDR[21]~45_combout\,
	cout => \u8|rWR1_ADDR[21]~46\);

-- Location: LCFF_X19_Y16_N29
\u8|rWR1_ADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[21]~45_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(21));

-- Location: LCFF_X19_Y16_N25
\u8|rWR1_ADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[19]~41_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(19));

-- Location: LCCOMB_X18_Y17_N0
\u8|rWR1_ADDR[13]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[13]~17_combout\ = (!\u8|rWR1_ADDR\(19) & \u1|oRST_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|rWR1_ADDR\(19),
	datad => \u1|oRST_0~regout\,
	combout => \u8|rWR1_ADDR[13]~17_combout\);

-- Location: LCCOMB_X19_Y16_N30
\u8|rWR1_ADDR[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[22]~47_combout\ = \u8|rWR1_ADDR[21]~46\ $ (!\u8|rWR1_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u8|rWR1_ADDR\(22),
	cin => \u8|rWR1_ADDR[21]~46\,
	combout => \u8|rWR1_ADDR[22]~47_combout\);

-- Location: LCFF_X19_Y16_N31
\u8|rWR1_ADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[22]~47_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(22));

-- Location: LCCOMB_X19_Y17_N16
\u8|rWR1_ADDR[13]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[13]~18_combout\ = (!\u8|rWR1_ADDR\(20) & (!\u8|rWR1_ADDR\(21) & (\u8|rWR1_ADDR[13]~17_combout\ & !\u8|rWR1_ADDR\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(20),
	datab => \u8|rWR1_ADDR\(21),
	datac => \u8|rWR1_ADDR[13]~17_combout\,
	datad => \u8|rWR1_ADDR\(22),
	combout => \u8|rWR1_ADDR[13]~18_combout\);

-- Location: LCFF_X19_Y16_N7
\u8|rWR1_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[10]~23_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(10));

-- Location: LCCOMB_X20_Y17_N0
\u8|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|LessThan1~1_combout\ = ((!\u8|rWR1_ADDR\(10) & ((!\u8|rWR1_ADDR\(9)) # (!\u8|rWR1_ADDR\(8))))) # (!\u8|rWR1_ADDR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(8),
	datab => \u8|rWR1_ADDR\(9),
	datac => \u8|rWR1_ADDR\(10),
	datad => \u8|rWR1_ADDR\(11),
	combout => \u8|LessThan1~1_combout\);

-- Location: LCFF_X19_Y16_N17
\u8|rWR1_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[15]~33_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(15));

-- Location: LCCOMB_X20_Y17_N8
\u8|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|LessThan1~0_combout\ = ((!\u8|rWR1_ADDR\(15)) # (!\u8|rWR1_ADDR\(16))) # (!\u8|rWR1_ADDR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(14),
	datac => \u8|rWR1_ADDR\(16),
	datad => \u8|rWR1_ADDR\(15),
	combout => \u8|LessThan1~0_combout\);

-- Location: LCFF_X19_Y16_N11
\u8|rWR1_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[12]~27_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(12));

-- Location: LCCOMB_X20_Y17_N20
\u8|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|LessThan1~2_combout\ = (\u8|LessThan1~0_combout\) # ((!\u8|rWR1_ADDR\(13) & ((\u8|LessThan1~1_combout\) # (!\u8|rWR1_ADDR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(13),
	datab => \u8|LessThan1~1_combout\,
	datac => \u8|LessThan1~0_combout\,
	datad => \u8|rWR1_ADDR\(12),
	combout => \u8|LessThan1~2_combout\);

-- Location: LCCOMB_X19_Y16_N0
\u8|rWR1_ADDR[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rWR1_ADDR[13]~19_combout\ = ((\u8|rWR1_ADDR\(18) & ((\u8|rWR1_ADDR\(17)) # (!\u8|LessThan1~2_combout\)))) # (!\u8|rWR1_ADDR[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(17),
	datab => \u8|rWR1_ADDR\(18),
	datac => \u8|rWR1_ADDR[13]~18_combout\,
	datad => \u8|LessThan1~2_combout\,
	combout => \u8|rWR1_ADDR[13]~19_combout\);

-- Location: LCFF_X19_Y16_N3
\u8|rWR1_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[8]~15_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(8));

-- Location: LCCOMB_X19_Y17_N14
\u8|mRD~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mRD~3_combout\ = (\u8|always3~2_combout\ & (((!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\)) # 
-- (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u8|always3~2_combout\,
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u8|mRD~3_combout\);

-- Location: LCFF_X20_Y17_N23
\u8|mADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[8]~0_combout\,
	sdata => \u8|rWR1_ADDR\(8),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(8));

-- Location: LCCOMB_X12_Y17_N14
\u8|control1|SADDR[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[8]~feeder_combout\ = \u8|mADDR\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(8),
	combout => \u8|control1|SADDR[8]~feeder_combout\);

-- Location: LCFF_X12_Y17_N15
\u8|control1|SADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(8));

-- Location: LCCOMB_X8_Y17_N4
\u8|command1|SA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~0_combout\ = (\u8|control1|SADDR\(8) & ((\u8|command1|do_writea~regout\) # (\u8|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_writea~regout\,
	datab => \u8|command1|do_reada~regout\,
	datad => \u8|control1|SADDR\(8),
	combout => \u8|command1|SA~0_combout\);

-- Location: LCFF_X8_Y17_N5
\u8|command1|SA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~0_combout\,
	sdata => VCC,
	sload => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(0));

-- Location: LCCOMB_X8_Y17_N28
\u8|SA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~0_combout\ = (\u8|command1|SA\(0) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|SA\(0),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~0_combout\);

-- Location: LCFF_X8_Y17_N29
\u8|SA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(0));

-- Location: LCCOMB_X23_Y17_N0
\u8|rRD1_ADDR[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[8]~15_combout\ = \u8|rRD1_ADDR\(8) $ (VCC)
-- \u8|rRD1_ADDR[8]~16\ = CARRY(\u8|rRD1_ADDR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD1_ADDR\(8),
	datad => VCC,
	combout => \u8|rRD1_ADDR[8]~15_combout\,
	cout => \u8|rRD1_ADDR[8]~16\);

-- Location: LCCOMB_X23_Y17_N2
\u8|rRD1_ADDR[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[9]~21_combout\ = (\u8|rRD1_ADDR\(9) & (!\u8|rRD1_ADDR[8]~16\)) # (!\u8|rRD1_ADDR\(9) & ((\u8|rRD1_ADDR[8]~16\) # (GND)))
-- \u8|rRD1_ADDR[9]~22\ = CARRY((!\u8|rRD1_ADDR[8]~16\) # (!\u8|rRD1_ADDR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD1_ADDR\(9),
	datad => VCC,
	cin => \u8|rRD1_ADDR[8]~16\,
	combout => \u8|rRD1_ADDR[9]~21_combout\,
	cout => \u8|rRD1_ADDR[9]~22\);

-- Location: LCCOMB_X23_Y17_N4
\u8|rRD1_ADDR[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[10]~23_combout\ = (\u8|rRD1_ADDR\(10) & (\u8|rRD1_ADDR[9]~22\ $ (GND))) # (!\u8|rRD1_ADDR\(10) & (!\u8|rRD1_ADDR[9]~22\ & VCC))
-- \u8|rRD1_ADDR[10]~24\ = CARRY((\u8|rRD1_ADDR\(10) & !\u8|rRD1_ADDR[9]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD1_ADDR\(10),
	datad => VCC,
	cin => \u8|rRD1_ADDR[9]~22\,
	combout => \u8|rRD1_ADDR[10]~23_combout\,
	cout => \u8|rRD1_ADDR[10]~24\);

-- Location: LCCOMB_X18_Y17_N10
\u8|rRD1_ADDR[18]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[18]~20_combout\ = ((\u8|mRD_DONE~regout\ & \u8|RD_MASK\(0))) # (!\u1|oRST_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mRD_DONE~regout\,
	datac => \u8|RD_MASK\(0),
	datad => \u1|oRST_0~regout\,
	combout => \u8|rRD1_ADDR[18]~20_combout\);

-- Location: LCFF_X23_Y17_N5
\u8|rRD1_ADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[10]~23_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(10));

-- Location: LCCOMB_X23_Y17_N6
\u8|rRD1_ADDR[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[11]~25_combout\ = (\u8|rRD1_ADDR\(11) & (!\u8|rRD1_ADDR[10]~24\)) # (!\u8|rRD1_ADDR\(11) & ((\u8|rRD1_ADDR[10]~24\) # (GND)))
-- \u8|rRD1_ADDR[11]~26\ = CARRY((!\u8|rRD1_ADDR[10]~24\) # (!\u8|rRD1_ADDR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(11),
	datad => VCC,
	cin => \u8|rRD1_ADDR[10]~24\,
	combout => \u8|rRD1_ADDR[11]~25_combout\,
	cout => \u8|rRD1_ADDR[11]~26\);

-- Location: LCCOMB_X23_Y17_N8
\u8|rRD1_ADDR[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[12]~27_combout\ = (\u8|rRD1_ADDR\(12) & (\u8|rRD1_ADDR[11]~26\ $ (GND))) # (!\u8|rRD1_ADDR\(12) & (!\u8|rRD1_ADDR[11]~26\ & VCC))
-- \u8|rRD1_ADDR[12]~28\ = CARRY((\u8|rRD1_ADDR\(12) & !\u8|rRD1_ADDR[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD1_ADDR\(12),
	datad => VCC,
	cin => \u8|rRD1_ADDR[11]~26\,
	combout => \u8|rRD1_ADDR[12]~27_combout\,
	cout => \u8|rRD1_ADDR[12]~28\);

-- Location: LCFF_X23_Y17_N9
\u8|rRD1_ADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[12]~27_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(12));

-- Location: LCCOMB_X23_Y17_N10
\u8|rRD1_ADDR[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[13]~29_combout\ = (\u8|rRD1_ADDR\(13) & (!\u8|rRD1_ADDR[12]~28\)) # (!\u8|rRD1_ADDR\(13) & ((\u8|rRD1_ADDR[12]~28\) # (GND)))
-- \u8|rRD1_ADDR[13]~30\ = CARRY((!\u8|rRD1_ADDR[12]~28\) # (!\u8|rRD1_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(13),
	datad => VCC,
	cin => \u8|rRD1_ADDR[12]~28\,
	combout => \u8|rRD1_ADDR[13]~29_combout\,
	cout => \u8|rRD1_ADDR[13]~30\);

-- Location: LCCOMB_X23_Y17_N14
\u8|rRD1_ADDR[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[15]~33_combout\ = (\u8|rRD1_ADDR\(15) & (!\u8|rRD1_ADDR[14]~32\)) # (!\u8|rRD1_ADDR\(15) & ((\u8|rRD1_ADDR[14]~32\) # (GND)))
-- \u8|rRD1_ADDR[15]~34\ = CARRY((!\u8|rRD1_ADDR[14]~32\) # (!\u8|rRD1_ADDR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD1_ADDR\(15),
	datad => VCC,
	cin => \u8|rRD1_ADDR[14]~32\,
	combout => \u8|rRD1_ADDR[15]~33_combout\,
	cout => \u8|rRD1_ADDR[15]~34\);

-- Location: LCFF_X23_Y17_N15
\u8|rRD1_ADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[15]~33_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(15));

-- Location: LCCOMB_X23_Y17_N18
\u8|rRD1_ADDR[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[17]~37_combout\ = (\u8|rRD1_ADDR\(17) & (!\u8|rRD1_ADDR[16]~36\)) # (!\u8|rRD1_ADDR\(17) & ((\u8|rRD1_ADDR[16]~36\) # (GND)))
-- \u8|rRD1_ADDR[17]~38\ = CARRY((!\u8|rRD1_ADDR[16]~36\) # (!\u8|rRD1_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD1_ADDR\(17),
	datad => VCC,
	cin => \u8|rRD1_ADDR[16]~36\,
	combout => \u8|rRD1_ADDR[17]~37_combout\,
	cout => \u8|rRD1_ADDR[17]~38\);

-- Location: LCFF_X23_Y17_N19
\u8|rRD1_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[17]~37_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(17));

-- Location: LCCOMB_X23_Y17_N20
\u8|rRD1_ADDR[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[18]~39_combout\ = (\u8|rRD1_ADDR\(18) & (\u8|rRD1_ADDR[17]~38\ $ (GND))) # (!\u8|rRD1_ADDR\(18) & (!\u8|rRD1_ADDR[17]~38\ & VCC))
-- \u8|rRD1_ADDR[18]~40\ = CARRY((\u8|rRD1_ADDR\(18) & !\u8|rRD1_ADDR[17]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(18),
	datad => VCC,
	cin => \u8|rRD1_ADDR[17]~38\,
	combout => \u8|rRD1_ADDR[18]~39_combout\,
	cout => \u8|rRD1_ADDR[18]~40\);

-- Location: LCCOMB_X23_Y17_N22
\u8|rRD1_ADDR[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[19]~41_combout\ = (\u8|rRD1_ADDR\(19) & (!\u8|rRD1_ADDR[18]~40\)) # (!\u8|rRD1_ADDR\(19) & ((\u8|rRD1_ADDR[18]~40\) # (GND)))
-- \u8|rRD1_ADDR[19]~42\ = CARRY((!\u8|rRD1_ADDR[18]~40\) # (!\u8|rRD1_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD1_ADDR\(19),
	datad => VCC,
	cin => \u8|rRD1_ADDR[18]~40\,
	combout => \u8|rRD1_ADDR[19]~41_combout\,
	cout => \u8|rRD1_ADDR[19]~42\);

-- Location: LCFF_X23_Y17_N23
\u8|rRD1_ADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[19]~41_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(19));

-- Location: LCCOMB_X23_Y17_N24
\u8|rRD1_ADDR[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[20]~43_combout\ = (\u8|rRD1_ADDR\(20) & (\u8|rRD1_ADDR[19]~42\ $ (GND))) # (!\u8|rRD1_ADDR\(20) & (!\u8|rRD1_ADDR[19]~42\ & VCC))
-- \u8|rRD1_ADDR[20]~44\ = CARRY((\u8|rRD1_ADDR\(20) & !\u8|rRD1_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(20),
	datad => VCC,
	cin => \u8|rRD1_ADDR[19]~42\,
	combout => \u8|rRD1_ADDR[20]~43_combout\,
	cout => \u8|rRD1_ADDR[20]~44\);

-- Location: LCFF_X23_Y17_N25
\u8|rRD1_ADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[20]~43_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(20));

-- Location: LCCOMB_X23_Y17_N26
\u8|rRD1_ADDR[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[21]~45_combout\ = (\u8|rRD1_ADDR\(21) & (!\u8|rRD1_ADDR[20]~44\)) # (!\u8|rRD1_ADDR\(21) & ((\u8|rRD1_ADDR[20]~44\) # (GND)))
-- \u8|rRD1_ADDR[21]~46\ = CARRY((!\u8|rRD1_ADDR[20]~44\) # (!\u8|rRD1_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u8|rRD1_ADDR\(21),
	datad => VCC,
	cin => \u8|rRD1_ADDR[20]~44\,
	combout => \u8|rRD1_ADDR[21]~45_combout\,
	cout => \u8|rRD1_ADDR[21]~46\);

-- Location: LCFF_X23_Y17_N27
\u8|rRD1_ADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[21]~45_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(21));

-- Location: LCCOMB_X23_Y17_N28
\u8|rRD1_ADDR[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[22]~47_combout\ = \u8|rRD1_ADDR[21]~46\ $ (!\u8|rRD1_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u8|rRD1_ADDR\(22),
	cin => \u8|rRD1_ADDR[21]~46\,
	combout => \u8|rRD1_ADDR[22]~47_combout\);

-- Location: LCFF_X23_Y17_N29
\u8|rRD1_ADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[22]~47_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(22));

-- Location: LCCOMB_X22_Y17_N28
\u8|rRD1_ADDR[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[18]~18_combout\ = (\u8|rRD1_ADDR[18]~17_combout\ & (!\u8|rRD1_ADDR\(20) & (!\u8|rRD1_ADDR\(21) & !\u8|rRD1_ADDR\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR[18]~17_combout\,
	datab => \u8|rRD1_ADDR\(20),
	datac => \u8|rRD1_ADDR\(21),
	datad => \u8|rRD1_ADDR\(22),
	combout => \u8|rRD1_ADDR[18]~18_combout\);

-- Location: LCFF_X23_Y17_N11
\u8|rRD1_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[13]~29_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(13));

-- Location: LCCOMB_X23_Y17_N30
\u8|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|LessThan3~1_combout\ = ((!\u8|rRD1_ADDR\(10) & ((!\u8|rRD1_ADDR\(9)) # (!\u8|rRD1_ADDR\(8))))) # (!\u8|rRD1_ADDR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(11),
	datab => \u8|rRD1_ADDR\(8),
	datac => \u8|rRD1_ADDR\(10),
	datad => \u8|rRD1_ADDR\(9),
	combout => \u8|LessThan3~1_combout\);

-- Location: LCCOMB_X22_Y17_N20
\u8|LessThan3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|LessThan3~2_combout\ = (\u8|LessThan3~0_combout\) # ((!\u8|rRD1_ADDR\(13) & ((\u8|LessThan3~1_combout\) # (!\u8|rRD1_ADDR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|LessThan3~0_combout\,
	datab => \u8|rRD1_ADDR\(12),
	datac => \u8|rRD1_ADDR\(13),
	datad => \u8|LessThan3~1_combout\,
	combout => \u8|LessThan3~2_combout\);

-- Location: LCCOMB_X22_Y17_N14
\u8|rRD1_ADDR[18]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD1_ADDR[18]~19_combout\ = ((\u8|rRD1_ADDR\(18) & ((\u8|rRD1_ADDR\(17)) # (!\u8|LessThan3~2_combout\)))) # (!\u8|rRD1_ADDR[18]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(18),
	datab => \u8|rRD1_ADDR[18]~18_combout\,
	datac => \u8|LessThan3~2_combout\,
	datad => \u8|rRD1_ADDR\(17),
	combout => \u8|rRD1_ADDR[18]~19_combout\);

-- Location: LCFF_X23_Y17_N1
\u8|rRD1_ADDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[8]~15_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(8));

-- Location: LCFF_X23_Y17_N3
\u8|rRD1_ADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[9]~21_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(9));

-- Location: LCCOMB_X20_Y17_N24
\u8|mADDR[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[9]~1_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|mADDR[9]~16_combout\)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD1_ADDR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mADDR[9]~16_combout\,
	datab => \u8|rRD1_ADDR\(9),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[9]~1_combout\);

-- Location: LCFF_X20_Y17_N25
\u8|mADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[9]~1_combout\,
	sdata => \u8|rWR1_ADDR\(9),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(9));

-- Location: LCCOMB_X16_Y17_N16
\u8|control1|SADDR[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[9]~feeder_combout\ = \u8|mADDR\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(9),
	combout => \u8|control1|SADDR[9]~feeder_combout\);

-- Location: LCFF_X16_Y17_N17
\u8|control1|SADDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(9));

-- Location: LCCOMB_X8_Y17_N2
\u8|command1|SA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~1_combout\ = (\u8|control1|SADDR\(9) & ((\u8|command1|do_writea~regout\) # (\u8|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_writea~regout\,
	datab => \u8|command1|do_reada~regout\,
	datad => \u8|control1|SADDR\(9),
	combout => \u8|command1|SA~1_combout\);

-- Location: LCFF_X8_Y17_N3
\u8|command1|SA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~1_combout\,
	sdata => VCC,
	sload => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(1));

-- Location: LCCOMB_X8_Y17_N6
\u8|SA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~1_combout\ = (\u8|command1|SA\(1) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|SA\(1),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~1_combout\);

-- Location: LCFF_X8_Y17_N7
\u8|SA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(1));

-- Location: LCCOMB_X20_Y17_N10
\u8|mADDR[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[10]~2_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|mADDR[10]~17_combout\)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD1_ADDR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mADDR[10]~17_combout\,
	datab => \u8|rRD1_ADDR\(10),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[10]~2_combout\);

-- Location: LCFF_X20_Y17_N11
\u8|mADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[10]~2_combout\,
	sdata => \u8|rWR1_ADDR\(10),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(10));

-- Location: LCCOMB_X12_Y17_N2
\u8|control1|SADDR[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[10]~feeder_combout\ = \u8|mADDR\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(10),
	combout => \u8|control1|SADDR[10]~feeder_combout\);

-- Location: LCFF_X12_Y17_N3
\u8|control1|SADDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(10));

-- Location: LCCOMB_X8_Y17_N14
\u8|command1|SA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~2_combout\ = (\u8|control1|SADDR\(10) & ((\u8|command1|do_writea~regout\) # (\u8|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_writea~regout\,
	datab => \u8|command1|do_reada~regout\,
	datad => \u8|control1|SADDR\(10),
	combout => \u8|command1|SA~2_combout\);

-- Location: LCFF_X8_Y17_N15
\u8|command1|SA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~2_combout\,
	sdata => VCC,
	sload => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(2));

-- Location: LCCOMB_X8_Y17_N10
\u8|SA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~2_combout\ = (\u8|command1|SA\(2) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|SA\(2),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~2_combout\);

-- Location: LCFF_X8_Y17_N11
\u8|SA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(2));

-- Location: LCFF_X23_Y17_N7
\u8|rRD1_ADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[11]~25_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(11));

-- Location: LCCOMB_X20_Y17_N26
\u8|mADDR[11]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[11]~3_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|mADDR[11]~18_combout\)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD1_ADDR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mADDR[11]~18_combout\,
	datab => \u8|rRD1_ADDR\(11),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[11]~3_combout\);

-- Location: LCFF_X20_Y17_N27
\u8|mADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[11]~3_combout\,
	sdata => \u8|rWR1_ADDR\(11),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(11));

-- Location: LCCOMB_X12_Y17_N28
\u8|control1|SADDR[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[11]~feeder_combout\ = \u8|mADDR\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|mADDR\(11),
	combout => \u8|control1|SADDR[11]~feeder_combout\);

-- Location: LCFF_X12_Y17_N29
\u8|control1|SADDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(11));

-- Location: LCCOMB_X12_Y17_N6
\u8|command1|SA~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~3_combout\ = (\u8|control1|SADDR\(11) & ((\u8|command1|do_reada~regout\) # (\u8|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_writea~regout\,
	datad => \u8|control1|SADDR\(11),
	combout => \u8|command1|SA~3_combout\);

-- Location: LCFF_X12_Y17_N7
\u8|command1|SA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~3_combout\,
	sclr => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(3));

-- Location: LCCOMB_X8_Y17_N12
\u8|SA~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~3_combout\ = (\u8|command1|SA\(3) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|SA\(3),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~3_combout\);

-- Location: LCFF_X8_Y17_N13
\u8|SA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(3));

-- Location: LCCOMB_X19_Y17_N10
\u8|mADDR[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[12]~4_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|mADDR[12]~19_combout\)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD1_ADDR\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mADDR[12]~19_combout\,
	datab => \u8|rRD1_ADDR\(12),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[12]~4_combout\);

-- Location: LCFF_X19_Y17_N11
\u8|mADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[12]~4_combout\,
	sdata => \u8|rWR1_ADDR\(12),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(12));

-- Location: LCCOMB_X12_Y17_N16
\u8|control1|SADDR[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[12]~feeder_combout\ = \u8|mADDR\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(12),
	combout => \u8|control1|SADDR[12]~feeder_combout\);

-- Location: LCFF_X12_Y17_N17
\u8|control1|SADDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(12));

-- Location: LCCOMB_X8_Y17_N20
\u8|command1|SA~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~4_combout\ = (\u8|control1|SADDR\(12) & ((\u8|command1|do_writea~regout\) # (\u8|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_writea~regout\,
	datab => \u8|command1|do_reada~regout\,
	datad => \u8|control1|SADDR\(12),
	combout => \u8|command1|SA~4_combout\);

-- Location: LCFF_X8_Y17_N21
\u8|command1|SA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~4_combout\,
	sdata => VCC,
	sload => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(4));

-- Location: LCCOMB_X8_Y17_N30
\u8|SA~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~4_combout\ = (\u8|command1|SA\(4) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|SA\(4),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~4_combout\);

-- Location: LCFF_X8_Y17_N31
\u8|SA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(4));

-- Location: LCFF_X21_Y17_N11
\u8|rRD2_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[13]~29_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(13));

-- Location: LCCOMB_X20_Y17_N18
\u8|mADDR[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[13]~20_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(13))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(13),
	datac => \u8|rRD2_ADDR\(13),
	datad => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[13]~20_combout\);

-- Location: LCCOMB_X20_Y17_N28
\u8|mADDR[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[13]~5_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|mADDR[13]~20_combout\))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rRD1_ADDR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(13),
	datab => \u8|mADDR[13]~20_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[13]~5_combout\);

-- Location: LCFF_X19_Y16_N13
\u8|rWR1_ADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[13]~29_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(13));

-- Location: LCFF_X20_Y17_N29
\u8|mADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[13]~5_combout\,
	sdata => \u8|rWR1_ADDR\(13),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(13));

-- Location: LCCOMB_X12_Y17_N26
\u8|control1|SADDR[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[13]~feeder_combout\ = \u8|mADDR\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(13),
	combout => \u8|control1|SADDR[13]~feeder_combout\);

-- Location: LCFF_X12_Y17_N27
\u8|control1|SADDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(13));

-- Location: LCCOMB_X8_Y17_N24
\u8|command1|SA~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~5_combout\ = (\u8|control1|SADDR\(13) & ((\u8|command1|do_writea~regout\) # (\u8|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_writea~regout\,
	datab => \u8|command1|do_reada~regout\,
	datad => \u8|control1|SADDR\(13),
	combout => \u8|command1|SA~5_combout\);

-- Location: LCFF_X8_Y17_N25
\u8|command1|SA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~5_combout\,
	sdata => VCC,
	sload => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(5));

-- Location: LCCOMB_X8_Y17_N16
\u8|SA~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~5_combout\ = (\u8|command1|SA\(5) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|SA\(5),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~5_combout\);

-- Location: LCFF_X8_Y17_N17
\u8|SA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(5));

-- Location: LCCOMB_X12_Y17_N8
\u8|command1|SA~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~6_combout\ = (\u8|control1|SADDR\(14) & ((\u8|command1|do_reada~regout\) # (\u8|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|control1|SADDR\(14),
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_writea~regout\,
	combout => \u8|command1|SA~6_combout\);

-- Location: LCFF_X12_Y17_N9
\u8|command1|SA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~6_combout\,
	sclr => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(6));

-- Location: LCCOMB_X8_Y17_N8
\u8|SA~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~6_combout\ = (\u8|command1|SA\(6) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|SA\(6),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~6_combout\);

-- Location: LCFF_X8_Y17_N9
\u8|SA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(6));

-- Location: LCCOMB_X22_Y17_N2
\u8|mADDR[15]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[15]~7_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|mADDR[15]~22_combout\)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD1_ADDR\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mADDR[15]~22_combout\,
	datab => \u8|rRD1_ADDR\(15),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[15]~7_combout\);

-- Location: LCFF_X22_Y17_N3
\u8|mADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[15]~7_combout\,
	sdata => \u8|rWR1_ADDR\(15),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(15));

-- Location: LCCOMB_X12_Y17_N12
\u8|control1|SADDR[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[15]~feeder_combout\ = \u8|mADDR\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|mADDR\(15),
	combout => \u8|control1|SADDR[15]~feeder_combout\);

-- Location: LCFF_X12_Y17_N13
\u8|control1|SADDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(15));

-- Location: LCCOMB_X12_Y17_N30
\u8|command1|SA~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~7_combout\ = (\u8|control1|SADDR\(15) & ((\u8|command1|do_reada~regout\) # (\u8|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_writea~regout\,
	datad => \u8|control1|SADDR\(15),
	combout => \u8|command1|SA~7_combout\);

-- Location: LCFF_X12_Y17_N31
\u8|command1|SA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~7_combout\,
	sclr => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(7));

-- Location: LCCOMB_X8_Y17_N0
\u8|SA~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~7_combout\ = (\u8|command1|SA\(7) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|SA\(7),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~7_combout\);

-- Location: LCFF_X8_Y17_N1
\u8|SA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(7));

-- Location: LCFF_X21_Y17_N17
\u8|rRD2_ADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[16]~35_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(16));

-- Location: LCCOMB_X22_Y17_N18
\u8|mADDR[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[16]~23_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(16))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(16),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u8|rRD2_ADDR\(16),
	combout => \u8|mADDR[16]~23_combout\);

-- Location: LCCOMB_X22_Y17_N0
\u8|mADDR[16]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[16]~8_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|mADDR[16]~23_combout\))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rRD1_ADDR\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(16),
	datab => \u8|mADDR[16]~23_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[16]~8_combout\);

-- Location: LCFF_X22_Y17_N1
\u8|mADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[16]~8_combout\,
	sdata => \u8|rWR1_ADDR\(16),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(16));

-- Location: LCCOMB_X12_Y17_N0
\u8|control1|SADDR[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[16]~feeder_combout\ = \u8|mADDR\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|mADDR\(16),
	combout => \u8|control1|SADDR[16]~feeder_combout\);

-- Location: LCFF_X12_Y17_N1
\u8|control1|SADDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(16));

-- Location: LCCOMB_X12_Y17_N24
\u8|command1|SA~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~8_combout\ = (\u8|control1|SADDR\(16) & ((\u8|command1|do_reada~regout\) # (\u8|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_writea~regout\,
	datad => \u8|control1|SADDR\(16),
	combout => \u8|command1|SA~8_combout\);

-- Location: LCFF_X12_Y17_N25
\u8|command1|SA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~8_combout\,
	sclr => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(8));

-- Location: LCCOMB_X8_Y17_N22
\u8|SA~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~8_combout\ = (\u8|command1|SA\(8) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|SA\(8),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~8_combout\);

-- Location: LCFF_X8_Y17_N23
\u8|SA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(8));

-- Location: LCCOMB_X19_Y17_N26
\u8|mADDR[17]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[17]~24_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(17))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(17),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u8|rRD2_ADDR\(17),
	combout => \u8|mADDR[17]~24_combout\);

-- Location: LCCOMB_X19_Y17_N8
\u8|mADDR[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[17]~9_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|mADDR[17]~24_combout\))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rRD1_ADDR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(17),
	datab => \u8|mADDR[17]~24_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[17]~9_combout\);

-- Location: LCFF_X19_Y16_N21
\u8|rWR1_ADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rWR1_ADDR[17]~37_combout\,
	sclr => \u8|rWR1_ADDR[13]~19_combout\,
	ena => \u8|rWR1_ADDR[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rWR1_ADDR\(17));

-- Location: LCFF_X19_Y17_N9
\u8|mADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[17]~9_combout\,
	sdata => \u8|rWR1_ADDR\(17),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(17));

-- Location: LCCOMB_X12_Y17_N10
\u8|control1|SADDR[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[17]~feeder_combout\ = \u8|mADDR\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(17),
	combout => \u8|control1|SADDR[17]~feeder_combout\);

-- Location: LCFF_X12_Y17_N11
\u8|control1|SADDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(17));

-- Location: LCCOMB_X12_Y17_N18
\u8|command1|SA~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~9_combout\ = (\u8|control1|SADDR\(17) & ((\u8|command1|do_reada~regout\) # (\u8|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_writea~regout\,
	datad => \u8|control1|SADDR\(17),
	combout => \u8|command1|SA~9_combout\);

-- Location: LCFF_X12_Y17_N19
\u8|command1|SA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~9_combout\,
	sclr => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(9));

-- Location: LCCOMB_X8_Y17_N18
\u8|SA~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~9_combout\ = (\u8|command1|SA\(9)) # (\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|SA\(9),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~9_combout\);

-- Location: LCFF_X8_Y17_N19
\u8|SA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(9));

-- Location: LCFF_X23_Y17_N21
\u8|rRD1_ADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD1_ADDR[18]~39_combout\,
	sclr => \u8|rRD1_ADDR[18]~19_combout\,
	ena => \u8|rRD1_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD1_ADDR\(18));

-- Location: LCCOMB_X19_Y17_N20
\u8|mADDR[18]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[18]~10_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|mADDR[18]~25_combout\)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD1_ADDR\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mADDR[18]~25_combout\,
	datab => \u8|rRD1_ADDR\(18),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[18]~10_combout\);

-- Location: LCFF_X19_Y17_N21
\u8|mADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[18]~10_combout\,
	sdata => \u8|rWR1_ADDR\(18),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(18));

-- Location: LCCOMB_X11_Y17_N24
\u8|control1|SADDR[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[18]~feeder_combout\ = \u8|mADDR\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(18),
	combout => \u8|control1|SADDR[18]~feeder_combout\);

-- Location: LCFF_X11_Y17_N25
\u8|control1|SADDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(18));

-- Location: LCCOMB_X10_Y17_N24
\u8|command1|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|always4~0_combout\ = (\u8|command1|do_writea~regout\) # (\u8|command1|do_reada~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|do_writea~regout\,
	datad => \u8|command1|do_reada~regout\,
	combout => \u8|command1|always4~0_combout\);

-- Location: LCCOMB_X11_Y17_N28
\u8|command1|rw_shift[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rw_shift[1]~feeder_combout\ = \u8|command1|always4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|command1|always4~0_combout\,
	combout => \u8|command1|rw_shift[1]~feeder_combout\);

-- Location: LCFF_X11_Y17_N29
\u8|command1|rw_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|rw_shift[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|rw_shift\(1));

-- Location: LCCOMB_X11_Y17_N6
\u8|command1|rw_shift~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rw_shift~0_combout\ = (!\u8|command1|do_reada~regout\ & (!\u8|command1|do_writea~regout\ & \u8|command1|rw_shift\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_writea~regout\,
	datad => \u8|command1|rw_shift\(1),
	combout => \u8|command1|rw_shift~0_combout\);

-- Location: LCFF_X11_Y17_N7
\u8|command1|rw_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|rw_shift~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|rw_shift\(0));

-- Location: LCCOMB_X11_Y17_N16
\u8|command1|do_rw~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|do_rw~0_combout\ = (\u8|command1|do_writea~regout\ & (((\u8|command1|do_rw~regout\)))) # (!\u8|command1|do_writea~regout\ & ((\u8|command1|do_reada~regout\ & (\u8|command1|do_rw~regout\)) # (!\u8|command1|do_reada~regout\ & 
-- ((\u8|command1|rw_shift\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_writea~regout\,
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_rw~regout\,
	datad => \u8|command1|rw_shift\(0),
	combout => \u8|command1|do_rw~0_combout\);

-- Location: LCFF_X11_Y17_N17
\u8|command1|do_rw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|do_rw~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|do_rw~regout\);

-- Location: LCCOMB_X10_Y17_N30
\u8|command1|SA~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~10_combout\ = (!\u8|command1|do_precharge~regout\ & (\u8|control1|SADDR\(18) & (!\u8|command1|do_rw~regout\ & \u8|command1|always4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_precharge~regout\,
	datab => \u8|control1|SADDR\(18),
	datac => \u8|command1|do_rw~regout\,
	datad => \u8|command1|always4~0_combout\,
	combout => \u8|command1|SA~10_combout\);

-- Location: LCFF_X10_Y17_N31
\u8|command1|SA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~10_combout\,
	sclr => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(10));

-- Location: LCCOMB_X9_Y17_N20
\u8|SA~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~10_combout\ = (\u8|command1|SA\(10) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|SA\(10),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~10_combout\);

-- Location: LCFF_X9_Y17_N21
\u8|SA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(10));

-- Location: LCCOMB_X19_Y17_N2
\u8|mADDR[19]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[19]~26_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(19))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(19),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u8|rRD2_ADDR\(19),
	combout => \u8|mADDR[19]~26_combout\);

-- Location: LCCOMB_X19_Y17_N4
\u8|mADDR[19]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[19]~11_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|mADDR[19]~26_combout\))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rRD1_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u8|rRD1_ADDR\(19),
	datad => \u8|mADDR[19]~26_combout\,
	combout => \u8|mADDR[19]~11_combout\);

-- Location: LCFF_X19_Y17_N5
\u8|mADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[19]~11_combout\,
	sdata => \u8|rWR1_ADDR\(19),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(19));

-- Location: LCCOMB_X12_Y17_N22
\u8|control1|SADDR[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[19]~feeder_combout\ = \u8|mADDR\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(19),
	combout => \u8|control1|SADDR[19]~feeder_combout\);

-- Location: LCFF_X12_Y17_N23
\u8|control1|SADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(19));

-- Location: LCCOMB_X12_Y17_N4
\u8|command1|SA~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|SA~11_combout\ = (\u8|control1|SADDR\(19) & ((\u8|command1|do_reada~regout\) # (\u8|command1|do_writea~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_writea~regout\,
	datad => \u8|control1|SADDR\(19),
	combout => \u8|command1|SA~11_combout\);

-- Location: LCFF_X12_Y17_N5
\u8|command1|SA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|SA~11_combout\,
	sclr => \u8|command1|do_load_mode~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|SA\(11));

-- Location: LCCOMB_X8_Y17_N26
\u8|SA~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|SA~11_combout\ = (\u8|command1|SA\(11) & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|SA\(11),
	datad => \u8|Equal0~0_combout\,
	combout => \u8|SA~11_combout\);

-- Location: LCFF_X8_Y17_N27
\u8|SA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|SA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|SA\(11));

-- Location: LCCOMB_X16_Y11_N12
\u7|Read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Read~0_combout\ = (\u7|Equal5~2_combout\ & ((\u7|Read~0_RESYN96_BDD97\) # ((\u7|Read~regout\ & !\u7|CMD[1]~1_combout\)))) # (!\u7|Equal5~2_combout\ & (((\u7|Read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Read~0_RESYN96_BDD97\,
	datab => \u7|Read~regout\,
	datac => \u7|CMD[1]~1_combout\,
	datad => \u7|Equal5~2_combout\,
	combout => \u7|Read~0_combout\);

-- Location: LCCOMB_X16_Y11_N2
\u7|Read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|Read~1_combout\ = \u7|Read~0_combout\ $ (((\u7|ST\(8) & (\u7|Equal7~1_combout\ & \u7|Read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(8),
	datab => \u7|Equal7~1_combout\,
	datac => \u7|Read~regout\,
	datad => \u7|Read~0_combout\,
	combout => \u7|Read~1_combout\);

-- Location: LCFF_X16_Y11_N3
\u7|Read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|Read~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|Read~regout\);

-- Location: LCCOMB_X16_Y11_N26
\u7|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|LessThan0~0_combout\ = (\u7|Equal5~2_combout\ & ((!\u7|ST\(0)) # (!\u7|ST\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|ST\(1),
	datab => \u7|Equal5~2_combout\,
	datad => \u7|ST\(0),
	combout => \u7|LessThan0~0_combout\);

-- Location: LCCOMB_X16_Y11_N14
\u7|DQM~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|DQM~0_combout\ = (\u7|LessThan0~0_combout\) # ((\u7|Write~regout\ & (\u7|Equal0~0_combout\)) # (!\u7|Write~regout\ & ((!\u7|Read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal0~0_combout\,
	datab => \u7|Read~regout\,
	datac => \u7|Write~regout\,
	datad => \u7|LessThan0~0_combout\,
	combout => \u7|DQM~0_combout\);

-- Location: LCFF_X16_Y11_N15
\u7|DQM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|DQM~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|DQM\(0));

-- Location: LCCOMB_X15_Y17_N22
\u8|DQM~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|DQM~0_combout\ = (\u8|LessThan0~0_combout\) # ((\u8|Write~regout\ & ((\u8|Equal0~0_combout\))) # (!\u8|Write~regout\ & (!\u8|Read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|LessThan0~0_combout\,
	datab => \u8|Read~regout\,
	datac => \u8|Equal0~0_combout\,
	datad => \u8|Write~regout\,
	combout => \u8|DQM~0_combout\);

-- Location: LCFF_X15_Y17_N17
\u8|DQM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u8|DQM~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|DQM\(0));

-- Location: LCFF_X16_Y11_N27
\u7|DQM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|DQM~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|DQM\(1));

-- Location: LCFF_X15_Y17_N23
\u8|DQM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|DQM~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|DQM\(1));

-- Location: LCCOMB_X11_Y13_N30
\u7|command1|always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|always0~4_combout\ = (\u7|command1|always0~3_combout\ & (!\u7|command1|do_writea~regout\ & (!\u7|command1|do_refresh~regout\ & !\u7|command1|do_reada~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|always0~3_combout\,
	datab => \u7|command1|do_writea~regout\,
	datac => \u7|command1|do_refresh~regout\,
	datad => \u7|command1|do_reada~regout\,
	combout => \u7|command1|always0~4_combout\);

-- Location: LCFF_X11_Y13_N31
\u7|command1|do_refresh\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|always0~4_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|do_refresh~regout\);

-- Location: LCCOMB_X11_Y12_N12
\u7|command1|WE_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|WE_N~0_combout\ = (!\u7|command1|do_reada~regout\ & (!\u7|command1|do_writea~regout\ & \u7|command1|do_rw~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|do_reada~regout\,
	datac => \u7|command1|do_writea~regout\,
	datad => \u7|command1|do_rw~regout\,
	combout => \u7|command1|WE_N~0_combout\);

-- Location: LCCOMB_X11_Y12_N10
\u7|command1|WE_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|WE_N~1_combout\ = (\u7|command1|do_refresh~regout\) # ((\u7|command1|rw_flag~0_combout\ & ((\u7|command1|rw_flag~regout\) # (!\u7|command1|WE_N~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|rw_flag~regout\,
	datab => \u7|command1|rw_flag~0_combout\,
	datac => \u7|command1|do_refresh~regout\,
	datad => \u7|command1|WE_N~0_combout\,
	combout => \u7|command1|WE_N~1_combout\);

-- Location: LCFF_X11_Y12_N11
\u7|command1|WE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|WE_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|WE_N~regout\);

-- Location: LCCOMB_X11_Y12_N26
\u7|WE_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|WE_N~0_combout\ = (!\u7|Equal0~0_combout\ & \u7|command1|WE_N~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Equal0~0_combout\,
	datad => \u7|command1|WE_N~regout\,
	combout => \u7|WE_N~0_combout\);

-- Location: LCFF_X11_Y12_N27
\u7|WE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|WE_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|WE_N~regout\);

-- Location: LCCOMB_X10_Y17_N26
\u8|command1|WE_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|WE_N~0_combout\ = (\u8|command1|do_rw~regout\ & (!\u8|command1|do_reada~regout\ & !\u8|command1|do_writea~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_rw~regout\,
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|do_writea~regout\,
	combout => \u8|command1|WE_N~0_combout\);

-- Location: LCCOMB_X10_Y17_N14
\u8|command1|CS_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|CS_N~1_combout\ = (!\u8|command1|do_precharge~regout\ & (!\u8|command1|do_refresh~regout\ & !\u8|command1|do_load_mode~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_precharge~regout\,
	datac => \u8|command1|do_refresh~regout\,
	datad => \u8|command1|do_load_mode~regout\,
	combout => \u8|command1|CS_N~1_combout\);

-- Location: LCCOMB_X11_Y17_N20
\u8|command1|rw_flag~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|rw_flag~1_combout\ = (\u8|command1|do_reada~regout\) # ((!\u8|command1|do_writea~regout\ & (\u8|command1|rw_flag~regout\ & \u8|command1|CS_N~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_writea~regout\,
	datab => \u8|command1|do_reada~regout\,
	datac => \u8|command1|rw_flag~regout\,
	datad => \u8|command1|CS_N~1_combout\,
	combout => \u8|command1|rw_flag~1_combout\);

-- Location: LCFF_X11_Y17_N21
\u8|command1|rw_flag\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|rw_flag~1_combout\,
	sclr => \u7|control1|INIT_REQ~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|rw_flag~regout\);

-- Location: LCCOMB_X10_Y17_N8
\u8|command1|WE_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|WE_N~1_combout\ = (\u8|command1|do_refresh~regout\) # ((\u8|command1|rw_flag~0_combout\ & ((\u8|command1|rw_flag~regout\) # (!\u8|command1|WE_N~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|rw_flag~0_combout\,
	datab => \u8|command1|WE_N~0_combout\,
	datac => \u8|command1|do_refresh~regout\,
	datad => \u8|command1|rw_flag~regout\,
	combout => \u8|command1|WE_N~1_combout\);

-- Location: LCFF_X10_Y17_N9
\u8|command1|WE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|WE_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|WE_N~regout\);

-- Location: LCCOMB_X9_Y17_N10
\u8|WE_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|WE_N~0_combout\ = (\u8|command1|WE_N~regout\ & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|WE_N~regout\,
	datad => \u8|Equal0~0_combout\,
	combout => \u8|WE_N~0_combout\);

-- Location: LCFF_X9_Y17_N11
\u8|WE_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|WE_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|WE_N~regout\);

-- Location: LCCOMB_X11_Y12_N22
\u7|command1|CAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|CAS_N~0_combout\ = (!\u7|command1|do_refresh~regout\ & ((\u7|command1|do_precharge~regout\) # ((!\u7|command1|do_load_mode~regout\ & !\u7|command1|WE_N~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_precharge~regout\,
	datab => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_refresh~regout\,
	datad => \u7|command1|WE_N~0_combout\,
	combout => \u7|command1|CAS_N~0_combout\);

-- Location: LCFF_X11_Y12_N23
\u7|command1|CAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|CAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|CAS_N~regout\);

-- Location: LCCOMB_X11_Y12_N0
\u7|CAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|CAS_N~0_combout\ = (\u7|Equal0~0_combout\) # (\u7|command1|CAS_N~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Equal0~0_combout\,
	datad => \u7|command1|CAS_N~regout\,
	combout => \u7|CAS_N~0_combout\);

-- Location: LCFF_X11_Y12_N1
\u7|CAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|CAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|CAS_N~regout\);

-- Location: LCCOMB_X9_Y17_N22
\u8|CAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|CAS_N~0_combout\ = (\u8|command1|CAS_N~regout\) # (\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|CAS_N~regout\,
	datad => \u8|Equal0~0_combout\,
	combout => \u8|CAS_N~0_combout\);

-- Location: LCFF_X9_Y17_N23
\u8|CAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|CAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|CAS_N~regout\);

-- Location: LCCOMB_X11_Y12_N2
\u7|RAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|RAS_N~0_combout\ = (\u7|command1|RAS_N~regout\ & !\u7|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|RAS_N~regout\,
	datac => \u7|Equal0~0_combout\,
	combout => \u7|RAS_N~0_combout\);

-- Location: LCFF_X11_Y12_N3
\u7|RAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|RAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|RAS_N~regout\);

-- Location: LCCOMB_X10_Y17_N28
\u8|command1|RAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|RAS_N~0_combout\ = (\u8|command1|do_precharge~regout\ & ((\u8|command1|oe4~regout\) # (\u8|command1|rw_flag~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|oe4~regout\,
	datac => \u8|command1|do_precharge~regout\,
	datad => \u8|command1|rw_flag~regout\,
	combout => \u8|command1|RAS_N~0_combout\);

-- Location: LCCOMB_X10_Y17_N16
\u8|command1|RAS_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|RAS_N~1_combout\ = (!\u8|command1|do_refresh~regout\ & ((\u8|command1|RAS_N~0_combout\) # ((!\u8|command1|always4~0_combout\ & \u8|command1|rw_flag~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|always4~0_combout\,
	datab => \u8|command1|RAS_N~0_combout\,
	datac => \u8|command1|do_refresh~regout\,
	datad => \u8|command1|rw_flag~0_combout\,
	combout => \u8|command1|RAS_N~1_combout\);

-- Location: LCFF_X10_Y17_N17
\u8|command1|RAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|RAS_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|RAS_N~regout\);

-- Location: LCCOMB_X9_Y17_N12
\u8|RAS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|RAS_N~0_combout\ = (\u8|command1|RAS_N~regout\ & !\u8|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u8|command1|RAS_N~regout\,
	datad => \u8|Equal0~0_combout\,
	combout => \u8|RAS_N~0_combout\);

-- Location: LCFF_X9_Y17_N13
\u8|RAS_N\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|RAS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|RAS_N~regout\);

-- Location: LCCOMB_X20_Y12_N22
\u7|rRD2_ADDR[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[19]~41_combout\ = (\u7|rRD2_ADDR\(19) & (!\u7|rRD2_ADDR[18]~40\)) # (!\u7|rRD2_ADDR\(19) & ((\u7|rRD2_ADDR[18]~40\) # (GND)))
-- \u7|rRD2_ADDR[19]~42\ = CARRY((!\u7|rRD2_ADDR[18]~40\) # (!\u7|rRD2_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(19),
	datad => VCC,
	cin => \u7|rRD2_ADDR[18]~40\,
	combout => \u7|rRD2_ADDR[19]~41_combout\,
	cout => \u7|rRD2_ADDR[19]~42\);

-- Location: LCFF_X20_Y12_N23
\u7|rRD2_ADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[19]~41_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(19));

-- Location: LCCOMB_X20_Y12_N24
\u7|rRD2_ADDR[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[20]~43_combout\ = (\u7|rRD2_ADDR\(20) & (\u7|rRD2_ADDR[19]~42\ $ (GND))) # (!\u7|rRD2_ADDR\(20) & (!\u7|rRD2_ADDR[19]~42\ & VCC))
-- \u7|rRD2_ADDR[20]~44\ = CARRY((\u7|rRD2_ADDR\(20) & !\u7|rRD2_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD2_ADDR\(20),
	datad => VCC,
	cin => \u7|rRD2_ADDR[19]~42\,
	combout => \u7|rRD2_ADDR[20]~43_combout\,
	cout => \u7|rRD2_ADDR[20]~44\);

-- Location: LCCOMB_X20_Y12_N26
\u7|rRD2_ADDR[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[21]~45_combout\ = (\u7|rRD2_ADDR\(21) & (!\u7|rRD2_ADDR[20]~44\)) # (!\u7|rRD2_ADDR\(21) & ((\u7|rRD2_ADDR[20]~44\) # (GND)))
-- \u7|rRD2_ADDR[21]~46\ = CARRY((!\u7|rRD2_ADDR[20]~44\) # (!\u7|rRD2_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(21),
	datad => VCC,
	cin => \u7|rRD2_ADDR[20]~44\,
	combout => \u7|rRD2_ADDR[21]~45_combout\,
	cout => \u7|rRD2_ADDR[21]~46\);

-- Location: LCFF_X20_Y12_N27
\u7|rRD2_ADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[21]~45_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(21));

-- Location: LCCOMB_X20_Y12_N28
\u7|rRD2_ADDR[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rRD2_ADDR[22]~47_combout\ = \u7|rRD2_ADDR[21]~46\ $ (!\u7|rRD2_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|rRD2_ADDR\(22),
	cin => \u7|rRD2_ADDR[21]~46\,
	combout => \u7|rRD2_ADDR[22]~47_combout\);

-- Location: LCFF_X20_Y12_N29
\u7|rRD2_ADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[22]~47_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(22));

-- Location: LCCOMB_X19_Y12_N18
\u7|mADDR[22]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[22]~27_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(22))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(22),
	datab => \u7|rRD2_ADDR\(22),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[22]~27_combout\);

-- Location: LCCOMB_X19_Y12_N26
\u7|mADDR[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[22]~12_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD1_ADDR\(22))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|mADDR[22]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rRD1_ADDR\(22),
	datab => \u7|mADDR[22]~27_combout\,
	datad => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[22]~12_combout\);

-- Location: LCCOMB_X24_Y12_N22
\u7|rWR1_ADDR[19]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[19]~41_combout\ = (\u7|rWR1_ADDR\(19) & (!\u7|rWR1_ADDR[18]~40\)) # (!\u7|rWR1_ADDR\(19) & ((\u7|rWR1_ADDR[18]~40\) # (GND)))
-- \u7|rWR1_ADDR[19]~42\ = CARRY((!\u7|rWR1_ADDR[18]~40\) # (!\u7|rWR1_ADDR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(19),
	datad => VCC,
	cin => \u7|rWR1_ADDR[18]~40\,
	combout => \u7|rWR1_ADDR[19]~41_combout\,
	cout => \u7|rWR1_ADDR[19]~42\);

-- Location: LCFF_X24_Y12_N23
\u7|rWR1_ADDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[19]~41_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(19));

-- Location: LCCOMB_X24_Y12_N24
\u7|rWR1_ADDR[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[20]~43_combout\ = (\u7|rWR1_ADDR\(20) & (\u7|rWR1_ADDR[19]~42\ $ (GND))) # (!\u7|rWR1_ADDR\(20) & (!\u7|rWR1_ADDR[19]~42\ & VCC))
-- \u7|rWR1_ADDR[20]~44\ = CARRY((\u7|rWR1_ADDR\(20) & !\u7|rWR1_ADDR[19]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(20),
	datad => VCC,
	cin => \u7|rWR1_ADDR[19]~42\,
	combout => \u7|rWR1_ADDR[20]~43_combout\,
	cout => \u7|rWR1_ADDR[20]~44\);

-- Location: LCCOMB_X24_Y12_N26
\u7|rWR1_ADDR[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[21]~45_combout\ = (\u7|rWR1_ADDR\(21) & (!\u7|rWR1_ADDR[20]~44\)) # (!\u7|rWR1_ADDR\(21) & ((\u7|rWR1_ADDR[20]~44\) # (GND)))
-- \u7|rWR1_ADDR[21]~46\ = CARRY((!\u7|rWR1_ADDR[20]~44\) # (!\u7|rWR1_ADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|rWR1_ADDR\(21),
	datad => VCC,
	cin => \u7|rWR1_ADDR[20]~44\,
	combout => \u7|rWR1_ADDR[21]~45_combout\,
	cout => \u7|rWR1_ADDR[21]~46\);

-- Location: LCFF_X24_Y12_N27
\u7|rWR1_ADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[21]~45_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(21));

-- Location: LCCOMB_X24_Y12_N28
\u7|rWR1_ADDR[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|rWR1_ADDR[22]~47_combout\ = \u7|rWR1_ADDR[21]~46\ $ (!\u7|rWR1_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u7|rWR1_ADDR\(22),
	cin => \u7|rWR1_ADDR[21]~46\,
	combout => \u7|rWR1_ADDR[22]~47_combout\);

-- Location: LCFF_X24_Y12_N29
\u7|rWR1_ADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[22]~47_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(22));

-- Location: LCFF_X19_Y12_N27
\u7|mADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[22]~12_combout\,
	sdata => \u7|rWR1_ADDR\(22),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(22));

-- Location: LCFF_X11_Y12_N7
\u7|control1|SADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|mADDR\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(22));

-- Location: LCCOMB_X11_Y12_N20
\u7|command1|CS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|CS_N~0_combout\ = (!\u7|command1|do_refresh~regout\ & (!\u7|command1|do_initial~regout\ & (\u7|command1|rw_flag~0_combout\ & \u7|control1|SADDR\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_refresh~regout\,
	datab => \u7|command1|do_initial~regout\,
	datac => \u7|command1|rw_flag~0_combout\,
	datad => \u7|control1|SADDR\(22),
	combout => \u7|command1|CS_N~0_combout\);

-- Location: LCFF_X11_Y12_N21
\u7|command1|CS_N[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|CS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|CS_N\(0));

-- Location: LCCOMB_X7_Y12_N2
\u7|CS_N[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|CS_N[0]~feeder_combout\ = \u7|command1|CS_N\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|command1|CS_N\(0),
	combout => \u7|CS_N[0]~feeder_combout\);

-- Location: LCFF_X7_Y12_N3
\u7|CS_N[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|CS_N[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|CS_N\(0));

-- Location: LCCOMB_X21_Y17_N28
\u8|rRD2_ADDR[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|rRD2_ADDR[22]~47_combout\ = \u8|rRD2_ADDR[21]~46\ $ (!\u8|rRD2_ADDR\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u8|rRD2_ADDR\(22),
	cin => \u8|rRD2_ADDR[21]~46\,
	combout => \u8|rRD2_ADDR[22]~47_combout\);

-- Location: LCFF_X21_Y17_N29
\u8|rRD2_ADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|rRD2_ADDR[22]~47_combout\,
	sclr => \u8|rRD2_ADDR[18]~19_combout\,
	ena => \u8|rRD2_ADDR[18]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|rRD2_ADDR\(22));

-- Location: LCCOMB_X19_Y17_N22
\u8|mADDR[22]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[22]~27_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(22))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u8|rWR1_ADDR\(22),
	datac => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datad => \u8|rRD2_ADDR\(22),
	combout => \u8|mADDR[22]~27_combout\);

-- Location: LCCOMB_X19_Y17_N28
\u8|mADDR[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[22]~12_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|mADDR[22]~27_combout\))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rRD1_ADDR\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(22),
	datab => \u8|mADDR[22]~27_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[22]~12_combout\);

-- Location: LCFF_X19_Y17_N29
\u8|mADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[22]~12_combout\,
	sdata => \u8|rWR1_ADDR\(22),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(22));

-- Location: LCCOMB_X11_Y17_N30
\u8|control1|SADDR[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[22]~feeder_combout\ = \u8|mADDR\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(22),
	combout => \u8|control1|SADDR[22]~feeder_combout\);

-- Location: LCFF_X11_Y17_N31
\u8|control1|SADDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(22));

-- Location: LCCOMB_X10_Y17_N18
\u8|command1|CS_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|CS_N~0_combout\ = (\u8|command1|rw_flag~0_combout\ & (\u8|control1|SADDR\(22) & (!\u8|command1|do_refresh~regout\ & !\u7|command1|do_initial~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|rw_flag~0_combout\,
	datab => \u8|control1|SADDR\(22),
	datac => \u8|command1|do_refresh~regout\,
	datad => \u7|command1|do_initial~regout\,
	combout => \u8|command1|CS_N~0_combout\);

-- Location: LCFF_X10_Y17_N19
\u8|command1|CS_N[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|CS_N~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|CS_N\(0));

-- Location: LCCOMB_X9_Y17_N0
\u8|CS_N[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|CS_N[0]~feeder_combout\ = \u8|command1|CS_N\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|command1|CS_N\(0),
	combout => \u8|CS_N[0]~feeder_combout\);

-- Location: LCFF_X9_Y17_N1
\u8|CS_N[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|CS_N[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|CS_N\(0));

-- Location: LCFF_X20_Y12_N25
\u7|rRD2_ADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rRD2_ADDR[20]~43_combout\,
	sclr => \u7|rRD2_ADDR[19]~19_combout\,
	ena => \u7|rRD2_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rRD2_ADDR\(20));

-- Location: LCFF_X24_Y12_N25
\u7|rWR1_ADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|rWR1_ADDR[20]~43_combout\,
	sclr => \u7|rWR1_ADDR[19]~19_combout\,
	ena => \u7|rWR1_ADDR[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|rWR1_ADDR\(20));

-- Location: LCCOMB_X19_Y12_N28
\u7|mADDR[20]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[20]~28_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rWR1_ADDR\(20)))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD2_ADDR\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|rRD2_ADDR\(20),
	datac => \u7|rWR1_ADDR\(20),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[20]~28_combout\);

-- Location: LCCOMB_X19_Y12_N24
\u7|mADDR[20]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[20]~13_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD1_ADDR\(20))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|mADDR[20]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u7|rRD1_ADDR\(20),
	datad => \u7|mADDR[20]~28_combout\,
	combout => \u7|mADDR[20]~13_combout\);

-- Location: LCFF_X19_Y12_N25
\u7|mADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[20]~13_combout\,
	sdata => \u7|rWR1_ADDR\(20),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(20));

-- Location: LCFF_X11_Y12_N19
\u7|control1|SADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|mADDR\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(20));

-- Location: LCCOMB_X11_Y12_N16
\u7|command1|BA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|BA~0_combout\ = (!\u7|command1|do_precharge~regout\ & (\u7|control1|SADDR\(20) & !\u7|command1|do_load_mode~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|command1|do_precharge~regout\,
	datac => \u7|control1|SADDR\(20),
	datad => \u7|command1|do_load_mode~regout\,
	combout => \u7|command1|BA~0_combout\);

-- Location: LCFF_X11_Y12_N17
\u7|command1|BA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|BA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|BA\(0));

-- Location: LCFF_X8_Y11_N7
\u7|BA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \u7|command1|BA\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|BA\(0));

-- Location: LCCOMB_X19_Y12_N12
\u7|mADDR[21]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[21]~29_combout\ = (\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rWR1_ADDR\(21))) # (!\u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|rRD2_ADDR\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|rWR1_ADDR\(21),
	datac => \u7|rRD2_ADDR\(21),
	datad => \u7|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u7|mADDR[21]~29_combout\);

-- Location: LCCOMB_X19_Y12_N0
\u7|mADDR[21]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|mADDR[21]~14_combout\ = (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u7|rRD1_ADDR\(21))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u7|mADDR[21]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	datab => \u7|rRD1_ADDR\(21),
	datad => \u7|mADDR[21]~29_combout\,
	combout => \u7|mADDR[21]~14_combout\);

-- Location: LCFF_X19_Y12_N1
\u7|mADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|mADDR[21]~14_combout\,
	sdata => \u7|rWR1_ADDR\(21),
	sload => \u7|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u7|RD_MASK[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|mADDR\(21));

-- Location: LCCOMB_X13_Y12_N6
\u7|control1|SADDR[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|control1|SADDR[21]~feeder_combout\ = \u7|mADDR\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|mADDR\(21),
	combout => \u7|control1|SADDR[21]~feeder_combout\);

-- Location: LCFF_X13_Y12_N7
\u7|control1|SADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|control1|SADDR[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|control1|SADDR\(21));

-- Location: LCCOMB_X12_Y12_N4
\u7|command1|BA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|command1|BA~1_combout\ = (!\u7|command1|do_load_mode~regout\ & (!\u7|command1|do_precharge~regout\ & \u7|control1|SADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|command1|do_load_mode~regout\,
	datac => \u7|command1|do_precharge~regout\,
	datad => \u7|control1|SADDR\(21),
	combout => \u7|command1|BA~1_combout\);

-- Location: LCFF_X12_Y12_N5
\u7|command1|BA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|command1|BA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|command1|BA\(1));

-- Location: LCCOMB_X8_Y11_N4
\u7|BA[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u7|BA[1]~feeder_combout\ = \u7|command1|BA\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u7|command1|BA\(1),
	combout => \u7|BA[1]~feeder_combout\);

-- Location: LCFF_X8_Y11_N5
\u7|BA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u7|BA[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|BA\(1));

-- Location: LCCOMB_X19_Y17_N0
\u8|mADDR[20]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[20]~28_combout\ = (\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rWR1_ADDR\(20))) # (!\u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD2_ADDR\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rWR1_ADDR\(20),
	datab => \u8|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout\,
	datac => \u8|rRD2_ADDR\(20),
	combout => \u8|mADDR[20]~28_combout\);

-- Location: LCCOMB_X19_Y17_N30
\u8|mADDR[20]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[20]~13_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|mADDR[20]~28_combout\))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|rRD1_ADDR\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|rRD1_ADDR\(20),
	datab => \u8|mADDR[20]~28_combout\,
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[20]~13_combout\);

-- Location: LCFF_X19_Y17_N31
\u8|mADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[20]~13_combout\,
	sdata => \u8|rWR1_ADDR\(20),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(20));

-- Location: LCCOMB_X18_Y17_N4
\u8|control1|SADDR[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[20]~feeder_combout\ = \u8|mADDR\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(20),
	combout => \u8|control1|SADDR[20]~feeder_combout\);

-- Location: LCFF_X18_Y17_N5
\u8|control1|SADDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(20));

-- Location: LCCOMB_X10_Y17_N20
\u8|command1|BA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|BA~0_combout\ = (!\u8|command1|do_load_mode~regout\ & (!\u8|command1|do_precharge~regout\ & \u8|control1|SADDR\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_load_mode~regout\,
	datac => \u8|command1|do_precharge~regout\,
	datad => \u8|control1|SADDR\(20),
	combout => \u8|command1|BA~0_combout\);

-- Location: LCFF_X10_Y17_N21
\u8|command1|BA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|BA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|BA\(0));

-- Location: LCCOMB_X9_Y17_N4
\u8|BA[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|BA[0]~feeder_combout\ = \u8|command1|BA\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|command1|BA\(0),
	combout => \u8|BA[0]~feeder_combout\);

-- Location: LCFF_X9_Y17_N5
\u8|BA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|BA[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|BA\(0));

-- Location: LCCOMB_X19_Y17_N6
\u8|mADDR[21]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|mADDR[21]~14_combout\ = (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & (\u8|mADDR[21]~29_combout\)) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\ & ((\u8|rRD1_ADDR\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|mADDR[21]~29_combout\,
	datab => \u8|rRD1_ADDR\(21),
	datad => \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout\,
	combout => \u8|mADDR[21]~14_combout\);

-- Location: LCFF_X19_Y17_N7
\u8|mADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|mADDR[21]~14_combout\,
	sdata => \u8|rWR1_ADDR\(21),
	sload => \u8|write_fifo1|dcfifo_component|auto_generated|ALT_INV_op_1~16_combout\,
	ena => \u8|mRD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|mADDR\(21));

-- Location: LCCOMB_X15_Y17_N30
\u8|control1|SADDR[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|control1|SADDR[21]~feeder_combout\ = \u8|mADDR\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|mADDR\(21),
	combout => \u8|control1|SADDR[21]~feeder_combout\);

-- Location: LCFF_X15_Y17_N31
\u8|control1|SADDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|control1|SADDR[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|control1|SADDR\(21));

-- Location: LCCOMB_X10_Y18_N22
\u8|command1|BA~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|command1|BA~1_combout\ = (!\u8|command1|do_precharge~regout\ & (!\u8|command1|do_load_mode~regout\ & \u8|control1|SADDR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|command1|do_precharge~regout\,
	datab => \u8|command1|do_load_mode~regout\,
	datad => \u8|control1|SADDR\(21),
	combout => \u8|command1|BA~1_combout\);

-- Location: LCFF_X10_Y18_N23
\u8|command1|BA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|command1|BA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|command1|BA\(1));

-- Location: LCCOMB_X10_Y18_N30
\u8|BA[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \u8|BA[1]~feeder_combout\ = \u8|command1|BA\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u8|command1|BA\(1),
	combout => \u8|BA[1]~feeder_combout\);

-- Location: LCFF_X10_Y18_N31
\u8|BA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	datain => \u8|BA[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|BA\(1));

-- Location: CLKCTRL_G6
\u6|altpll_component|_clk1~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u6|altpll_component|_clk1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u6|altpll_component|_clk1~clkctrl_outclk\);

-- Location: CLKCTRL_G5
\u6|altpll_component|_clk2~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u6|altpll_component|_clk2~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u6|altpll_component|_clk2~clkctrl_outclk\);

-- Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(0));

-- Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(1));

-- Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(2));

-- Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(3));

-- Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(4));

-- Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(5));

-- Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(6));

-- Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(7));

-- Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(8));

-- Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(9));

-- Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(10));

-- Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(11));

-- Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(12));

-- Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(13));

-- Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ(14));

-- Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FLASH_DQ15_AM1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FLASH_DQ15_AM1);

-- Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(0));

-- Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(1));

-- Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(2));

-- Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(3));

-- Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(4));

-- Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(5));

-- Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(6));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(7));

-- Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(8));

-- Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(9));

-- Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(10));

-- Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(11));

-- Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(12));

-- Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(13));

-- Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(14));

-- Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(15));

-- Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(16));

-- Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(17));

-- Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(18));

-- Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(19));

-- Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(20));

-- Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(21));

-- Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(22));

-- Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(23));

-- Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(24));

-- Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(25));

-- Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(26));

-- Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(27));

-- Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(28));

-- Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(29));

-- Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(30));

-- Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(31));

-- Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DPA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DPA(0));

-- Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DPA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DPA(1));

-- Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DPA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DPA(2));

-- Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DPA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DPA(3));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(0));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(1));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(2));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(3));

-- Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(4));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(5));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(6));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(7));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(8));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(9));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(10));

-- Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(11));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(12));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(13));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(14));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_D[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_D(15));

-- Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_FSPEED~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_FSPEED);

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_LSPEED~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_LSPEED);

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_D(0));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_D(1));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_D(2));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_D(3));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_D(4));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_D(5));

-- Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_D(6));

-- Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_D[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_D(7));

-- Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_DAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SD_DAT);

-- Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_DAT3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SD_DAT3);

-- Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_CMD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SD_CMD);

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\I2C_SDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => I2C_SDAT);

-- Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PS2_KBDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => PS2_KBDAT);

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PS2_KBCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => PS2_KBCLK);

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PS2_MSDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => PS2_MSDAT);

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PS2_MSCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => PS2_MSCLK);

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(0));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(1));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(2));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(3));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(4));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(5));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(6));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(7));

-- Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(8));

-- Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(9));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(10));

-- Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(11));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(12));

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(13));

-- Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(14));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_D[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_D(15));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_ADCLRCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => AUD_ADCLRCK);

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_DACLRCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => AUD_DACLRCK);

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_BCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => AUD_BCLK);

-- Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(0));

-- Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(12));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(13));

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(16));

-- Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(21));

-- Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(22));

-- Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(23));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(24));

-- Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(25));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(26));

-- Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(27));

-- Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(28));

-- Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(29));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(30));

-- Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(31));

-- Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_CLKOUT_P1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_CLKOUT_P1);

-- Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[0]~0_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(0));

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[1]~1_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(1));

-- Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|mDATAIN[15]~15_combout\,
	oe => \u7|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(15));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[0]~0_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(16));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[1]~1_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(17));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[10]~10_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(26));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[11]~11_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(27));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|mDATAIN[15]~15_combout\,
	oe => \u8|command1|oe4~regout\,
	outclk => \u6|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => DRAM_DQ(31));

-- Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(1));

-- Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|u0|I2S_CLK~combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(2));

-- Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_B\(3),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(3));

-- Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_B\(2),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(4));

-- Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_B\(1),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(5));

-- Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_B\(0),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(6));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u5|altpll_component|ALT_INV__clk0~clkctrl_outclk\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(7));

-- Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oDEN~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(8));

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oHD~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(9));

-- Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oVD~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(10));

-- Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_B\(4),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(11));

-- Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_B\(5),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(12));

-- Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_B\(6),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(13));

-- Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_G\(0),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(14));

-- Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_G\(2),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(15));

-- Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_G\(3),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(16));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_G\(4),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(17));

-- Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_G\(5),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(18));

-- Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_G\(6),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(19));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_G\(7),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(20));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_R\(0),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(21));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_R\(1),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(22));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_R\(2),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(23));

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_R\(3),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(24));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_R\(4),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(25));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_R\(5),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(26));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_R\(6),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(27));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_R\(7),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(28));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iKEY~combout\(0),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(29));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|u0|ALT_INV_mSEN~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(30));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|u0|mSDATA~regout\,
	oe => \u11|u0|mSDATA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_0(31));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_CLKOUT_N0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_B\(7),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_CLKOUT_N0);

-- Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_CLKOUT_P0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u10|oLCD_G\(1),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_CLKOUT_P0);

-- Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u1|oRST_1~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_1(14));

-- Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_1(15));

-- Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|u0|I2C_SCLK~1_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_1(20));

-- Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_CLKOUT_N1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => rClk(0),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => GPIO_CLKOUT_N1);

-- Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iCLK_28~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iCLK_28);

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iCLK_50_4~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iCLK_50_4);

-- Location: PIN_R29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iEXT_CLOCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iEXT_CLOCK);

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u0|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(0));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u0|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(1));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u0|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(2));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u0|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(3));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u0|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(4));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u0|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(5));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u0|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(6));

-- Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_DP~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_DP);

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u1|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(0));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u1|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(1));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u1|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(2));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u1|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(3));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u1|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(4));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u1|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(5));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u1|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(6));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_DP~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_DP);

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u2|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(0));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u2|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(1));

-- Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u2|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(2));

-- Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u2|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(3));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u2|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(4));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u2|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(5));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u2|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(6));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_DP~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_DP);

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u3|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u3|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(1));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u3|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(2));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u3|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(3));

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u3|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(4));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u3|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(5));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u3|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(6));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_DP~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_DP);

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u4|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(0));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u4|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u4|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(2));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u4|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(3));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u4|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(4));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u4|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(5));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u4|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(6));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_DP~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_DP);

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u5|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(0));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u5|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(1));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u5|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(2));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u5|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(3));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u5|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(4));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u5|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(5));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u5|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(6));

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_DP~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_DP);

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u6|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(0));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u6|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(1));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u6|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(2));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u6|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(3));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u6|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(4));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u6|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(5));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u6|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(6));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_DP~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_DP);

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u7|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(0));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u7|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(1));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u7|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(2));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u7|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(3));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u7|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(4));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u7|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(5));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u4|u7|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(6));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_DP~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_DP);

-- Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u2|Y_Cont\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(0));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u2|Y_Cont\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(1));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u2|Y_Cont\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(2));

-- Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u2|Y_Cont\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(3));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u2|Y_Cont\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(4));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u2|Y_Cont\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(5));

-- Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u2|Y_Cont\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(6));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u2|Y_Cont\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(7));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u2|Y_Cont\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(8));

-- Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(0));

-- Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(1));

-- Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(2));

-- Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(3));

-- Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(4));

-- Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(5));

-- Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(6));

-- Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(7));

-- Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(8));

-- Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(9));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(10));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(11));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(12));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(13));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(14));

-- Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(15));

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(16));

-- Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iSW~combout\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(17));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oUART_TXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \iUART_RXD~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oUART_TXD);

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oUART_CTS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oUART_CTS);

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iUART_RTS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iUART_RTS);

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oIRDA_TXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oIRDA_TXD);

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iIRDA_RXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iIRDA_RXD);

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(0));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(1));

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(2));

-- Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(3));

-- Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(4));

-- Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(5));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(6));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(7));

-- Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(8));

-- Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(9));

-- Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(10));

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|SA\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(11));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_A[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_A(12));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(0));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(1));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(2));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(3));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(4));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(5));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(6));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(7));

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(8));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(9));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(10));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|SA\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(11));

-- Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_A[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_A(12));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_LDQM0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|DQM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_LDQM0);

-- Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_LDQM0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|DQM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_LDQM0);

-- Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_UDQM1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|DQM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_UDQM1);

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_UDQM1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|DQM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_UDQM1);

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|WE_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_WE_N);

-- Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|WE_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_WE_N);

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_CAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|CAS_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_CAS_N);

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_CAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|CAS_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_CAS_N);

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_RAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|RAS_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_RAS_N);

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_RAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|RAS_N~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_RAS_N);

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|CS_N\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_CS_N);

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|CS_N\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_CS_N);

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_BA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|BA\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_BA(0));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_BA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u7|BA\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_BA(1));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_BA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|BA\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_BA(0));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_BA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u8|BA\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_BA(1));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u6|altpll_component|_clk1~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_CLK);

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u6|altpll_component|_clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_CLK);

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM0_CKE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM0_CKE);

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oDRAM1_CKE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oDRAM1_CKE);

-- Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(0));

-- Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(1));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(2));

-- Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(3));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(4));

-- Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(5));

-- Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(6));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(7));

-- Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(8));

-- Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(9));

-- Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(10));

-- Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(11));

-- Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(12));

-- Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(13));

-- Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(14));

-- Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(15));

-- Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(16));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(17));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(18));

-- Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(19));

-- Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(20));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_A[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_A(21));

-- Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_WE_N);

-- Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_RST_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_RST_N);

-- Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_WP_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_WP_N);

-- Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iFLASH_RY_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iFLASH_RY_N);

-- Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_BYTE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_BYTE_N);

-- Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_OE_N);

-- Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oFLASH_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oFLASH_CE_N);

-- Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(0));

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(1));

-- Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(2));

-- Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(3));

-- Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(4));

-- Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(5));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(6));

-- Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(7));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(8));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(9));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(10));

-- Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(11));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(12));

-- Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(13));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(14));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(15));

-- Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(16));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(17));

-- Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_A[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_A(18));

-- Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_ADSC_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_ADSC_N);

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_ADSP_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_ADSP_N);

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_ADV_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_ADV_N);

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_BE_N[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_BE_N(0));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_BE_N[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_BE_N(1));

-- Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_BE_N[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_BE_N(2));

-- Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_BE_N[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_BE_N(3));

-- Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_CE1_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_CE1_N);

-- Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_CE2~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_CE2);

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_CE3_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_CE3_N);

-- Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_CLK);

-- Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_GW_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_GW_N);

-- Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_OE_N);

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSRAM_WE_N);

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oOTG_A[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oOTG_A(0));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oOTG_A[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oOTG_A(1));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oOTG_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oOTG_CS_N);

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oOTG_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oOTG_OE_N);

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oOTG_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oOTG_WE_N);

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oOTG_RESET_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oOTG_RESET_N);

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iOTG_INT0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iOTG_INT0);

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iOTG_INT1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iOTG_INT1);

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iOTG_DREQ0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iOTG_DREQ0);

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iOTG_DREQ1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iOTG_DREQ1);

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oOTG_DACK0_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oOTG_DACK0_N);

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oOTG_DACK1_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oOTG_DACK1_N);

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLCD_ON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLCD_ON);

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLCD_BLON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLCD_BLON);

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLCD_RW~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLCD_RW);

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLCD_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLCD_EN);

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLCD_RS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLCD_RS);

-- Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oSD_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oSD_CLK);

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oI2C_SCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oI2C_SCLK);

-- Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_CLOCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_CLOCK);

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_HS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_HS);

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_VS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_VS);

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_BLANK_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_BLANK_N);

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_SYNC_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_SYNC_N);

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_R[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_R(0));

-- Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_R[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_R(1));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_R[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_R(2));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_R[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_R(3));

-- Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_R[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_R(4));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_R[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_R(5));

-- Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_R[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_R(6));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_R[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_R(7));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_R[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_R(8));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_R[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_R(9));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_G[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_G(0));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_G[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_G(1));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_G[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_G(2));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_G[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_G(3));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_G[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_G(4));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_G[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_G(5));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_G[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_G(6));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_G[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_G(7));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_G[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_G(8));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_G[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_G(9));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_B[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_B(0));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_B[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_B(1));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_B[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_B(2));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_B[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_B(3));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_B[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_B(4));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_B[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_B(5));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_B[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_B(6));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_B[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_B(7));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_B[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_B(8));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oVGA_B[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oVGA_B(9));

-- Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oENET_CMD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oENET_CMD);

-- Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oENET_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oENET_CS_N);

-- Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oENET_IOW_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oENET_IOW_N);

-- Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oENET_IOR_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oENET_IOR_N);

-- Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oENET_RESET_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oENET_RESET_N);

-- Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iENET_INT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iENET_INT);

-- Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oENET_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oENET_CLK);

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iAUD_ADCDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iAUD_ADCDAT);

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oAUD_DACDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oAUD_DACDAT);

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oAUD_XCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oAUD_XCK);

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_CLK27~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_CLK27);

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_D(0));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_D(1));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_D(2));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_D(3));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_D(4));

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_D(5));

-- Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_D(6));

-- Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_D[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_D(7));

-- Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_HS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_HS);

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD1_VS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD1_VS);

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oTD1_RESET_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oTD1_RESET_N);

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_CLK27~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_CLK27);

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_D(0));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_D(1));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_D(2));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_D(3));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_D(4));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_D(5));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_D(6));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_D[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_D(7));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_HS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_HS);

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iTD2_VS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iTD2_VS);

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oTD2_RESET_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oTD2_RESET_N);

-- Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\GPIO_CLKIN_N0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_GPIO_CLKIN_N0);

-- Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\GPIO_CLKIN_P0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_GPIO_CLKIN_P0);

-- Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\GPIO_CLKIN_P1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_GPIO_CLKIN_P1);
END structure;


