Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Oct 05 17:40:15 2019
| Host         : ECE-LAB303 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_top_control_sets_placed.rpt
| Design       : lab4_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             192 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------+---------------------------+------------------+----------------+
|  CDIV1/CLK     |                           |                           |                1 |              4 |
|  CDIV1/CLK     | p_0_in                    |                           |                1 |              4 |
|  clk_IBUF_BUFG |                           |                           |                2 |              4 |
|  CDIV/q_reg[7] |                           |                           |                3 |              8 |
|  clk_IBUF_BUFG |                           | CDIV/count0[0]_i_1__0_n_0 |                8 |             32 |
|  clk_IBUF_BUFG |                           | CDIV1/count0[0]_i_1_n_0   |                8 |             32 |
|  clk_IBUF_BUFG | CDIV/count0[0]_i_1__0_n_0 | CDIV/count1[0]_i_1__0_n_0 |                8 |             32 |
|  clk_IBUF_BUFG | CDIV/count1[0]_i_1__0_n_0 | CDIV/sel                  |                8 |             32 |
|  clk_IBUF_BUFG | CDIV/sel                  | CDIV/clear                |                8 |             32 |
|  clk_IBUF_BUFG | CDIV1/count0[0]_i_1_n_0   | CDIV1/count1[0]_i_1_n_0   |                8 |             32 |
|  clk_IBUF_BUFG | CDIV1/count1[0]_i_1_n_0   | CDIV1/count2[0]_i_1_n_0   |                8 |             32 |
|  clk_IBUF_BUFG | CDIV1/count2[0]_i_1_n_0   | CDIV1/count3[0]_i_1_n_0   |                8 |             32 |
+----------------+---------------------------+---------------------------+------------------+----------------+


