<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L93'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- ARMInstPrinter.cpp - Convert ARM MCInst to assembly syntax --------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This class prints an ARM MCInst to a .s file.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMInstPrinter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Utils/ARMBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/ARMAddressingModes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/ARMBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCAsmInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCExpr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInst.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrAnalysis.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Casting.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/TargetParser/SubtargetFeature.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;algorithm&gt;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;asm-printer&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PRINT_ALIAS_INSTR</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMGenAsmWriter.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// translateShiftImm - Convert shift immediate from 0-31 to 1-32 for printing.</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getSORegOffset returns an integer from 0-31, representing &apos;32&apos; as 0.</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>static unsigned translateShiftImm(unsigned imm) {</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // lsr #32 and asr #32 exist, but should be encoded as a 0.</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>  assert((imm &amp; ~0x1f) == 0 &amp;&amp; &quot;Invalid shift encoding&quot;);</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>  if (imm == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L47' href='#L47'><span>47:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>4.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    return 32;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>4.92k</pre></td><td class='code'><pre>  return imm;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void printRegImmShift(raw_ostream &amp;O, ARM_AM::ShiftOpc ShOpc,</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>                             unsigned ShImm, const ARMInstPrinter &amp;printer) {</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  if (ShOpc == ARM_AM::no_shift || <div class='tooltip'>(<span class='tooltip-content'>4.11k</span></div><div class='tooltip'>ShOpc == ARM_AM::lsl<span class='tooltip-content'>4.11k</span></div> &amp;&amp; <div class='tooltip'>!ShImm<span class='tooltip-content'>1.86k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>461</span>, <span class='None'>False</span>: <span class='covered-line'>4.11k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.86k</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>1.82k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L54'><span>54:7</span></a></span>) to (<span class='line-number'><a href='#L54'><span>54:68</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (54:7)
     Condition C2 --> (54:37)
     Condition C3 --> (54:61)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>498</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>  assert(!(ShOpc == ARM_AM::ror &amp;&amp; !ShImm) &amp;&amp; &quot;Cannot have ror #0&quot;);</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>  O &lt;&lt; getShiftOpcStr(ShOpc);</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>  if (ShOpc != ARM_AM::rrx) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L61' href='#L61'><span>61:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.95k</span>, <span class='None'>False</span>: <span class='covered-line'>119</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; &quot;;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>    printer.markup(O, llvm::MCInstPrinter::Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>        &lt;&lt; &quot;#&quot; &lt;&lt; translateShiftImm(ShImm);</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>ARMInstPrinter::ARMInstPrinter(const MCAsmInfo &amp;MAI, const MCInstrInfo &amp;MII,</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const MCRegisterInfo &amp;MRI)</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>5.21k</pre></td><td class='code'><pre>    : MCInstPrinter(MAI, MII, MRI) {}</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>bool ARMInstPrinter::applyTargetSpecificCLOption(StringRef Opt) {</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  if (Opt == &quot;reg-names-std&quot;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    DefaultAltIdx = ARM::NoRegAltName;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  if (Opt == &quot;reg-names-raw&quot;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    DefaultAltIdx = ARM::RegNamesRaw;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>671k</pre></td><td class='code'><pre>void ARMInstPrinter::printRegName(raw_ostream &amp;OS, MCRegister Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>671k</pre></td><td class='code'><pre>  markup(OS, Markup::Register) &lt;&lt; getRegisterName(Reg, DefaultAltIdx);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>671k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printInst(const MCInst *MI, uint64_t Address,</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               StringRef Annot, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>351k</pre></td><td class='code'><pre>                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>351k</pre></td><td class='code'><pre>  unsigned Opcode = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>351k</pre></td><td class='code'><pre>  switch (Opcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>338k</span>, <span class='None'>False</span>: <span class='covered-line'>13.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>  case ARM::VLLDM: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    const MCOperand &amp;Reg = MI-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    O &lt;&lt; &apos;\t&apos; &lt;&lt; &quot;vlldm&quot; &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    printRegName(O, Reg.getReg());</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>      &lt;&lt; &quot;{d0 - d15}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case ARM::VLLDM_T2: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    const MCOperand &amp;Reg = MI-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    O &lt;&lt; &apos;\t&apos; &lt;&lt; &quot;vlldm&quot; &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    printRegName(O, Reg.getReg());</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      &lt;&lt; &quot;{d0 - d31}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>  case ARM::VLSTM: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    const MCOperand &amp;Reg = MI-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    O &lt;&lt; &apos;\t&apos; &lt;&lt; &quot;vlstm&quot; &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    printRegName(O, Reg.getReg());</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>      &lt;&lt; &quot;{d0 - d15}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case ARM::VLSTM_T2: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    const MCOperand &amp;Reg = MI-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    O &lt;&lt; &apos;\t&apos; &lt;&lt; &quot;vlstm&quot; &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    printRegName(O, Reg.getReg());</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      &lt;&lt; &quot;{d0 - d31}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check for MOVs and print canonical forms, instead.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>  case ARM::MOVsr: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L127' href='#L127'><span>127:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>263</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Thumb variants?</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    const MCOperand &amp;Dst = MI-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    const MCOperand &amp;MO1 = MI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    const MCOperand &amp;MO2 = MI-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    const MCOperand &amp;MO3 = MI-&gt;getOperand(3);</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    O &lt;&lt; &apos;\t&apos; &lt;&lt; ARM_AM::getShiftOpcStr(ARM_AM::getSORegShOp(MO3.getImm()));</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    printSBitModifierOperand(MI, 6, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    printPredicateOperand(MI, 4, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    O &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    printRegName(O, Dst.getReg());</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    assert(ARM_AM::getSORegOffset(MO3.getImm()) == 0);</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  case ARM::MOVsi: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.10k</span>, <span class='None'>False</span>: <span class='covered-line'>350k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Thumb variants?</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    const MCOperand &amp;Dst = MI-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    const MCOperand &amp;MO1 = MI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    const MCOperand &amp;MO2 = MI-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    O &lt;&lt; &apos;\t&apos; &lt;&lt; ARM_AM::getShiftOpcStr(ARM_AM::getSORegShOp(MO2.getImm()));</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    printSBitModifierOperand(MI, 5, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    printPredicateOperand(MI, 3, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    O &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    printRegName(O, Dst.getReg());</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    if (ARM_AM::getSORegShOp(MO2.getImm()) == ARM_AM::rrx) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>1.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>        &lt;&lt; &quot;#&quot; &lt;&lt; translateShiftImm(ARM_AM::getSORegOffset(MO2.getImm()));</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A8.6.123 PUSH</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>  case ARM::STMDB_UPD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L178' href='#L178'><span>178:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.03k</span>, <span class='None'>False</span>: <span class='covered-line'>348k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>3.75k</pre></td><td class='code'><pre>  case ARM::t2STMDB_UPD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>725</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>3.75k</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(0).getReg() == ARM::SP &amp;&amp; <div class='tooltip'>MI-&gt;getNumOperands() &gt; 5<span class='tooltip-content'>3.73k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.73k</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.70k</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L180'><span>180:9</span></a></span>) to (<span class='line-number'><a href='#L180'><span>180:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (180:9)
     Condition C2 --> (180:50)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Should only print PUSH if there are at least two registers in the list.</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>3.70k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;\t&apos; &lt;&lt; &quot;push&quot;;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>3.70k</pre></td><td class='code'><pre>      printPredicateOperand(MI, 2, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>3.70k</pre></td><td class='code'><pre>      if (Opcode == ARM::t2STMDB_UPD)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>721</span>, <span class='None'>False</span>: <span class='covered-line'>2.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>721</pre></td><td class='code'><pre>        O &lt;&lt; &quot;.w&quot;;</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>3.70k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>3.70k</pre></td><td class='code'><pre>      printRegisterList(MI, 4, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>3.70k</pre></td><td class='code'><pre>      printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>3.70k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>3.70k</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>  case ARM::STR_PRE_IMM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(2).getReg() == ARM::SP &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>214</span>, <span class='None'>False</span>: <span class='covered-line'>83</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>        <div class='tooltip'>MI-&gt;getOperand(3).getImm() == -4<span class='tooltip-content'>214</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L195' href='#L195'><span>195:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L194'><span>194:9</span></a></span>) to (<span class='line-number'><a href='#L194'><span>195:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (194:9)
     Condition C2 --> (195:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>      O &lt;&lt; &apos;\t&apos; &lt;&lt; &quot;push&quot;;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>      printPredicateOperand(MI, 4, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>      O &lt;&lt; &quot;\t{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>      printRegName(O, MI-&gt;getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>      O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>      printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A8.6.122 POP</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>3.07k</pre></td><td class='code'><pre>  case ARM::LDMIA_UPD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L207' href='#L207'><span>207:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.07k</span>, <span class='None'>False</span>: <span class='covered-line'>348k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>  case ARM::t2LDMIA_UPD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>967</span>, <span class='None'>False</span>: <span class='covered-line'>350k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(0).getReg() == ARM::SP &amp;&amp; <div class='tooltip'>MI-&gt;getNumOperands() &gt; 5<span class='tooltip-content'>3.96k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.96k</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.93k</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L209'><span>209:9</span></a></span>) to (<span class='line-number'><a href='#L209'><span>209:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (209:9)
     Condition C2 --> (209:50)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Should only print POP if there are at least two registers in the list.</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;\t&apos; &lt;&lt; &quot;pop&quot;;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>      printPredicateOperand(MI, 2, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>      if (Opcode == ARM::t2LDMIA_UPD)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>919</span>, <span class='None'>False</span>: <span class='covered-line'>3.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>919</pre></td><td class='code'><pre>        O &lt;&lt; &quot;.w&quot;;</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>      printRegisterList(MI, 4, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>      printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>504</pre></td><td class='code'><pre>  case ARM::LDR_POST_IMM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L222' href='#L222'><span>222:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>504</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>504</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(2).getReg() == ARM::SP &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>207</span>, <span class='None'>False</span>: <span class='covered-line'>297</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>504</pre></td><td class='code'><pre>        <div class='tooltip'>MI-&gt;getOperand(4).getImm() == 4<span class='tooltip-content'>207</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L223'><span>223:9</span></a></span>) to (<span class='line-number'><a href='#L223'><span>224:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (223:9)
     Condition C2 --> (224:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      O &lt;&lt; &apos;\t&apos; &lt;&lt; &quot;pop&quot;;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      printPredicateOperand(MI, 5, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      O &lt;&lt; &quot;\t{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      printRegName(O, MI-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>308</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A8.6.355 VPUSH</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  case ARM::VSTMSDB_UPD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  case ARM::VSTMDDB_UPD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.07k</span>, <span class='None'>False</span>: <span class='covered-line'>350k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(0).getReg() == ARM::SP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;\t&apos; &lt;&lt; &quot;vpush&quot;;</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      printPredicateOperand(MI, 2, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      printRegisterList(MI, 4, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A8.6.354 VPOP</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::VLDMSIA_UPD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L249' href='#L249'><span>249:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  case ARM::VLDMDIA_UPD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.07k</span>, <span class='None'>False</span>: <span class='covered-line'>350k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(0).getReg() == ARM::SP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;\t&apos; &lt;&lt; &quot;vpop&quot;;</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      printPredicateOperand(MI, 2, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      printRegisterList(MI, 4, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>  case ARM::tLDMIA: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    bool Writeback = true;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    unsigned BaseReg = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>800</pre></td><td class='code'><pre>    for (unsigned i = 3; i &lt; MI-&gt;getNumOperands(); <div class='tooltip'>++i<span class='tooltip-content'>620</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L264' href='#L264'><span>264:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>620</span>, <span class='None'>False</span>: <span class='covered-line'>180</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>620</pre></td><td class='code'><pre>      if (MI-&gt;getOperand(i).getReg() == BaseReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='None'>False</span>: <span class='covered-line'>508</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>        Writeback = false;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>620</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    O &lt;&lt; &quot;\tldm&quot;;</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    printPredicateOperand(MI, 1, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    O &lt;&lt; &apos;\t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    printRegName(O, BaseReg);</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    if (Writeback)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>112</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>      O &lt;&lt; &quot;!&quot;;</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    printRegisterList(MI, 3, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Combine 2 GPRs from disassember into a GPRPair to match with instr def.</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ldrexd/strexd require even/odd GPR pair. To enforce this constraint,</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // a single GPRPair reg operand is used in the .td file to replace the two</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // GPRs. However, when decoding them, the two GRPs cannot be automatically</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // expressed as a GPRPair, so we have to manually merge them.</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: We would really like to be able to tablegen&apos;erate this.</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case ARM::LDREXD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>  case ARM::STREXD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>  case ARM::LDAEXD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  case ARM::STLEXD: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>    const MCRegisterClass &amp;MRC = MRI.getRegClass(ARM::GPRRegClassID);</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>    bool isStore = Opcode == ARM::STREXD || <div class='tooltip'>Opcode == ARM::STLEXD<span class='tooltip-content'>143</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L293'><span>293:20</span></a></span>) to (<span class='line-number'><a href='#L293'><span>293:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (293:20)
     Condition C2 --> (293:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>    unsigned Reg = MI-&gt;getOperand(isStore ? <div class='tooltip'>1<span class='tooltip-content'>104</span></div> : <div class='tooltip'>0<span class='tooltip-content'>127</span></div>).getReg();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L294' href='#L294'><span>294:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>    if (MRC.contains(Reg)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MCInst NewMI;</span></pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MCOperand NewReg;</span></pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      NewMI.setOpcode(Opcode);</span></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>isStore</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>NewMI.addOperand(MI-&gt;getOperand(0))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      NewReg = MCOperand::createReg(MRI.getMatchingSuperReg(</span></pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          Reg, ARM::gsub_0, &amp;MRI.getRegClass(ARM::GPRPairRegClassID)));</span></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      NewMI.addOperand(NewReg);</span></pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Copy the rest operands into NewMI.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      for (unsigned i = </span><span class='red'>isStore</span><span class='red'> ? </span><span class='red'>3</span><span class='red'> : </span><span class='red'>2</span><span class='red'>; </span><span class='red'>i &lt; MI-&gt;getNumOperands()</span><span class='red'>; </span><span class='red'>++i</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:42</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>NewMI.addOperand(MI-&gt;getOperand(i))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      printInstruction(&amp;NewMI, Address, STI, O);</span></pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  case ARM::TSB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case ARM::t2TSB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L315' href='#L315'><span>315:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    O &lt;&lt; &quot;\ttsb\tcsync&quot;;</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>  case ARM::t2DSB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>372</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>    switch (MI-&gt;getOperand(0).getImm()) {</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>348</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L320' href='#L320'><span>320:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>348</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>348</pre></td><td class='code'><pre>      if (!printAliasInstr(MI, Address, STI, O))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L321' href='#L321'><span>321:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>346</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>346</pre></td><td class='code'><pre>        printInstruction(MI, Address, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>348</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case 0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>360</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      O &lt;&lt; &quot;\tssbb&quot;;</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case 4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L327' href='#L327'><span>327:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>360</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      O &lt;&lt; &quot;\tpssbb&quot;;</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>    printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>351k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>339k</pre></td><td class='code'><pre>  if (!printAliasInstr(MI, Address, STI, O))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>335k</span>, <span class='None'>False</span>: <span class='covered-line'>4.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>335k</pre></td><td class='code'><pre>    printInstruction(MI, Address, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>339k</pre></td><td class='code'><pre>  printAnnotation(O, Annot);</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>339k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printOperand(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  const MCOperand &amp;Op = MI-&gt;getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  if (Op.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L344' href='#L344'><span>344:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>485k</span>, <span class='None'>False</span>: <span class='covered-line'>62.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>485k</pre></td><td class='code'><pre>    unsigned Reg = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>485k</pre></td><td class='code'><pre>    printRegName(O, Reg);</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>485k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>62.6k</span></div><div class='tooltip'>Op.isImm()<span class='tooltip-content'>62.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L347' href='#L347'><span>347:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.7k</span>, <span class='None'>False</span>: <span class='covered-line'>25.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>36.7k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &apos;#&apos; &lt;&lt; formatImm(Op.getImm());</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>36.7k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    assert(Op.isExpr() &amp;&amp; &quot;unknown operand kind in printOperand&quot;);</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    const MCExpr *Expr = Op.getExpr();</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    switch (Expr-&gt;getKind()) {</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case MCExpr::Binary:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>25.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      O &lt;&lt; &apos;#&apos;;</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      Expr-&gt;print(O, &amp;MAI);</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case MCExpr::Constant: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>25.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If a symbolic branch target was added as a constant expression then</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // print that address in hex. And only print 32 unsigned bits for the</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // address.</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      const MCConstantExpr *Constant = cast&lt;MCConstantExpr&gt;(Expr);</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      int64_t TargetAddress;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      if (!Constant-&gt;evaluateAsAbsolute(TargetAddress)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        O &lt;&lt; &apos;#&apos;;</span></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Expr-&gt;print(O, &amp;MAI);</span></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre><span class='red'>      }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        O &lt;&lt; &quot;0x&quot;;</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        O.write_hex(static_cast&lt;uint32_t&gt;(TargetAddress));</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.8k</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Should we always treat this as if it is a constant literal and</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // prefix it with &apos;#&apos;?</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>      Expr-&gt;print(O, &amp;MAI);</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printOperand(const MCInst *MI, uint64_t Address,</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  unsigned OpNum, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>                                  raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>  const MCOperand &amp;Op = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>  if (!Op.isImm() || <div class='tooltip'>!PrintBranchImmAsAddress<span class='tooltip-content'>1.72k</span></div> || <div class='tooltip'>getUseMarkup()<span class='tooltip-content'>570</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.72k</span>]
  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>570</span>]
  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>570</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L385'><span>385:7</span></a></span>) to (<span class='line-number'><a href='#L385'><span>385:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (385:7)
     Condition C2 --> (385:22)
     Condition C3 --> (385:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>    return printOperand(MI, OpNum, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>  uint64_t Target = ARM_MC::evaluateBranchTarget(MII.get(MI-&gt;getOpcode()),</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>                                                 Address, Op.getImm());</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>  Target &amp;= 0xffffffff;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>  O &lt;&lt; formatHex(Target);</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>  if (CommentStream)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L391' href='#L391'><span>391:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>570</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>    *CommentStream &lt;&lt; &quot;imm = #&quot; &lt;&lt; formatImm(Op.getImm()) &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printThumbLdrLabelOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>  if (MO1.isExpr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L399' href='#L399'><span>399:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.36k</span>, <span class='None'>False</span>: <span class='covered-line'>289</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>    MO1.getExpr()-&gt;print(O, &amp;MAI);</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[pc, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO1.getImm();</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>  bool isSub = OffImm &lt; 0;</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Special value for #-0. All others are normal.</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L411' href='#L411'><span>411:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>255</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>  if (isSub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>172</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#-&quot; &lt;&lt; formatImm(-OffImm);</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; formatImm(OffImm);</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// so_reg is a 4-operand unit corresponding to register forms of the A5.1</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// &quot;Addressing Mode 1 - Data-processing operands&quot; forms.  This includes:</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    REG 0   0           - e.g. R5</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    REG REG 0,SH_OPC    - e.g. R5, ROR R3</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    REG 0   IMM,SH_OPC  - e.g. R5, LSL #3</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printSORegRegOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  const MCOperand &amp;MO3 = MI-&gt;getOperand(OpNum + 2);</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Print the shift opc.</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  ARM_AM::ShiftOpc ShOpc = ARM_AM::getSORegShOp(MO3.getImm());</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot; &lt;&lt; ARM_AM::getShiftOpcStr(ShOpc);</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  if (ShOpc == ARM_AM::rrx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>755</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  O &lt;&lt; &apos; &apos;;</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  assert(ARM_AM::getSORegOffset(MO3.getImm()) == 0);</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printSORegImmOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Print the shift opc.</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>  printRegImmShift(O, ARM_AM::getSORegShOp(MO2.getImm()),</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>                   ARM_AM::getSORegOffset(MO2.getImm()), *this);</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===--------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Addressing Mode #2</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===--------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAM2PreOrOffsetIndexOp(const MCInst *MI, unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>                                                raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(Op);</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(Op + 1);</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  const MCOperand &amp;MO3 = MI-&gt;getOperand(Op + 2);</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  if (!MO2.getReg()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>608</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ARM_AM::getAM2Offset(MO3.getImm())</span><span class='red'>) </span><span class='red'>{ // Don&apos;t print +0.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      O &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      markup(O, Markup::Immediate)</span></pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          &lt;&lt; &quot;#&quot; &lt;&lt; ARM_AM::getAddrOpcStr(ARM_AM::getAM2Op(MO3.getImm()))</span></pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          &lt;&lt; ARM_AM::getAM2Offset(MO3.getImm());</span></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    O &lt;&lt; &quot;]&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  O &lt;&lt; ARM_AM::getAddrOpcStr(ARM_AM::getAM2Op(MO3.getImm()));</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  printRegImmShift(O, ARM_AM::getAM2ShiftOpc(MO3.getImm()),</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>                   ARM_AM::getAM2Offset(MO3.getImm()), *this);</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrModeTBB(const MCInst *MI, unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>                                      raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(Op);</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(Op + 1);</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrModeTBH(const MCInst *MI, unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>                                      raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(Op);</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(Op + 1);</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, lsl &quot;;</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &quot;#1&quot;;</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrMode2Operand(const MCInst *MI, unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(Op);</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  if (!MO1.isReg()) <span class='red'>{ // FIXME: This is for CP entries, but isn&apos;t right.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L528' href='#L528'><span>528:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>608</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    printOperand(MI, Op, STI, O);</span></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  const MCOperand &amp;MO3 = MI-&gt;getOperand(Op + 2);</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  unsigned IdxMode = ARM_AM::getAM2IdxMode(MO3.getImm());</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  assert(IdxMode != ARMII::IndexModePost &amp;&amp; &quot;Should be pre or offset index op&quot;);</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  printAM2PreOrOffsetIndexOp(MI, Op, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrMode2OffsetOperand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>                                                 raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  if (!MO1.getReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    unsigned ImmOffs = ARM_AM::getAM2Offset(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>        &lt;&lt; &apos;#&apos; &lt;&lt; ARM_AM::getAddrOpcStr(ARM_AM::getAM2Op(MO2.getImm()))</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>        &lt;&lt; ImmOffs;</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  O &lt;&lt; ARM_AM::getAddrOpcStr(ARM_AM::getAM2Op(MO2.getImm()));</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  printRegImmShift(O, ARM_AM::getAM2ShiftOpc(MO2.getImm()),</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>                   ARM_AM::getAM2Offset(MO2.getImm()), *this);</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===--------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Addressing Mode #3</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===--------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAM3PreOrOffsetIndexOp(const MCInst *MI, unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                raw_ostream &amp;O,</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>                                                bool AlwaysPrintImm0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(Op);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(Op + 1);</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  const MCOperand &amp;MO3 = MI-&gt;getOperand(Op + 2);</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  O &lt;&lt; &apos;[&apos;;</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  if (MO2.getReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L579' href='#L579'><span>579:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot; &lt;&lt; getAddrOpcStr(ARM_AM::getAM3Op(MO3.getImm()));</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    O &lt;&lt; &apos;]&apos;;</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the op is sub we have to print the immediate even if it is 0</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  unsigned ImmOffs = ARM_AM::getAM3Offset(MO3.getImm());</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  ARM_AM::AddrOpc op = ARM_AM::getAM3Op(MO3.getImm());</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  if (AlwaysPrintImm0 || <div class='tooltip'>ImmOffs<span class='tooltip-content'>1.31k</span></div> || <div class='tooltip'>(op == ARM_AM::sub)<span class='tooltip-content'>925</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387</span>, <span class='None'>False</span>: <span class='covered-line'>925</span>]
  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>922</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L590'><span>590:7</span></a></span>) to (<span class='line-number'><a href='#L590'><span>590:56</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (590:7)
     Condition C2 --> (590:26)
     Condition C3 --> (590:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; ARM_AM::getAddrOpcStr(op) &lt;&lt; ImmOffs;</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  O &lt;&lt; &apos;]&apos;;</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;bool AlwaysPrintImm0&gt;</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrMode3Operand(const MCInst *MI, unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(Op);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  if (!MO1.isReg()) { //  For label symbolic references.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    printOperand(MI, Op, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  assert(ARM_AM::getAM3IdxMode(MI-&gt;getOperand(Op + 2).getImm()) !=</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>             ARMII::IndexModePost &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>         &quot;unexpected idxmode&quot;);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  printAM3PreOrOffsetIndexOp(MI, Op, O, AlwaysPrintImm0);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printAddrMode3Operand&lt;false&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(Op);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>  if (!MO1.isReg()) { //  For label symbolic references.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    printOperand(MI, Op, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>  assert(ARM_AM::getAM3IdxMode(MI-&gt;getOperand(Op + 2).getImm()) !=</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>             ARMII::IndexModePost &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>         &quot;unexpected idxmode&quot;);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>  printAM3PreOrOffsetIndexOp(MI, Op, O, AlwaysPrintImm0);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printAddrMode3Operand&lt;true&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(Op);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  if (!MO1.isReg()) <span class='red'>{ //  For label symbolic references.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    printOperand(MI, Op, STI, O);</span></pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  assert(ARM_AM::getAM3IdxMode(MI-&gt;getOperand(Op + 2).getImm()) !=</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>             ARMII::IndexModePost &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>         &quot;unexpected idxmode&quot;);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  printAM3PreOrOffsetIndexOp(MI, Op, O, AlwaysPrintImm0);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrMode3OffsetOperand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>449</pre></td><td class='code'><pre>                                                 raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>449</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>449</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>449</pre></td><td class='code'><pre>  if (MO1.getReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L620' href='#L620'><span>620:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>398</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    O &lt;&lt; getAddrOpcStr(ARM_AM::getAM3Op(MO2.getImm()));</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>398</pre></td><td class='code'><pre>  unsigned ImmOffs = ARM_AM::getAM3Offset(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>398</pre></td><td class='code'><pre>  markup(O, Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>398</pre></td><td class='code'><pre>      &lt;&lt; &apos;#&apos; &lt;&lt; ARM_AM::getAddrOpcStr(ARM_AM::getAM3Op(MO2.getImm()))</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>398</pre></td><td class='code'><pre>      &lt;&lt; ImmOffs;</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>398</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printPostIdxImm8Operand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>                                             raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  unsigned Imm = MO.getImm();</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  markup(O, Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      &lt;&lt; &apos;#&apos; &lt;&lt; ((Imm &amp; 256) ? <div class='tooltip'>&quot;&quot;<span class='tooltip-content'>26</span></div> : <div class='tooltip'>&quot;-&quot;<span class='tooltip-content'>18</span></div>) &lt;&lt; (Imm &amp; 0xff);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printPostIdxRegOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  O &lt;&lt; (MO2.getImm() ? <div class='tooltip'>&quot;&quot;<span class='tooltip-content'>26</span></div> : <div class='tooltip'>&quot;-&quot;<span class='tooltip-content'>17</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printPostIdxImm8s4Operand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  unsigned Imm = MO.getImm();</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  markup(O, Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>      &lt;&lt; &apos;#&apos; &lt;&lt; ((Imm &amp; 256) ? <div class='tooltip'>&quot;&quot;<span class='tooltip-content'>42</span></div> : <div class='tooltip'>&quot;-&quot;<span class='tooltip-content'>79</span></div>) &lt;&lt; ((Imm &amp; 0xff) &lt;&lt; 2);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L657' href='#L657'><span>657:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template&lt;int shift&gt;</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printMveAddrModeRQOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>  printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>  if (shift &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>    printRegImmShift(O, ARM_AM::uxtw, shift, *this);</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printMveAddrModeRQOperand&lt;0&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  if (shift &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>printRegImmShift(O, ARM_AM::uxtw, shift, *this)</span>;</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printMveAddrModeRQOperand&lt;3&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  if (shift &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    printRegImmShift(O, ARM_AM::uxtw, shift, *this);</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printMveAddrModeRQOperand&lt;1&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  if (shift &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>    printRegImmShift(O, ARM_AM::uxtw, shift, *this);</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printMveAddrModeRQOperand&lt;2&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  if (shift &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    printRegImmShift(O, ARM_AM::uxtw, shift, *this);</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printLdStmModeOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ARM_AM::AMSubMode Mode =</span></pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ARM_AM::getAM4SubMode(MI-&gt;getOperand(OpNum).getImm());</span></pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; ARM_AM::getAMSubModeStr(Mode);</span></pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;bool AlwaysPrintImm0&gt;</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrMode5Operand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  if (!MO1.isReg()) { // FIXME: This is for CP entries, but isn&apos;t right.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>4.24k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    printOperand(MI, OpNum, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  unsigned ImmOffs = ARM_AM::getAM5Offset(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  ARM_AM::AddrOpc Op = ARM_AM::getAM5Op(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  if (AlwaysPrintImm0 || <div class='tooltip'>ImmOffs<span class='tooltip-content'>4.24k</span></div> || <div class='tooltip'>Op == ARM_AM::sub<span class='tooltip-content'>2.82k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:7</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>2.82k</span>]
  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2.82k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:7</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L705'><span>705:7</span></a></span>) to (<span class='line-number'><a href='#L705'><span>705:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (705:7)
     Condition C2 --> (705:26)
     Condition C3 --> (705:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { C,  F,  F  = F      }
  2 { C,  F,  T  = T      }
  3 { C,  T,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L705'><span>705:7</span></a></span>) to (<span class='line-number'><a href='#L705'><span>705:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (705:7)
     Condition C2 --> (705:26)
     Condition C3 --> (705:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { C,  -,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>        &lt;&lt; &quot;#&quot; &lt;&lt; ARM_AM::getAddrOpcStr(Op) &lt;&lt; ImmOffs * 4;</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printAddrMode5Operand&lt;false&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>  if (!MO1.isReg()) { // FIXME: This is for CP entries, but isn&apos;t right.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>4.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    printOperand(MI, OpNum, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>4.24k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>4.24k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>4.24k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>4.24k</pre></td><td class='code'><pre>  unsigned ImmOffs = ARM_AM::getAM5Offset(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>4.24k</pre></td><td class='code'><pre>  ARM_AM::AddrOpc Op = ARM_AM::getAM5Op(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>4.24k</pre></td><td class='code'><pre>  if (AlwaysPrintImm0 || ImmOffs || <div class='tooltip'>Op == ARM_AM::sub<span class='tooltip-content'>2.82k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:7</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>2.82k</span>]
  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2.82k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L705'><span>705:7</span></a></span>) to (<span class='line-number'><a href='#L705'><span>705:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (705:7)
     Condition C2 --> (705:26)
     Condition C3 --> (705:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { C,  F,  F  = F      }
  2 { C,  F,  T  = T      }
  3 { C,  T,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>        &lt;&lt; &quot;#&quot; &lt;&lt; ARM_AM::getAddrOpcStr(Op) &lt;&lt; ImmOffs * 4;</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>4.24k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>4.24k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printAddrMode5Operand&lt;true&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  if (!MO1.isReg()) <span class='red'>{ // FIXME: This is for CP entries, but isn&apos;t right.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    printOperand(MI, OpNum, STI, O);</span></pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  unsigned ImmOffs = ARM_AM::getAM5Offset(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  ARM_AM::AddrOpc Op = ARM_AM::getAM5Op(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  if (AlwaysPrintImm0 || <div class='tooltip'><span class='red'>ImmOffs</span><span class='tooltip-content'>0</span></div> || <div class='tooltip'><span class='red'>Op == ARM_AM::sub</span><span class='tooltip-content'>0</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:7</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L705'><span>705:7</span></a></span>) to (<span class='line-number'><a href='#L705'><span>705:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (705:7)
     Condition C2 --> (705:26)
     Condition C3 --> (705:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { C,  -,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    markup(O, Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>        &lt;&lt; &quot;#&quot; &lt;&lt; ARM_AM::getAddrOpcStr(Op) &lt;&lt; ImmOffs * 4;</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;bool AlwaysPrintImm0&gt;</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrMode5FP16Operand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum+1);</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  if (!MO1.isReg()) {   // FIXME: This is for CP entries, but isn&apos;t right.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L720' href='#L720'><span>720:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277</span>, <span class='None'>False</span>: <span class='covered-line'>828</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>277</pre></td><td class='code'><pre>    printOperand(MI, OpNum, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>277</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>277</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>828</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>828</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>828</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>828</pre></td><td class='code'><pre>  unsigned ImmOffs = ARM_AM::getAM5FP16Offset(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>828</pre></td><td class='code'><pre>  unsigned Op = ARM_AM::getAM5FP16Op(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>828</pre></td><td class='code'><pre>  if (AlwaysPrintImm0 || ImmOffs || <div class='tooltip'>Op == ARM_AM::sub<span class='tooltip-content'>585</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:7</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>243</span>, <span class='None'>False</span>: <span class='covered-line'>585</span>]
  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>585</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L731'><span>731:7</span></a></span>) to (<span class='line-number'><a href='#L731'><span>731:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (731:7)
     Condition C2 --> (731:26)
     Condition C3 --> (731:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { C,  F,  F  = F      }
  2 { C,  T,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>    markup(O, Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>        &lt;&lt; &quot;#&quot; &lt;&lt; ARM_AM::getAddrOpcStr(ARM_AM::getAM5FP16Op(MO2.getImm()))</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>        &lt;&lt; ImmOffs * 2;</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>828</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>828</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrMode6Operand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>  if (MO2.getImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.04k</span>, <span class='None'>False</span>: <span class='covered-line'>5.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;:&quot; &lt;&lt; (MO2.getImm() &lt;&lt; 3);</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrMode7Operand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>7.90k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>7.90k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>7.90k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>7.90k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>7.90k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>7.90k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>7.90k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrMode6OffsetOperand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>                                                 raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>  if (MO.getReg() == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L770' href='#L770'><span>770:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>498</span>, <span class='None'>False</span>: <span class='covered-line'>374</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>498</pre></td><td class='code'><pre>    O &lt;&lt; &quot;!&quot;;</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    printRegName(O, MO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printBitfieldInvMaskImmOperand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>                                                    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  uint32_t v = ~MO.getImm();</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  int32_t lsb = llvm::countr_zero(v);</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  int32_t width = llvm::bit_width(v) - lsb;</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  assert(MO.isImm() &amp;&amp; &quot;Not a valid bf_inv_mask_imm value!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &apos;#&apos; &lt;&lt; lsb;</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &apos;#&apos; &lt;&lt; width;</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printMemBOption(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  unsigned val = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  O &lt;&lt; ARM_MB::MemBOptToString(val, STI.hasFeature(ARM::HasV8Ops));</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printInstSyncBOption(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>504</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>504</pre></td><td class='code'><pre>  unsigned val = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>504</pre></td><td class='code'><pre>  O &lt;&lt; ARM_ISB::InstSyncBOptToString(val);</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>504</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printTraceSyncBOption(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned val = MI-&gt;getOperand(OpNum).getImm();</span></pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; ARM_TSB::TraceSyncBOptToString(val);</span></pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printShiftImmOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>  unsigned ShiftOp = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>  bool isASR = (ShiftOp &amp; (1 &lt;&lt; 5)) != 0;</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>  unsigned Amt = ShiftOp &amp; 0x1f;</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>  if (isASR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>198</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, asr &quot;;</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; (Amt == 0 ? <div class='tooltip'>32<span class='tooltip-content'>11</span></div> : <div class='tooltip'>Amt<span class='tooltip-content'>41</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>  } else if (Amt) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L822' href='#L822'><span>822:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>155</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, lsl &quot;;</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; Amt;</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printPKHLSLShiftImm(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>                                         raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  if (Imm == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L832' href='#L832'><span>832:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  assert(Imm &gt; 0 &amp;&amp; Imm &lt; 32 &amp;&amp; &quot;Invalid PKH shift immediate value!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, lsl &quot;;</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; Imm;</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printPKHASRShiftImm(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>                                         raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A shift amount of 32 is encoded as 0.</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  if (Imm == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L844' href='#L844'><span>844:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Imm = 32</span>;</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  assert(Imm &gt; 0 &amp;&amp; Imm &lt;= 32 &amp;&amp; &quot;Invalid PKH shift immediate value!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, asr &quot;;</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; Imm;</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printRegisterList(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>                                       raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  if (MI-&gt;getOpcode() != ARM::t2CLRM) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.0k</span>, <span class='None'>False</span>: <span class='covered-line'>199</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>    assert(is_sorted(drop_begin(*MI, OpNum),</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>                     [&amp;](const MCOperand &amp;LHS, const MCOperand &amp;RHS) {</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>                       return MRI.getEncodingValue(LHS.getReg()) &lt;</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>                              MRI.getEncodingValue(RHS.getReg());</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>                     }));</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>94.2k</pre></td><td class='code'><pre>  for (unsigned i = OpNum, e = MI-&gt;getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>72.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L863' href='#L863'><span>863:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.9k</span>, <span class='None'>False</span>: <span class='covered-line'>21.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>72.9k</pre></td><td class='code'><pre>    if (i != OpNum)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.6k</span>, <span class='None'>False</span>: <span class='covered-line'>21.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>51.6k</pre></td><td class='code'><pre>      O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>72.9k</pre></td><td class='code'><pre>    printRegName(O, MI-&gt;getOperand(i).getReg());</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>72.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printGPRPairOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>                                         raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>  unsigned Reg = MI-&gt;getOperand(OpNum).getReg();</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>  printRegName(O, MRI.getSubReg(Reg, ARM::gsub_0));</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>  printRegName(O, MRI.getSubReg(Reg, ARM::gsub_1));</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printSetendOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  const MCOperand &amp;Op = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  if (Op.getImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L884' href='#L884'><span>884:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    O &lt;&lt; &quot;be&quot;;</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    O &lt;&lt; &quot;le&quot;;</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printCPSIMod(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  const MCOperand &amp;Op = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  O &lt;&lt; ARM_PROC::IModToString(Op.getImm());</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printCPSIFlag(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>                                   const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  const MCOperand &amp;Op = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  unsigned IFlags = Op.getImm();</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  for (int i = 2; i &gt;= 0; <div class='tooltip'>--i<span class='tooltip-content'>177</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L900' href='#L900'><span>900:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>    if (IFlags &amp; (1 &lt;&lt; i))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L901' href='#L901'><span>901:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>      O &lt;&lt; ARM_PROC::IFlagsToString(1 &lt;&lt; i);</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  if (IFlags == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L904' href='#L904'><span>904:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    O &lt;&lt; &quot;none&quot;;</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printMSRMaskOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>826</pre></td><td class='code'><pre>                                         raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>826</pre></td><td class='code'><pre>  const MCOperand &amp;Op = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>826</pre></td><td class='code'><pre>  const FeatureBitset &amp;FeatureBits = STI.getFeatureBits();</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>826</pre></td><td class='code'><pre>  if (FeatureBits[ARM::FeatureMClass]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L913' href='#L913'><span>913:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>561</span>, <span class='None'>False</span>: <span class='covered-line'>265</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>561</pre></td><td class='code'><pre>    unsigned SYSm = Op.getImm() &amp; 0xFFF; // 12-bit SYSm</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>561</pre></td><td class='code'><pre>    unsigned Opcode = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For writes, handle extended mask bits if the DSP extension is present.</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>561</pre></td><td class='code'><pre>    if (Opcode == ARM::t2MSR_M &amp;&amp; <div class='tooltip'>FeatureBits[ARM::FeatureDSP]<span class='tooltip-content'>366</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>366</span>, <span class='None'>False</span>: <span class='covered-line'>195</span>]
  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>195</span>, <span class='None'>False</span>: <span class='covered-line'>171</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L919'><span>919:9</span></a></span>) to (<span class='line-number'><a href='#L919'><span>919:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (919:9)
     Condition C2 --> (919:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>      auto TheReg =ARMSysReg::lookupMClassSysRegBy12bitSYSmValue(SYSm);</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>      if (TheReg &amp;&amp; <div class='tooltip'>TheReg-&gt;isInRequiredFeatures({ARM::FeatureDSP})<span class='tooltip-content'>191</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L921' href='#L921'><span>921:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>81</span>]
  Branch (<span class='line-number'><a name='L921' href='#L921'><span>921:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L921' href='#L921'><span>921:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L921'><span>921:11</span></a></span>) to (<span class='line-number'><a href='#L921'><span>921:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (921:11)
     Condition C2 --> (921:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>          O &lt;&lt; TheReg-&gt;Name;</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>          return;</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Handle the basic 8-bit mask.</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>    SYSm &amp;= 0xff;</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>    if (Opcode == ARM::t2MSR_M &amp;&amp; <div class='tooltip'>FeatureBits [ARM::HasV7Ops]<span class='tooltip-content'>252</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L929' href='#L929'><span>929:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>252</span>, <span class='None'>False</span>: <span class='covered-line'>195</span>]
  Branch (<span class='line-number'><a name='L929' href='#L929'><span>929:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L929'><span>929:9</span></a></span>) to (<span class='line-number'><a href='#L929'><span>929:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (929:9)
     Condition C2 --> (929:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // ARMv7-M deprecates using MSR APSR without a _&lt;bits&gt; qualifier as an</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // alias for MSR APSR_nzcvq.</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>      auto TheReg = ARMSysReg::lookupMClassSysRegAPSRNonDeprecated(SYSm);</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>      if (TheReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>          O &lt;&lt; TheReg-&gt;Name;</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>          return;</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>378</pre></td><td class='code'><pre>    auto TheReg = ARMSysReg::lookupMClassSysRegBy8bitSYSmValue(SYSm);</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>378</pre></td><td class='code'><pre>    if (TheReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L940' href='#L940'><span>940:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>368</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>      O &lt;&lt; TheReg-&gt;Name;</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    O &lt;&lt; SYSm;</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>378</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // As special cases, CPSR_f, CPSR_s and CPSR_fs prefer printing as</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // APSR_nzcvq, APSR_g and APSRnzcvqg, respectively.</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  unsigned SpecRegRBit = Op.getImm() &gt;&gt; 4;</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  unsigned Mask = Op.getImm() &amp; 0xf;</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  if (!SpecRegRBit &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>219</span></div><div class='tooltip'>Mask == 8<span class='tooltip-content'>219</span></div> || <div class='tooltip'>Mask == 4<span class='tooltip-content'>157</span></div> || <div class='tooltip'>Mask == 12<span class='tooltip-content'>140</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>219</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>157</span>]
  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L955'><span>955:7</span></a></span>) to (<span class='line-number'><a href='#L955'><span>955:61</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (955:7)
     Condition C2 --> (955:24)
     Condition C3 --> (955:37)
     Condition C4 --> (955:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  F,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { T,  F,  F,  T  = T      }
  5 { T,  F,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,5)
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    O &lt;&lt; &quot;APSR_&quot;;</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    switch (Mask) {</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected mask value!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre><span class='red'>    </span>case 4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L960' href='#L960'><span>960:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      O &lt;&lt; &quot;g&quot;;</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      return<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre><span class='red'>    </span>case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L963' href='#L963'><span>963:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      O &lt;&lt; &quot;nzcvq&quot;;</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      return<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre><span class='red'>    </span>case 12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L966' href='#L966'><span>966:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      O &lt;&lt; &quot;nzcvqg&quot;;</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>  if (SpecRegRBit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L972' href='#L972'><span>972:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    O &lt;&lt; &quot;SPSR&quot;;</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    O &lt;&lt; &quot;CPSR&quot;;</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>  if (Mask) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L977' href='#L977'><span>977:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    O &lt;&lt; &apos;_&apos;;</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    if (Mask &amp; 8)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L979' href='#L979'><span>979:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>      O &lt;&lt; &apos;f&apos;;</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    if (Mask &amp; 4)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L981' href='#L981'><span>981:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>      O &lt;&lt; &apos;s&apos;;</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    if (Mask &amp; 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L983' href='#L983'><span>983:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>      O &lt;&lt; &apos;x&apos;;</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    if (Mask &amp; 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L985' href='#L985'><span>985:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>      O &lt;&lt; &apos;c&apos;;</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printBankedRegOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>  uint32_t Banked = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>  auto TheReg = ARMBankedReg::lookupBankedRegByEncoding(Banked);</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>  assert(TheReg &amp;&amp; &quot;invalid banked register operand&quot;);</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>  std::string Name = TheReg-&gt;Name;</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>  uint32_t isSPSR = (Banked &amp; 0x20) &gt;&gt; 5;</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>  if (isSPSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L999' href='#L999'><span>999:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    Name.replace(0, 4, &quot;SPSR&quot;); // convert &apos;spsr_&apos; to &apos;SPSR_&apos;</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>  O &lt;&lt; Name;</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printPredicateOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>293k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>293k</pre></td><td class='code'><pre>  ARMCC::CondCodes CC = (ARMCC::CondCodes)MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle the undefined 15 CC value here for printing so we don&apos;t abort().</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>293k</pre></td><td class='code'><pre>  if ((unsigned)CC == 15)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1009' href='#L1009'><span>1009:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>293k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    O &lt;&lt; &quot;&lt;und&gt;&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>293k</pre></td><td class='code'><pre>  else if (CC != ARMCC::AL)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.7k</span>, <span class='None'>False</span>: <span class='covered-line'>277k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>15.7k</pre></td><td class='code'><pre>    O &lt;&lt; ARMCondCodeToString(CC);</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>293k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printMandatoryRestrictedPredicateOperand(</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>2.94k</pre></td><td class='code'><pre>    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>2.94k</pre></td><td class='code'><pre>  if ((ARMCC::CondCodes)MI-&gt;getOperand(OpNum).getImm() == ARMCC::HS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1018' href='#L1018'><span>1018:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>2.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    O &lt;&lt; &quot;cs&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>    printMandatoryPredicateOperand(MI, OpNum, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>2.94k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printMandatoryPredicateOperand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>9.35k</pre></td><td class='code'><pre>                                                    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>9.35k</pre></td><td class='code'><pre>  ARMCC::CondCodes CC = (ARMCC::CondCodes)MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>9.35k</pre></td><td class='code'><pre>  O &lt;&lt; ARMCondCodeToString(CC);</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>9.35k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printMandatoryInvertedPredicateOperand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                            unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                            const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>                                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  ARMCC::CondCodes CC = (ARMCC::CondCodes)MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  O &lt;&lt; ARMCondCodeToString(ARMCC::getOppositeCondition(CC));</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printSBitModifierOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>60.5k</pre></td><td class='code'><pre>                                              raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>60.5k</pre></td><td class='code'><pre>  if (MI-&gt;getOperand(OpNum).getReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1043' href='#L1043'><span>1043:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.4k</span>, <span class='None'>False</span>: <span class='covered-line'>37.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>23.4k</pre></td><td class='code'><pre>    assert(MI-&gt;getOperand(OpNum).getReg() == ARM::CPSR &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>23.4k</pre></td><td class='code'><pre>           &quot;Expect ARM CPSR register!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>23.4k</pre></td><td class='code'><pre>    O &lt;&lt; &apos;s&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>23.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>60.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printNoHashImmediate(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  O &lt;&lt; MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printPImmediate(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;p&quot; &lt;&lt; MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printCImmediate(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;c&quot; &lt;&lt; MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printCoprocOptionImm(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  O &lt;&lt; &quot;{&quot; &lt;&lt; MI-&gt;getOperand(OpNum).getImm() &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printPCLabel(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unhandled PC-relative pseudo-instruction!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;unsigned scale&gt;</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAdrLabelOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>685</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>685</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>685</pre></td><td class='code'><pre>  if (MO.isExpr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>301</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>304</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>605</pre></td><td class='code'><pre>    MO.getExpr()-&gt;print(O, &amp;MAI);</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>605</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>605</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO.getImm() &lt;&lt; scale;</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Immediate);</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1093' href='#L1093'><span>1093:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1093' href='#L1093'><span>1093:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#-0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  else if (OffImm &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printAdrLabelOperand&lt;0u&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>364</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>364</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>364</pre></td><td class='code'><pre>  if (MO.isExpr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>301</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>301</pre></td><td class='code'><pre>    MO.getExpr()-&gt;print(O, &amp;MAI);</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>301</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>301</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO.getImm() &lt;&lt; scale;</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Immediate);</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1093' href='#L1093'><span>1093:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#-0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  else if (OffImm &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printAdrLabelOperand&lt;2u&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  if (MO.isExpr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>304</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>    MO.getExpr()-&gt;print(O, &amp;MAI);</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO.getImm() &lt;&lt; scale;</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Immediate);</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1093' href='#L1093'><span>1093:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>O &lt;&lt; &quot;#-0&quot;</span>;</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  else if (OffImm &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>O &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm</span>;</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printThumbS4ImmOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>5.36k</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>5.36k</pre></td><td class='code'><pre>  markup(O, Markup::Immediate)</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>5.36k</pre></td><td class='code'><pre>      &lt;&lt; &quot;#&quot; &lt;&lt; formatImm(MI-&gt;getOperand(OpNum).getImm() * 4);</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>5.36k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printThumbSRImm(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; formatImm((Imm == 0 ? <div class='tooltip'>32<span class='tooltip-content'>12</span></div> : <div class='tooltip'>Imm<span class='tooltip-content'>1.54k</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1112' href='#L1112'><span>1112:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printThumbITMask(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>5.80k</pre></td><td class='code'><pre>                                      raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (3 - the number of trailing zeros) is the number of then / else.</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>5.80k</pre></td><td class='code'><pre>  unsigned Mask = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>5.80k</pre></td><td class='code'><pre>  unsigned NumTZ = llvm::countr_zero(Mask);</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>5.80k</pre></td><td class='code'><pre>  assert(NumTZ &lt;= 3 &amp;&amp; &quot;Invalid IT mask!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>7.03k</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned Pos = 3, e = NumTZ; <span class='tooltip-content'>5.80k</span></div>Pos &gt; e; <div class='tooltip'>--Pos<span class='tooltip-content'>1.22k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1122' href='#L1122'><span>1122:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.22k</span>, <span class='None'>False</span>: <span class='covered-line'>5.80k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>    if ((Mask &gt;&gt; Pos) &amp; 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1123' href='#L1123'><span>1123:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>356</span>, <span class='None'>False</span>: <span class='covered-line'>872</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      O &lt;&lt; &apos;e&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>      O &lt;&lt; &apos;t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>5.80k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printThumbAddrModeRROperand(const MCInst *MI, unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>                                                 raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(Op);</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(Op + 1);</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>  if (!MO1.isReg()) <span class='red'>{ // FIXME: This is for CP entries, but isn&apos;t right.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1136' href='#L1136'><span>1136:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>694</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    printOperand(MI, Op, STI, O);</span></pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>  if (unsigned RegNum = MO2.getReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1144' href='#L1144'><span>1144:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>694</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>    printRegName(O, RegNum);</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printThumbAddrModeImm5SOperand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    raw_ostream &amp;O,</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>                                                    unsigned Scale) {</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(Op);</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(Op + 1);</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  if (!MO1.isReg()) <span class='red'>{ // FIXME: This is for CP entries, but isn&apos;t right.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    printOperand(MI, Op, STI, O);</span></pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  if (unsigned ImmOffs = MO2.getImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1167' href='#L1167'><span>1167:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.01k</span>, <span class='None'>False</span>: <span class='covered-line'>6.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>7.01k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>7.01k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; formatImm(ImmOffs * Scale);</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>7.01k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printThumbAddrModeImm5S1Operand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                     unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>                                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>  printThumbAddrModeImm5SOperand(MI, Op, STI, O, 1);</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printThumbAddrModeImm5S2Operand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                     unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>                                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>  printThumbAddrModeImm5SOperand(MI, Op, STI, O, 2);</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printThumbAddrModeImm5S4Operand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                     unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>                                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>  printThumbAddrModeImm5SOperand(MI, Op, STI, O, 4);</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printThumbAddrModeSPOperand(const MCInst *MI, unsigned Op,</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>5.32k</pre></td><td class='code'><pre>                                                 raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>5.32k</pre></td><td class='code'><pre>  printThumbAddrModeImm5SOperand(MI, Op, STI, O, 4);</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>5.32k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Constant shifts t2_so_reg is a 2-operand unit corresponding to the Thumb2</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// register with shift forms.</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// REG 0   0           - e.g. R5</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// REG IMM, SH_OPC     - e.g. R5, LSL #3</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printT2SOOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>                                      raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  unsigned Reg = MO1.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  printRegName(O, Reg);</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Print the shift opc.</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  assert(MO2.isImm() &amp;&amp; &quot;Not a valid t2_so_reg value!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>  printRegImmShift(O, ARM_AM::getSORegShOp(MO2.getImm()),</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>                   ARM_AM::getSORegOffset(MO2.getImm()), *this);</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>2.10k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;bool AlwaysPrintImm0&gt;</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printAddrModeImm12Operand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  if (!MO1.isReg()) { // FIXME: This is for CP entries, but isn&apos;t right.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1227' href='#L1227'><span>1227:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1227' href='#L1227'><span>1227:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>158</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    printOperand(MI, OpNum, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  bool isSub = OffImm &lt; 0;</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Special value for #-0. All others are normal.</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1239' href='#L1239'><span>1239:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1239' href='#L1239'><span>1239:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  if (isSub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1241' href='#L1241'><span>1241:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>172</span>, <span class='None'>False</span>: <span class='covered-line'>12.1k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1241' href='#L1241'><span>1241:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>100</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#-&quot; &lt;&lt; formatImm(-OffImm);</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  } else if (AlwaysPrintImm0 || <div class='tooltip'>OffImm &gt; 0<span class='tooltip-content'>12.1k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.71k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1244'><span>1244:14</span></a></span>) to (<span class='line-number'><a href='#L1244'><span>1244:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1244:14)
     Condition C2 --> (1244:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  F  = F      }
  2 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1244'><span>1244:14</span></a></span>) to (<span class='line-number'><a href='#L1244'><span>1244:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1244:14)
     Condition C2 --> (1244:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>9.49k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>9.49k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; formatImm(OffImm);</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>9.49k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printAddrModeImm12Operand&lt;false&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  if (!MO1.isReg()) { // FIXME: This is for CP entries, but isn&apos;t right.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1227' href='#L1227'><span>1227:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    printOperand(MI, OpNum, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  bool isSub = OffImm &lt; 0;</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Special value for #-0. All others are normal.</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1239' href='#L1239'><span>1239:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  if (isSub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1241' href='#L1241'><span>1241:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>172</span>, <span class='None'>False</span>: <span class='covered-line'>12.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#-&quot; &lt;&lt; formatImm(-OffImm);</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>  } else if (AlwaysPrintImm0 || OffImm &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.71k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1244'><span>1244:14</span></a></span>) to (<span class='line-number'><a href='#L1244'><span>1244:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1244:14)
     Condition C2 --> (1244:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  F  = F      }
  2 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>9.39k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>9.39k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; formatImm(OffImm);</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>9.39k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printAddrModeImm12Operand&lt;true&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  if (!MO1.isReg()) <span class='red'>{ // FIXME: This is for CP entries, but isn&apos;t right.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1227' href='#L1227'><span>1227:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>158</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    printOperand(MI, OpNum, STI, O);</span></pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  bool isSub = OffImm &lt; 0;</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Special value for #-0. All others are normal.</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1239' href='#L1239'><span>1239:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  if (isSub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1241' href='#L1241'><span>1241:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>100</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#-&quot; &lt;&lt; formatImm(-OffImm);</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  } else if (AlwaysPrintImm0 || <div class='tooltip'><span class='red'>OffImm &gt; 0</span><span class='tooltip-content'>0</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1244'><span>1244:14</span></a></span>) to (<span class='line-number'><a href='#L1244'><span>1244:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1244:14)
     Condition C2 --> (1244:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; formatImm(OffImm);</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;bool AlwaysPrintImm0&gt;</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printT2AddrModeImm8Operand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>                                                raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  bool isSub = OffImm &lt; 0;</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t print +0.</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1266' href='#L1266'><span>1266:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>8.78k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1266' href='#L1266'><span>1266:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>898</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  if (isSub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1268' href='#L1268'><span>1268:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>764</span>, <span class='None'>False</span>: <span class='covered-line'>8.04k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1268' href='#L1268'><span>1268:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>261</span>, <span class='None'>False</span>: <span class='covered-line'>639</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>8.68k</pre></td><td class='code'><pre>  } else if (AlwaysPrintImm0 || <div class='tooltip'>OffImm &gt; 0<span class='tooltip-content'>8.04k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.57k</span>, <span class='None'>False</span>: <span class='covered-line'>5.47k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1271'><span>1271:14</span></a></span>) to (<span class='line-number'><a href='#L1271'><span>1271:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1271:14)
     Condition C2 --> (1271:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  F  = F      }
  2 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1271'><span>1271:14</span></a></span>) to (<span class='line-number'><a href='#L1271'><span>1271:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1271:14)
     Condition C2 --> (1271:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>3.20k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>3.20k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>3.20k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printT2AddrModeImm8Operand&lt;false&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>                                                raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>  bool isSub = OffImm &lt; 0;</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t print +0.</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1266' href='#L1266'><span>1266:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>8.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>  if (isSub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1268' href='#L1268'><span>1268:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>764</span>, <span class='None'>False</span>: <span class='covered-line'>8.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>8.04k</pre></td><td class='code'><pre>  } else if (AlwaysPrintImm0 || OffImm &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.57k</span>, <span class='None'>False</span>: <span class='covered-line'>5.47k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1271'><span>1271:14</span></a></span>) to (<span class='line-number'><a href='#L1271'><span>1271:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1271:14)
     Condition C2 --> (1271:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  F  = F      }
  2 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printT2AddrModeImm8Operand&lt;true&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>                                                raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  bool isSub = OffImm &lt; 0;</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t print +0.</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1266' href='#L1266'><span>1266:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>898</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  if (isSub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1268' href='#L1268'><span>1268:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>261</span>, <span class='None'>False</span>: <span class='covered-line'>639</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>261</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>261</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>  } else if (AlwaysPrintImm0 || <div class='tooltip'><span class='red'>OffImm &gt; 0</span><span class='tooltip-content'>0</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1271'><span>1271:14</span></a></span>) to (<span class='line-number'><a href='#L1271'><span>1271:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1271:14)
     Condition C2 --> (1271:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;bool AlwaysPrintImm0&gt;</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printT2AddrModeImm8s4Operand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>                                                  raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  if (!MO1.isReg()) { //  For label symbolic references.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1286' href='#L1286'><span>1286:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>990</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1286' href='#L1286'><span>1286:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    printOperand(MI, OpNum, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  bool isSub = OffImm &lt; 0;</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  assert(((OffImm &amp; 0x3) == 0) &amp;&amp; &quot;Not a valid immediate!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t print +0.</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1301' href='#L1301'><span>1301:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>978</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1301' href='#L1301'><span>1301:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>217</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  if (isSub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>900</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>968</pre></td><td class='code'><pre>  } else if (AlwaysPrintImm0 || <div class='tooltip'>OffImm &gt; 0<span class='tooltip-content'>900</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>492</span>, <span class='None'>False</span>: <span class='covered-line'>408</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1306'><span>1306:14</span></a></span>) to (<span class='line-number'><a href='#L1306'><span>1306:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1306:14)
     Condition C2 --> (1306:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  F  = F      }
  2 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1306'><span>1306:14</span></a></span>) to (<span class='line-number'><a href='#L1306'><span>1306:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1306:14)
     Condition C2 --> (1306:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>560</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>560</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>560</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printT2AddrModeImm8s4Operand&lt;false&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>998</pre></td><td class='code'><pre>                                                  raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>998</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>998</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>998</pre></td><td class='code'><pre>  if (!MO1.isReg()) { //  For label symbolic references.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1286' href='#L1286'><span>1286:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>990</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    printOperand(MI, OpNum, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  bool isSub = OffImm &lt; 0;</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  assert(((OffImm &amp; 0x3) == 0) &amp;&amp; &quot;Not a valid immediate!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t print +0.</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1301' href='#L1301'><span>1301:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>978</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  if (isSub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>900</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>900</pre></td><td class='code'><pre>  } else if (AlwaysPrintImm0 || OffImm &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>492</span>, <span class='None'>False</span>: <span class='covered-line'>408</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1306'><span>1306:14</span></a></span>) to (<span class='line-number'><a href='#L1306'><span>1306:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1306:14)
     Condition C2 --> (1306:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  F  = F      }
  2 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printT2AddrModeImm8s4Operand&lt;true&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>                                                  raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  if (!MO1.isReg()) <span class='red'>{ //  For label symbolic references.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1286' href='#L1286'><span>1286:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    printOperand(MI, OpNum, STI, O);</span></pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  bool isSub = OffImm &lt; 0;</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  assert(((OffImm &amp; 0x3) == 0) &amp;&amp; &quot;Not a valid immediate!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t print +0.</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1301' href='#L1301'><span>1301:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>217</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  if (isSub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>68</span></div><div class='tooltip'>AlwaysPrintImm0<span class='tooltip-content'>68</span></div> || <div class='tooltip'><span class='red'>OffImm &gt; 0</span><span class='tooltip-content'>0</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:14</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1306'><span>1306:14</span></a></span>) to (<span class='line-number'><a href='#L1306'><span>1306:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1306:14)
     Condition C2 --> (1306:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printT2AddrModeImm0_1020s4Operand(</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  if (MO2.getImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1322' href='#L1322'><span>1322:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>169</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; formatImm(MO2.getImm() * 4);</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printT2AddrModeImm8OffsetOperand(</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO1.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Immediate);</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1336' href='#L1336'><span>1336:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#-0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>  else if (OffImm &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1338' href='#L1338'><span>1338:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187</span>, <span class='None'>False</span>: <span class='covered-line'>2.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printT2AddrModeImm8s4OffsetOperand(</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO1.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>  assert(((OffImm &amp; 0x3) == 0) &amp;&amp; &quot;Not a valid immediate!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Immediate);</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1354' href='#L1354'><span>1354:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>307</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#-0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>307</pre></td><td class='code'><pre>  else if (OffImm &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1356' href='#L1356'><span>1356:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#-&quot; &lt;&lt; -OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#&quot; &lt;&lt; OffImm;</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printT2AddrModeSoRegOperand(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>                                                 raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = MI-&gt;getOperand(OpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  const MCOperand &amp;MO3 = MI-&gt;getOperand(OpNum + 2);</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Memory);</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  printRegName(O, MO1.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  assert(MO2.getReg() &amp;&amp; &quot;Invalid so_reg load / store address!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  printRegName(O, MO2.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  unsigned ShAmt = MO3.getImm();</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  if (ShAmt) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1379' href='#L1379'><span>1379:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>522</span>, <span class='None'>False</span>: <span class='covered-line'>357</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>522</pre></td><td class='code'><pre>    assert(ShAmt &lt;= 3 &amp;&amp; &quot;Not a valid Thumb2 addressing mode!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>522</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, lsl &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>522</pre></td><td class='code'><pre>    markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; ShAmt;</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>522</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>  O &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>879</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printFPImmOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>                                       raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &apos;#&apos; &lt;&lt; ARM_AM::getFPImmFloat(MO.getImm());</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVMOVModImmOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  unsigned EncodedImm = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  unsigned EltBits;</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  uint64_t Val = ARM_AM::decodeVMOVModImm(EncodedImm, EltBits);</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  WithMarkup ScopedMarkup = markup(O, Markup::Immediate);</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;#0x&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  O.write_hex(Val);</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printImmPlusOneOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; formatImm(Imm + 1);</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printRotImmOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='covered-line'><pre>1.64k</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>1.64k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>1.64k</pre></td><td class='code'><pre>  if (Imm == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1417' href='#L1417'><span>1417:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>968</span>, <span class='None'>False</span>: <span class='covered-line'>674</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>968</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='covered-line'><pre>674</pre></td><td class='code'><pre>  assert(Imm &lt;= 3 &amp;&amp; &quot;illegal ror immediate!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>674</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, ror &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>674</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; 8 * Imm;</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>674</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printModImmOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  MCOperand Op = MI-&gt;getOperand(OpNum);</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Support for fixups (MCFixup)</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  if (Op.isExpr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1430' href='#L1430'><span>1430:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>14.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return printOperand(MI, OpNum, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  unsigned Bits = Op.getImm() &amp; 0xFF;</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  unsigned Rot = (Op.getImm() &amp; 0xF00) &gt;&gt; 7;</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  bool PrintUnsigned = false;</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1437' href='#L1437'><span>1437:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.2k</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>  case ARM::MOVi:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1438' href='#L1438'><span>1438:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.93k</span>, <span class='None'>False</span>: <span class='covered-line'>10.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Movs to PC should be treated unsigned</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>    PrintUnsigned = (MI-&gt;getOperand(OpNum - 1).getReg() == ARM::PC);</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  case ARM::MSRi:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1442' href='#L1442'><span>1442:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='None'>False</span>: <span class='covered-line'>14.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Movs to special registers should be treated unsigned</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>    PrintUnsigned = true;</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  int32_t Rotated = llvm::rotr&lt;uint32_t&gt;(Bits, Rot);</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  if (ARM_AM::getSOImmVal(Rotated) == Op.getImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1449' href='#L1449'><span>1449:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.9k</span>, <span class='None'>False</span>: <span class='covered-line'>311</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // #rot has the least possible value</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;#&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    if (PrintUnsigned)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1452' href='#L1452'><span>1452:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>13.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>      markup(O, Markup::Immediate) &lt;&lt; static_cast&lt;uint32_t&gt;(Rotated);</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>      markup(O, Markup::Immediate) &lt;&lt; Rotated;</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Explicit #bits, #rot implied</pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  O &lt;&lt; &quot;#&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; Bits;</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, #&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; Rot;</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printFBits16(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; 16 - MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printFBits32(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  markup(O, Markup::Immediate) &lt;&lt; &quot;#&quot; &lt;&lt; 32 - MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorIndex(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>                                      raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[&quot; &lt;&lt; MI-&gt;getOperand(OpNum).getImm() &lt;&lt; &quot;]&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListOne(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  O &lt;&lt; &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  printRegName(O, MI-&gt;getOperand(OpNum).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListTwo(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  unsigned Reg = MI-&gt;getOperand(OpNum).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  unsigned Reg0 = MRI.getSubReg(Reg, ARM::dsub_0);</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  unsigned Reg1 = MRI.getSubReg(Reg, ARM::dsub_1);</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  printRegName(O, Reg0);</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  printRegName(O, Reg1);</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListTwoSpaced(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>                                              raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  unsigned Reg = MI-&gt;getOperand(OpNum).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  unsigned Reg0 = MRI.getSubReg(Reg, ARM::dsub_0);</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  unsigned Reg1 = MRI.getSubReg(Reg, ARM::dsub_2);</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  O &lt;&lt; &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  printRegName(O, Reg0);</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  printRegName(O, Reg1);</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListThree(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Normally, it&apos;s not safe to use register enum values directly with</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addition to get the next register, but for VFP registers, the</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sort order is guaranteed because they&apos;re all of the form D&lt;n&gt;.</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  O &lt;&lt; &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  printRegName(O, MI-&gt;getOperand(OpNum).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 1);</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 2);</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListFour(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>                                         raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Normally, it&apos;s not safe to use register enum values directly with</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addition to get the next register, but for VFP registers, the</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sort order is guaranteed because they&apos;re all of the form D&lt;n&gt;.</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>  O &lt;&lt; &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>  printRegName(O, MI-&gt;getOperand(OpNum).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 1);</pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 2);</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>  O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 3);</pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>  O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListOneAllLanes(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>                                                raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  O &lt;&lt; &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  printRegName(O, MI-&gt;getOperand(OpNum).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[]}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListTwoAllLanes(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>                                                raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  unsigned Reg = MI-&gt;getOperand(OpNum).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  unsigned Reg0 = MRI.getSubReg(Reg, ARM::dsub_0);</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  unsigned Reg1 = MRI.getSubReg(Reg, ARM::dsub_1);</pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  O &lt;&lt; &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  printRegName(O, Reg0);</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[], &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  printRegName(O, Reg1);</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[]}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListThreeAllLanes(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                                  raw_ostream &amp;O) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Normally, it&apos;s not safe to use register enum values directly with</pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addition to get the next register, but for VFP registers, the</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sort order is guaranteed because they&apos;re all of the form D&lt;n&gt;.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;{&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[], &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 1);</span></pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[], &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 2);</span></pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[]}&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListFourAllLanes(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                                 raw_ostream &amp;O) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Normally, it&apos;s not safe to use register enum values directly with</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addition to get the next register, but for VFP registers, the</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sort order is guaranteed because they&apos;re all of the form D&lt;n&gt;.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;{&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[], &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 1);</span></pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[], &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 2);</span></pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[], &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 3);</span></pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[]}&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListTwoSpacedAllLanes(</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  unsigned Reg = MI-&gt;getOperand(OpNum).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  unsigned Reg0 = MRI.getSubReg(Reg, ARM::dsub_0);</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  unsigned Reg1 = MRI.getSubReg(Reg, ARM::dsub_2);</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  O &lt;&lt; &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  printRegName(O, Reg0);</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[], &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  printRegName(O, Reg1);</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  O &lt;&lt; &quot;[]}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListThreeSpacedAllLanes(</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    raw_ostream &amp;O) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Normally, it&apos;s not safe to use register enum values directly with</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addition to get the next register, but for VFP registers, the</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sort order is guaranteed because they&apos;re all of the form D&lt;n&gt;.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;{&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[], &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 2);</span></pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[], &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 4);</span></pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[]}&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListFourSpacedAllLanes(</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCInst *MI, unsigned OpNum, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    raw_ostream &amp;O) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Normally, it&apos;s not safe to use register enum values directly with</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addition to get the next register, but for VFP registers, the</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sort order is guaranteed because they&apos;re all of the form D&lt;n&gt;.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;{&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[], &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 2);</span></pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[], &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 4);</span></pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[], &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 6);</span></pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;[]}&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListThreeSpaced(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                                raw_ostream &amp;O) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Normally, it&apos;s not safe to use register enum values directly with</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addition to get the next register, but for VFP registers, the</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sort order is guaranteed because they&apos;re all of the form D&lt;n&gt;.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;{&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 2);</span></pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 4);</span></pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;}&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVectorListFourSpaced(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Normally, it&apos;s not safe to use register enum values directly with</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addition to get the next register, but for VFP registers, the</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sort order is guaranteed because they&apos;re all of the form D&lt;n&gt;.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;{&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 2);</span></pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 4);</span></pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegName(O, MI-&gt;getOperand(OpNum).getReg() + 6);</span></pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O &lt;&lt; &quot;}&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template&lt;unsigned NumRegs&gt;</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printMVEVectorList(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>555</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>555</pre></td><td class='code'><pre>  unsigned Reg = MI-&gt;getOperand(OpNum).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>555</pre></td><td class='code'><pre>  const char *Prefix = &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; NumRegs; <div class='tooltip'>i++<span class='tooltip-content'>1.72k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1689' href='#L1689'><span>1689:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>494</span>, <span class='None'>False</span>: <span class='covered-line'>247</span>]
  Branch (<span class='line-number'><a name='L1689' href='#L1689'><span>1689:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23k</span>, <span class='None'>False</span>: <span class='covered-line'>308</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>    O &lt;&lt; Prefix;</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>    printRegName(O, MRI.getSubReg(Reg, ARM::qsub_0 + i));</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>    Prefix = &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>555</pre></td><td class='code'><pre>  O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>555</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printMVEVectorList&lt;2u&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  unsigned Reg = MI-&gt;getOperand(OpNum).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  const char *Prefix = &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>741</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; NumRegs; <div class='tooltip'>i++<span class='tooltip-content'>494</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1689' href='#L1689'><span>1689:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>494</span>, <span class='None'>False</span>: <span class='covered-line'>247</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>494</pre></td><td class='code'><pre>    O &lt;&lt; Prefix;</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>494</pre></td><td class='code'><pre>    printRegName(O, MRI.getSubReg(Reg, ARM::qsub_0 + i));</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>494</pre></td><td class='code'><pre>    Prefix = &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>494</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printMVEVectorList&lt;4u&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>308</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>308</pre></td><td class='code'><pre>  unsigned Reg = MI-&gt;getOperand(OpNum).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>308</pre></td><td class='code'><pre>  const char *Prefix = &quot;{&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; NumRegs; <div class='tooltip'>i++<span class='tooltip-content'>1.23k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1689' href='#L1689'><span>1689:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23k</span>, <span class='None'>False</span>: <span class='covered-line'>308</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    O &lt;&lt; Prefix;</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    printRegName(O, MRI.getSubReg(Reg, ARM::qsub_0 + i));</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    Prefix = &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>308</pre></td><td class='code'><pre>  O &lt;&lt; &quot;}&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>308</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template&lt;int64_t Angle, int64_t Remainder&gt;</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printComplexRotationOp(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>512</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>512</pre></td><td class='code'><pre>  unsigned Val = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>512</pre></td><td class='code'><pre>  O &lt;&lt; &quot;#&quot; &lt;&lt; (Val * Angle) + Remainder;</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>512</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printComplexRotationOp&lt;90l, 0l&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>  unsigned Val = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>  O &lt;&lt; &quot;#&quot; &lt;&lt; (Val * Angle) + Remainder;</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>void llvm::ARMInstPrinter::printComplexRotationOp&lt;180l, 90l&gt;(llvm::MCInst const*, unsigned int, llvm::MCSubtargetInfo const&amp;, llvm::raw_ostream&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>234</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>234</pre></td><td class='code'><pre>  unsigned Val = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>234</pre></td><td class='code'><pre>  O &lt;&lt; &quot;#&quot; &lt;&lt; (Val * Angle) + Remainder;</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>234</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVPTPredicateOperand(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>28.1k</pre></td><td class='code'><pre>                                              raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='covered-line'><pre>28.1k</pre></td><td class='code'><pre>  ARMVCC::VPTCodes CC = (ARMVCC::VPTCodes)MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='covered-line'><pre>28.1k</pre></td><td class='code'><pre>  if (CC != ARMVCC::None)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1709' href='#L1709'><span>1709:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.54k</span>, <span class='None'>False</span>: <span class='covered-line'>24.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>    O &lt;&lt; ARMVPTPredToString(CC);</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>28.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printVPTMask(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>                                  raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (3 - the number of trailing zeroes) is the number of them / else.</pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>  unsigned Mask = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>  unsigned NumTZ = llvm::countr_zero(Mask);</pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>  assert(NumTZ &lt;= 3 &amp;&amp; &quot;Invalid VPT mask!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned Pos = 3, e = NumTZ; <span class='tooltip-content'>3.27k</span></div>Pos &gt; e; <div class='tooltip'>--Pos<span class='tooltip-content'>290</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1720' href='#L1720'><span>1720:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    bool T = ((Mask &gt;&gt; Pos) &amp; 1) == 0;</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    if (T)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1722' href='#L1722'><span>1722:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>      O &lt;&lt; &apos;t&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>      O &lt;&lt; &apos;e&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ARMInstPrinter::printMveSaturateOp(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  uint32_t Val = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  assert(Val &lt;= 1 &amp;&amp; &quot;Invalid MVE saturate operand&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  O &lt;&lt; &quot;#&quot; &lt;&lt; (Val == 1 ? <div class='tooltip'>48<span class='tooltip-content'>14</span></div> : <div class='tooltip'>64<span class='tooltip-content'>6</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1734' href='#L1734'><span>1734:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>