<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\impl\gwsynthesis\TangNanoDCJ11MEM_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun 24 11:53:31 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>11490</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8337</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1282</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>729</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>ALE_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ALE_n_ibuf/I </td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>SCTL_n_ibuf/I </td>
</tr>
<tr>
<td>BUFCTL_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>BUFCTL_n_ibuf/I </td>
</tr>
<tr>
<td>EVENT_ACK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>EVENT_ACK_s0/F </td>
</tr>
<tr>
<td>n5057_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n5057_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">80.448(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>SCTL_n</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">40.484(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>EVENT_ACK</td>
<td>100.000(MHz)</td>
<td>467.712(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>n5057_6</td>
<td>100.000(MHz)</td>
<td>665.929(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ALE_n!</h4>
<h4>No timing paths to get frequency of BUFCTL_n!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>-213.282</td>
<td>420</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Setup</td>
<td>-844.997</td>
<td>65</td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>BUFCTL_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>BUFCTL_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>EVENT_ACK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>EVENT_ACK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n5057_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n5057_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-15.437</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_8_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-15.437</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-15.258</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_9_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.382</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-15.258</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_9_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.382</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-15.232</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_11_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.355</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-15.225</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-15.148</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_4_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.271</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-15.049</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_0_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.172</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-15.049</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.172</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-14.989</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_11_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-14.958</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_12_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-14.958</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-14.809</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_13_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-14.809</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_13_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-14.781</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_1_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-14.781</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-14.770</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_11_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.894</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-14.754</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_11_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-14.662</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_2_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.786</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-14.662</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.786</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-14.626</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_7_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-14.626</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-14.591</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_14_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.715</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-14.591</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.715</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-14.540</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_3_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.663</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.236</td>
<td>clk_60Hz_s1/D</td>
<td>clk_60Hz_s1/D</td>
<td>n5057_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.916</td>
<td>event_monitor_s1/Q</td>
<td>LED_B_4_s0/D</td>
<td>EVENT_ACK:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.303</td>
<td>1.433</td>
</tr>
<tr>
<td>3</td>
<td>0.090</td>
<td>n6749_s4/I0</td>
<td>REG_DBG1_1_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.285</td>
</tr>
<tr>
<td>4</td>
<td>0.090</td>
<td>n6749_s4/I0</td>
<td>REG_DBG1_2_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.285</td>
</tr>
<tr>
<td>5</td>
<td>0.212</td>
<td>n6749_s4/I0</td>
<td>REG_DBG1_3_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.407</td>
</tr>
<tr>
<td>6</td>
<td>0.225</td>
<td>n6749_s4/I0</td>
<td>REG_DBG1_10_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.420</td>
</tr>
<tr>
<td>7</td>
<td>0.317</td>
<td>sdhd_inst/r3_buf_11_s0/Q</td>
<td>sdhd_inst/r3_buf_12_s13/DI</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>8</td>
<td>0.318</td>
<td>n6749_s4/I0</td>
<td>REG_RKBA_6_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.513</td>
</tr>
<tr>
<td>9</td>
<td>0.347</td>
<td>n6749_s4/I0</td>
<td>REG_DBG1_8_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.542</td>
</tr>
<tr>
<td>10</td>
<td>0.363</td>
<td>n6749_s4/I0</td>
<td>REG_DBG1_14_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.558</td>
</tr>
<tr>
<td>11</td>
<td>0.363</td>
<td>n6749_s4/I0</td>
<td>REG_DBG1_15_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.558</td>
</tr>
<tr>
<td>12</td>
<td>0.364</td>
<td>n6749_s4/I0</td>
<td>REG_DBG1_4_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.559</td>
</tr>
<tr>
<td>13</td>
<td>0.373</td>
<td>n6749_s4/I0</td>
<td>REG_DBG1_12_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.568</td>
</tr>
<tr>
<td>14</td>
<td>0.374</td>
<td>n6749_s4/I0</td>
<td>REG_DBG1_7_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.569</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>event_monitor_s1/Q</td>
<td>event_monitor_s1/D</td>
<td>EVENT_ACK:[R]</td>
<td>EVENT_ACK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>onboard_rgb_led/sout_s5/Q</td>
<td>onboard_rgb_led/sout_s5/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>onboard_rgb_led/bit_count_4_s0/Q</td>
<td>onboard_rgb_led/bit_count_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>sdhd_inst/r3_bit_cnt_0_s1/Q</td>
<td>sdhd_inst/r3_bit_cnt_0_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>sdhd_inst/disk_block_address_1_s0/Q</td>
<td>sdhd_inst/disk_block_address_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>sdhd_inst/write_bit_cnt_2_s0/Q</td>
<td>sdhd_inst/write_bit_cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>sdhd_inst/write_byte_cnt_6_s0/Q</td>
<td>sdhd_inst/write_byte_cnt_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>sdhd_inst/write_byte_cnt_8_s0/Q</td>
<td>sdhd_inst/write_byte_cnt_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>sdhd_inst/write_buf_address_14_s0/Q</td>
<td>sdhd_inst/write_buf_address_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>sdhd_inst/read_dma_cnt_1_s0/Q</td>
<td>sdhd_inst/read_dma_cnt_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>sdhd_inst/read_dma_cnt_6_s0/Q</td>
<td>sdhd_inst/read_dma_cnt_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.403</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_7_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>7.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.347</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>7.471</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.297</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>7.421</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.718</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>6.842</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.597</td>
<td>n6234_s1/I2</td>
<td>REG_KW11L_INT_ENABLE_s0/CLEAR</td>
<td>SCTL_n:[F]</td>
<td>n5057_6:[R]</td>
<td>5.000</td>
<td>0.869</td>
<td>4.658</td>
</tr>
<tr>
<td>6</td>
<td>0.144</td>
<td>n6232_s3/I1</td>
<td>REG_KW11L_INT_ENABLE_s1/PRESET</td>
<td>SCTL_n:[F]</td>
<td>n5057_6:[R]</td>
<td>5.000</td>
<td>0.869</td>
<td>3.917</td>
</tr>
<tr>
<td>7</td>
<td>1.560</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_10_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.563</td>
</tr>
<tr>
<td>8</td>
<td>1.704</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_11_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.419</td>
</tr>
<tr>
<td>9</td>
<td>1.734</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_10_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.389</td>
</tr>
<tr>
<td>10</td>
<td>1.742</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_9_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.381</td>
</tr>
<tr>
<td>11</td>
<td>1.890</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_12_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.233</td>
</tr>
<tr>
<td>12</td>
<td>2.040</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_0_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.083</td>
</tr>
<tr>
<td>13</td>
<td>2.046</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.078</td>
</tr>
<tr>
<td>14</td>
<td>2.046</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.078</td>
</tr>
<tr>
<td>15</td>
<td>2.244</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_14_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.880</td>
</tr>
<tr>
<td>16</td>
<td>2.256</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_15_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.867</td>
</tr>
<tr>
<td>17</td>
<td>2.271</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_15_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.852</td>
</tr>
<tr>
<td>18</td>
<td>2.449</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_1_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.675</td>
</tr>
<tr>
<td>19</td>
<td>2.489</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_6_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.635</td>
</tr>
<tr>
<td>20</td>
<td>2.492</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_11_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.631</td>
</tr>
<tr>
<td>21</td>
<td>2.531</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_14_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.592</td>
</tr>
<tr>
<td>22</td>
<td>2.785</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_6_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.339</td>
</tr>
<tr>
<td>23</td>
<td>2.790</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_2_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.333</td>
</tr>
<tr>
<td>24</td>
<td>2.790</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_13_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.333</td>
</tr>
<tr>
<td>25</td>
<td>2.796</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_13_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.327</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.259</td>
<td>n5866_s1/I0</td>
<td>REG_KE_AC_2_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.454</td>
</tr>
<tr>
<td>2</td>
<td>0.259</td>
<td>n5848_s1/I1</td>
<td>REG_KE_AC_7_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.454</td>
</tr>
<tr>
<td>3</td>
<td>0.259</td>
<td>n5786_s1/I0</td>
<td>REG_KE_MQ_6_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.454</td>
</tr>
<tr>
<td>4</td>
<td>0.259</td>
<td>n5766_s1/I0</td>
<td>REG_KE_MQ_11_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.454</td>
</tr>
<tr>
<td>5</td>
<td>0.264</td>
<td>n5870_s1/I0</td>
<td>REG_KE_AC_1_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.459</td>
</tr>
<tr>
<td>6</td>
<td>0.264</td>
<td>n5852_s1/I1</td>
<td>REG_KE_AC_6_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.459</td>
</tr>
<tr>
<td>7</td>
<td>0.264</td>
<td>n5836_s1/I1</td>
<td>REG_KE_AC_10_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.459</td>
</tr>
<tr>
<td>8</td>
<td>0.264</td>
<td>n5830_s1/I0</td>
<td>REG_KE_AC_11_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.459</td>
</tr>
<tr>
<td>9</td>
<td>0.264</td>
<td>n5814_s1/I0</td>
<td>REG_KE_AC_15_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.459</td>
</tr>
<tr>
<td>10</td>
<td>0.266</td>
<td>n5842_s1/I0</td>
<td>REG_KE_AC_8_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.461</td>
</tr>
<tr>
<td>11</td>
<td>0.334</td>
<td>n5838_s1/I0</td>
<td>REG_KE_AC_9_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.529</td>
</tr>
<tr>
<td>12</td>
<td>0.334</td>
<td>n5840_s1/I1</td>
<td>REG_KE_AC_9_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.529</td>
</tr>
<tr>
<td>13</td>
<td>0.334</td>
<td>n5818_s1/I0</td>
<td>REG_KE_AC_14_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.529</td>
</tr>
<tr>
<td>14</td>
<td>0.334</td>
<td>n5820_s1/I1</td>
<td>REG_KE_AC_14_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.529</td>
</tr>
<tr>
<td>15</td>
<td>0.339</td>
<td>n5798_s1/I0</td>
<td>REG_KE_MQ_3_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.534</td>
</tr>
<tr>
<td>16</td>
<td>0.339</td>
<td>n5778_s1/I0</td>
<td>REG_KE_MQ_8_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.534</td>
</tr>
<tr>
<td>17</td>
<td>0.339</td>
<td>n5762_s1/I0</td>
<td>REG_KE_MQ_12_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.534</td>
</tr>
<tr>
<td>18</td>
<td>0.386</td>
<td>n5754_s1/I0</td>
<td>REG_KE_MQ_14_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.581</td>
</tr>
<tr>
<td>19</td>
<td>0.392</td>
<td>n5844_s1/I1</td>
<td>REG_KE_AC_8_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.587</td>
</tr>
<tr>
<td>20</td>
<td>0.408</td>
<td>n5854_s1/I0</td>
<td>REG_KE_AC_5_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.603</td>
</tr>
<tr>
<td>21</td>
<td>0.408</td>
<td>n5802_s1/I0</td>
<td>REG_KE_MQ_2_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.603</td>
</tr>
<tr>
<td>22</td>
<td>0.408</td>
<td>n5790_s1/I0</td>
<td>REG_KE_MQ_5_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.603</td>
</tr>
<tr>
<td>23</td>
<td>0.408</td>
<td>n5792_s1/I1</td>
<td>REG_KE_MQ_5_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.603</td>
</tr>
<tr>
<td>24</td>
<td>0.408</td>
<td>n5782_s1/I0</td>
<td>REG_KE_MQ_7_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.603</td>
</tr>
<tr>
<td>25</td>
<td>0.408</td>
<td>n5760_s1/I1</td>
<td>REG_KE_MQ_13_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.603</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_27_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_25_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_21_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_13_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>init_cnt_26_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>div_cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>LED_R_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_28_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.904</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>n2476_s10/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">n2476_s10/F</td>
</tr>
<tr>
<td>22.454</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>n2477_s5/I1</td>
</tr>
<tr>
<td>23.024</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">n2477_s5/F</td>
</tr>
<tr>
<td>23.026</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>n2477_s2/I2</td>
</tr>
<tr>
<td>23.479</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">n2477_s2/F</td>
</tr>
<tr>
<td>24.648</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>n2477_s0/I3</td>
</tr>
<tr>
<td>25.101</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">n2477_s0/F</td>
</tr>
<tr>
<td>25.890</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>REG_KE_AC_8_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_8_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>REG_KE_AC_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.790, 52.480%; route: 9.538, 46.392%; tC2Q: 0.232, 1.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.904</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>n2476_s10/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">n2476_s10/F</td>
</tr>
<tr>
<td>22.454</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>n2477_s5/I1</td>
</tr>
<tr>
<td>23.024</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">n2477_s5/F</td>
</tr>
<tr>
<td>23.026</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>n2477_s2/I2</td>
</tr>
<tr>
<td>23.479</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">n2477_s2/F</td>
</tr>
<tr>
<td>24.648</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>n2477_s0/I3</td>
</tr>
<tr>
<td>25.101</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">n2477_s0/F</td>
</tr>
<tr>
<td>25.890</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>REG_KE_AC_8_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_8_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>REG_KE_AC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.790, 52.480%; route: 9.538, 46.392%; tC2Q: 0.232, 1.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.904</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>n2476_s10/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">n2476_s10/F</td>
</tr>
<tr>
<td>22.697</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>n2476_s5/I2</td>
</tr>
<tr>
<td>23.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">n2476_s5/F</td>
</tr>
<tr>
<td>23.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>n2476_s2/I2</td>
</tr>
<tr>
<td>23.796</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">n2476_s2/F</td>
</tr>
<tr>
<td>23.969</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][B]</td>
<td>n2476_s0/I1</td>
</tr>
<tr>
<td>24.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C34[1][B]</td>
<td style=" background: #97FFFF;">n2476_s0/F</td>
</tr>
<tr>
<td>25.711</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>REG_KE_AC_9_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_9_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>REG_KE_AC_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.865, 53.307%; route: 9.285, 45.555%; tC2Q: 0.232, 1.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.904</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>n2476_s10/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">n2476_s10/F</td>
</tr>
<tr>
<td>22.697</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>n2476_s5/I2</td>
</tr>
<tr>
<td>23.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">n2476_s5/F</td>
</tr>
<tr>
<td>23.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>n2476_s2/I2</td>
</tr>
<tr>
<td>23.796</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">n2476_s2/F</td>
</tr>
<tr>
<td>23.969</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][B]</td>
<td>n2476_s0/I1</td>
</tr>
<tr>
<td>24.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C34[1][B]</td>
<td style=" background: #97FFFF;">n2476_s0/F</td>
</tr>
<tr>
<td>25.711</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>REG_KE_AC_9_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_9_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>REG_KE_AC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.865, 53.307%; route: 9.285, 45.555%; tC2Q: 0.232, 1.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.949</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>n2489_s14/I3</td>
</tr>
<tr>
<td>21.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">n2489_s14/F</td>
</tr>
<tr>
<td>21.743</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>n2490_s5/I1</td>
</tr>
<tr>
<td>22.298</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" background: #97FFFF;">n2490_s5/F</td>
</tr>
<tr>
<td>23.253</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td>n2490_s2/I2</td>
</tr>
<tr>
<td>23.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td style=" background: #97FFFF;">n2490_s2/F</td>
</tr>
<tr>
<td>23.825</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[0][B]</td>
<td>n2490_s0/I3</td>
</tr>
<tr>
<td>24.278</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C40[0][B]</td>
<td style=" background: #97FFFF;">n2490_s0/F</td>
</tr>
<tr>
<td>25.685</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>REG_KE_MQ_11_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_11_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>REG_KE_MQ_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.337, 50.783%; route: 9.786, 48.077%; tC2Q: 0.232, 1.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.938</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>n2487_s8/I1</td>
</tr>
<tr>
<td>21.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">n2487_s8/F</td>
</tr>
<tr>
<td>21.317</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>n2480_s8/I3</td>
</tr>
<tr>
<td>21.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">n2480_s8/F</td>
</tr>
<tr>
<td>21.868</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>n2481_s9/I2</td>
</tr>
<tr>
<td>22.438</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">n2481_s9/F</td>
</tr>
<tr>
<td>22.613</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>n2481_s4/I1</td>
</tr>
<tr>
<td>22.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">n2481_s4/F</td>
</tr>
<tr>
<td>23.668</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>n2481_s1/I3</td>
</tr>
<tr>
<td>24.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" background: #97FFFF;">n2481_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td>n2481_s0/I0</td>
</tr>
<tr>
<td>25.055</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C41[3][A]</td>
<td style=" background: #97FFFF;">n2481_s0/F</td>
</tr>
<tr>
<td>25.677</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>REG_KE_AC_4_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_4_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>REG_KE_AC_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.895, 53.543%; route: 9.221, 45.316%; tC2Q: 0.232, 1.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.938</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>n2487_s8/I1</td>
</tr>
<tr>
<td>21.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">n2487_s8/F</td>
</tr>
<tr>
<td>21.317</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>n2480_s8/I3</td>
</tr>
<tr>
<td>21.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">n2480_s8/F</td>
</tr>
<tr>
<td>21.868</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>n2481_s9/I2</td>
</tr>
<tr>
<td>22.438</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">n2481_s9/F</td>
</tr>
<tr>
<td>22.613</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>n2481_s4/I1</td>
</tr>
<tr>
<td>22.984</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">n2481_s4/F</td>
</tr>
<tr>
<td>23.668</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>n2481_s1/I3</td>
</tr>
<tr>
<td>24.121</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" background: #97FFFF;">n2481_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td>n2481_s0/I0</td>
</tr>
<tr>
<td>25.055</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C41[3][A]</td>
<td style=" background: #97FFFF;">n2481_s0/F</td>
</tr>
<tr>
<td>25.601</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>REG_KE_AC_4_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_4_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>REG_KE_AC_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.895, 53.746%; route: 9.144, 45.110%; tC2Q: 0.232, 1.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.938</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>n2487_s8/I1</td>
</tr>
<tr>
<td>21.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">n2487_s8/F</td>
</tr>
<tr>
<td>21.317</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>n2480_s8/I3</td>
</tr>
<tr>
<td>21.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">n2480_s8/F</td>
</tr>
<tr>
<td>21.950</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>n2485_s5/I1</td>
</tr>
<tr>
<td>22.505</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td style=" background: #97FFFF;">n2485_s5/F</td>
</tr>
<tr>
<td>22.918</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>n2485_s2/I2</td>
</tr>
<tr>
<td>23.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">n2485_s2/F</td>
</tr>
<tr>
<td>24.338</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>n2485_s0/I3</td>
</tr>
<tr>
<td>24.709</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">n2485_s0/F</td>
</tr>
<tr>
<td>25.502</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>REG_KE_AC_0_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_0_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>REG_KE_AC_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.427, 51.689%; route: 9.513, 47.161%; tC2Q: 0.232, 1.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.938</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>n2487_s8/I1</td>
</tr>
<tr>
<td>21.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">n2487_s8/F</td>
</tr>
<tr>
<td>21.317</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>n2480_s8/I3</td>
</tr>
<tr>
<td>21.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">n2480_s8/F</td>
</tr>
<tr>
<td>21.950</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>n2485_s5/I1</td>
</tr>
<tr>
<td>22.505</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td style=" background: #97FFFF;">n2485_s5/F</td>
</tr>
<tr>
<td>22.918</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>n2485_s2/I2</td>
</tr>
<tr>
<td>23.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">n2485_s2/F</td>
</tr>
<tr>
<td>24.338</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>n2485_s0/I3</td>
</tr>
<tr>
<td>24.709</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">n2485_s0/F</td>
</tr>
<tr>
<td>25.502</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>REG_KE_AC_0_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_0_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>REG_KE_AC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.427, 51.689%; route: 9.513, 47.161%; tC2Q: 0.232, 1.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.949</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>n2489_s14/I3</td>
</tr>
<tr>
<td>21.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">n2489_s14/F</td>
</tr>
<tr>
<td>21.743</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>n2490_s5/I1</td>
</tr>
<tr>
<td>22.298</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" background: #97FFFF;">n2490_s5/F</td>
</tr>
<tr>
<td>23.253</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td>n2490_s2/I2</td>
</tr>
<tr>
<td>23.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td style=" background: #97FFFF;">n2490_s2/F</td>
</tr>
<tr>
<td>23.825</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[0][B]</td>
<td>n2490_s0/I3</td>
</tr>
<tr>
<td>24.278</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C40[0][B]</td>
<td style=" background: #97FFFF;">n2490_s0/F</td>
</tr>
<tr>
<td>25.442</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>REG_KE_MQ_11_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_11_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>REG_KE_MQ_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.337, 51.396%; route: 9.544, 47.451%; tC2Q: 0.232, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.920</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n2470_s14/I2</td>
</tr>
<tr>
<td>22.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n2470_s14/F</td>
</tr>
<tr>
<td>22.943</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>n2473_s4/I1</td>
</tr>
<tr>
<td>23.513</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">n2473_s4/F</td>
</tr>
<tr>
<td>23.685</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>n2473_s1/I3</td>
</tr>
<tr>
<td>24.255</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">n2473_s1/F</td>
</tr>
<tr>
<td>24.428</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>n2473_s0/I2</td>
</tr>
<tr>
<td>24.881</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">n2473_s0/F</td>
</tr>
<tr>
<td>25.411</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>REG_KE_AC_12_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_12_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>REG_KE_AC_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.053, 55.041%; route: 8.796, 43.803%; tC2Q: 0.232, 1.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.920</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n2470_s14/I2</td>
</tr>
<tr>
<td>22.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n2470_s14/F</td>
</tr>
<tr>
<td>22.943</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>n2473_s4/I1</td>
</tr>
<tr>
<td>23.513</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">n2473_s4/F</td>
</tr>
<tr>
<td>23.685</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>n2473_s1/I3</td>
</tr>
<tr>
<td>24.255</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">n2473_s1/F</td>
</tr>
<tr>
<td>24.428</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>n2473_s0/I2</td>
</tr>
<tr>
<td>24.881</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">n2473_s0/F</td>
</tr>
<tr>
<td>25.411</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>REG_KE_AC_12_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_12_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>REG_KE_AC_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.053, 55.041%; route: 8.796, 43.803%; tC2Q: 0.232, 1.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.920</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n2470_s14/I2</td>
</tr>
<tr>
<td>22.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n2470_s14/F</td>
</tr>
<tr>
<td>22.943</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>n2472_s5/I1</td>
</tr>
<tr>
<td>23.405</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">n2472_s5/F</td>
</tr>
<tr>
<td>23.406</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>n2472_s2/I2</td>
</tr>
<tr>
<td>23.777</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">n2472_s2/F</td>
</tr>
<tr>
<td>24.340</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n2472_s0/I1</td>
</tr>
<tr>
<td>24.711</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n2472_s0/F</td>
</tr>
<tr>
<td>25.262</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>REG_KE_AC_13_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_13_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>REG_KE_AC_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.664, 53.501%; route: 9.036, 45.335%; tC2Q: 0.232, 1.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.920</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n2470_s14/I2</td>
</tr>
<tr>
<td>22.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n2470_s14/F</td>
</tr>
<tr>
<td>22.943</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>n2472_s5/I1</td>
</tr>
<tr>
<td>23.405</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">n2472_s5/F</td>
</tr>
<tr>
<td>23.406</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>n2472_s2/I2</td>
</tr>
<tr>
<td>23.777</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">n2472_s2/F</td>
</tr>
<tr>
<td>24.340</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n2472_s0/I1</td>
</tr>
<tr>
<td>24.711</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n2472_s0/F</td>
</tr>
<tr>
<td>25.262</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>REG_KE_AC_13_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_13_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>REG_KE_AC_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.664, 53.501%; route: 9.036, 45.335%; tC2Q: 0.232, 1.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.938</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>n2487_s8/I1</td>
</tr>
<tr>
<td>21.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">n2487_s8/F</td>
</tr>
<tr>
<td>21.317</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>n2480_s8/I3</td>
</tr>
<tr>
<td>21.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">n2480_s8/F</td>
</tr>
<tr>
<td>21.950</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>n2484_s5/I1</td>
</tr>
<tr>
<td>22.505</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">n2484_s5/F</td>
</tr>
<tr>
<td>23.508</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[3][B]</td>
<td>n2484_s1/I3</td>
</tr>
<tr>
<td>24.057</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C40[3][B]</td>
<td style=" background: #97FFFF;">n2484_s1/F</td>
</tr>
<tr>
<td>24.230</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>n2484_s0/I0</td>
</tr>
<tr>
<td>24.683</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">n2484_s0/F</td>
</tr>
<tr>
<td>25.233</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>REG_KE_AC_1_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>REG_KE_AC_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.687, 53.693%; route: 8.985, 45.142%; tC2Q: 0.232, 1.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.938</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>n2487_s8/I1</td>
</tr>
<tr>
<td>21.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">n2487_s8/F</td>
</tr>
<tr>
<td>21.317</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>n2480_s8/I3</td>
</tr>
<tr>
<td>21.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">n2480_s8/F</td>
</tr>
<tr>
<td>21.950</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>n2484_s5/I1</td>
</tr>
<tr>
<td>22.505</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">n2484_s5/F</td>
</tr>
<tr>
<td>23.508</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[3][B]</td>
<td>n2484_s1/I3</td>
</tr>
<tr>
<td>24.057</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C40[3][B]</td>
<td style=" background: #97FFFF;">n2484_s1/F</td>
</tr>
<tr>
<td>24.230</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>n2484_s0/I0</td>
</tr>
<tr>
<td>24.683</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">n2484_s0/F</td>
</tr>
<tr>
<td>25.233</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>REG_KE_AC_1_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_1_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>REG_KE_AC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.687, 53.693%; route: 8.985, 45.142%; tC2Q: 0.232, 1.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.920</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>n2474_s5/I1</td>
</tr>
<tr>
<td>22.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">n2474_s5/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[0][A]</td>
<td>n2474_s2/I2</td>
</tr>
<tr>
<td>23.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C40[0][A]</td>
<td style=" background: #97FFFF;">n2474_s2/F</td>
</tr>
<tr>
<td>24.306</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>n2474_s0/I1</td>
</tr>
<tr>
<td>24.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">n2474_s0/F</td>
</tr>
<tr>
<td>25.223</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>REG_KE_AC_11_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_11_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>REG_KE_AC_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.348, 52.017%; route: 9.314, 46.817%; tC2Q: 0.232, 1.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.920</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>n2474_s5/I1</td>
</tr>
<tr>
<td>22.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">n2474_s5/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[0][A]</td>
<td>n2474_s2/I2</td>
</tr>
<tr>
<td>23.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C40[0][A]</td>
<td style=" background: #97FFFF;">n2474_s2/F</td>
</tr>
<tr>
<td>24.306</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>n2474_s0/I1</td>
</tr>
<tr>
<td>24.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">n2474_s0/F</td>
</tr>
<tr>
<td>25.207</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>REG_KE_AC_11_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_11_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>REG_KE_AC_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.348, 52.059%; route: 9.297, 46.774%; tC2Q: 0.232, 1.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.938</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>n2487_s8/I1</td>
</tr>
<tr>
<td>21.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">n2487_s8/F</td>
</tr>
<tr>
<td>21.317</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>n2480_s8/I3</td>
</tr>
<tr>
<td>21.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">n2480_s8/F</td>
</tr>
<tr>
<td>21.868</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>n2481_s9/I2</td>
</tr>
<tr>
<td>22.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">n2481_s9/F</td>
</tr>
<tr>
<td>22.844</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n2483_s6/I1</td>
</tr>
<tr>
<td>23.215</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n2483_s6/F</td>
</tr>
<tr>
<td>23.220</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>n2483_s2/I2</td>
</tr>
<tr>
<td>23.769</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">n2483_s2/F</td>
</tr>
<tr>
<td>23.770</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>n2483_s0/I1</td>
</tr>
<tr>
<td>24.325</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C33[2][B]</td>
<td style=" background: #97FFFF;">n2483_s0/F</td>
</tr>
<tr>
<td>25.115</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>REG_KE_AC_2_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_2_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>REG_KE_AC_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.160, 56.404%; route: 8.394, 42.423%; tC2Q: 0.232, 1.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.938</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>n2487_s8/I1</td>
</tr>
<tr>
<td>21.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">n2487_s8/F</td>
</tr>
<tr>
<td>21.317</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>n2480_s8/I3</td>
</tr>
<tr>
<td>21.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">n2480_s8/F</td>
</tr>
<tr>
<td>21.868</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>n2481_s9/I2</td>
</tr>
<tr>
<td>22.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">n2481_s9/F</td>
</tr>
<tr>
<td>22.844</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n2483_s6/I1</td>
</tr>
<tr>
<td>23.215</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n2483_s6/F</td>
</tr>
<tr>
<td>23.220</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>n2483_s2/I2</td>
</tr>
<tr>
<td>23.769</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">n2483_s2/F</td>
</tr>
<tr>
<td>23.770</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>n2483_s0/I1</td>
</tr>
<tr>
<td>24.325</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C33[2][B]</td>
<td style=" background: #97FFFF;">n2483_s0/F</td>
</tr>
<tr>
<td>25.115</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>REG_KE_AC_2_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_2_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>REG_KE_AC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.160, 56.404%; route: 8.394, 42.423%; tC2Q: 0.232, 1.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.904</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>n2476_s10/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">n2476_s10/F</td>
</tr>
<tr>
<td>22.454</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>n2478_s3/I1</td>
</tr>
<tr>
<td>22.825</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td style=" background: #97FFFF;">n2478_s3/F</td>
</tr>
<tr>
<td>23.509</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>n2478_s1/I2</td>
</tr>
<tr>
<td>23.971</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">n2478_s1/F</td>
</tr>
<tr>
<td>24.144</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>n2478_s0/I2</td>
</tr>
<tr>
<td>24.699</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">n2478_s0/F</td>
</tr>
<tr>
<td>25.079</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>REG_KE_AC_7_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_7_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>REG_KE_AC_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.702, 54.189%; route: 8.815, 44.636%; tC2Q: 0.232, 1.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.904</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>n2476_s10/I1</td>
</tr>
<tr>
<td>22.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">n2476_s10/F</td>
</tr>
<tr>
<td>22.454</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>n2478_s3/I1</td>
</tr>
<tr>
<td>22.825</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td style=" background: #97FFFF;">n2478_s3/F</td>
</tr>
<tr>
<td>23.509</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>n2478_s1/I2</td>
</tr>
<tr>
<td>23.971</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">n2478_s1/F</td>
</tr>
<tr>
<td>24.144</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>n2478_s0/I2</td>
</tr>
<tr>
<td>24.699</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">n2478_s0/F</td>
</tr>
<tr>
<td>25.079</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>REG_KE_AC_7_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_7_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>REG_KE_AC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.702, 54.189%; route: 8.815, 44.636%; tC2Q: 0.232, 1.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.920</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n2470_s14/I2</td>
</tr>
<tr>
<td>22.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n2470_s14/F</td>
</tr>
<tr>
<td>22.850</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>n2471_s6/I2</td>
</tr>
<tr>
<td>23.420</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">n2471_s6/F</td>
</tr>
<tr>
<td>23.421</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>n2471_s2/I2</td>
</tr>
<tr>
<td>23.883</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">n2471_s2/F</td>
</tr>
<tr>
<td>23.885</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>n2471_s0/I2</td>
</tr>
<tr>
<td>24.256</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">n2471_s0/F</td>
</tr>
<tr>
<td>25.044</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>REG_KE_AC_14_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_14_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>REG_KE_AC_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.863, 55.100%; route: 8.620, 43.723%; tC2Q: 0.232, 1.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][B]</td>
<td>n2474_s8/I3</td>
</tr>
<tr>
<td>21.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C32[3][B]</td>
<td style=" background: #97FFFF;">n2474_s8/F</td>
</tr>
<tr>
<td>21.920</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n2470_s14/I2</td>
</tr>
<tr>
<td>22.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n2470_s14/F</td>
</tr>
<tr>
<td>22.850</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>n2471_s6/I2</td>
</tr>
<tr>
<td>23.420</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">n2471_s6/F</td>
</tr>
<tr>
<td>23.421</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>n2471_s2/I2</td>
</tr>
<tr>
<td>23.883</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">n2471_s2/F</td>
</tr>
<tr>
<td>23.885</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>n2471_s0/I2</td>
</tr>
<tr>
<td>24.256</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">n2471_s0/F</td>
</tr>
<tr>
<td>25.044</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>REG_KE_AC_14_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_14_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>REG_KE_AC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.863, 55.100%; route: 8.620, 43.723%; tC2Q: 0.232, 1.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>REG_KE_MQ_2_s12/I3</td>
</tr>
<tr>
<td>7.464</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s12/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>REG_KE_MQ_2_s10/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_2_s10/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>abs_multiplicand_5_s1/I1</td>
</tr>
<tr>
<td>9.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_5_s1/F</td>
</tr>
<tr>
<td>9.902</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>abs_multiplicand_10_s1/I3</td>
</tr>
<tr>
<td>10.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_10_s1/F</td>
</tr>
<tr>
<td>10.824</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>abs_multiplicand_11_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_11_s2/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>abs_multiplicand_13_s2/I3</td>
</tr>
<tr>
<td>12.319</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s2/F</td>
</tr>
<tr>
<td>12.813</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>abs_multiplicand_14_s1/I2</td>
</tr>
<tr>
<td>13.362</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[3][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.020</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.132</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>19.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][B]</td>
<td>n2494_s3/I3</td>
</tr>
<tr>
<td>20.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C32[3][B]</td>
<td style=" background: #97FFFF;">n2494_s3/F</td>
</tr>
<tr>
<td>20.938</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>n2487_s8/I1</td>
</tr>
<tr>
<td>21.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">n2487_s8/F</td>
</tr>
<tr>
<td>21.317</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>n2480_s8/I3</td>
</tr>
<tr>
<td>21.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">n2480_s8/F</td>
</tr>
<tr>
<td>21.868</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>n2481_s9/I2</td>
</tr>
<tr>
<td>22.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">n2481_s9/F</td>
</tr>
<tr>
<td>22.844</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>n2482_s3/I1</td>
</tr>
<tr>
<td>23.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">n2482_s3/F</td>
</tr>
<tr>
<td>23.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>n2482_s1/I2</td>
</tr>
<tr>
<td>23.770</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">n2482_s1/F</td>
</tr>
<tr>
<td>23.942</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>n2482_s0/I0</td>
</tr>
<tr>
<td>24.459</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">n2482_s0/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>REG_KE_AC_3_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_3_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>REG_KE_AC_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.126, 56.583%; route: 8.305, 42.237%; tC2Q: 0.232, 1.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_60Hz_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_60Hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5057_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5057_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R45C45[2][B]</td>
<td>n5057_s2/F</td>
</tr>
<tr>
<td>1.393</td>
<td>1.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C45[1][A]</td>
<td style=" font-weight:bold;">clk_60Hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C45[1][A]</td>
<td>clk_60Hz_s1/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_60Hz_s1</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C45[1][A]</td>
<td>clk_60Hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.393, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>event_monitor_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>LED_B_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EVENT_ACK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVENT_ACK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R39C40[1][B]</td>
<td>EVENT_ACK_s0/F</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[0][A]</td>
<td>event_monitor_s1/CLK</td>
</tr>
<tr>
<td>1.482</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C47[0][A]</td>
<td style=" font-weight:bold;">event_monitor_s1/Q</td>
</tr>
<tr>
<td>2.713</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">LED_B_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>LED_B_4_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>LED_B_4_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>LED_B_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 85.902%; tC2Q: 0.202, 14.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_DBG1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.458</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>n7906_s0/I0</td>
</tr>
<tr>
<td>8.693</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">n7906_s0/F</td>
</tr>
<tr>
<td>8.827</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[2][B]</td>
<td style=" font-weight:bold;">REG_DBG1_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[2][B]</td>
<td>REG_DBG1_1_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_DBG1_1_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C34[2][B]</td>
<td>REG_DBG1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 26.217%; route: 0.265, 11.604%; tC2Q: 1.421, 62.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_DBG1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.458</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>n7906_s0/I0</td>
</tr>
<tr>
<td>8.693</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">n7906_s0/F</td>
</tr>
<tr>
<td>8.827</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td style=" font-weight:bold;">REG_DBG1_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>REG_DBG1_2_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_DBG1_2_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>REG_DBG1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 26.217%; route: 0.265, 11.604%; tC2Q: 1.421, 62.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_DBG1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.458</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>n7906_s0/I0</td>
</tr>
<tr>
<td>8.693</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">n7906_s0/F</td>
</tr>
<tr>
<td>8.949</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" font-weight:bold;">REG_DBG1_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td>REG_DBG1_3_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_DBG1_3_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C34[0][A]</td>
<td>REG_DBG1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 24.888%; route: 0.387, 16.085%; tC2Q: 1.421, 59.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_DBG1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.458</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>n7906_s0/I0</td>
</tr>
<tr>
<td>8.693</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">n7906_s0/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[1][A]</td>
<td style=" font-weight:bold;">REG_DBG1_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C35[1][A]</td>
<td>REG_DBG1_10_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_DBG1_10_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C35[1][A]</td>
<td>REG_DBG1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 24.751%; route: 0.400, 16.547%; tC2Q: 1.421, 58.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/r3_buf_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/r3_buf_12_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>sdhd_inst/r3_buf_11_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/r3_buf_11_s0/Q</td>
</tr>
<tr>
<td>3.912</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41</td>
<td style=" font-weight:bold;">sdhd_inst/r3_buf_12_s13/DI</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41</td>
<td>sdhd_inst/r3_buf_12_s13/CLK</td>
</tr>
<tr>
<td>3.595</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41</td>
<td>sdhd_inst/r3_buf_12_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_RKBA_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.610</td>
<td>0.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[3][A]</td>
<td>n7727_s3/I2</td>
</tr>
<tr>
<td>8.920</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R41C34[3][A]</td>
<td style=" background: #97FFFF;">n7727_s3/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[1][A]</td>
<td style=" font-weight:bold;">REG_RKBA_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[1][A]</td>
<td>REG_RKBA_6_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_RKBA_6_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C34[1][A]</td>
<td>REG_RKBA_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.674, 26.824%; route: 0.418, 16.636%; tC2Q: 1.421, 56.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_DBG1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.458</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>n7906_s0/I0</td>
</tr>
<tr>
<td>8.693</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">n7906_s0/F</td>
</tr>
<tr>
<td>9.084</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[1][A]</td>
<td style=" font-weight:bold;">REG_DBG1_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C37[1][A]</td>
<td>REG_DBG1_8_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_DBG1_8_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C37[1][A]</td>
<td>REG_DBG1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 23.563%; route: 0.522, 20.552%; tC2Q: 1.421, 55.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_DBG1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.458</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>n7906_s0/I0</td>
</tr>
<tr>
<td>8.693</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">n7906_s0/F</td>
</tr>
<tr>
<td>9.100</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C38[1][B]</td>
<td style=" font-weight:bold;">REG_DBG1_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[1][B]</td>
<td>REG_DBG1_14_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_DBG1_14_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C38[1][B]</td>
<td>REG_DBG1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 23.414%; route: 0.539, 21.055%; tC2Q: 1.421, 55.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_DBG1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.458</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>n7906_s0/I0</td>
</tr>
<tr>
<td>8.693</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">n7906_s0/F</td>
</tr>
<tr>
<td>9.100</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C38[2][A]</td>
<td style=" font-weight:bold;">REG_DBG1_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[2][A]</td>
<td>REG_DBG1_15_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_DBG1_15_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C38[2][A]</td>
<td>REG_DBG1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 23.414%; route: 0.539, 21.055%; tC2Q: 1.421, 55.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_DBG1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.458</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>n7906_s0/I0</td>
</tr>
<tr>
<td>8.693</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">n7906_s0/F</td>
</tr>
<tr>
<td>9.101</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td style=" font-weight:bold;">REG_DBG1_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>REG_DBG1_4_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_DBG1_4_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>REG_DBG1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 23.405%; route: 0.540, 21.084%; tC2Q: 1.421, 55.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_DBG1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.458</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>n7906_s0/I0</td>
</tr>
<tr>
<td>8.693</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">n7906_s0/F</td>
</tr>
<tr>
<td>9.110</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][A]</td>
<td style=" font-weight:bold;">REG_DBG1_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][A]</td>
<td>REG_DBG1_12_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_DBG1_12_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C37[2][A]</td>
<td>REG_DBG1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 23.324%; route: 0.549, 21.359%; tC2Q: 1.421, 55.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6749_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_DBG1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">n6749_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n6749_s4/F</td>
</tr>
<tr>
<td>8.458</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>n7906_s0/I0</td>
</tr>
<tr>
<td>8.693</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">n7906_s0/F</td>
</tr>
<tr>
<td>9.111</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[0][A]</td>
<td style=" font-weight:bold;">REG_DBG1_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][A]</td>
<td>REG_DBG1_7_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_DBG1_7_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C37[0][A]</td>
<td>REG_DBG1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 23.313%; route: 0.550, 21.395%; tC2Q: 1.421, 55.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>event_monitor_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>event_monitor_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EVENT_ACK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EVENT_ACK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVENT_ACK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R39C40[1][B]</td>
<td>EVENT_ACK_s0/F</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[0][A]</td>
<td>event_monitor_s1/CLK</td>
</tr>
<tr>
<td>1.482</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C47[0][A]</td>
<td style=" font-weight:bold;">event_monitor_s1/Q</td>
</tr>
<tr>
<td>1.485</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[0][A]</td>
<td>n5612_s2/I0</td>
</tr>
<tr>
<td>1.717</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C47[0][A]</td>
<td style=" background: #97FFFF;">n5612_s2/F</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[0][A]</td>
<td style=" font-weight:bold;">event_monitor_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVENT_ACK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R39C40[1][B]</td>
<td>EVENT_ACK_s0/F</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[0][A]</td>
<td>event_monitor_s1/CLK</td>
</tr>
<tr>
<td>1.291</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C47[0][A]</td>
<td>event_monitor_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/sout_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/sout_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>onboard_rgb_led/sout_s5/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/sout_s5/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>onboard_rgb_led/n298_s16/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n298_s16/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/sout_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>onboard_rgb_led/sout_s5/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>onboard_rgb_led/sout_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>onboard_rgb_led/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/bit_count_4_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>onboard_rgb_led/n318_s10/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n318_s10/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/bit_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>onboard_rgb_led/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>onboard_rgb_led/bit_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/r3_bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/r3_bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>sdhd_inst/r3_bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/r3_bit_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>sdhd_inst/n779_s3/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n779_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/r3_bit_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>sdhd_inst/r3_bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>sdhd_inst/r3_bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/disk_block_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/disk_block_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>sdhd_inst/disk_block_address_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/disk_block_address_1_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>sdhd_inst/n2838_s40/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2838_s40/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/disk_block_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>sdhd_inst/disk_block_address_1_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>sdhd_inst/disk_block_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/write_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/write_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>sdhd_inst/write_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/write_bit_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>sdhd_inst/n1686_s2/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n1686_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/write_bit_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>sdhd_inst/write_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>sdhd_inst/write_bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/write_byte_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/write_byte_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>sdhd_inst/write_byte_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/write_byte_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>sdhd_inst/n1673_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n1673_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/write_byte_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>sdhd_inst/write_byte_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>sdhd_inst/write_byte_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/write_byte_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/write_byte_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>sdhd_inst/write_byte_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/write_byte_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>sdhd_inst/n1671_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n1671_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/write_byte_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>sdhd_inst/write_byte_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>sdhd_inst/write_byte_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/write_buf_address_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/write_buf_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>sdhd_inst/write_buf_address_14_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C36[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/write_buf_address_14_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>sdhd_inst/n1755_s0/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n1755_s0/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/write_buf_address_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>sdhd_inst/write_buf_address_14_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>sdhd_inst/write_buf_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_dma_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_dma_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>sdhd_inst/read_dma_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C47[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_dma_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>sdhd_inst/n1281_s0/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n1281_s0/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_dma_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>sdhd_inst/read_dma_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>sdhd_inst/read_dma_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_dma_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_dma_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>sdhd_inst/read_dma_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_dma_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>sdhd_inst/n1276_s0/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n1276_s0/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_dma_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>sdhd_inst/read_dma_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>sdhd_inst/read_dma_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.533</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>7.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C43[2][B]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>10.021</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>n2726_s2/I2</td>
</tr>
<tr>
<td>10.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">n2726_s2/F</td>
</tr>
<tr>
<td>11.504</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td>n5784_s1/I0</td>
</tr>
<tr>
<td>11.957</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C47[1][B]</td>
<td style=" background: #97FFFF;">n5784_s1/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[1][A]</td>
<td>REG_KE_MQ_7_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_7_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C47[1][A]</td>
<td>REG_KE_MQ_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.311, 30.706%; route: 4.983, 66.212%; tC2Q: 0.232, 3.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.533</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>7.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C43[2][B]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n2734_s2/I2</td>
</tr>
<tr>
<td>10.584</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n2734_s2/F</td>
</tr>
<tr>
<td>11.114</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[2][B]</td>
<td>n5800_s1/I0</td>
</tr>
<tr>
<td>11.631</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C41[2][B]</td>
<td style=" background: #97FFFF;">n5800_s1/F</td>
</tr>
<tr>
<td>12.800</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td>REG_KE_MQ_3_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_3_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C41[0][B]</td>
<td>REG_KE_MQ_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.413, 32.299%; route: 4.826, 64.596%; tC2Q: 0.232, 3.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.533</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>7.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C43[2][B]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>10.021</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>n2762_s2/I2</td>
</tr>
<tr>
<td>10.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">n2762_s2/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[1][B]</td>
<td>n5856_s1/I0</td>
</tr>
<tr>
<td>11.852</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C43[1][B]</td>
<td style=" background: #97FFFF;">n5856_s1/F</td>
</tr>
<tr>
<td>12.750</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>REG_KE_AC_5_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_5_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>REG_KE_AC_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.311, 31.142%; route: 4.878, 65.732%; tC2Q: 0.232, 3.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.533</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>7.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C43[2][B]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[3][B]</td>
<td>n2768_s2/I2</td>
</tr>
<tr>
<td>10.578</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R22C31[3][B]</td>
<td style=" background: #97FFFF;">n2768_s2/F</td>
</tr>
<tr>
<td>10.755</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[3][B]</td>
<td>n5868_s1/I0</td>
</tr>
<tr>
<td>11.272</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[3][B]</td>
<td style=" background: #97FFFF;">n5868_s1/F</td>
</tr>
<tr>
<td>12.171</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>REG_KE_AC_2_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_2_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>REG_KE_AC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.407, 35.182%; route: 4.203, 61.427%; tC2Q: 0.232, 3.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6234_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KW11L_INT_ENABLE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n5057_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.698</td>
<td>3.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C44[3][B]</td>
<td style=" font-weight:bold;">n6234_s1/I2</td>
</tr>
<tr>
<td>11.069</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C44[3][B]</td>
<td style=" background: #97FFFF;">n6234_s1/F</td>
</tr>
<tr>
<td>11.972</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C44[1][A]</td>
<td style=" font-weight:bold;">REG_KW11L_INT_ENABLE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5057_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R45C45[2][B]</td>
<td>n5057_s2/F</td>
</tr>
<tr>
<td>11.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[1][A]</td>
<td>REG_KW11L_INT_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>11.410</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KW11L_INT_ENABLE_s0</td>
</tr>
<tr>
<td>11.375</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C44[1][A]</td>
<td>REG_KW11L_INT_ENABLE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 7.965%; route: 0.903, 19.387%; tC2Q: 3.384, 72.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6232_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KW11L_INT_ENABLE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n5057_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.698</td>
<td>3.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C44[2][B]</td>
<td style=" font-weight:bold;">n6232_s3/I1</td>
</tr>
<tr>
<td>11.069</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C44[2][B]</td>
<td style=" background: #97FFFF;">n6232_s3/F</td>
</tr>
<tr>
<td>11.231</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td style=" font-weight:bold;">REG_KW11L_INT_ENABLE_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5057_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R45C45[2][B]</td>
<td>n5057_s2/F</td>
</tr>
<tr>
<td>11.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>REG_KW11L_INT_ENABLE_s1/CLK</td>
</tr>
<tr>
<td>11.410</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KW11L_INT_ENABLE_s1</td>
</tr>
<tr>
<td>11.375</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>REG_KW11L_INT_ENABLE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.472%; route: 0.162, 4.138%; tC2Q: 3.384, 86.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.289</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>n5772_s1/I2</td>
</tr>
<tr>
<td>7.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">n5772_s1/F</td>
</tr>
<tr>
<td>8.893</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>REG_KE_MQ_10_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_10_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>REG_KE_MQ_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.575%; route: 2.776, 77.914%; tC2Q: 0.232, 6.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.295</td>
<td>1.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>n5832_s1/I2</td>
</tr>
<tr>
<td>7.850</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td style=" background: #97FFFF;">n5832_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>REG_KE_AC_11_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_11_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>REG_KE_AC_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 16.232%; route: 2.632, 76.983%; tC2Q: 0.232, 6.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.303</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][A]</td>
<td>n5834_s1/I1</td>
</tr>
<tr>
<td>7.820</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][A]</td>
<td style=" background: #97FFFF;">n5834_s1/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>REG_KE_AC_10_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_10_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>REG_KE_AC_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 15.255%; route: 2.640, 77.900%; tC2Q: 0.232, 6.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.295</td>
<td>1.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>n5776_s1/I2</td>
</tr>
<tr>
<td>7.812</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">n5776_s1/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>REG_KE_MQ_9_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_9_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>REG_KE_MQ_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 15.290%; route: 2.632, 77.848%; tC2Q: 0.232, 6.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.143</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>n5764_s1/I2</td>
</tr>
<tr>
<td>7.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">n5764_s1/F</td>
</tr>
<tr>
<td>8.562</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>REG_KE_MQ_12_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_12_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>REG_KE_MQ_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 11.475%; route: 2.630, 81.349%; tC2Q: 0.232, 7.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.143</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td>n5876_s1/I2</td>
</tr>
<tr>
<td>7.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">n5876_s1/F</td>
</tr>
<tr>
<td>8.413</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>REG_KE_AC_0_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_0_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>REG_KE_AC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.033%; route: 2.480, 80.443%; tC2Q: 0.232, 7.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>n5872_s1/I2</td>
</tr>
<tr>
<td>7.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">n5872_s1/F</td>
</tr>
<tr>
<td>8.407</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>REG_KE_AC_1_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_1_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>REG_KE_AC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.055%; route: 2.475, 80.406%; tC2Q: 0.232, 7.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>n5804_s1/I2</td>
</tr>
<tr>
<td>7.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">n5804_s1/F</td>
</tr>
<tr>
<td>8.407</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>REG_KE_MQ_2_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_2_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>REG_KE_MQ_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.055%; route: 2.475, 80.406%; tC2Q: 0.232, 7.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.295</td>
<td>1.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td>n5754_s1/I1</td>
</tr>
<tr>
<td>7.812</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td style=" background: #97FFFF;">n5754_s1/F</td>
</tr>
<tr>
<td>8.209</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>REG_KE_MQ_14_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_14_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>REG_KE_MQ_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.954%; route: 2.131, 73.989%; tC2Q: 0.232, 8.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>n5750_s1/I2</td>
</tr>
<tr>
<td>7.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C35[1][A]</td>
<td style=" background: #97FFFF;">n5750_s1/F</td>
</tr>
<tr>
<td>8.197</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][A]</td>
<td>REG_KE_MQ_15_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_15_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[2][A]</td>
<td>REG_KE_MQ_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.939%; route: 2.264, 78.970%; tC2Q: 0.232, 8.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>n5748_s2/I1</td>
</tr>
<tr>
<td>7.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">n5748_s2/F</td>
</tr>
<tr>
<td>8.182</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>REG_KE_MQ_15_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_15_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>REG_KE_MQ_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.006%; route: 2.249, 78.861%; tC2Q: 0.232, 8.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.295</td>
<td>1.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td>n5870_s1/I1</td>
</tr>
<tr>
<td>7.850</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td style=" background: #97FFFF;">n5870_s1/F</td>
</tr>
<tr>
<td>8.004</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>REG_KE_AC_1_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>REG_KE_AC_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 20.749%; route: 1.888, 70.578%; tC2Q: 0.232, 8.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.293</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n5852_s1/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n5852_s1/F</td>
</tr>
<tr>
<td>7.964</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td>REG_KE_AC_6_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_6_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[2][A]</td>
<td>REG_KE_AC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.623%; route: 1.886, 71.572%; tC2Q: 0.232, 8.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.289</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>n5766_s1/I1</td>
</tr>
<tr>
<td>7.806</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">n5766_s1/F</td>
</tr>
<tr>
<td>7.960</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>REG_KE_MQ_11_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_11_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>REG_KE_MQ_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.649%; route: 1.882, 71.533%; tC2Q: 0.232, 8.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>n5756_s1/I2</td>
</tr>
<tr>
<td>7.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" background: #97FFFF;">n5756_s1/F</td>
</tr>
<tr>
<td>7.921</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>REG_KE_MQ_14_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_14_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>REG_KE_MQ_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.313%; route: 1.989, 76.737%; tC2Q: 0.232, 8.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.143</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>n5850_s1/I1</td>
</tr>
<tr>
<td>7.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">n5850_s1/F</td>
</tr>
<tr>
<td>7.668</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>REG_KE_AC_6_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_6_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>REG_KE_AC_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.862%; route: 1.736, 74.218%; tC2Q: 0.232, 9.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>n5802_s1/I1</td>
</tr>
<tr>
<td>7.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td style=" background: #97FFFF;">n5802_s1/F</td>
</tr>
<tr>
<td>7.662</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>REG_KE_MQ_2_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_2_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>REG_KE_MQ_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.901%; route: 1.730, 74.155%; tC2Q: 0.232, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>n5760_s1/I2</td>
</tr>
<tr>
<td>7.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" background: #97FFFF;">n5760_s1/F</td>
</tr>
<tr>
<td>7.662</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>REG_KE_MQ_13_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_13_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>REG_KE_MQ_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.901%; route: 1.730, 74.155%; tC2Q: 0.232, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2997</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2670</td>
<td>R34C29[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.131</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td>n5758_s1/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td style=" background: #97FFFF;">n5758_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_13_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>REG_KE_MQ_13_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_13_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>REG_KE_MQ_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.940%; route: 1.724, 74.091%; tC2Q: 0.232, 9.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5866_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[3][A]</td>
<td style=" font-weight:bold;">n5866_s1/I0</td>
</tr>
<tr>
<td>8.869</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[3][A]</td>
<td style=" background: #97FFFF;">n5866_s1/F</td>
</tr>
<tr>
<td>8.996</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>REG_KE_AC_2_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_2_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>REG_KE_AC_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.577%; route: 0.127, 5.185%; tC2Q: 2.092, 85.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5848_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">n5848_s1/I1</td>
</tr>
<tr>
<td>8.869</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">n5848_s1/F</td>
</tr>
<tr>
<td>8.996</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>REG_KE_AC_7_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_7_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>REG_KE_AC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.577%; route: 0.127, 5.185%; tC2Q: 2.092, 85.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5786_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td style=" font-weight:bold;">n5786_s1/I0</td>
</tr>
<tr>
<td>8.869</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td style=" background: #97FFFF;">n5786_s1/F</td>
</tr>
<tr>
<td>8.996</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>REG_KE_MQ_6_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_6_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>REG_KE_MQ_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.577%; route: 0.127, 5.185%; tC2Q: 2.092, 85.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5766_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td style=" font-weight:bold;">n5766_s1/I0</td>
</tr>
<tr>
<td>8.869</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">n5766_s1/F</td>
</tr>
<tr>
<td>8.996</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>REG_KE_MQ_11_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_11_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>REG_KE_MQ_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.577%; route: 0.127, 5.185%; tC2Q: 2.092, 85.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5870_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td style=" font-weight:bold;">n5870_s1/I0</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C42[2][B]</td>
<td style=" background: #97FFFF;">n5870_s1/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>REG_KE_AC_1_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>REG_KE_AC_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.555%; route: 0.127, 5.173%; tC2Q: 2.097, 85.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5852_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td style=" font-weight:bold;">n5852_s1/I1</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n5852_s1/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td>REG_KE_AC_6_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_6_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C41[2][A]</td>
<td>REG_KE_AC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.555%; route: 0.127, 5.173%; tC2Q: 2.097, 85.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5836_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" font-weight:bold;">n5836_s1/I1</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n5836_s1/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>REG_KE_AC_10_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_10_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>REG_KE_AC_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.555%; route: 0.127, 5.173%; tC2Q: 2.097, 85.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5830_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td style=" font-weight:bold;">n5830_s1/I0</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td style=" background: #97FFFF;">n5830_s1/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>REG_KE_AC_11_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_11_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>REG_KE_AC_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.555%; route: 0.127, 5.173%; tC2Q: 2.097, 85.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5814_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td style=" font-weight:bold;">n5814_s1/I0</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">n5814_s1/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>REG_KE_AC_15_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_15_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>REG_KE_AC_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.555%; route: 0.127, 5.173%; tC2Q: 2.097, 85.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5842_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.645</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" font-weight:bold;">n5842_s1/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">n5842_s1/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>REG_KE_AC_8_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_8_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>REG_KE_AC_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.549%; route: 0.123, 5.009%; tC2Q: 2.103, 85.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5838_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[3][A]</td>
<td style=" font-weight:bold;">n5838_s1/I0</td>
</tr>
<tr>
<td>8.944</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C46[3][A]</td>
<td style=" background: #97FFFF;">n5838_s1/F</td>
</tr>
<tr>
<td>9.071</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>REG_KE_AC_9_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_9_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>REG_KE_AC_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.259%; route: 0.127, 5.032%; tC2Q: 2.092, 82.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5840_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td style=" font-weight:bold;">n5840_s1/I1</td>
</tr>
<tr>
<td>8.944</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td style=" background: #97FFFF;">n5840_s1/F</td>
</tr>
<tr>
<td>9.071</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>REG_KE_AC_9_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_9_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>REG_KE_AC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.259%; route: 0.127, 5.032%; tC2Q: 2.092, 82.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5818_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][A]</td>
<td style=" font-weight:bold;">n5818_s1/I0</td>
</tr>
<tr>
<td>8.944</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[3][A]</td>
<td style=" background: #97FFFF;">n5818_s1/F</td>
</tr>
<tr>
<td>9.071</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>REG_KE_AC_14_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_14_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>REG_KE_AC_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.259%; route: 0.127, 5.032%; tC2Q: 2.092, 82.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5820_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" font-weight:bold;">n5820_s1/I1</td>
</tr>
<tr>
<td>8.944</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">n5820_s1/F</td>
</tr>
<tr>
<td>9.071</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>REG_KE_AC_14_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_14_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>REG_KE_AC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.259%; route: 0.127, 5.032%; tC2Q: 2.092, 82.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5798_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td style=" font-weight:bold;">n5798_s1/I0</td>
</tr>
<tr>
<td>8.949</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n5798_s1/F</td>
</tr>
<tr>
<td>9.076</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>REG_KE_MQ_3_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_3_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>REG_KE_MQ_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.231%; route: 0.127, 5.020%; tC2Q: 2.097, 82.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5778_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" font-weight:bold;">n5778_s1/I0</td>
</tr>
<tr>
<td>8.949</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">n5778_s1/F</td>
</tr>
<tr>
<td>9.076</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>REG_KE_MQ_8_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_8_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>REG_KE_MQ_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.231%; route: 0.127, 5.020%; tC2Q: 2.097, 82.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5762_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" font-weight:bold;">n5762_s1/I0</td>
</tr>
<tr>
<td>8.949</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">n5762_s1/F</td>
</tr>
<tr>
<td>9.076</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>REG_KE_MQ_12_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_12_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>REG_KE_MQ_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.231%; route: 0.127, 5.020%; tC2Q: 2.097, 82.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5754_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td style=" font-weight:bold;">n5754_s1/I0</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td style=" background: #97FFFF;">n5754_s1/F</td>
</tr>
<tr>
<td>9.123</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>REG_KE_MQ_14_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_14_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>REG_KE_MQ_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.103%; route: 0.249, 9.655%; tC2Q: 2.097, 81.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5844_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.645</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">n5844_s1/I1</td>
</tr>
<tr>
<td>8.880</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">n5844_s1/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>REG_KE_AC_8_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_8_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>REG_KE_AC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.084%; route: 0.249, 9.634%; tC2Q: 2.103, 81.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5854_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[0][B]</td>
<td style=" font-weight:bold;">n5854_s1/I0</td>
</tr>
<tr>
<td>9.018</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C43[0][B]</td>
<td style=" background: #97FFFF;">n5854_s1/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td>REG_KE_AC_5_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_5_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[0][A]</td>
<td>REG_KE_AC_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.753%; route: 0.127, 4.888%; tC2Q: 2.092, 80.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5802_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td style=" font-weight:bold;">n5802_s1/I0</td>
</tr>
<tr>
<td>9.018</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td style=" background: #97FFFF;">n5802_s1/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>REG_KE_MQ_2_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_2_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>REG_KE_MQ_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.753%; route: 0.127, 4.888%; tC2Q: 2.092, 80.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5790_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][A]</td>
<td style=" font-weight:bold;">n5790_s1/I0</td>
</tr>
<tr>
<td>9.018</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C44[1][A]</td>
<td style=" background: #97FFFF;">n5790_s1/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>REG_KE_MQ_5_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_5_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>REG_KE_MQ_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.753%; route: 0.127, 4.888%; tC2Q: 2.092, 80.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5792_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td style=" font-weight:bold;">n5792_s1/I1</td>
</tr>
<tr>
<td>9.018</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">n5792_s1/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[2][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[2][A]</td>
<td>REG_KE_MQ_5_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_5_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[2][A]</td>
<td>REG_KE_MQ_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.753%; route: 0.127, 4.888%; tC2Q: 2.092, 80.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5782_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td style=" font-weight:bold;">n5782_s1/I0</td>
</tr>
<tr>
<td>9.018</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td style=" background: #97FFFF;">n5782_s1/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>REG_KE_MQ_7_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_7_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>REG_KE_MQ_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.753%; route: 0.127, 4.888%; tC2Q: 2.092, 80.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n5760_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>120</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" font-weight:bold;">n5760_s1/I1</td>
</tr>
<tr>
<td>9.018</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" background: #97FFFF;">n5760_s1/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>382</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>REG_KE_MQ_13_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_13_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>REG_KE_MQ_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.753%; route: 0.127, 4.888%; tC2Q: 2.092, 80.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_27_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_25_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_21_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_13_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>init_cnt_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>init_cnt_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>init_cnt_26_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>div_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>div_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>div_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LED_R_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>LED_R_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>LED_R_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_28_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2997</td>
<td>sys_clk_d</td>
<td>-15.482</td>
<td>3.468</td>
</tr>
<tr>
<td>2670</td>
<td>INIT_n_d</td>
<td>-15.482</td>
<td>1.741</td>
</tr>
<tr>
<td>382</td>
<td>SCTL_n_d</td>
<td>-1.356</td>
<td>3.384</td>
</tr>
<tr>
<td>120</td>
<td>ALE_n_d</td>
<td>-13.647</td>
<td>3.146</td>
</tr>
<tr>
<td>118</td>
<td>newstate</td>
<td>3.377</td>
<td>2.515</td>
</tr>
<tr>
<td>116</td>
<td>RESET_n</td>
<td>5.337</td>
<td>1.709</td>
</tr>
<tr>
<td>82</td>
<td>n3848_8</td>
<td>0.864</td>
<td>3.330</td>
</tr>
<tr>
<td>59</td>
<td>n492_18</td>
<td>-2.905</td>
<td>1.427</td>
</tr>
<tr>
<td>53</td>
<td>reg_sub_add[0][17]</td>
<td>6.402</td>
<td>0.981</td>
</tr>
<tr>
<td>53</td>
<td>n4268_5</td>
<td>4.587</td>
<td>1.406</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C14</td>
<td>87.50%</td>
</tr>
<tr>
<td>R32C23</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C47</td>
<td>86.11%</td>
</tr>
<tr>
<td>R31C20</td>
<td>86.11%</td>
</tr>
<tr>
<td>R27C12</td>
<td>86.11%</td>
</tr>
<tr>
<td>R27C13</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C44</td>
<td>86.11%</td>
</tr>
<tr>
<td>R21C16</td>
<td>86.11%</td>
</tr>
<tr>
<td>R21C17</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
