
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.467779                       # Number of seconds simulated
sim_ticks                                467778956500                       # Number of ticks simulated
final_tick                               1100717901000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144134                       # Simulator instruction rate (inst/s)
host_op_rate                                   154629                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33711476                       # Simulator tick rate (ticks/s)
host_mem_usage                                2247552                       # Number of bytes of host memory used
host_seconds                                 13875.96                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2145623354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     44377472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44420032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     38077056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38077056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       693398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              694063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        594954                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             594954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        90983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     94868466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              94959449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        90983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            90983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        81399677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             81399677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        81399677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        90983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     94868466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            176359126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      694063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     594954                       # Number of write requests accepted
system.mem_ctrls.readBursts                    694063                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   594954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               44417664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38075328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44420032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38077056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            37730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37054                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  467466625500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                694063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               594954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  451721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  194355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   27298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  36606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       243392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.930581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.822432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.169206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        71849     29.52%     29.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        60242     24.75%     54.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30825     12.66%     66.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17183      7.06%     74.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17421      7.16%     81.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6078      2.50%     83.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5120      2.10%     85.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3552      1.46%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31122     12.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       243392                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.779098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.283995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.796542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         35003     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           45      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           18      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35088                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.955284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.911741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.239185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20739     59.11%     59.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              481      1.37%     60.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10007     28.52%     89.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2681      7.64%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              928      2.64%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              247      0.70%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35088                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  17500809750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30513797250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3470130000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25216.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43966.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        94.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     94.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   544005                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  501556                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     362653.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                846311340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                449825145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2445071580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1537822440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         15930854160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          12584219460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            735075840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     46925023140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     19172532960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      69988445490                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           170621555745                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            364.748249                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         437955615250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    910831500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6755848000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 285419297500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  49928544250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   21858623000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 102905812250                       # Time in different power states
system.mem_ctrls_1.actEnergy                891507540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                473847495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2510274060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1567696500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         16267062240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          12748572690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            759834240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     47530692600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     19793380800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      69247125030                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           171795191895                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            367.257203                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         437530399250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    974498000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6898764000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 282051998750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  51545383500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   22074225750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 104234086500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1100717901000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1709419                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           380820314                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1710443                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            222.644259                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.672873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.327127                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999343                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          711                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         772368905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        772368905                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    230606188                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       230606188                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    148953584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      148953584                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1435                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1435                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1568                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    379559772                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        379559772                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    379559775                       # number of overall hits
system.cpu.dcache.overall_hits::total       379559775                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4498287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4498287                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1268545                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1268545                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          133                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5766832                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5766832                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5766832                       # number of overall misses
system.cpu.dcache.overall_misses::total       5766832                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 194263293000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 194263293000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  81174514004                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  81174514004                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1922500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1922500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 275437807004                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 275437807004                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 275437807004                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 275437807004                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    235104475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    235104475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    150222129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150222129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    385326604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    385326604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    385326607                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    385326607                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.019133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019133                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.008444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008444                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.084821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.084821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.014966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.014966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014966                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 43186.060160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43186.060160                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63990.251827                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63990.251827                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 14454.887218                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14454.887218                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 47762.412188                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47762.412188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 47762.412188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47762.412188                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3205684                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             42345                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.703956                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1302060                       # number of writebacks
system.cpu.dcache.writebacks::total           1302060                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3054906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3054906                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1002640                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1002640                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4057546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4057546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4057546                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4057546                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1443381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1443381                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       265905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       265905                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          133                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          133                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1709286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1709286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1709286                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1709286                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  63859608500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  63859608500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  11602254691                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11602254691                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1789500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1789500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  75461863191                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75461863191                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  75461863191                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75461863191                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004436                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004436                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004436                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004436                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 44243.071303                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44243.071303                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 43633.082082                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43633.082082                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13454.887218                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13454.887218                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 44148.178357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44148.178357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 44148.178357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44148.178357                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             23826                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.929493                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1197209528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24337                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49192.978921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   243.156026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   267.773467                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.474914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.522995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         587213627                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        587213627                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    293570630                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       293570630                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    293570630                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        293570630                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    293570630                       # number of overall hits
system.cpu.icache.overall_hits::total       293570630                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        24270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24270                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        24270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        24270                       # number of overall misses
system.cpu.icache.overall_misses::total         24270                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    382679999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    382679999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    382679999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    382679999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    382679999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    382679999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    293594900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    293594900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    293594900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    293594900                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    293594900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    293594900                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15767.614297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15767.614297                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15767.614297                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15767.614297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15767.614297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15767.614297                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          160                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        23826                       # number of writebacks
system.cpu.icache.writebacks::total             23826                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          443                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          443                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          443                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          443                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          443                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          443                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        23827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        23827                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        23827                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        23827                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        23827                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        23827                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    347289499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    347289499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    347289499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    347289499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    347289499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    347289499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14575.460570                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14575.460570                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14575.460570                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14575.460570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14575.460570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14575.460570                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    694736                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     3059220                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    727504                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.205090                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       62.435397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        743.007501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    68.955260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 31893.601843                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.022675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.973315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          566                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28403104                       # Number of tag accesses
system.l2.tags.data_accesses                 28403104                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1302060                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1302060                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        22840                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22840                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       158176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                158176                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        23158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23158                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       857840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            857840                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         23158                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1016016                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1039174                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        23158                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1016016                       # number of overall hits
system.l2.overall_hits::total                 1039174                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       107748                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107748                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       585655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          585655                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          669                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       693403                       # number of demand (read+write) misses
system.l2.demand_misses::total                 694072                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          669                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       693403                       # number of overall misses
system.l2.overall_misses::total                694072                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   9524751000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9524751000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     66492500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66492500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  52645305500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  52645305500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     66492500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  62170056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62236549000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     66492500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  62170056500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62236549000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1302060                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1302060                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        22840                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22840                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       265924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            265924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        23827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1443495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1443495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        23827                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1709419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1733246                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        23827                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1709419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1733246                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.405183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.405183                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.028077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028077                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.405720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.405720                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.028077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.405637                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.400446                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.028077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.405637                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.400446                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88398.401826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88398.401826                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 99390.881913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99390.881913                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 89891.327659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89891.327659                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 99390.881913                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89659.341682                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89668.721689                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 99390.881913                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89659.341682                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89668.721689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               594954                       # number of writebacks
system.l2.writebacks::total                    594954                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       107748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107748                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       585650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       585650                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       693398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            694063                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       693398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           694063                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8447271000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8447271000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     59578500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59578500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  46788356000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46788356000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     59578500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  55235627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55295205500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     59578500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  55235627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55295205500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.405183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.405183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.027910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.405717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.405717                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.027910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.405634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.400441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.027910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.405634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.400441                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78398.401826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78398.401826                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 89591.729323                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89591.729323                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 79891.327585                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79891.327585                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 89591.729323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79659.339946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79668.856429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 89591.729323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79659.339946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79668.856429                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1388213                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       694157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             586315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       594954                       # Transaction distribution
system.membus.trans_dist::CleanEvict            99196                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107748                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        586315                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2082276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2082276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     82497088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82497088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            694063                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  694063    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              694063                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1884014500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1876458750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       129227875                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    100895399                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8939080                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     81511680                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        81432590                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.902971                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         2316882                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         3172                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         2806                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          366                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1100717901000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                935557919                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    298423926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1176873680                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           129227875                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     83752278                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             628066579                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        17899722                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           68                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         293594900                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4214535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    935440452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.324245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.298789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        388673745     41.55%     41.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        152599595     16.31%     57.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         96348409     10.30%     68.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        297818703     31.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    935440452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.138129                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.257938                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        299567273                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      92858410                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         527556392                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       6509825                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8948548                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     76517494                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1459                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1188452683                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      33334074                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8948548                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        320813037                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        61431268                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        66877                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         512441922                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      31738776                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1160299774                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      15820217                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1743241                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1136509                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       18553018                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        8564239                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         3470                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1922211486                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7442112272                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1171580391                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    874869707                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1756198730                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        166012726                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1589                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1589                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          13769754                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    275093505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    162601578                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     18075687                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2998487                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1149119860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1111488954                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4778143                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    102554261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    254275599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    935440452                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.188199                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.103210                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    344891458     36.87%     36.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    201970292     21.59%     58.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    276069030     29.51%     87.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     93255108      9.97%     97.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18716991      2.00%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       507366      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1917      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        27338      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          952      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    935440452                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        78864700     65.39%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             28      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     65.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       618415      0.51%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc         1152      0.00%     65.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      5900202      4.89%     70.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        67739      0.06%     70.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22949086     19.03%     89.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12201157     10.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     524855365     47.22%     47.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1896231      0.17%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     28990110      2.61%     50.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        63664      0.01%     50.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3310578      0.30%     50.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        41811      0.00%     50.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      7027569      0.63%     50.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     57858679      5.21%     56.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     55596768      5.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt        13552      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    124827944     11.23%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     67379432      6.06%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    147770766     13.29%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     91856485      8.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1111488954                       # Type of FU issued
system.switch_cpus.iq.rate                   1.188049                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           120602479                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.108505                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2492278332                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    856272338                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    697004297                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    791520649                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    395418294                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    391115090                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      833037581                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       399053852                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     32938664                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     20804867                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       109099                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        42775                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     10711796                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2242                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        99581                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8948548                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        19324924                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        344113                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1149131877                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     275093505                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    162601578                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1587                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          74149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        217873                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        42775                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5191602                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      4233720                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      9425322                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1094362724                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     267172129                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     17126229                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  7275                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            422998678                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        105966829                       # Number of branches executed
system.switch_cpus.iew.exec_stores          155826549                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.169743                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1088593458                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1088119387                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         548564088                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         982707228                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.163070                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.558217                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     83375206                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         4708                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      8937767                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    921335488                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.135935                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.591546                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    457893309     49.70%     49.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    200816269     21.80%     71.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    114975471     12.48%     83.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     63775071      6.92%     90.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37588850      4.08%     94.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     25828585      2.80%     97.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5808374      0.63%     98.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7059922      0.77%     99.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7589637      0.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    921335488                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000007216                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1046577543                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              406178410                       # Number of memory references committed
system.switch_cpus.commit.loads             254288633                       # Number of loads committed
system.switch_cpus.commit.membars                3136                       # Number of memory barriers committed
system.switch_cpus.commit.branches          101517331                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          390670388                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         789565304                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1804274                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    485758456     46.41%     46.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1875883      0.18%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     28988270      2.77%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        63425      0.01%     49.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      3289981      0.31%     49.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        41806      0.00%     49.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      6919607      0.66%     50.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     57852756      5.53%     55.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     55595397      5.31%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt        13552      0.00%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    108171026     10.34%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     60038365      5.74%     77.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    146117607     13.96%     91.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     91851412      8.78%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1046577543                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       7589637                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2043698509                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2274012192                       # The number of ROB writes
system.switch_cpus.timesIdled                   12217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  117467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1046570327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.935558                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.935558                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.068881                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.068881                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1078333980                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       437960208                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         872367988                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        585743455                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4055845934                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        650353580                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3212471638                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      146000516                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      3466491                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1733246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2945                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            594                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          593                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1100717901000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1467322                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1897014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        23826                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          507141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           265924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          265924                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23827                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1443495                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        71480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5128257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5199737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3049792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    192734656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195784448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          694736                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38077056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2427982                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001458                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038172                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2424442     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3539      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2427982                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3059131500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          35909661                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2564130995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
