-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity snappyCompressStream_snappyCompressPart2_Pipeline_snappy_compress is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lenOffset_Stream3_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    lenOffset_Stream3_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    lenOffset_Stream3_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    lenOffset_Stream3_empty_n : IN STD_LOGIC;
    lenOffset_Stream3_read : OUT STD_LOGIC;
    lit_outStream2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    lit_outStream2_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    lit_outStream2_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    lit_outStream2_empty_n : IN STD_LOGIC;
    lit_outStream2_read : OUT STD_LOGIC;
    outStream12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    outStream12_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    outStream12_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    outStream12_full_n : IN STD_LOGIC;
    outStream12_write : OUT STD_LOGIC;
    snappyOutEos13_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    snappyOutEos13_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    snappyOutEos13_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    snappyOutEos13_full_n : IN STD_LOGIC;
    snappyOutEos13_write : OUT STD_LOGIC;
    tmpValue_V_1 : IN STD_LOGIC_VECTOR (63 downto 0);
    zext_ln142 : IN STD_LOGIC_VECTOR (1 downto 0);
    input_size_load : IN STD_LOGIC_VECTOR (31 downto 0);
    compressedSize_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    compressedSize_1_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of snappyCompressStream_snappyCompressPart2_Pipeline_snappy_compress is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_2_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_C : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv16_41 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000001";
    constant ap_const_lv16_B : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001011";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_3D : STD_LOGIC_VECTOR (15 downto 0) := "0000000000111101";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal or_ln209_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal next_state_1_load_fu_367_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln209_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op49_read_state2 : BOOLEAN;
    signal ap_predicate_op62_read_state2 : BOOLEAN;
    signal icmp_ln316_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_fu_317_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op81_read_state2 : BOOLEAN;
    signal and_ln281_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln297_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_1_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op106_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal or_ln209_reg_997 : STD_LOGIC_VECTOR (0 downto 0);
    signal next_state_1_reg_989 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op163_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal and_ln352_reg_1069 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal lenOffset_Stream3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lit_outStream2_blk_n : STD_LOGIC;
    signal outStream12_blk_n : STD_LOGIC;
    signal snappyOutEos13_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln209_reg_993 : STD_LOGIC_VECTOR (0 downto 0);
    signal outValue_V_2_fu_412_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal outValue_V_1_fu_421_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln316_reg_1018 : STD_LOGIC_VECTOR (0 downto 0);
    signal lit_ending_load_1_reg_1022 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_624_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_fu_653_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1065_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1085_1_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_798_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln352_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_flagOutWrite_phi_fu_215_p34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_flagOutWrite_reg_210 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_flagOutWrite_reg_210 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_flagOutWrite_reg_210 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_outValue_V_7_reg_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outValue_V_7_reg_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outValue_V_7_reg_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal inIdx_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal inIdx_2_fu_713_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal match_length_fu_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_length_2_fu_681_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_fu_134 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_V_fu_685_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_fu_138 : STD_LOGIC_VECTOR (63 downto 0);
    signal lit_ending_fu_142 : STD_LOGIC_VECTOR (0 downto 0);
    signal lit_ending_1_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outLitLen_fu_146 : STD_LOGIC_VECTOR (15 downto 0);
    signal outLitLen_2_fu_443_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal litSecLength_V_fu_671_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal next_state_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal compressedSize_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal compressedSize_1_fu_875_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln142_cast_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln209_1_fu_375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_528_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln281_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1085_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_550_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln1077_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln297_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln391_1_fu_614_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln391_fu_618_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln391_fu_518_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln_fu_643_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln391_fu_637_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln232_fu_695_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln232_1_fu_699_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_fu_703_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln224_fu_709_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln233_fu_719_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln233_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_1_fu_782_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln414_fu_792_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln352_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component snappyCompressStream_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component snappyCompressStream_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_flagOutWrite_reg_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_flagOutWrite_reg_210 <= ap_const_lv1_0;
            elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((ap_const_lv1_0 = and_ln281_fu_544_p2) and (next_state_fu_150 = ap_const_lv32_1) and (ap_const_lv1_1 = and_ln297_fu_572_p2) and (or_ln209_fu_381_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln281_fu_544_p2) and (next_state_fu_150 = ap_const_lv32_1) and (ap_const_lv1_1 = and_ln298_1_fu_590_p2) and (or_ln209_fu_381_p2 = ap_const_lv1_1)))) or ((ap_const_lv1_0 = and_ln298_1_fu_590_p2) and (ap_const_lv1_0 = and_ln297_fu_572_p2) and (ap_const_lv1_0 = and_ln281_fu_544_p2) and (icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_1) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln298_1_fu_590_p2) and (ap_const_lv1_0 = and_ln297_fu_572_p2) and (ap_const_lv1_0 = and_ln281_fu_544_p2) and (icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_1) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_fu_150 = ap_const_lv32_1) and (ap_const_lv1_1 = and_ln281_fu_544_p2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_6) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_8) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_6) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_8) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((next_state_fu_150 = ap_const_lv32_1)) and not((next_state_fu_150 = ap_const_lv32_2)) and not((next_state_fu_150 = ap_const_lv32_6)) and not((next_state_fu_150 = ap_const_lv32_8)) and not((next_state_1_load_fu_367_p1 = ap_const_lv32_0)) and not((next_state_1_load_fu_367_p1 = ap_const_lv32_7)) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_0) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_7) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_flagOutWrite_reg_210 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_flagOutWrite_reg_210 <= ap_phi_reg_pp0_iter1_flagOutWrite_reg_210;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_outValue_V_7_reg_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((ap_const_lv1_0 = and_ln281_fu_544_p2) and (next_state_fu_150 = ap_const_lv32_1) and (ap_const_lv1_1 = and_ln297_fu_572_p2) and (or_ln209_fu_381_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln281_fu_544_p2) and (next_state_fu_150 = ap_const_lv32_1) and (ap_const_lv1_1 = and_ln298_1_fu_590_p2) and (or_ln209_fu_381_p2 = ap_const_lv1_1))))) then 
                ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= p_Result_2_fu_624_p3;
            elsif ((((icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_8) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_8) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= p_Val2_s_fu_134(15 downto 8);
            elsif (((next_state_1_load_fu_367_p1 = ap_const_lv32_7) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= outValue_V_2_fu_412_p1;
            elsif ((((icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_6) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_6) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= outValue_V_1_fu_421_p1;
            elsif (((next_state_fu_150 = ap_const_lv32_1) and (ap_const_lv1_1 = and_ln281_fu_544_p2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= p_Result_1_fu_653_p4;
            elsif (((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= p_Result_s_fu_798_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= ap_phi_reg_pp0_iter1_outValue_V_7_reg_268;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outValue_V_7_reg_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (lit_ending_load_1_reg_1022 = ap_const_lv1_0) and (icmp_ln316_reg_1018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (next_state_1_reg_989 = ap_const_lv32_2) and (or_ln209_reg_997 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln316_reg_1018 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (next_state_1_reg_989 = ap_const_lv32_2) and (or_ln209_reg_997 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (lit_ending_load_1_reg_1022 = ap_const_lv1_1) and (icmp_ln316_reg_1018 = ap_const_lv1_1) and (icmp_ln209_reg_993 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (next_state_1_reg_989 = ap_const_lv32_2) and (or_ln209_reg_997 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (lit_ending_load_1_reg_1022 = ap_const_lv1_1) and (icmp_ln316_reg_1018 = ap_const_lv1_1) and (icmp_ln209_reg_993 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (next_state_1_reg_989 = ap_const_lv32_2) and (or_ln209_reg_997 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter3_outValue_V_7_reg_268 <= lit_outStream2_dout;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_outValue_V_7_reg_268 <= ap_phi_reg_pp0_iter2_outValue_V_7_reg_268;
            end if; 
        end if;
    end process;

    compressedSize_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    compressedSize_fu_154 <= zext_ln142_cast_fu_320_p1;
                elsif (((ap_const_lv1_1 = and_ln352_fu_869_p2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    compressedSize_fu_154 <= compressedSize_1_fu_875_p2;
                end if;
            end if; 
        end if;
    end process;

    inIdx_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inIdx_fu_126 <= ap_const_lv32_0;
            elsif ((((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_0) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                inIdx_fu_126 <= inIdx_2_fu_713_p2;
            end if; 
        end if;
    end process;

    lit_ending_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_0) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                lit_ending_fu_142 <= lit_ending_1_fu_731_p2;
            elsif ((((lit_ending_fu_142 = ap_const_lv1_1) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((lit_ending_fu_142 = ap_const_lv1_1) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_load_fu_317_p1 = ap_const_lv1_0) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                lit_ending_fu_142 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    match_length_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                match_length_fu_130 <= ap_const_lv16_0;
            elsif ((((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_0) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                match_length_fu_130 <= match_length_2_fu_681_p1;
            end if; 
        end if;
    end process;

    next_state_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                next_state_fu_150(0) <= '1';
                next_state_fu_150(1) <= '0';
                next_state_fu_150(2) <= '0';
                next_state_fu_150(3) <= '0';
            elsif (((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                next_state_fu_150(0) <= '0';
                next_state_fu_150(1) <= '1';
                next_state_fu_150(2) <= '0';
                next_state_fu_150(3) <= '0';
            elsif (((next_state_fu_150 = ap_const_lv32_1) and (ap_const_lv1_1 = and_ln281_fu_544_p2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                next_state_fu_150(0) <= '0';
                next_state_fu_150(1) <= '1';
                next_state_fu_150(2) <= '1';
                next_state_fu_150(3) <= '0';
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((ap_const_lv1_0 = and_ln281_fu_544_p2) and (next_state_fu_150 = ap_const_lv32_1) and (ap_const_lv1_1 = and_ln297_fu_572_p2) and (or_ln209_fu_381_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln281_fu_544_p2) and (next_state_fu_150 = ap_const_lv32_1) and (ap_const_lv1_1 = and_ln298_1_fu_590_p2) and (or_ln209_fu_381_p2 = ap_const_lv1_1))))) then 
                next_state_fu_150(0) <= '1';
                next_state_fu_150(1) <= '1';
                next_state_fu_150(2) <= '1';
                next_state_fu_150(3) <= '0';
            elsif (((grp_load_fu_317_p1 = ap_const_lv1_0) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                next_state_fu_150(0) <= '1';
                next_state_fu_150(1) <= '0';
                next_state_fu_150(2) <= '0';
                next_state_fu_150(3) <= '0';
            elsif (((icmp_ln316_fu_449_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                next_state_fu_150(0) <= '0';
                next_state_fu_150(1) <= '1';
                next_state_fu_150(2) <= '0';
                next_state_fu_150(3) <= '0';
            elsif (((next_state_1_load_fu_367_p1 = ap_const_lv32_7) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                next_state_fu_150(0) <= '0';
                next_state_fu_150(1) <= '0';
                next_state_fu_150(2) <= '0';
                next_state_fu_150(3) <= '1';
            elsif ((((ap_const_lv1_0 = and_ln298_1_fu_590_p2) and (ap_const_lv1_0 = and_ln297_fu_572_p2) and (ap_const_lv1_0 = and_ln281_fu_544_p2) and (icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_1) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln298_1_fu_590_p2) and (ap_const_lv1_0 = and_ln297_fu_572_p2) and (ap_const_lv1_0 = and_ln281_fu_544_p2) and (icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_1) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((lit_ending_fu_142 = ap_const_lv1_1) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((lit_ending_fu_142 = ap_const_lv1_1) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_6) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_8) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_6) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_8) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_0) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                next_state_fu_150(0) <= '0';
                next_state_fu_150(1) <= '0';
                next_state_fu_150(2) <= '0';
                next_state_fu_150(3) <= '0';
            end if; 
        end if;
    end process;

    outLitLen_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                outLitLen_fu_146 <= p_Val2_1_fu_138(47 downto 32);
            elsif ((((lit_ending_fu_142 = ap_const_lv1_1) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((lit_ending_fu_142 = ap_const_lv1_1) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (icmp_ln209_fu_370_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_load_fu_317_p1 = ap_const_lv1_0) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                outLitLen_fu_146 <= ap_const_lv16_0;
            elsif (((icmp_ln316_fu_449_p2 = ap_const_lv1_0) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                outLitLen_fu_146 <= outLitLen_2_fu_443_p2;
            end if; 
        end if;
    end process;

    p_Val2_1_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_Val2_1_fu_138 <= tmpValue_V_1;
            elsif ((((ap_const_lv1_0 = and_ln298_1_fu_590_p2) and (ap_const_lv1_0 = and_ln297_fu_572_p2) and (ap_const_lv1_0 = and_ln281_fu_544_p2) and (icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_1) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((lit_ending_fu_142 = ap_const_lv1_1) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_6) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_8) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                p_Val2_1_fu_138 <= lenOffset_Stream3_dout;
            end if; 
        end if;
    end process;

    p_Val2_s_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_Val2_s_fu_134 <= ap_const_lv16_0;
            elsif ((((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_0) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((next_state_1_load_fu_367_p1 = ap_const_lv32_0) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (icmp_ln1085_1_fu_743_p2 = ap_const_lv1_1) and (icmp_ln1065_fu_737_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                p_Val2_s_fu_134 <= p_Val2_1_fu_138(31 downto 16);
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln352_reg_1069 <= and_ln352_fu_869_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln209_reg_993 <= icmp_ln209_fu_370_p2;
                    next_state_1_reg_989(3 downto 0) <= next_state_fu_150(3 downto 0);
                or_ln209_reg_997 <= or_ln209_fu_381_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_flagOutWrite_reg_210 <= ap_phi_reg_pp0_iter0_flagOutWrite_reg_210;
                ap_phi_reg_pp0_iter1_outValue_V_7_reg_268 <= ap_phi_reg_pp0_iter0_outValue_V_7_reg_268;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln316_reg_1018 <= icmp_ln316_fu_449_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                lit_ending_load_1_reg_1022 <= lit_ending_fu_142;
            end if;
        end if;
    end process;
    next_state_1_reg_989(31 downto 4) <= "0000000000000000000000000000";
    next_state_fu_150(31 downto 4) <= "0000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln391_fu_618_p2 <= std_logic_vector(unsigned(trunc_ln391_1_fu_614_p1) + unsigned(ap_const_lv6_3F));
    add_ln414_fu_792_p2 <= std_logic_vector(unsigned(trunc_ln414_1_fu_782_p4) + unsigned(ap_const_lv6_3F));
    and_ln281_fu_544_p2 <= (icmp_ln281_fu_522_p2 and icmp_ln1085_fu_538_p2);
    and_ln297_fu_572_p2 <= (icmp_ln297_fu_566_p2 and icmp_ln1077_fu_560_p2);
    and_ln298_1_fu_590_p2 <= (icmp_ln298_fu_578_p2 and and_ln298_fu_584_p2);
    and_ln298_fu_584_p2 <= (icmp_ln297_fu_566_p2 and icmp_ln1085_fu_538_p2);
    and_ln352_fu_869_p2 <= (icmp_ln352_fu_864_p2 and ap_phi_mux_flagOutWrite_phi_fu_215_p34);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, lenOffset_Stream3_empty_n, ap_predicate_op49_read_state2, ap_predicate_op62_read_state2, ap_predicate_op81_read_state2, ap_predicate_op106_read_state2, lit_outStream2_empty_n, ap_predicate_op163_read_state3, outStream12_full_n, and_ln352_reg_1069, snappyOutEos13_full_n)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op106_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op81_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op62_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op49_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln352_reg_1069) and (snappyOutEos13_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln352_reg_1069) and (outStream12_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op163_read_state3 = ap_const_boolean_1) and (lit_outStream2_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, lenOffset_Stream3_empty_n, ap_predicate_op49_read_state2, ap_predicate_op62_read_state2, ap_predicate_op81_read_state2, ap_predicate_op106_read_state2, lit_outStream2_empty_n, ap_predicate_op163_read_state3, outStream12_full_n, and_ln352_reg_1069, snappyOutEos13_full_n)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op106_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op81_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op62_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op49_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln352_reg_1069) and (snappyOutEos13_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln352_reg_1069) and (outStream12_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op163_read_state3 = ap_const_boolean_1) and (lit_outStream2_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, lenOffset_Stream3_empty_n, ap_predicate_op49_read_state2, ap_predicate_op62_read_state2, ap_predicate_op81_read_state2, ap_predicate_op106_read_state2, lit_outStream2_empty_n, ap_predicate_op163_read_state3, outStream12_full_n, and_ln352_reg_1069, snappyOutEos13_full_n)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op106_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op81_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op62_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op49_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln352_reg_1069) and (snappyOutEos13_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln352_reg_1069) and (outStream12_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op163_read_state3 = ap_const_boolean_1) and (lit_outStream2_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(lenOffset_Stream3_empty_n, ap_predicate_op49_read_state2, ap_predicate_op62_read_state2, ap_predicate_op81_read_state2, ap_predicate_op106_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op106_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op81_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op62_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)) or ((ap_predicate_op49_read_state2 = ap_const_boolean_1) and (lenOffset_Stream3_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(lit_outStream2_empty_n, ap_predicate_op163_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op163_read_state3 = ap_const_boolean_1) and (lit_outStream2_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(outStream12_full_n, and_ln352_reg_1069, snappyOutEos13_full_n)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (((ap_const_lv1_1 = and_ln352_reg_1069) and (snappyOutEos13_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln352_reg_1069) and (outStream12_full_n = ap_const_logic_0)));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln209_fu_381_p2, ap_block_pp0_stage0_subdone)
    begin
        if (((or_ln209_fu_381_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_phi_mux_flagOutWrite_phi_fu_215_p34_assign_proc : process(or_ln209_reg_997, next_state_1_reg_989, icmp_ln209_reg_993, icmp_ln316_reg_1018, lit_ending_load_1_reg_1022, ap_phi_reg_pp0_iter2_flagOutWrite_reg_210)
    begin
        if ((((lit_ending_load_1_reg_1022 = ap_const_lv1_0) and (icmp_ln316_reg_1018 = ap_const_lv1_1) and (next_state_1_reg_989 = ap_const_lv32_2) and (or_ln209_reg_997 = ap_const_lv1_1)) or ((icmp_ln316_reg_1018 = ap_const_lv1_0) and (next_state_1_reg_989 = ap_const_lv32_2) and (or_ln209_reg_997 = ap_const_lv1_1)) or ((lit_ending_load_1_reg_1022 = ap_const_lv1_1) and (icmp_ln316_reg_1018 = ap_const_lv1_1) and (icmp_ln209_reg_993 = ap_const_lv1_0) and (next_state_1_reg_989 = ap_const_lv32_2) and (or_ln209_reg_997 = ap_const_lv1_1)) or ((lit_ending_load_1_reg_1022 = ap_const_lv1_1) and (icmp_ln316_reg_1018 = ap_const_lv1_1) and (icmp_ln209_reg_993 = ap_const_lv1_1) and (next_state_1_reg_989 = ap_const_lv32_2) and (or_ln209_reg_997 = ap_const_lv1_1)))) then 
            ap_phi_mux_flagOutWrite_phi_fu_215_p34 <= ap_const_lv1_1;
        else 
            ap_phi_mux_flagOutWrite_phi_fu_215_p34 <= ap_phi_reg_pp0_iter2_flagOutWrite_reg_210;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_flagOutWrite_reg_210 <= "X";
    ap_phi_reg_pp0_iter0_outValue_V_7_reg_268 <= "XXXXXXXX";

    ap_predicate_op106_read_state2_assign_proc : process(or_ln209_fu_381_p2, icmp_ln209_fu_370_p2, and_ln281_fu_544_p2, and_ln297_fu_572_p2, and_ln298_1_fu_590_p2, next_state_fu_150)
    begin
                ap_predicate_op106_read_state2 <= ((ap_const_lv1_0 = and_ln298_1_fu_590_p2) and (ap_const_lv1_0 = and_ln297_fu_572_p2) and (ap_const_lv1_0 = and_ln281_fu_544_p2) and (icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_1) and (or_ln209_fu_381_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op163_read_state3_assign_proc : process(or_ln209_reg_997, next_state_1_reg_989)
    begin
                ap_predicate_op163_read_state3 <= ((next_state_1_reg_989 = ap_const_lv32_2) and (or_ln209_reg_997 = ap_const_lv1_1));
    end process;


    ap_predicate_op49_read_state2_assign_proc : process(or_ln209_fu_381_p2, icmp_ln209_fu_370_p2, next_state_fu_150)
    begin
                ap_predicate_op49_read_state2 <= ((icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_8) and (or_ln209_fu_381_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op62_read_state2_assign_proc : process(or_ln209_fu_381_p2, icmp_ln209_fu_370_p2, next_state_fu_150)
    begin
                ap_predicate_op62_read_state2 <= ((icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_6) and (or_ln209_fu_381_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op81_read_state2_assign_proc : process(or_ln209_fu_381_p2, icmp_ln209_fu_370_p2, icmp_ln316_fu_449_p2, lit_ending_fu_142, next_state_fu_150)
    begin
                ap_predicate_op81_read_state2 <= ((lit_ending_fu_142 = ap_const_lv1_1) and (icmp_ln316_fu_449_p2 = ap_const_lv1_1) and (icmp_ln209_fu_370_p2 = ap_const_lv1_1) and (next_state_fu_150 = ap_const_lv32_2) and (or_ln209_fu_381_p2 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    compressedSize_1_fu_875_p2 <= std_logic_vector(unsigned(compressedSize_fu_154) + unsigned(ap_const_lv32_1));
    compressedSize_1_out <= compressedSize_fu_154;

    compressedSize_1_out_ap_vld_assign_proc : process(or_ln209_reg_997, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln209_reg_997 = ap_const_lv1_0))) then 
            compressedSize_1_out_ap_vld <= ap_const_logic_1;
        else 
            compressedSize_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    grp_load_fu_317_p1 <= lit_ending_fu_142;
    icmp_ln1065_fu_737_p2 <= "1" when (litSecLength_V_fu_671_p4 = ap_const_lv16_0) else "0";
    icmp_ln1077_fu_560_p2 <= "0" when (tmp_2_fu_550_p4 = ap_const_lv5_0) else "1";
    icmp_ln1085_1_fu_743_p2 <= "1" when (unsigned(litSecLength_V_fu_671_p4) < unsigned(ap_const_lv16_3D)) else "0";
    icmp_ln1085_fu_538_p2 <= "1" when (tmp_fu_528_p4 = ap_const_lv5_0) else "0";
    icmp_ln209_1_fu_375_p2 <= "0" when (next_state_fu_150 = ap_const_lv32_0) else "1";
    icmp_ln209_fu_370_p2 <= "1" when (unsigned(inIdx_fu_126) < unsigned(input_size_load)) else "0";
    icmp_ln233_fu_725_p2 <= "1" when (or_ln233_fu_719_p2 = ap_const_lv16_0) else "0";
    icmp_ln281_fu_522_p2 <= "1" when (unsigned(match_length_fu_130) < unsigned(ap_const_lv16_C)) else "0";
    icmp_ln297_fu_566_p2 <= "1" when (unsigned(match_length_fu_130) < unsigned(ap_const_lv16_41)) else "0";
    icmp_ln298_fu_578_p2 <= "1" when (unsigned(match_length_fu_130) > unsigned(ap_const_lv16_B)) else "0";
    icmp_ln316_fu_449_p2 <= "1" when (outLitLen_2_fu_443_p2 = ap_const_lv16_0) else "0";
    icmp_ln352_fu_864_p2 <= "1" when (unsigned(compressedSize_fu_154) < unsigned(input_size_load)) else "0";
    inIdx_2_fu_713_p2 <= std_logic_vector(unsigned(inIdx_fu_126) + unsigned(zext_ln224_fu_709_p1));

    lenOffset_Stream3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lenOffset_Stream3_empty_n, ap_predicate_op49_read_state2, ap_predicate_op62_read_state2, ap_predicate_op81_read_state2, ap_predicate_op106_read_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op106_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op81_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op62_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op49_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            lenOffset_Stream3_blk_n <= lenOffset_Stream3_empty_n;
        else 
            lenOffset_Stream3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lenOffset_Stream3_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op49_read_state2, ap_predicate_op62_read_state2, ap_predicate_op81_read_state2, ap_predicate_op106_read_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op106_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op81_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op62_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op49_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            lenOffset_Stream3_read <= ap_const_logic_1;
        else 
            lenOffset_Stream3_read <= ap_const_logic_0;
        end if; 
    end process;

    litSecLength_V_fu_671_p4 <= p_Val2_1_fu_138(47 downto 32);
    lit_ending_1_fu_731_p2 <= (lit_ending_fu_142 or icmp_ln233_fu_725_p2);

    lit_outStream2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, lit_outStream2_empty_n, ap_predicate_op163_read_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op163_read_state3 = ap_const_boolean_1))) then 
            lit_outStream2_blk_n <= lit_outStream2_empty_n;
        else 
            lit_outStream2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lit_outStream2_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op163_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op163_read_state3 = ap_const_boolean_1))) then 
            lit_outStream2_read <= ap_const_logic_1;
        else 
            lit_outStream2_read <= ap_const_logic_0;
        end if; 
    end process;

    match_length_2_fu_681_p1 <= p_Val2_1_fu_138(16 - 1 downto 0);
    match_offset_V_fu_685_p4 <= p_Val2_1_fu_138(31 downto 16);
    next_state_1_load_fu_367_p1 <= next_state_fu_150;
    or_ln209_fu_381_p2 <= (icmp_ln209_fu_370_p2 or icmp_ln209_1_fu_375_p2);
    or_ln233_fu_719_p2 <= (match_offset_V_fu_685_p4 or match_length_2_fu_681_p1);
    outLitLen_2_fu_443_p2 <= std_logic_vector(unsigned(outLitLen_fu_146) + unsigned(ap_const_lv16_FFFF));

    outStream12_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, outStream12_full_n, and_ln352_reg_1069, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_1 = and_ln352_reg_1069) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outStream12_blk_n <= outStream12_full_n;
        else 
            outStream12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outStream12_din <= ap_phi_reg_pp0_iter3_outValue_V_7_reg_268;

    outStream12_write_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln352_reg_1069, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln352_reg_1069) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outStream12_write <= ap_const_logic_1;
        else 
            outStream12_write <= ap_const_logic_0;
        end if; 
    end process;

    outValue_V_1_fu_421_p1 <= p_Val2_s_fu_134(8 - 1 downto 0);
    outValue_V_2_fu_412_p1 <= p_Val2_s_fu_134(8 - 1 downto 0);
    p_Result_1_fu_653_p4 <= ((trunc_ln_fu_643_p4 & xor_ln391_fu_637_p2) & ap_const_lv2_1);
    p_Result_2_fu_624_p3 <= (add_ln391_fu_618_p2 & ap_const_lv2_2);
    p_Result_s_fu_798_p3 <= (add_ln414_fu_792_p2 & ap_const_lv2_0);
    ret_V_fu_703_p2 <= std_logic_vector(unsigned(zext_ln232_fu_695_p1) + unsigned(zext_ln232_1_fu_699_p1));

    snappyOutEos13_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln352_reg_1069, snappyOutEos13_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_1 = and_ln352_reg_1069) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            snappyOutEos13_blk_n <= snappyOutEos13_full_n;
        else 
            snappyOutEos13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    snappyOutEos13_din <= ap_const_lv1_0;

    snappyOutEos13_write_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln352_reg_1069, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln352_reg_1069) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            snappyOutEos13_write <= ap_const_logic_1;
        else 
            snappyOutEos13_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_550_p4 <= p_Val2_s_fu_134(15 downto 11);
    tmp_fu_528_p4 <= p_Val2_s_fu_134(15 downto 11);
    trunc_ln391_1_fu_614_p1 <= match_length_fu_130(6 - 1 downto 0);
    trunc_ln391_fu_518_p1 <= match_length_fu_130(3 - 1 downto 0);
    trunc_ln414_1_fu_782_p4 <= p_Val2_1_fu_138(37 downto 32);
    trunc_ln_fu_643_p4 <= p_Val2_s_fu_134(10 downto 8);
    xor_ln391_fu_637_p2 <= (trunc_ln391_fu_518_p1 xor ap_const_lv3_4);
    zext_ln142_cast_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln142),32));
    zext_ln224_fu_709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_703_p2),32));
    zext_ln232_1_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(litSecLength_V_fu_671_p4),17));
    zext_ln232_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(match_length_2_fu_681_p1),17));
end behav;
