==39168== Cachegrind, a cache and branch-prediction profiler
==39168== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39168== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39168== Command: ./sift .
==39168== 
--39168-- warning: L3 cache found, using its data for the LL simulation.
--39168-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39168-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39168== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39168== (see section Limitations in user manual)
==39168== NOTE: further instances of this message will not be shown
==39168== 
==39168== I   refs:      3,167,698,624
==39168== I1  misses:            1,880
==39168== LLi misses:            1,822
==39168== I1  miss rate:          0.00%
==39168== LLi miss rate:          0.00%
==39168== 
==39168== D   refs:        974,218,282  (676,537,035 rd   + 297,681,247 wr)
==39168== D1  misses:       13,819,172  (  9,362,570 rd   +   4,456,602 wr)
==39168== LLd misses:        4,237,483  (  2,253,384 rd   +   1,984,099 wr)
==39168== D1  miss rate:           1.4% (        1.4%     +         1.5%  )
==39168== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39168== 
==39168== LL refs:          13,821,052  (  9,364,450 rd   +   4,456,602 wr)
==39168== LL misses:         4,239,305  (  2,255,206 rd   +   1,984,099 wr)
==39168== LL miss rate:            0.1% (        0.1%     +         0.7%  )
