# Reading D:/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# do SingleCycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:42 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:21:42 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:42 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 11:21:42 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/controlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:42 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/controlUnit.v 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 11:21:42 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:42 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:21:43 on Oct 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/signextender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:43 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/signextender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:21:43 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/programCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:43 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:21:43 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:43 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 11:21:43 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:43 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:21:43 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/ANDGate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:43 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/ANDGate.v 
# -- Compiling module ANDGate
# 
# Top level modules:
# 	ANDGate
# End time: 11:21:43 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/instructionMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:43 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/instructionMemory.v 
# -- Compiling module instructionMemory
# 
# Top level modules:
# 	instructionMemory
# End time: 11:21:43 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/dataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:43 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/dataMemory.v 
# -- Compiling module dataMemory
# 
# Top level modules:
# 	dataMemory
# End time: 11:21:43 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/registerFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:43 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 11:21:43 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/JoSDC\ Comp\ Folder/Qualifying\ phase\ (0)/Qualifying\ Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code {D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:43 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code" D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:21:43 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench.v
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench.v 
# Start time: 11:21:44 on Oct 15,2024
# ** Error (suppressible): (vsim-19) Failed to access library 'testbench' at "testbench".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./SingleCycle_run_msim_rtl_verilog.do PAUSED at line 23
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" work.testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" work.testbench 
# Start time: 11:21:44 on Oct 15,2024
# Loading work.testbench
# Loading work.processor
# Loading work.programCounter
# Loading work.adder
# Loading work.instructionMemory
# Loading altera_mf_ver.altsyncram
# Loading work.controlUnit
# Loading work.mux2x1
# Loading work.registerFile
# Loading work.SignExtender
# Loading work.ALU
# Loading work.ANDGate
# Loading work.dataMemory
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/rst \
sim:/testbench/PC \
sim:/testbench/data \
sim:/testbench/regs0 \
sim:/testbench/regs1 \
sim:/testbench/regs2 \
sim:/testbench/regs3 \
sim:/testbench/regs4 \
sim:/testbench/regs5
run -all
# Simulation may not continue after final blocks are run.
restart -f
run -all
# ** Note: $stop    : D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/testbench.v(18)
#    Time: 115 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/testbench.v line 18
# End time: 11:28:59 on Oct 15,2024, Elapsed time: 0:07:15
# Errors: 1, Warnings: 0
