# do processadorAOC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:31 on Aug 31,2025
# vlog -work work processadorAOC.vo 
# -- Compiling module CPU
# -- Compiling module hard_block
# 
# Top level modules:
# 	CPU
# End time: 17:15:32 on Aug 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:32 on Aug 31,2025
# vlog -work work Waveform18.vwf.vt 
# -- Compiling module CPU_vlg_vec_tst
# 
# Top level modules:
# 	CPU_vlg_vec_tst
# End time: 17:15:33 on Aug 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CPU_vlg_vec_tst 
# Start time: 17:15:33 on Aug 31,2025
# Loading work.CPU_vlg_vec_tst
# Loading work.CPU
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 17640 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#26
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 67700 ps
# Simulation time: 67700 ps
# Simulation time: 67700 ps
# Simulation time: 67700 ps
# Simulation time: 67700 ps
# Simulation time: 67700 ps
# Simulation time: 67700 ps
# Simulation time: 67700 ps
# Simulation time: 295700 ps
# Simulation time: 295700 ps
# Simulation time: 295700 ps
# Simulation time: 295700 ps
# Simulation time: 295700 ps
# Simulation time: 295700 ps
# Simulation time: 295700 ps
# Simulation time: 295700 ps
# Simulation time: 324500 ps
# Simulation time: 324500 ps
# Simulation time: 324500 ps
# Simulation time: 324500 ps
# Simulation time: 324500 ps
# Simulation time: 324500 ps
# Simulation time: 324500 ps
# Simulation time: 324500 ps
# Simulation time: 353300 ps
# Simulation time: 353300 ps
# Simulation time: 353300 ps
# Simulation time: 353300 ps
# Simulation time: 353300 ps
# Simulation time: 353300 ps
# Simulation time: 353300 ps
# Simulation time: 353300 ps
# Simulation time: 373700 ps
# Simulation time: 373700 ps
# Simulation time: 373700 ps
# Simulation time: 373700 ps
# Simulation time: 373700 ps
# Simulation time: 373700 ps
# Simulation time: 373700 ps
# Simulation time: 373700 ps
# Simulation time: 395300 ps
# Simulation time: 395300 ps
# Simulation time: 395300 ps
# Simulation time: 395300 ps
# Simulation time: 395300 ps
# Simulation time: 395300 ps
# Simulation time: 395300 ps
# Simulation time: 395300 ps
# Simulation time: 654500 ps
# Simulation time: 654500 ps
# ** Note: $finish    : Waveform18.vwf.vt(117)
#    Time: 1 us  Iteration: 0  Instance: /CPU_vlg_vec_tst
# End time: 17:18:00 on Aug 31,2025, Elapsed time: 0:02:27
# Errors: 0, Warnings: 1
