---
tags:
  - COMPUTER
Year: "2024"
Curriculum: "[[SE-Computer-Engg-2019-Patt.pdf]]"
Semester: "[[SE SEM 3]]"
Course: Computer
Lab: "[[Digital Electronics Lab -]]"
Major: "[[Digital Electronics and Logic Design -]]"
---
# **Computer Science [[SE SEM 3]] : Digital Electronics and Logic Design Syllabus -** 
## **Unit I: Fundamentals of Logic Minimization (6 Hours)**

- **Logic Design Minimization:** Techniques for reducing the complexity of Boolean expressions (fewer gates)
- **K-Map Method:** Graphical method for simplifying Boolean functions with up to four variables
    - Minimization rules for grouping terms on a K-map
    - Identifying prime implicants and essential prime implicants
    - Representing SOP (Sum-Of-Products) and POS (Product-Of-Sums) forms on K-maps
- **Quine-McClusky Method (Optional):** Tabular method for simplifying Boolean functions with any number of variables (more complex than K-map for smaller functions)

**Exemplar/Case Studies:**

- **Digital Locks using Logic Gates:** Design a simple combination lock circuit using AND, OR, and NOT gates.
- **Mapping of Course Outcomes for Unit I (CO1):** Link learning objectives to specific logic minimization concepts covered.

## **Unit II: Combinational Logic Design (6 Hours)**

- **Number Systems:**
    - Binary code (standard representation for digital circuits)
    - BCD (Binary Coded Decimal)
    - Excess-3 (used for error correction)
    - Gray code (used for minimizing glitches)
- **Combinational Circuits:**
    - Half Adder and Full Adder: Circuits for performing binary addition
    - Half Subtractor and Full Subtractor: Circuits for performing binary subtraction
    - Binary Adder (IC 7483): Integrated circuit implementation of a full adder
    - BCD Adder: Designing an adder circuit for BCD numbers
    - Look-Ahead Carry Generator: Optimizing carry propagation in adders
- **Multiplexers (MUX):**
    - MUX functionality (selecting one of multiple data inputs based on control signals)
    - Common MUX ICs (e.g., 74153, 74151)
    - Cascading multiplexers for handling larger data sizes
- **Demultiplexers (DEMUX) / Decoders:**
    - DEMUX functionality (distributing data to one of multiple outputs based on control signals)
    - Common DEMUX ICs (e.g., 74138, 74154)
    - Implementing SOP and POS expressions using multiplexers
- **Comparators (2-bit):** Circuits for comparing binary numbers
- **Parity Generators and Checkers:** Techniques for error detection in data transmission

**Exemplar/Case Studies:**

- **Combinational Logic Design of BCD to 7-Segment Display Controller:** Design a circuit to convert BCD data to the appropriate pattern for driving a 7-segment display.
- **Mapping of Course Outcomes for Unit II (CO1, CO2):** Link learning objectives to specific combinational logic design concepts covered.

**Note:**

- Removed redundant information about signed number representations (sign-magnitude, 1's complement, 2's complement) as it's not directly relevant to logic minimization and combinational design.
- Highlighted optional material (Quine-McClusky Method).
- Maintained the original structure and learning objective mapping placeholders.

## **[[Unit III Sequential Logic Design]] (6 Hours)**

- **Flip-Flops:** Fundamental building blocks of sequential circuits
    - SR Flip-Flop: Set-Reset behavior with truth table and excitation table
    - JK Flip-Flop: Universal flip-flop with various triggering conditions (J=K=1 for toggle)
    - D Flip-Flop: Data latch with transparent data input
    - T Flip-Flop: Toggle flip-flop with truth table and excitation table
- **Flip-Flop Properties:**
    - Preset and Clear inputs for asynchronous setting or resetting
    - Master-Slave JK Flip-Flops: Improved design for eliminating race conditions
- **Analysis and Conversion:**
    - Understanding flip-flop behavior using truth tables and excitation tables
    - Techniques for converting between different types of flip-flops

**Registers:** Circuits for storing and manipulating binary data

- **Shift Registers:** Sequential circuits for shifting data bits in a specific direction
    - SISO (Serial-In, Serial-Out)
    - SIPO (Serial-In, Parallel-Out)
    - PISO (Parallel-In, Serial-Out)
    - PIPO (Parallel-In, Parallel-Out)
    - Bidirectional Shift Registers
- **Counters:** Circuits that generate a sequence of digital codes
    - Ring Counter: Circular counting behavior
    - Universal Shift Register Counters
    - Asynchronous Counters: Ripple counters with propagation delays
    - Synchronous Counters: Counters with simultaneous state changes at the clock edge
        - BCD Counter (for decimal counting)
        - Johnson Counter (modified ring counter with a specific sequence)
- **Modulus of the Counter (IC 7490):** Determining the maximum count value of a counter

**Sequential Circuit Design:**

- **Models:** Moore and Mealy models for representing sequential circuits
- **State Diagrams and State Tables:** Graphical and tabular representations of circuit behavior
- **Design Procedure:** Steps for designing a sequential circuit based on specifications

**Exemplar/Case Studies:**

- **Electronic Voting Machine (EVM):** Analyze the use of sequential logic circuits in controlling the voting process and data storage.
- **Mapping of Course Outcomes for Unit III (CO2, CO3):** Link learning objectives to specific sequential logic design concepts covered.

## **[[Unit IV Algorithmic State Machines and Programmable Logic Devices]] (6 Hours)**

- **Algorithmic State Machines (ASM):** High-level abstraction for modeling sequential circuits
- **Finite State Machines (FSM):** Foundation for ASMs, representing state transitions
- **ASM Charts and Notations:** Visual representation of ASM behavior
- **Construction of ASM Charts:** Translating problem specifications into ASM diagrams
- **Realization for Sequential Circuits:** Implementing ASMs using flip-flops and logic gates

**Programmable Logic Devices (PLDs):** Hardware components that can be programmed to perform specific logic functions

- **Types of PLDs:**
    - ROM (Read-Only Memory) as a simple PLD
    - Programmable Logic Array (PLA)
    - Programmable Array Logic (PAL)
- **Designing Combinational Circuits using PLDs:** Implementing logic functions using pre-defined structures within PLDs

**Exemplar/Case Studies:**

- **Waveform Generator using MUX Controller Method:** Design a circuit that generates specific waveforms using a multiplexer controlled by a sequential circuit.
- **Mapping of Course Outcomes for Unit IV (CO2, CO3, CO4):** Link learning objectives to specific ASM and PLD concepts covered.

## **[[Unit V Logic Families]] (6 Hours)**

- **Classification of Logic Families:** Understanding different types of digital circuits based on their implementation
    - Unipolar Logic Families (use a single type of charge carrier)
    - Bipolar Logic Families (use both electrons and holes)
- **Characteristics of Digital ICs:** Key parameters for evaluating digital integrated circuits
    - Fan-in: Number of inputs a gate can handle
    - Fan-out: Number of outputs a gate can drive reliably
    - Current and voltage parameters (power consumption)
    - Noise immunity: Resistance to electrical noise
    - Propagation Delay: Time taken for a signal to change state
    - Power Dissipation: Amount of power consumed by a circuit
    - Figure of Merit: Metric combining propagation delay and power consumption
    - Operating Temperature Range: Environmental limitations for reliable operation
    - Power Supply Requirements: Voltage and current specifications for powering the circuit
- **Transistor-Transistor Logic (TTL):** A popular bipolar logic family
    - Operation of TTL NAND Gate (Two Inputs): Understanding the basic building block of TTL circuits
    - Variations:
        - TTL with active pull-up
        - TTL with open collector output
        - Wired-AND Connection (special case for AND operation)
        - Tristate TTL Devices (gates with three output states)
- **CMOS (Complementary Metal-Oxide-Semiconductor):** A widely used logic family based on MOSFETs
    - CMOS Inverter: Fundamental building block of CMOS circuits
    - CMOS Characteristics: Advantages and limitations compared to TTL
    - CMOS Configurations:
        - Wired Logic (similar concept to TTL)
        - Open Drain Outputs (similar functionality to TTL)

**Exemplar/Case Studies:**

- **Study the design of various basic gates using TTL/CMOS logic families:** Analyze the implementation of common logic gates (AND, OR, NOT, etc.) in both TTL and CMOS technologies.
- **Mapping of Course Outcomes for Unit V (CO3):** Link learning objectives to specific logic family concepts covered.

## **[[Unit VI Introduction to Computer Architecture]] (6 Hours)**

- **Building Blocks of a Computer:** High-level overview of the functional units within a microprocessor
    - Data Bus: Transfers data between components
    - Address Bus: Specifies the memory location for data access
    - Control Bus: Carries control signals for coordinating operations
- **Microprocessor-Based Systems:** Understanding how microprocessors are used in practical applications
    - Basic Operation: Fetch-decode-execute cycle
    - Block Diagram of a Microprocessor: High-level view of the internal structure
- **Functional Units of a Microprocessor:**
    - Arithmetic Logic Unit (ALU): Performs arithmetic and logical operations (often implemented using an IC like 74181)
        - Basic Arithmetic Operations using ALU IC 74181 (demonstrate addition, subtraction, etc.)
    - Multiplier Circuit: Implementing multiplication using ALU and shift registers (optional)
- **Memory Organization and Operations:**
    - Memory hierarchy and addressing schemes
    - Using decoders and registers to design circuits for memory read/write operations

**Exemplar/Case Studies:**

- **Microprocessor-Based System in Communication/Instrumentation Control:** Explore real-world applications of microprocessors in these fields (e.g., communication controllers, industrial automation systems).
- **Mapping of Course Outcomes for Unit VI (CO2, CO3, CO6):** Link learning objectives to specific computer architecture concepts covered.