<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3955" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3955{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_3955{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3955{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3955{left:70px;bottom:1083px;letter-spacing:0.15px;}
#t5_3955{left:152px;bottom:1083px;letter-spacing:0.15px;}
#t6_3955{left:70px;bottom:1059px;letter-spacing:-0.14px;}
#t7_3955{left:100px;bottom:1059px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t8_3955{left:201px;bottom:1059px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t9_3955{left:587px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#ta_3955{left:755px;bottom:1059px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tb_3955{left:70px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tc_3955{left:70px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#td_3955{left:70px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#te_3955{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3955{left:70px;bottom:925px;letter-spacing:0.14px;}
#tg_3955{left:152px;bottom:925px;letter-spacing:0.14px;word-spacing:0.01px;}
#th_3955{left:70px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_3955{left:70px;bottom:885px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_3955{left:70px;bottom:858px;}
#tk_3955{left:96px;bottom:862px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tl_3955{left:446px;bottom:862px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tm_3955{left:96px;bottom:845px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#tn_3955{left:412px;bottom:845px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#to_3955{left:96px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3955{left:96px;bottom:811px;letter-spacing:-0.13px;}
#tq_3955{left:70px;bottom:785px;}
#tr_3955{left:96px;bottom:788px;letter-spacing:-0.17px;word-spacing:-0.65px;}
#ts_3955{left:186px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tt_3955{left:96px;bottom:771px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#tu_3955{left:96px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3955{left:70px;bottom:696px;letter-spacing:0.14px;}
#tw_3955{left:152px;bottom:696px;letter-spacing:0.15px;word-spacing:0.01px;}
#tx_3955{left:70px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_3955{left:70px;bottom:655px;letter-spacing:-0.13px;word-spacing:-1.14px;}
#tz_3955{left:300px;bottom:655px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#t10_3955{left:448px;bottom:655px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#t11_3955{left:70px;bottom:639px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t12_3955{left:70px;bottom:580px;letter-spacing:0.14px;}
#t13_3955{left:152px;bottom:580px;letter-spacing:0.15px;word-spacing:0.01px;}
#t14_3955{left:70px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_3955{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t16_3955{left:70px;bottom:522px;letter-spacing:-0.21px;word-spacing:-0.45px;}
#t17_3955{left:70px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_3955{left:628px;bottom:498px;letter-spacing:-0.15px;}
#t19_3955{left:70px;bottom:481px;letter-spacing:-0.16px;}
#t1a_3955{left:130px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_3955{left:70px;bottom:464px;letter-spacing:-0.17px;word-spacing:-0.36px;}
#t1c_3955{left:70px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1d_3955{left:70px;bottom:172px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1e_3955{left:255px;bottom:431px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1f_3955{left:350px;bottom:431px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1g_3955{left:82px;bottom:399px;letter-spacing:-0.05px;}
#t1h_3955{left:82px;bottom:383px;letter-spacing:-0.12px;}
#t1i_3955{left:183px;bottom:399px;letter-spacing:-0.1px;}
#t1j_3955{left:82px;bottom:354px;letter-spacing:-0.11px;}
#t1k_3955{left:183px;bottom:354px;letter-spacing:-0.13px;}
#t1l_3955{left:82px;bottom:325px;letter-spacing:-0.12px;}
#t1m_3955{left:183px;bottom:325px;letter-spacing:-0.11px;}
#t1n_3955{left:82px;bottom:296px;letter-spacing:-0.12px;}
#t1o_3955{left:110px;bottom:303px;}
#t1p_3955{left:74px;bottom:266px;letter-spacing:-0.14px;}
#t1q_3955{left:73px;bottom:247px;letter-spacing:-0.12px;}
#t1r_3955{left:88px;bottom:230px;letter-spacing:-0.11px;}
#t1s_3955{left:183px;bottom:296px;letter-spacing:-0.12px;}

.s1_3955{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3955{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3955{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3955{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3955{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3955{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3955{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3955{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3955{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3955{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3955{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3955" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3955Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3955" style="-webkit-user-select: none;"><object width="935" height="1210" data="3955/3955.svg" type="image/svg+xml" id="pdf3955" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3955" class="t s1_3955">Vol. 3C </span><span id="t2_3955" class="t s1_3955">25-19 </span>
<span id="t3_3955" class="t s2_3955">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3955" class="t s3_3955">25.6.19 </span><span id="t5_3955" class="t s3_3955">Control Field for Page-Modification Logging </span>
<span id="t6_3955" class="t s4_3955">The </span><span id="t7_3955" class="t s5_3955">PML address </span><span id="t8_3955" class="t s4_3955">is a 64-bit field. It is the 4-KByte aligned address of the </span><span id="t9_3955" class="t s5_3955">page-modification log</span><span id="ta_3955" class="t s4_3955">. The page- </span>
<span id="tb_3955" class="t s4_3955">modification log consists of 512 64-bit entries. It is used for the page-modification logging feature. Details of the </span>
<span id="tc_3955" class="t s4_3955">page-modification logging are given in Section 29.3.6. </span>
<span id="td_3955" class="t s4_3955">If the “enable PML” VM-execution control is 1, VM entry ensures that the PML address is 4-KByte aligned. The PML </span>
<span id="te_3955" class="t s4_3955">address exists only on processors that support the 1-setting of the “enable PML” VM-execution control. </span>
<span id="tf_3955" class="t s3_3955">25.6.20 </span><span id="tg_3955" class="t s3_3955">Controls for Virtualization Exceptions </span>
<span id="th_3955" class="t s4_3955">On processors that support the 1-setting of the “EPT-violation #VE” VM-execution control, the VM-execution </span>
<span id="ti_3955" class="t s4_3955">control fields include the following: </span>
<span id="tj_3955" class="t s6_3955">• </span><span id="tk_3955" class="t s5_3955">Virtualization-exception information address </span><span id="tl_3955" class="t s4_3955">(64 bits). This field contains the physical address of the </span>
<span id="tm_3955" class="t s5_3955">virtualization-exception information area</span><span id="tn_3955" class="t s4_3955">. When a logical processor encounters a virtualization exception, </span>
<span id="to_3955" class="t s4_3955">it saves virtualization-exception information at the virtualization-exception information address; see Section </span>
<span id="tp_3955" class="t s4_3955">26.5.7.2. </span>
<span id="tq_3955" class="t s6_3955">• </span><span id="tr_3955" class="t s5_3955">EPTP index </span><span id="ts_3955" class="t s4_3955">(16 bits). When an EPT violation causes a virtualization exception, the processor writes the value </span>
<span id="tt_3955" class="t s4_3955">of this field to the virtualization-exception information area. The EPTP-switching VM function updates this field </span>
<span id="tu_3955" class="t s4_3955">(see Section 26.5.6.3). </span>
<span id="tv_3955" class="t s3_3955">25.6.21 </span><span id="tw_3955" class="t s3_3955">XSS-Exiting Bitmap </span>
<span id="tx_3955" class="t s4_3955">On processors that support the 1-setting of the “enable XSAVES/XRSTORS” VM-execution control, the VM-execu- </span>
<span id="ty_3955" class="t s4_3955">tion control fields include a 64-bit </span><span id="tz_3955" class="t s5_3955">XSS-exiting bitmap</span><span id="t10_3955" class="t s4_3955">. If the “enable XSAVES/XRSTORS” VM-execution control is </span>
<span id="t11_3955" class="t s4_3955">1, executions of XSAVES and XRSTORS may consult this bitmap (see Section 26.1.3 and Section 26.3). </span>
<span id="t12_3955" class="t s3_3955">25.6.22 </span><span id="t13_3955" class="t s3_3955">Sub-Page-Permission-Table Pointer (SPPTP) </span>
<span id="t14_3955" class="t s4_3955">If the sub-page write-permission feature of EPT is enabled, EPT write permissions may be determined at a 128- </span>
<span id="t15_3955" class="t s4_3955">byte granularity (see Section 29.3.4). These permissions are determined using a hierarchy of sub-page-permission </span>
<span id="t16_3955" class="t s4_3955">structures in memory. </span>
<span id="t17_3955" class="t s4_3955">The root of this hierarchy is referenced by a VM-execution control field called the </span><span id="t18_3955" class="t s5_3955">sub-page-permission-table </span>
<span id="t19_3955" class="t s5_3955">pointer </span><span id="t1a_3955" class="t s4_3955">(SPPTP). The SPPTP contains the address of the base of the root SPP table (see Section 29.3.4.2). The </span>
<span id="t1b_3955" class="t s4_3955">format of this field is shown in Table 25-9. </span>
<span id="t1c_3955" class="t s4_3955">The SPPTP exists only on processors that support the 1-setting of the “sub-page write permissions for EPT” VM- </span>
<span id="t1d_3955" class="t s4_3955">execution control. </span>
<span id="t1e_3955" class="t s7_3955">Table 25-11. </span><span id="t1f_3955" class="t s7_3955">Format of Sub-Page-Permission-Table Pointer </span>
<span id="t1g_3955" class="t s8_3955">Bit </span>
<span id="t1h_3955" class="t s8_3955">Position(s) </span>
<span id="t1i_3955" class="t s8_3955">Field </span>
<span id="t1j_3955" class="t s9_3955">11:0 </span><span id="t1k_3955" class="t s9_3955">Reserved </span>
<span id="t1l_3955" class="t s9_3955">N–1:12 </span><span id="t1m_3955" class="t s9_3955">Bits N–1:12 of the physical address of the 4-KByte aligned root SPP table </span>
<span id="t1n_3955" class="t s9_3955">63:N </span>
<span id="t1o_3955" class="t sa_3955">1 </span>
<span id="t1p_3955" class="t sb_3955">NOTES: </span>
<span id="t1q_3955" class="t s9_3955">1. N is the processor’s physical-address width. Software can determine this width by executing CPUID with 80000008H in EAX. The </span>
<span id="t1r_3955" class="t s9_3955">physical-address width is returned in bits 7:0 of EAX. </span>
<span id="t1s_3955" class="t s9_3955">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
