
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_24064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd8001ff; valaddr_reg:x3; val_offset:72192*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72192*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd8003ff; valaddr_reg:x3; val_offset:72195*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72195*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd8007ff; valaddr_reg:x3; val_offset:72198*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72198*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd800fff; valaddr_reg:x3; val_offset:72201*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72201*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd801fff; valaddr_reg:x3; val_offset:72204*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72204*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd803fff; valaddr_reg:x3; val_offset:72207*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72207*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd807fff; valaddr_reg:x3; val_offset:72210*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72210*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd80ffff; valaddr_reg:x3; val_offset:72213*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72213*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd81ffff; valaddr_reg:x3; val_offset:72216*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72216*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd83ffff; valaddr_reg:x3; val_offset:72219*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72219*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd87ffff; valaddr_reg:x3; val_offset:72222*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72222*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd8fffff; valaddr_reg:x3; val_offset:72225*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72225*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xd9fffff; valaddr_reg:x3; val_offset:72228*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72228*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdbfffff; valaddr_reg:x3; val_offset:72231*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72231*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdc00000; valaddr_reg:x3; val_offset:72234*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72234*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xde00000; valaddr_reg:x3; val_offset:72237*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72237*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdf00000; valaddr_reg:x3; val_offset:72240*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72240*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdf80000; valaddr_reg:x3; val_offset:72243*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72243*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdfc0000; valaddr_reg:x3; val_offset:72246*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72246*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdfe0000; valaddr_reg:x3; val_offset:72249*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72249*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdff0000; valaddr_reg:x3; val_offset:72252*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72252*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdff8000; valaddr_reg:x3; val_offset:72255*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72255*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdffc000; valaddr_reg:x3; val_offset:72258*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72258*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdffe000; valaddr_reg:x3; val_offset:72261*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72261*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdfff000; valaddr_reg:x3; val_offset:72264*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72264*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdfff800; valaddr_reg:x3; val_offset:72267*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72267*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdfffc00; valaddr_reg:x3; val_offset:72270*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72270*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdfffe00; valaddr_reg:x3; val_offset:72273*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72273*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdffff00; valaddr_reg:x3; val_offset:72276*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72276*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdffff80; valaddr_reg:x3; val_offset:72279*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72279*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdffffc0; valaddr_reg:x3; val_offset:72282*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72282*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdffffe0; valaddr_reg:x3; val_offset:72285*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72285*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdfffff0; valaddr_reg:x3; val_offset:72288*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72288*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdfffff8; valaddr_reg:x3; val_offset:72291*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72291*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdfffffc; valaddr_reg:x3; val_offset:72294*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72294*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdfffffe; valaddr_reg:x3; val_offset:72297*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72297*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x783b85 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef83b85; op2val:0x0;
op3val:0xdffffff; valaddr_reg:x3; val_offset:72300*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72300*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20000000; valaddr_reg:x3; val_offset:72303*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72303*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20000001; valaddr_reg:x3; val_offset:72306*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72306*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20000003; valaddr_reg:x3; val_offset:72309*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72309*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20000007; valaddr_reg:x3; val_offset:72312*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72312*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x2000000f; valaddr_reg:x3; val_offset:72315*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72315*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x2000001f; valaddr_reg:x3; val_offset:72318*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72318*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x2000003f; valaddr_reg:x3; val_offset:72321*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72321*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x2000007f; valaddr_reg:x3; val_offset:72324*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72324*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x200000ff; valaddr_reg:x3; val_offset:72327*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72327*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x200001ff; valaddr_reg:x3; val_offset:72330*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72330*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x200003ff; valaddr_reg:x3; val_offset:72333*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72333*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x200007ff; valaddr_reg:x3; val_offset:72336*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72336*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20000fff; valaddr_reg:x3; val_offset:72339*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72339*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20001fff; valaddr_reg:x3; val_offset:72342*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72342*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20003fff; valaddr_reg:x3; val_offset:72345*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72345*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20007fff; valaddr_reg:x3; val_offset:72348*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72348*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x2000ffff; valaddr_reg:x3; val_offset:72351*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72351*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x2001ffff; valaddr_reg:x3; val_offset:72354*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72354*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x2003ffff; valaddr_reg:x3; val_offset:72357*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72357*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x2007ffff; valaddr_reg:x3; val_offset:72360*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72360*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x200fffff; valaddr_reg:x3; val_offset:72363*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72363*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x201fffff; valaddr_reg:x3; val_offset:72366*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72366*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x203fffff; valaddr_reg:x3; val_offset:72369*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72369*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20400000; valaddr_reg:x3; val_offset:72372*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72372*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20600000; valaddr_reg:x3; val_offset:72375*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72375*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20700000; valaddr_reg:x3; val_offset:72378*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72378*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x20780000; valaddr_reg:x3; val_offset:72381*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72381*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207c0000; valaddr_reg:x3; val_offset:72384*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72384*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207e0000; valaddr_reg:x3; val_offset:72387*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72387*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207f0000; valaddr_reg:x3; val_offset:72390*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72390*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24131:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207f8000; valaddr_reg:x3; val_offset:72393*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72393*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24132:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207fc000; valaddr_reg:x3; val_offset:72396*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72396*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24133:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207fe000; valaddr_reg:x3; val_offset:72399*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72399*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24134:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207ff000; valaddr_reg:x3; val_offset:72402*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72402*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207ff800; valaddr_reg:x3; val_offset:72405*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72405*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207ffc00; valaddr_reg:x3; val_offset:72408*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72408*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207ffe00; valaddr_reg:x3; val_offset:72411*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72411*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207fff00; valaddr_reg:x3; val_offset:72414*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72414*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207fff80; valaddr_reg:x3; val_offset:72417*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72417*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207fffc0; valaddr_reg:x3; val_offset:72420*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72420*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207fffe0; valaddr_reg:x3; val_offset:72423*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72423*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207ffff0; valaddr_reg:x3; val_offset:72426*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72426*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207ffff8; valaddr_reg:x3; val_offset:72429*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72429*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207ffffc; valaddr_reg:x3; val_offset:72432*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72432*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207ffffe; valaddr_reg:x3; val_offset:72435*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72435*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x40 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x207fffff; valaddr_reg:x3; val_offset:72438*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72438*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3f800001; valaddr_reg:x3; val_offset:72441*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72441*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3f800003; valaddr_reg:x3; val_offset:72444*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72444*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3f800007; valaddr_reg:x3; val_offset:72447*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72447*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3f999999; valaddr_reg:x3; val_offset:72450*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72450*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:72453*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72453*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:72456*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72456*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:72459*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72459*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:72462*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72462*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:72465*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72465*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:72468*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72468*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:72471*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72471*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:72474*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72474*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:72477*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72477*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:72480*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72480*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:72483*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72483*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x788209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x41edf2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef88209; op2val:0x41edf2;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:72486*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72486*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68000000; valaddr_reg:x3; val_offset:72489*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72489*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68000001; valaddr_reg:x3; val_offset:72492*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72492*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68000003; valaddr_reg:x3; val_offset:72495*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72495*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68000007; valaddr_reg:x3; val_offset:72498*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72498*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x6800000f; valaddr_reg:x3; val_offset:72501*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72501*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x6800001f; valaddr_reg:x3; val_offset:72504*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72504*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x6800003f; valaddr_reg:x3; val_offset:72507*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72507*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x6800007f; valaddr_reg:x3; val_offset:72510*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72510*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x680000ff; valaddr_reg:x3; val_offset:72513*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72513*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x680001ff; valaddr_reg:x3; val_offset:72516*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72516*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x680003ff; valaddr_reg:x3; val_offset:72519*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72519*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x680007ff; valaddr_reg:x3; val_offset:72522*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72522*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68000fff; valaddr_reg:x3; val_offset:72525*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72525*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68001fff; valaddr_reg:x3; val_offset:72528*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72528*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68003fff; valaddr_reg:x3; val_offset:72531*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72531*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68007fff; valaddr_reg:x3; val_offset:72534*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72534*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x6800ffff; valaddr_reg:x3; val_offset:72537*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72537*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x6801ffff; valaddr_reg:x3; val_offset:72540*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72540*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x6803ffff; valaddr_reg:x3; val_offset:72543*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72543*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x6807ffff; valaddr_reg:x3; val_offset:72546*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72546*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x680fffff; valaddr_reg:x3; val_offset:72549*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72549*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x681fffff; valaddr_reg:x3; val_offset:72552*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72552*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x683fffff; valaddr_reg:x3; val_offset:72555*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72555*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68400000; valaddr_reg:x3; val_offset:72558*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72558*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68600000; valaddr_reg:x3; val_offset:72561*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72561*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68700000; valaddr_reg:x3; val_offset:72564*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72564*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x68780000; valaddr_reg:x3; val_offset:72567*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72567*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x687c0000; valaddr_reg:x3; val_offset:72570*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72570*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x78b460 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x03c133 and fs3 == 0 and fe3 == 0xd0 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef8b460; op2val:0x4003c133;
op3val:0x687e0000; valaddr_reg:x3; val_offset:72573*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 72573*0 + 3*188*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492927,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226493439,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226494463,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226496511,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226500607,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226508799,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226525183,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226557951,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226623487,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226754559,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(227016703,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(227540991,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(228589567,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(230686719,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(230686720,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(232783872,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(233832448,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234356736,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234618880,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234749952,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234815488,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234848256,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234864640,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234872832,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234876928,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234878976,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234880000,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234880512,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234880768,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234880896,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234880960,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234880992,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881008,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881016,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881020,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881022,32,FLEN)
NAN_BOXED(2130197381,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881023,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536870912,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536870913,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536870915,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536870919,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536870927,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536870943,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536870975,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536871039,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536871167,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536871423,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536871935,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536872959,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536875007,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536879103,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536887295,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536903679,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(536936447,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(537001983,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(537133055,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(537395199,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(537919487,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(538968063,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(541065215,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(541065216,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(543162368,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(544210944,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(544735232,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(544997376,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545128448,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545193984,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545226752,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545243136,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545251328,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545255424,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545257472,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545258496,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545259008,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545259264,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545259392,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545259456,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545259488,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545259504,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545259512,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545259516,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545259518,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(545259519,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130215433,32,FLEN)
NAN_BOXED(4320754,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744830464,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744830465,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744830467,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744830471,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744830479,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744830495,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744830527,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744830591,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744830719,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744830975,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744831487,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744832511,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744834559,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744838655,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744846847,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744863231,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744895999,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1744961535,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1745092607,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1745354751,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1745879039,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1746927615,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1749024767,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1749024768,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1751121920,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1752170496,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1752694784,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1752956928,32,FLEN)
NAN_BOXED(2130228320,32,FLEN)
NAN_BOXED(1073987891,32,FLEN)
NAN_BOXED(1753088000,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
