
*** Running vivado
    with args -log intellight_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source intellight_wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source intellight_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.031 ; gain = 0.000
Command: synth_design -top intellight_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1329.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'intellight_wrapper' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'intellight' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:928]
INFO: [Synth 8-6157] synthesizing module 'Action_RAM_imp_1YLN0P3' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:12]
INFO: [Synth 8-6157] synthesizing module 'intellight_blk_mem_gen_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_blk_mem_gen_0_0' (1#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'intellight_blk_mem_gen_0_0' is unconnected for instance 'Action_RAM0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:69]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'intellight_blk_mem_gen_0_0' is unconnected for instance 'Action_RAM0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:69]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'intellight_blk_mem_gen_0_0' is unconnected for instance 'Action_RAM0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:69]
WARNING: [Synth 8-7023] instance 'Action_RAM0' of module 'intellight_blk_mem_gen_0_0' has 16 connections declared, but only 13 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:69]
INFO: [Synth 8-6157] synthesizing module 'intellight_RAM0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_RAM0_0' (2#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'intellight_RAM0_0' is unconnected for instance 'Action_RAM1' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:83]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'intellight_RAM0_0' is unconnected for instance 'Action_RAM1' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:83]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'intellight_RAM0_0' is unconnected for instance 'Action_RAM1' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:83]
WARNING: [Synth 8-7023] instance 'Action_RAM1' of module 'intellight_RAM0_0' has 16 connections declared, but only 13 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:83]
INFO: [Synth 8-6157] synthesizing module 'intellight_RAM1_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_RAM1_0' (3#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'intellight_RAM1_0' is unconnected for instance 'Action_RAM2' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:97]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'intellight_RAM1_0' is unconnected for instance 'Action_RAM2' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:97]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'intellight_RAM1_0' is unconnected for instance 'Action_RAM2' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:97]
WARNING: [Synth 8-7023] instance 'Action_RAM2' of module 'intellight_RAM1_0' has 16 connections declared, but only 13 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:97]
INFO: [Synth 8-6157] synthesizing module 'intellight_RAM2_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_RAM2_0' (4#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'intellight_RAM2_0' is unconnected for instance 'Action_RAM3' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:111]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'intellight_RAM2_0' is unconnected for instance 'Action_RAM3' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:111]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'intellight_RAM2_0' is unconnected for instance 'Action_RAM3' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:111]
WARNING: [Synth 8-7023] instance 'Action_RAM3' of module 'intellight_RAM2_0' has 16 connections declared, but only 13 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:111]
INFO: [Synth 8-6157] synthesizing module 'intellight_xlconstant_0_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_xlconstant_0_0/synth/intellight_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (5#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'intellight_xlconstant_0_0' (6#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_xlconstant_0_0/synth/intellight_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'intellight_xlconstant_0_1' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_xlconstant_0_1/synth/intellight_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (6#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'intellight_xlconstant_0_1' (7#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_xlconstant_0_1/synth/intellight_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Action_RAM_imp_1YLN0P3' (8#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:12]
INFO: [Synth 8-6157] synthesizing module 'intellight_CU_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_CU_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_CU_0_0' (9#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_CU_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'PG' of module 'intellight_CU_0_0' is unconnected for instance 'CU_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1244]
WARNING: [Synth 8-7071] port 'QA' of module 'intellight_CU_0_0' is unconnected for instance 'CU_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1244]
WARNING: [Synth 8-7071] port 'SD' of module 'intellight_CU_0_0' is unconnected for instance 'CU_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1244]
WARNING: [Synth 8-7071] port 'RD' of module 'intellight_CU_0_0' is unconnected for instance 'CU_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1244]
WARNING: [Synth 8-7071] port 'wire_sc' of module 'intellight_CU_0_0' is unconnected for instance 'CU_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1244]
WARNING: [Synth 8-7071] port 'wire_ec' of module 'intellight_CU_0_0' is unconnected for instance 'CU_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1244]
WARNING: [Synth 8-7071] port 'wire_cs' of module 'intellight_CU_0_0' is unconnected for instance 'CU_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1244]
WARNING: [Synth 8-7071] port 'wire_ns' of module 'intellight_CU_0_0' is unconnected for instance 'CU_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1244]
WARNING: [Synth 8-7071] port 'wire_epsilon' of module 'intellight_CU_0_0' is unconnected for instance 'CU_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1244]
WARNING: [Synth 8-7023] instance 'CU_0' of module 'intellight_CU_0_0' has 19 connections declared, but only 10 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1244]
INFO: [Synth 8-6157] synthesizing module 'intellight_MII_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_MII_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_MII_0_0' (10#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_MII_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'intellight_PG_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_PG_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_PG_0_0' (11#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_PG_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_RAM_imp_MR7DWM' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:131]
INFO: [Synth 8-6157] synthesizing module 'intellight_RAM0_1' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_RAM0_1' (12#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'intellight_RAM0_1' is unconnected for instance 'RAM0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:695]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'intellight_RAM0_1' is unconnected for instance 'RAM0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:695]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'intellight_RAM0_1' is unconnected for instance 'RAM0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:695]
WARNING: [Synth 8-7023] instance 'RAM0' of module 'intellight_RAM0_1' has 16 connections declared, but only 13 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:695]
INFO: [Synth 8-6157] synthesizing module 'intellight_RAM1_1' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_RAM1_1' (13#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM1_1_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'intellight_RAM1_1' is unconnected for instance 'RAM1' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:709]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'intellight_RAM1_1' is unconnected for instance 'RAM1' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:709]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'intellight_RAM1_1' is unconnected for instance 'RAM1' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:709]
WARNING: [Synth 8-7023] instance 'RAM1' of module 'intellight_RAM1_1' has 16 connections declared, but only 13 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:709]
INFO: [Synth 8-6157] synthesizing module 'intellight_RAM2_1' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_RAM2_1' (14#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'intellight_RAM2_1' is unconnected for instance 'RAM2' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:723]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'intellight_RAM2_1' is unconnected for instance 'RAM2' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:723]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'intellight_RAM2_1' is unconnected for instance 'RAM2' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:723]
WARNING: [Synth 8-7023] instance 'RAM2' of module 'intellight_RAM2_1' has 16 connections declared, but only 13 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:723]
INFO: [Synth 8-6157] synthesizing module 'intellight_RAM3_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_RAM3_0' (15#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RAM3_0_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'intellight_RAM3_0' is unconnected for instance 'RAM3' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:737]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'intellight_RAM3_0' is unconnected for instance 'RAM3' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:737]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'intellight_RAM3_0' is unconnected for instance 'RAM3' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:737]
WARNING: [Synth 8-7023] instance 'RAM3' of module 'intellight_RAM3_0' has 16 connections declared, but only 13 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:737]
INFO: [Synth 8-6157] synthesizing module 'intellight_axi_bram_ctrl_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_axi_bram_ctrl_0_0' (16#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'intellight_axi_bram_ctrl_1_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_axi_bram_ctrl_1_0' (17#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'intellight_axi_bram_ctrl_1_1' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_bram_ctrl_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_axi_bram_ctrl_1_1' (18#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_bram_ctrl_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'intellight_axi_bram_ctrl_2_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_bram_ctrl_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_axi_bram_ctrl_2_0' (19#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_bram_ctrl_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'intellight_const_1_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_const_1_0/synth/intellight_const_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'intellight_const_1_0' (20#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_const_1_0/synth/intellight_const_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PL_RAM_imp_MR7DWM' (21#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:131]
INFO: [Synth 8-6157] synthesizing module 'intellight_QA_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_QA_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_QA_0_0' (22#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_QA_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'intellight_RD_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RD_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_RD_0_0' (23#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_RD_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'intellight_SD_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_SD_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_SD_0_0' (24#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_SD_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'level0' of module 'intellight_SD_0_0' is unconnected for instance 'SD_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1432]
WARNING: [Synth 8-7071] port 'level1' of module 'intellight_SD_0_0' is unconnected for instance 'SD_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1432]
WARNING: [Synth 8-7071] port 'level2' of module 'intellight_SD_0_0' is unconnected for instance 'SD_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1432]
WARNING: [Synth 8-7071] port 'level3' of module 'intellight_SD_0_0' is unconnected for instance 'SD_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1432]
WARNING: [Synth 8-7071] port 'L0' of module 'intellight_SD_0_0' is unconnected for instance 'SD_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1432]
WARNING: [Synth 8-7071] port 'L1' of module 'intellight_SD_0_0' is unconnected for instance 'SD_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1432]
WARNING: [Synth 8-7071] port 'L2' of module 'intellight_SD_0_0' is unconnected for instance 'SD_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1432]
WARNING: [Synth 8-7071] port 'L3' of module 'intellight_SD_0_0' is unconnected for instance 'SD_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1432]
WARNING: [Synth 8-7023] instance 'SD_0' of module 'intellight_SD_0_0' has 15 connections declared, but only 7 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1432]
INFO: [Synth 8-6157] synthesizing module 'intellight_axi_intc_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_axi_intc_0_0' (25#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'intellight_axi_smc_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_axi_smc_0' (26#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M02_AXI_awqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M02_AXI_arqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M03_AXI_awqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M03_AXI_arqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M05_AXI_awprot' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M05_AXI_arprot' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_awaddr' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_awlen' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_awsize' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_awburst' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_awlock' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_awcache' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_awprot' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_awqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_awvalid' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_wdata' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_wstrb' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_wlast' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_wvalid' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_bready' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_araddr' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_arlen' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_arsize' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_arburst' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_arlock' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_arcache' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_arprot' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_arqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_arvalid' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M06_AXI_rready' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_awaddr' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_awlen' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_awsize' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_awburst' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_awlock' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_awcache' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_awprot' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_awqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_awvalid' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_wdata' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_wstrb' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_wlast' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_wvalid' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_bready' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_araddr' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_arlen' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_arsize' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_arburst' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_arlock' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_arcache' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_arprot' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_arqos' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_arvalid' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M07_AXI_rready' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
WARNING: [Synth 8-7071] port 'M08_AXI_awaddr' of module 'intellight_axi_smc_0' is unconnected for instance 'axi_smc' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'intellight_axi_smc_0' has 342 connections declared, but only 236 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1462]
INFO: [Synth 8-6157] synthesizing module 'intellight_intellight_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_intellight_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_intellight_0_0' (27#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_intellight_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'intellight_processing_system7_0_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_processing_system7_0_0' (28#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'intellight_processing_system7_0_0' has 66 connections declared, but only 64 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1737]
INFO: [Synth 8-6157] synthesizing module 'intellight_rst_clk_100M_0' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_rst_clk_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'intellight_rst_clk_100M_0' (29#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/.Xil/Vivado-12256-DESKTOP-LNFBGQQ/realtime/intellight_rst_clk_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_100M' of module 'intellight_rst_clk_100M_0' has 10 connections declared, but only 7 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:1802]
INFO: [Synth 8-6155] done synthesizing module 'intellight' (30#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v:928]
INFO: [Synth 8-6155] done synthesizing module 'intellight_wrapper' (31#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1329.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1329.031 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1329.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_blk_mem_gen_0_0/intellight_blk_mem_gen_0_0/intellight_blk_mem_gen_0_0_in_context.xdc] for cell 'intellight_i/Action_RAM/Action_RAM0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_blk_mem_gen_0_0/intellight_blk_mem_gen_0_0/intellight_blk_mem_gen_0_0_in_context.xdc] for cell 'intellight_i/Action_RAM/Action_RAM0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM0_0/intellight_RAM0_0/intellight_blk_mem_gen_0_0_in_context.xdc] for cell 'intellight_i/Action_RAM/Action_RAM1'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM0_0/intellight_RAM0_0/intellight_blk_mem_gen_0_0_in_context.xdc] for cell 'intellight_i/Action_RAM/Action_RAM1'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM1_0/intellight_RAM1_0/intellight_blk_mem_gen_0_0_in_context.xdc] for cell 'intellight_i/Action_RAM/Action_RAM2'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM1_0/intellight_RAM1_0/intellight_blk_mem_gen_0_0_in_context.xdc] for cell 'intellight_i/Action_RAM/Action_RAM2'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM2_0/intellight_RAM2_0/intellight_blk_mem_gen_0_0_in_context.xdc] for cell 'intellight_i/Action_RAM/Action_RAM3'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM2_0/intellight_RAM2_0/intellight_blk_mem_gen_0_0_in_context.xdc] for cell 'intellight_i/Action_RAM/Action_RAM3'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM0_1/intellight_RAM0_1/intellight_RAM0_1_in_context.xdc] for cell 'intellight_i/PL_RAM/RAM0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM0_1/intellight_RAM0_1/intellight_RAM0_1_in_context.xdc] for cell 'intellight_i/PL_RAM/RAM0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM1_1/intellight_RAM1_1/intellight_RAM0_1_in_context.xdc] for cell 'intellight_i/PL_RAM/RAM1'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM1_1/intellight_RAM1_1/intellight_RAM0_1_in_context.xdc] for cell 'intellight_i/PL_RAM/RAM1'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM2_1/intellight_RAM2_1/intellight_RAM0_1_in_context.xdc] for cell 'intellight_i/PL_RAM/RAM2'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM2_1/intellight_RAM2_1/intellight_RAM0_1_in_context.xdc] for cell 'intellight_i/PL_RAM/RAM2'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM3_0/intellight_RAM3_0/intellight_RAM0_1_in_context.xdc] for cell 'intellight_i/PL_RAM/RAM3'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM3_0/intellight_RAM3_0/intellight_RAM0_1_in_context.xdc] for cell 'intellight_i/PL_RAM/RAM3'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_1_0/intellight_axi_bram_ctrl_1_0/intellight_axi_bram_ctrl_1_0_in_context.xdc] for cell 'intellight_i/PL_RAM/axi_bram_ctrl_1'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_1_0/intellight_axi_bram_ctrl_1_0/intellight_axi_bram_ctrl_1_0_in_context.xdc] for cell 'intellight_i/PL_RAM/axi_bram_ctrl_1'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_1_1/intellight_axi_bram_ctrl_1_1/intellight_axi_bram_ctrl_1_0_in_context.xdc] for cell 'intellight_i/PL_RAM/axi_bram_ctrl_2'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_1_1/intellight_axi_bram_ctrl_1_1/intellight_axi_bram_ctrl_1_0_in_context.xdc] for cell 'intellight_i/PL_RAM/axi_bram_ctrl_2'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_2_0/intellight_axi_bram_ctrl_2_0/intellight_axi_bram_ctrl_1_0_in_context.xdc] for cell 'intellight_i/PL_RAM/axi_bram_ctrl_3'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_2_0/intellight_axi_bram_ctrl_2_0/intellight_axi_bram_ctrl_1_0_in_context.xdc] for cell 'intellight_i/PL_RAM/axi_bram_ctrl_3'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_0_0/intellight_axi_bram_ctrl_0_0/intellight_axi_bram_ctrl_1_0_in_context.xdc] for cell 'intellight_i/PL_RAM/axi_bram_ctrl_0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_0_0/intellight_axi_bram_ctrl_0_0/intellight_axi_bram_ctrl_1_0_in_context.xdc] for cell 'intellight_i/PL_RAM/axi_bram_ctrl_0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc] for cell 'intellight_i/processing_system7_0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc] for cell 'intellight_i/processing_system7_0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/intellight_axi_smc_0/intellight_axi_smc_0_in_context.xdc] for cell 'intellight_i/axi_smc'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/intellight_axi_smc_0/intellight_axi_smc_0_in_context.xdc] for cell 'intellight_i/axi_smc'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_rst_clk_100M_0/intellight_rst_clk_100M_0/intellight_rst_clk_100M_0_in_context.xdc] for cell 'intellight_i/rst_clk_100M'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_rst_clk_100M_0/intellight_rst_clk_100M_0/intellight_rst_clk_100M_0_in_context.xdc] for cell 'intellight_i/rst_clk_100M'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_intc_0_0/intellight_axi_intc_0_0/intellight_axi_intc_0_0_in_context.xdc] for cell 'intellight_i/axi_intc_0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_intc_0_0/intellight_axi_intc_0_0/intellight_axi_intc_0_0_in_context.xdc] for cell 'intellight_i/axi_intc_0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RD_0_0/intellight_RD_0_0/intellight_RD_0_0_in_context.xdc] for cell 'intellight_i/RD_0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RD_0_0/intellight_RD_0_0/intellight_RD_0_0_in_context.xdc] for cell 'intellight_i/RD_0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_PG_0_0/intellight_PG_0_0/intellight_PG_0_0_in_context.xdc] for cell 'intellight_i/PG_0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_PG_0_0/intellight_PG_0_0/intellight_PG_0_0_in_context.xdc] for cell 'intellight_i/PG_0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_QA_0_0/intellight_QA_0_0/simulate_QA_0_2_in_context.xdc] for cell 'intellight_i/QA_0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_QA_0_0/intellight_QA_0_0/simulate_QA_0_2_in_context.xdc] for cell 'intellight_i/QA_0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_intellight_0_0/intellight_intellight_0_0/intellight_intellight_0_0_in_context.xdc] for cell 'intellight_i/intellight_0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_intellight_0_0/intellight_intellight_0_0/intellight_intellight_0_0_in_context.xdc] for cell 'intellight_i/intellight_0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_SD_0_0/intellight_SD_0_0/intellight_SD_0_0_in_context.xdc] for cell 'intellight_i/SD_0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_SD_0_0/intellight_SD_0_0/intellight_SD_0_0_in_context.xdc] for cell 'intellight_i/SD_0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_MII_0_0/intellight_MII_0_0/intellight_MII_0_0_in_context.xdc] for cell 'intellight_i/MII_0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_MII_0_0/intellight_MII_0_0/intellight_MII_0_0_in_context.xdc] for cell 'intellight_i/MII_0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_CU_0_0/intellight_CU_0_0/intellight_CU_0_0_in_context.xdc] for cell 'intellight_i/CU_0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_CU_0_0/intellight_CU_0_0/intellight_CU_0_0_in_context.xdc] for cell 'intellight_i/CU_0'
Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/intellight_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/intellight_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1331.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1331.020 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'intellight_i/Action_RAM/Action_RAM0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'intellight_i/Action_RAM/Action_RAM1' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'intellight_i/Action_RAM/Action_RAM2' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'intellight_i/Action_RAM/Action_RAM3' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'intellight_i/PL_RAM/RAM0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'intellight_i/PL_RAM/RAM1' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'intellight_i/PL_RAM/RAM2' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'intellight_i/PL_RAM/RAM3' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.152 ; gain = 5.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.152 ; gain = 5.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0/intellight_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/Action_RAM/const_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/Action_RAM/cons_0000. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/Action_RAM/Action_RAM0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/Action_RAM/Action_RAM1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/Action_RAM/Action_RAM2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/Action_RAM/Action_RAM3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/PL_RAM/const_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/PL_RAM/RAM0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/PL_RAM/RAM1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/PL_RAM/RAM2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/PL_RAM/RAM3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/PL_RAM/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/PL_RAM/axi_bram_ctrl_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/PL_RAM/axi_bram_ctrl_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/PL_RAM/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/rst_clk_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/RD_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/PG_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/QA_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/intellight_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/SD_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/MII_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for intellight_i/CU_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.152 ; gain = 5.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.152 ; gain = 5.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1334.152 ; gain = 5.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1373.855 ; gain = 44.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1374.227 ; gain = 45.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1394.590 ; gain = 65.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1399.270 ; gain = 70.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1399.270 ; gain = 70.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1399.270 ; gain = 70.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1399.270 ; gain = 70.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1399.270 ; gain = 70.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1399.270 ; gain = 70.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |intellight_CU_0_0                 |         1|
|2     |intellight_MII_0_0                |         1|
|3     |intellight_PG_0_0                 |         1|
|4     |intellight_QA_0_0                 |         1|
|5     |intellight_RD_0_0                 |         1|
|6     |intellight_SD_0_0                 |         1|
|7     |intellight_axi_intc_0_0           |         1|
|8     |intellight_axi_smc_0              |         1|
|9     |intellight_intellight_0_0         |         1|
|10    |intellight_processing_system7_0_0 |         1|
|11    |intellight_rst_clk_100M_0         |         1|
|12    |intellight_blk_mem_gen_0_0        |         1|
|13    |intellight_RAM0_0                 |         1|
|14    |intellight_RAM1_0                 |         1|
|15    |intellight_RAM2_0                 |         1|
|16    |intellight_RAM0_1                 |         1|
|17    |intellight_RAM1_1                 |         1|
|18    |intellight_RAM2_1                 |         1|
|19    |intellight_RAM3_0                 |         1|
|20    |intellight_axi_bram_ctrl_0_0      |         1|
|21    |intellight_axi_bram_ctrl_1_0      |         1|
|22    |intellight_axi_bram_ctrl_1_1      |         1|
|23    |intellight_axi_bram_ctrl_2_0      |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |intellight_CU_0                 |     1|
|2     |intellight_MII_0                |     1|
|3     |intellight_PG_0                 |     1|
|4     |intellight_QA_0                 |     1|
|5     |intellight_RAM0                 |     2|
|7     |intellight_RAM1                 |     2|
|9     |intellight_RAM2                 |     2|
|11    |intellight_RAM3                 |     1|
|12    |intellight_RD_0                 |     1|
|13    |intellight_SD_0                 |     1|
|14    |intellight_axi_bram_ctrl_0      |     1|
|15    |intellight_axi_bram_ctrl_1      |     2|
|17    |intellight_axi_bram_ctrl_2      |     1|
|18    |intellight_axi_intc_0           |     1|
|19    |intellight_axi_smc              |     1|
|20    |intellight_blk_mem_gen_0        |     1|
|21    |intellight_intellight_0         |     1|
|22    |intellight_processing_system7_0 |     1|
|23    |intellight_rst_clk_100M         |     1|
|24    |OBUF                            |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1399.270 ; gain = 70.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1399.270 ; gain = 65.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1399.270 ; gain = 70.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1411.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f7ab29fa
INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1427.918 ; gain = 98.887
INFO: [Common 17-1381] The checkpoint 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/intellight_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file intellight_wrapper_utilization_synth.rpt -pb intellight_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  1 14:31:14 2022...
