TimeQuest Timing Analyzer report for partA
Mon Nov 24 13:34:21 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'accControl:inst18|accController:inst1|state.100'
 12. Slow Model Setup: 'CLKcontroller'
 13. Slow Model Setup: 'ProgramCounter:PC|74193:inst|24'
 14. Slow Model Setup: 'accControl:inst18|accController:inst1|state.110'
 15. Slow Model Hold: 'CLKcontroller'
 16. Slow Model Hold: 'accControl:inst18|accController:inst1|state.100'
 17. Slow Model Hold: 'ProgramCounter:PC|74193:inst|24'
 18. Slow Model Hold: 'accControl:inst18|accController:inst1|state.110'
 19. Slow Model Recovery: 'accControl:inst18|accController:inst1|state.110'
 20. Slow Model Recovery: 'accControl:inst18|accController:inst1|state.100'
 21. Slow Model Recovery: 'ProgramCounter:PC|74193:inst|24'
 22. Slow Model Removal: 'accControl:inst18|accController:inst1|state.110'
 23. Slow Model Removal: 'accControl:inst18|accController:inst1|state.100'
 24. Slow Model Removal: 'ProgramCounter:PC|74193:inst|24'
 25. Slow Model Minimum Pulse Width: 'CLKcontroller'
 26. Slow Model Minimum Pulse Width: 'accControl:inst18|accController:inst1|state.100'
 27. Slow Model Minimum Pulse Width: 'accControl:inst18|accController:inst1|state.110'
 28. Slow Model Minimum Pulse Width: 'ProgramCounter:PC|74193:inst|24'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'accControl:inst18|accController:inst1|state.100'
 37. Fast Model Setup: 'CLKcontroller'
 38. Fast Model Setup: 'ProgramCounter:PC|74193:inst|24'
 39. Fast Model Setup: 'accControl:inst18|accController:inst1|state.110'
 40. Fast Model Hold: 'CLKcontroller'
 41. Fast Model Hold: 'accControl:inst18|accController:inst1|state.100'
 42. Fast Model Hold: 'ProgramCounter:PC|74193:inst|24'
 43. Fast Model Hold: 'accControl:inst18|accController:inst1|state.110'
 44. Fast Model Recovery: 'accControl:inst18|accController:inst1|state.110'
 45. Fast Model Recovery: 'ProgramCounter:PC|74193:inst|24'
 46. Fast Model Recovery: 'accControl:inst18|accController:inst1|state.100'
 47. Fast Model Removal: 'accControl:inst18|accController:inst1|state.110'
 48. Fast Model Removal: 'accControl:inst18|accController:inst1|state.100'
 49. Fast Model Removal: 'ProgramCounter:PC|74193:inst|24'
 50. Fast Model Minimum Pulse Width: 'CLKcontroller'
 51. Fast Model Minimum Pulse Width: 'accControl:inst18|accController:inst1|state.100'
 52. Fast Model Minimum Pulse Width: 'accControl:inst18|accController:inst1|state.110'
 53. Fast Model Minimum Pulse Width: 'ProgramCounter:PC|74193:inst|24'
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Multicorner Timing Analysis Summary
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Recovery Transfers
 62. Removal Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; partA                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; Clock Name                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                             ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; accControl:inst18|accController:inst1|state.100 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { accControl:inst18|accController:inst1|state.100 } ;
; accControl:inst18|accController:inst1|state.110 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { accControl:inst18|accController:inst1|state.110 } ;
; CLKcontroller                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLKcontroller }                                   ;
; ProgramCounter:PC|74193:inst|24                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ProgramCounter:PC|74193:inst|24 }                 ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                ;
+------------+-----------------+-------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                  ;
+------------+-----------------+-------------------------------------------------+-------------------------------------------------------+
; 280.58 MHz ; 195.01 MHz      ; CLKcontroller                                   ; limit due to high minimum pulse width violation (tch) ;
; 1443.0 MHz ; 450.05 MHz      ; ProgramCounter:PC|74193:inst|24                 ; limit due to low minimum pulse width violation (tcl)  ;
; 1443.0 MHz ; 450.05 MHz      ; accControl:inst18|accController:inst1|state.100 ; limit due to high minimum pulse width violation (tch) ;
; 1443.0 MHz ; 450.05 MHz      ; accControl:inst18|accController:inst1|state.110 ; limit due to low minimum pulse width violation (tcl)  ;
+------------+-----------------+-------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow Model Setup Summary                                                 ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; accControl:inst18|accController:inst1|state.100 ; -4.547 ; -17.740       ;
; CLKcontroller                                   ; -2.564 ; -18.714       ;
; ProgramCounter:PC|74193:inst|24                 ; -1.562 ; -1.562        ;
; accControl:inst18|accController:inst1|state.110 ; 0.307  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Hold Summary                                                  ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLKcontroller                                   ; -6.823 ; -26.813       ;
; accControl:inst18|accController:inst1|state.100 ; -1.626 ; -3.050        ;
; ProgramCounter:PC|74193:inst|24                 ; 0.445  ; 0.000         ;
; accControl:inst18|accController:inst1|state.110 ; 0.445  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Recovery Summary                                              ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; accControl:inst18|accController:inst1|state.110 ; -4.061 ; -11.405       ;
; accControl:inst18|accController:inst1|state.100 ; -3.719 ; -11.447       ;
; ProgramCounter:PC|74193:inst|24                 ; -3.665 ; -3.665        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow Model Removal Summary                                              ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; accControl:inst18|accController:inst1|state.110 ; 0.447 ; 0.000         ;
; accControl:inst18|accController:inst1|state.100 ; 2.548 ; 0.000         ;
; ProgramCounter:PC|74193:inst|24                 ; 4.417 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLKcontroller                                   ; -2.064 ; -76.071       ;
; accControl:inst18|accController:inst1|state.100 ; -0.611 ; -9.776        ;
; accControl:inst18|accController:inst1|state.110 ; -0.611 ; -4.888        ;
; ProgramCounter:PC|74193:inst|24                 ; -0.611 ; -1.222        ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'accControl:inst18|accController:inst1|state.100'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -4.547 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; -4.325     ; 1.260      ;
; -4.400 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; -4.325     ; 1.113      ;
; -4.399 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst  ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; -4.325     ; 1.112      ;
; -4.394 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; -4.325     ; 1.107      ;
; 0.307  ; ProgramCounter:PC|74193:inst|25                                                          ; ProgramCounter:PC|74193:inst|25  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; ProgramCounter:PC|74193:inst|23                                                          ; ProgramCounter:PC|74193:inst|23  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; ProgramCounter:PC|74193:inst|26                                                          ; ProgramCounter:PC|74193:inst|26  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; 0.000      ; 0.731      ;
; 1.878  ; ProgramCounter:PC|74193:inst|24                                                          ; ProgramCounter:PC|74193:inst|24  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 0.500        ; 1.794      ; 0.731      ;
; 2.176  ; ProgramCounter:PC|74193:inst|23                                                          ; ProgramCounter:PC|74193:inst|23  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; 1.869      ; 0.731      ;
; 2.378  ; ProgramCounter:PC|74193:inst|24                                                          ; ProgramCounter:PC|74193:inst|24  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; 1.794      ; 0.731      ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKcontroller'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.076 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg0  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg1  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg2  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg3  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -0.154 ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 2.088      ;
; -0.002 ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; 0.000      ; 1.040      ;
; 0.029  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 1.905      ;
; 0.112  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.010                                                                   ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; 0.000      ; 0.926      ;
; 0.113  ; accControl:inst18|accController:inst1|state.011                                                                   ; accControl:inst18|accController:inst1|state.100                                                                   ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; 0.000      ; 0.925      ;
; 0.113  ; accControl:inst18|accController:inst1|state.000                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; 0.000      ; 0.925      ;
; 0.123  ; accControl:inst18|accController:inst1|state.010                                                                   ; accControl:inst18|accController:inst1|state.011                                                                   ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; 0.000      ; 0.915      ;
; 0.178  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 1.756      ;
; 0.184  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 1.750      ;
; 0.191  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 1.743      ;
; 0.369  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 1.565      ;
; 0.375  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 1.559      ;
; 0.529  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 1.405      ;
; 0.535  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 1.399      ;
; 0.853  ; InstructionRegister:inst19|inst4                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 1.081      ;
; 0.859  ; InstructionRegister:inst19|inst4                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.896      ; 1.075      ;
; 2.759  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 4.306      ; 2.362      ;
; 3.091  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 4.306      ; 2.030      ;
; 3.097  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 4.306      ; 2.024      ;
; 3.160  ; ProgramCounter:PC|74193:inst|23                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 4.146      ; 1.446      ;
; 3.259  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 4.306      ; 2.362      ;
; 3.320  ; ProgramCounter:PC|74193:inst|26                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 4.332      ; 1.472      ;
; 3.591  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 4.306      ; 2.030      ;
; 3.597  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 4.306      ; 2.024      ;
; 3.632  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.110 ; CLKcontroller ; 0.500        ; 4.306      ; 1.489      ;
; 4.132  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.110 ; CLKcontroller ; 1.000        ; 4.306      ; 1.489      ;
; 4.707  ; ProgramCounter:PC|74193:inst|25                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 5.733      ; 1.486      ;
; 5.029  ; ProgramCounter:PC|74193:inst|23                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; 0.500        ; 6.015      ; 1.446      ;
; 7.033  ; ProgramCounter:PC|74193:inst|24                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; 0.500        ; 7.758      ; 1.462      ;
; 7.533  ; ProgramCounter:PC|74193:inst|24                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; 1.000        ; 7.758      ; 1.462      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ProgramCounter:PC|74193:inst|24'                                                                                                                                                     ;
+--------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.562 ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|23 ; accControl:inst18|accController:inst1|state.100 ; ProgramCounter:PC|74193:inst|24 ; 1.000        ; -1.869     ; 0.731      ;
; 0.307  ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|24                 ; ProgramCounter:PC|74193:inst|24 ; 1.000        ; 0.000      ; 0.731      ;
+--------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'accControl:inst18|accController:inst1|state.110'                                                                                                                                                  ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.307 ; Accumulator:ACC|74193:inst2|23 ; Accumulator:ACC|74193:inst2|23 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; Accumulator:ACC|74193:inst2|24 ; Accumulator:ACC|74193:inst2|24 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; Accumulator:ACC|74193:inst2|25 ; Accumulator:ACC|74193:inst2|25 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; Accumulator:ACC|74193:inst2|26 ; Accumulator:ACC|74193:inst2|26 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 1.000        ; 0.000      ; 0.731      ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKcontroller'                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+
; -6.823 ; ProgramCounter:PC|74193:inst|24                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; 0.000        ; 7.758      ; 1.462      ;
; -6.323 ; ProgramCounter:PC|74193:inst|24                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; -0.500       ; 7.758      ; 1.462      ;
; -4.319 ; ProgramCounter:PC|74193:inst|23                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; -0.500       ; 6.015      ; 1.446      ;
; -3.997 ; ProgramCounter:PC|74193:inst|25                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 5.733      ; 1.486      ;
; -3.380 ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.110 ; CLKcontroller ; 0.000        ; 4.306      ; 1.489      ;
; -2.880 ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.110 ; CLKcontroller ; -0.500       ; 4.306      ; 1.489      ;
; -2.845 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 4.306      ; 2.024      ;
; -2.839 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 4.306      ; 2.030      ;
; -2.610 ; ProgramCounter:PC|74193:inst|26                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 4.332      ; 1.472      ;
; -2.507 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 4.306      ; 2.362      ;
; -2.450 ; ProgramCounter:PC|74193:inst|23                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 4.146      ; 1.446      ;
; -2.345 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 4.306      ; 2.024      ;
; -2.339 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 4.306      ; 2.030      ;
; -2.007 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 4.306      ; 2.362      ;
; -0.107 ; InstructionRegister:inst19|inst4                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 1.075      ;
; -0.101 ; InstructionRegister:inst19|inst4                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 1.081      ;
; 0.217  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 1.399      ;
; 0.223  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 1.405      ;
; 0.377  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 1.559      ;
; 0.383  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 1.565      ;
; 0.561  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 1.743      ;
; 0.568  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 1.750      ;
; 0.574  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 1.756      ;
; 0.629  ; accControl:inst18|accController:inst1|state.010                                                                   ; accControl:inst18|accController:inst1|state.011                                                                   ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; 0.000      ; 0.915      ;
; 0.639  ; accControl:inst18|accController:inst1|state.000                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; 0.000      ; 0.925      ;
; 0.639  ; accControl:inst18|accController:inst1|state.011                                                                   ; accControl:inst18|accController:inst1|state.100                                                                   ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; 0.000      ; 0.925      ;
; 0.640  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.010                                                                   ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; 0.000      ; 0.926      ;
; 0.723  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 1.905      ;
; 0.754  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; 0.000      ; 1.040      ;
; 0.906  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.896      ; 2.088      ;
; 2.786  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg0  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg1  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg2  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg3  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.022     ; 3.014      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.023     ; 3.501      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'accControl:inst18|accController:inst1|state.100'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.626 ; ProgramCounter:PC|74193:inst|24                                                          ; ProgramCounter:PC|74193:inst|24  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; 1.794      ; 0.731      ;
; -1.424 ; ProgramCounter:PC|74193:inst|23                                                          ; ProgramCounter:PC|74193:inst|23  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; 1.869      ; 0.731      ;
; -1.126 ; ProgramCounter:PC|74193:inst|24                                                          ; ProgramCounter:PC|74193:inst|24  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; -0.500       ; 1.794      ; 0.731      ;
; 0.445  ; ProgramCounter:PC|74193:inst|25                                                          ; ProgramCounter:PC|74193:inst|25  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ProgramCounter:PC|74193:inst|23                                                          ; ProgramCounter:PC|74193:inst|23  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ProgramCounter:PC|74193:inst|26                                                          ; ProgramCounter:PC|74193:inst|26  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; 0.000      ; 0.731      ;
; 5.146  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; -4.325     ; 1.107      ;
; 5.151  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst  ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; -4.325     ; 1.112      ;
; 5.152  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; -4.325     ; 1.113      ;
; 5.299  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; -4.325     ; 1.260      ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ProgramCounter:PC|74193:inst|24'                                                                                                                                                     ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.445 ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|24                 ; ProgramCounter:PC|74193:inst|24 ; 0.000        ; 0.000      ; 0.731      ;
; 2.314 ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|23 ; accControl:inst18|accController:inst1|state.100 ; ProgramCounter:PC|74193:inst|24 ; 0.000        ; -1.869     ; 0.731      ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'accControl:inst18|accController:inst1|state.110'                                                                                                                                                   ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.445 ; Accumulator:ACC|74193:inst2|23 ; Accumulator:ACC|74193:inst2|23 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Accumulator:ACC|74193:inst2|24 ; Accumulator:ACC|74193:inst2|24 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Accumulator:ACC|74193:inst2|25 ; Accumulator:ACC|74193:inst2|25 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Accumulator:ACC|74193:inst2|26 ; Accumulator:ACC|74193:inst2|26 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 0.000        ; 0.000      ; 0.731      ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'accControl:inst18|accController:inst1|state.110'                                                                                                                               ;
+--------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                        ; Launch Clock  ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; -4.061 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|26 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; 0.500        ; -2.530     ; 2.069      ;
; -3.784 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|25 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; 0.500        ; -2.253     ; 2.069      ;
; -3.560 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|24 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; 0.500        ; -2.050     ; 2.048      ;
; 0.305  ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|23 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; 0.500        ; 1.815      ; 2.048      ;
+--------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'accControl:inst18|accController:inst1|state.100'                                                                                                                                ;
+--------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                         ; Launch Clock  ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; -3.719 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|25 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; 0.500        ; -2.281     ; 1.976      ;
; -3.614 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|24 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; 0.500        ; -2.512     ; 1.640      ;
; -2.318 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|26 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; 0.500        ; -0.880     ; 1.976      ;
; -1.796 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|23 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; 0.500        ; -0.694     ; 1.640      ;
+--------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ProgramCounter:PC|74193:inst|24'                                                                                                                                ;
+--------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                         ; Launch Clock  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+
; -3.665 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|23 ; CLKcontroller ; ProgramCounter:PC|74193:inst|24 ; 0.500        ; -2.563     ; 1.640      ;
+--------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'accControl:inst18|accController:inst1|state.110'                                                                                                                               ;
+-------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                        ; Launch Clock  ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; 0.447 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|23 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; -0.500       ; 1.815      ; 2.048      ;
; 4.312 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|24 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; -0.500       ; -2.050     ; 2.048      ;
; 4.536 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|25 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; -0.500       ; -2.253     ; 2.069      ;
; 4.813 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|26 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; -0.500       ; -2.530     ; 2.069      ;
+-------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'accControl:inst18|accController:inst1|state.100'                                                                                                                                ;
+-------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                         ; Launch Clock  ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; 2.548 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|23 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; -0.500       ; -0.694     ; 1.640      ;
; 3.070 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|26 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; -0.500       ; -0.880     ; 1.976      ;
; 4.366 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|24 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; -0.500       ; -2.512     ; 1.640      ;
; 4.471 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|25 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; -0.500       ; -2.281     ; 1.976      ;
+-------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ProgramCounter:PC|74193:inst|24'                                                                                                                                ;
+-------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                         ; Launch Clock  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+
; 4.417 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|23 ; CLKcontroller ; ProgramCounter:PC|74193:inst|24 ; -0.500       ; -2.563     ; 1.640      ;
+-------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKcontroller'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; CLKcontroller ; Rise       ; CLKcontroller                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.000                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.000                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.001                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.001                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.010                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.010                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.011                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.011                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.100                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.100                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.101                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.101                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.110                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.110                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; CLKcontroller|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; CLKcontroller|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.000|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.000|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.001|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.001|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.010|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.010|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.011|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.011|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.100|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.100|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.101|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.101|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.110|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.110|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a4|clk0                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a4|clk0                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst3|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst3|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst3|datac                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst3|datac                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst3~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst3~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst3~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst3~clkctrl|outclk                                                                                              ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'accControl:inst18|accController:inst1|state.100'                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst2        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst2        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst3        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst3        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst4        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst4        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|23         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|23         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|24         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|24         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|25         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|25         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|26         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|26         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|21|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|21|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|21|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|21|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|23|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|23|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|24|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|24|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|25|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|25|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|26|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|26|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|51|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|51|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|51|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|51|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|5|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|5|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|5|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|5|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst2|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst2|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst3|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst3|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst4|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst4|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst|clk                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'accControl:inst18|accController:inst1|state.110'                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|23 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|23 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|24 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|24 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|25 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|25 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|26 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|26 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|21|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|21|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|21|datac             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|21|datac             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|23|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|23|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|24|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|24|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|25|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|25|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|26|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|26|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|51|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|51|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|51|datad             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|51|datad             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|5|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|5|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|5|datad              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|5|datad              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Rise       ; inst18|inst1|state.110|regout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Rise       ; inst18|inst1|state.110|regout  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ProgramCounter:PC|74193:inst|24'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; ProgramCounter:PC|74193:inst|24 ; Fall       ; ProgramCounter:PC|74193:inst|23 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; ProgramCounter:PC|74193:inst|24 ; Fall       ; ProgramCounter:PC|74193:inst|23 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ProgramCounter:PC|74193:inst|24 ; Fall       ; PC|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ProgramCounter:PC|74193:inst|24 ; Fall       ; PC|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ProgramCounter:PC|74193:inst|24 ; Rise       ; PC|inst|21|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ProgramCounter:PC|74193:inst|24 ; Rise       ; PC|inst|21|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ProgramCounter:PC|74193:inst|24 ; Fall       ; PC|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ProgramCounter:PC|74193:inst|24 ; Fall       ; PC|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ProgramCounter:PC|74193:inst|24 ; Rise       ; PC|inst|24|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ProgramCounter:PC|74193:inst|24 ; Rise       ; PC|inst|24|regout               ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; C0        ; CLKcontroller                                   ; 11.061 ; 11.061 ; Rise       ; CLKcontroller                                   ;
; C3        ; CLKcontroller                                   ; 10.865 ; 10.865 ; Rise       ; CLKcontroller                                   ;
; C4        ; CLKcontroller                                   ; 10.247 ; 10.247 ; Rise       ; CLKcontroller                                   ;
; C8        ; CLKcontroller                                   ; 12.001 ; 12.001 ; Rise       ; CLKcontroller                                   ;
; C42       ; CLKcontroller                                   ; 11.153 ; 11.153 ; Rise       ; CLKcontroller                                   ;
; MDoutHex0 ; CLKcontroller                                   ; 14.964 ; 14.964 ; Rise       ; CLKcontroller                                   ;
; MDoutHex1 ; CLKcontroller                                   ; 14.590 ; 14.590 ; Rise       ; CLKcontroller                                   ;
; MDoutHex2 ; CLKcontroller                                   ; 14.559 ; 14.559 ; Rise       ; CLKcontroller                                   ;
; MDoutHex3 ; CLKcontroller                                   ; 14.600 ; 14.600 ; Rise       ; CLKcontroller                                   ;
; MDoutHex4 ; CLKcontroller                                   ; 14.610 ; 14.610 ; Rise       ; CLKcontroller                                   ;
; MDoutHex5 ; CLKcontroller                                   ; 14.972 ; 14.972 ; Rise       ; CLKcontroller                                   ;
; MDoutHex6 ; CLKcontroller                                   ; 14.856 ; 14.856 ; Rise       ; CLKcontroller                                   ;
; Mout0     ; CLKcontroller                                   ; 13.110 ; 13.110 ; Rise       ; CLKcontroller                                   ;
; Mout1     ; CLKcontroller                                   ; 12.865 ; 12.865 ; Rise       ; CLKcontroller                                   ;
; Mout2     ; CLKcontroller                                   ; 13.104 ; 13.104 ; Rise       ; CLKcontroller                                   ;
; Mout3     ; CLKcontroller                                   ; 13.068 ; 13.068 ; Rise       ; CLKcontroller                                   ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ; 4.446  ;        ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 6.117  ; 6.117  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 6.249  ;        ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 6.242  ; 6.242  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 5.895  ; 5.895  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 5.902  ; 5.902  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 5.926  ; 5.926  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 5.921  ; 5.921  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ; 4.476  ;        ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ;        ; 4.446  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR3      ; ProgramCounter:PC|74193:inst|24                 ; 6.476  ; 6.476  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 7.494  ; 7.494  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 7.627  ; 7.627  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 7.647  ; 7.647  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 7.279  ; 7.279  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 7.283  ; 7.283  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 7.303  ; 7.303  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 7.300  ; 7.300  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ;        ; 4.476  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC3       ; ProgramCounter:PC|74193:inst|24                 ; 6.466  ; 6.466  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ; 7.546  ;        ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ; 7.566  ;        ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR0       ; accControl:inst18|accController:inst1|state.100 ; 7.855  ; 7.855  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR1       ; accControl:inst18|accController:inst1|state.100 ; 8.159  ; 8.159  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR2       ; accControl:inst18|accController:inst1|state.100 ; 7.863  ; 7.863  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR3       ; accControl:inst18|accController:inst1|state.100 ; 8.132  ; 8.132  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ;        ; 7.546  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ;        ; 7.566  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR0      ; accControl:inst18|accController:inst1|state.100 ; 8.000  ; 8.000  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR1      ; accControl:inst18|accController:inst1|state.100 ; 6.517  ; 6.517  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR3      ; accControl:inst18|accController:inst1|state.100 ; 8.345  ; 8.345  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex0   ; accControl:inst18|accController:inst1|state.100 ; 9.363  ; 9.363  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex1   ; accControl:inst18|accController:inst1|state.100 ; 9.496  ; 9.496  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex2   ; accControl:inst18|accController:inst1|state.100 ; 9.516  ; 9.516  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex3   ; accControl:inst18|accController:inst1|state.100 ; 9.148  ; 9.148  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex4   ; accControl:inst18|accController:inst1|state.100 ; 9.152  ; 9.152  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex5   ; accControl:inst18|accController:inst1|state.100 ; 9.172  ; 9.172  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex6   ; accControl:inst18|accController:inst1|state.100 ; 9.169  ; 9.169  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC0       ; accControl:inst18|accController:inst1|state.100 ; 8.000  ; 8.000  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC1       ; accControl:inst18|accController:inst1|state.100 ; 6.517  ; 6.517  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC3       ; accControl:inst18|accController:inst1|state.100 ; 8.335  ; 8.335  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ; 8.939  ;        ; Rise       ; accControl:inst18|accController:inst1|state.110 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ;        ; 8.939  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn0     ; accControl:inst18|accController:inst1|state.110 ; 6.366  ; 6.366  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn1     ; accControl:inst18|accController:inst1|state.110 ; 6.841  ; 6.841  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn2     ; accControl:inst18|accController:inst1|state.110 ; 6.706  ; 6.706  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn3     ; accControl:inst18|accController:inst1|state.110 ; 10.529 ; 10.529 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex0  ; accControl:inst18|accController:inst1|state.110 ; 12.321 ; 12.321 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex1  ; accControl:inst18|accController:inst1|state.110 ; 12.659 ; 12.659 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex2  ; accControl:inst18|accController:inst1|state.110 ; 12.669 ; 12.669 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex3  ; accControl:inst18|accController:inst1|state.110 ; 12.695 ; 12.695 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex4  ; accControl:inst18|accController:inst1|state.110 ; 12.674 ; 12.674 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex5  ; accControl:inst18|accController:inst1|state.110 ; 12.646 ; 12.646 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex6  ; accControl:inst18|accController:inst1|state.110 ; 12.767 ; 12.767 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; C0        ; CLKcontroller                                   ; 11.061 ; 11.061 ; Rise       ; CLKcontroller                                   ;
; C3        ; CLKcontroller                                   ; 10.865 ; 10.865 ; Rise       ; CLKcontroller                                   ;
; C4        ; CLKcontroller                                   ; 10.247 ; 10.247 ; Rise       ; CLKcontroller                                   ;
; C8        ; CLKcontroller                                   ; 12.001 ; 12.001 ; Rise       ; CLKcontroller                                   ;
; C42       ; CLKcontroller                                   ; 11.153 ; 11.153 ; Rise       ; CLKcontroller                                   ;
; MDoutHex0 ; CLKcontroller                                   ; 13.923 ; 13.923 ; Rise       ; CLKcontroller                                   ;
; MDoutHex1 ; CLKcontroller                                   ; 13.550 ; 13.550 ; Rise       ; CLKcontroller                                   ;
; MDoutHex2 ; CLKcontroller                                   ; 13.550 ; 13.550 ; Rise       ; CLKcontroller                                   ;
; MDoutHex3 ; CLKcontroller                                   ; 13.557 ; 13.557 ; Rise       ; CLKcontroller                                   ;
; MDoutHex4 ; CLKcontroller                                   ; 13.571 ; 13.571 ; Rise       ; CLKcontroller                                   ;
; MDoutHex5 ; CLKcontroller                                   ; 13.933 ; 13.933 ; Rise       ; CLKcontroller                                   ;
; MDoutHex6 ; CLKcontroller                                   ; 13.809 ; 13.809 ; Rise       ; CLKcontroller                                   ;
; Mout0     ; CLKcontroller                                   ; 13.110 ; 13.110 ; Rise       ; CLKcontroller                                   ;
; Mout1     ; CLKcontroller                                   ; 12.865 ; 12.865 ; Rise       ; CLKcontroller                                   ;
; Mout2     ; CLKcontroller                                   ; 13.104 ; 13.104 ; Rise       ; CLKcontroller                                   ;
; Mout3     ; CLKcontroller                                   ; 13.068 ; 13.068 ; Rise       ; CLKcontroller                                   ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ; 4.446  ;        ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 6.117  ; 6.117  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 6.249  ;        ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 6.242  ; 6.242  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 5.895  ; 5.895  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 5.902  ; 5.902  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 5.926  ; 5.926  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 5.921  ; 5.921  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ; 4.476  ;        ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ;        ; 4.446  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR3      ; ProgramCounter:PC|74193:inst|24                 ; 6.476  ; 6.476  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 6.117  ; 6.117  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 7.627  ; 6.249  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 6.242  ; 6.242  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 5.895  ; 5.895  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 5.902  ; 5.902  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 5.926  ; 5.926  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 5.921  ; 5.921  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ;        ; 4.476  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC3       ; ProgramCounter:PC|74193:inst|24                 ; 6.466  ; 6.466  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ; 7.546  ;        ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ; 7.566  ;        ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR0       ; accControl:inst18|accController:inst1|state.100 ; 7.855  ; 7.855  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR1       ; accControl:inst18|accController:inst1|state.100 ; 8.159  ; 8.159  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR2       ; accControl:inst18|accController:inst1|state.100 ; 7.863  ; 7.863  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR3       ; accControl:inst18|accController:inst1|state.100 ; 8.132  ; 8.132  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ;        ; 7.546  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ;        ; 7.566  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR0      ; accControl:inst18|accController:inst1|state.100 ; 8.000  ; 8.000  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR1      ; accControl:inst18|accController:inst1|state.100 ; 6.517  ; 6.517  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR3      ; accControl:inst18|accController:inst1|state.100 ; 8.345  ; 8.345  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex0   ; accControl:inst18|accController:inst1|state.100 ; 8.085  ; 8.085  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex1   ; accControl:inst18|accController:inst1|state.100 ; 8.246  ; 8.246  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex2   ; accControl:inst18|accController:inst1|state.100 ; 8.267  ; 8.267  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex3   ; accControl:inst18|accController:inst1|state.100 ; 7.901  ; 7.901  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex4   ; accControl:inst18|accController:inst1|state.100 ; 7.906  ; 7.906  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex5   ; accControl:inst18|accController:inst1|state.100 ; 7.925  ; 7.925  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex6   ; accControl:inst18|accController:inst1|state.100 ; 7.923  ; 7.923  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC0       ; accControl:inst18|accController:inst1|state.100 ; 8.000  ; 8.000  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC1       ; accControl:inst18|accController:inst1|state.100 ; 6.517  ; 6.517  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC3       ; accControl:inst18|accController:inst1|state.100 ; 8.335  ; 8.335  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ; 8.939  ;        ; Rise       ; accControl:inst18|accController:inst1|state.110 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ;        ; 8.939  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn0     ; accControl:inst18|accController:inst1|state.110 ; 6.366  ; 6.366  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn1     ; accControl:inst18|accController:inst1|state.110 ; 6.841  ; 6.841  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn2     ; accControl:inst18|accController:inst1|state.110 ; 6.706  ; 6.706  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn3     ; accControl:inst18|accController:inst1|state.110 ; 10.529 ; 10.529 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex0  ; accControl:inst18|accController:inst1|state.110 ; 7.421  ; 7.421  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex1  ; accControl:inst18|accController:inst1|state.110 ; 7.766  ; 7.766  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex2  ; accControl:inst18|accController:inst1|state.110 ; 7.770  ; 7.770  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex3  ; accControl:inst18|accController:inst1|state.110 ; 7.798  ; 7.798  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex4  ; accControl:inst18|accController:inst1|state.110 ; 7.777  ; 7.777  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex5  ; accControl:inst18|accController:inst1|state.110 ; 7.780  ; 7.780  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex6  ; accControl:inst18|accController:inst1|state.110 ; 7.871  ; 7.871  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------+
; Fast Model Setup Summary                                                 ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; accControl:inst18|accController:inst1|state.100 ; -1.489 ; -5.689        ;
; CLKcontroller                                   ; -1.460 ; -9.756        ;
; ProgramCounter:PC|74193:inst|24                 ; -0.084 ; -0.084        ;
; accControl:inst18|accController:inst1|state.110 ; 0.665  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Hold Summary                                                  ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLKcontroller                                   ; -3.530 ; -13.459       ;
; accControl:inst18|accController:inst1|state.100 ; -0.700 ; -1.234        ;
; ProgramCounter:PC|74193:inst|24                 ; 0.215  ; 0.000         ;
; accControl:inst18|accController:inst1|state.110 ; 0.215  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Recovery Summary                                              ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; accControl:inst18|accController:inst1|state.110 ; -1.687 ; -4.729        ;
; ProgramCounter:PC|74193:inst|24                 ; -1.562 ; -1.562        ;
; accControl:inst18|accController:inst1|state.100 ; -1.553 ; -4.429        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast Model Removal Summary                                              ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; accControl:inst18|accController:inst1|state.110 ; 0.714 ; 0.000         ;
; accControl:inst18|accController:inst1|state.100 ; 1.408 ; 0.000         ;
; ProgramCounter:PC|74193:inst|24                 ; 2.442 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLKcontroller                                   ; -2.000 ; -72.222       ;
; accControl:inst18|accController:inst1|state.100 ; -0.500 ; -8.000        ;
; accControl:inst18|accController:inst1|state.110 ; -0.500 ; -4.000        ;
; ProgramCounter:PC|74193:inst|24                 ; -0.500 ; -1.000        ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'accControl:inst18|accController:inst1|state.100'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.489 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; -1.962     ; 0.559      ;
; -1.401 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; -1.962     ; 0.471      ;
; -1.400 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst  ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; -1.962     ; 0.470      ;
; -1.399 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; -1.962     ; 0.469      ;
; 0.665  ; ProgramCounter:PC|74193:inst|25                                                          ; ProgramCounter:PC|74193:inst|25  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; ProgramCounter:PC|74193:inst|23                                                          ; ProgramCounter:PC|74193:inst|23  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; ProgramCounter:PC|74193:inst|26                                                          ; ProgramCounter:PC|74193:inst|26  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; 0.000      ; 0.367      ;
; 1.080  ; ProgramCounter:PC|74193:inst|24                                                          ; ProgramCounter:PC|74193:inst|24  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 0.500        ; 0.774      ; 0.367      ;
; 1.414  ; ProgramCounter:PC|74193:inst|23                                                          ; ProgramCounter:PC|74193:inst|23  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; 0.749      ; 0.367      ;
; 1.580  ; ProgramCounter:PC|74193:inst|24                                                          ; ProgramCounter:PC|74193:inst|24  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 1.000        ; 0.774      ; 0.367      ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKcontroller'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+
; -1.460 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg0  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg1  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg2  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg3  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; 0.374  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.803      ;
; 0.434  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.743      ;
; 0.480  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.697      ;
; 0.485  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.692      ;
; 0.492  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.685      ;
; 0.522  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.655      ;
; 0.527  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.650      ;
; 0.579  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; 0.000      ; 0.453      ;
; 0.605  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.572      ;
; 0.610  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.567      ;
; 0.613  ; accControl:inst18|accController:inst1|state.000                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; 0.000      ; 0.419      ;
; 0.630  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.010                                                                   ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; 0.000      ; 0.402      ;
; 0.633  ; accControl:inst18|accController:inst1|state.011                                                                   ; accControl:inst18|accController:inst1|state.100                                                                   ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; 0.000      ; 0.399      ;
; 0.637  ; accControl:inst18|accController:inst1|state.010                                                                   ; accControl:inst18|accController:inst1|state.011                                                                   ; CLKcontroller                                   ; CLKcontroller ; 1.000        ; 0.000      ; 0.395      ;
; 0.699  ; InstructionRegister:inst19|inst4                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.478      ;
; 0.722  ; InstructionRegister:inst19|inst4                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 0.145      ; 0.455      ;
; 1.805  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 2.033      ; 0.901      ;
; 1.845  ; ProgramCounter:PC|74193:inst|26                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 1.969      ; 0.623      ;
; 1.912  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 2.033      ; 0.794      ;
; 1.917  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 2.033      ; 0.789      ;
; 2.104  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.110 ; CLKcontroller ; 0.500        ; 2.033      ; 0.602      ;
; 2.262  ; ProgramCounter:PC|74193:inst|23                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 2.372      ; 0.609      ;
; 2.305  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 2.033      ; 0.901      ;
; 2.412  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 2.033      ; 0.794      ;
; 2.417  ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 1.000        ; 2.033      ; 0.789      ;
; 2.604  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.110 ; CLKcontroller ; 1.000        ; 2.033      ; 0.602      ;
; 2.863  ; ProgramCounter:PC|74193:inst|25                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.500        ; 2.994      ; 0.630      ;
; 3.011  ; ProgramCounter:PC|74193:inst|23                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; 0.500        ; 3.121      ; 0.609      ;
; 3.891  ; ProgramCounter:PC|74193:inst|24                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; 0.500        ; 3.868      ; 0.617      ;
; 4.391  ; ProgramCounter:PC|74193:inst|24                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; 1.000        ; 3.868      ; 0.617      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ProgramCounter:PC|74193:inst|24'                                                                                                                                                     ;
+--------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.084 ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|23 ; accControl:inst18|accController:inst1|state.100 ; ProgramCounter:PC|74193:inst|24 ; 1.000        ; -0.749     ; 0.367      ;
; 0.665  ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|24                 ; ProgramCounter:PC|74193:inst|24 ; 1.000        ; 0.000      ; 0.367      ;
+--------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'accControl:inst18|accController:inst1|state.110'                                                                                                                                                  ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.665 ; Accumulator:ACC|74193:inst2|23 ; Accumulator:ACC|74193:inst2|23 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; Accumulator:ACC|74193:inst2|24 ; Accumulator:ACC|74193:inst2|24 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; Accumulator:ACC|74193:inst2|25 ; Accumulator:ACC|74193:inst2|25 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; Accumulator:ACC|74193:inst2|26 ; Accumulator:ACC|74193:inst2|26 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKcontroller'                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+
; -3.530 ; ProgramCounter:PC|74193:inst|24                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; 0.000        ; 3.868      ; 0.617      ;
; -3.030 ; ProgramCounter:PC|74193:inst|24                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; -0.500       ; 3.868      ; 0.617      ;
; -2.150 ; ProgramCounter:PC|74193:inst|23                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller ; -0.500       ; 3.121      ; 0.609      ;
; -2.002 ; ProgramCounter:PC|74193:inst|25                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 2.994      ; 0.630      ;
; -1.724 ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.110 ; CLKcontroller ; 0.000        ; 2.033      ; 0.602      ;
; -1.537 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 2.033      ; 0.789      ;
; -1.532 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 2.033      ; 0.794      ;
; -1.425 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 2.033      ; 0.901      ;
; -1.401 ; ProgramCounter:PC|74193:inst|23                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 2.372      ; 0.609      ;
; -1.224 ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.110 ; CLKcontroller ; -0.500       ; 2.033      ; 0.602      ;
; -1.037 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 2.033      ; 0.789      ;
; -1.032 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 2.033      ; 0.794      ;
; -0.984 ; ProgramCounter:PC|74193:inst|26                                                                                   ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 1.969      ; 0.623      ;
; -0.925 ; accControl:inst18|accController:inst1|state.100                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; -0.500       ; 2.033      ; 0.901      ;
; 0.158  ; InstructionRegister:inst19|inst4                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.455      ;
; 0.181  ; InstructionRegister:inst19|inst4                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.478      ;
; 0.243  ; accControl:inst18|accController:inst1|state.010                                                                   ; accControl:inst18|accController:inst1|state.011                                                                   ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; 0.000      ; 0.395      ;
; 0.247  ; accControl:inst18|accController:inst1|state.011                                                                   ; accControl:inst18|accController:inst1|state.100                                                                   ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; 0.000      ; 0.399      ;
; 0.250  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.010                                                                   ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; 0.000      ; 0.402      ;
; 0.267  ; accControl:inst18|accController:inst1|state.000                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; 0.000      ; 0.419      ;
; 0.270  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.567      ;
; 0.275  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.572      ;
; 0.301  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; 0.000      ; 0.453      ;
; 0.353  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.650      ;
; 0.358  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.655      ;
; 0.388  ; InstructionRegister:inst19|inst                                                                                   ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.685      ;
; 0.395  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.101                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.692      ;
; 0.400  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.110                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.697      ;
; 0.446  ; InstructionRegister:inst19|inst2                                                                                  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.743      ;
; 0.506  ; InstructionRegister:inst19|inst3                                                                                  ; accControl:inst18|accController:inst1|state.001                                                                   ; accControl:inst18|accController:inst1|state.100 ; CLKcontroller ; 0.000        ; 0.145      ; 0.803      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.018     ; 1.960      ;
; 2.321  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg0  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg1  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg2  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg3  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLKcontroller                                   ; CLKcontroller ; 0.000        ; -0.017     ; 2.442      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'accControl:inst18|accController:inst1|state.100'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.700 ; ProgramCounter:PC|74193:inst|24                                                          ; ProgramCounter:PC|74193:inst|24  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; 0.774      ; 0.367      ;
; -0.534 ; ProgramCounter:PC|74193:inst|23                                                          ; ProgramCounter:PC|74193:inst|23  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; 0.749      ; 0.367      ;
; -0.200 ; ProgramCounter:PC|74193:inst|24                                                          ; ProgramCounter:PC|74193:inst|24  ; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; -0.500       ; 0.774      ; 0.367      ;
; 0.215  ; ProgramCounter:PC|74193:inst|25                                                          ; ProgramCounter:PC|74193:inst|25  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ProgramCounter:PC|74193:inst|23                                                          ; ProgramCounter:PC|74193:inst|23  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ProgramCounter:PC|74193:inst|26                                                          ; ProgramCounter:PC|74193:inst|26  ; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; 0.000      ; 0.367      ;
; 2.279  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; -1.962     ; 0.469      ;
; 2.280  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst  ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; -1.962     ; 0.470      ;
; 2.281  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; -1.962     ; 0.471      ;
; 2.369  ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2 ; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 0.000        ; -1.962     ; 0.559      ;
+--------+------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ProgramCounter:PC|74193:inst|24'                                                                                                                                                     ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|24                 ; ProgramCounter:PC|74193:inst|24 ; 0.000        ; 0.000      ; 0.367      ;
; 0.964 ; ProgramCounter:PC|74193:inst|23 ; ProgramCounter:PC|74193:inst|23 ; accControl:inst18|accController:inst1|state.100 ; ProgramCounter:PC|74193:inst|24 ; 0.000        ; -0.749     ; 0.367      ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'accControl:inst18|accController:inst1|state.110'                                                                                                                                                   ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.215 ; Accumulator:ACC|74193:inst2|23 ; Accumulator:ACC|74193:inst2|23 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Accumulator:ACC|74193:inst2|24 ; Accumulator:ACC|74193:inst2|24 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Accumulator:ACC|74193:inst2|25 ; Accumulator:ACC|74193:inst2|25 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Accumulator:ACC|74193:inst2|26 ; Accumulator:ACC|74193:inst2|26 ; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 0.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'accControl:inst18|accController:inst1|state.110'                                                                                                                               ;
+--------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                        ; Launch Clock  ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; -1.687 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|26 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; 0.500        ; -1.249     ; 0.970      ;
; -1.562 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|25 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; 0.500        ; -1.124     ; 0.970      ;
; -1.480 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|24 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; 0.500        ; -1.054     ; 0.958      ;
; 0.166  ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|23 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; 0.500        ; 0.592      ; 0.958      ;
+--------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ProgramCounter:PC|74193:inst|24'                                                                                                                                ;
+--------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                         ; Launch Clock  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+
; -1.562 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|23 ; CLKcontroller ; ProgramCounter:PC|74193:inst|24 ; 0.500        ; -1.286     ; 0.808      ;
+--------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'accControl:inst18|accController:inst1|state.100'                                                                                                                                ;
+--------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                         ; Launch Clock  ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; -1.553 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|25 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; 0.500        ; -1.159     ; 0.926      ;
; -1.535 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|24 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; 0.500        ; -1.259     ; 0.808      ;
; -0.813 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|23 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; 0.500        ; -0.537     ; 0.808      ;
; -0.528 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|26 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; 0.500        ; -0.134     ; 0.926      ;
+--------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'accControl:inst18|accController:inst1|state.110'                                                                                                                               ;
+-------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                        ; Launch Clock  ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; 0.714 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|23 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; -0.500       ; 0.592      ; 0.958      ;
; 2.360 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|24 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; -0.500       ; -1.054     ; 0.958      ;
; 2.442 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|25 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; -0.500       ; -1.124     ; 0.970      ;
; 2.567 ; accControl:inst18|accController:inst1|state.101 ; Accumulator:ACC|74193:inst2|26 ; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; -0.500       ; -1.249     ; 0.970      ;
+-------+-------------------------------------------------+--------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'accControl:inst18|accController:inst1|state.100'                                                                                                                                ;
+-------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                         ; Launch Clock  ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+
; 1.408 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|26 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; -0.500       ; -0.134     ; 0.926      ;
; 1.693 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|23 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; -0.500       ; -0.537     ; 0.808      ;
; 2.415 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|24 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; -0.500       ; -1.259     ; 0.808      ;
; 2.433 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|25 ; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; -0.500       ; -1.159     ; 0.926      ;
+-------+-------------------------------------------------+---------------------------------+---------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ProgramCounter:PC|74193:inst|24'                                                                                                                                ;
+-------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                         ; Launch Clock  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+
; 2.442 ; accControl:inst18|accController:inst1|state.000 ; ProgramCounter:PC|74193:inst|23 ; CLKcontroller ; ProgramCounter:PC|74193:inst|24 ; -0.500       ; -1.286     ; 0.808      ;
+-------+-------------------------------------------------+---------------------------------+---------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKcontroller'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLKcontroller ; Rise       ; CLKcontroller                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.000                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.000                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.001                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.001                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.010                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.010                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.011                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.011                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.100                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.100                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.101                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.101                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.110                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; accControl:inst18|accController:inst1|state.110                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; CLKcontroller|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; CLKcontroller|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.000|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.000|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.001|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.001|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.010|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.010|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.011|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.011|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.100|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.100|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.101|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.101|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst18|inst1|state.110|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst18|inst1|state.110|clk                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a4|clk0                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a4|clk0                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst3|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst3|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst3|datac                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst3|datac                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst3~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst3~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLKcontroller ; Rise       ; inst3~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; inst3~clkctrl|outclk                                                                                              ;
+--------+--------------+----------------+------------------+---------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'accControl:inst18|accController:inst1|state.100'                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst4        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; InstructionRegister:inst19|inst4        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|23         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|23         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|24         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|24         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|25         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|25         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|26         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; ProgramCounter:PC|74193:inst|26         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|21|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|21|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|21|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|21|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|23|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|23|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|24|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|24|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|25|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|25|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|26|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|26|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|51|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|51|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|51|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|51|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|5|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Fall       ; PC|inst|5|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|5|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; PC|inst|5|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst18|inst1|state.100~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst2|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst2|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst3|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst3|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst4|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst4|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.100 ; Rise       ; inst19|inst|clk                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'accControl:inst18|accController:inst1|state.110'                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; Accumulator:ACC|74193:inst2|26 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|21|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|21|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|21|datac             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|21|datac             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|23|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|23|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|24|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|24|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|25|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|25|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|26|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|26|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|51|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|51|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|51|datad             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|51|datad             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|5|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Fall       ; ACC|inst2|5|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|5|datad              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Rise       ; ACC|inst2|5|datad              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; accControl:inst18|accController:inst1|state.110 ; Rise       ; inst18|inst1|state.110|regout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; accControl:inst18|accController:inst1|state.110 ; Rise       ; inst18|inst1|state.110|regout  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ProgramCounter:PC|74193:inst|24'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ProgramCounter:PC|74193:inst|24 ; Fall       ; ProgramCounter:PC|74193:inst|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ProgramCounter:PC|74193:inst|24 ; Fall       ; ProgramCounter:PC|74193:inst|23 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ProgramCounter:PC|74193:inst|24 ; Fall       ; PC|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ProgramCounter:PC|74193:inst|24 ; Fall       ; PC|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ProgramCounter:PC|74193:inst|24 ; Rise       ; PC|inst|21|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ProgramCounter:PC|74193:inst|24 ; Rise       ; PC|inst|21|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ProgramCounter:PC|74193:inst|24 ; Fall       ; PC|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ProgramCounter:PC|74193:inst|24 ; Fall       ; PC|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ProgramCounter:PC|74193:inst|24 ; Rise       ; PC|inst|24|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ProgramCounter:PC|74193:inst|24 ; Rise       ; PC|inst|24|regout               ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; C0        ; CLKcontroller                                   ; 5.082 ; 5.082 ; Rise       ; CLKcontroller                                   ;
; C3        ; CLKcontroller                                   ; 5.041 ; 5.041 ; Rise       ; CLKcontroller                                   ;
; C4        ; CLKcontroller                                   ; 4.827 ; 4.827 ; Rise       ; CLKcontroller                                   ;
; C8        ; CLKcontroller                                   ; 5.415 ; 5.415 ; Rise       ; CLKcontroller                                   ;
; C42       ; CLKcontroller                                   ; 5.146 ; 5.146 ; Rise       ; CLKcontroller                                   ;
; MDoutHex0 ; CLKcontroller                                   ; 7.031 ; 7.031 ; Rise       ; CLKcontroller                                   ;
; MDoutHex1 ; CLKcontroller                                   ; 6.864 ; 6.864 ; Rise       ; CLKcontroller                                   ;
; MDoutHex2 ; CLKcontroller                                   ; 6.872 ; 6.872 ; Rise       ; CLKcontroller                                   ;
; MDoutHex3 ; CLKcontroller                                   ; 6.877 ; 6.877 ; Rise       ; CLKcontroller                                   ;
; MDoutHex4 ; CLKcontroller                                   ; 6.883 ; 6.883 ; Rise       ; CLKcontroller                                   ;
; MDoutHex5 ; CLKcontroller                                   ; 7.038 ; 7.038 ; Rise       ; CLKcontroller                                   ;
; MDoutHex6 ; CLKcontroller                                   ; 6.981 ; 6.981 ; Rise       ; CLKcontroller                                   ;
; Mout0     ; CLKcontroller                                   ; 6.289 ; 6.289 ; Rise       ; CLKcontroller                                   ;
; Mout1     ; CLKcontroller                                   ; 6.202 ; 6.202 ; Rise       ; CLKcontroller                                   ;
; Mout2     ; CLKcontroller                                   ; 6.323 ; 6.323 ; Rise       ; CLKcontroller                                   ;
; Mout3     ; CLKcontroller                                   ; 6.355 ; 6.355 ; Rise       ; CLKcontroller                                   ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ; 2.109 ;       ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 2.663 ; 2.663 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 2.709 ;       ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 2.719 ; 2.719 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 2.563 ; 2.563 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 2.572 ; 2.572 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 2.593 ; 2.593 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 2.583 ; 2.583 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ; 2.139 ;       ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ;       ; 2.109 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR3      ; ProgramCounter:PC|74193:inst|24                 ; 3.009 ; 3.009 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 3.316 ; 3.316 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 3.367 ; 3.367 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 3.372 ; 3.372 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 3.229 ; 3.229 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 3.235 ; 3.235 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 3.248 ; 3.248 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 3.245 ; 3.245 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ;       ; 2.139 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC3       ; ProgramCounter:PC|74193:inst|24                 ; 2.999 ; 2.999 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ; 3.351 ;       ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ; 3.370 ;       ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR0       ; accControl:inst18|accController:inst1|state.100 ; 4.047 ; 4.047 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR1       ; accControl:inst18|accController:inst1|state.100 ; 4.154 ; 4.154 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR2       ; accControl:inst18|accController:inst1|state.100 ; 4.052 ; 4.052 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR3       ; accControl:inst18|accController:inst1|state.100 ; 4.137 ; 4.137 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ;       ; 3.351 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ;       ; 3.370 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR0      ; accControl:inst18|accController:inst1|state.100 ; 4.132 ; 4.132 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR1      ; accControl:inst18|accController:inst1|state.100 ; 3.061 ; 3.061 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR3      ; accControl:inst18|accController:inst1|state.100 ; 3.758 ; 3.758 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex0   ; accControl:inst18|accController:inst1|state.100 ; 4.521 ; 4.521 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex1   ; accControl:inst18|accController:inst1|state.100 ; 4.565 ; 4.565 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex2   ; accControl:inst18|accController:inst1|state.100 ; 4.572 ; 4.572 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex3   ; accControl:inst18|accController:inst1|state.100 ; 4.423 ; 4.423 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex4   ; accControl:inst18|accController:inst1|state.100 ; 4.434 ; 4.434 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex5   ; accControl:inst18|accController:inst1|state.100 ; 4.449 ; 4.449 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex6   ; accControl:inst18|accController:inst1|state.100 ; 4.442 ; 4.442 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC0       ; accControl:inst18|accController:inst1|state.100 ; 4.132 ; 4.132 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC1       ; accControl:inst18|accController:inst1|state.100 ; 3.061 ; 3.061 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC3       ; accControl:inst18|accController:inst1|state.100 ; 3.748 ; 3.748 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ; 4.114 ;       ; Rise       ; accControl:inst18|accController:inst1|state.110 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ;       ; 4.114 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn0     ; accControl:inst18|accController:inst1|state.110 ; 3.024 ; 3.024 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn1     ; accControl:inst18|accController:inst1|state.110 ; 3.202 ; 3.202 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn2     ; accControl:inst18|accController:inst1|state.110 ; 3.141 ; 3.141 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn3     ; accControl:inst18|accController:inst1|state.110 ; 4.766 ; 4.766 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex0  ; accControl:inst18|accController:inst1|state.110 ; 5.333 ; 5.333 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex1  ; accControl:inst18|accController:inst1|state.110 ; 5.453 ; 5.453 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex2  ; accControl:inst18|accController:inst1|state.110 ; 5.508 ; 5.508 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex3  ; accControl:inst18|accController:inst1|state.110 ; 5.493 ; 5.493 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex4  ; accControl:inst18|accController:inst1|state.110 ; 5.482 ; 5.482 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex5  ; accControl:inst18|accController:inst1|state.110 ; 5.482 ; 5.482 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex6  ; accControl:inst18|accController:inst1|state.110 ; 5.532 ; 5.532 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; C0        ; CLKcontroller                                   ; 5.082 ; 5.082 ; Rise       ; CLKcontroller                                   ;
; C3        ; CLKcontroller                                   ; 5.041 ; 5.041 ; Rise       ; CLKcontroller                                   ;
; C4        ; CLKcontroller                                   ; 4.827 ; 4.827 ; Rise       ; CLKcontroller                                   ;
; C8        ; CLKcontroller                                   ; 5.415 ; 5.415 ; Rise       ; CLKcontroller                                   ;
; C42       ; CLKcontroller                                   ; 5.146 ; 5.146 ; Rise       ; CLKcontroller                                   ;
; MDoutHex0 ; CLKcontroller                                   ; 6.611 ; 6.611 ; Rise       ; CLKcontroller                                   ;
; MDoutHex1 ; CLKcontroller                                   ; 6.450 ; 6.450 ; Rise       ; CLKcontroller                                   ;
; MDoutHex2 ; CLKcontroller                                   ; 6.450 ; 6.450 ; Rise       ; CLKcontroller                                   ;
; MDoutHex3 ; CLKcontroller                                   ; 6.457 ; 6.457 ; Rise       ; CLKcontroller                                   ;
; MDoutHex4 ; CLKcontroller                                   ; 6.471 ; 6.471 ; Rise       ; CLKcontroller                                   ;
; MDoutHex5 ; CLKcontroller                                   ; 6.619 ; 6.619 ; Rise       ; CLKcontroller                                   ;
; MDoutHex6 ; CLKcontroller                                   ; 6.562 ; 6.562 ; Rise       ; CLKcontroller                                   ;
; Mout0     ; CLKcontroller                                   ; 6.289 ; 6.289 ; Rise       ; CLKcontroller                                   ;
; Mout1     ; CLKcontroller                                   ; 6.202 ; 6.202 ; Rise       ; CLKcontroller                                   ;
; Mout2     ; CLKcontroller                                   ; 6.323 ; 6.323 ; Rise       ; CLKcontroller                                   ;
; Mout3     ; CLKcontroller                                   ; 6.355 ; 6.355 ; Rise       ; CLKcontroller                                   ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ; 2.109 ;       ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 2.663 ; 2.663 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 2.709 ;       ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 2.719 ; 2.719 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 2.563 ; 2.563 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 2.572 ; 2.572 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 2.593 ; 2.593 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 2.583 ; 2.583 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ; 2.139 ;       ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ;       ; 2.109 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR3      ; ProgramCounter:PC|74193:inst|24                 ; 3.009 ; 3.009 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 2.663 ; 2.663 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 3.367 ; 2.709 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 2.719 ; 2.719 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 2.563 ; 2.563 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 2.572 ; 2.572 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 2.593 ; 2.593 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 2.583 ; 2.583 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ;       ; 2.139 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC3       ; ProgramCounter:PC|74193:inst|24                 ; 2.999 ; 2.999 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ; 3.351 ;       ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ; 3.370 ;       ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR0       ; accControl:inst18|accController:inst1|state.100 ; 4.047 ; 4.047 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR1       ; accControl:inst18|accController:inst1|state.100 ; 4.154 ; 4.154 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR2       ; accControl:inst18|accController:inst1|state.100 ; 4.052 ; 4.052 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR3       ; accControl:inst18|accController:inst1|state.100 ; 4.137 ; 4.137 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ;       ; 3.351 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ;       ; 3.370 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR0      ; accControl:inst18|accController:inst1|state.100 ; 4.132 ; 4.132 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR1      ; accControl:inst18|accController:inst1|state.100 ; 3.061 ; 3.061 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR3      ; accControl:inst18|accController:inst1|state.100 ; 3.758 ; 3.758 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex0   ; accControl:inst18|accController:inst1|state.100 ; 3.567 ; 3.567 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex1   ; accControl:inst18|accController:inst1|state.100 ; 3.619 ; 3.619 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex2   ; accControl:inst18|accController:inst1|state.100 ; 3.623 ; 3.623 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex3   ; accControl:inst18|accController:inst1|state.100 ; 3.480 ; 3.480 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex4   ; accControl:inst18|accController:inst1|state.100 ; 3.487 ; 3.487 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex5   ; accControl:inst18|accController:inst1|state.100 ; 3.498 ; 3.498 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex6   ; accControl:inst18|accController:inst1|state.100 ; 3.497 ; 3.497 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC0       ; accControl:inst18|accController:inst1|state.100 ; 4.132 ; 4.132 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC1       ; accControl:inst18|accController:inst1|state.100 ; 3.061 ; 3.061 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC3       ; accControl:inst18|accController:inst1|state.100 ; 3.748 ; 3.748 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ; 4.114 ;       ; Rise       ; accControl:inst18|accController:inst1|state.110 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ;       ; 4.114 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn0     ; accControl:inst18|accController:inst1|state.110 ; 3.024 ; 3.024 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn1     ; accControl:inst18|accController:inst1|state.110 ; 3.202 ; 3.202 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn2     ; accControl:inst18|accController:inst1|state.110 ; 3.141 ; 3.141 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn3     ; accControl:inst18|accController:inst1|state.110 ; 4.766 ; 4.766 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex0  ; accControl:inst18|accController:inst1|state.110 ; 3.288 ; 3.288 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex1  ; accControl:inst18|accController:inst1|state.110 ; 3.413 ; 3.413 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex2  ; accControl:inst18|accController:inst1|state.110 ; 3.458 ; 3.458 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex3  ; accControl:inst18|accController:inst1|state.110 ; 3.449 ; 3.449 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex4  ; accControl:inst18|accController:inst1|state.110 ; 3.436 ; 3.436 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex5  ; accControl:inst18|accController:inst1|state.110 ; 3.441 ; 3.441 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex6  ; accControl:inst18|accController:inst1|state.110 ; 3.491 ; 3.491 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+--------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                 ; -4.547  ; -6.823  ; -4.061   ; 0.447   ; -2.064              ;
;  CLKcontroller                                   ; -2.564  ; -6.823  ; N/A      ; N/A     ; -2.064              ;
;  ProgramCounter:PC|74193:inst|24                 ; -1.562  ; 0.215   ; -3.665   ; 2.442   ; -0.611              ;
;  accControl:inst18|accController:inst1|state.100 ; -4.547  ; -1.626  ; -3.719   ; 1.408   ; -0.611              ;
;  accControl:inst18|accController:inst1|state.110 ; 0.307   ; 0.215   ; -4.061   ; 0.447   ; -0.611              ;
; Design-wide TNS                                  ; -38.016 ; -29.863 ; -26.517  ; 0.0     ; -91.957             ;
;  CLKcontroller                                   ; -18.714 ; -26.813 ; N/A      ; N/A     ; -76.071             ;
;  ProgramCounter:PC|74193:inst|24                 ; -1.562  ; 0.000   ; -3.665   ; 0.000   ; -1.222              ;
;  accControl:inst18|accController:inst1|state.100 ; -17.740 ; -3.050  ; -11.447  ; 0.000   ; -9.776              ;
;  accControl:inst18|accController:inst1|state.110 ; 0.000   ; 0.000   ; -11.405  ; 0.000   ; -4.888              ;
+--------------------------------------------------+---------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; C0        ; CLKcontroller                                   ; 11.061 ; 11.061 ; Rise       ; CLKcontroller                                   ;
; C3        ; CLKcontroller                                   ; 10.865 ; 10.865 ; Rise       ; CLKcontroller                                   ;
; C4        ; CLKcontroller                                   ; 10.247 ; 10.247 ; Rise       ; CLKcontroller                                   ;
; C8        ; CLKcontroller                                   ; 12.001 ; 12.001 ; Rise       ; CLKcontroller                                   ;
; C42       ; CLKcontroller                                   ; 11.153 ; 11.153 ; Rise       ; CLKcontroller                                   ;
; MDoutHex0 ; CLKcontroller                                   ; 14.964 ; 14.964 ; Rise       ; CLKcontroller                                   ;
; MDoutHex1 ; CLKcontroller                                   ; 14.590 ; 14.590 ; Rise       ; CLKcontroller                                   ;
; MDoutHex2 ; CLKcontroller                                   ; 14.559 ; 14.559 ; Rise       ; CLKcontroller                                   ;
; MDoutHex3 ; CLKcontroller                                   ; 14.600 ; 14.600 ; Rise       ; CLKcontroller                                   ;
; MDoutHex4 ; CLKcontroller                                   ; 14.610 ; 14.610 ; Rise       ; CLKcontroller                                   ;
; MDoutHex5 ; CLKcontroller                                   ; 14.972 ; 14.972 ; Rise       ; CLKcontroller                                   ;
; MDoutHex6 ; CLKcontroller                                   ; 14.856 ; 14.856 ; Rise       ; CLKcontroller                                   ;
; Mout0     ; CLKcontroller                                   ; 13.110 ; 13.110 ; Rise       ; CLKcontroller                                   ;
; Mout1     ; CLKcontroller                                   ; 12.865 ; 12.865 ; Rise       ; CLKcontroller                                   ;
; Mout2     ; CLKcontroller                                   ; 13.104 ; 13.104 ; Rise       ; CLKcontroller                                   ;
; Mout3     ; CLKcontroller                                   ; 13.068 ; 13.068 ; Rise       ; CLKcontroller                                   ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ; 4.446  ;        ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 6.117  ; 6.117  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 6.249  ;        ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 6.242  ; 6.242  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 5.895  ; 5.895  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 5.902  ; 5.902  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 5.926  ; 5.926  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 5.921  ; 5.921  ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ; 4.476  ;        ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ;        ; 4.446  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR3      ; ProgramCounter:PC|74193:inst|24                 ; 6.476  ; 6.476  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 7.494  ; 7.494  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 7.627  ; 7.627  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 7.647  ; 7.647  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 7.279  ; 7.279  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 7.283  ; 7.283  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 7.303  ; 7.303  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 7.300  ; 7.300  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ;        ; 4.476  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC3       ; ProgramCounter:PC|74193:inst|24                 ; 6.466  ; 6.466  ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ; 7.546  ;        ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ; 7.566  ;        ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR0       ; accControl:inst18|accController:inst1|state.100 ; 7.855  ; 7.855  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR1       ; accControl:inst18|accController:inst1|state.100 ; 8.159  ; 8.159  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR2       ; accControl:inst18|accController:inst1|state.100 ; 7.863  ; 7.863  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR3       ; accControl:inst18|accController:inst1|state.100 ; 8.132  ; 8.132  ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ;        ; 7.546  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ;        ; 7.566  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR0      ; accControl:inst18|accController:inst1|state.100 ; 8.000  ; 8.000  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR1      ; accControl:inst18|accController:inst1|state.100 ; 6.517  ; 6.517  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR3      ; accControl:inst18|accController:inst1|state.100 ; 8.345  ; 8.345  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex0   ; accControl:inst18|accController:inst1|state.100 ; 9.363  ; 9.363  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex1   ; accControl:inst18|accController:inst1|state.100 ; 9.496  ; 9.496  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex2   ; accControl:inst18|accController:inst1|state.100 ; 9.516  ; 9.516  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex3   ; accControl:inst18|accController:inst1|state.100 ; 9.148  ; 9.148  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex4   ; accControl:inst18|accController:inst1|state.100 ; 9.152  ; 9.152  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex5   ; accControl:inst18|accController:inst1|state.100 ; 9.172  ; 9.172  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex6   ; accControl:inst18|accController:inst1|state.100 ; 9.169  ; 9.169  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC0       ; accControl:inst18|accController:inst1|state.100 ; 8.000  ; 8.000  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC1       ; accControl:inst18|accController:inst1|state.100 ; 6.517  ; 6.517  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC3       ; accControl:inst18|accController:inst1|state.100 ; 8.335  ; 8.335  ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ; 8.939  ;        ; Rise       ; accControl:inst18|accController:inst1|state.110 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ;        ; 8.939  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn0     ; accControl:inst18|accController:inst1|state.110 ; 6.366  ; 6.366  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn1     ; accControl:inst18|accController:inst1|state.110 ; 6.841  ; 6.841  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn2     ; accControl:inst18|accController:inst1|state.110 ; 6.706  ; 6.706  ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn3     ; accControl:inst18|accController:inst1|state.110 ; 10.529 ; 10.529 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex0  ; accControl:inst18|accController:inst1|state.110 ; 12.321 ; 12.321 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex1  ; accControl:inst18|accController:inst1|state.110 ; 12.659 ; 12.659 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex2  ; accControl:inst18|accController:inst1|state.110 ; 12.669 ; 12.669 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex3  ; accControl:inst18|accController:inst1|state.110 ; 12.695 ; 12.695 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex4  ; accControl:inst18|accController:inst1|state.110 ; 12.674 ; 12.674 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex5  ; accControl:inst18|accController:inst1|state.110 ; 12.646 ; 12.646 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex6  ; accControl:inst18|accController:inst1|state.110 ; 12.767 ; 12.767 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; C0        ; CLKcontroller                                   ; 5.082 ; 5.082 ; Rise       ; CLKcontroller                                   ;
; C3        ; CLKcontroller                                   ; 5.041 ; 5.041 ; Rise       ; CLKcontroller                                   ;
; C4        ; CLKcontroller                                   ; 4.827 ; 4.827 ; Rise       ; CLKcontroller                                   ;
; C8        ; CLKcontroller                                   ; 5.415 ; 5.415 ; Rise       ; CLKcontroller                                   ;
; C42       ; CLKcontroller                                   ; 5.146 ; 5.146 ; Rise       ; CLKcontroller                                   ;
; MDoutHex0 ; CLKcontroller                                   ; 6.611 ; 6.611 ; Rise       ; CLKcontroller                                   ;
; MDoutHex1 ; CLKcontroller                                   ; 6.450 ; 6.450 ; Rise       ; CLKcontroller                                   ;
; MDoutHex2 ; CLKcontroller                                   ; 6.450 ; 6.450 ; Rise       ; CLKcontroller                                   ;
; MDoutHex3 ; CLKcontroller                                   ; 6.457 ; 6.457 ; Rise       ; CLKcontroller                                   ;
; MDoutHex4 ; CLKcontroller                                   ; 6.471 ; 6.471 ; Rise       ; CLKcontroller                                   ;
; MDoutHex5 ; CLKcontroller                                   ; 6.619 ; 6.619 ; Rise       ; CLKcontroller                                   ;
; MDoutHex6 ; CLKcontroller                                   ; 6.562 ; 6.562 ; Rise       ; CLKcontroller                                   ;
; Mout0     ; CLKcontroller                                   ; 6.289 ; 6.289 ; Rise       ; CLKcontroller                                   ;
; Mout1     ; CLKcontroller                                   ; 6.202 ; 6.202 ; Rise       ; CLKcontroller                                   ;
; Mout2     ; CLKcontroller                                   ; 6.323 ; 6.323 ; Rise       ; CLKcontroller                                   ;
; Mout3     ; CLKcontroller                                   ; 6.355 ; 6.355 ; Rise       ; CLKcontroller                                   ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ; 2.109 ;       ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 2.663 ; 2.663 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 2.709 ;       ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 2.719 ; 2.719 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 2.563 ; 2.563 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 2.572 ; 2.572 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 2.593 ; 2.593 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 2.583 ; 2.583 ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ; 2.139 ;       ; Rise       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR2      ; ProgramCounter:PC|74193:inst|24                 ;       ; 2.109 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MAR3      ; ProgramCounter:PC|74193:inst|24                 ; 3.009 ; 3.009 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex0   ; ProgramCounter:PC|74193:inst|24                 ; 2.663 ; 2.663 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex1   ; ProgramCounter:PC|74193:inst|24                 ; 3.367 ; 2.709 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex2   ; ProgramCounter:PC|74193:inst|24                 ; 2.719 ; 2.719 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex3   ; ProgramCounter:PC|74193:inst|24                 ; 2.563 ; 2.563 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex4   ; ProgramCounter:PC|74193:inst|24                 ; 2.572 ; 2.572 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex5   ; ProgramCounter:PC|74193:inst|24                 ; 2.593 ; 2.593 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; MARHex6   ; ProgramCounter:PC|74193:inst|24                 ; 2.583 ; 2.583 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC2       ; ProgramCounter:PC|74193:inst|24                 ;       ; 2.139 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; PC3       ; ProgramCounter:PC|74193:inst|24                 ; 2.999 ; 2.999 ; Fall       ; ProgramCounter:PC|74193:inst|24                 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ; 3.351 ;       ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ; 3.370 ;       ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR0       ; accControl:inst18|accController:inst1|state.100 ; 4.047 ; 4.047 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR1       ; accControl:inst18|accController:inst1|state.100 ; 4.154 ; 4.154 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR2       ; accControl:inst18|accController:inst1|state.100 ; 4.052 ; 4.052 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; IR3       ; accControl:inst18|accController:inst1|state.100 ; 4.137 ; 4.137 ; Rise       ; accControl:inst18|accController:inst1|state.100 ;
; C2        ; accControl:inst18|accController:inst1|state.100 ;       ; 3.351 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C7        ; accControl:inst18|accController:inst1|state.100 ;       ; 3.370 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR0      ; accControl:inst18|accController:inst1|state.100 ; 4.132 ; 4.132 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR1      ; accControl:inst18|accController:inst1|state.100 ; 3.061 ; 3.061 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MAR3      ; accControl:inst18|accController:inst1|state.100 ; 3.758 ; 3.758 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex0   ; accControl:inst18|accController:inst1|state.100 ; 3.567 ; 3.567 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex1   ; accControl:inst18|accController:inst1|state.100 ; 3.619 ; 3.619 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex2   ; accControl:inst18|accController:inst1|state.100 ; 3.623 ; 3.623 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex3   ; accControl:inst18|accController:inst1|state.100 ; 3.480 ; 3.480 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex4   ; accControl:inst18|accController:inst1|state.100 ; 3.487 ; 3.487 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex5   ; accControl:inst18|accController:inst1|state.100 ; 3.498 ; 3.498 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; MARHex6   ; accControl:inst18|accController:inst1|state.100 ; 3.497 ; 3.497 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC0       ; accControl:inst18|accController:inst1|state.100 ; 4.132 ; 4.132 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC1       ; accControl:inst18|accController:inst1|state.100 ; 3.061 ; 3.061 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; PC3       ; accControl:inst18|accController:inst1|state.100 ; 3.748 ; 3.748 ; Fall       ; accControl:inst18|accController:inst1|state.100 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ; 4.114 ;       ; Rise       ; accControl:inst18|accController:inst1|state.110 ;
; C9        ; accControl:inst18|accController:inst1|state.110 ;       ; 4.114 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn0     ; accControl:inst18|accController:inst1|state.110 ; 3.024 ; 3.024 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn1     ; accControl:inst18|accController:inst1|state.110 ; 3.202 ; 3.202 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn2     ; accControl:inst18|accController:inst1|state.110 ; 3.141 ; 3.141 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDIn3     ; accControl:inst18|accController:inst1|state.110 ; 4.766 ; 4.766 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex0  ; accControl:inst18|accController:inst1|state.110 ; 3.288 ; 3.288 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex1  ; accControl:inst18|accController:inst1|state.110 ; 3.413 ; 3.413 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex2  ; accControl:inst18|accController:inst1|state.110 ; 3.458 ; 3.458 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex3  ; accControl:inst18|accController:inst1|state.110 ; 3.449 ; 3.449 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex4  ; accControl:inst18|accController:inst1|state.110 ; 3.436 ; 3.436 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex5  ; accControl:inst18|accController:inst1|state.110 ; 3.441 ; 3.441 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
; MDinHex6  ; accControl:inst18|accController:inst1|state.110 ; 3.491 ; 3.491 ; Fall       ; accControl:inst18|accController:inst1|state.110 ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 0        ; 0        ; 0        ; 3        ;
; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 4        ; 0        ; 0        ; 0        ;
; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 0        ; 0        ; 1        ; 2        ;
; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 0        ; 0        ; 0        ; 4        ;
; accControl:inst18|accController:inst1|state.100 ; CLKcontroller                                   ; 14       ; 6        ; 0        ; 0        ;
; accControl:inst18|accController:inst1|state.110 ; CLKcontroller                                   ; 1        ; 1        ; 0        ; 0        ;
; CLKcontroller                                   ; CLKcontroller                                   ; 25       ; 0        ; 0        ; 0        ;
; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller                                   ; 1        ; 2        ; 0        ; 0        ;
; accControl:inst18|accController:inst1|state.100 ; ProgramCounter:PC|74193:inst|24                 ; 0        ; 0        ; 0        ; 1        ;
; ProgramCounter:PC|74193:inst|24                 ; ProgramCounter:PC|74193:inst|24                 ; 0        ; 0        ; 0        ; 1        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; accControl:inst18|accController:inst1|state.100 ; accControl:inst18|accController:inst1|state.100 ; 0        ; 0        ; 0        ; 3        ;
; CLKcontroller                                   ; accControl:inst18|accController:inst1|state.100 ; 4        ; 0        ; 0        ; 0        ;
; ProgramCounter:PC|74193:inst|24                 ; accControl:inst18|accController:inst1|state.100 ; 0        ; 0        ; 1        ; 2        ;
; accControl:inst18|accController:inst1|state.110 ; accControl:inst18|accController:inst1|state.110 ; 0        ; 0        ; 0        ; 4        ;
; accControl:inst18|accController:inst1|state.100 ; CLKcontroller                                   ; 14       ; 6        ; 0        ; 0        ;
; accControl:inst18|accController:inst1|state.110 ; CLKcontroller                                   ; 1        ; 1        ; 0        ; 0        ;
; CLKcontroller                                   ; CLKcontroller                                   ; 25       ; 0        ; 0        ; 0        ;
; ProgramCounter:PC|74193:inst|24                 ; CLKcontroller                                   ; 1        ; 2        ; 0        ; 0        ;
; accControl:inst18|accController:inst1|state.100 ; ProgramCounter:PC|74193:inst|24                 ; 0        ; 0        ; 0        ; 1        ;
; ProgramCounter:PC|74193:inst|24                 ; ProgramCounter:PC|74193:inst|24                 ; 0        ; 0        ; 0        ; 1        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                          ;
+---------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock    ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------+-------------------------------------------------+----------+----------+----------+----------+
; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; 0        ; 0        ; 4        ; 0        ;
; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; 0        ; 0        ; 4        ; 0        ;
; CLKcontroller ; ProgramCounter:PC|74193:inst|24                 ; 0        ; 0        ; 1        ; 0        ;
+---------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                           ;
+---------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock    ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------+-------------------------------------------------+----------+----------+----------+----------+
; CLKcontroller ; accControl:inst18|accController:inst1|state.100 ; 0        ; 0        ; 4        ; 0        ;
; CLKcontroller ; accControl:inst18|accController:inst1|state.110 ; 0        ; 0        ; 4        ; 0        ;
; CLKcontroller ; ProgramCounter:PC|74193:inst|24                 ; 0        ; 0        ; 1        ; 0        ;
+---------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 24 13:34:20 2014
Info: Command: quartus_sta partA -c partA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'partA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLKcontroller CLKcontroller
    Info (332105): create_clock -period 1.000 -name ProgramCounter:PC|74193:inst|24 ProgramCounter:PC|74193:inst|24
    Info (332105): create_clock -period 1.000 -name accControl:inst18|accController:inst1|state.100 accControl:inst18|accController:inst1|state.100
    Info (332105): create_clock -period 1.000 -name accControl:inst18|accController:inst1|state.110 accControl:inst18|accController:inst1|state.110
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.547
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.547       -17.740 accControl:inst18|accController:inst1|state.100 
    Info (332119):    -2.564       -18.714 CLKcontroller 
    Info (332119):    -1.562        -1.562 ProgramCounter:PC|74193:inst|24 
    Info (332119):     0.307         0.000 accControl:inst18|accController:inst1|state.110 
Info (332146): Worst-case hold slack is -6.823
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.823       -26.813 CLKcontroller 
    Info (332119):    -1.626        -3.050 accControl:inst18|accController:inst1|state.100 
    Info (332119):     0.445         0.000 ProgramCounter:PC|74193:inst|24 
    Info (332119):     0.445         0.000 accControl:inst18|accController:inst1|state.110 
Info (332146): Worst-case recovery slack is -4.061
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.061       -11.405 accControl:inst18|accController:inst1|state.110 
    Info (332119):    -3.719       -11.447 accControl:inst18|accController:inst1|state.100 
    Info (332119):    -3.665        -3.665 ProgramCounter:PC|74193:inst|24 
Info (332146): Worst-case removal slack is 0.447
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.447         0.000 accControl:inst18|accController:inst1|state.110 
    Info (332119):     2.548         0.000 accControl:inst18|accController:inst1|state.100 
    Info (332119):     4.417         0.000 ProgramCounter:PC|74193:inst|24 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064       -76.071 CLKcontroller 
    Info (332119):    -0.611        -9.776 accControl:inst18|accController:inst1|state.100 
    Info (332119):    -0.611        -4.888 accControl:inst18|accController:inst1|state.110 
    Info (332119):    -0.611        -1.222 ProgramCounter:PC|74193:inst|24 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.489
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.489        -5.689 accControl:inst18|accController:inst1|state.100 
    Info (332119):    -1.460        -9.756 CLKcontroller 
    Info (332119):    -0.084        -0.084 ProgramCounter:PC|74193:inst|24 
    Info (332119):     0.665         0.000 accControl:inst18|accController:inst1|state.110 
Info (332146): Worst-case hold slack is -3.530
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.530       -13.459 CLKcontroller 
    Info (332119):    -0.700        -1.234 accControl:inst18|accController:inst1|state.100 
    Info (332119):     0.215         0.000 ProgramCounter:PC|74193:inst|24 
    Info (332119):     0.215         0.000 accControl:inst18|accController:inst1|state.110 
Info (332146): Worst-case recovery slack is -1.687
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.687        -4.729 accControl:inst18|accController:inst1|state.110 
    Info (332119):    -1.562        -1.562 ProgramCounter:PC|74193:inst|24 
    Info (332119):    -1.553        -4.429 accControl:inst18|accController:inst1|state.100 
Info (332146): Worst-case removal slack is 0.714
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.714         0.000 accControl:inst18|accController:inst1|state.110 
    Info (332119):     1.408         0.000 accControl:inst18|accController:inst1|state.100 
    Info (332119):     2.442         0.000 ProgramCounter:PC|74193:inst|24 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000       -72.222 CLKcontroller 
    Info (332119):    -0.500        -8.000 accControl:inst18|accController:inst1|state.100 
    Info (332119):    -0.500        -4.000 accControl:inst18|accController:inst1|state.110 
    Info (332119):    -0.500        -1.000 ProgramCounter:PC|74193:inst|24 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 311 megabytes
    Info: Processing ended: Mon Nov 24 13:34:21 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


