ARM GAS  /tmp/ccRLWibc.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB132:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccRLWibc.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 20
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 8DB0     		sub	sp, sp, #52
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 72
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 45 3 view .LVU1
  45              		.loc 1 45 20 is_stmt 0 view .LVU2
  46 0004 0024     		movs	r4, #0
  47 0006 0794     		str	r4, [sp, #28]
  48 0008 0894     		str	r4, [sp, #32]
  49 000a 0994     		str	r4, [sp, #36]
  50 000c 0A94     		str	r4, [sp, #40]
  51 000e 0B94     		str	r4, [sp, #44]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 48 3 is_stmt 1 view .LVU3
  53              	.LBB2:
  54              		.loc 1 48 3 view .LVU4
  55              		.loc 1 48 3 view .LVU5
  56 0010 374B     		ldr	r3, .L3
  57 0012 DA6C     		ldr	r2, [r3, #76]
  58 0014 42F00402 		orr	r2, r2, #4
  59 0018 DA64     		str	r2, [r3, #76]
  60              		.loc 1 48 3 view .LVU6
  61 001a DA6C     		ldr	r2, [r3, #76]
  62 001c 02F00402 		and	r2, r2, #4
  63 0020 0192     		str	r2, [sp, #4]
  64              		.loc 1 48 3 view .LVU7
  65 0022 019A     		ldr	r2, [sp, #4]
  66              	.LBE2:
  67              		.loc 1 48 3 view .LVU8
ARM GAS  /tmp/ccRLWibc.s 			page 3


  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  68              		.loc 1 49 3 view .LVU9
  69              	.LBB3:
  70              		.loc 1 49 3 view .LVU10
  71              		.loc 1 49 3 view .LVU11
  72 0024 DA6C     		ldr	r2, [r3, #76]
  73 0026 42F08002 		orr	r2, r2, #128
  74 002a DA64     		str	r2, [r3, #76]
  75              		.loc 1 49 3 view .LVU12
  76 002c DA6C     		ldr	r2, [r3, #76]
  77 002e 02F08002 		and	r2, r2, #128
  78 0032 0292     		str	r2, [sp, #8]
  79              		.loc 1 49 3 view .LVU13
  80 0034 029A     		ldr	r2, [sp, #8]
  81              	.LBE3:
  82              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  83              		.loc 1 50 3 view .LVU15
  84              	.LBB4:
  85              		.loc 1 50 3 view .LVU16
  86              		.loc 1 50 3 view .LVU17
  87 0036 DA6C     		ldr	r2, [r3, #76]
  88 0038 42F00102 		orr	r2, r2, #1
  89 003c DA64     		str	r2, [r3, #76]
  90              		.loc 1 50 3 view .LVU18
  91 003e DA6C     		ldr	r2, [r3, #76]
  92 0040 02F00102 		and	r2, r2, #1
  93 0044 0392     		str	r2, [sp, #12]
  94              		.loc 1 50 3 view .LVU19
  95 0046 039A     		ldr	r2, [sp, #12]
  96              	.LBE4:
  97              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 51 3 view .LVU21
  99              	.LBB5:
 100              		.loc 1 51 3 view .LVU22
 101              		.loc 1 51 3 view .LVU23
 102 0048 DA6C     		ldr	r2, [r3, #76]
 103 004a 42F00202 		orr	r2, r2, #2
 104 004e DA64     		str	r2, [r3, #76]
 105              		.loc 1 51 3 view .LVU24
 106 0050 DA6C     		ldr	r2, [r3, #76]
 107 0052 02F00202 		and	r2, r2, #2
 108 0056 0492     		str	r2, [sp, #16]
 109              		.loc 1 51 3 view .LVU25
 110 0058 049A     		ldr	r2, [sp, #16]
 111              	.LBE5:
 112              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 113              		.loc 1 52 3 view .LVU27
 114              	.LBB6:
 115              		.loc 1 52 3 view .LVU28
 116              		.loc 1 52 3 view .LVU29
 117 005a DA6C     		ldr	r2, [r3, #76]
 118 005c 42F00802 		orr	r2, r2, #8
 119 0060 DA64     		str	r2, [r3, #76]
 120              		.loc 1 52 3 view .LVU30
ARM GAS  /tmp/ccRLWibc.s 			page 4


 121 0062 DA6C     		ldr	r2, [r3, #76]
 122 0064 02F00802 		and	r2, r2, #8
 123 0068 0592     		str	r2, [sp, #20]
 124              		.loc 1 52 3 view .LVU31
 125 006a 059A     		ldr	r2, [sp, #20]
 126              	.LBE6:
 127              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 128              		.loc 1 53 3 view .LVU33
 129              	.LBB7:
 130              		.loc 1 53 3 view .LVU34
 131              		.loc 1 53 3 view .LVU35
 132 006c DA6C     		ldr	r2, [r3, #76]
 133 006e 42F04002 		orr	r2, r2, #64
 134 0072 DA64     		str	r2, [r3, #76]
 135              		.loc 1 53 3 view .LVU36
 136 0074 DB6C     		ldr	r3, [r3, #76]
 137 0076 03F04003 		and	r3, r3, #64
 138 007a 0693     		str	r3, [sp, #24]
 139              		.loc 1 53 3 view .LVU37
 140 007c 069B     		ldr	r3, [sp, #24]
 141              	.LBE7:
 142              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c ****   HAL_PWREx_EnableVddIO2();
 143              		.loc 1 54 3 view .LVU39
 144 007e FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 145              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 146              		.loc 1 57 3 view .LVU40
 147 0082 1C4F     		ldr	r7, .L3+4
 148 0084 2246     		mov	r2, r4
 149 0086 4FF48141 		mov	r1, #16512
 150 008a 3846     		mov	r0, r7
 151 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL1:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  60:Core/Src/gpio.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 153              		.loc 1 60 3 view .LVU41
 154 0090 194D     		ldr	r5, .L3+8
 155 0092 2246     		mov	r2, r4
 156 0094 4021     		movs	r1, #64
 157 0096 2846     		mov	r0, r5
 158 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 159              	.LVL2:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin;
 160              		.loc 1 63 3 view .LVU42
 161              		.loc 1 63 23 is_stmt 0 view .LVU43
 162 009c 4FF40053 		mov	r3, #8192
 163 00a0 0793     		str	r3, [sp, #28]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 164              		.loc 1 64 3 is_stmt 1 view .LVU44
 165              		.loc 1 64 24 is_stmt 0 view .LVU45
ARM GAS  /tmp/ccRLWibc.s 			page 5


 166 00a2 4FF48813 		mov	r3, #1114112
 167 00a6 0893     		str	r3, [sp, #32]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 65 3 is_stmt 1 view .LVU46
 169              		.loc 1 65 24 is_stmt 0 view .LVU47
 170 00a8 0994     		str	r4, [sp, #36]
  66:Core/Src/gpio.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 171              		.loc 1 66 3 is_stmt 1 view .LVU48
 172 00aa 07A9     		add	r1, sp, #28
 173 00ac 1348     		ldr	r0, .L3+12
 174 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 175              	.LVL3:
  67:Core/Src/gpio.c **** 
  68:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin */
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 176              		.loc 1 69 3 view .LVU49
 177              		.loc 1 69 23 is_stmt 0 view .LVU50
 178 00b2 4FF48143 		mov	r3, #16512
 179 00b6 0793     		str	r3, [sp, #28]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 180              		.loc 1 70 3 is_stmt 1 view .LVU51
 181              		.loc 1 70 24 is_stmt 0 view .LVU52
 182 00b8 0126     		movs	r6, #1
 183 00ba 0896     		str	r6, [sp, #32]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 184              		.loc 1 71 3 is_stmt 1 view .LVU53
 185              		.loc 1 71 24 is_stmt 0 view .LVU54
 186 00bc 0994     		str	r4, [sp, #36]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 187              		.loc 1 72 3 is_stmt 1 view .LVU55
 188              		.loc 1 72 25 is_stmt 0 view .LVU56
 189 00be 0A94     		str	r4, [sp, #40]
  73:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 190              		.loc 1 73 3 is_stmt 1 view .LVU57
 191 00c0 07A9     		add	r1, sp, #28
 192 00c2 3846     		mov	r0, r7
 193 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 194              	.LVL4:
  74:Core/Src/gpio.c **** 
  75:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 195              		.loc 1 76 3 view .LVU58
 196              		.loc 1 76 23 is_stmt 0 view .LVU59
 197 00c8 2023     		movs	r3, #32
 198 00ca 0793     		str	r3, [sp, #28]
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 199              		.loc 1 77 3 is_stmt 1 view .LVU60
 200              		.loc 1 77 24 is_stmt 0 view .LVU61
 201 00cc 0894     		str	r4, [sp, #32]
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 78 3 is_stmt 1 view .LVU62
 203              		.loc 1 78 24 is_stmt 0 view .LVU63
 204 00ce 0994     		str	r4, [sp, #36]
  79:Core/Src/gpio.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 205              		.loc 1 79 3 is_stmt 1 view .LVU64
 206 00d0 07A9     		add	r1, sp, #28
 207 00d2 2846     		mov	r0, r5
ARM GAS  /tmp/ccRLWibc.s 			page 6


 208 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL5:
  80:Core/Src/gpio.c **** 
  81:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 210              		.loc 1 82 3 view .LVU65
 211              		.loc 1 82 23 is_stmt 0 view .LVU66
 212 00d8 4023     		movs	r3, #64
 213 00da 0793     		str	r3, [sp, #28]
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 214              		.loc 1 83 3 is_stmt 1 view .LVU67
 215              		.loc 1 83 24 is_stmt 0 view .LVU68
 216 00dc 0896     		str	r6, [sp, #32]
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 84 3 is_stmt 1 view .LVU69
 218              		.loc 1 84 24 is_stmt 0 view .LVU70
 219 00de 0994     		str	r4, [sp, #36]
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 220              		.loc 1 85 3 is_stmt 1 view .LVU71
 221              		.loc 1 85 25 is_stmt 0 view .LVU72
 222 00e0 0A94     		str	r4, [sp, #40]
  86:Core/Src/gpio.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 223              		.loc 1 86 3 is_stmt 1 view .LVU73
 224 00e2 07A9     		add	r1, sp, #28
 225 00e4 2846     		mov	r0, r5
 226 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 227              	.LVL6:
  87:Core/Src/gpio.c **** 
  88:Core/Src/gpio.c **** }
 228              		.loc 1 88 1 is_stmt 0 view .LVU74
 229 00ea 0DB0     		add	sp, sp, #52
 230              	.LCFI2:
 231              		.cfi_def_cfa_offset 20
 232              		@ sp needed
 233 00ec F0BD     		pop	{r4, r5, r6, r7, pc}
 234              	.L4:
 235 00ee 00BF     		.align	2
 236              	.L3:
 237 00f0 00100240 		.word	1073876992
 238 00f4 00040048 		.word	1207960576
 239 00f8 00180048 		.word	1207965696
 240 00fc 00080048 		.word	1207961600
 241              		.cfi_endproc
 242              	.LFE132:
 244              		.text
 245              	.Letext0:
 246              		.file 2 "/usr/local/arm-gnu-toolchain-12.2.mpacbti-rel1-x86_64-arm-none-eabi/arm-none-eabi/include
 247              		.file 3 "/usr/local/arm-gnu-toolchain-12.2.mpacbti-rel1-x86_64-arm-none-eabi/arm-none-eabi/include
 248              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 249              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 250              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
ARM GAS  /tmp/ccRLWibc.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccRLWibc.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccRLWibc.s:27     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccRLWibc.s:237    .text.MX_GPIO_Init:000000f0 $d

UNDEFINED SYMBOLS
HAL_PWREx_EnableVddIO2
HAL_GPIO_WritePin
HAL_GPIO_Init
