# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# OpenFile F:/Verilog/AAC2M3P4/AAC2M3P4.v
# Loading project AAC2M3P4
# Compile of AAC2M3P4.v was successful.
# Compile of AAC2M3P4_tb.vp was successful.
vsim -gui work.AAC2M3P4_tb
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui F:\Verilog\AAC2M3P4\AAC2M3P4.v 
# Start time: 16:00:33 on Jun 15,2020
# Loading work.AAC2M3P4_tb
# Loading work.Majority
add wave -position end  sim:/AAC2M3P4_tb/ErrorCount
add wave -position end  sim:/AAC2M3P4_tb/FirstError
add wave -position end  sim:/AAC2M3P4_tb/ValidCheck
add wave -position end  sim:/AAC2M3P4_tb/a_tb
add wave -position end  sim:/AAC2M3P4_tb/address
add wave -position end  sim:/AAC2M3P4_tb/b_tb
add wave -position end  sim:/AAC2M3P4_tb/c_tb
add wave -position end  sim:/AAC2M3P4_tb/data
add wave -position end  sim:/AAC2M3P4_tb/delay
add wave -position end  sim:/AAC2M3P4_tb/i
add wave -position end  sim:/AAC2M3P4_tb/j
add wave -position end  sim:/AAC2M3P4_tb/k
add wave -position end  sim:/AAC2M3P4_tb/rom
add wave -position end  sim:/AAC2M3P4_tb/score
add wave -position end  sim:/AAC2M3P4_tb/testresults
add wave -position end  sim:/AAC2M3P4_tb/vector
add wave -position end  sim:/AAC2M3P4_tb/y_tb
run -all
# This simulation is complete
# ** Note: $stop    : F:/Verilog/AAC2M3P4/AAC2M3P4_tb.vp(115)
#    Time: 90 ns  Iteration: 0  Instance: /AAC2M3P4_tb
# Break in Module AAC2M3P4_tb in file F:/Verilog/AAC2M3P4/AAC2M3P4_tb.vp
run -all
# End time: 16:04:28 on Jun 15,2020, Elapsed time: 0:03:55
# Errors: 0, Warnings: 0
