Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_opb2opb_bridge_opb2_wrapper_xst.prj"
Verilog Include Directory          : {"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system_opb2opb_bridge_opb2_wrapper.ngc"

---- Source Options
Top Module Name                    : system_opb2opb_bridge_opb2_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/proc_common_v1_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v1_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
WARNING:HDLCompiler:443 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/proc_common_v1_00_a/hdl/vhdl/proc_common_pkg.vhd" Line 280: Function get_rloc_name does not always return a value.
WARNING:HDLCompiler:443 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/proc_common_v1_00_a/hdl/vhdl/proc_common_pkg.vhd" Line 305: Function get_reg_file_area does not always return a value.
Parsing VHDL file "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/proc_common_v1_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v1_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/opb_opb_lite_v1_00_a/hdl/vhdl/opb_opb_lite.vhd" into library opb_opb_lite_v1_00_a
Parsing entity <OPB_OPB_Lite>.
Parsing architecture <IMP> of entity <opb_opb_lite>.
Parsing VHDL file "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system_opb2opb_bridge_opb2_wrapper.vhd" into library work
Parsing entity <system_opb2opb_bridge_opb2_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_opb2opb_bridge_opb2_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_opb2opb_bridge_opb2_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <OPB_OPB_Lite> (architecture <IMP>) with generics from library <opb_opb_lite_v1_00_a>.
WARNING:HDLCompiler:89 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/opb_opb_lite_v1_00_a/hdl/vhdl/opb_opb_lite.vhd" Line 214: <fdr> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/opb_opb_lite_v1_00_a/hdl/vhdl/opb_opb_lite.vhd" Line 205: <fdc> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/opb_opb_lite_v1_00_a/hdl/vhdl/opb_opb_lite.vhd" Line 353: Assignment to sl_xferack_copy_not ignored, since the identifier is never used

Elaborating entity <pselect> (architecture <imp>) with generics from library <proc_common_v1_00_a>.
WARNING:HDLCompiler:89 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/proc_common_v1_00_a/hdl/vhdl/pselect.vhd" Line 117: <muxcy> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_opb2opb_bridge_opb2_wrapper>.
    Related source file is "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/hdl/system_opb2opb_bridge_opb2_wrapper.vhd".
    Summary:
	no macro.
Unit <system_opb2opb_bridge_opb2_wrapper> synthesized.

Synthesizing Unit <OPB_OPB_Lite>.
    Related source file is "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/opb_opb_lite_v1_00_a/hdl/vhdl/opb_opb_lite.vhd".
        C_NUM_DECODES = 1
        C_DEC0_BASEADDR = "00000001000100000000000000000000"
        C_DEC0_HIGHADDR = "00000001000101111111111111111111"
        C_DEC1_BASEADDR = "11111111111111111111111111111111"
        C_DEC1_HIGHADDR = "00000000000000000000000000000000"
        C_DEC2_BASEADDR = "11111111111111111111111111111111"
        C_DEC2_HIGHADDR = "00000000000000000000000000000000"
        C_DEC3_BASEADDR = "11111111111111111111111111111111"
        C_DEC3_HIGHADDR = "00000000000000000000000000000000"
        C_OPB_DWIDTH = 32
        C_OPB_AWIDTH = 32
WARNING:Xst:647 - Input <MOPB_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MOPB_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/opb_opb_lite_v1_00_a/hdl/vhdl/opb_opb_lite.vhd" line 313: Output port <Q> of the instance <RNW_INT_FF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/opb_opb_lite_v1_00_a/hdl/vhdl/opb_opb_lite.vhd" line 380: Output port <Q> of the instance <XFERACK_COPY_FF_I> is unconnected or connected to loadless signal.
    Register <M_select_internal> equivalent to <M_select> has been removed
    Found 1-bit register for signal <M_select>.
    Found 1-bit register for signal <M_request>.
    Found 3-bit register for signal <bridge_state_current>.
    Found finite state machine <FSM_0> for signal <bridge_state_current>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | SOPB_Clk (rising_edge)                         |
    | Reset              | SOPB_Rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <M_select_in> created at line 442.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <OPB_OPB_Lite> synthesized.

Synthesizing Unit <pselect>.
    Related source file is "/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROACH2_base/pcores/proc_common_v1_00_a/hdl/vhdl/pselect.vhd".
        C_AB = 13
        C_AW = 32
        C_BAR = "00000001000100000000000000000000"
WARNING:Xst:647 - Input <A<13:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <pselect> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 1-bit register                                        : 2
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 13
 1-bit xor2                                            : 13

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 143
 Flip-Flops                                            : 143
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 13
 1-bit xor2                                            : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <opb2opb_bridge_opb2/FSM_0> on signal <bridge_state_current[1:5]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00001
 request_state | 00010
 select_state  | 00100
 clear_decode1 | 01000
 clear_decode2 | 10000
---------------------------

Optimizing unit <system_opb2opb_bridge_opb2_wrapper> ...

Optimizing unit <OPB_OPB_Lite> ...
INFO:Xst:2261 - The FF/Latch <bridge_state_current_FSM_FFd4> in Unit <OPB_OPB_Lite> is equivalent to the following FF/Latch, which will be removed : <M_request> 
INFO:Xst:2261 - The FF/Latch <bridge_state_current_FSM_FFd3> in Unit <OPB_OPB_Lite> is equivalent to the following FF/Latch, which will be removed : <M_select> 
INFO:Xst:2261 - The FF/Latch <bridge_state_current_FSM_FFd4> in Unit <OPB_OPB_Lite> is equivalent to the following FF/Latch, which will be removed : <M_request> 
INFO:Xst:2261 - The FF/Latch <bridge_state_current_FSM_FFd3> in Unit <OPB_OPB_Lite> is equivalent to the following FF/Latch, which will be removed : <M_select> 

Optimizing unit <pselect> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_opb2opb_bridge_opb2_wrapper, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 146
 Flip-Flops                                            : 146

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_opb2opb_bridge_opb2_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 25
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 4
#      LUT3                        : 4
#      LUT4                        : 3
#      LUT6                        : 3
#      MUXCY                       : 6
#      VCC                         : 1
# FlipFlops/Latches                : 146
#      FDC                         : 7
#      FDR                         : 138
#      FDS                         : 1

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:             146  out of  595200     0%  
 Number of Slice LUTs:                   17  out of  297600     0%  
    Number used as Logic:                17  out of  297600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    155
   Number with an unused Flip Flop:       9  out of    155     5%  
   Number with an unused LUT:           138  out of    155    89%  
   Number of fully used LUT-FF pairs:     8  out of    155     5%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         221
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                  | Load  |
-----------------------------------+--------------------------------------------------------+-------+
SOPB_Clk                           | NONE(opb2opb_bridge_opb2/bridge_state_current_FSM_FFd1)| 146   |
-----------------------------------+--------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.431ns (Maximum Frequency: 411.432MHz)
   Minimum input arrival time before clock: 2.486ns
   Maximum output required time after clock: 0.375ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SOPB_Clk'
  Clock period: 2.431ns (frequency: 411.432MHz)
  Total number of paths / destination ports: 214 / 112
-------------------------------------------------------------------------
Delay:               2.431ns (Levels of Logic = 2)
  Source:            opb2opb_bridge_opb2/bridge_state_current_FSM_FFd4 (FF)
  Destination:       opb2opb_bridge_opb2/MDBUS_FF_GENERATE[31].DBUS_FF_I (FF)
  Source Clock:      SOPB_Clk rising
  Destination Clock: SOPB_Clk rising

  Data Path: opb2opb_bridge_opb2/bridge_state_current_FSM_FFd4 to opb2opb_bridge_opb2/MDBUS_FF_GENERATE[31].DBUS_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.375   0.511  opb2opb_bridge_opb2/bridge_state_current_FSM_FFd4 (opb2opb_bridge_opb2/bridge_state_current_FSM_FFd4)
     LUT6:I4->O            2   0.068   0.423  opb2opb_bridge_opb2/M_select_in (opb2opb_bridge_opb2/M_select_in)
     LUT2:I1->O           32   0.068   0.552  opb2opb_bridge_opb2/M_DBus_enable_n1 (opb2opb_bridge_opb2/M_DBus_enable_n)
     FDR:R                     0.434          opb2opb_bridge_opb2/MDBUS_FF_GENERATE[0].DBUS_FF_I
    ----------------------------------------
    Total                      2.431ns (0.945ns logic, 1.486ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SOPB_Clk'
  Total number of paths / destination ports: 612 / 289
-------------------------------------------------------------------------
Offset:              2.486ns (Levels of Logic = 3)
  Source:            MOPB_timeout (PAD)
  Destination:       opb2opb_bridge_opb2/MDBUS_FF_GENERATE[31].DBUS_FF_I (FF)
  Destination Clock: SOPB_Clk rising

  Data Path: MOPB_timeout to opb2opb_bridge_opb2/MDBUS_FF_GENERATE[31].DBUS_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            2   0.068   0.781  opb2opb_bridge_opb2/M_select_in_SW0 (N2)
     LUT6:I1->O            2   0.068   0.423  opb2opb_bridge_opb2/M_select_in (opb2opb_bridge_opb2/M_select_in)
     LUT2:I1->O           32   0.068   0.552  opb2opb_bridge_opb2/M_DBus_enable_n1 (opb2opb_bridge_opb2/M_DBus_enable_n)
     FDR:R                     0.434          opb2opb_bridge_opb2/MDBUS_FF_GENERATE[0].DBUS_FF_I
    ----------------------------------------
    Total                      2.486ns (0.730ns logic, 1.756ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SOPB_Clk'
  Total number of paths / destination ports: 108 / 108
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            opb2opb_bridge_opb2/SDBUS_FF_GENERATE[0].DBUS_FF_I (FF)
  Destination:       Sl_DBus<0> (PAD)
  Source Clock:      SOPB_Clk rising

  Data Path: opb2opb_bridge_opb2/SDBUS_FF_GENERATE[0].DBUS_FF_I to Sl_DBus<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              0   0.375   0.000  opb2opb_bridge_opb2/SDBUS_FF_GENERATE[0].DBUS_FF_I (Sl_DBus<0>)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SOPB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SOPB_Clk       |    2.431|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.38 secs
 
--> 


Total memory usage is 427100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    7 (   0 filtered)

