
*** Running vivado
    with args -log lab4.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab4.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [X:/lab4-exp/lab4/lab4.srcs/constrs_3/new/lab4_constr.xdc]
Finished Parsing XDC File [X:/lab4-exp/lab4/lab4.srcs/constrs_3/new/lab4_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 523.906 ; gain = 293.250
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 531.484 ; gain = 7.578
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23102b863

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1073.746 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 190 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23102b863

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.746 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d78f5045

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.746 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d78f5045

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.746 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d78f5045

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.746 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1073.746 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d78f5045

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.746 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10cd80cd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1073.746 ; gain = 0.000
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 1073.746 ; gain = 549.840
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1073.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'X:/lab4-exp/lab4/lab4.runs/impl_2/lab4_opt.dcp' has been generated.
Command: report_drc -file lab4_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file X:/lab4-exp/lab4/lab4.runs/impl_2/lab4_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.746 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1073.746 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9b5a48fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1073.746 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus led are not locked:  'led[3]'  'led[2]'  'led[1]'  'led[0]' 
WARNING: [Place 30-568] A LUT 'mykey1/fre_count[2]_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	myled/fre_count_reg[0] {FDRE}
	myled/fre_count_reg[1] {FDRE}
	myled/fre_count_reg[2] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e6f0be5b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 167307605

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 167307605

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.746 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 167307605

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1560626bc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1560626bc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1effcf5ed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ddd3a12c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ddd3a12c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1660713ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1660713ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1660713ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.746 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1660713ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1660713ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1660713ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1660713ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.746 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1680b8f83

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.746 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1680b8f83

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.746 ; gain = 0.000
Ending Placer Task | Checksum: 1175b6f09

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.746 ; gain = 0.000
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1073.746 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1073.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'X:/lab4-exp/lab4/lab4.runs/impl_2/lab4_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 1073.746 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1073.746 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1073.746 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus led[7:0] are not locked:  led[3] led[2] led[1] led[0]
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5eb9fbb9 ConstDB: 0 ShapeSum: b8a17350 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: aed6312e

Time (s): cpu = 00:02:10 ; elapsed = 00:01:59 . Memory (MB): peak = 1293.109 ; gain = 219.363

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: aed6312e

Time (s): cpu = 00:02:10 ; elapsed = 00:02:00 . Memory (MB): peak = 1293.109 ; gain = 219.363

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: aed6312e

Time (s): cpu = 00:02:10 ; elapsed = 00:02:00 . Memory (MB): peak = 1293.109 ; gain = 219.363
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: fd9d240c

Time (s): cpu = 00:02:11 ; elapsed = 00:02:01 . Memory (MB): peak = 1306.844 ; gain = 233.098

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1201458e6

Time (s): cpu = 00:02:14 ; elapsed = 00:02:03 . Memory (MB): peak = 1306.844 ; gain = 233.098

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: dd9e1dcb

Time (s): cpu = 00:02:15 ; elapsed = 00:02:03 . Memory (MB): peak = 1306.844 ; gain = 233.098
Phase 4 Rip-up And Reroute | Checksum: dd9e1dcb

Time (s): cpu = 00:02:15 ; elapsed = 00:02:03 . Memory (MB): peak = 1306.844 ; gain = 233.098

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: dd9e1dcb

Time (s): cpu = 00:02:15 ; elapsed = 00:02:03 . Memory (MB): peak = 1306.844 ; gain = 233.098

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: dd9e1dcb

Time (s): cpu = 00:02:15 ; elapsed = 00:02:03 . Memory (MB): peak = 1306.844 ; gain = 233.098
Phase 6 Post Hold Fix | Checksum: dd9e1dcb

Time (s): cpu = 00:02:15 ; elapsed = 00:02:03 . Memory (MB): peak = 1306.844 ; gain = 233.098

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0147586 %
  Global Horizontal Routing Utilization  = 0.0103767 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 9.90991%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 13.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
Phase 7 Route finalize | Checksum: dd9e1dcb

Time (s): cpu = 00:02:15 ; elapsed = 00:02:04 . Memory (MB): peak = 1306.844 ; gain = 233.098

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dd9e1dcb

Time (s): cpu = 00:02:15 ; elapsed = 00:02:04 . Memory (MB): peak = 1306.844 ; gain = 233.098

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 186987d36

Time (s): cpu = 00:02:16 ; elapsed = 00:02:04 . Memory (MB): peak = 1306.844 ; gain = 233.098
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:16 ; elapsed = 00:02:04 . Memory (MB): peak = 1306.844 ; gain = 233.098

Routing Is Done.
44 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:07 . Memory (MB): peak = 1306.844 ; gain = 233.098
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1306.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'X:/lab4-exp/lab4/lab4.runs/impl_2/lab4_routed.dcp' has been generated.
Command: report_drc -file lab4_drc_routed.rpt -pb lab4_drc_routed.pb -rpx lab4_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file X:/lab4-exp/lab4/lab4.runs/impl_2/lab4_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file lab4_methodology_drc_routed.rpt -rpx lab4_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file X:/lab4-exp/lab4/lab4.runs/impl_2/lab4_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file lab4_power_routed.rpt -pb lab4_power_summary_routed.pb -rpx lab4_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
51 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 22:03:19 2018...
