
---------- Begin Simulation Statistics ----------
final_tick                               153621635000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88259                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696672                       # Number of bytes of host memory used
host_op_rate                                   162551                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1133.03                       # Real time elapsed on the host
host_tick_rate                              135585224                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184174791                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.153622                       # Number of seconds simulated
sim_ticks                                153621635000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955999                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560979                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565628                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562083                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 31                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              182                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570265                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2705                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184174791                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.072433                       # CPI: cycles per instruction
system.cpu.discardedOps                          4232                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894955                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086360                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169130                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91142041                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325475                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        307243270                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640484     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082680      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336882     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174791                       # Class of committed instruction
system.cpu.tickCycles                       216101229                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       165686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        331867                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          192                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       165253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           76                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       330578                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             80                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                207                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       164284                       # Transaction distribution
system.membus.trans_dist::CleanEvict              183                       # Transaction distribution
system.membus.trans_dist::ReadExReq            164531                       # Transaction distribution
system.membus.trans_dist::ReadExResp           164531                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           207                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       493943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 493943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673837056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673837056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            166188                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  166188    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              166188                       # Request fanout histogram
system.membus.respLayer1.occupancy        21342793750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21361139750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               787                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       328772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          669                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           164538                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          164538                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          110                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       493880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                495903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2756608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    674070528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              676827136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          164531                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336453632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           329856                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000837                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 329584     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    268      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             329856                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5450313000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5351060998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22002500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  533                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   52                       # number of demand (read+write) hits
system.l2.demand_hits::total                      585                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 533                       # number of overall hits
system.l2.overall_hits::.cpu.data                  52                       # number of overall hits
system.l2.overall_hits::total                     585                       # number of overall hits
system.l2.demand_misses::.cpu.inst                144                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             164596                       # number of demand (read+write) misses
system.l2.demand_misses::total                 164740                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               144                       # number of overall misses
system.l2.overall_misses::.cpu.data            164596                       # number of overall misses
system.l2.overall_misses::total                164740                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46225500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  46023952000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46070177500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46225500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  46023952000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46070177500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           164648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               165325                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          164648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              165325                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.212703                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999684                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996462                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.212703                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999684                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996462                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 321010.416667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 279617.682082                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 279653.863664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 321010.416667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 279617.682082                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 279653.863664                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              164284                       # number of writebacks
system.l2.writebacks::total                    164284                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        164594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            164738                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       164594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           164738                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44785500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  44377529500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44422315000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44785500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  44377529500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44422315000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.212703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.212703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996449                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 311010.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 269618.148292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 269654.329906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 311010.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 269618.148292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 269654.329906                       # average overall mshr miss latency
system.l2.replacements                         164531                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       164488                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           164488                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       164488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       164488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          490                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              490                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          490                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          490                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          164531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              164531                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  45999831000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45999831000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        164538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            164538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 279581.543904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 279581.543904                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       164531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         164531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  44354521000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  44354521000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 269581.543904                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 269581.543904                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46225500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46225500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.212703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.212703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 321010.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 321010.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44785500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44785500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.212703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.212703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 311010.416667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 311010.416667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           65                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              65                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24121000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24121000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.590909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.590909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 371092.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 371092.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           63                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           63                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23008500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23008500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.572727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.572727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 365214.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 365214.285714                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   254.262242                       # Cycle average of tags in use
system.l2.tags.total_refs                      330368                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    164787                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004818                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    262000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.149239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.381456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       252.731546                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.987233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993212                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    825559                       # Number of tag accesses
system.l2.tags.data_accesses                   825559                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         294912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      337088512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337383424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       294912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        294912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336453632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336453632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          164594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              164738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       164284                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             164284                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1919730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2194277596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2196197326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1919730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1919730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2190144845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2190144845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2190144845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1919730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2194277596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4386342171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5257088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5266993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000235194750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       164268                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       164268                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5627817                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5102177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     164284                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5271616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5257088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            329280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328480                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 618061314500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26358005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            716903833250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    117243.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               135993.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                      1450                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1212                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4942119                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4886129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5271616                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5257088                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 164738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 164737                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 164179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 164179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 164186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 164194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 164197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 164199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 164205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 164208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 164208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 164209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 164210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 164212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 164220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 164230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 164235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 164240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 164283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     44                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       700424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    962.036161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.894145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.730712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41158      5.88%      5.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1213      0.17%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            5      0.00%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      0.00%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      0.00%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.00%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1214      0.17%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40255      5.75%     11.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       616562     88.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       700424                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       164268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.091466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.266485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        164257     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        164268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       164268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.003026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.999910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19            23      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23             2      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             3      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            17      0.01%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35        164190     99.95%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        164268                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337382464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336452672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337383424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336453632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2196.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2190.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2196.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2190.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   17.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  153621291000                       # Total gap between requests
system.mem_ctrls.avgGap                     466902.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       294912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    337087552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336452672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1919729.600586531917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2194271347.261731624603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2190138596.038246631622                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         4608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5267008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5257088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    656174750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 716247658500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3034554558750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst    142399.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    135987.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    577231.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2499899640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1328724375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18816927360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13716656640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12126232560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36141480420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28555776960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       113185697955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        736.782277                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  72519353250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5129540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75972741750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2501142000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1329384705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18822303780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13725264420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12126232560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36125674890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28569086880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       113199089235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        736.869447                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  72546197500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5129540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  75945897500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    153621635000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31687953                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31687953                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31687953                       # number of overall hits
system.cpu.icache.overall_hits::total        31687953                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64272500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64272500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64272500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64272500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31688630                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31688630                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31688630                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31688630                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94937.223043                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94937.223043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94937.223043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94937.223043                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          669                       # number of writebacks
system.cpu.icache.writebacks::total               669                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63595500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63595500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63595500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63595500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93937.223043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93937.223043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93937.223043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93937.223043                       # average overall mshr miss latency
system.cpu.icache.replacements                    669                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31687953                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31687953                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64272500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64272500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31688630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31688630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94937.223043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94937.223043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63595500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63595500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93937.223043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93937.223043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.999862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31688630                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          46807.429838                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            272500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.999862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63377937                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63377937                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     86051369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         86051369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     86051436                       # number of overall hits
system.cpu.dcache.overall_hits::total        86051436                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       329161                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         329161                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       329165                       # number of overall misses
system.cpu.dcache.overall_misses::total        329165                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  98011590000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98011590000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  98011590000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98011590000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003811                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003811                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003811                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003811                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 297761.855141                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 297761.855141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 297758.236751                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 297758.236751                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       164488                       # number of writebacks
system.cpu.dcache.writebacks::total            164488                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       164515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       164515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       164515                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       164515                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       164646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       164646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       164648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       164648                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  46274526000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46274526000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  46275553000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  46275553000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001906                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001906                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 281054.662731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 281054.662731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 281057.486274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 281057.486274                       # average overall mshr miss latency
system.cpu.dcache.replacements                 164584                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31295000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31295000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 256516.393443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 256516.393443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 250189.814815                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 250189.814815                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     84007468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84007468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       329039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       329039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  97980295000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  97980295000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003902                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003902                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 297777.147998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 297777.147998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       164501                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       164501                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       164538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       164538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  46247505500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46247505500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 281074.921903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 281074.921903                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           67                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            67                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.056338                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.056338                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1027000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1027000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.028169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.028169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       513500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       513500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.976895                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            86216152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            164648                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            523.639230                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            762500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.976895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         345687324                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        345687324                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153621635000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
