Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:47:36 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : RLE_BlobMerging
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 run_start_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob6minX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.413%)  route 0.293ns (69.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.622     2.015    clk_IBUF_BUFG
    SLICE_X1Y151                                                      r  run_start_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y151         FDRE (Prop_fdre_C_Q)         0.100     2.115 r  run_start_x_reg[9]/Q
                         net (fo=43, estimated)       0.293     2.408    n_0_run_start_x_reg[9]
    SLICE_X5Y145                                                      r  blob6minX[9]_i_1/I0
    SLICE_X5Y145         LUT3 (Prop_lut3_I0_O)        0.028     2.436 r  blob6minX[9]_i_1/O
                         net (fo=3, routed)           0.000     2.436    blob6minX[9]
    SLICE_X5Y145         FDRE                                         r  blob6minX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.892     2.519    clk_IBUF_BUFG
    SLICE_X5Y145                                                      r  blob6minX_reg[9]/C
                         clock pessimism             -0.243     2.277    
    SLICE_X5Y145         FDRE (Hold_fdre_C_D)         0.060     2.337    blob6minX_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 blob6maxY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob5maxY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.307%)  route 0.235ns (64.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.589     1.982    clk_IBUF_BUFG
    SLICE_X60Y134                                                     r  blob6maxY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.100     2.082 r  blob6maxY_reg[8]/Q
                         net (fo=53, estimated)       0.235     2.316    n_0_blob6maxY_reg[8]
    SLICE_X53Y134                                                     r  blob5maxY[8]_i_1/I3
    SLICE_X53Y134        LUT5 (Prop_lut5_I3_O)        0.028     2.344 r  blob5maxY[8]_i_1/O
                         net (fo=1, routed)           0.000     2.344    blob5maxY[8]
    SLICE_X53Y134        FDRE                                         r  blob5maxY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.807     2.434    clk_IBUF_BUFG
    SLICE_X53Y134                                                     r  blob5maxY_reg[8]/C
                         clock pessimism             -0.263     2.172    
    SLICE_X53Y134        FDRE (Hold_fdre_C_D)         0.060     2.232    blob5maxY_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 blob5X_bb_center_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.880%)  route 0.086ns (40.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.630     2.023    clk_IBUF_BUFG
    SLICE_X9Y121                                                      r  blob5X_bb_center_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     2.123 r  blob5X_bb_center_reg[2]/Q
                         net (fo=1, estimated)        0.086     2.208    n_0_blob5X_bb_center_reg[2]
    SLICE_X8Y121                                                      r  oWriteBlobData[23]_i_1/I5
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.028     2.236 r  oWriteBlobData[23]_i_1/O
                         net (fo=1, routed)           0.000     2.236    n_0_oWriteBlobData[23]_i_1
    SLICE_X8Y121         FDRE                                         r  oWriteBlobData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.851     2.478    clk_IBUF_BUFG
    SLICE_X8Y121                                                      r  oWriteBlobData_reg[23]/C
                         clock pessimism             -0.444     2.035    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.087     2.122    oWriteBlobData_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 blob5X_bb_center_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.481%)  route 0.131ns (50.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.630     2.023    clk_IBUF_BUFG
    SLICE_X9Y121                                                      r  blob5X_bb_center_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     2.123 r  blob5X_bb_center_reg[1]/Q
                         net (fo=1, estimated)        0.131     2.253    n_0_blob5X_bb_center_reg[1]
    SLICE_X8Y121                                                      r  oWriteBlobData[22]_i_1/I5
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.028     2.281 r  oWriteBlobData[22]_i_1/O
                         net (fo=1, routed)           0.000     2.281    n_0_oWriteBlobData[22]_i_1
    SLICE_X8Y121         FDRE                                         r  oWriteBlobData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.851     2.478    clk_IBUF_BUFG
    SLICE_X8Y121                                                      r  oWriteBlobData_reg[22]/C
                         clock pessimism             -0.444     2.035    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.087     2.122    oWriteBlobData_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 blob6minY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob2minY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.625%)  route 0.290ns (69.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.581     1.974    clk_IBUF_BUFG
    SLICE_X55Y122                                                     r  blob6minY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.100     2.074 r  blob6minY_reg[0]/Q
                         net (fo=48, estimated)       0.290     2.364    n_0_blob6minY_reg[0]
    SLICE_X59Y118                                                     r  blob2minY[0]_i_1/I3
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.028     2.392 r  blob2minY[0]_i_1/O
                         net (fo=1, routed)           0.000     2.392    blob2minY[0]
    SLICE_X59Y118        FDRE                                         r  blob2minY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.804     2.431    clk_IBUF_BUFG
    SLICE_X59Y118                                                     r  blob2minY_reg[0]/C
                         clock pessimism             -0.263     2.169    
    SLICE_X59Y118        FDRE (Hold_fdre_C_D)         0.060     2.229    blob2minY_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 blob5X_bb_center_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.370%)  route 0.131ns (50.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.629     2.022    clk_IBUF_BUFG
    SLICE_X9Y122                                                      r  blob5X_bb_center_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.100     2.122 r  blob5X_bb_center_reg[3]/Q
                         net (fo=1, estimated)        0.131     2.253    n_0_blob5X_bb_center_reg[3]
    SLICE_X11Y123                                                     r  oWriteBlobData[24]_i_1/I5
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.028     2.281 r  oWriteBlobData[24]_i_1/O
                         net (fo=1, routed)           0.000     2.281    n_0_oWriteBlobData[24]_i_1
    SLICE_X11Y123        FDRE                                         r  oWriteBlobData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.848     2.475    clk_IBUF_BUFG
    SLICE_X11Y123                                                     r  oWriteBlobData_reg[24]/C
                         clock pessimism             -0.423     2.053    
    SLICE_X11Y123        FDRE (Hold_fdre_C_D)         0.060     2.113    oWriteBlobData_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 blob5minY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob3minY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.664%)  route 0.319ns (71.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.584     1.977    clk_IBUF_BUFG
    SLICE_X57Y118                                                     r  blob5minY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.100     2.077 r  blob5minY_reg[4]/Q
                         net (fo=47, estimated)       0.319     2.395    n_0_blob5minY_reg[4]
    SLICE_X62Y122                                                     r  blob3minY[4]_i_1/I1
    SLICE_X62Y122        LUT5 (Prop_lut5_I1_O)        0.028     2.423 r  blob3minY[4]_i_1/O
                         net (fo=1, routed)           0.000     2.423    blob3minY[4]
    SLICE_X62Y122        FDRE                                         r  blob3minY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.802     2.429    clk_IBUF_BUFG
    SLICE_X62Y122                                                     r  blob3minY_reg[4]/C
                         clock pessimism             -0.263     2.167    
    SLICE_X62Y122        FDRE (Hold_fdre_C_D)         0.087     2.254    blob3minY_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 blob5minY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob1minY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.754%)  route 0.288ns (69.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.584     1.977    clk_IBUF_BUFG
    SLICE_X57Y118                                                     r  blob5minY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.100     2.077 r  blob5minY_reg[5]/Q
                         net (fo=47, estimated)       0.288     2.365    n_0_blob5minY_reg[5]
    SLICE_X59Y123                                                     r  blob1minY[5]_i_1/I3
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.028     2.393 r  blob1minY[5]_i_1/O
                         net (fo=1, routed)           0.000     2.393    blob1minY[5]
    SLICE_X59Y123        FDRE                                         r  blob1minY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.798     2.425    clk_IBUF_BUFG
    SLICE_X59Y123                                                     r  blob1minY_reg[5]/C
                         clock pessimism             -0.263     2.163    
    SLICE_X59Y123        FDRE (Hold_fdre_C_D)         0.060     2.223    blob1minY_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.623%)  route 0.125ns (49.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.618     2.011    clk_IBUF_BUFG
    SLICE_X40Y121                                                     r  blob5Y_bb_center_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDRE (Prop_fdre_C_Q)         0.100     2.111 r  blob5Y_bb_center_reg[9]/Q
                         net (fo=1, estimated)        0.125     2.236    n_0_blob5Y_bb_center_reg[9]
    SLICE_X39Y121                                                     r  oWriteBlobData[19]_i_1/I5
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.028     2.264 r  oWriteBlobData[19]_i_1/O
                         net (fo=1, routed)           0.000     2.264    n_0_oWriteBlobData[19]_i_1
    SLICE_X39Y121        FDRE                                         r  oWriteBlobData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.838     2.465    clk_IBUF_BUFG
    SLICE_X39Y121                                                     r  oWriteBlobData_reg[19]/C
                         clock pessimism             -0.442     2.024    
    SLICE_X39Y121        FDRE (Hold_fdre_C_D)         0.061     2.085    oWriteBlobData_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.506%)  route 0.125ns (49.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.618     2.011    clk_IBUF_BUFG
    SLICE_X40Y121                                                     r  blob5Y_bb_center_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDRE (Prop_fdre_C_Q)         0.100     2.111 r  blob5Y_bb_center_reg[7]/Q
                         net (fo=1, estimated)        0.125     2.236    n_0_blob5Y_bb_center_reg[7]
    SLICE_X39Y121                                                     r  oWriteBlobData[17]_i_1/I5
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.028     2.264 r  oWriteBlobData[17]_i_1/O
                         net (fo=1, routed)           0.000     2.264    n_0_oWriteBlobData[17]_i_1
    SLICE_X39Y121        FDRE                                         r  oWriteBlobData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, estimated)      0.838     2.465    clk_IBUF_BUFG
    SLICE_X39Y121                                                     r  oWriteBlobData_reg[17]/C
                         clock pessimism             -0.442     2.024    
    SLICE_X39Y121        FDRE (Hold_fdre_C_D)         0.060     2.084    oWriteBlobData_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.180    




