{"position": "Senior Development Engineer", "company": "Intel Corporation", "profiles": ["Summary Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Summary Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Experience Design Manager Intel Corporation November 2010  \u2013  September 2012  (1 year 11 months) Santa Clara Processor Division \n* Clock Design Manager \u2013 managed and led extended team of 10-12 team members. Led team in all aspects of clocking including clock architecture, floorplanning, clock tools and methodology development, timing, design convergence, clocking audits, and tapeout signoff. \n\u2022 Clock Technical Leader - Technical owner of all Clock design aspects of leading edge 22nm Intel server CPU. Developed global skew and jitter methodologies and budgets encompassing within domain and cross-frequency skew budgets.  \n\u2022 Collaborated with corporate clock design experts on assessing and evaluating clock design trends in areas of Clock Tools and Clock Methodology. Technical Lead Intel Corporation January 2009  \u2013  October 2010  (1 year 10 months) Microprocessor Division \n* Clock distribution architect for deep-submicron SOC graphics-subsystem.  \n* Developed a modular, low-power, multi-frequency, multi-power plane clock distribution implemented with a new clock spine design tool.  \n* Clock methodology owner responsible for clock crossings, clocking design rules, clocking interfaces, clocking coordination acrosst a multi-site design team. Senior Staff Design Engineer Intel Corporation January 2006  \u2013  December 2008  (3 years) Enterprise Microprocessor Division - 45nm CPU design \n* Clock distribution owner for first x86-based 8-core Xeon server CPU family (Xeon 7500 series) \n* Developed a novel, low-power, clock spine design to drive an ultra-low skew clock across a 24MB modular cache.  \n* Custom designed and verified a global deskew spine alignment mechanism to enable post-Si skew adjustment. \n* Provided technical mentorship and design feedback to India-based CPU design team. Senior Staff Design Engineer Intel Corporation January 2004  \u2013  December 2005  (2 years) Enterprise Microprocessor Division - 65nm design \n* Clock distribution design for first x86-based monolithic dual-core server CPU family (Xeon 7100 series). \n* Led floorplan and layout implementation of global clock network featuring dual frequency global clock scheme to optimize core and cache power consumption.  \n* Debugged and characterized clocking issues and performance through tapeout and multiple steppings. Staff Design Engineer Intel Corporation June 2000  \u2013  December 2003  (3 years 7 months) Enterprise Microprocesso Division - 130nm designs \n* Technology and special circuits design on two 130nm enterprise server CPU chip designs. \n* Packaging: silicon-package design interface, C4 bump pattern designer \n* Circuits: Owned power-up sensor, thermal sensors, and thermal diode designs \n* Thermals: Owned pre-Si power/thermal model development and post-Si thermals characterization \n* Power Delivery: Power grid modelling, decap methodology, power delivery audits. Modeling Group Manager Intel Corporation February 1999  \u2013  August 1999  (7 months) Managed team of senior engineers providing advanced electrical and mechanical modeling for test hardware development. Led pathfinding team which constructed a 5-generation Sort/Probing pathfinding roadmap. Program Leader Intel Corporation June 1998  \u2013  February 1999  (9 months) Intel Test Tooling Operation \n* Led 0.18um buckling beam sort probing development team addressing HVM lifetime improvements and second source strategy. Senior Development Engineer Intel Corporation January 1997  \u2013  May 1998  (1 year 5 months) Intel Test Tooling Operation \n* Lead development engineer on discovery and development of Cobra C4 probe wafer sort hardware technology.  \n* Cobra technology developed and deployed into 0.25um HVM production one quarter ahead of original schedule.  \n* Managed successful first article deliveries from emgerging C4 probecard supplies and performed electrical and mechanical characterization studies. Graduate Research Assistant - Center for Integrated Systems Stanford University September 1992  \u2013  December 1996  (4 years 4 months) * Developed an active substrate membrane probe card technology \n* First demonstration of the monolithic integration of BiCMOS test circuitry with a silicon-based probecard. SRC Graduate Intern - Known Good Die Group Motorola June 1993  \u2013  September 1993  (4 months) Tempe, AZ * Performed experimental evaluation of known good die burn-in technology Graduate Intern - Multi-level Interconnect Group Texas Instruments June 1992  \u2013  September 1992  (4 months) Dallas/Fort Worth Area * Evaluated pattern resist etch-back as a wafer processing global planarization technique. Design Manager Intel Corporation November 2010  \u2013  September 2012  (1 year 11 months) Santa Clara Processor Division \n* Clock Design Manager \u2013 managed and led extended team of 10-12 team members. Led team in all aspects of clocking including clock architecture, floorplanning, clock tools and methodology development, timing, design convergence, clocking audits, and tapeout signoff. \n\u2022 Clock Technical Leader - Technical owner of all Clock design aspects of leading edge 22nm Intel server CPU. Developed global skew and jitter methodologies and budgets encompassing within domain and cross-frequency skew budgets.  \n\u2022 Collaborated with corporate clock design experts on assessing and evaluating clock design trends in areas of Clock Tools and Clock Methodology. Design Manager Intel Corporation November 2010  \u2013  September 2012  (1 year 11 months) Santa Clara Processor Division \n* Clock Design Manager \u2013 managed and led extended team of 10-12 team members. Led team in all aspects of clocking including clock architecture, floorplanning, clock tools and methodology development, timing, design convergence, clocking audits, and tapeout signoff. \n\u2022 Clock Technical Leader - Technical owner of all Clock design aspects of leading edge 22nm Intel server CPU. Developed global skew and jitter methodologies and budgets encompassing within domain and cross-frequency skew budgets.  \n\u2022 Collaborated with corporate clock design experts on assessing and evaluating clock design trends in areas of Clock Tools and Clock Methodology. Technical Lead Intel Corporation January 2009  \u2013  October 2010  (1 year 10 months) Microprocessor Division \n* Clock distribution architect for deep-submicron SOC graphics-subsystem.  \n* Developed a modular, low-power, multi-frequency, multi-power plane clock distribution implemented with a new clock spine design tool.  \n* Clock methodology owner responsible for clock crossings, clocking design rules, clocking interfaces, clocking coordination acrosst a multi-site design team. Technical Lead Intel Corporation January 2009  \u2013  October 2010  (1 year 10 months) Microprocessor Division \n* Clock distribution architect for deep-submicron SOC graphics-subsystem.  \n* Developed a modular, low-power, multi-frequency, multi-power plane clock distribution implemented with a new clock spine design tool.  \n* Clock methodology owner responsible for clock crossings, clocking design rules, clocking interfaces, clocking coordination acrosst a multi-site design team. Senior Staff Design Engineer Intel Corporation January 2006  \u2013  December 2008  (3 years) Enterprise Microprocessor Division - 45nm CPU design \n* Clock distribution owner for first x86-based 8-core Xeon server CPU family (Xeon 7500 series) \n* Developed a novel, low-power, clock spine design to drive an ultra-low skew clock across a 24MB modular cache.  \n* Custom designed and verified a global deskew spine alignment mechanism to enable post-Si skew adjustment. \n* Provided technical mentorship and design feedback to India-based CPU design team. Senior Staff Design Engineer Intel Corporation January 2006  \u2013  December 2008  (3 years) Enterprise Microprocessor Division - 45nm CPU design \n* Clock distribution owner for first x86-based 8-core Xeon server CPU family (Xeon 7500 series) \n* Developed a novel, low-power, clock spine design to drive an ultra-low skew clock across a 24MB modular cache.  \n* Custom designed and verified a global deskew spine alignment mechanism to enable post-Si skew adjustment. \n* Provided technical mentorship and design feedback to India-based CPU design team. Senior Staff Design Engineer Intel Corporation January 2004  \u2013  December 2005  (2 years) Enterprise Microprocessor Division - 65nm design \n* Clock distribution design for first x86-based monolithic dual-core server CPU family (Xeon 7100 series). \n* Led floorplan and layout implementation of global clock network featuring dual frequency global clock scheme to optimize core and cache power consumption.  \n* Debugged and characterized clocking issues and performance through tapeout and multiple steppings. Senior Staff Design Engineer Intel Corporation January 2004  \u2013  December 2005  (2 years) Enterprise Microprocessor Division - 65nm design \n* Clock distribution design for first x86-based monolithic dual-core server CPU family (Xeon 7100 series). \n* Led floorplan and layout implementation of global clock network featuring dual frequency global clock scheme to optimize core and cache power consumption.  \n* Debugged and characterized clocking issues and performance through tapeout and multiple steppings. Staff Design Engineer Intel Corporation June 2000  \u2013  December 2003  (3 years 7 months) Enterprise Microprocesso Division - 130nm designs \n* Technology and special circuits design on two 130nm enterprise server CPU chip designs. \n* Packaging: silicon-package design interface, C4 bump pattern designer \n* Circuits: Owned power-up sensor, thermal sensors, and thermal diode designs \n* Thermals: Owned pre-Si power/thermal model development and post-Si thermals characterization \n* Power Delivery: Power grid modelling, decap methodology, power delivery audits. Staff Design Engineer Intel Corporation June 2000  \u2013  December 2003  (3 years 7 months) Enterprise Microprocesso Division - 130nm designs \n* Technology and special circuits design on two 130nm enterprise server CPU chip designs. \n* Packaging: silicon-package design interface, C4 bump pattern designer \n* Circuits: Owned power-up sensor, thermal sensors, and thermal diode designs \n* Thermals: Owned pre-Si power/thermal model development and post-Si thermals characterization \n* Power Delivery: Power grid modelling, decap methodology, power delivery audits. Modeling Group Manager Intel Corporation February 1999  \u2013  August 1999  (7 months) Managed team of senior engineers providing advanced electrical and mechanical modeling for test hardware development. Led pathfinding team which constructed a 5-generation Sort/Probing pathfinding roadmap. Modeling Group Manager Intel Corporation February 1999  \u2013  August 1999  (7 months) Managed team of senior engineers providing advanced electrical and mechanical modeling for test hardware development. Led pathfinding team which constructed a 5-generation Sort/Probing pathfinding roadmap. Program Leader Intel Corporation June 1998  \u2013  February 1999  (9 months) Intel Test Tooling Operation \n* Led 0.18um buckling beam sort probing development team addressing HVM lifetime improvements and second source strategy. Program Leader Intel Corporation June 1998  \u2013  February 1999  (9 months) Intel Test Tooling Operation \n* Led 0.18um buckling beam sort probing development team addressing HVM lifetime improvements and second source strategy. Senior Development Engineer Intel Corporation January 1997  \u2013  May 1998  (1 year 5 months) Intel Test Tooling Operation \n* Lead development engineer on discovery and development of Cobra C4 probe wafer sort hardware technology.  \n* Cobra technology developed and deployed into 0.25um HVM production one quarter ahead of original schedule.  \n* Managed successful first article deliveries from emgerging C4 probecard supplies and performed electrical and mechanical characterization studies. Senior Development Engineer Intel Corporation January 1997  \u2013  May 1998  (1 year 5 months) Intel Test Tooling Operation \n* Lead development engineer on discovery and development of Cobra C4 probe wafer sort hardware technology.  \n* Cobra technology developed and deployed into 0.25um HVM production one quarter ahead of original schedule.  \n* Managed successful first article deliveries from emgerging C4 probecard supplies and performed electrical and mechanical characterization studies. Graduate Research Assistant - Center for Integrated Systems Stanford University September 1992  \u2013  December 1996  (4 years 4 months) * Developed an active substrate membrane probe card technology \n* First demonstration of the monolithic integration of BiCMOS test circuitry with a silicon-based probecard. Graduate Research Assistant - Center for Integrated Systems Stanford University September 1992  \u2013  December 1996  (4 years 4 months) * Developed an active substrate membrane probe card technology \n* First demonstration of the monolithic integration of BiCMOS test circuitry with a silicon-based probecard. SRC Graduate Intern - Known Good Die Group Motorola June 1993  \u2013  September 1993  (4 months) Tempe, AZ * Performed experimental evaluation of known good die burn-in technology SRC Graduate Intern - Known Good Die Group Motorola June 1993  \u2013  September 1993  (4 months) Tempe, AZ * Performed experimental evaluation of known good die burn-in technology Graduate Intern - Multi-level Interconnect Group Texas Instruments June 1992  \u2013  September 1992  (4 months) Dallas/Fort Worth Area * Evaluated pattern resist etch-back as a wafer processing global planarization technique. Graduate Intern - Multi-level Interconnect Group Texas Instruments June 1992  \u2013  September 1992  (4 months) Dallas/Fort Worth Area * Evaluated pattern resist etch-back as a wafer processing global planarization technique. Skills SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less Skills  SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less Education Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 ", "Experience Process Engineer SCHOTT 2015  \u2013 Present (less than a year) Electronic Packaging Process Engineer SCHOTT 2015  \u2013 Present (less than a year) Electronic Packaging Process Engineer SCHOTT 2015  \u2013 Present (less than a year) Electronic Packaging Skills Lean Six Sigma SPC Design of Experiments Failure Analysis JMP Engineering Management Manufacturing Metrology Debugging Simulations Process Engineering Process Simulation Thin Films ASIC CVD SoC Silicon CMOS Semiconductor Industry Semiconductors IC See 6+ \u00a0 \u00a0 See less Skills  Lean Six Sigma SPC Design of Experiments Failure Analysis JMP Engineering Management Manufacturing Metrology Debugging Simulations Process Engineering Process Simulation Thin Films ASIC CVD SoC Silicon CMOS Semiconductor Industry Semiconductors IC See 6+ \u00a0 \u00a0 See less Lean Six Sigma SPC Design of Experiments Failure Analysis JMP Engineering Management Manufacturing Metrology Debugging Simulations Process Engineering Process Simulation Thin Films ASIC CVD SoC Silicon CMOS Semiconductor Industry Semiconductors IC See 6+ \u00a0 \u00a0 See less Lean Six Sigma SPC Design of Experiments Failure Analysis JMP Engineering Management Manufacturing Metrology Debugging Simulations Process Engineering Process Simulation Thin Films ASIC CVD SoC Silicon CMOS Semiconductor Industry Semiconductors IC See 6+ \u00a0 \u00a0 See less Education Worcester Polytechnic Institute Bachelor of Science (BS), Chemical Engineering Worcester Polytechnic Institute Bachelor of Science (BS), Chemical Engineering Worcester Polytechnic Institute Bachelor of Science (BS), Chemical Engineering Worcester Polytechnic Institute Bachelor of Science (BS), Chemical Engineering ", "Experience Physics Teacher Millcreek Township School District 2009  \u2013 Present (6 years) Erie, Pennsylvania Area Physics Instructor Penn State University 2000  \u2013 Present (15 years) Erie, Pennsylvania Area Senior Development Engineer Intel Corporation 1985  \u2013  1996  (11 years) Chandler,Arizona Research Engineer Bausch + Lomb 1980  \u2013  1986  (6 years) Rochester, New York Area Engineer Raytheon 1978  \u2013  1980  (2 years) Waltham, MA Physics Teacher Millcreek Township School District 2009  \u2013 Present (6 years) Erie, Pennsylvania Area Physics Teacher Millcreek Township School District 2009  \u2013 Present (6 years) Erie, Pennsylvania Area Physics Instructor Penn State University 2000  \u2013 Present (15 years) Erie, Pennsylvania Area Physics Instructor Penn State University 2000  \u2013 Present (15 years) Erie, Pennsylvania Area Senior Development Engineer Intel Corporation 1985  \u2013  1996  (11 years) Chandler,Arizona Senior Development Engineer Intel Corporation 1985  \u2013  1996  (11 years) Chandler,Arizona Research Engineer Bausch + Lomb 1980  \u2013  1986  (6 years) Rochester, New York Area Research Engineer Bausch + Lomb 1980  \u2013  1986  (6 years) Rochester, New York Area Engineer Raytheon 1978  \u2013  1980  (2 years) Waltham, MA Engineer Raytheon 1978  \u2013  1980  (2 years) Waltham, MA Skills Computational Physics Theoretical Physics Mathematica STEM Science Curriculum Design Curriculum Development Experimentation Educational Technology AFM Skills  Computational Physics Theoretical Physics Mathematica STEM Science Curriculum Design Curriculum Development Experimentation Educational Technology AFM Computational Physics Theoretical Physics Mathematica STEM Science Curriculum Design Curriculum Development Experimentation Educational Technology AFM Computational Physics Theoretical Physics Mathematica STEM Science Curriculum Design Curriculum Development Experimentation Educational Technology AFM Education University of Rochester Master of Science (MS),  Materials Science 1981  \u2013 1985 Franklin & Marshall College Bachelor's degree,  Physics 1974  \u2013 1978 University of Rochester Master of Science (MS),  Materials Science 1981  \u2013 1985 University of Rochester Master of Science (MS),  Materials Science 1981  \u2013 1985 University of Rochester Master of Science (MS),  Materials Science 1981  \u2013 1985 Franklin & Marshall College Bachelor's degree,  Physics 1974  \u2013 1978 Franklin & Marshall College Bachelor's degree,  Physics 1974  \u2013 1978 Franklin & Marshall College Bachelor's degree,  Physics 1974  \u2013 1978 ", "Languages   Skills Optics Semiconductors Sensors Labview Laser Debugging Photonics Manufacturing R&D Experimentation Materials Science Lens Design Engineering Management Business Development IR spectroscopy MATLAB Zemax Code-V Molecular Imaging Laser Physics Optoelectronics Physics Heat transfer Thin Films Design of Experiments Nanotechnology MEMS Matlab See 13+ \u00a0 \u00a0 See less Skills  Optics Semiconductors Sensors Labview Laser Debugging Photonics Manufacturing R&D Experimentation Materials Science Lens Design Engineering Management Business Development IR spectroscopy MATLAB Zemax Code-V Molecular Imaging Laser Physics Optoelectronics Physics Heat transfer Thin Films Design of Experiments Nanotechnology MEMS Matlab See 13+ \u00a0 \u00a0 See less Optics Semiconductors Sensors Labview Laser Debugging Photonics Manufacturing R&D Experimentation Materials Science Lens Design Engineering Management Business Development IR spectroscopy MATLAB Zemax Code-V Molecular Imaging Laser Physics Optoelectronics Physics Heat transfer Thin Films Design of Experiments Nanotechnology MEMS Matlab See 13+ \u00a0 \u00a0 See less Optics Semiconductors Sensors Labview Laser Debugging Photonics Manufacturing R&D Experimentation Materials Science Lens Design Engineering Management Business Development IR spectroscopy MATLAB Zemax Code-V Molecular Imaging Laser Physics Optoelectronics Physics Heat transfer Thin Films Design of Experiments Nanotechnology MEMS Matlab See 13+ \u00a0 \u00a0 See less Honors & Awards ", "Summary Liliana Uriarte is a longtime resident of Northern Virginia, she is very familiar with both the current housing situation in this area, as well as growth and price trends and emerging real estate opportunities in the region.  \nLiliana came to the United States in 1970 from South America as a child with her family and grew up in Arlington. She attended George Washington University where she obtained a Bachelor of Science degree in Electrical Engineering. She had over 20 years of experience in the high tech industry before retiring and becoming a realtor in 2007. \nAs a full time professional real estate agent, her activities are focused on the buying, selling and rental of residential properties. \nLiliana works with both owner-occupant and investment clients, and has experience not only with \"normal\" sales, but with short sales, HUD sales and foreclosures as well. She particularly enjoys working with first-time homebuyers, helping them find their ideal home while navigating the complexities of the home buying process. \nLiliana is licensed in VA and DC. She is an accredited Buyer's Representative and Short Sales and Foreclosure Resource. She is ready to help you with all your real estate needs. Call her today! . Summary Liliana Uriarte is a longtime resident of Northern Virginia, she is very familiar with both the current housing situation in this area, as well as growth and price trends and emerging real estate opportunities in the region.  \nLiliana came to the United States in 1970 from South America as a child with her family and grew up in Arlington. She attended George Washington University where she obtained a Bachelor of Science degree in Electrical Engineering. She had over 20 years of experience in the high tech industry before retiring and becoming a realtor in 2007. \nAs a full time professional real estate agent, her activities are focused on the buying, selling and rental of residential properties. \nLiliana works with both owner-occupant and investment clients, and has experience not only with \"normal\" sales, but with short sales, HUD sales and foreclosures as well. She particularly enjoys working with first-time homebuyers, helping them find their ideal home while navigating the complexities of the home buying process. \nLiliana is licensed in VA and DC. She is an accredited Buyer's Representative and Short Sales and Foreclosure Resource. She is ready to help you with all your real estate needs. Call her today! . Liliana Uriarte is a longtime resident of Northern Virginia, she is very familiar with both the current housing situation in this area, as well as growth and price trends and emerging real estate opportunities in the region.  \nLiliana came to the United States in 1970 from South America as a child with her family and grew up in Arlington. She attended George Washington University where she obtained a Bachelor of Science degree in Electrical Engineering. She had over 20 years of experience in the high tech industry before retiring and becoming a realtor in 2007. \nAs a full time professional real estate agent, her activities are focused on the buying, selling and rental of residential properties. \nLiliana works with both owner-occupant and investment clients, and has experience not only with \"normal\" sales, but with short sales, HUD sales and foreclosures as well. She particularly enjoys working with first-time homebuyers, helping them find their ideal home while navigating the complexities of the home buying process. \nLiliana is licensed in VA and DC. She is an accredited Buyer's Representative and Short Sales and Foreclosure Resource. She is ready to help you with all your real estate needs. Call her today! . Liliana Uriarte is a longtime resident of Northern Virginia, she is very familiar with both the current housing situation in this area, as well as growth and price trends and emerging real estate opportunities in the region.  \nLiliana came to the United States in 1970 from South America as a child with her family and grew up in Arlington. She attended George Washington University where she obtained a Bachelor of Science degree in Electrical Engineering. She had over 20 years of experience in the high tech industry before retiring and becoming a realtor in 2007. \nAs a full time professional real estate agent, her activities are focused on the buying, selling and rental of residential properties. \nLiliana works with both owner-occupant and investment clients, and has experience not only with \"normal\" sales, but with short sales, HUD sales and foreclosures as well. She particularly enjoys working with first-time homebuyers, helping them find their ideal home while navigating the complexities of the home buying process. \nLiliana is licensed in VA and DC. She is an accredited Buyer's Representative and Short Sales and Foreclosure Resource. She is ready to help you with all your real estate needs. Call her today! . Experience Realtor Long & Foster Companies March 2007  \u2013 Present (8 years 6 months) Senior Development Engineer Intel Corporation September 1986  \u2013  September 2003  (17 years 1 month) Portland, Oregon Area Realtor Long & Foster Companies March 2007  \u2013 Present (8 years 6 months) Realtor Long & Foster Companies March 2007  \u2013 Present (8 years 6 months) Senior Development Engineer Intel Corporation September 1986  \u2013  September 2003  (17 years 1 month) Portland, Oregon Area Senior Development Engineer Intel Corporation September 1986  \u2013  September 2003  (17 years 1 month) Portland, Oregon Area Languages English Native or bilingual proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Buying Sellers Listings Buyer Representation First Time Home Buyers Foreclosures New Home Sales Short Sales Single Family Homes Investment Properties Condos REO Relocations Investors Contract Negotiation Real Estate Investment ABR Relocation Real Estate See 4+ \u00a0 \u00a0 See less Skills  Buying Sellers Listings Buyer Representation First Time Home Buyers Foreclosures New Home Sales Short Sales Single Family Homes Investment Properties Condos REO Relocations Investors Contract Negotiation Real Estate Investment ABR Relocation Real Estate See 4+ \u00a0 \u00a0 See less Buying Sellers Listings Buyer Representation First Time Home Buyers Foreclosures New Home Sales Short Sales Single Family Homes Investment Properties Condos REO Relocations Investors Contract Negotiation Real Estate Investment ABR Relocation Real Estate See 4+ \u00a0 \u00a0 See less Buying Sellers Listings Buyer Representation First Time Home Buyers Foreclosures New Home Sales Short Sales Single Family Homes Investment Properties Condos REO Relocations Investors Contract Negotiation Real Estate Investment ABR Relocation Real Estate See 4+ \u00a0 \u00a0 See less Education The George Washington University BSEE The George Washington University BSEE The George Washington University BSEE The George Washington University BSEE "]}