/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [29:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z[0] ? celloutsig_0_3z[4] : celloutsig_0_3z[0];
  assign celloutsig_0_10z = celloutsig_0_7z[2] ? celloutsig_0_5z[0] : in_data[69];
  assign celloutsig_0_14z = in_data[48] ? celloutsig_0_5z[1] : celloutsig_0_11z[1];
  assign celloutsig_0_18z = _00_ ? celloutsig_0_15z[1] : in_data[63];
  assign celloutsig_0_1z = !(celloutsig_0_0z[1] ? in_data[56] : celloutsig_0_0z[2]);
  assign celloutsig_1_13z = celloutsig_1_7z ^ celloutsig_1_12z;
  assign celloutsig_1_16z = { in_data[191:188], celloutsig_1_11z } + { in_data[124:122], celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_1_18z = celloutsig_1_16z[2:0] + { celloutsig_1_5z[4:3], celloutsig_1_13z };
  reg [3:0] _10_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _10_ <= 4'h0;
    else _10_ <= in_data[60:57];
  assign { _01_[3], _00_, _01_[1:0] } = _10_;
  assign celloutsig_1_10z = { celloutsig_1_5z[0], celloutsig_1_4z[3:1], celloutsig_1_1z } & in_data[105:101];
  assign celloutsig_0_0z = in_data[65:61] / { 1'h1, in_data[34:31] };
  assign celloutsig_0_3z = in_data[44:39] / { 1'h1, in_data[90:86] };
  assign celloutsig_0_9z = celloutsig_0_0z[3:1] / { 1'h1, _00_, _01_[1] };
  assign celloutsig_1_11z = { celloutsig_1_10z[4:3], celloutsig_1_6z } <= in_data[135:133];
  assign celloutsig_1_12z = { celloutsig_1_10z[0], celloutsig_1_4z[3:1], celloutsig_1_1z, celloutsig_1_2z } <= { celloutsig_1_4z[1], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[137:131] <= in_data[111:105];
  assign celloutsig_1_2z = { celloutsig_1_0z[8:2], celloutsig_1_1z, celloutsig_1_1z } <= { in_data[119:112], celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_8z[2] ? { _01_[1], celloutsig_0_10z, celloutsig_0_1z } : celloutsig_0_5z;
  assign celloutsig_1_0z = in_data[134] ? in_data[173:163] : in_data[176:166];
  assign celloutsig_1_4z[3:1] = celloutsig_1_2z ? { in_data[142:141], celloutsig_1_1z } : celloutsig_1_0z[2:0];
  assign celloutsig_1_19z = ~ { celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = ~ in_data[81:79];
  assign celloutsig_0_7z = ~ in_data[34:32];
  assign celloutsig_0_13z = ~ { celloutsig_0_6z[3:1], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_21z = ~ { celloutsig_0_13z[4:3], celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_1_3z = & in_data[174:160];
  assign celloutsig_1_7z = & { celloutsig_1_2z, celloutsig_1_0z[7:5] };
  assign celloutsig_0_12z = | celloutsig_0_9z;
  assign celloutsig_1_6z = celloutsig_1_4z[3] & celloutsig_1_2z;
  assign celloutsig_1_8z = ^ { celloutsig_1_0z[10:6], celloutsig_1_4z[3:1], celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_11z[1:0], celloutsig_0_12z } >> celloutsig_0_8z[29:27];
  assign celloutsig_0_6z = { celloutsig_0_3z[2], celloutsig_0_3z, celloutsig_0_0z } >>> { celloutsig_0_3z[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[34:8], celloutsig_0_5z } >>> { in_data[65:60], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_22z = celloutsig_0_9z >>> { celloutsig_0_21z[8:7], celloutsig_0_14z };
  assign celloutsig_1_5z = celloutsig_1_0z[6:2] >>> celloutsig_1_0z[6:2];
  assign _01_[2] = _00_;
  assign celloutsig_1_4z[0] = celloutsig_1_1z;
  assign { out_data[130:128], out_data[114:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
