`timescale 1ns / 1ps

module PWM (
    input clk,
    input [20:0] width,
    output reg enable
    );
    
reg [20:0] counter; // 60 Hz, up to 1,666,666.67 

initial begin
    counter = 0;
end

always @ (posedge clk) begin
        if (counter >= 1666667)
           counter <= 0;
        else
            counter <= counter + 1;    
        if (counter < width) //generates pulse
            enable <= 1;
        else
            enable <=0;
end

endmodule
