
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1021.676 ; gain = 118.094 ; free physical = 7104 ; free virtual = 12579
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.srcs/sources_1/new/project_conv.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.srcs/sources_1/new/project_conv.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.145 ; gain = 158.562 ; free physical = 7061 ; free virtual = 12536
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.145 ; gain = 158.562 ; free physical = 7061 ; free virtual = 12536
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1396.602 ; gain = 0.000 ; free physical = 6898 ; free virtual = 12374
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6904 ; free virtual = 12379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6904 ; free virtual = 12379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6904 ; free virtual = 12379
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6896 ; free virtual = 12372
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'w_reg[31]' (FDCE) to 'w_reg[30]'
INFO: [Synth 8-3886] merging instance 'w_reg[30]' (FDCE) to 'w_reg[29]'
INFO: [Synth 8-3886] merging instance 'w_reg[29]' (FDCE) to 'w_reg[28]'
INFO: [Synth 8-3886] merging instance 'w_reg[28]' (FDCE) to 'w_reg[27]'
INFO: [Synth 8-3886] merging instance 'w_reg[27]' (FDCE) to 'w_reg[26]'
INFO: [Synth 8-3886] merging instance 'w_reg[26]' (FDCE) to 'w_reg[25]'
INFO: [Synth 8-3886] merging instance 'w_reg[25]' (FDCE) to 'w_reg[24]'
INFO: [Synth 8-3886] merging instance 'w_reg[24]' (FDCE) to 'w_reg[23]'
INFO: [Synth 8-3886] merging instance 'w_reg[23]' (FDCE) to 'w_reg[22]'
INFO: [Synth 8-3886] merging instance 'w_reg[22]' (FDCE) to 'w_reg[21]'
INFO: [Synth 8-3886] merging instance 'w_reg[21]' (FDCE) to 'w_reg[20]'
INFO: [Synth 8-3886] merging instance 'w_reg[20]' (FDCE) to 'w_reg[19]'
INFO: [Synth 8-3886] merging instance 'w_reg[19]' (FDCE) to 'w_reg[18]'
INFO: [Synth 8-3886] merging instance 'w_reg[18]' (FDCE) to 'w_reg[17]'
INFO: [Synth 8-3886] merging instance 'w_reg[17]' (FDCE) to 'w_reg[16]'
INFO: [Synth 8-3886] merging instance 'w_reg[16]' (FDCE) to 'w_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_reg[15]' (FDCE) to 'w_reg[14]'
INFO: [Synth 8-3886] merging instance 'w_reg[14]' (FDCE) to 'w_reg[13]'
INFO: [Synth 8-3886] merging instance 'w_reg[13]' (FDCE) to 'w_reg[12]'
INFO: [Synth 8-3886] merging instance 'w_reg[12]' (FDCE) to 'w_reg[11]'
INFO: [Synth 8-3886] merging instance 'w_reg[11]' (FDCE) to 'w_reg[10]'
INFO: [Synth 8-3886] merging instance 'w_reg[10]' (FDCE) to 'w_reg[9]'
INFO: [Synth 8-3886] merging instance 'w_reg[9]' (FDCE) to 'w_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[8] )
WARNING: [Synth 8-3332] Sequential element (w_reg[8]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (prev_byte_reg[7]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (prev_byte_reg[6]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (prev_byte_reg[5]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (prev_byte_reg[4]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (prev_byte_reg[3]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (prev_byte_reg[2]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6872 ; free virtual = 12348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6843 ; free virtual = 12319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6831 ; free virtual = 12306
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6823 ; free virtual = 12298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6823 ; free virtual = 12298
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6823 ; free virtual = 12298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6823 ; free virtual = 12298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6823 ; free virtual = 12298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6823 ; free virtual = 12298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6823 ; free virtual = 12298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |    74|
|4     |LUT2   |    51|
|5     |LUT3   |     3|
|6     |LUT4   |    14|
|7     |LUT5   |     7|
|8     |LUT6   |    22|
|9     |XORCY  |     1|
|10    |FDCE   |    43|
|11    |FDRE   |    10|
|12    |IBUF   |    11|
|13    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   288|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6823 ; free virtual = 12298
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.602 ; gain = 80.469 ; free physical = 6822 ; free virtual = 12297
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 493.020 ; free physical = 6822 ; free virtual = 12297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.602 ; gain = 427.508 ; free physical = 6823 ; free virtual = 12299
INFO: [Common 17-1381] The checkpoint '/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.runs/synth_1/project_reti_logiche.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1420.613 ; gain = 0.000 ; free physical = 6822 ; free virtual = 12298
INFO: [Common 17-206] Exiting Vivado at Fri Apr  1 14:16:58 2022...
