<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.ico" >
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>CC26xx Driver Library: setup.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="ti_stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0" width="100%">
 <tbody>
 <tr>
  <td style="padding-left: 0.5em;">
   <div id="projectname">CC26xx Driver Library
   </div>
  </td>
  <td id="projectlogo"><a href="http://www.ti.com"><img align="right" alt="Logo" src="ti_logo_header.png"/></td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>APIs</span></a></li>
      <li><a href="usergroup0.html"><span>Register&#160;Descriptions</span></a></li>
      <li><a href="usergroup1.html"><span>Online&#160;Resources</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('setup_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">setup.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="setup_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       setup.c</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-06-03 14:23:26 +0200 (Fri, 03 Jun 2016)</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       46593</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Description:    Setup file for CC13xx/CC26xx devices.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*  Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  All rights reserved.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*  1) Redistributions of source code must retain the above copyright notice,</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*     this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*  2) Redistributions in binary form must reproduce the above copyright notice,</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*     this list of conditions and the following disclaimer in the documentation</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*     and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*  3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*     be used to endorse or promote products derived from this software without</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*     specific prior written permission.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*  POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">******************************************************************************/</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// Hardware headers</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;inc/hw_types.h&gt;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="setup_8h.html">driverlib/setup.h</a>&gt;</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// ##### INCLUDE IN ROM BEGIN #####</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// We need intrinsic functions for IAR (if used in source code)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifdef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;intrinsics.h&gt;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// ##### INCLUDE IN ROM END #####</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// Handle support for DriverLib in ROM:</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// This section will undo prototype renaming made in the header file</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#if !defined(DOXYGEN)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">    #undef  SetupTrimDevice</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">    #define SetupTrimDevice                 NOROM_SetupTrimDevice</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">    #undef  SetupAfterColdResetWakeupFromShutDownCfg1</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">    #define SetupAfterColdResetWakeupFromShutDownCfg1 NOROM_SetupAfterColdResetWakeupFromShutDownCfg1</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">    #undef  SetupAfterColdResetWakeupFromShutDownCfg2</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">    #define SetupAfterColdResetWakeupFromShutDownCfg2 NOROM_SetupAfterColdResetWakeupFromShutDownCfg2</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">    #undef  SetupAfterColdResetWakeupFromShutDownCfg3</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">    #define SetupAfterColdResetWakeupFromShutDownCfg3 NOROM_SetupAfterColdResetWakeupFromShutDownCfg3</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForAdcShModeEn</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">    #define SetupGetTrimForAdcShModeEn      NOROM_SetupGetTrimForAdcShModeEn</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForAdcShVbufEn</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">    #define SetupGetTrimForAdcShVbufEn      NOROM_SetupGetTrimForAdcShVbufEn</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForAmpcompCtrl</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">    #define SetupGetTrimForAmpcompCtrl      NOROM_SetupGetTrimForAmpcompCtrl</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForAmpcompTh1</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">    #define SetupGetTrimForAmpcompTh1       NOROM_SetupGetTrimForAmpcompTh1</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForAmpcompTh2</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">    #define SetupGetTrimForAmpcompTh2       NOROM_SetupGetTrimForAmpcompTh2</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForAnabypassValue1</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">    #define SetupGetTrimForAnabypassValue1  NOROM_SetupGetTrimForAnabypassValue1</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForDblrLoopFilterResetVoltage</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">    #define SetupGetTrimForDblrLoopFilterResetVoltage NOROM_SetupGetTrimForDblrLoopFilterResetVoltage</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForRadcExtCfg</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">    #define SetupGetTrimForRadcExtCfg       NOROM_SetupGetTrimForRadcExtCfg</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForRcOscLfIBiasTrim</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">    #define SetupGetTrimForRcOscLfIBiasTrim NOROM_SetupGetTrimForRcOscLfIBiasTrim</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForRcOscLfRtuneCtuneTrim</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">    #define SetupGetTrimForRcOscLfRtuneCtuneTrim NOROM_SetupGetTrimForRcOscLfRtuneCtuneTrim</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForXoscHfCtl</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">    #define SetupGetTrimForXoscHfCtl        NOROM_SetupGetTrimForXoscHfCtl</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForXoscHfFastStart</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">    #define SetupGetTrimForXoscHfFastStart  NOROM_SetupGetTrimForXoscHfFastStart</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForXoscHfIbiastherm</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">    #define SetupGetTrimForXoscHfIbiastherm NOROM_SetupGetTrimForXoscHfIbiastherm</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">    #undef  SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">    #define SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio NOROM_SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">    #undef  SetupSignExtendVddrTrimValue</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">    #define SetupSignExtendVddrTrimValue    NOROM_SetupSignExtendVddrTrimValue</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">    #undef  SetupSetCacheModeAccordingToCcfgSetting</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">    #define SetupSetCacheModeAccordingToCcfgSetting NOROM_SetupSetCacheModeAccordingToCcfgSetting</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">    #undef  SetupSetAonRtcSubSecInc</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">    #define SetupSetAonRtcSubSecInc         NOROM_SetupSetAonRtcSubSecInc</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="setup_8c.html#a37436afb85c00b992e60e4430e7ccc63">  107</a></span>&#160;<span class="preprocessor">#define DELAY_20_USEC           0x140</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Defined CPU delay macro with microseconds as input</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// Quick check shows: (To be further investigated)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// At 48 MHz RCOSC and VIMS.CONTROL.PREFETCH = 0, there is 5 cycles</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// At 48 MHz RCOSC and VIMS.CONTROL.PREFETCH = 1, there is 4 cycles</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">// At 24 MHz RCOSC and VIMS.CONTROL.PREFETCH = 0, there is 3 cycles</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="setup_8c.html#a77cfb67e23a9f84f28a0b94ed947029b">  119</a></span>&#160;<span class="preprocessor">#define CPU_DELAY_MICRO_SECONDS( x ) \</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">   CPUdelay(((uint32_t)((( x ) * 48.0 ) / 5.0 )) - 1 )</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">// Function declarations</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span>     <a class="code" href="setup_8c.html#aa816ca3e00103fac22229991907c75ac">TrimAfterColdReset</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span>     <a class="code" href="setup_8c.html#a34443a6583fcada1e53ff27f3d90894f">TrimAfterColdResetWakeupFromShutDown</a>( uint32_t ui32Fcfg1Revision );</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span>     <a class="code" href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// Perform the necessary trim of the device which is not done in boot code</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// This function should only execute coming from ROM boot. The current</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// implementation does not take soft reset into account. However, it does no</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// damage to execute it again. It only consumes time.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__setup__api.html#ga3ca82b82ffa386543c8d3da2f06eda3b">  142</a></span>&#160;<a class="code" href="group__setup__api.html#ga3ca82b82ffa386543c8d3da2f06eda3b">SetupTrimDevice</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;{</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    uint32_t ui32Fcfg1Revision;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    uint32_t ui32AonSysResetctl;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">// Get layout revision of the factory configuration area</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">// (Handle undefined revision as revision = 0)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    ui32Fcfg1Revision = HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#FCFG1_REVISION target="_blank">FCFG1_O_FCFG1_REVISION</a>);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> ( ui32Fcfg1Revision == 0xFFFFFFFF ) {</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        ui32Fcfg1Revision = 0;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    }</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// This driverlib version and setup file is for CC26xx PG2.2 and later</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// Halt if violated</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="group___chip_info.html#ga00d53fd57c1425180c22e167a7d8d5e3">ThisCodeIsBuiltForCC26xxHwRev22AndLater_HaltIfViolated</a>();</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// Enable standby in flash bank</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html target="_blank">FLASH_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html#CFG target="_blank">FLASH_O_CFG</a>, <a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html#CFG_DIS_STANDBY target="_blank">FLASH_CFG_DIS_STANDBY_BITN</a> ) = 0;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// Clock must always be enabled for the semaphore module (due to ADI/DDI HW workaround)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html target="_blank">AUX_WUC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#MODCLKEN1 target="_blank">AUX_WUC_O_MODCLKEN1</a> ) = <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#MODCLKEN1_SMPH target="_blank">AUX_WUC_MODCLKEN1_SMPH</a>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">// Warm resets on CC26XX complicates software design as much of our software</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">// expect that initialization is done from a full system reset.</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// This includes RTC setup, oscillator configuration and AUX setup.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="comment">// To ensure a full reset of the device is done when customers get e.g. a Watchdog</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// reset, the following is set here:</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/PRCM.html target="_blank">PRCM_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/PRCM.html#WARMRESET target="_blank">PRCM_O_WARMRESET</a>, <a class="code" href=../register_descriptions/CPU_MMAP/PRCM.html#WARMRESET_WR_TO_PINRESET target="_blank">PRCM_WARMRESET_WR_TO_PINRESET_BITN</a> ) = 1;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">// Select correct CACHE mode and set correct CACHE configuration</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="group__setup__api.html#gafca6ca5582d6a40f0ea0ca00b8b42dc0">SetupSetCacheModeAccordingToCcfgSetting</a>();</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">// 1. Check for powerdown</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// 2. Check for shutdown</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// 3. Assume cold reset if none of the above.</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">// It is always assumed that the application will freeze the latches in</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="comment">// AON_IOC when going to powerdown in order to retain the values on the IOs.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">// NB. If this bit is not cleared before proceeding to powerdown, the IOs</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">//     will all default to the reset configuration when restarting.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">if</span>( ! ( HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/AON_IOC.html target="_blank">AON_IOC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_IOC.html#IOCLATCH target="_blank">AON_IOC_O_IOCLATCH</a>, <a class="code" href=../register_descriptions/CPU_MMAP/AON_IOC.html#IOCLATCH_EN target="_blank">AON_IOC_IOCLATCH_EN_BITN</a> )))</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    {</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="comment">// NB. This should be calling a ROM implementation of required trim and</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="comment">// compensation</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="comment">// e.g. TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown()</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <a class="code" href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown</a>();</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    }</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">// Check for shutdown</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">// When device is going to shutdown the hardware will automatically clear</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// the SLEEPDIS bit in the SLEEP register in the AON_SYSCTRL12 module.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">// It is left for the application to assert this bit when waking back up,</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// but not before the desired IO configuration has been re-established.</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>( ! ( HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html target="_blank">AON_SYSCTL_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#SLEEPCTL target="_blank">AON_SYSCTL_O_SLEEPCTL</a>, <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#SLEEPCTL_IO_PAD_SLEEP_DIS target="_blank">AON_SYSCTL_SLEEPCTL_IO_PAD_SLEEP_DIS_BITN</a> )))</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <span class="comment">// NB. This should be calling a ROM implementation of required trim and</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="comment">// compensation</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="comment">// e.g. TrimAfterColdResetWakeupFromShutDown()    --&gt;</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="comment">//      TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown();</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <a class="code" href="setup_8c.html#a34443a6583fcada1e53ff27f3d90894f">TrimAfterColdResetWakeupFromShutDown</a>(ui32Fcfg1Revision);</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <a class="code" href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown</a>();</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    }</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    {</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="comment">// Consider adding a check for soft reset to allow debugging to skip</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="comment">// this section!!!</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="comment">// NB. This should be calling a ROM implementation of required trim and</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="comment">// compensation</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="comment">// e.g. TrimAfterColdReset()   --&gt;</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="comment">//      TrimAfterColdResetWakeupFromShutDown()    --&gt;</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="comment">//      TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown()</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <a class="code" href="setup_8c.html#aa816ca3e00103fac22229991907c75ac">TrimAfterColdReset</a>();</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <a class="code" href="setup_8c.html#a34443a6583fcada1e53ff27f3d90894f">TrimAfterColdResetWakeupFromShutDown</a>(ui32Fcfg1Revision);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <a class="code" href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown</a>();</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    }</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// Set VIMS power domain control.</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">// PDCTL1VIMS = 0 ==&gt; VIMS power domain is only powered when CPU power domain is powered</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/PRCM.html target="_blank">PRCM_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/PRCM.html#PDCTL1VIMS target="_blank">PRCM_O_PDCTL1VIMS</a> ) = 0;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">// Configure optimal wait time for flash FSM in cases where flash pump</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="comment">// wakes up from sleep</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html target="_blank">FLASH_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html#FPAC1 target="_blank">FLASH_O_FPAC1</a>) = (HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html target="_blank">FLASH_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html#FPAC1 target="_blank">FLASH_O_FPAC1</a>) &amp;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                         ~<a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html#FPAC1_PSLEEPTDIS target="_blank">FLASH_FPAC1_PSLEEPTDIS_M</a>) |</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                        (0x139&lt;&lt;<a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html#FPAC1_PSLEEPTDIS target="_blank">FLASH_FPAC1_PSLEEPTDIS_S</a>);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="comment">// And finally at the end of the flash boot process:</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="comment">// SET BOOT_DET bits in AON_SYSCTL to 3 if already found to be 1</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">// Note: The BOOT_DET_x_CLR/SET bits must be manually cleared</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">if</span> ((( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html target="_blank">AON_SYSCTL_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL target="_blank">AON_SYSCTL_O_RESETCTL</a> ) &amp;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        ( <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL_BOOT_DET_1 target="_blank">AON_SYSCTL_RESETCTL_BOOT_DET_1_M</a> | <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL_BOOT_DET_0 target="_blank">AON_SYSCTL_RESETCTL_BOOT_DET_0_M</a> )) &gt;&gt;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL_BOOT_DET_0 target="_blank">AON_SYSCTL_RESETCTL_BOOT_DET_0_S</a> ) == 1 )</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    {</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        ui32AonSysResetctl = ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html target="_blank">AON_SYSCTL_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL target="_blank">AON_SYSCTL_O_RESETCTL</a> ) &amp;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        ~( <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL_BOOT_DET_1_CLR target="_blank">AON_SYSCTL_RESETCTL_BOOT_DET_1_CLR_M</a> | <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL_BOOT_DET_0_CLR target="_blank">AON_SYSCTL_RESETCTL_BOOT_DET_0_CLR_M</a> |</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;           <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL_BOOT_DET_1_SET target="_blank">AON_SYSCTL_RESETCTL_BOOT_DET_1_SET_M</a> | <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL_BOOT_DET_0_SET target="_blank">AON_SYSCTL_RESETCTL_BOOT_DET_0_SET_M</a> ));</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html target="_blank">AON_SYSCTL_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL target="_blank">AON_SYSCTL_O_RESETCTL</a> ) = ui32AonSysResetctl | <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL_BOOT_DET_1_SET target="_blank">AON_SYSCTL_RESETCTL_BOOT_DET_1_SET_M</a>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html target="_blank">AON_SYSCTL_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#RESETCTL target="_blank">AON_SYSCTL_O_RESETCTL</a> ) = ui32AonSysResetctl;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    }</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// Make sure there are no ongoing VIMS mode change when leaving SetupTrimDevice()</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">// (There should typically be no wait time here, but need to be sure)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">while</span> ( HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html target="_blank">VIMS_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#STAT target="_blank">VIMS_O_STAT</a>, <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#STAT_MODE_CHANGING target="_blank">VIMS_STAT_MODE_CHANGING_BITN</a> )) {</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <span class="comment">// Do nothing - wait for an eventual ongoing mode change to complete.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    }</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;}</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">  283</a></span>&#160;<a class="code" href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;{</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">// Currently no specific trim for Powerdown</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="setup_8c.html#a34443a6583fcada1e53ff27f3d90894f">  299</a></span>&#160;<a class="code" href="setup_8c.html#a34443a6583fcada1e53ff27f3d90894f">TrimAfterColdResetWakeupFromShutDown</a>(uint32_t ui32Fcfg1Revision)</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    uint32_t   ccfg_ModeConfReg  ;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    uint32_t   mp1rev            ;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">// Force AUX on and enable clocks</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// No need to save the current status of the power/clock registers.</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// At this point both AUX and AON should have been reset to 0x0.</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/AON_WUC.html target="_blank">AON_WUC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_WUC.html#AUXCTL target="_blank">AON_WUC_O_AUXCTL</a>) = <a class="code" href=../register_descriptions/CPU_MMAP/AON_WUC.html#AUXCTL_AUX_FORCE_ON target="_blank">AON_WUC_AUXCTL_AUX_FORCE_ON</a>;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="comment">// Wait for power on on the AUX domain</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">while</span>( ! ( HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/AON_WUC.html target="_blank">AON_WUC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_WUC.html#PWRSTAT target="_blank">AON_WUC_O_PWRSTAT</a>, <a class="code" href=../register_descriptions/CPU_MMAP/AON_WUC.html#PWRSTAT_AUX_PD_ON target="_blank">AON_WUC_PWRSTAT_AUX_PD_ON_BITN</a> )));</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">// Enable the clocks for AUX_DDI0_OSC and AUX_ADI4</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html target="_blank">AUX_WUC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#MODCLKEN0 target="_blank">AUX_WUC_O_MODCLKEN0</a>) = <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#MODCLKEN0_AUX_DDI0_OSC target="_blank">AUX_WUC_MODCLKEN0_AUX_DDI0_OSC</a> |</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                                <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#MODCLKEN0_AUX_ADI4 target="_blank">AUX_WUC_MODCLKEN0_AUX_ADI4</a>;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">// It&#39;s found to be optimal to override the FCFG1..DCDC_IPEAK setting as follows:</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// if ( alternative DCDC setting in CCFG is enabled )  ADI3..IPEAK = CCFG..DCDC_IPEAK</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">// else                                                ADI3..IPEAK = 2</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">if</span> (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html target="_blank">CCFG_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#SIZE_AND_DIS_FLAGS target="_blank">CCFG_O_SIZE_AND_DIS_FLAGS</a> ) &amp; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING target="_blank">CCFG_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING</a> ) == 0 ) {</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <span class="comment">// ADI_3_REFSYS:DCDCCTL5[3]  (=DITHER_EN) = CCFG_MODE_CONF_1[19]   (=ALT_DCDC_DITHER_EN)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="comment">// ADI_3_REFSYS:DCDCCTL5[2:0](=IPEAK    ) = CCFG_MODE_CONF_1[18:16](=ALT_DCDC_IPEAK    )</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="comment">// Using a single 4-bit masked write since layout is equal for both source and destination</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        HWREGB( <a class="code" href=../register_descriptions/CPU_MMAP/ADI3.html target="_blank">ADI3_BASE</a> + ADI_O_MASK4B + ( <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL5 target="_blank">ADI_3_REFSYS_O_DCDCCTL5</a> * 2 )) = ( 0xF0 |</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;            ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html target="_blank">CCFG_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_1 target="_blank">CCFG_O_MODE_CONF_1</a> ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_1_ALT_DCDC_IPEAK target="_blank">CCFG_MODE_CONF_1_ALT_DCDC_IPEAK_S</a> ));</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        HWREGB( <a class="code" href=../register_descriptions/CPU_MMAP/ADI3.html target="_blank">ADI3_BASE</a> + ADI_O_MASK4B + ( <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL5 target="_blank">ADI_3_REFSYS_O_DCDCCTL5</a> * 2 )) = 0x72;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    }</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">// Enable for JTAG to be powered down (will still be powered on if debugger is connected)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <a class="code" href="group__aonwuc__api.html#ga410ff6945e9cdf43d1cf722c05a44724">AONWUCJtagPowerOff</a>();</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="comment">// read the MODE_CONF register in CCFG</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    ccfg_ModeConfReg = HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html target="_blank">CCFG_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF target="_blank">CCFG_O_MODE_CONF</a> );</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="comment">// First part of trim done after cold reset and wakeup from shutdown:</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="comment">// -Adjust the VDDR_TRIM_SLEEP value.</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="comment">// -Configure DCDC.</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <a class="code" href="group__setup__api.html#gaf99b067df7c234b643bb4155f6a9013c">SetupAfterColdResetWakeupFromShutDownCfg1</a>( ccfg_ModeConfReg );</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="comment">// Second part of trim done after cold reset and wakeup from shutdown:</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="comment">// -Configure XOSC.</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="group__setup__api.html#gae310745812e76c0c4f1040e2a806ddef">SetupAfterColdResetWakeupFromShutDownCfg2</a>( ui32Fcfg1Revision, ccfg_ModeConfReg );</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="comment">// Increased margin between digital supply voltage and VDD BOD during standby.</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="comment">// VTRIM_UDIG: signed 4 bits value to be incremented by 2 (max = 7)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="comment">// VTRIM_BOD: unsigned 4 bits value to be decremented by 1 (min = 0)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="comment">// This applies to chips with mp1rev &lt; 542 for cc13xx and for mp1rev &lt; 527 for cc26xx</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    mp1rev = ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + 0x00000314 ) &amp; 0x0000FFFF );</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">if</span> ( mp1rev &lt; 527 ) {</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        uint32_t vtrim_bod  = (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + 0x000002BC ) &gt;&gt; 24 ) &amp; 0xF ); <span class="comment">// bit[27:24] unsigned</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        uint32_t vtrim_udig = (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + 0x000002BC ) &gt;&gt; 16 ) &amp; 0xF ); <span class="comment">// bit[19:16] signed</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <span class="keywordflow">if</span> ( vtrim_bod &gt; 0 ) {</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            vtrim_bod -= 1;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        }</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <span class="keywordflow">if</span> ( vtrim_udig != 7 ) {</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;            <span class="keywordflow">if</span> ( vtrim_udig == 6 ) {</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                vtrim_udig = 7;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                vtrim_udig = (( vtrim_udig + 2 ) &amp; 0xF );</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;            }</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        }</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        HWREGB( <a class="code" href=../register_descriptions/CPU_MMAP/ADI2.html target="_blank">ADI2_BASE</a> + <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#SOCLDOCTL0 target="_blank">ADI_2_REFSYS_O_SOCLDOCTL0</a> ) =</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;            ( vtrim_udig &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#SOCLDOCTL0_VTRIM_UDIG target="_blank">ADI_2_REFSYS_SOCLDOCTL0_VTRIM_UDIG_S</a> ) |</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;            ( vtrim_bod  &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#SOCLDOCTL0_VTRIM_BOD target="_blank">ADI_2_REFSYS_SOCLDOCTL0_VTRIM_BOD_S</a>  ) ;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    }</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="comment">// Third part of trim done after cold reset and wakeup from shutdown:</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">// -Configure HPOSC.</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="comment">// -Setup the LF clock.</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <a class="code" href="group__setup__api.html#ga8145bf9a87ccdba3bfc95e83046e1db5">SetupAfterColdResetWakeupFromShutDownCfg3</a>( ccfg_ModeConfReg );</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="comment">// Allow AUX to power down</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <a class="code" href="group__auxwuc__api.html#ga39271f2108f39cf60c48dbab14533f41">AUXWUCPowerCtrl</a>( <a class="code" href="group__auxwuc__api.html#ga2ab47edb46aa0fcb746d95db09cdb586">AUX_WUC_POWER_DOWN</a> );</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">// Leaving on AUX and clock for AUX_DDI0_OSC on but turn off clock for AUX_ADI4</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html target="_blank">AUX_WUC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#MODCLKEN0 target="_blank">AUX_WUC_O_MODCLKEN0</a> ) = <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#MODCLKEN0_AUX_DDI0_OSC target="_blank">AUX_WUC_MODCLKEN0_AUX_DDI0_OSC</a>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">// Disable EFUSE clock</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html target="_blank">FLASH_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html#CFG target="_blank">FLASH_O_CFG</a>, <a class="code" href=../register_descriptions/CPU_MMAP/FLASH.html#CFG_DIS_EFUSECLK target="_blank">FLASH_CFG_DIS_EFUSECLK_BITN</a> ) = 1;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;}</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="setup_8c.html#aa816ca3e00103fac22229991907c75ac">  419</a></span>&#160;<a class="code" href="setup_8c.html#aa816ca3e00103fac22229991907c75ac">TrimAfterColdReset</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;{</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="comment">// Currently no specific trim for Cold Reset</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;}</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__setup__api.html#gaf99b067df7c234b643bb4155f6a9013c">  432</a></span>&#160;<a class="code" href="group__setup__api.html#gaf99b067df7c234b643bb4155f6a9013c">SetupAfterColdResetWakeupFromShutDownCfg1</a>( uint32_t ccfg_ModeConfReg )</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;{</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    int32_t    i32VddrSleepTrim;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    int32_t    i32VddrSleepDelta;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    {</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        i32VddrSleepTrim = <a class="code" href="group__setup__api.html#gaa4f8a96dcb08d5d0b49dce2bda349c66">SetupSignExtendVddrTrimValue</a>((</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;            HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#LDO_TRIM target="_blank">FCFG1_O_LDO_TRIM</a> ) &amp;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#LDO_TRIM_VDDR_TRIM_SLEEP target="_blank">FCFG1_LDO_TRIM_VDDR_TRIM_SLEEP_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;            <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#LDO_TRIM_VDDR_TRIM_SLEEP target="_blank">FCFG1_LDO_TRIM_VDDR_TRIM_SLEEP_S</a> ) ;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    }</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="comment">// Adjust the VDDR_TRIM_SLEEP value with value adjustable by customer (<a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_VDDR_TRIM_SLEEP_DELTA target="_blank">CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA</a>)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="comment">// Read and sign extend VddrSleepDelta (in range -8 to +7)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    i32VddrSleepDelta = ((((int32_t)ccfg_ModeConfReg )</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        &lt;&lt; ( 32 - CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_W - <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_VDDR_TRIM_SLEEP_DELTA target="_blank">CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_S</a> ))</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        &gt;&gt; ( 32 - CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_W ));</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="comment">// Calculate new VDDR sleep trim</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    i32VddrSleepTrim = ( i32VddrSleepTrim + i32VddrSleepDelta + 1 );</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">if</span> ( i32VddrSleepTrim &gt;  21 ) i32VddrSleepTrim =  21;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keywordflow">if</span> ( i32VddrSleepTrim &lt; -10 ) i32VddrSleepTrim = -10;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">// Write adjusted value using MASKED write (MASK8)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    HWREGH( <a class="code" href=../register_descriptions/CPU_MMAP/ADI3.html target="_blank">ADI3_BASE</a> + ADI_O_MASK8B + ( <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL1 target="_blank">ADI_3_REFSYS_O_DCDCCTL1</a> * 2 )) = (( <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL1_VDDR_TRIM_SLEEP target="_blank">ADI_3_REFSYS_DCDCCTL1_VDDR_TRIM_SLEEP_M</a> &lt;&lt; 8 ) |</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        (( i32VddrSleepTrim &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL1_VDDR_TRIM_SLEEP target="_blank">ADI_3_REFSYS_DCDCCTL1_VDDR_TRIM_SLEEP_S</a> ) &amp; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_3_REFSYS.html#DCDCCTL1_VDDR_TRIM_SLEEP target="_blank">ADI_3_REFSYS_DCDCCTL1_VDDR_TRIM_SLEEP_M</a> ));</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="comment">// 1.</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">// Do not allow DCDC to be enabled if in external regulator mode.</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="comment">// Preventing this by setting both the RECHARGE and the ACTIVE bits bit in the CCFG_MODE_CONF copy register (ccfg_ModeConfReg).</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="comment">// 2.</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="comment">// Adjusted battery monitor low limit in internal regulator mode.</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="comment">// This is done by setting <a class="code" href=../register_descriptions/CPU_MMAP/AON_BATMON.html#FLASHPUMPP0_LOWLIM target="_blank">AON_BATMON_FLASHPUMPP0_LOWLIM</a>=0 in internal regulator mode.</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">if</span> ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html target="_blank">AON_SYSCTL_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#PWRCTL target="_blank">AON_SYSCTL_O_PWRCTL</a> ) &amp; <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#PWRCTL_EXT_REG_MODE target="_blank">AON_SYSCTL_PWRCTL_EXT_REG_MODE</a> ) {</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        ccfg_ModeConfReg |= ( <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_DCDC_RECHARGE target="_blank">CCFG_MODE_CONF_DCDC_RECHARGE_M</a> | <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_DCDC_ACTIVE target="_blank">CCFG_MODE_CONF_DCDC_ACTIVE_M</a> );</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/AON_BATMON.html target="_blank">AON_BATMON_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_BATMON.html#FLASHPUMPP0 target="_blank">AON_BATMON_O_FLASHPUMPP0</a>, <a class="code" href=../register_descriptions/CPU_MMAP/AON_BATMON.html#FLASHPUMPP0_LOWLIM target="_blank">AON_BATMON_FLASHPUMPP0_LOWLIM_BITN</a> ) = 0;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    }</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="comment">// set the RECHARGE source based upon CCFG:MODE_CONF:DCDC_RECHARGE</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="comment">// Note: Inverse polarity</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html target="_blank">AON_SYSCTL_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#PWRCTL target="_blank">AON_SYSCTL_O_PWRCTL</a>, <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#PWRCTL_DCDC_EN target="_blank">AON_SYSCTL_PWRCTL_DCDC_EN_BITN</a> ) =</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        ((( ccfg_ModeConfReg &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_DCDC_RECHARGE target="_blank">CCFG_MODE_CONF_DCDC_RECHARGE_S</a> ) &amp; 1 ) ^ 1 );</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">// set the ACTIVE source based upon CCFG:MODE_CONF:DCDC_ACTIVE</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">// Note: Inverse polarity</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html target="_blank">AON_SYSCTL_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#PWRCTL target="_blank">AON_SYSCTL_O_PWRCTL</a>, <a class="code" href=../register_descriptions/CPU_MMAP/AON_SYSCTL.html#PWRCTL_DCDC_ACTIVE target="_blank">AON_SYSCTL_PWRCTL_DCDC_ACTIVE_BITN</a> ) =</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        ((( ccfg_ModeConfReg &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_DCDC_ACTIVE target="_blank">CCFG_MODE_CONF_DCDC_ACTIVE_S</a> ) &amp; 1 ) ^ 1 );</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;}</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__setup__api.html#gae310745812e76c0c4f1040e2a806ddef">  495</a></span>&#160;<a class="code" href="group__setup__api.html#gae310745812e76c0c4f1040e2a806ddef">SetupAfterColdResetWakeupFromShutDownCfg2</a>( uint32_t ui32Fcfg1Revision, uint32_t ccfg_ModeConfReg )</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;{</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    uint32_t   ui32Trim;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="comment">// Following sequence is required for using XOSCHF, if not included</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="comment">// devices crashes when trying to switch to XOSCHF.</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="comment">// Trim CAP settings. Get and set trim value for the ANABYPASS_VALUE1</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="comment">// register</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#ga0425895c98068d0bec7a7e51e120e051">SetupGetTrimForAnabypassValue1</a>( ccfg_ModeConfReg );</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <a class="code" href="group__ddi__api.html#ga13a6c30b833a20556c48429303b64caf">DDI32RegWrite</a>(<a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a>, <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ANABYPASSVAL1 target="_blank">DDI_0_OSC_O_ANABYPASSVAL1</a>, ui32Trim);</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="comment">// Trim RCOSC_LF. Get and set trim values for the RCOSCLF_RTUNE_TRIM and</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="comment">// RCOSCLF_CTUNE_TRIM fields in the XOSCLF_RCOSCLF_CTRL register.</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#gab7e662b0636c52fb579f99a0975ca31e">SetupGetTrimForRcOscLfRtuneCtuneTrim</a>();</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <a class="code" href="group__ddi__api.html#ga492326c095c70621a247fe02a2cb09e4">DDI16BitfieldWrite</a>(<a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a>, <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL target="_blank">DDI_0_OSC_O_LFOSCCTL</a>,</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                       (<a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_RCOSCLF_CTUNE_TRIM target="_blank">DDI_0_OSC_LFOSCCTL_RCOSCLF_CTUNE_TRIM_M</a> |</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                        <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_RCOSCLF_RTUNE_TRIM target="_blank">DDI_0_OSC_LFOSCCTL_RCOSCLF_RTUNE_TRIM_M</a>),</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                       <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_RCOSCLF_CTUNE_TRIM target="_blank">DDI_0_OSC_LFOSCCTL_RCOSCLF_CTUNE_TRIM_S</a>,</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                       ui32Trim);</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="comment">// Trim XOSCHF IBIAS THERM. Get and set trim value for the</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="comment">// XOSCHF IBIAS THERM bit field in the ANABYPASS_VALUE2 register. Other</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="comment">// register bit fields are set to 0.</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#ga1c085c2022c7bd244610356eeb6d19fa">SetupGetTrimForXoscHfIbiastherm</a>();</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <a class="code" href="group__ddi__api.html#ga13a6c30b833a20556c48429303b64caf">DDI32RegWrite</a>(<a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a>, <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ANABYPASSVAL2 target="_blank">DDI_0_OSC_O_ANABYPASSVAL2</a>,</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                  ui32Trim&lt;&lt;<a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ANABYPASSVAL2_XOSC_HF_IBIASTHERM target="_blank">DDI_0_OSC_ANABYPASSVAL2_XOSC_HF_IBIASTHERM_S</a>);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="comment">// Trim AMPCOMP settings required before switch to XOSCHF</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#ga64cb9a869265f45d2522f49fd85f9b35">SetupGetTrimForAmpcompTh2</a>();</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <a class="code" href="group__ddi__api.html#ga13a6c30b833a20556c48429303b64caf">DDI32RegWrite</a>(<a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a>, <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPTH2 target="_blank">DDI_0_OSC_O_AMPCOMPTH2</a>, ui32Trim);</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#ga2240d5e01687ada6f0e6b9d79b43ada9">SetupGetTrimForAmpcompTh1</a>();</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <a class="code" href="group__ddi__api.html#ga13a6c30b833a20556c48429303b64caf">DDI32RegWrite</a>(<a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a>, <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPTH1 target="_blank">DDI_0_OSC_O_AMPCOMPTH1</a>, ui32Trim);</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#gae65586d4e81aee129b4b8c7c7337daec">SetupGetTrimForAmpcompCtrl</a>( ui32Fcfg1Revision );</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="group__ddi__api.html#ga13a6c30b833a20556c48429303b64caf">DDI32RegWrite</a>(<a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a>, <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL target="_blank">DDI_0_OSC_O_AMPCOMPCTL</a>, ui32Trim);</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="comment">// Set trim for <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL_ADC_SH_MODE_EN target="_blank">DDI_0_OSC_ADCDOUBLERNANOAMPCTL_ADC_SH_MODE_EN</a> in accordance to FCFG1 setting</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="comment">// This is bit[5] in the <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL target="_blank">DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL</a> register</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="comment">// Using MASK4 write + 1 =&gt; writing to bits[7:4]</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#ga62e29b18ad94157b1256817d2ec6775c">SetupGetTrimForAdcShModeEn</a>( ui32Fcfg1Revision );</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    HWREGB( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_MASK4B + ( <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL target="_blank">DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL</a> * 2 ) + 1 ) =</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      ( 0x20 | ( ui32Trim &lt;&lt; 1 ));</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="comment">// Set trim for <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL_ADC_SH_VBUF_EN target="_blank">DDI_0_OSC_ADCDOUBLERNANOAMPCTL_ADC_SH_VBUF_EN</a> in accordance to FCFG1 setting</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="comment">// This is bit[4] in the <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL target="_blank">DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL</a> register</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="comment">// Using MASK4 write + 1 =&gt; writing to bits[7:4]</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#ga1c3f66931d7685de12ecca7c00b1fb65">SetupGetTrimForAdcShVbufEn</a>( ui32Fcfg1Revision );</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    HWREGB( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_MASK4B + ( <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL target="_blank">DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL</a> * 2 ) + 1 ) =</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      ( 0x10 | ( ui32Trim ));</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="comment">// Set trim for the PEAK_DET_ITRIM, HP_BUF_ITRIM and LP_BUF_ITRIM bit fields</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="comment">// in the DDI0_OSC_O_XOSCHFCTL register in accordance to FCFG1 setting.</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="comment">// Remaining register bit fields are set to their reset values of 0.</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#gac23b7884647939b72b8b66f85eed9516">SetupGetTrimForXoscHfCtl</a>(ui32Fcfg1Revision);</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <a class="code" href="group__ddi__api.html#ga13a6c30b833a20556c48429303b64caf">DDI32RegWrite</a>(<a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a>, <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#XOSCHFCTL target="_blank">DDI_0_OSC_O_XOSCHFCTL</a>, ui32Trim);</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="comment">// Set trim for DBLR_LOOP_FILTER_RESET_VOLTAGE in accordance to FCFG1 setting</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="comment">// (This is bits [18:17] in <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL target="_blank">DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL</a>)</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="comment">// (Using MASK4 write + 4 =&gt; writing to bits[19:16] =&gt; (4*4))</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="comment">// (Assuming: DDI_0_OSC_ADCDOUBLERNANOAMPCTL_DBLR_LOOP_FILTER_RESET_VOLTAGE_S = 17 and</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="comment">//  that DDI_0_OSC_ADCDOUBLERNANOAMPCTL_DBLR_LOOP_FILTER_RESET_VOLTAGE_M = 0x00060000)</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#gae37113a79a80f2ec89b01b3742fe5b6f">SetupGetTrimForDblrLoopFilterResetVoltage</a>( ui32Fcfg1Revision );</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    HWREGB( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_MASK4B + ( <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ADCDOUBLERNANOAMPCTL target="_blank">DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL</a> * 2 ) + 4 ) =</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      ( 0x60 | ( ui32Trim &lt;&lt; 1 ));</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="comment">// Update DDI_0_OSC_ATESTCTL_ATESTLF_RCOSCLF_IBIAS_TRIM with data from</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="comment">// <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM target="_blank">FCFG1_OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM</a></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="comment">// This is <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ATESTCTL target="_blank">DDI_0_OSC_O_ATESTCTL</a> bit[7]</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="comment">// ( <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ATESTCTL target="_blank">DDI_0_OSC_O_ATESTCTL</a> is currently hidden (but=0x00000020))</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="comment">// Using MASK4 write + 1 =&gt; writing to bits[7:4]</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#gae75f921f0e698719c86f4c4a5ef80339">SetupGetTrimForRcOscLfIBiasTrim</a>( ui32Fcfg1Revision );</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    HWREGB( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_MASK4B + ( 0x00000020 * 2 ) + 1 ) =</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      ( 0x80 | ( ui32Trim &lt;&lt; 3 ));</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="comment">// Update <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_XOSCLF_REGULATOR_TRIM target="_blank">DDI_0_OSC_LFOSCCTL_XOSCLF_REGULATOR_TRIM</a> and</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="comment">//        <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_XOSCLF_CMIRRWR_RATIO target="_blank">DDI_0_OSC_LFOSCCTL_XOSCLF_CMIRRWR_RATIO</a> in one write</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="comment">// This can be simplified since the registers are packed together in the same</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="comment">// order both in FCFG1 and in the HW register.</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="comment">// This spans <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL target="_blank">DDI_0_OSC_O_LFOSCCTL</a> bits[23:18]</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="comment">// Using MASK8 write + 4 =&gt; writing to bits[23:16]</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#ga078626e0d8c7e97172ee007c077f74ff">SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio</a>( ui32Fcfg1Revision );</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    HWREGH( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_MASK8B + ( <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL target="_blank">DDI_0_OSC_O_LFOSCCTL</a> * 2 ) + 4 ) =</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      ( 0xFC00 | ( ui32Trim &lt;&lt; 2 ));</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="comment">// Set trim the HPM_IBIAS_WAIT_CNT, LPM_IBIAS_WAIT_CNT and IDAC_STEP bit</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="comment">// fields in the DDI0_OSC_O_RADCEXTCFG register in accordance to FCFG1 setting.</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="comment">// Remaining register bit fields are set to their reset values of 0.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#ga1844ae67ae38faf3915634afe62798b0">SetupGetTrimForRadcExtCfg</a>(ui32Fcfg1Revision);</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <a class="code" href="group__ddi__api.html#ga13a6c30b833a20556c48429303b64caf">DDI32RegWrite</a>(<a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a>, <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#RADCEXTCFG target="_blank">DDI_0_OSC_O_RADCEXTCFG</a>, ui32Trim);</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="comment">// Setting FORCE_KICKSTART_EN (ref. CC26_V1_BUG00261). Should also be done for PG2</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="comment">// (This is bit 22 in <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0 target="_blank">DDI_0_OSC_O_CTL0</a>)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_SET + <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0 target="_blank">DDI_0_OSC_O_CTL0</a> ) = <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0_FORCE_KICKSTART_EN target="_blank">DDI_0_OSC_CTL0_FORCE_KICKSTART_EN</a>;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;}</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__setup__api.html#ga8145bf9a87ccdba3bfc95e83046e1db5">  611</a></span>&#160;<a class="code" href="group__setup__api.html#ga8145bf9a87ccdba3bfc95e83046e1db5">SetupAfterColdResetWakeupFromShutDownCfg3</a>( uint32_t ccfg_ModeConfReg )</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;{</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    uint32_t   fcfg1OscConf;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    uint32_t   ui32Trim;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    uint32_t   currentHfClock;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    uint32_t   ccfgExtLfClk;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="comment">// Examin the XOSC_FREQ field to select 0x1=HPOSC, 0x2=48MHz XOSC, 0x3=24MHz XOSC</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">switch</span> (( ccfg_ModeConfReg &amp; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_XOSC_FREQ target="_blank">CCFG_MODE_CONF_XOSC_FREQ_M</a> ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_XOSC_FREQ target="_blank">CCFG_MODE_CONF_XOSC_FREQ_S</a> ) {</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">case</span> 2 :</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        <span class="comment">// XOSC source is a 48 MHz xtal</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        <span class="comment">// Do nothing (since this is the reset setting)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">case</span> 1 :</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        <span class="comment">// XOSC source is HPOSC (trim the HPOSC if this is a chip with HPOSC, otherwise skip trimming and default to 24 MHz XOSC)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        fcfg1OscConf = HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF target="_blank">FCFG1_O_OSC_CONF</a> );</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <span class="keywordflow">if</span> (( fcfg1OscConf &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_OPTION target="_blank">FCFG1_OSC_CONF_HPOSC_OPTION</a> ) == 0 ) {</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;            <span class="comment">// This is a HPOSC chip, apply HPOSC settings</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;            <span class="comment">// Set bit <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0_HPOSC_MODE_EN target="_blank">DDI_0_OSC_CTL0_HPOSC_MODE_EN</a> (this is bit 14 in <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0 target="_blank">DDI_0_OSC_O_CTL0</a>)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;            HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_SET + <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0 target="_blank">DDI_0_OSC_O_CTL0</a> ) = <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0_HPOSC_MODE_EN target="_blank">DDI_0_OSC_CTL0_HPOSC_MODE_EN</a>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;            <span class="comment">// <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL2_BIAS_HOLD_MODE_EN target="_blank">ADI_2_REFSYS_HPOSCCTL2_BIAS_HOLD_MODE_EN</a> = <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_BIAS_HOLD_MODE_EN target="_blank">FCFG1_OSC_CONF_HPOSC_BIAS_HOLD_MODE_EN</a>   (1 bit)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;            <span class="comment">// <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL2_CURRMIRR_RATIO target="_blank">ADI_2_REFSYS_HPOSCCTL2_CURRMIRR_RATIO</a>    = <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_CURRMIRR_RATIO target="_blank">FCFG1_OSC_CONF_HPOSC_CURRMIRR_RATIO</a>      (4 bits)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;            <span class="comment">// <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL1_BIAS_RES_SET target="_blank">ADI_2_REFSYS_HPOSCCTL1_BIAS_RES_SET</a>      = <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_BIAS_RES_SET target="_blank">FCFG1_OSC_CONF_HPOSC_BIAS_RES_SET</a>        (4 bits)</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;            <span class="comment">// <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_FILTER_EN target="_blank">ADI_2_REFSYS_HPOSCCTL0_FILTER_EN</a>         = <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_FILTER_EN target="_blank">FCFG1_OSC_CONF_HPOSC_FILTER_EN</a>           (1 bit)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;            <span class="comment">// <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_BIAS_RECHARGE_DLY target="_blank">ADI_2_REFSYS_HPOSCCTL0_BIAS_RECHARGE_DLY</a> = <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_BIAS_RECHARGE_DELAY target="_blank">FCFG1_OSC_CONF_HPOSC_BIAS_RECHARGE_DELAY</a> (2 bits)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;            <span class="comment">// <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_SERIES_CAP target="_blank">ADI_2_REFSYS_HPOSCCTL0_SERIES_CAP</a>        = <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_SERIES_CAP target="_blank">FCFG1_OSC_CONF_HPOSC_SERIES_CAP</a>          (2 bits)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;            <span class="comment">// <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_DIV3_BYPASS target="_blank">ADI_2_REFSYS_HPOSCCTL0_DIV3_BYPASS</a>       = <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_DIV3_BYPASS target="_blank">FCFG1_OSC_CONF_HPOSC_DIV3_BYPASS</a>         (1 bit)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;            HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/ADI2.html target="_blank">ADI2_BASE</a> + <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL2 target="_blank">ADI_2_REFSYS_O_HPOSCCTL2</a> ) = (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/ADI2.html target="_blank">ADI2_BASE</a> + <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL2 target="_blank">ADI_2_REFSYS_O_HPOSCCTL2</a> ) &amp;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                  ~( <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL2_BIAS_HOLD_MODE_EN target="_blank">ADI_2_REFSYS_HPOSCCTL2_BIAS_HOLD_MODE_EN_M</a> | <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL2_CURRMIRR_RATIO target="_blank">ADI_2_REFSYS_HPOSCCTL2_CURRMIRR_RATIO_M</a>  )                                                                       ) |</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                   ((( fcfg1OscConf &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_BIAS_HOLD_MODE_EN target="_blank">FCFG1_OSC_CONF_HPOSC_BIAS_HOLD_MODE_EN_M</a>   ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_BIAS_HOLD_MODE_EN target="_blank">FCFG1_OSC_CONF_HPOSC_BIAS_HOLD_MODE_EN_S</a>   ) &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL2_BIAS_HOLD_MODE_EN target="_blank">ADI_2_REFSYS_HPOSCCTL2_BIAS_HOLD_MODE_EN_S</a>   ) |</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                   ((( fcfg1OscConf &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_CURRMIRR_RATIO target="_blank">FCFG1_OSC_CONF_HPOSC_CURRMIRR_RATIO_M</a>      ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_CURRMIRR_RATIO target="_blank">FCFG1_OSC_CONF_HPOSC_CURRMIRR_RATIO_S</a>      ) &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL2_CURRMIRR_RATIO target="_blank">ADI_2_REFSYS_HPOSCCTL2_CURRMIRR_RATIO_S</a>      )   );</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;            HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/ADI2.html target="_blank">ADI2_BASE</a> + <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL1 target="_blank">ADI_2_REFSYS_O_HPOSCCTL1</a> ) = (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/ADI2.html target="_blank">ADI2_BASE</a> + <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL1 target="_blank">ADI_2_REFSYS_O_HPOSCCTL1</a> ) &amp; ~( <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL1_BIAS_RES_SET target="_blank">ADI_2_REFSYS_HPOSCCTL1_BIAS_RES_SET_M</a> )                          ) |</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                   ((( fcfg1OscConf &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_BIAS_RES_SET target="_blank">FCFG1_OSC_CONF_HPOSC_BIAS_RES_SET_M</a>        ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_BIAS_RES_SET target="_blank">FCFG1_OSC_CONF_HPOSC_BIAS_RES_SET_S</a>        ) &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL1_BIAS_RES_SET target="_blank">ADI_2_REFSYS_HPOSCCTL1_BIAS_RES_SET_S</a>        )   );</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;            HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/ADI2.html target="_blank">ADI2_BASE</a> + <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0 target="_blank">ADI_2_REFSYS_O_HPOSCCTL0</a> ) = (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/ADI2.html target="_blank">ADI2_BASE</a> + <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0 target="_blank">ADI_2_REFSYS_O_HPOSCCTL0</a> ) &amp;</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                  ~( <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_FILTER_EN target="_blank">ADI_2_REFSYS_HPOSCCTL0_FILTER_EN_M</a> | <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_BIAS_RECHARGE_DLY target="_blank">ADI_2_REFSYS_HPOSCCTL0_BIAS_RECHARGE_DLY_M</a> | <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_SERIES_CAP target="_blank">ADI_2_REFSYS_HPOSCCTL0_SERIES_CAP_M</a> | <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_DIV3_BYPASS target="_blank">ADI_2_REFSYS_HPOSCCTL0_DIV3_BYPASS_M</a> )) |</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                   ((( fcfg1OscConf &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_FILTER_EN target="_blank">FCFG1_OSC_CONF_HPOSC_FILTER_EN_M</a>           ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_FILTER_EN target="_blank">FCFG1_OSC_CONF_HPOSC_FILTER_EN_S</a>           ) &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_FILTER_EN target="_blank">ADI_2_REFSYS_HPOSCCTL0_FILTER_EN_S</a>           ) |</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                   ((( fcfg1OscConf &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_BIAS_RECHARGE_DELAY target="_blank">FCFG1_OSC_CONF_HPOSC_BIAS_RECHARGE_DELAY_M</a> ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_BIAS_RECHARGE_DELAY target="_blank">FCFG1_OSC_CONF_HPOSC_BIAS_RECHARGE_DELAY_S</a> ) &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_BIAS_RECHARGE_DLY target="_blank">ADI_2_REFSYS_HPOSCCTL0_BIAS_RECHARGE_DLY_S</a>   ) |</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                   ((( fcfg1OscConf &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_SERIES_CAP target="_blank">FCFG1_OSC_CONF_HPOSC_SERIES_CAP_M</a>          ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_SERIES_CAP target="_blank">FCFG1_OSC_CONF_HPOSC_SERIES_CAP_S</a>          ) &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_SERIES_CAP target="_blank">ADI_2_REFSYS_HPOSCCTL0_SERIES_CAP_S</a>          ) |</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                   ((( fcfg1OscConf &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_DIV3_BYPASS target="_blank">FCFG1_OSC_CONF_HPOSC_DIV3_BYPASS_M</a>         ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_HPOSC_DIV3_BYPASS target="_blank">FCFG1_OSC_CONF_HPOSC_DIV3_BYPASS_S</a>         ) &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_2_REFSYS.html#HPOSCCTL0_DIV3_BYPASS target="_blank">ADI_2_REFSYS_HPOSCCTL0_DIV3_BYPASS_S</a>         )   );</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        }</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        <span class="comment">// Not a HPOSC chip - fall through to default</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordflow">default</span> :</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        <span class="comment">// XOSC source is a 24 MHz xtal (default)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        <span class="comment">// Set bit <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0_XTAL_IS_24M target="_blank">DDI_0_OSC_CTL0_XTAL_IS_24M</a> (this is bit 31 in <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0 target="_blank">DDI_0_OSC_O_CTL0</a>)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_SET + <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0 target="_blank">DDI_0_OSC_O_CTL0</a> ) = <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0_XTAL_IS_24M target="_blank">DDI_0_OSC_CTL0_XTAL_IS_24M</a>;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    }</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="comment">// Set XOSC_HF in bypass mode if CCFG is configured for external TCXO</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="comment">// Please note that it is up to the custommer to make sure that the external clock source is up and running before XOSC_HF can be used.</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">if</span> (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html target="_blank">CCFG_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#SIZE_AND_DIS_FLAGS target="_blank">CCFG_O_SIZE_AND_DIS_FLAGS</a> ) &amp; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#SIZE_AND_DIS_FLAGS_DIS_TCXO target="_blank">CCFG_SIZE_AND_DIS_FLAGS_DIS_TCXO</a> ) == 0 ) {</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_SET + <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#XOSCHFCTL target="_blank">DDI_0_OSC_O_XOSCHFCTL</a> ) = <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#XOSCHFCTL_BYPASS target="_blank">DDI_0_OSC_XOSCHFCTL_BYPASS</a>;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    }</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="comment">// Clear <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0_CLK_LOSS_EN target="_blank">DDI_0_OSC_CTL0_CLK_LOSS_EN</a> (ClockLossEventEnable()). This is bit 9 in <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0 target="_blank">DDI_0_OSC_O_CTL0</a>.</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="comment">// This is typically already 0 except on Lizard where it is set in ROM-boot</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_CLR + <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0 target="_blank">DDI_0_OSC_O_CTL0</a> ) = <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0_CLK_LOSS_EN target="_blank">DDI_0_OSC_CTL0_CLK_LOSS_EN</a>;</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="comment">// Setting <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL1_XOSC_HF_FAST_START target="_blank">DDI_0_OSC_CTL1_XOSC_HF_FAST_START</a> according to value found in FCFG1</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    ui32Trim = <a class="code" href="group__setup__api.html#gad0930e41df4aeae3f101853d38d28eaa">SetupGetTrimForXoscHfFastStart</a>();</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    HWREGB( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_MASK4B + ( <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL1 target="_blank">DDI_0_OSC_O_CTL1</a> * 2 )) = ( 0x30 | ui32Trim );</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="comment">// setup the LF clock based upon CCFG:MODE_CONF:SCLK_LF_OPTION</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">switch</span> (( ccfg_ModeConfReg &amp; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_SCLK_LF_OPTION target="_blank">CCFG_MODE_CONF_SCLK_LF_OPTION_M</a> ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_SCLK_LF_OPTION target="_blank">CCFG_MODE_CONF_SCLK_LF_OPTION_S</a> ) {</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">case</span> 0 : <span class="comment">// XOSC_HF_DLF (XOSCHF/1536) -&gt; SCLK_LF (=31250Hz)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        <a class="code" href="group__osc__api.html#ga37a02687fbd8680396550f682a7f046f">OSCClockSourceSet</a>( <a class="code" href="group__osc__api.html#gac57298ac9008f605f9b2c70609790bab">OSC_SRC_CLK_LF</a>, <a class="code" href="group__osc__api.html#gaa167a08c9239cfcfefb8c35bf984ce8b">OSC_XOSC_HF</a> );</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <a class="code" href="group__setup__api.html#gaaee7ab99f1f8e288786f0f98b0030ac8">SetupSetAonRtcSubSecInc</a>( 0x8637BD );</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">case</span> 1 : <span class="comment">// EXTERNAL signal -&gt; SCLK_LF (frequency=2^38/<a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#EXT_LF_CLK_RTC_INCREMENT target="_blank">CCFG_EXT_LF_CLK_RTC_INCREMENT</a>)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <span class="comment">// Set SCLK_LF to use the same source as SCLK_HF</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        <span class="comment">// Can be simplified a bit since possible return values for HF matches LF settings</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        currentHfClock = <a class="code" href="group__osc__api.html#ga279bd3a34548bd4c5e2fc6939f7be228">OSCClockSourceGet</a>( <a class="code" href="group__osc__api.html#gac53cc71494c69f6f486be9b3b0566b83">OSC_SRC_CLK_HF</a> );</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        <a class="code" href="group__osc__api.html#ga37a02687fbd8680396550f682a7f046f">OSCClockSourceSet</a>( <a class="code" href="group__osc__api.html#gac57298ac9008f605f9b2c70609790bab">OSC_SRC_CLK_LF</a>, currentHfClock );</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        <span class="keywordflow">while</span>( <a class="code" href="group__osc__api.html#ga279bd3a34548bd4c5e2fc6939f7be228">OSCClockSourceGet</a>( <a class="code" href="group__osc__api.html#gac57298ac9008f605f9b2c70609790bab">OSC_SRC_CLK_LF</a> ) != currentHfClock ) {</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;            <span class="comment">// Wait until switched</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        }</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        ccfgExtLfClk = HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html target="_blank">CCFG_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#EXT_LF_CLK target="_blank">CCFG_O_EXT_LF_CLK</a> );</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        <a class="code" href="group__setup__api.html#gaaee7ab99f1f8e288786f0f98b0030ac8">SetupSetAonRtcSubSecInc</a>(( ccfgExtLfClk &amp; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#EXT_LF_CLK_RTC_INCREMENT target="_blank">CCFG_EXT_LF_CLK_RTC_INCREMENT_M</a> ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#EXT_LF_CLK_RTC_INCREMENT target="_blank">CCFG_EXT_LF_CLK_RTC_INCREMENT_S</a> );</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        <a class="code" href="group__ioc__api.html#gaa37e353181d0457f3b56ddd541c6eb0a">IOCPortConfigureSet</a>(( ccfgExtLfClk &amp; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#EXT_LF_CLK_DIO target="_blank">CCFG_EXT_LF_CLK_DIO_M</a> ) &gt;&gt; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#EXT_LF_CLK_DIO target="_blank">CCFG_EXT_LF_CLK_DIO_S</a>,</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                              <a class="code" href="group__ioc__api.html#ga2dade73b9db2292ee357ec1ae92ed2d0">IOC_PORT_AON_CLK32K</a>,</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                              <a class="code" href="group__ioc__api.html#ga3aea690ef4992f96ccd56a0fad83ebc5">IOC_STD_INPUT</a> | <a class="code" href="group__ioc__api.html#ga996cfdb16cf94e57b23482d6419f811c">IOC_HYST_ENABLE</a> );   <span class="comment">// Route external clock to AON IOC w/hysteresis</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                                                                   <span class="comment">// Set XOSC_LF in bypass mode to allow external 32k clock</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_DDI0_OSC.html target="_blank">AUX_DDI0_OSC_BASE</a> + DDI_O_SET + <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0 target="_blank">DDI_0_OSC_O_CTL0</a> ) = <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#CTL0_XOSC_LF_DIG_BYPASS target="_blank">DDI_0_OSC_CTL0_XOSC_LF_DIG_BYPASS</a>;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <span class="comment">// Fall through to set XOSC_LF as SCLK_LF source</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordflow">case</span> 2 : <span class="comment">// XOSC_LF -&gt; SLCK_LF (32768 Hz)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        <a class="code" href="group__osc__api.html#ga37a02687fbd8680396550f682a7f046f">OSCClockSourceSet</a>( <a class="code" href="group__osc__api.html#gac57298ac9008f605f9b2c70609790bab">OSC_SRC_CLK_LF</a>, <a class="code" href="group__osc__api.html#ga6502b0b712473f2ec7a4112cda0725bb">OSC_XOSC_LF</a> );</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keywordflow">default</span> : <span class="comment">// (=3) RCOSC_LF</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        <a class="code" href="group__osc__api.html#ga37a02687fbd8680396550f682a7f046f">OSCClockSourceSet</a>( <a class="code" href="group__osc__api.html#gac57298ac9008f605f9b2c70609790bab">OSC_SRC_CLK_LF</a>, <a class="code" href="group__osc__api.html#ga77f1adccd50f1b219d9657ba2ac7dd9b">OSC_RCOSC_LF</a> );</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    }</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="comment">// Update <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_4_AUX.html#ADCREF1_VTRIM target="_blank">ADI_4_AUX_ADCREF1_VTRIM</a> with value from FCFG1</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    HWREGB( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_ADI4.html target="_blank">AUX_ADI4_BASE</a> + <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_4_AUX.html#ADCREF1 target="_blank">ADI_4_AUX_O_ADCREF1</a> ) =</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      ((( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#SOC_ADC_REF_TRIM_AND_OFFSET_EXT target="_blank">FCFG1_O_SOC_ADC_REF_TRIM_AND_OFFSET_EXT</a> ) &gt;&gt;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#SOC_ADC_REF_TRIM_AND_OFFSET_EXT_SOC_ADC_REF_VOLTAGE_TRIM_TEMP1 target="_blank">FCFG1_SOC_ADC_REF_TRIM_AND_OFFSET_EXT_SOC_ADC_REF_VOLTAGE_TRIM_TEMP1_S</a> ) &lt;&lt;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_4_AUX.html#ADCREF1_VTRIM target="_blank">ADI_4_AUX_ADCREF1_VTRIM_S</a> ) &amp;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_4_AUX.html#ADCREF1_VTRIM target="_blank">ADI_4_AUX_ADCREF1_VTRIM_M</a> );</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="comment">// Set ADI_4_AUX:ADC0.SMPL_CYCLE_EXP to it&#39;s default minimum value (=3)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="comment">// (Note: Using MASK8B requires that the bits to be modified must be within the same</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="comment">//        byte boundary which is the case for the <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_4_AUX.html#ADC0_SMPL_CYCLE_EXP target="_blank">ADI_4_AUX_ADC0_SMPL_CYCLE_EXP</a> field)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    HWREGH( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_ADI4.html target="_blank">AUX_ADI4_BASE</a> + ADI_O_MASK8B + ( <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_4_AUX.html#ADC0 target="_blank">ADI_4_AUX_O_ADC0</a> * 2 )) =</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      ( <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_4_AUX.html#ADC0_SMPL_CYCLE_EXP target="_blank">ADI_4_AUX_ADC0_SMPL_CYCLE_EXP_M</a> &lt;&lt; 8 ) | ( 3 &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/ADI_4_AUX.html#ADC0_SMPL_CYCLE_EXP target="_blank">ADI_4_AUX_ADC0_SMPL_CYCLE_EXP_S</a> );</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="comment">// Sync with AON</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <a class="code" href="group__sysctrl__api.html#ga1d9c005051b674f9f254747c1705e3dc">SysCtrlAonSync</a>();</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;}</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;uint32_t</div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__setup__api.html#ga0425895c98068d0bec7a7e51e120e051">  743</a></span>&#160;<a class="code" href="group__setup__api.html#ga0425895c98068d0bec7a7e51e120e051">SetupGetTrimForAnabypassValue1</a>( uint32_t ccfg_ModeConfReg )</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;{</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    uint32_t ui32Fcfg1Value            ;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    uint32_t ui32XoscHfRow             ;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    uint32_t ui32XoscHfCol             ;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    int32_t  i32CustomerDeltaAdjust    ;</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    uint32_t ui32TrimValue             ;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="comment">// Use device specific trim values located in factory configuration</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="comment">// area for the XOSC_HF_COLUMN_Q12 and XOSC_HF_ROW_Q12 bit fields in</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="comment">// the ANABYPASS_VALUE1 register. Value for the other bit fields</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="comment">// are set to 0.</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    ui32Fcfg1Value = HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP target="_blank">FCFG1_O_CONFIG_OSC_TOP</a>);</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    ui32XoscHfRow = (( ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP_XOSC_HF_ROW_Q12 target="_blank">FCFG1_CONFIG_OSC_TOP_XOSC_HF_ROW_Q12_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP_XOSC_HF_ROW_Q12 target="_blank">FCFG1_CONFIG_OSC_TOP_XOSC_HF_ROW_Q12_S</a> );</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    ui32XoscHfCol = (( ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP_XOSC_HF_COLUMN_Q12 target="_blank">FCFG1_CONFIG_OSC_TOP_XOSC_HF_COLUMN_Q12_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP_XOSC_HF_COLUMN_Q12 target="_blank">FCFG1_CONFIG_OSC_TOP_XOSC_HF_COLUMN_Q12_S</a> );</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    i32CustomerDeltaAdjust = 0;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">if</span> (( ccfg_ModeConfReg &amp; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_XOSC_CAP_MOD target="_blank">CCFG_MODE_CONF_XOSC_CAP_MOD</a> ) == 0 ) {</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        <span class="comment">// XOSC_CAP_MOD = 0 means: CAP_ARRAY_DELTA is in use -&gt; Apply compensation</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        <span class="comment">// XOSC_CAPARRAY_DELTA is located in bit[15:8] of ccfg_ModeConfReg</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        <span class="comment">// Note: HW_REV_DEPENDENT_IMPLEMENTATION. Field width is not given by</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        <span class="comment">// a define and sign extension must therefore be hardcoded.</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        <span class="comment">// ( A small test program is created verifying the code lines below:</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        <span class="comment">//   Ref.: ..\test\small_standalone_test_programs\CapArrayDeltaAdjust_test.c)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        i32CustomerDeltaAdjust = ((int32_t)ccfg_ModeConfReg &lt;&lt; 16 ) &gt;&gt; 24;</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        <span class="keywordflow">while</span> ( i32CustomerDeltaAdjust &lt; 0 ) {</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;            ui32XoscHfCol &gt;&gt;= 1;                              <span class="comment">// COL 1 step down</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;            <span class="keywordflow">if</span> ( ui32XoscHfCol == 0 ) {                       <span class="comment">// if COL below minimum</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;                ui32XoscHfCol = 0xFFFF;                       <span class="comment">//   Set COL to maximum</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;                ui32XoscHfRow &gt;&gt;= 1;                          <span class="comment">//   ROW 1 step down</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                <span class="keywordflow">if</span> ( ui32XoscHfRow == 0 ) {                   <span class="comment">// if ROW below minimum</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;                   ui32XoscHfRow = 1;                         <span class="comment">//   Set both ROW and COL</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                   ui32XoscHfCol = 1;                         <span class="comment">//   to minimum</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                }</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;            }</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;            i32CustomerDeltaAdjust++;</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        }</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        <span class="keywordflow">while</span> ( i32CustomerDeltaAdjust &gt; 0 ) {</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;            ui32XoscHfCol = ( ui32XoscHfCol &lt;&lt; 1 ) | 1;       <span class="comment">// COL 1 step up</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;            <span class="keywordflow">if</span> ( ui32XoscHfCol &gt; 0xFFFF ) {                   <span class="comment">// if COL above maximum</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                ui32XoscHfCol = 1;                            <span class="comment">//   Set COL to minimum</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                ui32XoscHfRow = ( ui32XoscHfRow &lt;&lt; 1 ) | 1;   <span class="comment">//   ROW 1 step up</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                <span class="keywordflow">if</span> ( ui32XoscHfRow &gt; 0xF ) {                  <span class="comment">// if ROW above maximum</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                   ui32XoscHfRow = 0xF;                       <span class="comment">//   Set both ROW and COL</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                   ui32XoscHfCol = 0xFFFF;                    <span class="comment">//   to maximum</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                }</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;            }</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;            i32CustomerDeltaAdjust--;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        }</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    }</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    ui32TrimValue = (( ui32XoscHfRow &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ANABYPASSVAL1_XOSC_HF_ROW_Q12 target="_blank">DDI_0_OSC_ANABYPASSVAL1_XOSC_HF_ROW_Q12_S</a>    ) |</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                     ( ui32XoscHfCol &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#ANABYPASSVAL1_XOSC_HF_COLUMN_Q12 target="_blank">DDI_0_OSC_ANABYPASSVAL1_XOSC_HF_COLUMN_Q12_S</a> )   );</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="keywordflow">return</span> (ui32TrimValue);</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;}</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;uint32_t</div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__setup__api.html#gab7e662b0636c52fb579f99a0975ca31e">  813</a></span>&#160;<a class="code" href="group__setup__api.html#gab7e662b0636c52fb579f99a0975ca31e">SetupGetTrimForRcOscLfRtuneCtuneTrim</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;{</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    uint32_t ui32TrimValue;</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="comment">// Use device specific trim values located in factory configuration</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="comment">// area</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    ui32TrimValue =</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;        ((HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP target="_blank">FCFG1_O_CONFIG_OSC_TOP</a>) &amp;</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;          <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP_RCOSCLF_CTUNE_TRIM target="_blank">FCFG1_CONFIG_OSC_TOP_RCOSCLF_CTUNE_TRIM_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;          <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP_RCOSCLF_CTUNE_TRIM target="_blank">FCFG1_CONFIG_OSC_TOP_RCOSCLF_CTUNE_TRIM_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;            <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_RCOSCLF_CTUNE_TRIM target="_blank">DDI_0_OSC_LFOSCCTL_RCOSCLF_CTUNE_TRIM_S</a>;</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    ui32TrimValue |=</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        ((HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP target="_blank">FCFG1_O_CONFIG_OSC_TOP</a>) &amp;</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;          <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP_RCOSCLF_RTUNE_TRIM target="_blank">FCFG1_CONFIG_OSC_TOP_RCOSCLF_RTUNE_TRIM_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;          <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#CONFIG_OSC_TOP_RCOSCLF_RTUNE_TRIM target="_blank">FCFG1_CONFIG_OSC_TOP_RCOSCLF_RTUNE_TRIM_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;            <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#LFOSCCTL_RCOSCLF_RTUNE_TRIM target="_blank">DDI_0_OSC_LFOSCCTL_RCOSCLF_RTUNE_TRIM_S</a>;</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="keywordflow">return</span>(ui32TrimValue);</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;}</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;uint32_t</div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__setup__api.html#ga1c085c2022c7bd244610356eeb6d19fa">  841</a></span>&#160;<a class="code" href="group__setup__api.html#ga1c085c2022c7bd244610356eeb6d19fa">SetupGetTrimForXoscHfIbiastherm</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;{</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    uint32_t ui32TrimValue;</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="comment">// Use device specific trim value located in factory configuration</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="comment">// area</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    ui32TrimValue =</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        (HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#ANABYPASS_VALUE2 target="_blank">FCFG1_O_ANABYPASS_VALUE2</a>) &amp;</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;         <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#ANABYPASS_VALUE2_XOSC_HF_IBIASTHERM target="_blank">FCFG1_ANABYPASS_VALUE2_XOSC_HF_IBIASTHERM_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;         <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#ANABYPASS_VALUE2_XOSC_HF_IBIASTHERM target="_blank">FCFG1_ANABYPASS_VALUE2_XOSC_HF_IBIASTHERM_S</a>;</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordflow">return</span>(ui32TrimValue);</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;}</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;uint32_t</div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__setup__api.html#ga64cb9a869265f45d2522f49fd85f9b35">  861</a></span>&#160;<a class="code" href="group__setup__api.html#ga64cb9a869265f45d2522f49fd85f9b35">SetupGetTrimForAmpcompTh2</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;{</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    uint32_t ui32TrimValue;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    uint32_t ui32Fcfg1Value;</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="comment">// Use device specific trim value located in factory configuration</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="comment">// area. All defined register bit fields have corresponding trim</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="comment">// value in the factory configuration area</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    ui32Fcfg1Value = HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH2 target="_blank">FCFG1_O_AMPCOMP_TH2</a>);</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    ui32TrimValue = ((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                      <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH2_LPMUPDATE_LTH target="_blank">FCFG1_AMPCOMP_TH2_LPMUPDATE_LTH_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                      <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH2_LPMUPDATE_LTH target="_blank">FCFG1_AMPCOMP_TH2_LPMUPDATE_LTH_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                   <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPTH2_LPMUPDATE_LTH target="_blank">DDI_0_OSC_AMPCOMPTH2_LPMUPDATE_LTH_S</a>;</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    ui32TrimValue |= (((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH2_LPMUPDATE_HTM target="_blank">FCFG1_AMPCOMP_TH2_LPMUPDATE_HTM_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH2_LPMUPDATE_HTM target="_blank">FCFG1_AMPCOMP_TH2_LPMUPDATE_HTM_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                     <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPTH2_LPMUPDATE_HTH target="_blank">DDI_0_OSC_AMPCOMPTH2_LPMUPDATE_HTH_S</a>);</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    ui32TrimValue |= (((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH2_ADC_COMP_AMPTH_LPM target="_blank">FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_LPM_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH2_ADC_COMP_AMPTH_LPM target="_blank">FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_LPM_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                     <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPTH2_ADC_COMP_AMPTH_LPM target="_blank">DDI_0_OSC_AMPCOMPTH2_ADC_COMP_AMPTH_LPM_S</a>);</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    ui32TrimValue |= (((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH2_ADC_COMP_AMPTH_HPM target="_blank">FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_HPM_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH2_ADC_COMP_AMPTH_HPM target="_blank">FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_HPM_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                     <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPTH2_ADC_COMP_AMPTH_HPM target="_blank">DDI_0_OSC_AMPCOMPTH2_ADC_COMP_AMPTH_HPM_S</a>);</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keywordflow">return</span>(ui32TrimValue);</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;}</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;uint32_t</div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__setup__api.html#ga2240d5e01687ada6f0e6b9d79b43ada9">  896</a></span>&#160;<a class="code" href="group__setup__api.html#ga2240d5e01687ada6f0e6b9d79b43ada9">SetupGetTrimForAmpcompTh1</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;{</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    uint32_t ui32TrimValue;</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    uint32_t ui32Fcfg1Value;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="comment">// Use device specific trim values located in factory configuration</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="comment">// area. All defined register bit fields have a corresponding trim</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="comment">// value in the factory configuration area</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    ui32Fcfg1Value = HWREG(<a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH1 target="_blank">FCFG1_O_AMPCOMP_TH1</a>);</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    ui32TrimValue = (((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH1_HPMRAMP3_LTH target="_blank">FCFG1_AMPCOMP_TH1_HPMRAMP3_LTH_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH1_HPMRAMP3_LTH target="_blank">FCFG1_AMPCOMP_TH1_HPMRAMP3_LTH_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                     <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPTH1_HPMRAMP3_LTH target="_blank">DDI_0_OSC_AMPCOMPTH1_HPMRAMP3_LTH_S</a>);</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    ui32TrimValue |= (((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH1_HPMRAMP3_HTH target="_blank">FCFG1_AMPCOMP_TH1_HPMRAMP3_HTH_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH1_HPMRAMP3_HTH target="_blank">FCFG1_AMPCOMP_TH1_HPMRAMP3_HTH_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                     <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPTH1_HPMRAMP3_HTH target="_blank">DDI_0_OSC_AMPCOMPTH1_HPMRAMP3_HTH_S</a>);</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    ui32TrimValue |= (((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH1_IBIASCAP_LPTOHP_OL_CNT target="_blank">FCFG1_AMPCOMP_TH1_IBIASCAP_LPTOHP_OL_CNT_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH1_IBIASCAP_LPTOHP_OL_CNT target="_blank">FCFG1_AMPCOMP_TH1_IBIASCAP_LPTOHP_OL_CNT_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                     <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPTH1_IBIASCAP_LPTOHP_OL_CNT target="_blank">DDI_0_OSC_AMPCOMPTH1_IBIASCAP_LPTOHP_OL_CNT_S</a>);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    ui32TrimValue |= (((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH1_HPMRAMP1_TH target="_blank">FCFG1_AMPCOMP_TH1_HPMRAMP1_TH_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_TH1_HPMRAMP1_TH target="_blank">FCFG1_AMPCOMP_TH1_HPMRAMP1_TH_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                     <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPTH1_HPMRAMP1_TH target="_blank">DDI_0_OSC_AMPCOMPTH1_HPMRAMP1_TH_S</a>);</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keywordflow">return</span>(ui32TrimValue);</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;}</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;uint32_t</div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__setup__api.html#gae65586d4e81aee129b4b8c7c7337daec">  931</a></span>&#160;<a class="code" href="group__setup__api.html#gae65586d4e81aee129b4b8c7c7337daec">SetupGetTrimForAmpcompCtrl</a>( uint32_t ui32Fcfg1Revision )</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;{</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    uint32_t ui32TrimValue    ;</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    uint32_t ui32Fcfg1Value   ;</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    uint32_t ibiasOffset      ;</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    uint32_t ibiasInit        ;</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    uint32_t modeConf1        ;</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    int32_t  deltaAdjust      ;</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="comment">// Use device specific trim values located in factory configuration</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="comment">// area. Register bit fields without trim values in the factory</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="comment">// configuration area will be set to the value of 0.</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    ui32Fcfg1Value = HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1 target="_blank">FCFG1_O_AMPCOMP_CTRL1</a> );</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    ibiasOffset    = ( ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                       <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_IBIAS_OFFSET target="_blank">FCFG1_AMPCOMP_CTRL1_IBIAS_OFFSET_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                       <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_IBIAS_OFFSET target="_blank">FCFG1_AMPCOMP_CTRL1_IBIAS_OFFSET_S</a> ;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    ibiasInit      = ( ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                       <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_IBIAS_INIT target="_blank">FCFG1_AMPCOMP_CTRL1_IBIAS_INIT_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                       <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_IBIAS_INIT target="_blank">FCFG1_AMPCOMP_CTRL1_IBIAS_INIT_S</a> ;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <span class="keywordflow">if</span> (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html target="_blank">CCFG_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#SIZE_AND_DIS_FLAGS target="_blank">CCFG_O_SIZE_AND_DIS_FLAGS</a> ) &amp; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR target="_blank">CCFG_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR_M</a> ) == 0 ) {</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        <span class="comment">// Adjust with DELTA_IBIAS_OFFSET and DELTA_IBIAS_INIT from CCFG</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;        modeConf1   = HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html target="_blank">CCFG_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_1 target="_blank">CCFG_O_MODE_CONF_1</a> );</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        <span class="comment">// Both fields are signed 4-bit values. This is an assumption when doing the sign extension.</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        deltaAdjust = ((int32_t)modeConf1 &lt;&lt; ( 32 - <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_1_DELTA_IBIAS_OFFSET target="_blank">CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET_S</a> - 4 )) &gt;&gt; 28;</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;        deltaAdjust += (int32_t)ibiasOffset;</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        <span class="keywordflow">if</span> ( deltaAdjust &lt; 0 ) {</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;           deltaAdjust = 0;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        }</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;        <span class="keywordflow">if</span> ( deltaAdjust &gt; ( <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIAS_OFFSET target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIAS_OFFSET_M</a> &gt;&gt; <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIAS_OFFSET target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIAS_OFFSET_S</a> )) {</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;            deltaAdjust  = ( <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIAS_OFFSET target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIAS_OFFSET_M</a> &gt;&gt; <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIAS_OFFSET target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIAS_OFFSET_S</a> );</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;        }</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;        ibiasOffset = (uint32_t)deltaAdjust;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;        deltaAdjust = ((int32_t)modeConf1 &lt;&lt; ( 32 - <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#MODE_CONF_1_DELTA_IBIAS_INIT target="_blank">CCFG_MODE_CONF_1_DELTA_IBIAS_INIT_S</a> - 4 )) &gt;&gt; 28;</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        deltaAdjust += (int32_t)ibiasInit;</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        <span class="keywordflow">if</span> ( deltaAdjust &lt; 0 ) {</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;           deltaAdjust = 0;</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;        }</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        <span class="keywordflow">if</span> ( deltaAdjust &gt; ( <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIAS_INIT target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIAS_INIT_M</a> &gt;&gt; <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIAS_INIT target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIAS_INIT_S</a> )) {</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;            deltaAdjust  = ( <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIAS_INIT target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIAS_INIT_M</a> &gt;&gt; <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIAS_INIT target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIAS_INIT_S</a> );</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;        }</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;        ibiasInit = (uint32_t)deltaAdjust;</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    }</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    ui32TrimValue = ( ibiasOffset &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIAS_OFFSET target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIAS_OFFSET_S</a> ) |</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                    ( ibiasInit   &lt;&lt; <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIAS_INIT target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIAS_INIT_S</a>   ) ;</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    ui32TrimValue |= (((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_LPM_IBIAS_WAIT_CNT_FINAL target="_blank">FCFG1_AMPCOMP_CTRL1_LPM_IBIAS_WAIT_CNT_FINAL_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_LPM_IBIAS_WAIT_CNT_FINAL target="_blank">FCFG1_AMPCOMP_CTRL1_LPM_IBIAS_WAIT_CNT_FINAL_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                       <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_LPM_IBIAS_WAIT_CNT_FINAL target="_blank">DDI_0_OSC_AMPCOMPCTL_LPM_IBIAS_WAIT_CNT_FINAL_S</a>);</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    ui32TrimValue |= (((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_CAP_STEP target="_blank">FCFG1_AMPCOMP_CTRL1_CAP_STEP_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_CAP_STEP target="_blank">FCFG1_AMPCOMP_CTRL1_CAP_STEP_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;                       <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_CAP_STEP target="_blank">DDI_0_OSC_AMPCOMPCTL_CAP_STEP_S</a>);</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    ui32TrimValue |= (((ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_IBIASCAP_HPTOLP_OL_CNT target="_blank">FCFG1_AMPCOMP_CTRL1_IBIASCAP_HPTOLP_OL_CNT_M</a>)&gt;&gt;</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                        <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_IBIASCAP_HPTOLP_OL_CNT target="_blank">FCFG1_AMPCOMP_CTRL1_IBIASCAP_HPTOLP_OL_CNT_S</a>)&lt;&lt;</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                       <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_IBIASCAP_HPTOLP_OL_CNT target="_blank">DDI_0_OSC_AMPCOMPCTL_IBIASCAP_HPTOLP_OL_CNT_S</a>);</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="keywordflow">if</span> ( ui32Fcfg1Revision &gt;= 0x00000022 ) {</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        ui32TrimValue |= ((( ui32Fcfg1Value &amp;</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;            <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_AMPCOMP_REQ_MODE target="_blank">FCFG1_AMPCOMP_CTRL1_AMPCOMP_REQ_MODE_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;            <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#AMPCOMP_CTRL1_AMPCOMP_REQ_MODE target="_blank">FCFG1_AMPCOMP_CTRL1_AMPCOMP_REQ_MODE_S</a> ) &lt;&lt;</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;           <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#AMPCOMPCTL_AMPCOMP_REQ_MODE target="_blank">DDI_0_OSC_AMPCOMPCTL_AMPCOMP_REQ_MODE_S</a> );</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    }</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="keywordflow">return</span>(ui32TrimValue);</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;}</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;uint32_t</div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__setup__api.html#gae37113a79a80f2ec89b01b3742fe5b6f"> 1009</a></span>&#160;<a class="code" href="group__setup__api.html#gae37113a79a80f2ec89b01b3742fe5b6f">SetupGetTrimForDblrLoopFilterResetVoltage</a>( uint32_t ui32Fcfg1Revision )</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;{</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;   uint32_t dblrLoopFilterResetVoltageValue = 0; <span class="comment">// Reset value</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;   <span class="keywordflow">if</span> ( ui32Fcfg1Revision &gt;= 0x00000020 ) {</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;      dblrLoopFilterResetVoltageValue = ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1 target="_blank">FCFG1_O_MISC_OTP_DATA_1</a> ) &amp;</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;         <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_DBLR_LOOP_FILTER_RESET_VOLTAGE target="_blank">FCFG1_MISC_OTP_DATA_1_DBLR_LOOP_FILTER_RESET_VOLTAGE_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;         <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_DBLR_LOOP_FILTER_RESET_VOLTAGE target="_blank">FCFG1_MISC_OTP_DATA_1_DBLR_LOOP_FILTER_RESET_VOLTAGE_S</a>;</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;   }</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;   <span class="keywordflow">return</span> ( dblrLoopFilterResetVoltageValue );</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;}</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;uint32_t</div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__setup__api.html#ga62e29b18ad94157b1256817d2ec6775c"> 1028</a></span>&#160;<a class="code" href="group__setup__api.html#ga62e29b18ad94157b1256817d2ec6775c">SetupGetTrimForAdcShModeEn</a>( uint32_t ui32Fcfg1Revision )</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;{</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;   uint32_t getTrimForAdcShModeEnValue = 1; <span class="comment">// Recommended default setting</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;   <span class="keywordflow">if</span> ( ui32Fcfg1Revision &gt;= 0x00000022 ) {</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;      getTrimForAdcShModeEnValue = ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF target="_blank">FCFG1_O_OSC_CONF</a> ) &amp;</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;         <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_ADC_SH_MODE_EN target="_blank">FCFG1_OSC_CONF_ADC_SH_MODE_EN_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;         <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_ADC_SH_MODE_EN target="_blank">FCFG1_OSC_CONF_ADC_SH_MODE_EN_S</a>;</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;   }</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;   <span class="keywordflow">return</span> ( getTrimForAdcShModeEnValue );</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;}</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;uint32_t</div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__setup__api.html#ga1c3f66931d7685de12ecca7c00b1fb65"> 1047</a></span>&#160;<a class="code" href="group__setup__api.html#ga1c3f66931d7685de12ecca7c00b1fb65">SetupGetTrimForAdcShVbufEn</a>( uint32_t ui32Fcfg1Revision )</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;{</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;   uint32_t getTrimForAdcShVbufEnValue = 1; <span class="comment">// Recommended default setting</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;   <span class="keywordflow">if</span> ( ui32Fcfg1Revision &gt;= 0x00000022 ) {</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;      getTrimForAdcShVbufEnValue = ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF target="_blank">FCFG1_O_OSC_CONF</a> ) &amp;</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;         <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_ADC_SH_VBUF_EN target="_blank">FCFG1_OSC_CONF_ADC_SH_VBUF_EN_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;         <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_ADC_SH_VBUF_EN target="_blank">FCFG1_OSC_CONF_ADC_SH_VBUF_EN_S</a>;</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;   }</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;   <span class="keywordflow">return</span> ( getTrimForAdcShVbufEnValue );</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;}</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;uint32_t</div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__setup__api.html#gac23b7884647939b72b8b66f85eed9516"> 1066</a></span>&#160;<a class="code" href="group__setup__api.html#gac23b7884647939b72b8b66f85eed9516">SetupGetTrimForXoscHfCtl</a>( uint32_t ui32Fcfg1Revision )</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;{</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;   uint32_t getTrimForXoschfCtlValue = 0; <span class="comment">// Recommended default setting</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;   uint32_t fcfg1Data;</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;   <span class="keywordflow">if</span> ( ui32Fcfg1Revision &gt;= 0x00000020 ) {</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;      fcfg1Data = HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1 target="_blank">FCFG1_O_MISC_OTP_DATA_1</a> );</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;      getTrimForXoschfCtlValue =</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;         ( ( ( fcfg1Data &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_PEAK_DET_ITRIM target="_blank">FCFG1_MISC_OTP_DATA_1_PEAK_DET_ITRIM_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;             <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_PEAK_DET_ITRIM target="_blank">FCFG1_MISC_OTP_DATA_1_PEAK_DET_ITRIM_S</a> ) &lt;&lt;</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;           <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#XOSCHFCTL_PEAK_DET_ITRIM target="_blank">DDI_0_OSC_XOSCHFCTL_PEAK_DET_ITRIM_S</a>);</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;      getTrimForXoschfCtlValue |=</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;         ( ( ( fcfg1Data &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_HP_BUF_ITRIM target="_blank">FCFG1_MISC_OTP_DATA_1_HP_BUF_ITRIM_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;             <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_HP_BUF_ITRIM target="_blank">FCFG1_MISC_OTP_DATA_1_HP_BUF_ITRIM_S</a> ) &lt;&lt;</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;           <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#XOSCHFCTL_HP_BUF_ITRIM target="_blank">DDI_0_OSC_XOSCHFCTL_HP_BUF_ITRIM_S</a>);</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      getTrimForXoschfCtlValue |=</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;         ( ( ( fcfg1Data &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_LP_BUF_ITRIM target="_blank">FCFG1_MISC_OTP_DATA_1_LP_BUF_ITRIM_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;             <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_LP_BUF_ITRIM target="_blank">FCFG1_MISC_OTP_DATA_1_LP_BUF_ITRIM_S</a> ) &lt;&lt;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;           <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#XOSCHFCTL_LP_BUF_ITRIM target="_blank">DDI_0_OSC_XOSCHFCTL_LP_BUF_ITRIM_S</a>);</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;   }</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;   <span class="keywordflow">return</span> ( getTrimForXoschfCtlValue );</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;}</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;uint32_t</div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group__setup__api.html#gad0930e41df4aeae3f101853d38d28eaa"> 1098</a></span>&#160;<a class="code" href="group__setup__api.html#gad0930e41df4aeae3f101853d38d28eaa">SetupGetTrimForXoscHfFastStart</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;{</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;   uint32_t ui32XoscHfFastStartValue   ;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;   <span class="comment">// Get value from FCFG1</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;   ui32XoscHfFastStartValue = ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF target="_blank">FCFG1_O_OSC_CONF</a> ) &amp;</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_XOSC_HF_FAST_START target="_blank">FCFG1_OSC_CONF_XOSC_HF_FAST_START_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_XOSC_HF_FAST_START target="_blank">FCFG1_OSC_CONF_XOSC_HF_FAST_START_S</a>;</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;   <span class="keywordflow">return</span> ( ui32XoscHfFastStartValue );</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;}</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;uint32_t</div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group__setup__api.html#ga1844ae67ae38faf3915634afe62798b0"> 1116</a></span>&#160;<a class="code" href="group__setup__api.html#ga1844ae67ae38faf3915634afe62798b0">SetupGetTrimForRadcExtCfg</a>( uint32_t ui32Fcfg1Revision )</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;{</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;   uint32_t getTrimForRadcExtCfgValue = 0x403F8000; <span class="comment">// Recommended default setting</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;   uint32_t fcfg1Data;</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;   <span class="keywordflow">if</span> ( ui32Fcfg1Revision &gt;= 0x00000020 ) {</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      fcfg1Data = HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1 target="_blank">FCFG1_O_MISC_OTP_DATA_1</a> );</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;      getTrimForRadcExtCfgValue =</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;         ( ( ( fcfg1Data &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_HPM_IBIAS_WAIT_CNT target="_blank">FCFG1_MISC_OTP_DATA_1_HPM_IBIAS_WAIT_CNT_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;             <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_HPM_IBIAS_WAIT_CNT target="_blank">FCFG1_MISC_OTP_DATA_1_HPM_IBIAS_WAIT_CNT_S</a> ) &lt;&lt;</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;           <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#RADCEXTCFG_HPM_IBIAS_WAIT_CNT target="_blank">DDI_0_OSC_RADCEXTCFG_HPM_IBIAS_WAIT_CNT_S</a>);</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      getTrimForRadcExtCfgValue |=</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;         ( ( ( fcfg1Data &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_LPM_IBIAS_WAIT_CNT target="_blank">FCFG1_MISC_OTP_DATA_1_LPM_IBIAS_WAIT_CNT_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;             <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_LPM_IBIAS_WAIT_CNT target="_blank">FCFG1_MISC_OTP_DATA_1_LPM_IBIAS_WAIT_CNT_S</a> ) &lt;&lt;</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;           <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#RADCEXTCFG_LPM_IBIAS_WAIT_CNT target="_blank">DDI_0_OSC_RADCEXTCFG_LPM_IBIAS_WAIT_CNT_S</a>);</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      getTrimForRadcExtCfgValue |=</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;         ( ( ( fcfg1Data &amp; <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_IDAC_STEP target="_blank">FCFG1_MISC_OTP_DATA_1_IDAC_STEP_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;             <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#MISC_OTP_DATA_1_IDAC_STEP target="_blank">FCFG1_MISC_OTP_DATA_1_IDAC_STEP_S</a> ) &lt;&lt;</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;           <a class="code" href=../register_descriptions/ANATOP_MMAP/DDI_0_OSC.html#RADCEXTCFG_IDAC_STEP target="_blank">DDI_0_OSC_RADCEXTCFG_IDAC_STEP_S</a>);</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;   }</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;   <span class="keywordflow">return</span> ( getTrimForRadcExtCfgValue );</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;}</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;uint32_t</div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__setup__api.html#gae75f921f0e698719c86f4c4a5ef80339"> 1148</a></span>&#160;<a class="code" href="group__setup__api.html#gae75f921f0e698719c86f4c4a5ef80339">SetupGetTrimForRcOscLfIBiasTrim</a>( uint32_t ui32Fcfg1Revision )</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;{</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;   uint32_t trimForRcOscLfIBiasTrimValue = 0; <span class="comment">// Default value</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;   <span class="keywordflow">if</span> ( ui32Fcfg1Revision &gt;= 0x00000022 ) {</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;      trimForRcOscLfIBiasTrimValue = ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF target="_blank">FCFG1_O_OSC_CONF</a> ) &amp;</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;         <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM target="_blank">FCFG1_OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM_M</a> ) &gt;&gt;</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;         <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM target="_blank">FCFG1_OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM_S</a> ;</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;   }</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;   <span class="keywordflow">return</span> ( trimForRcOscLfIBiasTrimValue );</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;}</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;uint32_t</div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group__setup__api.html#ga078626e0d8c7e97172ee007c077f74ff"> 1168</a></span>&#160;<a class="code" href="group__setup__api.html#ga078626e0d8c7e97172ee007c077f74ff">SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio</a>( uint32_t ui32Fcfg1Revision )</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;{</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;   uint32_t trimForXoscLfRegulatorAndCmirrwrRatioValue = 0; <span class="comment">// Default value for both fields</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;   <span class="keywordflow">if</span> ( ui32Fcfg1Revision &gt;= 0x00000022 ) {</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;      trimForXoscLfRegulatorAndCmirrwrRatioValue = ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html target="_blank">FCFG1_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF target="_blank">FCFG1_O_OSC_CONF</a> ) &amp;</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;         ( <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_XOSCLF_REGULATOR_TRIM target="_blank">FCFG1_OSC_CONF_XOSCLF_REGULATOR_TRIM_M</a> |</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;           <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_XOSCLF_CMIRRWR_RATIO target="_blank">FCFG1_OSC_CONF_XOSCLF_CMIRRWR_RATIO_M</a>  )) &gt;&gt;</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;           <a class="code" href=../register_descriptions/CPU_MMAP/FCFG1.html#OSC_CONF_XOSCLF_CMIRRWR_RATIO target="_blank">FCFG1_OSC_CONF_XOSCLF_CMIRRWR_RATIO_S</a>  ;</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;   }</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;   <span class="keywordflow">return</span> ( trimForXoscLfRegulatorAndCmirrwrRatioValue );</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;}</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;int32_t</div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group__setup__api.html#gaa4f8a96dcb08d5d0b49dce2bda349c66"> 1190</a></span>&#160;<a class="code" href="group__setup__api.html#gaa4f8a96dcb08d5d0b49dce2bda349c66">SetupSignExtendVddrTrimValue</a>( uint32_t ui32VddrTrimVal )</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;{</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <span class="comment">// The VDDR trim value is 5 bits representing the range from -10 to +21</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="comment">// (where -10=0x16, -1=0x1F, 0=0x00, 1=0x01 and +21=0x15)</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    int32_t i32SignedVddrVal = ui32VddrTrimVal;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="keywordflow">if</span> ( i32SignedVddrVal &gt; 0x15 ) {</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;        i32SignedVddrVal -= 0x20;</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    }</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keywordflow">return</span> ( i32SignedVddrVal );</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;}</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group__setup__api.html#gafca6ca5582d6a40f0ea0ca00b8b42dc0"> 1211</a></span>&#160;<a class="code" href="group__setup__api.html#gafca6ca5582d6a40f0ea0ca00b8b42dc0">SetupSetCacheModeAccordingToCcfgSetting</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;{</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="comment">// - Make sure to enable aggressive VIMS clock gating for power optimization</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="comment">//   Only for PG2 devices.</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <span class="comment">// - Enable cache prefetch enable as default setting</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="comment">//   (Slightly higher power consumption, but higher CPU performance)</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="comment">// - IF ( CCFG_..._DIS_GPRAM == 1 )</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="comment">//   then: Enable cache (set cache mode = 1), even if set by ROM boot code</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="comment">//         (This is done because it&#39;s not set by boot code when running inside</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="comment">//         a debugger supporting the Halt In Boot (HIB) functionality).</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="comment">//   else: Set MODE_GPRAM if not already set (see inline comments as well)</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    uint32_t vimsCtlMode0 ;</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keywordflow">while</span> ( HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html target="_blank">VIMS_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#STAT target="_blank">VIMS_O_STAT</a>, <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#STAT_MODE_CHANGING target="_blank">VIMS_STAT_MODE_CHANGING_BITN</a> )) {</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;        <span class="comment">// Do nothing - wait for an eventual ongoing mode change to complete.</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        <span class="comment">// (There should typically be no wait time here, but need to be sure)</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    }</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="comment">// Note that Mode=0 is equal to MODE_GPRAM</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    vimsCtlMode0 = (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html target="_blank">VIMS_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#CTL target="_blank">VIMS_O_CTL</a> ) &amp; ~<a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#CTL_MODE target="_blank">VIMS_CTL_MODE_M</a> ) | <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#CTL_DYN_CG_EN target="_blank">VIMS_CTL_DYN_CG_EN_M</a> | <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#CTL_PREF_EN target="_blank">VIMS_CTL_PREF_EN_M</a> );</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="keywordflow">if</span> ( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html target="_blank">CCFG_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#SIZE_AND_DIS_FLAGS target="_blank">CCFG_O_SIZE_AND_DIS_FLAGS</a> ) &amp; <a class="code" href=../register_descriptions/CPU_MMAP/CCFG.html#SIZE_AND_DIS_FLAGS_DIS_GPRAM target="_blank">CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM</a> ) {</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;        <span class="comment">// Enable cache (and hence disable GPRAM)</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;        HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html target="_blank">VIMS_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#CTL target="_blank">VIMS_O_CTL</a> ) = ( vimsCtlMode0 | <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#CTL_MODE target="_blank">VIMS_CTL_MODE_CACHE</a> );</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html target="_blank">VIMS_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#STAT target="_blank">VIMS_O_STAT</a> ) &amp; <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#STAT_MODE target="_blank">VIMS_STAT_MODE_M</a> ) != <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#STAT_MODE target="_blank">VIMS_STAT_MODE_GPRAM</a> ) {</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;        <span class="comment">// GPRAM is enabled in CCFG but not selected</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;        <span class="comment">// Note: It is recommended to go via MODE_OFF when switching to MODE_GPRAM</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;        HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html target="_blank">VIMS_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#CTL target="_blank">VIMS_O_CTL</a> ) = ( vimsCtlMode0 | <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#CTL_MODE target="_blank">VIMS_CTL_MODE_OFF</a> );</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;        <span class="keywordflow">while</span> (( HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html target="_blank">VIMS_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#STAT target="_blank">VIMS_O_STAT</a> ) &amp; <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#STAT_MODE target="_blank">VIMS_STAT_MODE_M</a> ) != <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#STAT_MODE target="_blank">VIMS_STAT_MODE_OFF</a> ) {</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;            <span class="comment">// Do nothing - wait for an eventual mode change to complete (This goes fast).</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;        }</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;        HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html target="_blank">VIMS_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#CTL target="_blank">VIMS_O_CTL</a> ) = vimsCtlMode0;</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;        <span class="comment">// Correct mode, but make sure PREF_EN and DYN_CG_EN always are set</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html target="_blank">VIMS_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/VIMS.html#CTL target="_blank">VIMS_O_CTL</a> ) = vimsCtlMode0;</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    }</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;}</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group__setup__api.html#gaaee7ab99f1f8e288786f0f98b0030ac8"> 1264</a></span>&#160;<a class="code" href="group__setup__api.html#gaaee7ab99f1f8e288786f0f98b0030ac8">SetupSetAonRtcSubSecInc</a>( uint32_t subSecInc )</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;{</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;   <span class="comment">//</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;   <span class="comment">// Loading a new RTCSUBSECINC value is done in 5 steps:</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;   <span class="comment">// 1. Write bit[15:0] of new SUBSECINC value to <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINC0 target="_blank">AUX_WUC_O_RTCSUBSECINC0</a></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;   <span class="comment">// 2. Write bit[23:16] of new SUBSECINC value to <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINC1 target="_blank">AUX_WUC_O_RTCSUBSECINC1</a></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;   <span class="comment">// 3. Set <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINCCTL_UPD_REQ target="_blank">AUX_WUC_RTCSUBSECINCCTL_UPD_REQ</a></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;   <span class="comment">// 4. Wait for <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINCCTL_UPD_ACK target="_blank">AUX_WUC_RTCSUBSECINCCTL_UPD_ACK</a></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;   <span class="comment">// 5. Clear <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINCCTL_UPD_REQ target="_blank">AUX_WUC_RTCSUBSECINCCTL_UPD_REQ</a></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;   <span class="comment">//</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;   HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html target="_blank">AUX_WUC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINC0 target="_blank">AUX_WUC_O_RTCSUBSECINC0</a> ) = (( subSecInc       ) &amp; <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINC0_INC15_0 target="_blank">AUX_WUC_RTCSUBSECINC0_INC15_0_M</a>  );</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;   HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html target="_blank">AUX_WUC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINC1 target="_blank">AUX_WUC_O_RTCSUBSECINC1</a> ) = (( subSecInc &gt;&gt; 16 ) &amp; <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINC1_INC23_16 target="_blank">AUX_WUC_RTCSUBSECINC1_INC23_16_M</a> );</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;   HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html target="_blank">AUX_WUC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINCCTL target="_blank">AUX_WUC_O_RTCSUBSECINCCTL</a> ) = <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINCCTL_UPD_REQ target="_blank">AUX_WUC_RTCSUBSECINCCTL_UPD_REQ</a>;</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;   <span class="keywordflow">while</span>( ! ( HWREGBITW( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html target="_blank">AUX_WUC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINCCTL target="_blank">AUX_WUC_O_RTCSUBSECINCCTL</a>, <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINCCTL_UPD_ACK target="_blank">AUX_WUC_RTCSUBSECINCCTL_UPD_ACK_BITN</a> )));</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;   HWREG( <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html target="_blank">AUX_WUC_BASE</a> + <a class="code" href=../register_descriptions/CPU_MMAP/AUX_WUC.html#RTCSUBSECINCCTL target="_blank">AUX_WUC_O_RTCSUBSECINCCTL</a> ) = 0;</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;}</div>
<div class="ttc" id="group__sysctrl__api_html_ga1d9c005051b674f9f254747c1705e3dc"><div class="ttname"><a href="group__sysctrl__api.html#ga1d9c005051b674f9f254747c1705e3dc">SysCtrlAonSync</a></div><div class="ttdeci">static void SysCtrlAonSync(void)</div><div class="ttdoc">Sync all accesses to the AON register interface. </div><div class="ttdef"><b>Definition:</b> <a href="sys__ctrl_8h_source.html#l00196">sys_ctrl.h:196</a></div></div>
<div class="ttc" id="group__ioc__api_html_ga2dade73b9db2292ee357ec1ae92ed2d0"><div class="ttname"><a href="group__ioc__api.html#ga2dade73b9db2292ee357ec1ae92ed2d0">IOC_PORT_AON_CLK32K</a></div><div class="ttdeci">#define IOC_PORT_AON_CLK32K</div><div class="ttdef"><b>Definition:</b> <a href="ioc_8h_source.html#l00169">ioc.h:169</a></div></div>
<div class="ttc" id="group__setup__api_html_ga2240d5e01687ada6f0e6b9d79b43ada9"><div class="ttname"><a href="group__setup__api.html#ga2240d5e01687ada6f0e6b9d79b43ada9">SetupGetTrimForAmpcompTh1</a></div><div class="ttdeci">uint32_t SetupGetTrimForAmpcompTh1(void)</div><div class="ttdoc">Returns the trim value to be used for the AMPCOMP_TH1 register in OSC_DIG. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00896">setup.c:896</a></div></div>
<div class="ttc" id="group__setup__api_html_gab7e662b0636c52fb579f99a0975ca31e"><div class="ttname"><a href="group__setup__api.html#gab7e662b0636c52fb579f99a0975ca31e">SetupGetTrimForRcOscLfRtuneCtuneTrim</a></div><div class="ttdeci">uint32_t SetupGetTrimForRcOscLfRtuneCtuneTrim(void)</div><div class="ttdoc">Returns the trim value to be used for the RCOSCLF_RTUNE_TRIM and the RCOSCLF_CTUNE_TRIM bit fields in...</div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00813">setup.c:813</a></div></div>
<div class="ttc" id="group__setup__api_html_ga64cb9a869265f45d2522f49fd85f9b35"><div class="ttname"><a href="group__setup__api.html#ga64cb9a869265f45d2522f49fd85f9b35">SetupGetTrimForAmpcompTh2</a></div><div class="ttdeci">uint32_t SetupGetTrimForAmpcompTh2(void)</div><div class="ttdoc">Returns the trim value to be used for the AMPCOMP_TH2 register in OSC_DIG. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00861">setup.c:861</a></div></div>
<div class="ttc" id="group__setup__api_html_gae37113a79a80f2ec89b01b3742fe5b6f"><div class="ttname"><a href="group__setup__api.html#gae37113a79a80f2ec89b01b3742fe5b6f">SetupGetTrimForDblrLoopFilterResetVoltage</a></div><div class="ttdeci">uint32_t SetupGetTrimForDblrLoopFilterResetVoltage(uint32_t ui32Fcfg1Revision)</div><div class="ttdoc">Returns the trim value from FCFG1 to be used as DBLR_LOOP_FILTER_RESET_VOLTAGE setting. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01009">setup.c:1009</a></div></div>
<div class="ttc" id="group__setup__api_html_ga8145bf9a87ccdba3bfc95e83046e1db5"><div class="ttname"><a href="group__setup__api.html#ga8145bf9a87ccdba3bfc95e83046e1db5">SetupAfterColdResetWakeupFromShutDownCfg3</a></div><div class="ttdeci">void SetupAfterColdResetWakeupFromShutDownCfg3(uint32_t ccfg_ModeConfReg)</div><div class="ttdoc">Third part of configuration required when waking up from shutdown. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00611">setup.c:611</a></div></div>
<div class="ttc" id="group__setup__api_html_ga1c3f66931d7685de12ecca7c00b1fb65"><div class="ttname"><a href="group__setup__api.html#ga1c3f66931d7685de12ecca7c00b1fb65">SetupGetTrimForAdcShVbufEn</a></div><div class="ttdeci">uint32_t SetupGetTrimForAdcShVbufEn(uint32_t ui32Fcfg1Revision)</div><div class="ttdoc">Returns the trim value from FCFG1 to be used as ADC_SH_VBUF_EN setting. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01047">setup.c:1047</a></div></div>
<div class="ttc" id="group__auxwuc__api_html_ga2ab47edb46aa0fcb746d95db09cdb586"><div class="ttname"><a href="group__auxwuc__api.html#ga2ab47edb46aa0fcb746d95db09cdb586">AUX_WUC_POWER_DOWN</a></div><div class="ttdeci">#define AUX_WUC_POWER_DOWN</div><div class="ttdef"><b>Definition:</b> <a href="aux__wuc_8h_source.html#l00095">aux_wuc.h:95</a></div></div>
<div class="ttc" id="group__auxwuc__api_html_ga39271f2108f39cf60c48dbab14533f41"><div class="ttname"><a href="group__auxwuc__api.html#ga39271f2108f39cf60c48dbab14533f41">AUXWUCPowerCtrl</a></div><div class="ttdeci">void AUXWUCPowerCtrl(uint32_t ui32PowerMode)</div><div class="ttdoc">Control the power to the AUX domain. </div><div class="ttdef"><b>Definition:</b> <a href="aux__wuc_8c_source.html#l00274">aux_wuc.c:274</a></div></div>
<div class="ttc" id="group__osc__api_html_ga279bd3a34548bd4c5e2fc6939f7be228"><div class="ttname"><a href="group__osc__api.html#ga279bd3a34548bd4c5e2fc6939f7be228">OSCClockSourceGet</a></div><div class="ttdeci">uint32_t OSCClockSourceGet(uint32_t ui32SrcClk)</div><div class="ttdoc">Get the source clock settings. </div><div class="ttdef"><b>Definition:</b> <a href="osc_8c_source.html#l00160">osc.c:160</a></div></div>
<div class="ttc" id="group__ddi__api_html_ga492326c095c70621a247fe02a2cb09e4"><div class="ttname"><a href="group__ddi__api.html#ga492326c095c70621a247fe02a2cb09e4">DDI16BitfieldWrite</a></div><div class="ttdeci">void DDI16BitfieldWrite(uint32_t ui32Base, uint32_t ui32Reg, uint32_t ui32Mask, uint32_t ui32Shift, uint16_t ui32Data)</div><div class="ttdoc">Write a bitfield via the DDI using 16-bit maskable write. </div><div class="ttdef"><b>Definition:</b> <a href="ddi_8c_source.html#l00131">ddi.c:131</a></div></div>
<div class="ttc" id="group__ioc__api_html_ga3aea690ef4992f96ccd56a0fad83ebc5"><div class="ttname"><a href="group__ioc__api.html#ga3aea690ef4992f96ccd56a0fad83ebc5">IOC_STD_INPUT</a></div><div class="ttdeci">#define IOC_STD_INPUT</div><div class="ttdef"><b>Definition:</b> <a href="ioc_8h_source.html#l00292">ioc.h:292</a></div></div>
<div class="ttc" id="group__setup__api_html_ga1844ae67ae38faf3915634afe62798b0"><div class="ttname"><a href="group__setup__api.html#ga1844ae67ae38faf3915634afe62798b0">SetupGetTrimForRadcExtCfg</a></div><div class="ttdeci">uint32_t SetupGetTrimForRadcExtCfg(uint32_t ui32Fcfg1Revision)</div><div class="ttdoc">Returns the trim value to be used for the RADCEXTCFG register in OSC_DIG. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01116">setup.c:1116</a></div></div>
<div class="ttc" id="group__setup__api_html_gaaee7ab99f1f8e288786f0f98b0030ac8"><div class="ttname"><a href="group__setup__api.html#gaaee7ab99f1f8e288786f0f98b0030ac8">SetupSetAonRtcSubSecInc</a></div><div class="ttdeci">void SetupSetAonRtcSubSecInc(uint32_t subSecInc)</div><div class="ttdoc">Doing the tricky stuff needed to enter new RTCSUBSECINC value. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01264">setup.c:1264</a></div></div>
<div class="ttc" id="group__setup__api_html_gae75f921f0e698719c86f4c4a5ef80339"><div class="ttname"><a href="group__setup__api.html#gae75f921f0e698719c86f4c4a5ef80339">SetupGetTrimForRcOscLfIBiasTrim</a></div><div class="ttdeci">uint32_t SetupGetTrimForRcOscLfIBiasTrim(uint32_t ui32Fcfg1Revision)</div><div class="ttdoc">Returns the FCFG1 OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01148">setup.c:1148</a></div></div>
<div class="ttc" id="group__setup__api_html_ga3ca82b82ffa386543c8d3da2f06eda3b"><div class="ttname"><a href="group__setup__api.html#ga3ca82b82ffa386543c8d3da2f06eda3b">SetupTrimDevice</a></div><div class="ttdeci">void SetupTrimDevice(void)</div><div class="ttdoc">Performs the necessary trim of the device which is not done in boot code. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00142">setup.c:142</a></div></div>
<div class="ttc" id="group___chip_info_html_ga00d53fd57c1425180c22e167a7d8d5e3"><div class="ttname"><a href="group___chip_info.html#ga00d53fd57c1425180c22e167a7d8d5e3">ThisCodeIsBuiltForCC26xxHwRev22AndLater_HaltIfViolated</a></div><div class="ttdeci">void ThisCodeIsBuiltForCC26xxHwRev22AndLater_HaltIfViolated(void)</div><div class="ttdoc">Verifies that current chip is built for CC26xx HwRev 2.2 or later and never returns if violated...</div><div class="ttdef"><b>Definition:</b> <a href="chipinfo_8c_source.html#l00236">chipinfo.c:236</a></div></div>
<div class="ttc" id="group__setup__api_html_gaf99b067df7c234b643bb4155f6a9013c"><div class="ttname"><a href="group__setup__api.html#gaf99b067df7c234b643bb4155f6a9013c">SetupAfterColdResetWakeupFromShutDownCfg1</a></div><div class="ttdeci">void SetupAfterColdResetWakeupFromShutDownCfg1(uint32_t ccfg_ModeConfReg)</div><div class="ttdoc">First part of configuration required when waking up from shutdown. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00432">setup.c:432</a></div></div>
<div class="ttc" id="group__osc__api_html_gac53cc71494c69f6f486be9b3b0566b83"><div class="ttname"><a href="group__osc__api.html#gac53cc71494c69f6f486be9b3b0566b83">OSC_SRC_CLK_HF</a></div><div class="ttdeci">#define OSC_SRC_CLK_HF</div><div class="ttdef"><b>Definition:</b> <a href="osc_8h_source.html#l00112">osc.h:112</a></div></div>
<div class="ttc" id="setup_8c_html_aa974c0d5d63e4449709001c49d8b0092"><div class="ttname"><a href="setup_8c.html#aa974c0d5d63e4449709001c49d8b0092">TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown</a></div><div class="ttdeci">static void TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown(void)</div><div class="ttdoc">Trims to be applied when coming from POWER_DOWN (also called when coming from SHUTDOWN and PIN_RESET)...</div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00283">setup.c:283</a></div></div>
<div class="ttc" id="group__osc__api_html_gaa167a08c9239cfcfefb8c35bf984ce8b"><div class="ttname"><a href="group__osc__api.html#gaa167a08c9239cfcfefb8c35bf984ce8b">OSC_XOSC_HF</a></div><div class="ttdeci">#define OSC_XOSC_HF</div><div class="ttdef"><b>Definition:</b> <a href="osc_8h_source.html#l00117">osc.h:117</a></div></div>
<div class="ttc" id="group__setup__api_html_ga078626e0d8c7e97172ee007c077f74ff"><div class="ttname"><a href="group__setup__api.html#ga078626e0d8c7e97172ee007c077f74ff">SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio</a></div><div class="ttdeci">uint32_t SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio(uint32_t ui32Fcfg1Revision)</div><div class="ttdoc">Returns XOSCLF_REGULATOR_TRIM and XOSCLF_CMIRRWR_RATIO as one packet spanning bits [5:0] in the retur...</div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01168">setup.c:1168</a></div></div>
<div class="ttc" id="group__setup__api_html_gaa4f8a96dcb08d5d0b49dce2bda349c66"><div class="ttname"><a href="group__setup__api.html#gaa4f8a96dcb08d5d0b49dce2bda349c66">SetupSignExtendVddrTrimValue</a></div><div class="ttdeci">int32_t SetupSignExtendVddrTrimValue(uint32_t ui32VddrTrimVal)</div><div class="ttdoc">Sign extend the VDDR_TRIM setting (special format ranging from -10 to +21) </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01190">setup.c:1190</a></div></div>
<div class="ttc" id="group__osc__api_html_gac57298ac9008f605f9b2c70609790bab"><div class="ttname"><a href="group__osc__api.html#gac57298ac9008f605f9b2c70609790bab">OSC_SRC_CLK_LF</a></div><div class="ttdeci">#define OSC_SRC_CLK_LF</div><div class="ttdef"><b>Definition:</b> <a href="osc_8h_source.html#l00114">osc.h:114</a></div></div>
<div class="ttc" id="group__setup__api_html_ga0425895c98068d0bec7a7e51e120e051"><div class="ttname"><a href="group__setup__api.html#ga0425895c98068d0bec7a7e51e120e051">SetupGetTrimForAnabypassValue1</a></div><div class="ttdeci">uint32_t SetupGetTrimForAnabypassValue1(uint32_t ccfg_ModeConfReg)</div><div class="ttdoc">Returns the trim value to be used for the ANABYPASS_VALUE1 register in OSC_DIG. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00743">setup.c:743</a></div></div>
<div class="ttc" id="group__setup__api_html_gafca6ca5582d6a40f0ea0ca00b8b42dc0"><div class="ttname"><a href="group__setup__api.html#gafca6ca5582d6a40f0ea0ca00b8b42dc0">SetupSetCacheModeAccordingToCcfgSetting</a></div><div class="ttdeci">void SetupSetCacheModeAccordingToCcfgSetting(void)</div><div class="ttdoc">Set correct VIMS_MODE according to CCFG setting (CACHE or GPRAM) </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01211">setup.c:1211</a></div></div>
<div class="ttc" id="group__setup__api_html_ga62e29b18ad94157b1256817d2ec6775c"><div class="ttname"><a href="group__setup__api.html#ga62e29b18ad94157b1256817d2ec6775c">SetupGetTrimForAdcShModeEn</a></div><div class="ttdeci">uint32_t SetupGetTrimForAdcShModeEn(uint32_t ui32Fcfg1Revision)</div><div class="ttdoc">Returns the trim value from FCFG1 to be used as ADC_SH_MODE_EN setting. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01028">setup.c:1028</a></div></div>
<div class="ttc" id="group__setup__api_html_gae65586d4e81aee129b4b8c7c7337daec"><div class="ttname"><a href="group__setup__api.html#gae65586d4e81aee129b4b8c7c7337daec">SetupGetTrimForAmpcompCtrl</a></div><div class="ttdeci">uint32_t SetupGetTrimForAmpcompCtrl(uint32_t ui32Fcfg1Revision)</div><div class="ttdoc">Returns the trim value to be used for the AMPCOMP_CTRL register in OSC_DIG. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00931">setup.c:931</a></div></div>
<div class="ttc" id="group__osc__api_html_ga77f1adccd50f1b219d9657ba2ac7dd9b"><div class="ttname"><a href="group__osc__api.html#ga77f1adccd50f1b219d9657ba2ac7dd9b">OSC_RCOSC_LF</a></div><div class="ttdeci">#define OSC_RCOSC_LF</div><div class="ttdef"><b>Definition:</b> <a href="osc_8h_source.html#l00118">osc.h:118</a></div></div>
<div class="ttc" id="group__ioc__api_html_gaa37e353181d0457f3b56ddd541c6eb0a"><div class="ttname"><a href="group__ioc__api.html#gaa37e353181d0457f3b56ddd541c6eb0a">IOCPortConfigureSet</a></div><div class="ttdeci">void IOCPortConfigureSet(uint32_t ui32IOId, uint32_t ui32PortId, uint32_t ui32IOConfig)</div><div class="ttdoc">Set the configuration of an IO port. </div><div class="ttdef"><b>Definition:</b> <a href="ioc_8c_source.html#l00096">ioc.c:96</a></div></div>
<div class="ttc" id="setup_8c_html_a34443a6583fcada1e53ff27f3d90894f"><div class="ttname"><a href="setup_8c.html#a34443a6583fcada1e53ff27f3d90894f">TrimAfterColdResetWakeupFromShutDown</a></div><div class="ttdeci">static void TrimAfterColdResetWakeupFromShutDown(uint32_t ui32Fcfg1Revision)</div><div class="ttdoc">Trims to be applied when coming from SHUTDOWN (also called when coming from PIN_RESET). </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00299">setup.c:299</a></div></div>
<div class="ttc" id="setup_8h_html"><div class="ttname"><a href="setup_8h.html">setup.h</a></div></div>
<div class="ttc" id="group__ioc__api_html_ga996cfdb16cf94e57b23482d6419f811c"><div class="ttname"><a href="group__ioc__api.html#ga996cfdb16cf94e57b23482d6419f811c">IOC_HYST_ENABLE</a></div><div class="ttdeci">#define IOC_HYST_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="ioc_8h_source.html#l00216">ioc.h:216</a></div></div>
<div class="ttc" id="group__ddi__api_html_ga13a6c30b833a20556c48429303b64caf"><div class="ttname"><a href="group__ddi__api.html#ga13a6c30b833a20556c48429303b64caf">DDI32RegWrite</a></div><div class="ttdeci">void DDI32RegWrite(uint32_t ui32Base, uint32_t ui32Reg, uint32_t ui32Val)</div><div class="ttdoc">Write a 32 bit value to a register in the DDI slave. </div><div class="ttdef"><b>Definition:</b> <a href="ddi_8c_source.html#l00066">ddi.c:66</a></div></div>
<div class="ttc" id="group__setup__api_html_gad0930e41df4aeae3f101853d38d28eaa"><div class="ttname"><a href="group__setup__api.html#gad0930e41df4aeae3f101853d38d28eaa">SetupGetTrimForXoscHfFastStart</a></div><div class="ttdeci">uint32_t SetupGetTrimForXoscHfFastStart(void)</div><div class="ttdoc">Returns the trim value to be used as OSC_DIG:CTL1.XOSC_HF_FAST_START. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01098">setup.c:1098</a></div></div>
<div class="ttc" id="group__osc__api_html_ga37a02687fbd8680396550f682a7f046f"><div class="ttname"><a href="group__osc__api.html#ga37a02687fbd8680396550f682a7f046f">OSCClockSourceSet</a></div><div class="ttdeci">void OSCClockSourceSet(uint32_t ui32SrcClk, uint32_t ui32Osc)</div><div class="ttdoc">Configure the oscillator input to the a source clock. </div><div class="ttdef"><b>Definition:</b> <a href="osc_8c_source.html#l00101">osc.c:101</a></div></div>
<div class="ttc" id="group__setup__api_html_gae310745812e76c0c4f1040e2a806ddef"><div class="ttname"><a href="group__setup__api.html#gae310745812e76c0c4f1040e2a806ddef">SetupAfterColdResetWakeupFromShutDownCfg2</a></div><div class="ttdeci">void SetupAfterColdResetWakeupFromShutDownCfg2(uint32_t ui32Fcfg1Revision, uint32_t ccfg_ModeConfReg)</div><div class="ttdoc">Second part of configuration required when waking up from shutdown. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00495">setup.c:495</a></div></div>
<div class="ttc" id="group__setup__api_html_gac23b7884647939b72b8b66f85eed9516"><div class="ttname"><a href="group__setup__api.html#gac23b7884647939b72b8b66f85eed9516">SetupGetTrimForXoscHfCtl</a></div><div class="ttdeci">uint32_t SetupGetTrimForXoscHfCtl(uint32_t ui32Fcfg1Revision)</div><div class="ttdoc">Returns the trim value to be used for the XOSCHFCTL register in OSC_DIG. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l01066">setup.c:1066</a></div></div>
<div class="ttc" id="setup_8c_html_aa816ca3e00103fac22229991907c75ac"><div class="ttname"><a href="setup_8c.html#aa816ca3e00103fac22229991907c75ac">TrimAfterColdReset</a></div><div class="ttdeci">static void TrimAfterColdReset(void)</div><div class="ttdoc">Trims to be applied when coming from PIN_RESET. </div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00419">setup.c:419</a></div></div>
<div class="ttc" id="group__osc__api_html_ga6502b0b712473f2ec7a4112cda0725bb"><div class="ttname"><a href="group__osc__api.html#ga6502b0b712473f2ec7a4112cda0725bb">OSC_XOSC_LF</a></div><div class="ttdeci">#define OSC_XOSC_LF</div><div class="ttdef"><b>Definition:</b> <a href="osc_8h_source.html#l00119">osc.h:119</a></div></div>
<div class="ttc" id="group__setup__api_html_ga1c085c2022c7bd244610356eeb6d19fa"><div class="ttname"><a href="group__setup__api.html#ga1c085c2022c7bd244610356eeb6d19fa">SetupGetTrimForXoscHfIbiastherm</a></div><div class="ttdeci">uint32_t SetupGetTrimForXoscHfIbiastherm(void)</div><div class="ttdoc">Returns the trim value to be used for the XOSC_HF_IBIASTHERM bit field in the ANABYPASS_VALUE2 regist...</div><div class="ttdef"><b>Definition:</b> <a href="setup_8c_source.html#l00841">setup.c:841</a></div></div>
<div class="ttc" id="group__aonwuc__api_html_ga410ff6945e9cdf43d1cf722c05a44724"><div class="ttname"><a href="group__aonwuc__api.html#ga410ff6945e9cdf43d1cf722c05a44724">AONWUCJtagPowerOff</a></div><div class="ttdeci">static void AONWUCJtagPowerOff(void)</div><div class="ttdoc">Request power off of the JTAG domain. </div><div class="ttdef"><b>Definition:</b> <a href="aon__wuc_8h_source.html#l00816">aon_wuc.h:816</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_02f43349e925ffdbc3005e52d5f268b6.html">..\driverlib</a></li><li class="navelem"><a class="el" href="setup_8c.html">setup.c</a></li>
    <li class="footer">&copy Copyright 2016 Texas Instruments Incorporated. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
