Analysis & Synthesis report for uart
Thu Nov 22 14:26:11 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|flag
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram
 16. Parameter Settings for User Entity Instance: fifo:fifo1|scfifo:scfifo_component
 17. scfifo Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "fifo:fifo1"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 22 14:26:11 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; uart                                        ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 161                                         ;
;     Total combinational functions  ; 135                                         ;
;     Dedicated logic registers      ; 108                                         ;
; Total registers                    ; 108                                         ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; top                ; uart               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; module/uart_tx.v                 ; yes             ; User Verilog HDL File        ; C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/uart_tx.v       ;         ;
; module/top.v                     ; yes             ; User Verilog HDL File        ; C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/top.v           ;         ;
; module/uart_rx.v                 ; yes             ; User Verilog HDL File        ; C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/uart_rx.v       ;         ;
; module/fifo.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/fifo.v          ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                      ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                   ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                    ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                    ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                    ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                    ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                  ;         ;
; db/scfifo_8731.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/scfifo_8731.tdf     ;         ;
; db/a_dpfifo_fd31.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/a_dpfifo_fd31.tdf   ;         ;
; db/a_fefifo_4be.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/a_fefifo_4be.tdf    ;         ;
; db/cntr_rp7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/cntr_rp7.tdf        ;         ;
; db/altsyncram_2rm1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/altsyncram_2rm1.tdf ;         ;
; db/cntr_fpb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/cntr_fpb.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 161       ;
;                                             ;           ;
; Total combinational functions               ; 135       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 49        ;
;     -- 3 input functions                    ; 27        ;
;     -- <=2 input functions                  ; 59        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 83        ;
;     -- arithmetic mode                      ; 52        ;
;                                             ;           ;
; Total registers                             ; 108       ;
;     -- Dedicated logic registers            ; 108       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
; Total memory bits                           ; 65536     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 116       ;
; Total fan-out                               ; 1016      ;
; Average fan-out                             ; 3.92      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name     ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                     ; 135 (7)             ; 108 (8)                   ; 65536       ; 0            ; 0       ; 0         ; 4    ; 0            ; |top                                                                                                                                 ; top             ; work         ;
;    |fifo:fifo1|                          ; 54 (0)              ; 41 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1                                                                                                                      ; fifo            ; work         ;
;       |scfifo:scfifo_component|          ; 54 (0)              ; 41 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;          |scfifo_8731:auto_generated|    ; 54 (0)              ; 41 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated                                                                   ; scfifo_8731     ; work         ;
;             |a_dpfifo_fd31:dpfifo|       ; 54 (2)              ; 41 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo                                              ; a_dpfifo_fd31   ; work         ;
;                |a_fefifo_4be:fifo_state| ; 26 (13)             ; 15 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|a_fefifo_4be:fifo_state                      ; a_fefifo_4be    ; work         ;
;                   |cntr_rp7:count_usedw| ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|a_fefifo_4be:fifo_state|cntr_rp7:count_usedw ; cntr_rp7        ; work         ;
;                |altsyncram_2rm1:FIFOram| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram                      ; altsyncram_2rm1 ; work         ;
;                |cntr_fpb:rd_ptr_count|   ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|cntr_fpb:rd_ptr_count                        ; cntr_fpb        ; work         ;
;                |cntr_fpb:wr_ptr|         ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|cntr_fpb:wr_ptr                              ; cntr_fpb        ; work         ;
;    |uart_rx:uart_rx1|                    ; 43 (43)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_rx:uart_rx1                                                                                                                ; uart_rx         ; work         ;
;    |uart_tx:uart_tx1|                    ; 31 (31)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_tx:uart_tx1                                                                                                                ; uart_tx         ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |top|fifo:fifo1 ; module/fifo.v   ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |top|flag                                 ;
+-----------+-----------+-----------+-----------+-----------+
; Name      ; flag.0011 ; flag.0010 ; flag.0001 ; flag.0000 ;
+-----------+-----------+-----------+-----------+-----------+
; flag.0000 ; 0         ; 0         ; 0         ; 0         ;
; flag.0001 ; 0         ; 0         ; 1         ; 1         ;
; flag.0010 ; 0         ; 1         ; 0         ; 1         ;
; flag.0011 ; 1         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; flag~8                                ; Lost fanout        ;
; flag~9                                ; Lost fanout        ;
; flag~10                               ; Lost fanout        ;
; flag~11                               ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 108   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 67    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart_tx:uart_tx1|tx                    ; 2       ;
; uart_rx:uart_rx1|flag                  ; 20      ;
; uart_rx:uart_rx1|rx_2                  ; 6       ;
; uart_rx:uart_rx1|rx_1                  ; 1       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_tx:uart_tx1|flag2[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|uart_rx:uart_rx1|cnt2[1]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|uart_tx:uart_tx1|cnt[7]   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|uart_rx:uart_rx1|cnt[8]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo1|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------+
; Parameter Name          ; Value        ; Type                                   ;
+-------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                         ;
; lpm_width               ; 8            ; Signed Integer                         ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                         ;
; LPM_WIDTHU              ; 13           ; Signed Integer                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                ;
; USE_EAB                 ; ON           ; Untyped                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                ;
; CBXI_PARAMETER          ; scfifo_8731  ; Untyped                                ;
+-------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                    ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 1                                  ;
; Entity Instance            ; fifo:fifo1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                       ;
;     -- lpm_width           ; 8                                  ;
;     -- LPM_NUMWORDS        ; 8192                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                ;
;     -- USE_EAB             ; ON                                 ;
+----------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:fifo1"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_ff         ; 108                         ;
;     CLR               ; 15                          ;
;     ENA               ; 39                          ;
;     ENA CLR           ; 43                          ;
;     ENA CLR SCLR      ; 9                           ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 136                         ;
;     arith             ; 52                          ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 84                          ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 49                          ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 22 14:26:02 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbench/uart_rx_tb.v
    Info (12023): Found entity 1: uart_rx_tb File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/testbench/uart_rx_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file module/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/uart_tx.v Line: 1
Warning (10238): Verilog Module Declaration warning at top.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "top" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file module/top.v
    Info (12023): Found entity 1: top File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench/top_tb.v
    Info (12023): Found entity 1: top_tb File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/testbench/top_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file module/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module/fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file module/rom.v
    Info (12023): Found entity 1: rom File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/rom.v Line: 39
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(30): object "clr" assigned a value but never read File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/top.v Line: 30
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_tx1" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/top.v Line: 26
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx1" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/top.v Line: 37
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:fifo1" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/top.v Line: 49
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo:fifo1|scfifo:scfifo_component" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/fifo.v Line: 76
Info (12130): Elaborated megafunction instantiation "fifo:fifo1|scfifo:scfifo_component" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/fifo.v Line: 76
Info (12133): Instantiated megafunction "fifo:fifo1|scfifo:scfifo_component" with the following parameter: File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/fifo.v Line: 76
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8731.tdf
    Info (12023): Found entity 1: scfifo_8731 File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/scfifo_8731.tdf Line: 24
Info (12128): Elaborating entity "scfifo_8731" for hierarchy "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_fd31.tdf
    Info (12023): Found entity 1: a_dpfifo_fd31 File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/a_dpfifo_fd31.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_fd31" for hierarchy "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/scfifo_8731.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_4be.tdf
    Info (12023): Found entity 1: a_fefifo_4be File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/a_fefifo_4be.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_4be" for hierarchy "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|a_fefifo_4be:fifo_state" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/a_dpfifo_fd31.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rp7.tdf
    Info (12023): Found entity 1: cntr_rp7 File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/cntr_rp7.tdf Line: 25
Info (12128): Elaborating entity "cntr_rp7" for hierarchy "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|a_fefifo_4be:fifo_state|cntr_rp7:count_usedw" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/a_fefifo_4be.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2rm1.tdf
    Info (12023): Found entity 1: altsyncram_2rm1 File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/altsyncram_2rm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2rm1" for hierarchy "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/a_dpfifo_fd31.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fpb.tdf
    Info (12023): Found entity 1: cntr_fpb File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/cntr_fpb.tdf Line: 25
Info (12128): Elaborating entity "cntr_fpb" for hierarchy "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|cntr_fpb:rd_ptr_count" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/db/a_dpfifo_fd31.tdf Line: 42
Info (13000): Registers with preset signals will power-up high File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/uart_tx.v Line: 12
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "uart_rx:uart_rx1|last" is converted into an equivalent circuit using register "uart_rx:uart_rx1|last~_emulated" and latch "uart_rx:uart_rx1|last~1" File: C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/module/uart_rx.v Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/output_files/uart.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 173 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 161 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Thu Nov 22 14:26:11 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class05_UART/output_files/uart.map.smsg.


