description: 'Versatile Interface Adapter'
aliases:
  - W65C22
family: 'MOS Technology'
datasheet: 'http://www.westerndesigncenter.com/wdc/documentation/w65c22.pdf'
pins:
  GND:
    desc: ground
  PA0:
    desc: 'port A'
  PA1:
    desc: 'port A'
  PA2:
    desc: 'port A'
  PA3:
    desc: 'port A'
  PA4:
    desc: 'port A'
  PA5:
    desc: 'port A'
  PA6:
    desc: 'port A'
  PA7:
    desc: 'port A'
  PB0:
    desc: 'port B'
  PB1:
    desc: 'port B'
  PB2:
    desc: 'port B'
  PB3:
    desc: 'port B'
  PB4:
    desc: 'port B'
  PB5:
    desc: 'port B'
  PB6:
    desc: 'port B (pulse counting input for timer 2)'
  PB7:
    desc: 'port B (controllable by timer 1)'
  CB1:
    desc: 'port B control (shift register clock)'
  CB2:
    desc: 'port B control (shift register data)'
  Vcc:
    desc: 'supply voltage'
  '&#126;IRQ':
    desc: 'interrupt request output*'
  'R/&#126;W':
    desc: 'read/write select'
  '&#126;CS2':
    desc: 'chip select (active low)'
  CS1:
    desc: 'chip select (active high)'
  '&empty;2':
    desc: 'phase-2 clock input'
  D7:
    desc: 'data bus'
  D6:
    desc: 'data bus'
  D5:
    desc: 'data bus'
  D4:
    desc: 'data bus'
  D3:
    desc: 'data bus'
  D2:
    desc: 'data bus'
  D1:
    desc: 'data bus'
  D0:
    desc: 'data bus'
  '&#126;RES':
    desc: 'reset (active low)'
  RS3:
    desc: 'register select (address bus)'
  RS2:
    desc: 'register select (address bus)'
  RS1:
    desc: 'register select (address bus)'
  RS0:
    desc: 'register select (address bus)'
  CA2:
    desc: 'port A control'
  CA1:
    desc: 'port A control'
specs:
  -
    param: 'Maximum clock frequency'
    val:
      - '1 (NMOS)'
      - '14 (W65C22)'
    unit: MHz
notes:
  - 'In older chips, &#126;IRQ was an open drain output. In the W65C22S, it is fully driven.'
  - 'Registers:&NewLine;<table>&NewLine;<tr><td>$00</td><td>Output register B (write), input register B (read)</td></tr>&NewLine;<tr><td>$01</td><td>Output register A (write), input register A (read)</td></tr>&NewLine;<tr><td>$02</td><td>Data direction register B</td></tr>&NewLine;<tr><td>$03</td><td>Data direction register A</td></tr>&NewLine;<tr><td>$04</td><td>Timer 1 latch LSB (write), timer 1 counter LSB (read)</td></tr>&NewLine;<tr><td>$05</td><td>Timer 1 counter MSB</td></tr>&NewLine;<tr><td>$06</td><td>Timer 1 latch LSB</td></tr>&NewLine;<tr><td>$07</td><td>Timer 1 latch MSB</td></tr>&NewLine;<tr><td>$08</td><td>Timer 2 latch LSB (write), timer 2 counter LSB (read)</td></tr>&NewLine;<tr><td>$09</td><td>Timer 2 counter MSB</td></tr>&NewLine;<tr><td>$0A</td><td>Shift register</td></tr>&NewLine;<tr><td>$0B</td><td>Auxiliary control register</td></tr>&NewLine;<tr><td>$0C</td><td>Peripheral control register</td></tr>&NewLine;<tr><td>$0D</td><td>Interrupt flag register</td></tr>&NewLine;<tr><td>$0E</td><td>Interrupt enable register</td></tr>&NewLine;<tr><td>$0F</td><td>Same as register $01, but with no effect on handshake</td></tr>&NewLine;</table>'
  - 'Timer 1 can operate in one-shot mode or free-running mode (square wave).'
  - 'Timer 2 can operate in one-shot mode or pulse-counting mode (counts negative pulses on PB6).'
  - 'Counters for timers in one-shot or free-running mode decrement at the &empty;2 clock rate.'
  - 'The shift register is 8 bits wide, can shift in or out, and can generate its own clock or shift under the control of an external clock on CB1.'
packages:
  DIP:
    - GND
    - PA0
    - PA1
    - PA2
    - PA3
    - PA4
    - PA5
    - PA6
    - PA7
    - PB0
    - PB1
    - PB2
    - PB3
    - PB4
    - PB5
    - PB6
    - PB7
    - CB1
    - CB2
    - Vcc
    - '&#126;IRQ'
    - 'R/&#126;W'
    - '&#126;CS2'
    - CS1
    - '&empty;2'
    - D7
    - D6
    - D5
    - D4
    - D3
    - D2
    - D1
    - D0
    - '&#126;RES'
    - RS3
    - RS2
    - RS1
    - RS0
    - CA2
    - CA1
