{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697282788094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697282788094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 14:26:28 2023 " "Processing started: Sat Oct 14 14:26:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697282788094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697282788094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpld_dsp -c cpld_dsp " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpld_dsp -c cpld_dsp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697282788094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697282788353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697282788353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpld_dsp.vhd 4 1 " "Found 4 design units, including 1 entities, in source file cpld_dsp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyPackage " "Found design unit 1: MyPackage" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697282795766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MyPackage-body " "Found design unit 2: MyPackage-body" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697282795766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpld_dsp-fpga " "Found design unit 3: cpld_dsp-fpga" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697282795766 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpld_dsp " "Found entity 1: cpld_dsp" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697282795766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697282795766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpld_dsp " "Elaborating entity \"cpld_dsp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697282795807 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sum cpld_dsp.vhd(37) " "VHDL Signal Declaration warning at cpld_dsp.vhd(37): used implicit default value for signal \"sum\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697282795817 "|cpld_dsp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d cpld_dsp.vhd(38) " "VHDL Signal Declaration warning at cpld_dsp.vhd(38): used implicit default value for signal \"d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697282795818 "|cpld_dsp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op2 cpld_dsp.vhd(44) " "Verilog HDL or VHDL warning at cpld_dsp.vhd(44): object \"op2\" assigned a value but never read" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697282795819 "|cpld_dsp"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[0\] GND " "Pin \"sum\[0\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|sum[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[1\] GND " "Pin \"sum\[1\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|sum[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[2\] GND " "Pin \"sum\[2\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|sum[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[3\] GND " "Pin \"sum\[3\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|sum[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[4\] GND " "Pin \"sum\[4\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|sum[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[5\] GND " "Pin \"sum\[5\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|sum[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[6\] GND " "Pin \"sum\[6\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|sum[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[7\] GND " "Pin \"sum\[7\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|sum[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[0\] GND " "Pin \"d\[0\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[1\] GND " "Pin \"d\[1\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[2\] GND " "Pin \"d\[2\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[3\] GND " "Pin \"d\[3\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[4\] GND " "Pin \"d\[4\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[5\] GND " "Pin \"d\[5\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[6\] GND " "Pin \"d\[6\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[7\] GND " "Pin \"d\[7\]\" is stuck at GND" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697282796038 "|cpld_dsp|d[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697282796038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "No output dependent on input pin \"b\[4\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[5\] " "No output dependent on input pin \"b\[5\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "No output dependent on input pin \"b\[6\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "No output dependent on input pin \"b\[7\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|b[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op1\[0\] " "No output dependent on input pin \"op1\[0\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|op1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op1\[1\] " "No output dependent on input pin \"op1\[1\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|op1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op1\[2\] " "No output dependent on input pin \"op1\[2\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|op1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op1\[3\] " "No output dependent on input pin \"op1\[3\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|op1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op1\[4\] " "No output dependent on input pin \"op1\[4\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|op1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op1\[5\] " "No output dependent on input pin \"op1\[5\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|op1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op1\[6\] " "No output dependent on input pin \"op1\[6\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|op1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op1\[7\] " "No output dependent on input pin \"op1\[7\]\"" {  } { { "cpld_dsp.vhd" "" { Text "C:/Users/Bugra/Documents/cpld/cpld_dsp/cpld_dsp.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697282796067 "|cpld_dsp|op1[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697282796067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697282796068 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697282796068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697282796068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697282796148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 14:26:36 2023 " "Processing ended: Sat Oct 14 14:26:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697282796148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697282796148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697282796148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697282796148 ""}
