-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

-- DATE "06/06/2018 12:41:02"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	breg IS
    PORT (
	clk : IN std_logic;
	wren : IN std_logic;
	rst : IN std_logic;
	radd1 : IN std_logic_vector(4 DOWNTO 0);
	radd2 : IN std_logic_vector(4 DOWNTO 0);
	wadd : IN std_logic_vector(4 DOWNTO 0);
	wdata : IN std_logic_vector(31 DOWNTO 0);
	r1 : BUFFER std_logic_vector(31 DOWNTO 0);
	r2 : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END breg;

-- Design Ports Information
-- r1[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[1]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[3]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[4]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[5]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[6]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[7]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[8]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[9]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[10]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[11]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[13]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[14]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[15]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[16]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[17]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[18]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[19]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[20]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[21]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[22]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[23]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[24]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[25]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[26]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[27]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[28]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[29]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[30]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r1[31]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[1]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[2]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[3]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[4]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[6]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[8]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[9]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[10]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[11]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[13]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[14]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[15]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[16]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[17]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[18]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[19]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[20]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[21]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[22]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[23]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[24]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[25]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[26]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[27]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[28]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[29]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[30]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r2[31]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- radd1[3]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- radd1[2]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- radd1[0]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- radd1[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- radd1[4]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- radd2[3]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- radd2[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- radd2[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- radd2[1]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- radd2[4]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[0]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wadd[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wadd[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wren	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wadd[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wadd[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wadd[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[1]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[2]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[3]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[4]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[5]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[6]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[7]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[8]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[9]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[10]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[11]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[12]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[14]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[15]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[16]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[17]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[18]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[19]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[20]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[21]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[22]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[23]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[24]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[25]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[26]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[27]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[28]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[29]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[30]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wdata[31]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF breg IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_wren : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_radd1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_radd2 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_wadd : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_wdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_r1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_r2 : std_logic_vector(31 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \wdata[0]~input_o\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \wadd[0]~input_o\ : std_logic;
SIGNAL \wadd[1]~input_o\ : std_logic;
SIGNAL \wren~input_o\ : std_logic;
SIGNAL \wadd[4]~input_o\ : std_logic;
SIGNAL \wadd[2]~input_o\ : std_logic;
SIGNAL \wadd[3]~input_o\ : std_logic;
SIGNAL \Mux568~8_combout\ : std_logic;
SIGNAL \regs[9][28]~24_combout\ : std_logic;
SIGNAL \regs[9][0]~q\ : std_logic;
SIGNAL \radd1[0]~input_o\ : std_logic;
SIGNAL \regs[8][1]~23_combout\ : std_logic;
SIGNAL \regs[8][0]~q\ : std_logic;
SIGNAL \radd1[1]~input_o\ : std_logic;
SIGNAL \regs[10][1]~25_combout\ : std_logic;
SIGNAL \regs[10][0]~q\ : std_logic;
SIGNAL \regs[11][0]~feeder_combout\ : std_logic;
SIGNAL \regs[11][20]~26_combout\ : std_logic;
SIGNAL \regs[11][0]~q\ : std_logic;
SIGNAL \Mux31~7_combout\ : std_logic;
SIGNAL \regs[13][0]~feeder_combout\ : std_logic;
SIGNAL \Mux568~10_combout\ : std_logic;
SIGNAL \regs[13][12]~28_combout\ : std_logic;
SIGNAL \regs[13][0]~q\ : std_logic;
SIGNAL \regs[15][26]~30_combout\ : std_logic;
SIGNAL \regs[15][0]~q\ : std_logic;
SIGNAL \regs[14][26]~29_combout\ : std_logic;
SIGNAL \regs[14][0]~q\ : std_logic;
SIGNAL \regs[12][0]~feeder_combout\ : std_logic;
SIGNAL \Mux568~9_combout\ : std_logic;
SIGNAL \regs[12][30]~27_combout\ : std_logic;
SIGNAL \regs[12][0]~q\ : std_logic;
SIGNAL \Mux31~8_combout\ : std_logic;
SIGNAL \radd1[4]~input_o\ : std_logic;
SIGNAL \radd1[3]~input_o\ : std_logic;
SIGNAL \radd1[2]~input_o\ : std_logic;
SIGNAL \out1[30]~2_combout\ : std_logic;
SIGNAL \out1[30]~3_combout\ : std_logic;
SIGNAL \out1[30]~0_combout\ : std_logic;
SIGNAL \out1[30]~1_combout\ : std_logic;
SIGNAL \Mux568~7_combout\ : std_logic;
SIGNAL \regs[3][1]~22_combout\ : std_logic;
SIGNAL \regs[3][0]~q\ : std_logic;
SIGNAL \regs[2][26]~21_combout\ : std_logic;
SIGNAL \regs[2][0]~q\ : std_logic;
SIGNAL \regs[1][4]~20_combout\ : std_logic;
SIGNAL \regs[1][0]~q\ : std_logic;
SIGNAL \Mux568~6_combout\ : std_logic;
SIGNAL \regs[4][19]~16_combout\ : std_logic;
SIGNAL \regs[4][0]~q\ : std_logic;
SIGNAL \regs[7][30]~19_combout\ : std_logic;
SIGNAL \regs[7][0]~q\ : std_logic;
SIGNAL \regs[5][5]~17_combout\ : std_logic;
SIGNAL \regs[5][0]~q\ : std_logic;
SIGNAL \regs[6][0]~feeder_combout\ : std_logic;
SIGNAL \regs[6][23]~18_combout\ : std_logic;
SIGNAL \regs[6][0]~q\ : std_logic;
SIGNAL \Mux31~5_combout\ : std_logic;
SIGNAL \Mux31~6_combout\ : std_logic;
SIGNAL \Mux568~0_combout\ : std_logic;
SIGNAL \regs[20][15]~2_combout\ : std_logic;
SIGNAL \regs[20][0]~q\ : std_logic;
SIGNAL \Mux568~1_combout\ : std_logic;
SIGNAL \regs[24][25]~1_combout\ : std_logic;
SIGNAL \regs[24][0]~q\ : std_logic;
SIGNAL \regs[28][22]~3_combout\ : std_logic;
SIGNAL \regs[28][0]~q\ : std_logic;
SIGNAL \regs[16][19]~0_combout\ : std_logic;
SIGNAL \regs[16][0]~q\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux568~3_combout\ : std_logic;
SIGNAL \regs[25][7]~5_combout\ : std_logic;
SIGNAL \regs[25][0]~q\ : std_logic;
SIGNAL \Mux568~5_combout\ : std_logic;
SIGNAL \regs[29][14]~7_combout\ : std_logic;
SIGNAL \regs[29][0]~q\ : std_logic;
SIGNAL \Mux568~2_combout\ : std_logic;
SIGNAL \regs[17][7]~4_combout\ : std_logic;
SIGNAL \regs[17][0]~q\ : std_logic;
SIGNAL \regs[21][0]~feeder_combout\ : std_logic;
SIGNAL \Mux568~4_combout\ : std_logic;
SIGNAL \regs[21][15]~6_combout\ : std_logic;
SIGNAL \regs[21][0]~q\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \regs[31][30]~15_combout\ : std_logic;
SIGNAL \regs[31][0]~q\ : std_logic;
SIGNAL \regs[27][1]~13_combout\ : std_logic;
SIGNAL \regs[27][0]~q\ : std_logic;
SIGNAL \regs[23][20]~14_combout\ : std_logic;
SIGNAL \regs[23][0]~q\ : std_logic;
SIGNAL \regs[19][0]~feeder_combout\ : std_logic;
SIGNAL \regs[19][9]~12_combout\ : std_logic;
SIGNAL \regs[19][0]~q\ : std_logic;
SIGNAL \Mux31~3_combout\ : std_logic;
SIGNAL \regs[22][3]~10_combout\ : std_logic;
SIGNAL \regs[22][0]~q\ : std_logic;
SIGNAL \regs[30][28]~11_combout\ : std_logic;
SIGNAL \regs[30][0]~q\ : std_logic;
SIGNAL \regs[26][0]~feeder_combout\ : std_logic;
SIGNAL \regs[26][29]~9_combout\ : std_logic;
SIGNAL \regs[26][0]~q\ : std_logic;
SIGNAL \regs[18][0]~feeder_combout\ : std_logic;
SIGNAL \regs[18][18]~8_combout\ : std_logic;
SIGNAL \regs[18][0]~q\ : std_logic;
SIGNAL \Mux31~2_combout\ : std_logic;
SIGNAL \Mux31~4_combout\ : std_logic;
SIGNAL \Mux31~9_combout\ : std_logic;
SIGNAL \out1[30]~4_combout\ : std_logic;
SIGNAL \wdata[1]~input_o\ : std_logic;
SIGNAL \regs[15][1]~q\ : std_logic;
SIGNAL \regs[12][1]~q\ : std_logic;
SIGNAL \regs[14][1]~q\ : std_logic;
SIGNAL \regs[13][1]~q\ : std_logic;
SIGNAL \Mux30~8_combout\ : std_logic;
SIGNAL \regs[2][1]~feeder_combout\ : std_logic;
SIGNAL \regs[2][1]~q\ : std_logic;
SIGNAL \regs[3][1]~q\ : std_logic;
SIGNAL \regs[1][1]~q\ : std_logic;
SIGNAL \regs[7][1]~q\ : std_logic;
SIGNAL \regs[5][1]~q\ : std_logic;
SIGNAL \regs[4][1]~q\ : std_logic;
SIGNAL \regs[6][1]~q\ : std_logic;
SIGNAL \Mux30~5_combout\ : std_logic;
SIGNAL \Mux30~6_combout\ : std_logic;
SIGNAL \regs[8][1]~q\ : std_logic;
SIGNAL \regs[11][1]~q\ : std_logic;
SIGNAL \regs[10][1]~q\ : std_logic;
SIGNAL \regs[9][1]~q\ : std_logic;
SIGNAL \Mux30~7_combout\ : std_logic;
SIGNAL \regs[23][1]~q\ : std_logic;
SIGNAL \regs[27][1]~feeder_combout\ : std_logic;
SIGNAL \regs[27][1]~q\ : std_logic;
SIGNAL \regs[31][1]~q\ : std_logic;
SIGNAL \regs[19][1]~q\ : std_logic;
SIGNAL \Mux30~3_combout\ : std_logic;
SIGNAL \regs[30][1]~feeder_combout\ : std_logic;
SIGNAL \regs[30][1]~q\ : std_logic;
SIGNAL \regs[22][1]~q\ : std_logic;
SIGNAL \regs[26][1]~q\ : std_logic;
SIGNAL \regs[18][1]~q\ : std_logic;
SIGNAL \Mux30~2_combout\ : std_logic;
SIGNAL \regs[25][1]~feeder_combout\ : std_logic;
SIGNAL \regs[25][1]~q\ : std_logic;
SIGNAL \regs[17][1]~feeder_combout\ : std_logic;
SIGNAL \regs[17][1]~q\ : std_logic;
SIGNAL \regs[21][1]~q\ : std_logic;
SIGNAL \regs[29][1]~q\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \regs[24][1]~q\ : std_logic;
SIGNAL \regs[28][1]~q\ : std_logic;
SIGNAL \regs[16][1]~q\ : std_logic;
SIGNAL \regs[20][1]~q\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Mux30~4_combout\ : std_logic;
SIGNAL \Mux30~9_combout\ : std_logic;
SIGNAL \wdata[2]~input_o\ : std_logic;
SIGNAL \regs[9][2]~feeder_combout\ : std_logic;
SIGNAL \regs[9][2]~q\ : std_logic;
SIGNAL \regs[10][2]~q\ : std_logic;
SIGNAL \regs[8][2]~feeder_combout\ : std_logic;
SIGNAL \regs[8][2]~q\ : std_logic;
SIGNAL \regs[11][2]~q\ : std_logic;
SIGNAL \Mux29~7_combout\ : std_logic;
SIGNAL \regs[14][2]~q\ : std_logic;
SIGNAL \regs[13][2]~q\ : std_logic;
SIGNAL \regs[15][2]~q\ : std_logic;
SIGNAL \regs[12][2]~q\ : std_logic;
SIGNAL \Mux29~8_combout\ : std_logic;
SIGNAL \regs[20][2]~q\ : std_logic;
SIGNAL \regs[16][2]~q\ : std_logic;
SIGNAL \regs[28][2]~feeder_combout\ : std_logic;
SIGNAL \regs[28][2]~q\ : std_logic;
SIGNAL \regs[24][2]~q\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \regs[17][2]~q\ : std_logic;
SIGNAL \regs[25][2]~q\ : std_logic;
SIGNAL \regs[29][2]~feeder_combout\ : std_logic;
SIGNAL \regs[29][2]~q\ : std_logic;
SIGNAL \regs[21][2]~q\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \regs[27][2]~q\ : std_logic;
SIGNAL \regs[31][2]~q\ : std_logic;
SIGNAL \regs[23][2]~q\ : std_logic;
SIGNAL \regs[19][2]~feeder_combout\ : std_logic;
SIGNAL \regs[19][2]~q\ : std_logic;
SIGNAL \Mux29~3_combout\ : std_logic;
SIGNAL \regs[26][2]~feeder_combout\ : std_logic;
SIGNAL \regs[26][2]~q\ : std_logic;
SIGNAL \regs[30][2]~q\ : std_logic;
SIGNAL \regs[18][2]~q\ : std_logic;
SIGNAL \regs[22][2]~feeder_combout\ : std_logic;
SIGNAL \regs[22][2]~q\ : std_logic;
SIGNAL \Mux29~2_combout\ : std_logic;
SIGNAL \Mux29~4_combout\ : std_logic;
SIGNAL \regs[2][2]~feeder_combout\ : std_logic;
SIGNAL \regs[2][2]~q\ : std_logic;
SIGNAL \regs[3][2]~feeder_combout\ : std_logic;
SIGNAL \regs[3][2]~q\ : std_logic;
SIGNAL \regs[1][2]~q\ : std_logic;
SIGNAL \regs[5][2]~q\ : std_logic;
SIGNAL \regs[4][2]~q\ : std_logic;
SIGNAL \regs[6][2]~feeder_combout\ : std_logic;
SIGNAL \regs[6][2]~q\ : std_logic;
SIGNAL \regs[7][2]~q\ : std_logic;
SIGNAL \Mux29~5_combout\ : std_logic;
SIGNAL \Mux29~6_combout\ : std_logic;
SIGNAL \Mux29~9_combout\ : std_logic;
SIGNAL \wdata[3]~input_o\ : std_logic;
SIGNAL \regs[10][3]~q\ : std_logic;
SIGNAL \regs[11][3]~q\ : std_logic;
SIGNAL \regs[9][3]~q\ : std_logic;
SIGNAL \regs[8][3]~q\ : std_logic;
SIGNAL \Mux28~7_combout\ : std_logic;
SIGNAL \regs[15][3]~feeder_combout\ : std_logic;
SIGNAL \regs[15][3]~q\ : std_logic;
SIGNAL \regs[14][3]~feeder_combout\ : std_logic;
SIGNAL \regs[14][3]~q\ : std_logic;
SIGNAL \regs[13][3]~feeder_combout\ : std_logic;
SIGNAL \regs[13][3]~q\ : std_logic;
SIGNAL \regs[12][3]~feeder_combout\ : std_logic;
SIGNAL \regs[12][3]~q\ : std_logic;
SIGNAL \Mux28~8_combout\ : std_logic;
SIGNAL \regs[2][3]~q\ : std_logic;
SIGNAL \regs[1][3]~q\ : std_logic;
SIGNAL \regs[3][3]~q\ : std_logic;
SIGNAL \regs[5][3]~q\ : std_logic;
SIGNAL \regs[6][3]~q\ : std_logic;
SIGNAL \regs[4][3]~q\ : std_logic;
SIGNAL \regs[7][3]~feeder_combout\ : std_logic;
SIGNAL \regs[7][3]~q\ : std_logic;
SIGNAL \Mux28~5_combout\ : std_logic;
SIGNAL \Mux28~6_combout\ : std_logic;
SIGNAL \regs[24][3]~q\ : std_logic;
SIGNAL \regs[16][3]~q\ : std_logic;
SIGNAL \regs[20][3]~q\ : std_logic;
SIGNAL \regs[28][3]~feeder_combout\ : std_logic;
SIGNAL \regs[28][3]~q\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \regs[30][3]~q\ : std_logic;
SIGNAL \regs[22][3]~q\ : std_logic;
SIGNAL \regs[26][3]~q\ : std_logic;
SIGNAL \regs[18][3]~feeder_combout\ : std_logic;
SIGNAL \regs[18][3]~q\ : std_logic;
SIGNAL \Mux28~2_combout\ : std_logic;
SIGNAL \regs[25][3]~q\ : std_logic;
SIGNAL \regs[17][3]~q\ : std_logic;
SIGNAL \regs[29][3]~feeder_combout\ : std_logic;
SIGNAL \regs[29][3]~q\ : std_logic;
SIGNAL \regs[21][3]~feeder_combout\ : std_logic;
SIGNAL \regs[21][3]~q\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \regs[23][3]~q\ : std_logic;
SIGNAL \regs[27][3]~feeder_combout\ : std_logic;
SIGNAL \regs[27][3]~q\ : std_logic;
SIGNAL \regs[19][3]~feeder_combout\ : std_logic;
SIGNAL \regs[19][3]~q\ : std_logic;
SIGNAL \regs[31][3]~q\ : std_logic;
SIGNAL \Mux28~3_combout\ : std_logic;
SIGNAL \Mux28~4_combout\ : std_logic;
SIGNAL \Mux28~9_combout\ : std_logic;
SIGNAL \wdata[4]~input_o\ : std_logic;
SIGNAL \regs[11][4]~feeder_combout\ : std_logic;
SIGNAL \regs[11][4]~q\ : std_logic;
SIGNAL \regs[8][4]~feeder_combout\ : std_logic;
SIGNAL \regs[8][4]~q\ : std_logic;
SIGNAL \regs[10][4]~feeder_combout\ : std_logic;
SIGNAL \regs[10][4]~q\ : std_logic;
SIGNAL \regs[9][4]~q\ : std_logic;
SIGNAL \Mux27~7_combout\ : std_logic;
SIGNAL \regs[14][4]~q\ : std_logic;
SIGNAL \regs[13][4]~q\ : std_logic;
SIGNAL \regs[15][4]~feeder_combout\ : std_logic;
SIGNAL \regs[15][4]~q\ : std_logic;
SIGNAL \regs[12][4]~feeder_combout\ : std_logic;
SIGNAL \regs[12][4]~q\ : std_logic;
SIGNAL \Mux27~8_combout\ : std_logic;
SIGNAL \regs[3][4]~q\ : std_logic;
SIGNAL \regs[2][4]~q\ : std_logic;
SIGNAL \regs[1][4]~q\ : std_logic;
SIGNAL \regs[5][4]~q\ : std_logic;
SIGNAL \regs[7][4]~q\ : std_logic;
SIGNAL \regs[4][4]~q\ : std_logic;
SIGNAL \regs[6][4]~q\ : std_logic;
SIGNAL \Mux27~5_combout\ : std_logic;
SIGNAL \Mux27~6_combout\ : std_logic;
SIGNAL \regs[25][4]~feeder_combout\ : std_logic;
SIGNAL \regs[25][4]~q\ : std_logic;
SIGNAL \regs[17][4]~q\ : std_logic;
SIGNAL \regs[21][4]~feeder_combout\ : std_logic;
SIGNAL \regs[21][4]~q\ : std_logic;
SIGNAL \regs[29][4]~feeder_combout\ : std_logic;
SIGNAL \regs[29][4]~q\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \regs[20][4]~feeder_combout\ : std_logic;
SIGNAL \regs[20][4]~q\ : std_logic;
SIGNAL \regs[24][4]~q\ : std_logic;
SIGNAL \regs[16][4]~q\ : std_logic;
SIGNAL \regs[28][4]~feeder_combout\ : std_logic;
SIGNAL \regs[28][4]~q\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \regs[30][4]~q\ : std_logic;
SIGNAL \regs[22][4]~q\ : std_logic;
SIGNAL \regs[18][4]~q\ : std_logic;
SIGNAL \regs[26][4]~q\ : std_logic;
SIGNAL \Mux27~2_combout\ : std_logic;
SIGNAL \regs[23][4]~q\ : std_logic;
SIGNAL \regs[31][4]~q\ : std_logic;
SIGNAL \regs[27][4]~q\ : std_logic;
SIGNAL \regs[19][4]~q\ : std_logic;
SIGNAL \Mux27~3_combout\ : std_logic;
SIGNAL \Mux27~4_combout\ : std_logic;
SIGNAL \Mux27~9_combout\ : std_logic;
SIGNAL \wdata[5]~input_o\ : std_logic;
SIGNAL \regs[12][5]~feeder_combout\ : std_logic;
SIGNAL \regs[12][5]~q\ : std_logic;
SIGNAL \regs[14][5]~q\ : std_logic;
SIGNAL \regs[15][5]~q\ : std_logic;
SIGNAL \regs[13][5]~feeder_combout\ : std_logic;
SIGNAL \regs[13][5]~q\ : std_logic;
SIGNAL \Mux26~8_combout\ : std_logic;
SIGNAL \regs[10][5]~q\ : std_logic;
SIGNAL \regs[9][5]~feeder_combout\ : std_logic;
SIGNAL \regs[9][5]~q\ : std_logic;
SIGNAL \regs[11][5]~q\ : std_logic;
SIGNAL \regs[8][5]~q\ : std_logic;
SIGNAL \Mux26~7_combout\ : std_logic;
SIGNAL \regs[2][5]~q\ : std_logic;
SIGNAL \regs[3][5]~q\ : std_logic;
SIGNAL \regs[4][5]~q\ : std_logic;
SIGNAL \regs[7][5]~q\ : std_logic;
SIGNAL \regs[6][5]~q\ : std_logic;
SIGNAL \regs[5][5]~feeder_combout\ : std_logic;
SIGNAL \regs[5][5]~q\ : std_logic;
SIGNAL \Mux26~5_combout\ : std_logic;
SIGNAL \regs[1][5]~feeder_combout\ : std_logic;
SIGNAL \regs[1][5]~q\ : std_logic;
SIGNAL \Mux26~6_combout\ : std_logic;
SIGNAL \regs[28][5]~feeder_combout\ : std_logic;
SIGNAL \regs[28][5]~q\ : std_logic;
SIGNAL \regs[20][5]~q\ : std_logic;
SIGNAL \regs[16][5]~q\ : std_logic;
SIGNAL \regs[24][5]~q\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \regs[25][5]~q\ : std_logic;
SIGNAL \regs[21][5]~q\ : std_logic;
SIGNAL \regs[29][5]~q\ : std_logic;
SIGNAL \regs[17][5]~q\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \regs[18][5]~feeder_combout\ : std_logic;
SIGNAL \regs[18][5]~q\ : std_logic;
SIGNAL \regs[22][5]~feeder_combout\ : std_logic;
SIGNAL \regs[22][5]~q\ : std_logic;
SIGNAL \regs[30][5]~q\ : std_logic;
SIGNAL \regs[26][5]~feeder_combout\ : std_logic;
SIGNAL \regs[26][5]~q\ : std_logic;
SIGNAL \Mux26~2_combout\ : std_logic;
SIGNAL \regs[19][5]~feeder_combout\ : std_logic;
SIGNAL \regs[19][5]~q\ : std_logic;
SIGNAL \regs[31][5]~feeder_combout\ : std_logic;
SIGNAL \regs[31][5]~q\ : std_logic;
SIGNAL \regs[23][5]~q\ : std_logic;
SIGNAL \regs[27][5]~q\ : std_logic;
SIGNAL \Mux26~3_combout\ : std_logic;
SIGNAL \Mux26~4_combout\ : std_logic;
SIGNAL \Mux26~9_combout\ : std_logic;
SIGNAL \wdata[6]~input_o\ : std_logic;
SIGNAL \regs[14][6]~q\ : std_logic;
SIGNAL \regs[12][6]~q\ : std_logic;
SIGNAL \regs[15][6]~q\ : std_logic;
SIGNAL \regs[13][6]~feeder_combout\ : std_logic;
SIGNAL \regs[13][6]~q\ : std_logic;
SIGNAL \Mux25~8_combout\ : std_logic;
SIGNAL \regs[1][6]~q\ : std_logic;
SIGNAL \regs[3][6]~q\ : std_logic;
SIGNAL \regs[2][6]~feeder_combout\ : std_logic;
SIGNAL \regs[2][6]~q\ : std_logic;
SIGNAL \regs[5][6]~q\ : std_logic;
SIGNAL \regs[4][6]~q\ : std_logic;
SIGNAL \regs[6][6]~feeder_combout\ : std_logic;
SIGNAL \regs[6][6]~q\ : std_logic;
SIGNAL \regs[7][6]~q\ : std_logic;
SIGNAL \Mux25~5_combout\ : std_logic;
SIGNAL \Mux25~6_combout\ : std_logic;
SIGNAL \regs[10][6]~feeder_combout\ : std_logic;
SIGNAL \regs[10][6]~q\ : std_logic;
SIGNAL \regs[11][6]~feeder_combout\ : std_logic;
SIGNAL \regs[11][6]~q\ : std_logic;
SIGNAL \regs[8][6]~q\ : std_logic;
SIGNAL \regs[9][6]~feeder_combout\ : std_logic;
SIGNAL \regs[9][6]~q\ : std_logic;
SIGNAL \Mux25~7_combout\ : std_logic;
SIGNAL \regs[30][6]~feeder_combout\ : std_logic;
SIGNAL \regs[30][6]~q\ : std_logic;
SIGNAL \regs[22][6]~q\ : std_logic;
SIGNAL \regs[26][6]~q\ : std_logic;
SIGNAL \regs[18][6]~q\ : std_logic;
SIGNAL \Mux25~2_combout\ : std_logic;
SIGNAL \regs[17][6]~q\ : std_logic;
SIGNAL \regs[29][6]~q\ : std_logic;
SIGNAL \regs[21][6]~q\ : std_logic;
SIGNAL \regs[25][6]~q\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \regs[31][6]~q\ : std_logic;
SIGNAL \regs[23][6]~q\ : std_logic;
SIGNAL \regs[19][6]~feeder_combout\ : std_logic;
SIGNAL \regs[19][6]~q\ : std_logic;
SIGNAL \regs[27][6]~feeder_combout\ : std_logic;
SIGNAL \regs[27][6]~q\ : std_logic;
SIGNAL \Mux25~3_combout\ : std_logic;
SIGNAL \regs[16][6]~q\ : std_logic;
SIGNAL \regs[28][6]~q\ : std_logic;
SIGNAL \regs[24][6]~q\ : std_logic;
SIGNAL \regs[20][6]~q\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux25~4_combout\ : std_logic;
SIGNAL \Mux25~9_combout\ : std_logic;
SIGNAL \wdata[7]~input_o\ : std_logic;
SIGNAL \regs[1][7]~q\ : std_logic;
SIGNAL \regs[3][7]~q\ : std_logic;
SIGNAL \regs[7][7]~q\ : std_logic;
SIGNAL \regs[4][7]~q\ : std_logic;
SIGNAL \regs[5][7]~q\ : std_logic;
SIGNAL \regs[6][7]~feeder_combout\ : std_logic;
SIGNAL \regs[6][7]~q\ : std_logic;
SIGNAL \Mux24~5_combout\ : std_logic;
SIGNAL \regs[2][7]~q\ : std_logic;
SIGNAL \Mux24~6_combout\ : std_logic;
SIGNAL \regs[10][7]~q\ : std_logic;
SIGNAL \regs[8][7]~feeder_combout\ : std_logic;
SIGNAL \regs[8][7]~q\ : std_logic;
SIGNAL \regs[9][7]~q\ : std_logic;
SIGNAL \regs[11][7]~q\ : std_logic;
SIGNAL \Mux24~7_combout\ : std_logic;
SIGNAL \regs[14][7]~feeder_combout\ : std_logic;
SIGNAL \regs[14][7]~q\ : std_logic;
SIGNAL \regs[15][7]~feeder_combout\ : std_logic;
SIGNAL \regs[15][7]~q\ : std_logic;
SIGNAL \regs[13][7]~feeder_combout\ : std_logic;
SIGNAL \regs[13][7]~q\ : std_logic;
SIGNAL \regs[12][7]~feeder_combout\ : std_logic;
SIGNAL \regs[12][7]~q\ : std_logic;
SIGNAL \Mux24~8_combout\ : std_logic;
SIGNAL \regs[24][7]~q\ : std_logic;
SIGNAL \regs[16][7]~q\ : std_logic;
SIGNAL \regs[28][7]~feeder_combout\ : std_logic;
SIGNAL \regs[28][7]~q\ : std_logic;
SIGNAL \regs[20][7]~q\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \regs[22][7]~q\ : std_logic;
SIGNAL \regs[26][7]~feeder_combout\ : std_logic;
SIGNAL \regs[26][7]~q\ : std_logic;
SIGNAL \regs[30][7]~q\ : std_logic;
SIGNAL \regs[18][7]~feeder_combout\ : std_logic;
SIGNAL \regs[18][7]~q\ : std_logic;
SIGNAL \Mux24~2_combout\ : std_logic;
SIGNAL \regs[19][7]~q\ : std_logic;
SIGNAL \regs[31][7]~q\ : std_logic;
SIGNAL \regs[23][7]~q\ : std_logic;
SIGNAL \regs[27][7]~feeder_combout\ : std_logic;
SIGNAL \regs[27][7]~q\ : std_logic;
SIGNAL \Mux24~3_combout\ : std_logic;
SIGNAL \regs[17][7]~q\ : std_logic;
SIGNAL \regs[25][7]~q\ : std_logic;
SIGNAL \regs[29][7]~feeder_combout\ : std_logic;
SIGNAL \regs[29][7]~q\ : std_logic;
SIGNAL \regs[21][7]~q\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \Mux24~4_combout\ : std_logic;
SIGNAL \Mux24~9_combout\ : std_logic;
SIGNAL \wdata[8]~input_o\ : std_logic;
SIGNAL \regs[15][8]~q\ : std_logic;
SIGNAL \regs[14][8]~q\ : std_logic;
SIGNAL \regs[13][8]~q\ : std_logic;
SIGNAL \regs[12][8]~feeder_combout\ : std_logic;
SIGNAL \regs[12][8]~q\ : std_logic;
SIGNAL \Mux23~8_combout\ : std_logic;
SIGNAL \regs[11][8]~q\ : std_logic;
SIGNAL \regs[10][8]~q\ : std_logic;
SIGNAL \regs[8][8]~q\ : std_logic;
SIGNAL \regs[9][8]~feeder_combout\ : std_logic;
SIGNAL \regs[9][8]~q\ : std_logic;
SIGNAL \Mux23~7_combout\ : std_logic;
SIGNAL \regs[3][8]~q\ : std_logic;
SIGNAL \regs[1][8]~q\ : std_logic;
SIGNAL \regs[2][8]~feeder_combout\ : std_logic;
SIGNAL \regs[2][8]~q\ : std_logic;
SIGNAL \regs[4][8]~q\ : std_logic;
SIGNAL \regs[7][8]~q\ : std_logic;
SIGNAL \regs[6][8]~q\ : std_logic;
SIGNAL \regs[5][8]~feeder_combout\ : std_logic;
SIGNAL \regs[5][8]~q\ : std_logic;
SIGNAL \Mux23~5_combout\ : std_logic;
SIGNAL \Mux23~6_combout\ : std_logic;
SIGNAL \regs[16][8]~q\ : std_logic;
SIGNAL \regs[24][8]~q\ : std_logic;
SIGNAL \regs[28][8]~feeder_combout\ : std_logic;
SIGNAL \regs[28][8]~q\ : std_logic;
SIGNAL \regs[20][8]~feeder_combout\ : std_logic;
SIGNAL \regs[20][8]~q\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \regs[17][8]~q\ : std_logic;
SIGNAL \regs[25][8]~q\ : std_logic;
SIGNAL \regs[21][8]~q\ : std_logic;
SIGNAL \regs[29][8]~q\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \regs[23][8]~q\ : std_logic;
SIGNAL \regs[27][8]~q\ : std_logic;
SIGNAL \regs[31][8]~q\ : std_logic;
SIGNAL \regs[19][8]~feeder_combout\ : std_logic;
SIGNAL \regs[19][8]~q\ : std_logic;
SIGNAL \Mux23~3_combout\ : std_logic;
SIGNAL \regs[22][8]~q\ : std_logic;
SIGNAL \regs[30][8]~q\ : std_logic;
SIGNAL \regs[26][8]~feeder_combout\ : std_logic;
SIGNAL \regs[26][8]~q\ : std_logic;
SIGNAL \regs[18][8]~q\ : std_logic;
SIGNAL \Mux23~2_combout\ : std_logic;
SIGNAL \Mux23~4_combout\ : std_logic;
SIGNAL \Mux23~9_combout\ : std_logic;
SIGNAL \wdata[9]~input_o\ : std_logic;
SIGNAL \regs[9][9]~q\ : std_logic;
SIGNAL \regs[8][9]~q\ : std_logic;
SIGNAL \regs[11][9]~q\ : std_logic;
SIGNAL \regs[10][9]~q\ : std_logic;
SIGNAL \Mux22~7_combout\ : std_logic;
SIGNAL \regs[15][9]~q\ : std_logic;
SIGNAL \regs[14][9]~q\ : std_logic;
SIGNAL \regs[13][9]~feeder_combout\ : std_logic;
SIGNAL \regs[13][9]~q\ : std_logic;
SIGNAL \regs[12][9]~feeder_combout\ : std_logic;
SIGNAL \regs[12][9]~q\ : std_logic;
SIGNAL \Mux22~8_combout\ : std_logic;
SIGNAL \regs[1][9]~q\ : std_logic;
SIGNAL \regs[3][9]~q\ : std_logic;
SIGNAL \regs[2][9]~q\ : std_logic;
SIGNAL \regs[4][9]~q\ : std_logic;
SIGNAL \regs[5][9]~q\ : std_logic;
SIGNAL \regs[6][9]~feeder_combout\ : std_logic;
SIGNAL \regs[6][9]~q\ : std_logic;
SIGNAL \regs[7][9]~q\ : std_logic;
SIGNAL \Mux22~5_combout\ : std_logic;
SIGNAL \Mux22~6_combout\ : std_logic;
SIGNAL \regs[23][9]~q\ : std_logic;
SIGNAL \regs[19][9]~q\ : std_logic;
SIGNAL \regs[27][9]~q\ : std_logic;
SIGNAL \regs[31][9]~q\ : std_logic;
SIGNAL \Mux22~3_combout\ : std_logic;
SIGNAL \regs[20][9]~q\ : std_logic;
SIGNAL \regs[24][9]~q\ : std_logic;
SIGNAL \regs[16][9]~q\ : std_logic;
SIGNAL \regs[28][9]~q\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \regs[25][9]~feeder_combout\ : std_logic;
SIGNAL \regs[25][9]~q\ : std_logic;
SIGNAL \regs[17][9]~q\ : std_logic;
SIGNAL \regs[29][9]~feeder_combout\ : std_logic;
SIGNAL \regs[29][9]~q\ : std_logic;
SIGNAL \regs[21][9]~q\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \regs[26][9]~q\ : std_logic;
SIGNAL \regs[30][9]~q\ : std_logic;
SIGNAL \regs[22][9]~q\ : std_logic;
SIGNAL \regs[18][9]~q\ : std_logic;
SIGNAL \Mux22~2_combout\ : std_logic;
SIGNAL \Mux22~4_combout\ : std_logic;
SIGNAL \Mux22~9_combout\ : std_logic;
SIGNAL \wdata[10]~input_o\ : std_logic;
SIGNAL \regs[12][10]~feeder_combout\ : std_logic;
SIGNAL \regs[12][10]~q\ : std_logic;
SIGNAL \regs[14][10]~q\ : std_logic;
SIGNAL \regs[15][10]~q\ : std_logic;
SIGNAL \regs[13][10]~q\ : std_logic;
SIGNAL \Mux21~8_combout\ : std_logic;
SIGNAL \regs[3][10]~q\ : std_logic;
SIGNAL \regs[1][10]~feeder_combout\ : std_logic;
SIGNAL \regs[1][10]~q\ : std_logic;
SIGNAL \regs[2][10]~feeder_combout\ : std_logic;
SIGNAL \regs[2][10]~q\ : std_logic;
SIGNAL \regs[5][10]~feeder_combout\ : std_logic;
SIGNAL \regs[5][10]~q\ : std_logic;
SIGNAL \regs[4][10]~q\ : std_logic;
SIGNAL \regs[6][10]~feeder_combout\ : std_logic;
SIGNAL \regs[6][10]~q\ : std_logic;
SIGNAL \regs[7][10]~q\ : std_logic;
SIGNAL \Mux21~5_combout\ : std_logic;
SIGNAL \Mux21~6_combout\ : std_logic;
SIGNAL \regs[9][10]~q\ : std_logic;
SIGNAL \regs[11][10]~q\ : std_logic;
SIGNAL \regs[10][10]~q\ : std_logic;
SIGNAL \regs[8][10]~q\ : std_logic;
SIGNAL \Mux21~7_combout\ : std_logic;
SIGNAL \regs[29][10]~feeder_combout\ : std_logic;
SIGNAL \regs[29][10]~q\ : std_logic;
SIGNAL \regs[21][10]~feeder_combout\ : std_logic;
SIGNAL \regs[21][10]~q\ : std_logic;
SIGNAL \regs[17][10]~q\ : std_logic;
SIGNAL \regs[25][10]~feeder_combout\ : std_logic;
SIGNAL \regs[25][10]~q\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \regs[16][10]~feeder_combout\ : std_logic;
SIGNAL \regs[16][10]~q\ : std_logic;
SIGNAL \regs[24][10]~feeder_combout\ : std_logic;
SIGNAL \regs[24][10]~q\ : std_logic;
SIGNAL \regs[28][10]~feeder_combout\ : std_logic;
SIGNAL \regs[28][10]~q\ : std_logic;
SIGNAL \regs[20][10]~feeder_combout\ : std_logic;
SIGNAL \regs[20][10]~q\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \regs[23][10]~q\ : std_logic;
SIGNAL \regs[27][10]~feeder_combout\ : std_logic;
SIGNAL \regs[27][10]~q\ : std_logic;
SIGNAL \regs[31][10]~q\ : std_logic;
SIGNAL \regs[19][10]~q\ : std_logic;
SIGNAL \Mux21~3_combout\ : std_logic;
SIGNAL \regs[22][10]~q\ : std_logic;
SIGNAL \regs[18][10]~q\ : std_logic;
SIGNAL \regs[30][10]~q\ : std_logic;
SIGNAL \regs[26][10]~q\ : std_logic;
SIGNAL \Mux21~2_combout\ : std_logic;
SIGNAL \Mux21~4_combout\ : std_logic;
SIGNAL \Mux21~9_combout\ : std_logic;
SIGNAL \wdata[11]~input_o\ : std_logic;
SIGNAL \regs[12][11]~q\ : std_logic;
SIGNAL \regs[15][11]~q\ : std_logic;
SIGNAL \regs[14][11]~q\ : std_logic;
SIGNAL \regs[13][11]~q\ : std_logic;
SIGNAL \Mux20~8_combout\ : std_logic;
SIGNAL \regs[3][11]~q\ : std_logic;
SIGNAL \regs[1][11]~feeder_combout\ : std_logic;
SIGNAL \regs[1][11]~q\ : std_logic;
SIGNAL \regs[2][11]~feeder_combout\ : std_logic;
SIGNAL \regs[2][11]~q\ : std_logic;
SIGNAL \regs[7][11]~q\ : std_logic;
SIGNAL \regs[4][11]~q\ : std_logic;
SIGNAL \regs[6][11]~feeder_combout\ : std_logic;
SIGNAL \regs[6][11]~q\ : std_logic;
SIGNAL \regs[5][11]~feeder_combout\ : std_logic;
SIGNAL \regs[5][11]~q\ : std_logic;
SIGNAL \Mux20~5_combout\ : std_logic;
SIGNAL \Mux20~6_combout\ : std_logic;
SIGNAL \regs[11][11]~q\ : std_logic;
SIGNAL \regs[9][11]~q\ : std_logic;
SIGNAL \regs[8][11]~feeder_combout\ : std_logic;
SIGNAL \regs[8][11]~q\ : std_logic;
SIGNAL \regs[10][11]~q\ : std_logic;
SIGNAL \Mux20~7_combout\ : std_logic;
SIGNAL \regs[23][11]~q\ : std_logic;
SIGNAL \regs[27][11]~q\ : std_logic;
SIGNAL \regs[31][11]~q\ : std_logic;
SIGNAL \regs[19][11]~q\ : std_logic;
SIGNAL \Mux20~3_combout\ : std_logic;
SIGNAL \regs[30][11]~q\ : std_logic;
SIGNAL \regs[26][11]~q\ : std_logic;
SIGNAL \regs[22][11]~q\ : std_logic;
SIGNAL \regs[18][11]~q\ : std_logic;
SIGNAL \Mux20~2_combout\ : std_logic;
SIGNAL \regs[25][11]~q\ : std_logic;
SIGNAL \regs[29][11]~feeder_combout\ : std_logic;
SIGNAL \regs[29][11]~q\ : std_logic;
SIGNAL \regs[21][11]~q\ : std_logic;
SIGNAL \regs[17][11]~q\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \regs[16][11]~q\ : std_logic;
SIGNAL \regs[24][11]~q\ : std_logic;
SIGNAL \regs[20][11]~q\ : std_logic;
SIGNAL \regs[28][11]~feeder_combout\ : std_logic;
SIGNAL \regs[28][11]~q\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Mux20~4_combout\ : std_logic;
SIGNAL \Mux20~9_combout\ : std_logic;
SIGNAL \wdata[12]~input_o\ : std_logic;
SIGNAL \regs[13][12]~feeder_combout\ : std_logic;
SIGNAL \regs[13][12]~q\ : std_logic;
SIGNAL \regs[14][12]~feeder_combout\ : std_logic;
SIGNAL \regs[14][12]~q\ : std_logic;
SIGNAL \regs[12][12]~feeder_combout\ : std_logic;
SIGNAL \regs[12][12]~q\ : std_logic;
SIGNAL \regs[15][12]~feeder_combout\ : std_logic;
SIGNAL \regs[15][12]~q\ : std_logic;
SIGNAL \Mux19~8_combout\ : std_logic;
SIGNAL \regs[22][12]~q\ : std_logic;
SIGNAL \regs[30][12]~q\ : std_logic;
SIGNAL \regs[18][12]~q\ : std_logic;
SIGNAL \regs[26][12]~q\ : std_logic;
SIGNAL \Mux19~2_combout\ : std_logic;
SIGNAL \regs[23][12]~q\ : std_logic;
SIGNAL \regs[27][12]~q\ : std_logic;
SIGNAL \regs[31][12]~q\ : std_logic;
SIGNAL \regs[19][12]~feeder_combout\ : std_logic;
SIGNAL \regs[19][12]~q\ : std_logic;
SIGNAL \Mux19~3_combout\ : std_logic;
SIGNAL \regs[17][12]~q\ : std_logic;
SIGNAL \regs[25][12]~q\ : std_logic;
SIGNAL \regs[21][12]~q\ : std_logic;
SIGNAL \regs[29][12]~q\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \regs[16][12]~q\ : std_logic;
SIGNAL \regs[24][12]~q\ : std_logic;
SIGNAL \regs[28][12]~q\ : std_logic;
SIGNAL \regs[20][12]~feeder_combout\ : std_logic;
SIGNAL \regs[20][12]~q\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux19~4_combout\ : std_logic;
SIGNAL \regs[9][12]~feeder_combout\ : std_logic;
SIGNAL \regs[9][12]~q\ : std_logic;
SIGNAL \regs[8][12]~q\ : std_logic;
SIGNAL \regs[10][12]~q\ : std_logic;
SIGNAL \regs[11][12]~feeder_combout\ : std_logic;
SIGNAL \regs[11][12]~q\ : std_logic;
SIGNAL \Mux19~7_combout\ : std_logic;
SIGNAL \regs[3][12]~q\ : std_logic;
SIGNAL \regs[4][12]~q\ : std_logic;
SIGNAL \regs[5][12]~feeder_combout\ : std_logic;
SIGNAL \regs[5][12]~q\ : std_logic;
SIGNAL \regs[6][12]~q\ : std_logic;
SIGNAL \regs[7][12]~feeder_combout\ : std_logic;
SIGNAL \regs[7][12]~q\ : std_logic;
SIGNAL \Mux19~5_combout\ : std_logic;
SIGNAL \regs[2][12]~q\ : std_logic;
SIGNAL \regs[1][12]~q\ : std_logic;
SIGNAL \Mux19~6_combout\ : std_logic;
SIGNAL \Mux19~9_combout\ : std_logic;
SIGNAL \wdata[13]~input_o\ : std_logic;
SIGNAL \regs[14][13]~q\ : std_logic;
SIGNAL \regs[13][13]~feeder_combout\ : std_logic;
SIGNAL \regs[13][13]~q\ : std_logic;
SIGNAL \regs[12][13]~q\ : std_logic;
SIGNAL \regs[15][13]~q\ : std_logic;
SIGNAL \Mux18~8_combout\ : std_logic;
SIGNAL \regs[10][13]~q\ : std_logic;
SIGNAL \regs[11][13]~q\ : std_logic;
SIGNAL \regs[9][13]~q\ : std_logic;
SIGNAL \regs[8][13]~feeder_combout\ : std_logic;
SIGNAL \regs[8][13]~q\ : std_logic;
SIGNAL \Mux18~7_combout\ : std_logic;
SIGNAL \regs[3][13]~q\ : std_logic;
SIGNAL \regs[1][13]~q\ : std_logic;
SIGNAL \regs[2][13]~q\ : std_logic;
SIGNAL \regs[7][13]~q\ : std_logic;
SIGNAL \regs[5][13]~feeder_combout\ : std_logic;
SIGNAL \regs[5][13]~q\ : std_logic;
SIGNAL \regs[6][13]~q\ : std_logic;
SIGNAL \regs[4][13]~q\ : std_logic;
SIGNAL \Mux18~5_combout\ : std_logic;
SIGNAL \Mux18~6_combout\ : std_logic;
SIGNAL \regs[30][13]~feeder_combout\ : std_logic;
SIGNAL \regs[30][13]~q\ : std_logic;
SIGNAL \regs[18][13]~feeder_combout\ : std_logic;
SIGNAL \regs[18][13]~q\ : std_logic;
SIGNAL \regs[26][13]~q\ : std_logic;
SIGNAL \regs[22][13]~q\ : std_logic;
SIGNAL \Mux18~2_combout\ : std_logic;
SIGNAL \regs[17][13]~q\ : std_logic;
SIGNAL \regs[29][13]~q\ : std_logic;
SIGNAL \regs[25][13]~q\ : std_logic;
SIGNAL \regs[21][13]~feeder_combout\ : std_logic;
SIGNAL \regs[21][13]~q\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \regs[31][13]~q\ : std_logic;
SIGNAL \regs[23][13]~q\ : std_logic;
SIGNAL \regs[27][13]~q\ : std_logic;
SIGNAL \regs[19][13]~q\ : std_logic;
SIGNAL \Mux18~3_combout\ : std_logic;
SIGNAL \regs[20][13]~q\ : std_logic;
SIGNAL \regs[24][13]~q\ : std_logic;
SIGNAL \regs[28][13]~feeder_combout\ : std_logic;
SIGNAL \regs[28][13]~q\ : std_logic;
SIGNAL \regs[16][13]~q\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux18~4_combout\ : std_logic;
SIGNAL \Mux18~9_combout\ : std_logic;
SIGNAL \wdata[14]~input_o\ : std_logic;
SIGNAL \regs[13][14]~q\ : std_logic;
SIGNAL \regs[15][14]~q\ : std_logic;
SIGNAL \regs[14][14]~q\ : std_logic;
SIGNAL \regs[12][14]~feeder_combout\ : std_logic;
SIGNAL \regs[12][14]~q\ : std_logic;
SIGNAL \Mux17~8_combout\ : std_logic;
SIGNAL \regs[10][14]~q\ : std_logic;
SIGNAL \regs[11][14]~q\ : std_logic;
SIGNAL \regs[9][14]~q\ : std_logic;
SIGNAL \regs[8][14]~q\ : std_logic;
SIGNAL \Mux17~7_combout\ : std_logic;
SIGNAL \regs[3][14]~feeder_combout\ : std_logic;
SIGNAL \regs[3][14]~q\ : std_logic;
SIGNAL \regs[2][14]~feeder_combout\ : std_logic;
SIGNAL \regs[2][14]~q\ : std_logic;
SIGNAL \regs[1][14]~q\ : std_logic;
SIGNAL \regs[7][14]~feeder_combout\ : std_logic;
SIGNAL \regs[7][14]~q\ : std_logic;
SIGNAL \regs[4][14]~q\ : std_logic;
SIGNAL \regs[5][14]~q\ : std_logic;
SIGNAL \regs[6][14]~q\ : std_logic;
SIGNAL \Mux17~5_combout\ : std_logic;
SIGNAL \Mux17~6_combout\ : std_logic;
SIGNAL \regs[17][14]~q\ : std_logic;
SIGNAL \regs[21][14]~q\ : std_logic;
SIGNAL \regs[29][14]~feeder_combout\ : std_logic;
SIGNAL \regs[29][14]~q\ : std_logic;
SIGNAL \regs[25][14]~feeder_combout\ : std_logic;
SIGNAL \regs[25][14]~q\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \regs[23][14]~q\ : std_logic;
SIGNAL \regs[31][14]~q\ : std_logic;
SIGNAL \regs[27][14]~q\ : std_logic;
SIGNAL \regs[19][14]~feeder_combout\ : std_logic;
SIGNAL \regs[19][14]~q\ : std_logic;
SIGNAL \Mux17~3_combout\ : std_logic;
SIGNAL \regs[30][14]~q\ : std_logic;
SIGNAL \regs[26][14]~feeder_combout\ : std_logic;
SIGNAL \regs[26][14]~q\ : std_logic;
SIGNAL \regs[22][14]~q\ : std_logic;
SIGNAL \regs[18][14]~feeder_combout\ : std_logic;
SIGNAL \regs[18][14]~q\ : std_logic;
SIGNAL \Mux17~2_combout\ : std_logic;
SIGNAL \regs[24][14]~q\ : std_logic;
SIGNAL \regs[28][14]~q\ : std_logic;
SIGNAL \regs[20][14]~feeder_combout\ : std_logic;
SIGNAL \regs[20][14]~q\ : std_logic;
SIGNAL \regs[16][14]~q\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux17~4_combout\ : std_logic;
SIGNAL \Mux17~9_combout\ : std_logic;
SIGNAL \wdata[15]~input_o\ : std_logic;
SIGNAL \regs[15][15]~q\ : std_logic;
SIGNAL \regs[13][15]~feeder_combout\ : std_logic;
SIGNAL \regs[13][15]~q\ : std_logic;
SIGNAL \regs[14][15]~q\ : std_logic;
SIGNAL \regs[12][15]~feeder_combout\ : std_logic;
SIGNAL \regs[12][15]~q\ : std_logic;
SIGNAL \Mux16~8_combout\ : std_logic;
SIGNAL \regs[8][15]~q\ : std_logic;
SIGNAL \regs[11][15]~q\ : std_logic;
SIGNAL \regs[10][15]~q\ : std_logic;
SIGNAL \regs[9][15]~feeder_combout\ : std_logic;
SIGNAL \regs[9][15]~q\ : std_logic;
SIGNAL \Mux16~7_combout\ : std_logic;
SIGNAL \regs[2][15]~q\ : std_logic;
SIGNAL \regs[3][15]~q\ : std_logic;
SIGNAL \regs[1][15]~q\ : std_logic;
SIGNAL \regs[4][15]~q\ : std_logic;
SIGNAL \regs[5][15]~q\ : std_logic;
SIGNAL \regs[7][15]~q\ : std_logic;
SIGNAL \regs[6][15]~feeder_combout\ : std_logic;
SIGNAL \regs[6][15]~q\ : std_logic;
SIGNAL \Mux16~5_combout\ : std_logic;
SIGNAL \Mux16~6_combout\ : std_logic;
SIGNAL \regs[23][15]~q\ : std_logic;
SIGNAL \regs[27][15]~feeder_combout\ : std_logic;
SIGNAL \regs[27][15]~q\ : std_logic;
SIGNAL \regs[31][15]~q\ : std_logic;
SIGNAL \regs[19][15]~feeder_combout\ : std_logic;
SIGNAL \regs[19][15]~q\ : std_logic;
SIGNAL \Mux16~3_combout\ : std_logic;
SIGNAL \regs[24][15]~q\ : std_logic;
SIGNAL \regs[28][15]~feeder_combout\ : std_logic;
SIGNAL \regs[28][15]~q\ : std_logic;
SIGNAL \regs[16][15]~q\ : std_logic;
SIGNAL \regs[20][15]~feeder_combout\ : std_logic;
SIGNAL \regs[20][15]~q\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \regs[25][15]~q\ : std_logic;
SIGNAL \regs[17][15]~q\ : std_logic;
SIGNAL \regs[29][15]~q\ : std_logic;
SIGNAL \regs[21][15]~q\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \regs[30][15]~q\ : std_logic;
SIGNAL \regs[22][15]~q\ : std_logic;
SIGNAL \regs[18][15]~q\ : std_logic;
SIGNAL \regs[26][15]~feeder_combout\ : std_logic;
SIGNAL \regs[26][15]~q\ : std_logic;
SIGNAL \Mux16~2_combout\ : std_logic;
SIGNAL \Mux16~4_combout\ : std_logic;
SIGNAL \Mux16~9_combout\ : std_logic;
SIGNAL \wdata[16]~input_o\ : std_logic;
SIGNAL \regs[15][16]~q\ : std_logic;
SIGNAL \regs[14][16]~q\ : std_logic;
SIGNAL \regs[12][16]~feeder_combout\ : std_logic;
SIGNAL \regs[12][16]~q\ : std_logic;
SIGNAL \regs[13][16]~feeder_combout\ : std_logic;
SIGNAL \regs[13][16]~q\ : std_logic;
SIGNAL \Mux15~8_combout\ : std_logic;
SIGNAL \regs[10][16]~feeder_combout\ : std_logic;
SIGNAL \regs[10][16]~q\ : std_logic;
SIGNAL \regs[9][16]~feeder_combout\ : std_logic;
SIGNAL \regs[9][16]~q\ : std_logic;
SIGNAL \regs[8][16]~feeder_combout\ : std_logic;
SIGNAL \regs[8][16]~q\ : std_logic;
SIGNAL \regs[11][16]~feeder_combout\ : std_logic;
SIGNAL \regs[11][16]~q\ : std_logic;
SIGNAL \Mux15~7_combout\ : std_logic;
SIGNAL \regs[2][16]~feeder_combout\ : std_logic;
SIGNAL \regs[2][16]~q\ : std_logic;
SIGNAL \regs[3][16]~q\ : std_logic;
SIGNAL \regs[1][16]~q\ : std_logic;
SIGNAL \regs[4][16]~q\ : std_logic;
SIGNAL \regs[5][16]~q\ : std_logic;
SIGNAL \regs[7][16]~feeder_combout\ : std_logic;
SIGNAL \regs[7][16]~q\ : std_logic;
SIGNAL \regs[6][16]~feeder_combout\ : std_logic;
SIGNAL \regs[6][16]~q\ : std_logic;
SIGNAL \Mux15~5_combout\ : std_logic;
SIGNAL \Mux15~6_combout\ : std_logic;
SIGNAL \regs[29][16]~q\ : std_logic;
SIGNAL \regs[17][16]~q\ : std_logic;
SIGNAL \regs[21][16]~q\ : std_logic;
SIGNAL \regs[25][16]~q\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \regs[23][16]~q\ : std_logic;
SIGNAL \regs[31][16]~q\ : std_logic;
SIGNAL \regs[19][16]~feeder_combout\ : std_logic;
SIGNAL \regs[19][16]~q\ : std_logic;
SIGNAL \regs[27][16]~feeder_combout\ : std_logic;
SIGNAL \regs[27][16]~q\ : std_logic;
SIGNAL \Mux15~3_combout\ : std_logic;
SIGNAL \regs[22][16]~q\ : std_logic;
SIGNAL \regs[30][16]~feeder_combout\ : std_logic;
SIGNAL \regs[30][16]~q\ : std_logic;
SIGNAL \regs[18][16]~feeder_combout\ : std_logic;
SIGNAL \regs[18][16]~q\ : std_logic;
SIGNAL \regs[26][16]~feeder_combout\ : std_logic;
SIGNAL \regs[26][16]~q\ : std_logic;
SIGNAL \Mux15~2_combout\ : std_logic;
SIGNAL \regs[28][16]~q\ : std_logic;
SIGNAL \regs[24][16]~q\ : std_logic;
SIGNAL \regs[16][16]~q\ : std_logic;
SIGNAL \regs[20][16]~q\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux15~4_combout\ : std_logic;
SIGNAL \Mux15~9_combout\ : std_logic;
SIGNAL \wdata[17]~input_o\ : std_logic;
SIGNAL \regs[10][17]~q\ : std_logic;
SIGNAL \regs[11][17]~q\ : std_logic;
SIGNAL \regs[9][17]~q\ : std_logic;
SIGNAL \regs[8][17]~feeder_combout\ : std_logic;
SIGNAL \regs[8][17]~q\ : std_logic;
SIGNAL \Mux14~7_combout\ : std_logic;
SIGNAL \regs[15][17]~q\ : std_logic;
SIGNAL \regs[14][17]~q\ : std_logic;
SIGNAL \regs[12][17]~feeder_combout\ : std_logic;
SIGNAL \regs[12][17]~q\ : std_logic;
SIGNAL \regs[13][17]~feeder_combout\ : std_logic;
SIGNAL \regs[13][17]~q\ : std_logic;
SIGNAL \Mux14~8_combout\ : std_logic;
SIGNAL \regs[1][17]~q\ : std_logic;
SIGNAL \regs[3][17]~q\ : std_logic;
SIGNAL \regs[2][17]~q\ : std_logic;
SIGNAL \regs[6][17]~q\ : std_logic;
SIGNAL \regs[4][17]~q\ : std_logic;
SIGNAL \regs[5][17]~feeder_combout\ : std_logic;
SIGNAL \regs[5][17]~q\ : std_logic;
SIGNAL \regs[7][17]~q\ : std_logic;
SIGNAL \Mux14~5_combout\ : std_logic;
SIGNAL \Mux14~6_combout\ : std_logic;
SIGNAL \regs[31][17]~q\ : std_logic;
SIGNAL \regs[27][17]~q\ : std_logic;
SIGNAL \regs[23][17]~q\ : std_logic;
SIGNAL \regs[19][17]~feeder_combout\ : std_logic;
SIGNAL \regs[19][17]~q\ : std_logic;
SIGNAL \Mux14~3_combout\ : std_logic;
SIGNAL \regs[16][17]~q\ : std_logic;
SIGNAL \regs[28][17]~q\ : std_logic;
SIGNAL \regs[20][17]~q\ : std_logic;
SIGNAL \regs[24][17]~q\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \regs[22][17]~feeder_combout\ : std_logic;
SIGNAL \regs[22][17]~q\ : std_logic;
SIGNAL \regs[30][17]~q\ : std_logic;
SIGNAL \regs[18][17]~q\ : std_logic;
SIGNAL \regs[26][17]~q\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \regs[17][17]~q\ : std_logic;
SIGNAL \regs[25][17]~q\ : std_logic;
SIGNAL \regs[21][17]~feeder_combout\ : std_logic;
SIGNAL \regs[21][17]~q\ : std_logic;
SIGNAL \regs[29][17]~q\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \Mux14~4_combout\ : std_logic;
SIGNAL \Mux14~9_combout\ : std_logic;
SIGNAL \wdata[18]~input_o\ : std_logic;
SIGNAL \regs[9][18]~q\ : std_logic;
SIGNAL \regs[10][18]~q\ : std_logic;
SIGNAL \regs[8][18]~q\ : std_logic;
SIGNAL \regs[11][18]~q\ : std_logic;
SIGNAL \Mux13~7_combout\ : std_logic;
SIGNAL \regs[14][18]~q\ : std_logic;
SIGNAL \regs[12][18]~feeder_combout\ : std_logic;
SIGNAL \regs[12][18]~q\ : std_logic;
SIGNAL \regs[15][18]~q\ : std_logic;
SIGNAL \regs[13][18]~feeder_combout\ : std_logic;
SIGNAL \regs[13][18]~q\ : std_logic;
SIGNAL \Mux13~8_combout\ : std_logic;
SIGNAL \regs[2][18]~feeder_combout\ : std_logic;
SIGNAL \regs[2][18]~q\ : std_logic;
SIGNAL \regs[3][18]~feeder_combout\ : std_logic;
SIGNAL \regs[3][18]~q\ : std_logic;
SIGNAL \regs[1][18]~q\ : std_logic;
SIGNAL \regs[5][18]~q\ : std_logic;
SIGNAL \regs[4][18]~feeder_combout\ : std_logic;
SIGNAL \regs[4][18]~q\ : std_logic;
SIGNAL \regs[6][18]~q\ : std_logic;
SIGNAL \regs[7][18]~q\ : std_logic;
SIGNAL \Mux13~5_combout\ : std_logic;
SIGNAL \Mux13~6_combout\ : std_logic;
SIGNAL \regs[31][18]~feeder_combout\ : std_logic;
SIGNAL \regs[31][18]~q\ : std_logic;
SIGNAL \regs[23][18]~q\ : std_logic;
SIGNAL \regs[27][18]~feeder_combout\ : std_logic;
SIGNAL \regs[27][18]~q\ : std_logic;
SIGNAL \regs[19][18]~q\ : std_logic;
SIGNAL \Mux13~3_combout\ : std_logic;
SIGNAL \regs[21][18]~q\ : std_logic;
SIGNAL \regs[17][18]~q\ : std_logic;
SIGNAL \regs[25][18]~q\ : std_logic;
SIGNAL \regs[29][18]~feeder_combout\ : std_logic;
SIGNAL \regs[29][18]~q\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \regs[24][18]~q\ : std_logic;
SIGNAL \regs[16][18]~q\ : std_logic;
SIGNAL \regs[20][18]~q\ : std_logic;
SIGNAL \regs[28][18]~q\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \regs[22][18]~q\ : std_logic;
SIGNAL \regs[26][18]~q\ : std_logic;
SIGNAL \regs[18][18]~q\ : std_logic;
SIGNAL \regs[30][18]~q\ : std_logic;
SIGNAL \Mux13~2_combout\ : std_logic;
SIGNAL \Mux13~4_combout\ : std_logic;
SIGNAL \Mux13~9_combout\ : std_logic;
SIGNAL \wdata[19]~input_o\ : std_logic;
SIGNAL \regs[15][19]~q\ : std_logic;
SIGNAL \regs[13][19]~q\ : std_logic;
SIGNAL \regs[14][19]~q\ : std_logic;
SIGNAL \regs[12][19]~q\ : std_logic;
SIGNAL \Mux12~8_combout\ : std_logic;
SIGNAL \regs[8][19]~q\ : std_logic;
SIGNAL \regs[9][19]~q\ : std_logic;
SIGNAL \regs[10][19]~q\ : std_logic;
SIGNAL \regs[11][19]~q\ : std_logic;
SIGNAL \Mux12~7_combout\ : std_logic;
SIGNAL \regs[3][19]~q\ : std_logic;
SIGNAL \regs[2][19]~q\ : std_logic;
SIGNAL \regs[1][19]~feeder_combout\ : std_logic;
SIGNAL \regs[1][19]~q\ : std_logic;
SIGNAL \regs[4][19]~q\ : std_logic;
SIGNAL \regs[5][19]~q\ : std_logic;
SIGNAL \regs[6][19]~q\ : std_logic;
SIGNAL \regs[7][19]~feeder_combout\ : std_logic;
SIGNAL \regs[7][19]~q\ : std_logic;
SIGNAL \Mux12~5_combout\ : std_logic;
SIGNAL \Mux12~6_combout\ : std_logic;
SIGNAL \regs[25][19]~q\ : std_logic;
SIGNAL \regs[29][19]~q\ : std_logic;
SIGNAL \regs[17][19]~q\ : std_logic;
SIGNAL \regs[21][19]~feeder_combout\ : std_logic;
SIGNAL \regs[21][19]~q\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \regs[24][19]~q\ : std_logic;
SIGNAL \regs[16][19]~q\ : std_logic;
SIGNAL \regs[28][19]~q\ : std_logic;
SIGNAL \regs[20][19]~feeder_combout\ : std_logic;
SIGNAL \regs[20][19]~q\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \regs[27][19]~feeder_combout\ : std_logic;
SIGNAL \regs[27][19]~q\ : std_logic;
SIGNAL \regs[31][19]~q\ : std_logic;
SIGNAL \regs[23][19]~q\ : std_logic;
SIGNAL \regs[19][19]~feeder_combout\ : std_logic;
SIGNAL \regs[19][19]~q\ : std_logic;
SIGNAL \Mux12~3_combout\ : std_logic;
SIGNAL \regs[22][19]~q\ : std_logic;
SIGNAL \regs[30][19]~q\ : std_logic;
SIGNAL \regs[26][19]~q\ : std_logic;
SIGNAL \regs[18][19]~feeder_combout\ : std_logic;
SIGNAL \regs[18][19]~q\ : std_logic;
SIGNAL \Mux12~2_combout\ : std_logic;
SIGNAL \Mux12~4_combout\ : std_logic;
SIGNAL \Mux12~9_combout\ : std_logic;
SIGNAL \wdata[20]~input_o\ : std_logic;
SIGNAL \regs[15][20]~q\ : std_logic;
SIGNAL \regs[13][20]~q\ : std_logic;
SIGNAL \regs[12][20]~q\ : std_logic;
SIGNAL \regs[14][20]~q\ : std_logic;
SIGNAL \Mux11~8_combout\ : std_logic;
SIGNAL \regs[11][20]~feeder_combout\ : std_logic;
SIGNAL \regs[11][20]~q\ : std_logic;
SIGNAL \regs[10][20]~feeder_combout\ : std_logic;
SIGNAL \regs[10][20]~q\ : std_logic;
SIGNAL \regs[9][20]~feeder_combout\ : std_logic;
SIGNAL \regs[9][20]~q\ : std_logic;
SIGNAL \regs[8][20]~q\ : std_logic;
SIGNAL \Mux11~7_combout\ : std_logic;
SIGNAL \regs[30][20]~feeder_combout\ : std_logic;
SIGNAL \regs[30][20]~q\ : std_logic;
SIGNAL \regs[22][20]~q\ : std_logic;
SIGNAL \regs[18][20]~feeder_combout\ : std_logic;
SIGNAL \regs[18][20]~q\ : std_logic;
SIGNAL \regs[26][20]~q\ : std_logic;
SIGNAL \Mux11~2_combout\ : std_logic;
SIGNAL \regs[29][20]~q\ : std_logic;
SIGNAL \regs[25][20]~q\ : std_logic;
SIGNAL \regs[21][20]~feeder_combout\ : std_logic;
SIGNAL \regs[21][20]~q\ : std_logic;
SIGNAL \regs[17][20]~q\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \regs[24][20]~q\ : std_logic;
SIGNAL \regs[28][20]~q\ : std_logic;
SIGNAL \regs[16][20]~q\ : std_logic;
SIGNAL \regs[20][20]~feeder_combout\ : std_logic;
SIGNAL \regs[20][20]~q\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \regs[31][20]~q\ : std_logic;
SIGNAL \regs[23][20]~q\ : std_logic;
SIGNAL \regs[19][20]~feeder_combout\ : std_logic;
SIGNAL \regs[19][20]~q\ : std_logic;
SIGNAL \regs[27][20]~q\ : std_logic;
SIGNAL \Mux11~3_combout\ : std_logic;
SIGNAL \Mux11~4_combout\ : std_logic;
SIGNAL \regs[3][20]~q\ : std_logic;
SIGNAL \regs[2][20]~feeder_combout\ : std_logic;
SIGNAL \regs[2][20]~q\ : std_logic;
SIGNAL \regs[1][20]~feeder_combout\ : std_logic;
SIGNAL \regs[1][20]~q\ : std_logic;
SIGNAL \regs[6][20]~feeder_combout\ : std_logic;
SIGNAL \regs[6][20]~q\ : std_logic;
SIGNAL \regs[5][20]~feeder_combout\ : std_logic;
SIGNAL \regs[5][20]~q\ : std_logic;
SIGNAL \regs[4][20]~q\ : std_logic;
SIGNAL \regs[7][20]~q\ : std_logic;
SIGNAL \Mux11~5_combout\ : std_logic;
SIGNAL \Mux11~6_combout\ : std_logic;
SIGNAL \Mux11~9_combout\ : std_logic;
SIGNAL \wdata[21]~input_o\ : std_logic;
SIGNAL \regs[10][21]~q\ : std_logic;
SIGNAL \regs[8][21]~feeder_combout\ : std_logic;
SIGNAL \regs[8][21]~q\ : std_logic;
SIGNAL \regs[9][21]~q\ : std_logic;
SIGNAL \regs[11][21]~q\ : std_logic;
SIGNAL \Mux10~7_combout\ : std_logic;
SIGNAL \regs[1][21]~q\ : std_logic;
SIGNAL \regs[2][21]~feeder_combout\ : std_logic;
SIGNAL \regs[2][21]~q\ : std_logic;
SIGNAL \regs[3][21]~q\ : std_logic;
SIGNAL \regs[7][21]~feeder_combout\ : std_logic;
SIGNAL \regs[7][21]~q\ : std_logic;
SIGNAL \regs[4][21]~q\ : std_logic;
SIGNAL \regs[5][21]~q\ : std_logic;
SIGNAL \regs[6][21]~feeder_combout\ : std_logic;
SIGNAL \regs[6][21]~q\ : std_logic;
SIGNAL \Mux10~5_combout\ : std_logic;
SIGNAL \Mux10~6_combout\ : std_logic;
SIGNAL \regs[13][21]~q\ : std_logic;
SIGNAL \regs[14][21]~q\ : std_logic;
SIGNAL \regs[15][21]~q\ : std_logic;
SIGNAL \regs[12][21]~feeder_combout\ : std_logic;
SIGNAL \regs[12][21]~q\ : std_logic;
SIGNAL \Mux10~8_combout\ : std_logic;
SIGNAL \regs[31][21]~q\ : std_logic;
SIGNAL \regs[23][21]~q\ : std_logic;
SIGNAL \regs[27][21]~q\ : std_logic;
SIGNAL \regs[19][21]~q\ : std_logic;
SIGNAL \Mux10~3_combout\ : std_logic;
SIGNAL \regs[21][21]~q\ : std_logic;
SIGNAL \regs[17][21]~q\ : std_logic;
SIGNAL \regs[29][21]~q\ : std_logic;
SIGNAL \regs[25][21]~feeder_combout\ : std_logic;
SIGNAL \regs[25][21]~q\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \regs[28][21]~feeder_combout\ : std_logic;
SIGNAL \regs[28][21]~q\ : std_logic;
SIGNAL \regs[20][21]~q\ : std_logic;
SIGNAL \regs[24][21]~q\ : std_logic;
SIGNAL \regs[16][21]~feeder_combout\ : std_logic;
SIGNAL \regs[16][21]~q\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \regs[30][21]~q\ : std_logic;
SIGNAL \regs[22][21]~q\ : std_logic;
SIGNAL \regs[18][21]~feeder_combout\ : std_logic;
SIGNAL \regs[18][21]~q\ : std_logic;
SIGNAL \regs[26][21]~q\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \Mux10~4_combout\ : std_logic;
SIGNAL \Mux10~9_combout\ : std_logic;
SIGNAL \wdata[22]~input_o\ : std_logic;
SIGNAL \regs[14][22]~q\ : std_logic;
SIGNAL \regs[13][22]~q\ : std_logic;
SIGNAL \regs[15][22]~q\ : std_logic;
SIGNAL \regs[12][22]~feeder_combout\ : std_logic;
SIGNAL \regs[12][22]~q\ : std_logic;
SIGNAL \Mux9~8_combout\ : std_logic;
SIGNAL \regs[10][22]~feeder_combout\ : std_logic;
SIGNAL \regs[10][22]~q\ : std_logic;
SIGNAL \regs[9][22]~feeder_combout\ : std_logic;
SIGNAL \regs[9][22]~q\ : std_logic;
SIGNAL \regs[8][22]~q\ : std_logic;
SIGNAL \regs[11][22]~feeder_combout\ : std_logic;
SIGNAL \regs[11][22]~q\ : std_logic;
SIGNAL \Mux9~7_combout\ : std_logic;
SIGNAL \regs[1][22]~feeder_combout\ : std_logic;
SIGNAL \regs[1][22]~q\ : std_logic;
SIGNAL \regs[2][22]~feeder_combout\ : std_logic;
SIGNAL \regs[2][22]~q\ : std_logic;
SIGNAL \regs[3][22]~feeder_combout\ : std_logic;
SIGNAL \regs[3][22]~q\ : std_logic;
SIGNAL \regs[4][22]~q\ : std_logic;
SIGNAL \regs[7][22]~q\ : std_logic;
SIGNAL \regs[6][22]~feeder_combout\ : std_logic;
SIGNAL \regs[6][22]~q\ : std_logic;
SIGNAL \regs[5][22]~feeder_combout\ : std_logic;
SIGNAL \regs[5][22]~q\ : std_logic;
SIGNAL \Mux9~5_combout\ : std_logic;
SIGNAL \Mux9~6_combout\ : std_logic;
SIGNAL \regs[31][22]~q\ : std_logic;
SIGNAL \regs[23][22]~q\ : std_logic;
SIGNAL \regs[19][22]~q\ : std_logic;
SIGNAL \regs[27][22]~q\ : std_logic;
SIGNAL \Mux9~3_combout\ : std_logic;
SIGNAL \regs[20][22]~feeder_combout\ : std_logic;
SIGNAL \regs[20][22]~q\ : std_logic;
SIGNAL \regs[16][22]~q\ : std_logic;
SIGNAL \regs[24][22]~q\ : std_logic;
SIGNAL \regs[28][22]~q\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \regs[30][22]~q\ : std_logic;
SIGNAL \regs[18][22]~q\ : std_logic;
SIGNAL \regs[22][22]~q\ : std_logic;
SIGNAL \regs[26][22]~q\ : std_logic;
SIGNAL \Mux9~2_combout\ : std_logic;
SIGNAL \regs[25][22]~q\ : std_logic;
SIGNAL \regs[17][22]~q\ : std_logic;
SIGNAL \regs[21][22]~feeder_combout\ : std_logic;
SIGNAL \regs[21][22]~q\ : std_logic;
SIGNAL \regs[29][22]~q\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \Mux9~4_combout\ : std_logic;
SIGNAL \Mux9~9_combout\ : std_logic;
SIGNAL \wdata[23]~input_o\ : std_logic;
SIGNAL \regs[10][23]~feeder_combout\ : std_logic;
SIGNAL \regs[10][23]~q\ : std_logic;
SIGNAL \regs[8][23]~feeder_combout\ : std_logic;
SIGNAL \regs[8][23]~q\ : std_logic;
SIGNAL \regs[9][23]~feeder_combout\ : std_logic;
SIGNAL \regs[9][23]~q\ : std_logic;
SIGNAL \regs[11][23]~q\ : std_logic;
SIGNAL \Mux8~7_combout\ : std_logic;
SIGNAL \regs[25][23]~q\ : std_logic;
SIGNAL \regs[17][23]~q\ : std_logic;
SIGNAL \regs[21][23]~q\ : std_logic;
SIGNAL \regs[29][23]~feeder_combout\ : std_logic;
SIGNAL \regs[29][23]~q\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \regs[23][23]~q\ : std_logic;
SIGNAL \regs[27][23]~q\ : std_logic;
SIGNAL \regs[31][23]~q\ : std_logic;
SIGNAL \regs[19][23]~q\ : std_logic;
SIGNAL \Mux8~3_combout\ : std_logic;
SIGNAL \regs[18][23]~q\ : std_logic;
SIGNAL \regs[22][23]~q\ : std_logic;
SIGNAL \regs[30][23]~q\ : std_logic;
SIGNAL \regs[26][23]~q\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \regs[16][23]~feeder_combout\ : std_logic;
SIGNAL \regs[16][23]~q\ : std_logic;
SIGNAL \regs[24][23]~q\ : std_logic;
SIGNAL \regs[28][23]~q\ : std_logic;
SIGNAL \regs[20][23]~feeder_combout\ : std_logic;
SIGNAL \regs[20][23]~q\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux8~4_combout\ : std_logic;
SIGNAL \regs[13][23]~feeder_combout\ : std_logic;
SIGNAL \regs[13][23]~q\ : std_logic;
SIGNAL \regs[15][23]~q\ : std_logic;
SIGNAL \regs[12][23]~q\ : std_logic;
SIGNAL \regs[14][23]~q\ : std_logic;
SIGNAL \Mux8~8_combout\ : std_logic;
SIGNAL \regs[3][23]~q\ : std_logic;
SIGNAL \regs[1][23]~feeder_combout\ : std_logic;
SIGNAL \regs[1][23]~q\ : std_logic;
SIGNAL \regs[4][23]~q\ : std_logic;
SIGNAL \regs[6][23]~q\ : std_logic;
SIGNAL \regs[5][23]~feeder_combout\ : std_logic;
SIGNAL \regs[5][23]~q\ : std_logic;
SIGNAL \regs[7][23]~feeder_combout\ : std_logic;
SIGNAL \regs[7][23]~q\ : std_logic;
SIGNAL \Mux8~5_combout\ : std_logic;
SIGNAL \regs[2][23]~q\ : std_logic;
SIGNAL \Mux8~6_combout\ : std_logic;
SIGNAL \Mux8~9_combout\ : std_logic;
SIGNAL \wdata[24]~input_o\ : std_logic;
SIGNAL \regs[13][24]~q\ : std_logic;
SIGNAL \regs[15][24]~q\ : std_logic;
SIGNAL \regs[14][24]~q\ : std_logic;
SIGNAL \regs[12][24]~q\ : std_logic;
SIGNAL \Mux7~8_combout\ : std_logic;
SIGNAL \regs[11][24]~q\ : std_logic;
SIGNAL \regs[8][24]~q\ : std_logic;
SIGNAL \regs[10][24]~q\ : std_logic;
SIGNAL \regs[9][24]~q\ : std_logic;
SIGNAL \Mux7~7_combout\ : std_logic;
SIGNAL \regs[22][24]~q\ : std_logic;
SIGNAL \regs[30][24]~q\ : std_logic;
SIGNAL \regs[18][24]~q\ : std_logic;
SIGNAL \regs[26][24]~q\ : std_logic;
SIGNAL \Mux7~2_combout\ : std_logic;
SIGNAL \regs[23][24]~q\ : std_logic;
SIGNAL \regs[31][24]~q\ : std_logic;
SIGNAL \regs[19][24]~q\ : std_logic;
SIGNAL \regs[27][24]~q\ : std_logic;
SIGNAL \Mux7~3_combout\ : std_logic;
SIGNAL \regs[25][24]~q\ : std_logic;
SIGNAL \regs[29][24]~q\ : std_logic;
SIGNAL \regs[17][24]~q\ : std_logic;
SIGNAL \regs[21][24]~q\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \regs[28][24]~q\ : std_logic;
SIGNAL \regs[16][24]~q\ : std_logic;
SIGNAL \regs[24][24]~q\ : std_logic;
SIGNAL \regs[20][24]~q\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux7~4_combout\ : std_logic;
SIGNAL \regs[2][24]~q\ : std_logic;
SIGNAL \regs[3][24]~q\ : std_logic;
SIGNAL \regs[1][24]~q\ : std_logic;
SIGNAL \regs[4][24]~q\ : std_logic;
SIGNAL \regs[5][24]~feeder_combout\ : std_logic;
SIGNAL \regs[5][24]~q\ : std_logic;
SIGNAL \regs[7][24]~q\ : std_logic;
SIGNAL \regs[6][24]~feeder_combout\ : std_logic;
SIGNAL \regs[6][24]~q\ : std_logic;
SIGNAL \Mux7~5_combout\ : std_logic;
SIGNAL \Mux7~6_combout\ : std_logic;
SIGNAL \Mux7~9_combout\ : std_logic;
SIGNAL \wdata[25]~input_o\ : std_logic;
SIGNAL \regs[15][25]~q\ : std_logic;
SIGNAL \regs[14][25]~q\ : std_logic;
SIGNAL \regs[12][25]~q\ : std_logic;
SIGNAL \regs[13][25]~q\ : std_logic;
SIGNAL \Mux6~8_combout\ : std_logic;
SIGNAL \regs[8][25]~feeder_combout\ : std_logic;
SIGNAL \regs[8][25]~q\ : std_logic;
SIGNAL \regs[9][25]~q\ : std_logic;
SIGNAL \regs[11][25]~feeder_combout\ : std_logic;
SIGNAL \regs[11][25]~q\ : std_logic;
SIGNAL \regs[10][25]~q\ : std_logic;
SIGNAL \Mux6~7_combout\ : std_logic;
SIGNAL \regs[2][25]~feeder_combout\ : std_logic;
SIGNAL \regs[2][25]~q\ : std_logic;
SIGNAL \regs[3][25]~feeder_combout\ : std_logic;
SIGNAL \regs[3][25]~q\ : std_logic;
SIGNAL \regs[1][25]~q\ : std_logic;
SIGNAL \regs[5][25]~q\ : std_logic;
SIGNAL \regs[4][25]~feeder_combout\ : std_logic;
SIGNAL \regs[4][25]~q\ : std_logic;
SIGNAL \regs[6][25]~q\ : std_logic;
SIGNAL \regs[7][25]~q\ : std_logic;
SIGNAL \Mux6~5_combout\ : std_logic;
SIGNAL \Mux6~6_combout\ : std_logic;
SIGNAL \regs[28][25]~q\ : std_logic;
SIGNAL \regs[20][25]~q\ : std_logic;
SIGNAL \regs[24][25]~q\ : std_logic;
SIGNAL \regs[16][25]~q\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \regs[23][25]~q\ : std_logic;
SIGNAL \regs[19][25]~q\ : std_logic;
SIGNAL \regs[27][25]~feeder_combout\ : std_logic;
SIGNAL \regs[27][25]~q\ : std_logic;
SIGNAL \regs[31][25]~feeder_combout\ : std_logic;
SIGNAL \regs[31][25]~q\ : std_logic;
SIGNAL \Mux6~3_combout\ : std_logic;
SIGNAL \regs[25][25]~q\ : std_logic;
SIGNAL \regs[17][25]~q\ : std_logic;
SIGNAL \regs[29][25]~q\ : std_logic;
SIGNAL \regs[21][25]~feeder_combout\ : std_logic;
SIGNAL \regs[21][25]~q\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \regs[18][25]~q\ : std_logic;
SIGNAL \regs[26][25]~q\ : std_logic;
SIGNAL \regs[30][25]~q\ : std_logic;
SIGNAL \regs[22][25]~q\ : std_logic;
SIGNAL \Mux6~2_combout\ : std_logic;
SIGNAL \Mux6~4_combout\ : std_logic;
SIGNAL \Mux6~9_combout\ : std_logic;
SIGNAL \wdata[26]~input_o\ : std_logic;
SIGNAL \regs[13][26]~feeder_combout\ : std_logic;
SIGNAL \regs[13][26]~q\ : std_logic;
SIGNAL \regs[15][26]~feeder_combout\ : std_logic;
SIGNAL \regs[15][26]~q\ : std_logic;
SIGNAL \regs[14][26]~feeder_combout\ : std_logic;
SIGNAL \regs[14][26]~q\ : std_logic;
SIGNAL \regs[12][26]~feeder_combout\ : std_logic;
SIGNAL \regs[12][26]~q\ : std_logic;
SIGNAL \Mux5~8_combout\ : std_logic;
SIGNAL \regs[9][26]~feeder_combout\ : std_logic;
SIGNAL \regs[9][26]~q\ : std_logic;
SIGNAL \regs[11][26]~q\ : std_logic;
SIGNAL \regs[10][26]~q\ : std_logic;
SIGNAL \regs[8][26]~feeder_combout\ : std_logic;
SIGNAL \regs[8][26]~q\ : std_logic;
SIGNAL \Mux5~7_combout\ : std_logic;
SIGNAL \regs[2][26]~feeder_combout\ : std_logic;
SIGNAL \regs[2][26]~q\ : std_logic;
SIGNAL \regs[3][26]~q\ : std_logic;
SIGNAL \regs[1][26]~feeder_combout\ : std_logic;
SIGNAL \regs[1][26]~q\ : std_logic;
SIGNAL \regs[5][26]~q\ : std_logic;
SIGNAL \regs[4][26]~q\ : std_logic;
SIGNAL \regs[6][26]~q\ : std_logic;
SIGNAL \regs[7][26]~feeder_combout\ : std_logic;
SIGNAL \regs[7][26]~q\ : std_logic;
SIGNAL \Mux5~5_combout\ : std_logic;
SIGNAL \Mux5~6_combout\ : std_logic;
SIGNAL \regs[25][26]~q\ : std_logic;
SIGNAL \regs[29][26]~q\ : std_logic;
SIGNAL \regs[17][26]~q\ : std_logic;
SIGNAL \regs[21][26]~feeder_combout\ : std_logic;
SIGNAL \regs[21][26]~q\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \regs[16][26]~q\ : std_logic;
SIGNAL \regs[24][26]~q\ : std_logic;
SIGNAL \regs[20][26]~q\ : std_logic;
SIGNAL \regs[28][26]~q\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \regs[23][26]~q\ : std_logic;
SIGNAL \regs[19][26]~q\ : std_logic;
SIGNAL \regs[31][26]~q\ : std_logic;
SIGNAL \regs[27][26]~q\ : std_logic;
SIGNAL \Mux5~3_combout\ : std_logic;
SIGNAL \regs[22][26]~q\ : std_logic;
SIGNAL \regs[30][26]~q\ : std_logic;
SIGNAL \regs[18][26]~q\ : std_logic;
SIGNAL \regs[26][26]~feeder_combout\ : std_logic;
SIGNAL \regs[26][26]~q\ : std_logic;
SIGNAL \Mux5~2_combout\ : std_logic;
SIGNAL \Mux5~4_combout\ : std_logic;
SIGNAL \Mux5~9_combout\ : std_logic;
SIGNAL \wdata[27]~input_o\ : std_logic;
SIGNAL \regs[15][27]~q\ : std_logic;
SIGNAL \regs[13][27]~q\ : std_logic;
SIGNAL \regs[14][27]~q\ : std_logic;
SIGNAL \regs[12][27]~feeder_combout\ : std_logic;
SIGNAL \regs[12][27]~q\ : std_logic;
SIGNAL \Mux4~8_combout\ : std_logic;
SIGNAL \regs[11][27]~q\ : std_logic;
SIGNAL \regs[10][27]~q\ : std_logic;
SIGNAL \regs[9][27]~feeder_combout\ : std_logic;
SIGNAL \regs[9][27]~q\ : std_logic;
SIGNAL \regs[8][27]~q\ : std_logic;
SIGNAL \Mux4~7_combout\ : std_logic;
SIGNAL \regs[3][27]~q\ : std_logic;
SIGNAL \regs[2][27]~feeder_combout\ : std_logic;
SIGNAL \regs[2][27]~q\ : std_logic;
SIGNAL \regs[1][27]~q\ : std_logic;
SIGNAL \regs[4][27]~q\ : std_logic;
SIGNAL \regs[6][27]~q\ : std_logic;
SIGNAL \regs[5][27]~q\ : std_logic;
SIGNAL \regs[7][27]~q\ : std_logic;
SIGNAL \Mux4~5_combout\ : std_logic;
SIGNAL \Mux4~6_combout\ : std_logic;
SIGNAL \regs[17][27]~q\ : std_logic;
SIGNAL \regs[25][27]~q\ : std_logic;
SIGNAL \regs[29][27]~q\ : std_logic;
SIGNAL \regs[21][27]~feeder_combout\ : std_logic;
SIGNAL \regs[21][27]~q\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \regs[28][27]~feeder_combout\ : std_logic;
SIGNAL \regs[28][27]~q\ : std_logic;
SIGNAL \regs[16][27]~q\ : std_logic;
SIGNAL \regs[24][27]~q\ : std_logic;
SIGNAL \regs[20][27]~feeder_combout\ : std_logic;
SIGNAL \regs[20][27]~q\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \regs[31][27]~feeder_combout\ : std_logic;
SIGNAL \regs[31][27]~q\ : std_logic;
SIGNAL \regs[23][27]~feeder_combout\ : std_logic;
SIGNAL \regs[23][27]~q\ : std_logic;
SIGNAL \regs[19][27]~q\ : std_logic;
SIGNAL \regs[27][27]~feeder_combout\ : std_logic;
SIGNAL \regs[27][27]~q\ : std_logic;
SIGNAL \Mux4~3_combout\ : std_logic;
SIGNAL \regs[22][27]~q\ : std_logic;
SIGNAL \regs[26][27]~feeder_combout\ : std_logic;
SIGNAL \regs[26][27]~q\ : std_logic;
SIGNAL \regs[18][27]~feeder_combout\ : std_logic;
SIGNAL \regs[18][27]~q\ : std_logic;
SIGNAL \regs[30][27]~feeder_combout\ : std_logic;
SIGNAL \regs[30][27]~q\ : std_logic;
SIGNAL \Mux4~2_combout\ : std_logic;
SIGNAL \Mux4~4_combout\ : std_logic;
SIGNAL \Mux4~9_combout\ : std_logic;
SIGNAL \wdata[28]~input_o\ : std_logic;
SIGNAL \regs[10][28]~q\ : std_logic;
SIGNAL \regs[11][28]~q\ : std_logic;
SIGNAL \regs[8][28]~q\ : std_logic;
SIGNAL \regs[9][28]~feeder_combout\ : std_logic;
SIGNAL \regs[9][28]~q\ : std_logic;
SIGNAL \Mux3~7_combout\ : std_logic;
SIGNAL \regs[2][28]~q\ : std_logic;
SIGNAL \regs[3][28]~q\ : std_logic;
SIGNAL \regs[1][28]~q\ : std_logic;
SIGNAL \regs[5][28]~q\ : std_logic;
SIGNAL \regs[4][28]~q\ : std_logic;
SIGNAL \regs[7][28]~feeder_combout\ : std_logic;
SIGNAL \regs[7][28]~q\ : std_logic;
SIGNAL \regs[6][28]~q\ : std_logic;
SIGNAL \Mux3~5_combout\ : std_logic;
SIGNAL \Mux3~6_combout\ : std_logic;
SIGNAL \regs[13][28]~q\ : std_logic;
SIGNAL \regs[15][28]~q\ : std_logic;
SIGNAL \regs[12][28]~q\ : std_logic;
SIGNAL \regs[14][28]~q\ : std_logic;
SIGNAL \Mux3~8_combout\ : std_logic;
SIGNAL \regs[23][28]~feeder_combout\ : std_logic;
SIGNAL \regs[23][28]~q\ : std_logic;
SIGNAL \regs[19][28]~q\ : std_logic;
SIGNAL \regs[27][28]~feeder_combout\ : std_logic;
SIGNAL \regs[27][28]~q\ : std_logic;
SIGNAL \regs[31][28]~q\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \regs[25][28]~q\ : std_logic;
SIGNAL \regs[17][28]~q\ : std_logic;
SIGNAL \regs[21][28]~q\ : std_logic;
SIGNAL \regs[29][28]~q\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \regs[26][28]~feeder_combout\ : std_logic;
SIGNAL \regs[26][28]~q\ : std_logic;
SIGNAL \regs[22][28]~q\ : std_logic;
SIGNAL \regs[30][28]~q\ : std_logic;
SIGNAL \regs[18][28]~feeder_combout\ : std_logic;
SIGNAL \regs[18][28]~q\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \regs[16][28]~feeder_combout\ : std_logic;
SIGNAL \regs[16][28]~q\ : std_logic;
SIGNAL \regs[28][28]~feeder_combout\ : std_logic;
SIGNAL \regs[28][28]~q\ : std_logic;
SIGNAL \regs[24][28]~feeder_combout\ : std_logic;
SIGNAL \regs[24][28]~q\ : std_logic;
SIGNAL \regs[20][28]~feeder_combout\ : std_logic;
SIGNAL \regs[20][28]~q\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \Mux3~9_combout\ : std_logic;
SIGNAL \wdata[29]~input_o\ : std_logic;
SIGNAL \regs[10][29]~q\ : std_logic;
SIGNAL \regs[8][29]~q\ : std_logic;
SIGNAL \regs[11][29]~q\ : std_logic;
SIGNAL \regs[9][29]~q\ : std_logic;
SIGNAL \Mux2~7_combout\ : std_logic;
SIGNAL \regs[15][29]~q\ : std_logic;
SIGNAL \regs[12][29]~q\ : std_logic;
SIGNAL \regs[14][29]~q\ : std_logic;
SIGNAL \regs[13][29]~feeder_combout\ : std_logic;
SIGNAL \regs[13][29]~q\ : std_logic;
SIGNAL \Mux2~8_combout\ : std_logic;
SIGNAL \regs[24][29]~q\ : std_logic;
SIGNAL \regs[28][29]~q\ : std_logic;
SIGNAL \regs[16][29]~q\ : std_logic;
SIGNAL \regs[20][29]~feeder_combout\ : std_logic;
SIGNAL \regs[20][29]~q\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \regs[29][29]~q\ : std_logic;
SIGNAL \regs[17][29]~q\ : std_logic;
SIGNAL \regs[25][29]~q\ : std_logic;
SIGNAL \regs[21][29]~q\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \regs[22][29]~q\ : std_logic;
SIGNAL \regs[18][29]~q\ : std_logic;
SIGNAL \regs[26][29]~q\ : std_logic;
SIGNAL \regs[30][29]~q\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \regs[31][29]~feeder_combout\ : std_logic;
SIGNAL \regs[31][29]~q\ : std_logic;
SIGNAL \regs[19][29]~feeder_combout\ : std_logic;
SIGNAL \regs[19][29]~q\ : std_logic;
SIGNAL \regs[23][29]~feeder_combout\ : std_logic;
SIGNAL \regs[23][29]~q\ : std_logic;
SIGNAL \regs[27][29]~q\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \regs[2][29]~feeder_combout\ : std_logic;
SIGNAL \regs[2][29]~q\ : std_logic;
SIGNAL \regs[3][29]~q\ : std_logic;
SIGNAL \regs[1][29]~feeder_combout\ : std_logic;
SIGNAL \regs[1][29]~q\ : std_logic;
SIGNAL \regs[7][29]~q\ : std_logic;
SIGNAL \regs[4][29]~q\ : std_logic;
SIGNAL \regs[6][29]~feeder_combout\ : std_logic;
SIGNAL \regs[6][29]~q\ : std_logic;
SIGNAL \regs[5][29]~feeder_combout\ : std_logic;
SIGNAL \regs[5][29]~q\ : std_logic;
SIGNAL \Mux2~5_combout\ : std_logic;
SIGNAL \Mux2~6_combout\ : std_logic;
SIGNAL \Mux2~9_combout\ : std_logic;
SIGNAL \wdata[30]~input_o\ : std_logic;
SIGNAL \regs[22][30]~q\ : std_logic;
SIGNAL \regs[26][30]~feeder_combout\ : std_logic;
SIGNAL \regs[26][30]~q\ : std_logic;
SIGNAL \regs[30][30]~q\ : std_logic;
SIGNAL \regs[18][30]~feeder_combout\ : std_logic;
SIGNAL \regs[18][30]~q\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \regs[24][30]~q\ : std_logic;
SIGNAL \regs[16][30]~q\ : std_logic;
SIGNAL \regs[20][30]~q\ : std_logic;
SIGNAL \regs[28][30]~feeder_combout\ : std_logic;
SIGNAL \regs[28][30]~q\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \regs[23][30]~q\ : std_logic;
SIGNAL \regs[19][30]~q\ : std_logic;
SIGNAL \regs[27][30]~feeder_combout\ : std_logic;
SIGNAL \regs[27][30]~q\ : std_logic;
SIGNAL \regs[31][30]~q\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \regs[25][30]~q\ : std_logic;
SIGNAL \regs[21][30]~q\ : std_logic;
SIGNAL \regs[17][30]~q\ : std_logic;
SIGNAL \regs[29][30]~feeder_combout\ : std_logic;
SIGNAL \regs[29][30]~q\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \regs[15][30]~feeder_combout\ : std_logic;
SIGNAL \regs[15][30]~q\ : std_logic;
SIGNAL \regs[14][30]~feeder_combout\ : std_logic;
SIGNAL \regs[14][30]~q\ : std_logic;
SIGNAL \regs[13][30]~q\ : std_logic;
SIGNAL \regs[12][30]~feeder_combout\ : std_logic;
SIGNAL \regs[12][30]~q\ : std_logic;
SIGNAL \Mux1~8_combout\ : std_logic;
SIGNAL \regs[10][30]~feeder_combout\ : std_logic;
SIGNAL \regs[10][30]~q\ : std_logic;
SIGNAL \regs[9][30]~q\ : std_logic;
SIGNAL \regs[11][30]~feeder_combout\ : std_logic;
SIGNAL \regs[11][30]~q\ : std_logic;
SIGNAL \regs[8][30]~feeder_combout\ : std_logic;
SIGNAL \regs[8][30]~q\ : std_logic;
SIGNAL \Mux1~7_combout\ : std_logic;
SIGNAL \regs[1][30]~q\ : std_logic;
SIGNAL \regs[3][30]~q\ : std_logic;
SIGNAL \regs[2][30]~q\ : std_logic;
SIGNAL \regs[6][30]~q\ : std_logic;
SIGNAL \regs[5][30]~q\ : std_logic;
SIGNAL \regs[4][30]~q\ : std_logic;
SIGNAL \regs[7][30]~feeder_combout\ : std_logic;
SIGNAL \regs[7][30]~q\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \Mux1~9_combout\ : std_logic;
SIGNAL \wdata[31]~input_o\ : std_logic;
SIGNAL \regs[9][31]~q\ : std_logic;
SIGNAL \regs[10][31]~q\ : std_logic;
SIGNAL \regs[8][31]~feeder_combout\ : std_logic;
SIGNAL \regs[8][31]~q\ : std_logic;
SIGNAL \regs[11][31]~q\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \regs[15][31]~q\ : std_logic;
SIGNAL \regs[14][31]~q\ : std_logic;
SIGNAL \regs[13][31]~feeder_combout\ : std_logic;
SIGNAL \regs[13][31]~q\ : std_logic;
SIGNAL \regs[12][31]~feeder_combout\ : std_logic;
SIGNAL \regs[12][31]~q\ : std_logic;
SIGNAL \Mux0~8_combout\ : std_logic;
SIGNAL \regs[31][31]~q\ : std_logic;
SIGNAL \regs[23][31]~q\ : std_logic;
SIGNAL \regs[19][31]~q\ : std_logic;
SIGNAL \regs[27][31]~feeder_combout\ : std_logic;
SIGNAL \regs[27][31]~q\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \regs[21][31]~q\ : std_logic;
SIGNAL \regs[17][31]~q\ : std_logic;
SIGNAL \regs[29][31]~q\ : std_logic;
SIGNAL \regs[25][31]~q\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \regs[30][31]~q\ : std_logic;
SIGNAL \regs[22][31]~q\ : std_logic;
SIGNAL \regs[26][31]~q\ : std_logic;
SIGNAL \regs[18][31]~feeder_combout\ : std_logic;
SIGNAL \regs[18][31]~q\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \regs[16][31]~q\ : std_logic;
SIGNAL \regs[24][31]~q\ : std_logic;
SIGNAL \regs[20][31]~q\ : std_logic;
SIGNAL \regs[28][31]~feeder_combout\ : std_logic;
SIGNAL \regs[28][31]~q\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \regs[1][31]~q\ : std_logic;
SIGNAL \regs[3][31]~q\ : std_logic;
SIGNAL \regs[2][31]~feeder_combout\ : std_logic;
SIGNAL \regs[2][31]~q\ : std_logic;
SIGNAL \regs[5][31]~q\ : std_logic;
SIGNAL \regs[4][31]~q\ : std_logic;
SIGNAL \regs[6][31]~q\ : std_logic;
SIGNAL \regs[7][31]~q\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \radd2[1]~input_o\ : std_logic;
SIGNAL \radd2[0]~input_o\ : std_logic;
SIGNAL \Mux63~7_combout\ : std_logic;
SIGNAL \radd2[3]~input_o\ : std_logic;
SIGNAL \radd2[4]~input_o\ : std_logic;
SIGNAL \radd2[2]~input_o\ : std_logic;
SIGNAL \out2[18]~2_combout\ : std_logic;
SIGNAL \out2[18]~3_combout\ : std_logic;
SIGNAL \Mux63~8_combout\ : std_logic;
SIGNAL \out2[18]~1_combout\ : std_logic;
SIGNAL \out2[18]~0_combout\ : std_logic;
SIGNAL \Mux63~5_combout\ : std_logic;
SIGNAL \Mux63~6_combout\ : std_logic;
SIGNAL \Mux63~0_combout\ : std_logic;
SIGNAL \Mux63~2_combout\ : std_logic;
SIGNAL \Mux63~1_combout\ : std_logic;
SIGNAL \Mux63~3_combout\ : std_logic;
SIGNAL \Mux63~4_combout\ : std_logic;
SIGNAL \Mux63~9_combout\ : std_logic;
SIGNAL \out2[18]~4_combout\ : std_logic;
SIGNAL \Mux62~8_combout\ : std_logic;
SIGNAL \Mux62~5_combout\ : std_logic;
SIGNAL \Mux62~6_combout\ : std_logic;
SIGNAL \Mux62~7_combout\ : std_logic;
SIGNAL \Mux62~0_combout\ : std_logic;
SIGNAL \Mux62~1_combout\ : std_logic;
SIGNAL \Mux62~3_combout\ : std_logic;
SIGNAL \Mux62~2_combout\ : std_logic;
SIGNAL \Mux62~4_combout\ : std_logic;
SIGNAL \Mux62~9_combout\ : std_logic;
SIGNAL \Mux61~7_combout\ : std_logic;
SIGNAL \Mux61~8_combout\ : std_logic;
SIGNAL \Mux61~5_combout\ : std_logic;
SIGNAL \Mux61~6_combout\ : std_logic;
SIGNAL \Mux61~0_combout\ : std_logic;
SIGNAL \Mux61~2_combout\ : std_logic;
SIGNAL \Mux61~1_combout\ : std_logic;
SIGNAL \Mux61~3_combout\ : std_logic;
SIGNAL \Mux61~4_combout\ : std_logic;
SIGNAL \Mux61~9_combout\ : std_logic;
SIGNAL \Mux60~7_combout\ : std_logic;
SIGNAL \Mux60~8_combout\ : std_logic;
SIGNAL \Mux60~5_combout\ : std_logic;
SIGNAL \Mux60~6_combout\ : std_logic;
SIGNAL \Mux60~1_combout\ : std_logic;
SIGNAL \Mux60~3_combout\ : std_logic;
SIGNAL \Mux60~0_combout\ : std_logic;
SIGNAL \Mux60~2_combout\ : std_logic;
SIGNAL \Mux60~4_combout\ : std_logic;
SIGNAL \Mux60~9_combout\ : std_logic;
SIGNAL \Mux59~8_combout\ : std_logic;
SIGNAL \Mux59~7_combout\ : std_logic;
SIGNAL \Mux59~1_combout\ : std_logic;
SIGNAL \Mux59~3_combout\ : std_logic;
SIGNAL \Mux59~0_combout\ : std_logic;
SIGNAL \Mux59~2_combout\ : std_logic;
SIGNAL \Mux59~4_combout\ : std_logic;
SIGNAL \Mux59~5_combout\ : std_logic;
SIGNAL \Mux59~6_combout\ : std_logic;
SIGNAL \Mux59~9_combout\ : std_logic;
SIGNAL \Mux58~5_combout\ : std_logic;
SIGNAL \Mux58~6_combout\ : std_logic;
SIGNAL \Mux58~8_combout\ : std_logic;
SIGNAL \Mux58~7_combout\ : std_logic;
SIGNAL \Mux58~3_combout\ : std_logic;
SIGNAL \Mux58~1_combout\ : std_logic;
SIGNAL \Mux58~0_combout\ : std_logic;
SIGNAL \Mux58~2_combout\ : std_logic;
SIGNAL \Mux58~4_combout\ : std_logic;
SIGNAL \Mux58~9_combout\ : std_logic;
SIGNAL \Mux57~5_combout\ : std_logic;
SIGNAL \Mux57~6_combout\ : std_logic;
SIGNAL \Mux57~8_combout\ : std_logic;
SIGNAL \Mux57~7_combout\ : std_logic;
SIGNAL \Mux57~0_combout\ : std_logic;
SIGNAL \Mux57~1_combout\ : std_logic;
SIGNAL \Mux57~2_combout\ : std_logic;
SIGNAL \Mux57~3_combout\ : std_logic;
SIGNAL \Mux57~4_combout\ : std_logic;
SIGNAL \Mux57~9_combout\ : std_logic;
SIGNAL \Mux56~8_combout\ : std_logic;
SIGNAL \Mux56~2_combout\ : std_logic;
SIGNAL \Mux56~0_combout\ : std_logic;
SIGNAL \Mux56~3_combout\ : std_logic;
SIGNAL \Mux56~1_combout\ : std_logic;
SIGNAL \Mux56~4_combout\ : std_logic;
SIGNAL \Mux56~7_combout\ : std_logic;
SIGNAL \Mux56~5_combout\ : std_logic;
SIGNAL \Mux56~6_combout\ : std_logic;
SIGNAL \Mux56~9_combout\ : std_logic;
SIGNAL \Mux55~7_combout\ : std_logic;
SIGNAL \Mux55~8_combout\ : std_logic;
SIGNAL \Mux55~5_combout\ : std_logic;
SIGNAL \Mux55~6_combout\ : std_logic;
SIGNAL \Mux55~0_combout\ : std_logic;
SIGNAL \Mux55~1_combout\ : std_logic;
SIGNAL \Mux55~2_combout\ : std_logic;
SIGNAL \Mux55~3_combout\ : std_logic;
SIGNAL \Mux55~4_combout\ : std_logic;
SIGNAL \Mux55~9_combout\ : std_logic;
SIGNAL \Mux54~5_combout\ : std_logic;
SIGNAL \Mux54~6_combout\ : std_logic;
SIGNAL \Mux54~8_combout\ : std_logic;
SIGNAL \Mux54~7_combout\ : std_logic;
SIGNAL \Mux54~0_combout\ : std_logic;
SIGNAL \Mux54~3_combout\ : std_logic;
SIGNAL \Mux54~2_combout\ : std_logic;
SIGNAL \Mux54~1_combout\ : std_logic;
SIGNAL \Mux54~4_combout\ : std_logic;
SIGNAL \Mux54~9_combout\ : std_logic;
SIGNAL \Mux53~7_combout\ : std_logic;
SIGNAL \Mux53~8_combout\ : std_logic;
SIGNAL \Mux53~5_combout\ : std_logic;
SIGNAL \Mux53~6_combout\ : std_logic;
SIGNAL \Mux53~3_combout\ : std_logic;
SIGNAL \Mux53~1_combout\ : std_logic;
SIGNAL \Mux53~0_combout\ : std_logic;
SIGNAL \Mux53~2_combout\ : std_logic;
SIGNAL \Mux53~4_combout\ : std_logic;
SIGNAL \Mux53~9_combout\ : std_logic;
SIGNAL \Mux52~5_combout\ : std_logic;
SIGNAL \Mux52~6_combout\ : std_logic;
SIGNAL \Mux52~7_combout\ : std_logic;
SIGNAL \Mux52~8_combout\ : std_logic;
SIGNAL \Mux52~1_combout\ : std_logic;
SIGNAL \Mux52~0_combout\ : std_logic;
SIGNAL \Mux52~3_combout\ : std_logic;
SIGNAL \Mux52~2_combout\ : std_logic;
SIGNAL \Mux52~4_combout\ : std_logic;
SIGNAL \Mux52~9_combout\ : std_logic;
SIGNAL \Mux51~8_combout\ : std_logic;
SIGNAL \Mux51~7_combout\ : std_logic;
SIGNAL \Mux51~5_combout\ : std_logic;
SIGNAL \Mux51~6_combout\ : std_logic;
SIGNAL \Mux51~2_combout\ : std_logic;
SIGNAL \Mux51~3_combout\ : std_logic;
SIGNAL \Mux51~0_combout\ : std_logic;
SIGNAL \Mux51~1_combout\ : std_logic;
SIGNAL \Mux51~4_combout\ : std_logic;
SIGNAL \Mux51~9_combout\ : std_logic;
SIGNAL \Mux50~7_combout\ : std_logic;
SIGNAL \Mux50~5_combout\ : std_logic;
SIGNAL \Mux50~6_combout\ : std_logic;
SIGNAL \Mux50~8_combout\ : std_logic;
SIGNAL \Mux50~0_combout\ : std_logic;
SIGNAL \Mux50~3_combout\ : std_logic;
SIGNAL \Mux50~2_combout\ : std_logic;
SIGNAL \Mux50~1_combout\ : std_logic;
SIGNAL \Mux50~4_combout\ : std_logic;
SIGNAL \Mux50~9_combout\ : std_logic;
SIGNAL \Mux49~5_combout\ : std_logic;
SIGNAL \Mux49~6_combout\ : std_logic;
SIGNAL \Mux49~8_combout\ : std_logic;
SIGNAL \Mux49~7_combout\ : std_logic;
SIGNAL \Mux49~1_combout\ : std_logic;
SIGNAL \Mux49~2_combout\ : std_logic;
SIGNAL \Mux49~3_combout\ : std_logic;
SIGNAL \Mux49~0_combout\ : std_logic;
SIGNAL \Mux49~4_combout\ : std_logic;
SIGNAL \Mux49~9_combout\ : std_logic;
SIGNAL \Mux48~7_combout\ : std_logic;
SIGNAL \Mux48~8_combout\ : std_logic;
SIGNAL \Mux48~0_combout\ : std_logic;
SIGNAL \Mux48~2_combout\ : std_logic;
SIGNAL \Mux48~3_combout\ : std_logic;
SIGNAL \Mux48~1_combout\ : std_logic;
SIGNAL \Mux48~4_combout\ : std_logic;
SIGNAL \Mux48~5_combout\ : std_logic;
SIGNAL \Mux48~6_combout\ : std_logic;
SIGNAL \Mux48~9_combout\ : std_logic;
SIGNAL \Mux47~8_combout\ : std_logic;
SIGNAL \Mux47~5_combout\ : std_logic;
SIGNAL \Mux47~6_combout\ : std_logic;
SIGNAL \Mux47~7_combout\ : std_logic;
SIGNAL \Mux47~2_combout\ : std_logic;
SIGNAL \Mux47~1_combout\ : std_logic;
SIGNAL \Mux47~3_combout\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \Mux47~4_combout\ : std_logic;
SIGNAL \Mux47~9_combout\ : std_logic;
SIGNAL \Mux46~5_combout\ : std_logic;
SIGNAL \Mux46~6_combout\ : std_logic;
SIGNAL \Mux46~8_combout\ : std_logic;
SIGNAL \Mux46~3_combout\ : std_logic;
SIGNAL \Mux46~0_combout\ : std_logic;
SIGNAL \Mux46~1_combout\ : std_logic;
SIGNAL \Mux46~2_combout\ : std_logic;
SIGNAL \Mux46~4_combout\ : std_logic;
SIGNAL \Mux46~7_combout\ : std_logic;
SIGNAL \Mux46~9_combout\ : std_logic;
SIGNAL \Mux45~8_combout\ : std_logic;
SIGNAL \Mux45~7_combout\ : std_logic;
SIGNAL \Mux45~5_combout\ : std_logic;
SIGNAL \Mux45~6_combout\ : std_logic;
SIGNAL \Mux45~3_combout\ : std_logic;
SIGNAL \Mux45~2_combout\ : std_logic;
SIGNAL \Mux45~0_combout\ : std_logic;
SIGNAL \Mux45~1_combout\ : std_logic;
SIGNAL \Mux45~4_combout\ : std_logic;
SIGNAL \Mux45~9_combout\ : std_logic;
SIGNAL \Mux44~8_combout\ : std_logic;
SIGNAL \Mux44~7_combout\ : std_logic;
SIGNAL \Mux44~5_combout\ : std_logic;
SIGNAL \Mux44~6_combout\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \Mux44~3_combout\ : std_logic;
SIGNAL \Mux44~1_combout\ : std_logic;
SIGNAL \Mux44~2_combout\ : std_logic;
SIGNAL \Mux44~4_combout\ : std_logic;
SIGNAL \Mux44~9_combout\ : std_logic;
SIGNAL \Mux43~7_combout\ : std_logic;
SIGNAL \Mux43~8_combout\ : std_logic;
SIGNAL \Mux43~5_combout\ : std_logic;
SIGNAL \Mux43~6_combout\ : std_logic;
SIGNAL \Mux43~0_combout\ : std_logic;
SIGNAL \Mux43~3_combout\ : std_logic;
SIGNAL \Mux43~2_combout\ : std_logic;
SIGNAL \Mux43~1_combout\ : std_logic;
SIGNAL \Mux43~4_combout\ : std_logic;
SIGNAL \Mux43~9_combout\ : std_logic;
SIGNAL \Mux42~7_combout\ : std_logic;
SIGNAL \Mux42~5_combout\ : std_logic;
SIGNAL \Mux42~6_combout\ : std_logic;
SIGNAL \Mux42~8_combout\ : std_logic;
SIGNAL \Mux42~1_combout\ : std_logic;
SIGNAL \Mux42~3_combout\ : std_logic;
SIGNAL \Mux42~0_combout\ : std_logic;
SIGNAL \Mux42~2_combout\ : std_logic;
SIGNAL \Mux42~4_combout\ : std_logic;
SIGNAL \Mux42~9_combout\ : std_logic;
SIGNAL \Mux41~8_combout\ : std_logic;
SIGNAL \Mux41~7_combout\ : std_logic;
SIGNAL \Mux41~5_combout\ : std_logic;
SIGNAL \Mux41~6_combout\ : std_logic;
SIGNAL \Mux41~3_combout\ : std_logic;
SIGNAL \Mux41~1_combout\ : std_logic;
SIGNAL \Mux41~0_combout\ : std_logic;
SIGNAL \Mux41~2_combout\ : std_logic;
SIGNAL \Mux41~4_combout\ : std_logic;
SIGNAL \Mux41~9_combout\ : std_logic;
SIGNAL \Mux40~8_combout\ : std_logic;
SIGNAL \Mux40~5_combout\ : std_logic;
SIGNAL \Mux40~6_combout\ : std_logic;
SIGNAL \Mux40~7_combout\ : std_logic;
SIGNAL \Mux40~0_combout\ : std_logic;
SIGNAL \Mux40~2_combout\ : std_logic;
SIGNAL \Mux40~1_combout\ : std_logic;
SIGNAL \Mux40~3_combout\ : std_logic;
SIGNAL \Mux40~4_combout\ : std_logic;
SIGNAL \Mux40~9_combout\ : std_logic;
SIGNAL \Mux39~7_combout\ : std_logic;
SIGNAL \Mux39~8_combout\ : std_logic;
SIGNAL \Mux39~2_combout\ : std_logic;
SIGNAL \Mux39~1_combout\ : std_logic;
SIGNAL \Mux39~3_combout\ : std_logic;
SIGNAL \Mux39~0_combout\ : std_logic;
SIGNAL \Mux39~4_combout\ : std_logic;
SIGNAL \Mux39~5_combout\ : std_logic;
SIGNAL \Mux39~6_combout\ : std_logic;
SIGNAL \Mux39~9_combout\ : std_logic;
SIGNAL \Mux38~8_combout\ : std_logic;
SIGNAL \Mux38~5_combout\ : std_logic;
SIGNAL \Mux38~6_combout\ : std_logic;
SIGNAL \Mux38~7_combout\ : std_logic;
SIGNAL \Mux38~1_combout\ : std_logic;
SIGNAL \Mux38~3_combout\ : std_logic;
SIGNAL \Mux38~2_combout\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \Mux38~4_combout\ : std_logic;
SIGNAL \Mux38~9_combout\ : std_logic;
SIGNAL \Mux37~7_combout\ : std_logic;
SIGNAL \Mux37~8_combout\ : std_logic;
SIGNAL \Mux37~1_combout\ : std_logic;
SIGNAL \Mux37~0_combout\ : std_logic;
SIGNAL \Mux37~2_combout\ : std_logic;
SIGNAL \Mux37~3_combout\ : std_logic;
SIGNAL \Mux37~4_combout\ : std_logic;
SIGNAL \Mux37~5_combout\ : std_logic;
SIGNAL \Mux37~6_combout\ : std_logic;
SIGNAL \Mux37~9_combout\ : std_logic;
SIGNAL \Mux36~8_combout\ : std_logic;
SIGNAL \Mux36~7_combout\ : std_logic;
SIGNAL \Mux36~5_combout\ : std_logic;
SIGNAL \Mux36~6_combout\ : std_logic;
SIGNAL \Mux36~2_combout\ : std_logic;
SIGNAL \Mux36~3_combout\ : std_logic;
SIGNAL \Mux36~1_combout\ : std_logic;
SIGNAL \Mux36~0_combout\ : std_logic;
SIGNAL \Mux36~4_combout\ : std_logic;
SIGNAL \Mux36~9_combout\ : std_logic;
SIGNAL \Mux35~8_combout\ : std_logic;
SIGNAL \Mux35~7_combout\ : std_logic;
SIGNAL \Mux35~1_combout\ : std_logic;
SIGNAL \Mux35~0_combout\ : std_logic;
SIGNAL \Mux35~2_combout\ : std_logic;
SIGNAL \Mux35~3_combout\ : std_logic;
SIGNAL \Mux35~4_combout\ : std_logic;
SIGNAL \Mux35~5_combout\ : std_logic;
SIGNAL \Mux35~6_combout\ : std_logic;
SIGNAL \Mux35~9_combout\ : std_logic;
SIGNAL \Mux34~8_combout\ : std_logic;
SIGNAL \Mux34~7_combout\ : std_logic;
SIGNAL \Mux34~5_combout\ : std_logic;
SIGNAL \Mux34~6_combout\ : std_logic;
SIGNAL \Mux34~0_combout\ : std_logic;
SIGNAL \Mux34~1_combout\ : std_logic;
SIGNAL \Mux34~2_combout\ : std_logic;
SIGNAL \Mux34~3_combout\ : std_logic;
SIGNAL \Mux34~4_combout\ : std_logic;
SIGNAL \Mux34~9_combout\ : std_logic;
SIGNAL \Mux33~7_combout\ : std_logic;
SIGNAL \Mux33~8_combout\ : std_logic;
SIGNAL \Mux33~5_combout\ : std_logic;
SIGNAL \Mux33~6_combout\ : std_logic;
SIGNAL \Mux33~1_combout\ : std_logic;
SIGNAL \Mux33~2_combout\ : std_logic;
SIGNAL \Mux33~3_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Mux33~4_combout\ : std_logic;
SIGNAL \Mux33~9_combout\ : std_logic;
SIGNAL \Mux32~7_combout\ : std_logic;
SIGNAL \Mux32~8_combout\ : std_logic;
SIGNAL \Mux32~5_combout\ : std_logic;
SIGNAL \Mux32~6_combout\ : std_logic;
SIGNAL \Mux32~1_combout\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \Mux32~2_combout\ : std_logic;
SIGNAL \Mux32~3_combout\ : std_logic;
SIGNAL \Mux32~4_combout\ : std_logic;
SIGNAL \Mux32~9_combout\ : std_logic;
SIGNAL out2 : std_logic_vector(31 DOWNTO 0);
SIGNAL out1 : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Mux53~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \ALT_INV_out2[18]~3_combout\ : std_logic;
SIGNAL \ALT_INV_out2[18]~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~6_combout\ : std_logic;
SIGNAL \ALT_INV_out2[18]~1_combout\ : std_logic;
SIGNAL \ALT_INV_out2[18]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \ALT_INV_out1[30]~3_combout\ : std_logic;
SIGNAL \ALT_INV_out1[30]~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \ALT_INV_out1[30]~1_combout\ : std_logic;
SIGNAL \ALT_INV_out1[30]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALT_INV_regs[15][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][31]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][30]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][29]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][28]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][27]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][26]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][25]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][24]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][23]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][22]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][21]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][20]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][19]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][18]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][17]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][16]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][15]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][14]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][13]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][12]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][11]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][10]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][9]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][8]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][7]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][6]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][5]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][4]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][3]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][2]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][1]~q\ : std_logic;
SIGNAL \ALT_INV_regs[15][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[14][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[13][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[12][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[11][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[10][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[9][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[8][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[3][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[2][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[1][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[7][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[6][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[5][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[4][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[31][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[23][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[27][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[19][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[30][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[22][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[26][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[18][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[29][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[21][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[25][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[17][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[28][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[20][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[24][0]~q\ : std_logic;
SIGNAL \ALT_INV_regs[16][0]~q\ : std_logic;
SIGNAL \ALT_INV_wdata[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_wadd[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_wadd[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_wadd[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_wren~input_o\ : std_logic;
SIGNAL \ALT_INV_wadd[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_wadd[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_rst~input_o\ : std_logic;
SIGNAL \ALT_INV_wdata[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_radd2[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_radd2[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_radd2[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_radd2[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_radd2[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_radd1[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_radd1[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_radd1[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_radd1[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_radd1[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_Mux568~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux568~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux568~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux568~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux568~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux568~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux568~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux568~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux568~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux568~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux568~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~3_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_wren <= wren;
ww_rst <= rst;
ww_radd1 <= radd1;
ww_radd2 <= radd2;
ww_wadd <= wadd;
ww_wdata <= wdata;
r1 <= ww_r1;
r2 <= ww_r2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_Mux53~2_combout\ <= NOT \Mux53~2_combout\;
\ALT_INV_Mux53~1_combout\ <= NOT \Mux53~1_combout\;
\ALT_INV_Mux53~0_combout\ <= NOT \Mux53~0_combout\;
\ALT_INV_Mux54~8_combout\ <= NOT \Mux54~8_combout\;
\ALT_INV_Mux54~7_combout\ <= NOT \Mux54~7_combout\;
\ALT_INV_Mux54~6_combout\ <= NOT \Mux54~6_combout\;
\ALT_INV_Mux54~5_combout\ <= NOT \Mux54~5_combout\;
\ALT_INV_Mux54~4_combout\ <= NOT \Mux54~4_combout\;
\ALT_INV_Mux54~3_combout\ <= NOT \Mux54~3_combout\;
\ALT_INV_Mux54~2_combout\ <= NOT \Mux54~2_combout\;
\ALT_INV_Mux54~1_combout\ <= NOT \Mux54~1_combout\;
\ALT_INV_Mux54~0_combout\ <= NOT \Mux54~0_combout\;
\ALT_INV_Mux55~8_combout\ <= NOT \Mux55~8_combout\;
\ALT_INV_Mux55~7_combout\ <= NOT \Mux55~7_combout\;
\ALT_INV_Mux55~6_combout\ <= NOT \Mux55~6_combout\;
\ALT_INV_Mux55~5_combout\ <= NOT \Mux55~5_combout\;
\ALT_INV_Mux55~4_combout\ <= NOT \Mux55~4_combout\;
\ALT_INV_Mux55~3_combout\ <= NOT \Mux55~3_combout\;
\ALT_INV_Mux55~2_combout\ <= NOT \Mux55~2_combout\;
\ALT_INV_Mux55~1_combout\ <= NOT \Mux55~1_combout\;
\ALT_INV_Mux55~0_combout\ <= NOT \Mux55~0_combout\;
\ALT_INV_Mux56~8_combout\ <= NOT \Mux56~8_combout\;
\ALT_INV_Mux56~7_combout\ <= NOT \Mux56~7_combout\;
\ALT_INV_Mux56~6_combout\ <= NOT \Mux56~6_combout\;
\ALT_INV_Mux56~5_combout\ <= NOT \Mux56~5_combout\;
\ALT_INV_Mux56~4_combout\ <= NOT \Mux56~4_combout\;
\ALT_INV_Mux56~3_combout\ <= NOT \Mux56~3_combout\;
\ALT_INV_Mux56~2_combout\ <= NOT \Mux56~2_combout\;
\ALT_INV_Mux56~1_combout\ <= NOT \Mux56~1_combout\;
\ALT_INV_Mux56~0_combout\ <= NOT \Mux56~0_combout\;
\ALT_INV_Mux57~8_combout\ <= NOT \Mux57~8_combout\;
\ALT_INV_Mux57~7_combout\ <= NOT \Mux57~7_combout\;
\ALT_INV_Mux57~6_combout\ <= NOT \Mux57~6_combout\;
\ALT_INV_Mux57~5_combout\ <= NOT \Mux57~5_combout\;
\ALT_INV_Mux57~4_combout\ <= NOT \Mux57~4_combout\;
\ALT_INV_Mux57~3_combout\ <= NOT \Mux57~3_combout\;
\ALT_INV_Mux57~2_combout\ <= NOT \Mux57~2_combout\;
\ALT_INV_Mux57~1_combout\ <= NOT \Mux57~1_combout\;
\ALT_INV_Mux57~0_combout\ <= NOT \Mux57~0_combout\;
\ALT_INV_Mux58~8_combout\ <= NOT \Mux58~8_combout\;
\ALT_INV_Mux58~7_combout\ <= NOT \Mux58~7_combout\;
\ALT_INV_Mux58~6_combout\ <= NOT \Mux58~6_combout\;
\ALT_INV_Mux58~5_combout\ <= NOT \Mux58~5_combout\;
\ALT_INV_Mux58~4_combout\ <= NOT \Mux58~4_combout\;
\ALT_INV_Mux58~3_combout\ <= NOT \Mux58~3_combout\;
\ALT_INV_Mux58~2_combout\ <= NOT \Mux58~2_combout\;
\ALT_INV_Mux58~1_combout\ <= NOT \Mux58~1_combout\;
\ALT_INV_Mux58~0_combout\ <= NOT \Mux58~0_combout\;
\ALT_INV_Mux59~8_combout\ <= NOT \Mux59~8_combout\;
\ALT_INV_Mux59~7_combout\ <= NOT \Mux59~7_combout\;
\ALT_INV_Mux59~6_combout\ <= NOT \Mux59~6_combout\;
\ALT_INV_Mux59~5_combout\ <= NOT \Mux59~5_combout\;
\ALT_INV_Mux59~4_combout\ <= NOT \Mux59~4_combout\;
\ALT_INV_Mux59~3_combout\ <= NOT \Mux59~3_combout\;
\ALT_INV_Mux59~2_combout\ <= NOT \Mux59~2_combout\;
\ALT_INV_Mux59~1_combout\ <= NOT \Mux59~1_combout\;
\ALT_INV_Mux59~0_combout\ <= NOT \Mux59~0_combout\;
\ALT_INV_Mux60~8_combout\ <= NOT \Mux60~8_combout\;
\ALT_INV_Mux60~7_combout\ <= NOT \Mux60~7_combout\;
\ALT_INV_Mux60~6_combout\ <= NOT \Mux60~6_combout\;
\ALT_INV_Mux60~5_combout\ <= NOT \Mux60~5_combout\;
\ALT_INV_Mux60~4_combout\ <= NOT \Mux60~4_combout\;
\ALT_INV_Mux60~3_combout\ <= NOT \Mux60~3_combout\;
\ALT_INV_Mux60~2_combout\ <= NOT \Mux60~2_combout\;
\ALT_INV_Mux60~1_combout\ <= NOT \Mux60~1_combout\;
\ALT_INV_Mux60~0_combout\ <= NOT \Mux60~0_combout\;
\ALT_INV_Mux61~8_combout\ <= NOT \Mux61~8_combout\;
\ALT_INV_Mux61~7_combout\ <= NOT \Mux61~7_combout\;
\ALT_INV_Mux61~6_combout\ <= NOT \Mux61~6_combout\;
\ALT_INV_Mux61~5_combout\ <= NOT \Mux61~5_combout\;
\ALT_INV_Mux61~4_combout\ <= NOT \Mux61~4_combout\;
\ALT_INV_Mux61~3_combout\ <= NOT \Mux61~3_combout\;
\ALT_INV_Mux61~2_combout\ <= NOT \Mux61~2_combout\;
\ALT_INV_Mux61~1_combout\ <= NOT \Mux61~1_combout\;
\ALT_INV_Mux61~0_combout\ <= NOT \Mux61~0_combout\;
\ALT_INV_Mux62~8_combout\ <= NOT \Mux62~8_combout\;
\ALT_INV_Mux62~7_combout\ <= NOT \Mux62~7_combout\;
\ALT_INV_Mux62~6_combout\ <= NOT \Mux62~6_combout\;
\ALT_INV_Mux62~5_combout\ <= NOT \Mux62~5_combout\;
\ALT_INV_Mux62~4_combout\ <= NOT \Mux62~4_combout\;
\ALT_INV_Mux62~3_combout\ <= NOT \Mux62~3_combout\;
\ALT_INV_Mux62~2_combout\ <= NOT \Mux62~2_combout\;
\ALT_INV_Mux62~1_combout\ <= NOT \Mux62~1_combout\;
\ALT_INV_Mux62~0_combout\ <= NOT \Mux62~0_combout\;
\ALT_INV_out2[18]~3_combout\ <= NOT \out2[18]~3_combout\;
\ALT_INV_out2[18]~2_combout\ <= NOT \out2[18]~2_combout\;
\ALT_INV_Mux63~8_combout\ <= NOT \Mux63~8_combout\;
\ALT_INV_Mux63~7_combout\ <= NOT \Mux63~7_combout\;
\ALT_INV_Mux63~6_combout\ <= NOT \Mux63~6_combout\;
\ALT_INV_out2[18]~1_combout\ <= NOT \out2[18]~1_combout\;
\ALT_INV_out2[18]~0_combout\ <= NOT \out2[18]~0_combout\;
\ALT_INV_Mux63~5_combout\ <= NOT \Mux63~5_combout\;
\ALT_INV_Mux63~4_combout\ <= NOT \Mux63~4_combout\;
\ALT_INV_Mux63~3_combout\ <= NOT \Mux63~3_combout\;
\ALT_INV_Mux63~2_combout\ <= NOT \Mux63~2_combout\;
\ALT_INV_Mux63~1_combout\ <= NOT \Mux63~1_combout\;
\ALT_INV_Mux63~0_combout\ <= NOT \Mux63~0_combout\;
\ALT_INV_Mux0~8_combout\ <= NOT \Mux0~8_combout\;
\ALT_INV_Mux0~7_combout\ <= NOT \Mux0~7_combout\;
\ALT_INV_Mux0~6_combout\ <= NOT \Mux0~6_combout\;
\ALT_INV_Mux0~5_combout\ <= NOT \Mux0~5_combout\;
\ALT_INV_Mux0~4_combout\ <= NOT \Mux0~4_combout\;
\ALT_INV_Mux0~3_combout\ <= NOT \Mux0~3_combout\;
\ALT_INV_Mux0~2_combout\ <= NOT \Mux0~2_combout\;
\ALT_INV_Mux0~1_combout\ <= NOT \Mux0~1_combout\;
\ALT_INV_Mux0~0_combout\ <= NOT \Mux0~0_combout\;
\ALT_INV_Mux1~8_combout\ <= NOT \Mux1~8_combout\;
\ALT_INV_Mux1~7_combout\ <= NOT \Mux1~7_combout\;
\ALT_INV_Mux1~6_combout\ <= NOT \Mux1~6_combout\;
\ALT_INV_Mux1~5_combout\ <= NOT \Mux1~5_combout\;
\ALT_INV_Mux1~4_combout\ <= NOT \Mux1~4_combout\;
\ALT_INV_Mux1~3_combout\ <= NOT \Mux1~3_combout\;
\ALT_INV_Mux1~2_combout\ <= NOT \Mux1~2_combout\;
\ALT_INV_Mux1~1_combout\ <= NOT \Mux1~1_combout\;
\ALT_INV_Mux1~0_combout\ <= NOT \Mux1~0_combout\;
\ALT_INV_Mux2~8_combout\ <= NOT \Mux2~8_combout\;
\ALT_INV_Mux2~7_combout\ <= NOT \Mux2~7_combout\;
\ALT_INV_Mux2~6_combout\ <= NOT \Mux2~6_combout\;
\ALT_INV_Mux2~5_combout\ <= NOT \Mux2~5_combout\;
\ALT_INV_Mux2~4_combout\ <= NOT \Mux2~4_combout\;
\ALT_INV_Mux2~3_combout\ <= NOT \Mux2~3_combout\;
\ALT_INV_Mux2~2_combout\ <= NOT \Mux2~2_combout\;
\ALT_INV_Mux2~1_combout\ <= NOT \Mux2~1_combout\;
\ALT_INV_Mux2~0_combout\ <= NOT \Mux2~0_combout\;
\ALT_INV_Mux3~8_combout\ <= NOT \Mux3~8_combout\;
\ALT_INV_Mux3~7_combout\ <= NOT \Mux3~7_combout\;
\ALT_INV_Mux3~6_combout\ <= NOT \Mux3~6_combout\;
\ALT_INV_Mux3~5_combout\ <= NOT \Mux3~5_combout\;
\ALT_INV_Mux3~4_combout\ <= NOT \Mux3~4_combout\;
\ALT_INV_Mux3~3_combout\ <= NOT \Mux3~3_combout\;
\ALT_INV_Mux3~2_combout\ <= NOT \Mux3~2_combout\;
\ALT_INV_Mux3~1_combout\ <= NOT \Mux3~1_combout\;
\ALT_INV_Mux3~0_combout\ <= NOT \Mux3~0_combout\;
\ALT_INV_Mux4~8_combout\ <= NOT \Mux4~8_combout\;
\ALT_INV_Mux4~7_combout\ <= NOT \Mux4~7_combout\;
\ALT_INV_Mux4~6_combout\ <= NOT \Mux4~6_combout\;
\ALT_INV_Mux4~5_combout\ <= NOT \Mux4~5_combout\;
\ALT_INV_Mux4~4_combout\ <= NOT \Mux4~4_combout\;
\ALT_INV_Mux4~3_combout\ <= NOT \Mux4~3_combout\;
\ALT_INV_Mux4~2_combout\ <= NOT \Mux4~2_combout\;
\ALT_INV_Mux4~1_combout\ <= NOT \Mux4~1_combout\;
\ALT_INV_Mux4~0_combout\ <= NOT \Mux4~0_combout\;
\ALT_INV_Mux5~8_combout\ <= NOT \Mux5~8_combout\;
\ALT_INV_Mux5~7_combout\ <= NOT \Mux5~7_combout\;
\ALT_INV_Mux5~6_combout\ <= NOT \Mux5~6_combout\;
\ALT_INV_Mux5~5_combout\ <= NOT \Mux5~5_combout\;
\ALT_INV_Mux5~4_combout\ <= NOT \Mux5~4_combout\;
\ALT_INV_Mux5~3_combout\ <= NOT \Mux5~3_combout\;
\ALT_INV_Mux5~2_combout\ <= NOT \Mux5~2_combout\;
\ALT_INV_Mux5~1_combout\ <= NOT \Mux5~1_combout\;
\ALT_INV_Mux5~0_combout\ <= NOT \Mux5~0_combout\;
\ALT_INV_Mux6~8_combout\ <= NOT \Mux6~8_combout\;
\ALT_INV_Mux6~7_combout\ <= NOT \Mux6~7_combout\;
\ALT_INV_Mux6~6_combout\ <= NOT \Mux6~6_combout\;
\ALT_INV_Mux6~5_combout\ <= NOT \Mux6~5_combout\;
\ALT_INV_Mux6~4_combout\ <= NOT \Mux6~4_combout\;
\ALT_INV_Mux6~3_combout\ <= NOT \Mux6~3_combout\;
\ALT_INV_Mux6~2_combout\ <= NOT \Mux6~2_combout\;
\ALT_INV_Mux6~1_combout\ <= NOT \Mux6~1_combout\;
\ALT_INV_Mux6~0_combout\ <= NOT \Mux6~0_combout\;
\ALT_INV_Mux7~8_combout\ <= NOT \Mux7~8_combout\;
\ALT_INV_Mux7~7_combout\ <= NOT \Mux7~7_combout\;
\ALT_INV_Mux7~6_combout\ <= NOT \Mux7~6_combout\;
\ALT_INV_Mux7~5_combout\ <= NOT \Mux7~5_combout\;
\ALT_INV_Mux7~4_combout\ <= NOT \Mux7~4_combout\;
\ALT_INV_Mux7~3_combout\ <= NOT \Mux7~3_combout\;
\ALT_INV_Mux7~2_combout\ <= NOT \Mux7~2_combout\;
\ALT_INV_Mux7~1_combout\ <= NOT \Mux7~1_combout\;
\ALT_INV_Mux7~0_combout\ <= NOT \Mux7~0_combout\;
\ALT_INV_Mux8~8_combout\ <= NOT \Mux8~8_combout\;
\ALT_INV_Mux8~7_combout\ <= NOT \Mux8~7_combout\;
\ALT_INV_Mux8~6_combout\ <= NOT \Mux8~6_combout\;
\ALT_INV_Mux8~5_combout\ <= NOT \Mux8~5_combout\;
\ALT_INV_Mux8~4_combout\ <= NOT \Mux8~4_combout\;
\ALT_INV_Mux8~3_combout\ <= NOT \Mux8~3_combout\;
\ALT_INV_Mux8~2_combout\ <= NOT \Mux8~2_combout\;
\ALT_INV_Mux8~1_combout\ <= NOT \Mux8~1_combout\;
\ALT_INV_Mux8~0_combout\ <= NOT \Mux8~0_combout\;
\ALT_INV_Mux9~8_combout\ <= NOT \Mux9~8_combout\;
\ALT_INV_Mux9~7_combout\ <= NOT \Mux9~7_combout\;
\ALT_INV_Mux9~6_combout\ <= NOT \Mux9~6_combout\;
\ALT_INV_Mux9~5_combout\ <= NOT \Mux9~5_combout\;
\ALT_INV_Mux9~4_combout\ <= NOT \Mux9~4_combout\;
\ALT_INV_Mux9~3_combout\ <= NOT \Mux9~3_combout\;
\ALT_INV_Mux9~2_combout\ <= NOT \Mux9~2_combout\;
\ALT_INV_Mux9~1_combout\ <= NOT \Mux9~1_combout\;
\ALT_INV_Mux9~0_combout\ <= NOT \Mux9~0_combout\;
\ALT_INV_Mux10~8_combout\ <= NOT \Mux10~8_combout\;
\ALT_INV_Mux10~7_combout\ <= NOT \Mux10~7_combout\;
\ALT_INV_Mux10~6_combout\ <= NOT \Mux10~6_combout\;
\ALT_INV_Mux10~5_combout\ <= NOT \Mux10~5_combout\;
\ALT_INV_Mux10~4_combout\ <= NOT \Mux10~4_combout\;
\ALT_INV_Mux10~3_combout\ <= NOT \Mux10~3_combout\;
\ALT_INV_Mux10~2_combout\ <= NOT \Mux10~2_combout\;
\ALT_INV_Mux10~1_combout\ <= NOT \Mux10~1_combout\;
\ALT_INV_Mux10~0_combout\ <= NOT \Mux10~0_combout\;
\ALT_INV_Mux11~8_combout\ <= NOT \Mux11~8_combout\;
\ALT_INV_Mux11~7_combout\ <= NOT \Mux11~7_combout\;
\ALT_INV_Mux11~6_combout\ <= NOT \Mux11~6_combout\;
\ALT_INV_Mux11~5_combout\ <= NOT \Mux11~5_combout\;
\ALT_INV_Mux11~4_combout\ <= NOT \Mux11~4_combout\;
\ALT_INV_Mux11~3_combout\ <= NOT \Mux11~3_combout\;
\ALT_INV_Mux11~2_combout\ <= NOT \Mux11~2_combout\;
\ALT_INV_Mux11~1_combout\ <= NOT \Mux11~1_combout\;
\ALT_INV_Mux11~0_combout\ <= NOT \Mux11~0_combout\;
\ALT_INV_Mux12~8_combout\ <= NOT \Mux12~8_combout\;
\ALT_INV_Mux12~7_combout\ <= NOT \Mux12~7_combout\;
\ALT_INV_Mux12~6_combout\ <= NOT \Mux12~6_combout\;
\ALT_INV_Mux12~5_combout\ <= NOT \Mux12~5_combout\;
\ALT_INV_Mux12~4_combout\ <= NOT \Mux12~4_combout\;
\ALT_INV_Mux12~3_combout\ <= NOT \Mux12~3_combout\;
\ALT_INV_Mux12~2_combout\ <= NOT \Mux12~2_combout\;
\ALT_INV_Mux12~1_combout\ <= NOT \Mux12~1_combout\;
\ALT_INV_Mux12~0_combout\ <= NOT \Mux12~0_combout\;
\ALT_INV_Mux13~8_combout\ <= NOT \Mux13~8_combout\;
\ALT_INV_Mux13~7_combout\ <= NOT \Mux13~7_combout\;
\ALT_INV_Mux13~6_combout\ <= NOT \Mux13~6_combout\;
\ALT_INV_Mux13~5_combout\ <= NOT \Mux13~5_combout\;
\ALT_INV_Mux13~4_combout\ <= NOT \Mux13~4_combout\;
\ALT_INV_Mux13~3_combout\ <= NOT \Mux13~3_combout\;
\ALT_INV_Mux13~2_combout\ <= NOT \Mux13~2_combout\;
\ALT_INV_Mux13~1_combout\ <= NOT \Mux13~1_combout\;
\ALT_INV_Mux13~0_combout\ <= NOT \Mux13~0_combout\;
\ALT_INV_Mux14~8_combout\ <= NOT \Mux14~8_combout\;
\ALT_INV_Mux14~7_combout\ <= NOT \Mux14~7_combout\;
\ALT_INV_Mux14~6_combout\ <= NOT \Mux14~6_combout\;
\ALT_INV_Mux14~5_combout\ <= NOT \Mux14~5_combout\;
\ALT_INV_Mux14~4_combout\ <= NOT \Mux14~4_combout\;
\ALT_INV_Mux14~3_combout\ <= NOT \Mux14~3_combout\;
\ALT_INV_Mux14~2_combout\ <= NOT \Mux14~2_combout\;
\ALT_INV_Mux14~1_combout\ <= NOT \Mux14~1_combout\;
\ALT_INV_Mux14~0_combout\ <= NOT \Mux14~0_combout\;
\ALT_INV_Mux15~8_combout\ <= NOT \Mux15~8_combout\;
\ALT_INV_Mux15~7_combout\ <= NOT \Mux15~7_combout\;
\ALT_INV_Mux15~6_combout\ <= NOT \Mux15~6_combout\;
\ALT_INV_Mux15~5_combout\ <= NOT \Mux15~5_combout\;
\ALT_INV_Mux15~4_combout\ <= NOT \Mux15~4_combout\;
\ALT_INV_Mux15~3_combout\ <= NOT \Mux15~3_combout\;
\ALT_INV_Mux15~2_combout\ <= NOT \Mux15~2_combout\;
\ALT_INV_Mux15~1_combout\ <= NOT \Mux15~1_combout\;
\ALT_INV_Mux15~0_combout\ <= NOT \Mux15~0_combout\;
\ALT_INV_Mux16~8_combout\ <= NOT \Mux16~8_combout\;
\ALT_INV_Mux16~7_combout\ <= NOT \Mux16~7_combout\;
\ALT_INV_Mux16~6_combout\ <= NOT \Mux16~6_combout\;
\ALT_INV_Mux16~5_combout\ <= NOT \Mux16~5_combout\;
\ALT_INV_Mux16~4_combout\ <= NOT \Mux16~4_combout\;
\ALT_INV_Mux16~3_combout\ <= NOT \Mux16~3_combout\;
\ALT_INV_Mux16~2_combout\ <= NOT \Mux16~2_combout\;
\ALT_INV_Mux16~1_combout\ <= NOT \Mux16~1_combout\;
\ALT_INV_Mux16~0_combout\ <= NOT \Mux16~0_combout\;
\ALT_INV_Mux17~8_combout\ <= NOT \Mux17~8_combout\;
\ALT_INV_Mux17~7_combout\ <= NOT \Mux17~7_combout\;
\ALT_INV_Mux17~6_combout\ <= NOT \Mux17~6_combout\;
\ALT_INV_Mux17~5_combout\ <= NOT \Mux17~5_combout\;
\ALT_INV_Mux17~4_combout\ <= NOT \Mux17~4_combout\;
\ALT_INV_Mux17~3_combout\ <= NOT \Mux17~3_combout\;
\ALT_INV_Mux17~2_combout\ <= NOT \Mux17~2_combout\;
\ALT_INV_Mux17~1_combout\ <= NOT \Mux17~1_combout\;
\ALT_INV_Mux17~0_combout\ <= NOT \Mux17~0_combout\;
\ALT_INV_Mux18~8_combout\ <= NOT \Mux18~8_combout\;
\ALT_INV_Mux18~7_combout\ <= NOT \Mux18~7_combout\;
\ALT_INV_Mux18~6_combout\ <= NOT \Mux18~6_combout\;
\ALT_INV_Mux18~5_combout\ <= NOT \Mux18~5_combout\;
\ALT_INV_Mux18~4_combout\ <= NOT \Mux18~4_combout\;
\ALT_INV_Mux18~3_combout\ <= NOT \Mux18~3_combout\;
\ALT_INV_Mux18~2_combout\ <= NOT \Mux18~2_combout\;
\ALT_INV_Mux18~1_combout\ <= NOT \Mux18~1_combout\;
\ALT_INV_Mux18~0_combout\ <= NOT \Mux18~0_combout\;
\ALT_INV_Mux19~8_combout\ <= NOT \Mux19~8_combout\;
\ALT_INV_Mux19~7_combout\ <= NOT \Mux19~7_combout\;
\ALT_INV_Mux19~6_combout\ <= NOT \Mux19~6_combout\;
\ALT_INV_Mux19~5_combout\ <= NOT \Mux19~5_combout\;
\ALT_INV_Mux19~4_combout\ <= NOT \Mux19~4_combout\;
\ALT_INV_Mux19~3_combout\ <= NOT \Mux19~3_combout\;
\ALT_INV_Mux19~2_combout\ <= NOT \Mux19~2_combout\;
\ALT_INV_Mux19~1_combout\ <= NOT \Mux19~1_combout\;
\ALT_INV_Mux19~0_combout\ <= NOT \Mux19~0_combout\;
\ALT_INV_Mux20~8_combout\ <= NOT \Mux20~8_combout\;
\ALT_INV_Mux20~7_combout\ <= NOT \Mux20~7_combout\;
\ALT_INV_Mux20~6_combout\ <= NOT \Mux20~6_combout\;
\ALT_INV_Mux20~5_combout\ <= NOT \Mux20~5_combout\;
\ALT_INV_Mux20~4_combout\ <= NOT \Mux20~4_combout\;
\ALT_INV_Mux20~3_combout\ <= NOT \Mux20~3_combout\;
\ALT_INV_Mux20~2_combout\ <= NOT \Mux20~2_combout\;
\ALT_INV_Mux20~1_combout\ <= NOT \Mux20~1_combout\;
\ALT_INV_Mux20~0_combout\ <= NOT \Mux20~0_combout\;
\ALT_INV_Mux21~8_combout\ <= NOT \Mux21~8_combout\;
\ALT_INV_Mux21~7_combout\ <= NOT \Mux21~7_combout\;
\ALT_INV_Mux21~6_combout\ <= NOT \Mux21~6_combout\;
\ALT_INV_Mux21~5_combout\ <= NOT \Mux21~5_combout\;
\ALT_INV_Mux21~4_combout\ <= NOT \Mux21~4_combout\;
\ALT_INV_Mux21~3_combout\ <= NOT \Mux21~3_combout\;
\ALT_INV_Mux21~2_combout\ <= NOT \Mux21~2_combout\;
\ALT_INV_Mux21~1_combout\ <= NOT \Mux21~1_combout\;
\ALT_INV_Mux21~0_combout\ <= NOT \Mux21~0_combout\;
\ALT_INV_Mux22~8_combout\ <= NOT \Mux22~8_combout\;
\ALT_INV_Mux22~7_combout\ <= NOT \Mux22~7_combout\;
\ALT_INV_Mux22~6_combout\ <= NOT \Mux22~6_combout\;
\ALT_INV_Mux22~5_combout\ <= NOT \Mux22~5_combout\;
\ALT_INV_Mux22~4_combout\ <= NOT \Mux22~4_combout\;
\ALT_INV_Mux22~3_combout\ <= NOT \Mux22~3_combout\;
\ALT_INV_Mux22~2_combout\ <= NOT \Mux22~2_combout\;
\ALT_INV_Mux22~1_combout\ <= NOT \Mux22~1_combout\;
\ALT_INV_Mux22~0_combout\ <= NOT \Mux22~0_combout\;
\ALT_INV_Mux23~8_combout\ <= NOT \Mux23~8_combout\;
\ALT_INV_Mux23~7_combout\ <= NOT \Mux23~7_combout\;
\ALT_INV_Mux23~6_combout\ <= NOT \Mux23~6_combout\;
\ALT_INV_Mux23~5_combout\ <= NOT \Mux23~5_combout\;
\ALT_INV_Mux23~4_combout\ <= NOT \Mux23~4_combout\;
\ALT_INV_Mux23~3_combout\ <= NOT \Mux23~3_combout\;
\ALT_INV_Mux23~2_combout\ <= NOT \Mux23~2_combout\;
\ALT_INV_Mux23~1_combout\ <= NOT \Mux23~1_combout\;
\ALT_INV_Mux23~0_combout\ <= NOT \Mux23~0_combout\;
\ALT_INV_Mux24~8_combout\ <= NOT \Mux24~8_combout\;
\ALT_INV_Mux24~7_combout\ <= NOT \Mux24~7_combout\;
\ALT_INV_Mux24~6_combout\ <= NOT \Mux24~6_combout\;
\ALT_INV_Mux24~5_combout\ <= NOT \Mux24~5_combout\;
\ALT_INV_Mux24~4_combout\ <= NOT \Mux24~4_combout\;
\ALT_INV_Mux24~3_combout\ <= NOT \Mux24~3_combout\;
\ALT_INV_Mux24~2_combout\ <= NOT \Mux24~2_combout\;
\ALT_INV_Mux24~1_combout\ <= NOT \Mux24~1_combout\;
\ALT_INV_Mux24~0_combout\ <= NOT \Mux24~0_combout\;
\ALT_INV_Mux25~8_combout\ <= NOT \Mux25~8_combout\;
\ALT_INV_Mux25~7_combout\ <= NOT \Mux25~7_combout\;
\ALT_INV_Mux25~6_combout\ <= NOT \Mux25~6_combout\;
\ALT_INV_Mux25~5_combout\ <= NOT \Mux25~5_combout\;
\ALT_INV_Mux25~4_combout\ <= NOT \Mux25~4_combout\;
\ALT_INV_Mux25~3_combout\ <= NOT \Mux25~3_combout\;
\ALT_INV_Mux25~2_combout\ <= NOT \Mux25~2_combout\;
\ALT_INV_Mux25~1_combout\ <= NOT \Mux25~1_combout\;
\ALT_INV_Mux25~0_combout\ <= NOT \Mux25~0_combout\;
\ALT_INV_Mux26~8_combout\ <= NOT \Mux26~8_combout\;
\ALT_INV_Mux26~7_combout\ <= NOT \Mux26~7_combout\;
\ALT_INV_Mux26~6_combout\ <= NOT \Mux26~6_combout\;
\ALT_INV_Mux26~5_combout\ <= NOT \Mux26~5_combout\;
\ALT_INV_Mux26~4_combout\ <= NOT \Mux26~4_combout\;
\ALT_INV_Mux26~3_combout\ <= NOT \Mux26~3_combout\;
\ALT_INV_Mux26~2_combout\ <= NOT \Mux26~2_combout\;
\ALT_INV_Mux26~1_combout\ <= NOT \Mux26~1_combout\;
\ALT_INV_Mux26~0_combout\ <= NOT \Mux26~0_combout\;
\ALT_INV_Mux27~8_combout\ <= NOT \Mux27~8_combout\;
\ALT_INV_Mux27~7_combout\ <= NOT \Mux27~7_combout\;
\ALT_INV_Mux27~6_combout\ <= NOT \Mux27~6_combout\;
\ALT_INV_Mux27~5_combout\ <= NOT \Mux27~5_combout\;
\ALT_INV_Mux27~4_combout\ <= NOT \Mux27~4_combout\;
\ALT_INV_Mux27~3_combout\ <= NOT \Mux27~3_combout\;
\ALT_INV_Mux27~2_combout\ <= NOT \Mux27~2_combout\;
\ALT_INV_Mux27~1_combout\ <= NOT \Mux27~1_combout\;
\ALT_INV_Mux27~0_combout\ <= NOT \Mux27~0_combout\;
\ALT_INV_Mux28~8_combout\ <= NOT \Mux28~8_combout\;
\ALT_INV_Mux28~7_combout\ <= NOT \Mux28~7_combout\;
\ALT_INV_Mux28~6_combout\ <= NOT \Mux28~6_combout\;
\ALT_INV_Mux28~5_combout\ <= NOT \Mux28~5_combout\;
\ALT_INV_Mux28~4_combout\ <= NOT \Mux28~4_combout\;
\ALT_INV_Mux28~3_combout\ <= NOT \Mux28~3_combout\;
\ALT_INV_Mux28~2_combout\ <= NOT \Mux28~2_combout\;
\ALT_INV_Mux28~1_combout\ <= NOT \Mux28~1_combout\;
\ALT_INV_Mux28~0_combout\ <= NOT \Mux28~0_combout\;
\ALT_INV_Mux29~8_combout\ <= NOT \Mux29~8_combout\;
\ALT_INV_Mux29~7_combout\ <= NOT \Mux29~7_combout\;
\ALT_INV_Mux29~6_combout\ <= NOT \Mux29~6_combout\;
\ALT_INV_Mux29~5_combout\ <= NOT \Mux29~5_combout\;
\ALT_INV_Mux29~4_combout\ <= NOT \Mux29~4_combout\;
\ALT_INV_Mux29~3_combout\ <= NOT \Mux29~3_combout\;
\ALT_INV_Mux29~2_combout\ <= NOT \Mux29~2_combout\;
\ALT_INV_Mux29~1_combout\ <= NOT \Mux29~1_combout\;
\ALT_INV_Mux29~0_combout\ <= NOT \Mux29~0_combout\;
\ALT_INV_Mux30~8_combout\ <= NOT \Mux30~8_combout\;
\ALT_INV_Mux30~7_combout\ <= NOT \Mux30~7_combout\;
\ALT_INV_Mux30~6_combout\ <= NOT \Mux30~6_combout\;
\ALT_INV_Mux30~5_combout\ <= NOT \Mux30~5_combout\;
\ALT_INV_Mux30~4_combout\ <= NOT \Mux30~4_combout\;
\ALT_INV_Mux30~3_combout\ <= NOT \Mux30~3_combout\;
\ALT_INV_Mux30~2_combout\ <= NOT \Mux30~2_combout\;
\ALT_INV_Mux30~1_combout\ <= NOT \Mux30~1_combout\;
\ALT_INV_Mux30~0_combout\ <= NOT \Mux30~0_combout\;
\ALT_INV_out1[30]~3_combout\ <= NOT \out1[30]~3_combout\;
\ALT_INV_out1[30]~2_combout\ <= NOT \out1[30]~2_combout\;
\ALT_INV_Mux31~8_combout\ <= NOT \Mux31~8_combout\;
\ALT_INV_Mux31~7_combout\ <= NOT \Mux31~7_combout\;
\ALT_INV_Mux31~6_combout\ <= NOT \Mux31~6_combout\;
\ALT_INV_out1[30]~1_combout\ <= NOT \out1[30]~1_combout\;
\ALT_INV_out1[30]~0_combout\ <= NOT \out1[30]~0_combout\;
\ALT_INV_Mux31~5_combout\ <= NOT \Mux31~5_combout\;
\ALT_INV_Mux31~4_combout\ <= NOT \Mux31~4_combout\;
\ALT_INV_Mux31~3_combout\ <= NOT \Mux31~3_combout\;
\ALT_INV_Mux31~2_combout\ <= NOT \Mux31~2_combout\;
\ALT_INV_Mux31~1_combout\ <= NOT \Mux31~1_combout\;
\ALT_INV_Mux31~0_combout\ <= NOT \Mux31~0_combout\;
\ALT_INV_regs[15][31]~q\ <= NOT \regs[15][31]~q\;
\ALT_INV_regs[14][31]~q\ <= NOT \regs[14][31]~q\;
\ALT_INV_regs[13][31]~q\ <= NOT \regs[13][31]~q\;
\ALT_INV_regs[12][31]~q\ <= NOT \regs[12][31]~q\;
\ALT_INV_regs[11][31]~q\ <= NOT \regs[11][31]~q\;
\ALT_INV_regs[10][31]~q\ <= NOT \regs[10][31]~q\;
\ALT_INV_regs[9][31]~q\ <= NOT \regs[9][31]~q\;
\ALT_INV_regs[8][31]~q\ <= NOT \regs[8][31]~q\;
\ALT_INV_regs[3][31]~q\ <= NOT \regs[3][31]~q\;
\ALT_INV_regs[2][31]~q\ <= NOT \regs[2][31]~q\;
\ALT_INV_regs[1][31]~q\ <= NOT \regs[1][31]~q\;
\ALT_INV_regs[7][31]~q\ <= NOT \regs[7][31]~q\;
\ALT_INV_regs[6][31]~q\ <= NOT \regs[6][31]~q\;
\ALT_INV_regs[5][31]~q\ <= NOT \regs[5][31]~q\;
\ALT_INV_regs[4][31]~q\ <= NOT \regs[4][31]~q\;
\ALT_INV_regs[31][31]~q\ <= NOT \regs[31][31]~q\;
\ALT_INV_regs[23][31]~q\ <= NOT \regs[23][31]~q\;
\ALT_INV_regs[27][31]~q\ <= NOT \regs[27][31]~q\;
\ALT_INV_regs[19][31]~q\ <= NOT \regs[19][31]~q\;
\ALT_INV_regs[30][31]~q\ <= NOT \regs[30][31]~q\;
\ALT_INV_regs[22][31]~q\ <= NOT \regs[22][31]~q\;
\ALT_INV_regs[26][31]~q\ <= NOT \regs[26][31]~q\;
\ALT_INV_regs[18][31]~q\ <= NOT \regs[18][31]~q\;
\ALT_INV_regs[29][31]~q\ <= NOT \regs[29][31]~q\;
\ALT_INV_regs[21][31]~q\ <= NOT \regs[21][31]~q\;
\ALT_INV_regs[25][31]~q\ <= NOT \regs[25][31]~q\;
\ALT_INV_regs[17][31]~q\ <= NOT \regs[17][31]~q\;
\ALT_INV_regs[28][31]~q\ <= NOT \regs[28][31]~q\;
\ALT_INV_regs[20][31]~q\ <= NOT \regs[20][31]~q\;
\ALT_INV_regs[24][31]~q\ <= NOT \regs[24][31]~q\;
\ALT_INV_regs[16][31]~q\ <= NOT \regs[16][31]~q\;
\ALT_INV_regs[15][30]~q\ <= NOT \regs[15][30]~q\;
\ALT_INV_regs[14][30]~q\ <= NOT \regs[14][30]~q\;
\ALT_INV_regs[13][30]~q\ <= NOT \regs[13][30]~q\;
\ALT_INV_regs[12][30]~q\ <= NOT \regs[12][30]~q\;
\ALT_INV_regs[11][30]~q\ <= NOT \regs[11][30]~q\;
\ALT_INV_regs[10][30]~q\ <= NOT \regs[10][30]~q\;
\ALT_INV_regs[9][30]~q\ <= NOT \regs[9][30]~q\;
\ALT_INV_regs[8][30]~q\ <= NOT \regs[8][30]~q\;
\ALT_INV_regs[3][30]~q\ <= NOT \regs[3][30]~q\;
\ALT_INV_regs[2][30]~q\ <= NOT \regs[2][30]~q\;
\ALT_INV_regs[1][30]~q\ <= NOT \regs[1][30]~q\;
\ALT_INV_regs[7][30]~q\ <= NOT \regs[7][30]~q\;
\ALT_INV_regs[6][30]~q\ <= NOT \regs[6][30]~q\;
\ALT_INV_regs[5][30]~q\ <= NOT \regs[5][30]~q\;
\ALT_INV_regs[4][30]~q\ <= NOT \regs[4][30]~q\;
\ALT_INV_regs[31][30]~q\ <= NOT \regs[31][30]~q\;
\ALT_INV_regs[23][30]~q\ <= NOT \regs[23][30]~q\;
\ALT_INV_regs[27][30]~q\ <= NOT \regs[27][30]~q\;
\ALT_INV_regs[19][30]~q\ <= NOT \regs[19][30]~q\;
\ALT_INV_regs[30][30]~q\ <= NOT \regs[30][30]~q\;
\ALT_INV_regs[22][30]~q\ <= NOT \regs[22][30]~q\;
\ALT_INV_regs[26][30]~q\ <= NOT \regs[26][30]~q\;
\ALT_INV_regs[18][30]~q\ <= NOT \regs[18][30]~q\;
\ALT_INV_regs[29][30]~q\ <= NOT \regs[29][30]~q\;
\ALT_INV_regs[21][30]~q\ <= NOT \regs[21][30]~q\;
\ALT_INV_regs[25][30]~q\ <= NOT \regs[25][30]~q\;
\ALT_INV_regs[17][30]~q\ <= NOT \regs[17][30]~q\;
\ALT_INV_regs[28][30]~q\ <= NOT \regs[28][30]~q\;
\ALT_INV_regs[20][30]~q\ <= NOT \regs[20][30]~q\;
\ALT_INV_regs[24][30]~q\ <= NOT \regs[24][30]~q\;
\ALT_INV_regs[16][30]~q\ <= NOT \regs[16][30]~q\;
\ALT_INV_regs[15][29]~q\ <= NOT \regs[15][29]~q\;
\ALT_INV_regs[14][29]~q\ <= NOT \regs[14][29]~q\;
\ALT_INV_regs[13][29]~q\ <= NOT \regs[13][29]~q\;
\ALT_INV_regs[12][29]~q\ <= NOT \regs[12][29]~q\;
\ALT_INV_regs[11][29]~q\ <= NOT \regs[11][29]~q\;
\ALT_INV_regs[10][29]~q\ <= NOT \regs[10][29]~q\;
\ALT_INV_regs[9][29]~q\ <= NOT \regs[9][29]~q\;
\ALT_INV_regs[8][29]~q\ <= NOT \regs[8][29]~q\;
\ALT_INV_regs[3][29]~q\ <= NOT \regs[3][29]~q\;
\ALT_INV_regs[2][29]~q\ <= NOT \regs[2][29]~q\;
\ALT_INV_regs[1][29]~q\ <= NOT \regs[1][29]~q\;
\ALT_INV_regs[7][29]~q\ <= NOT \regs[7][29]~q\;
\ALT_INV_regs[6][29]~q\ <= NOT \regs[6][29]~q\;
\ALT_INV_regs[5][29]~q\ <= NOT \regs[5][29]~q\;
\ALT_INV_regs[4][29]~q\ <= NOT \regs[4][29]~q\;
\ALT_INV_regs[31][29]~q\ <= NOT \regs[31][29]~q\;
\ALT_INV_regs[23][29]~q\ <= NOT \regs[23][29]~q\;
\ALT_INV_regs[27][29]~q\ <= NOT \regs[27][29]~q\;
\ALT_INV_regs[19][29]~q\ <= NOT \regs[19][29]~q\;
\ALT_INV_regs[30][29]~q\ <= NOT \regs[30][29]~q\;
\ALT_INV_regs[22][29]~q\ <= NOT \regs[22][29]~q\;
\ALT_INV_regs[26][29]~q\ <= NOT \regs[26][29]~q\;
\ALT_INV_regs[18][29]~q\ <= NOT \regs[18][29]~q\;
\ALT_INV_regs[29][29]~q\ <= NOT \regs[29][29]~q\;
\ALT_INV_regs[21][29]~q\ <= NOT \regs[21][29]~q\;
\ALT_INV_regs[25][29]~q\ <= NOT \regs[25][29]~q\;
\ALT_INV_regs[17][29]~q\ <= NOT \regs[17][29]~q\;
\ALT_INV_regs[28][29]~q\ <= NOT \regs[28][29]~q\;
\ALT_INV_regs[20][29]~q\ <= NOT \regs[20][29]~q\;
\ALT_INV_regs[24][29]~q\ <= NOT \regs[24][29]~q\;
\ALT_INV_regs[16][29]~q\ <= NOT \regs[16][29]~q\;
\ALT_INV_regs[15][28]~q\ <= NOT \regs[15][28]~q\;
\ALT_INV_regs[14][28]~q\ <= NOT \regs[14][28]~q\;
\ALT_INV_regs[13][28]~q\ <= NOT \regs[13][28]~q\;
\ALT_INV_regs[12][28]~q\ <= NOT \regs[12][28]~q\;
\ALT_INV_regs[11][28]~q\ <= NOT \regs[11][28]~q\;
\ALT_INV_regs[10][28]~q\ <= NOT \regs[10][28]~q\;
\ALT_INV_regs[9][28]~q\ <= NOT \regs[9][28]~q\;
\ALT_INV_regs[8][28]~q\ <= NOT \regs[8][28]~q\;
\ALT_INV_regs[3][28]~q\ <= NOT \regs[3][28]~q\;
\ALT_INV_regs[2][28]~q\ <= NOT \regs[2][28]~q\;
\ALT_INV_regs[1][28]~q\ <= NOT \regs[1][28]~q\;
\ALT_INV_regs[7][28]~q\ <= NOT \regs[7][28]~q\;
\ALT_INV_regs[6][28]~q\ <= NOT \regs[6][28]~q\;
\ALT_INV_regs[5][28]~q\ <= NOT \regs[5][28]~q\;
\ALT_INV_regs[4][28]~q\ <= NOT \regs[4][28]~q\;
\ALT_INV_regs[31][28]~q\ <= NOT \regs[31][28]~q\;
\ALT_INV_regs[23][28]~q\ <= NOT \regs[23][28]~q\;
\ALT_INV_regs[27][28]~q\ <= NOT \regs[27][28]~q\;
\ALT_INV_regs[19][28]~q\ <= NOT \regs[19][28]~q\;
\ALT_INV_regs[30][28]~q\ <= NOT \regs[30][28]~q\;
\ALT_INV_regs[22][28]~q\ <= NOT \regs[22][28]~q\;
\ALT_INV_regs[26][28]~q\ <= NOT \regs[26][28]~q\;
\ALT_INV_regs[18][28]~q\ <= NOT \regs[18][28]~q\;
\ALT_INV_regs[29][28]~q\ <= NOT \regs[29][28]~q\;
\ALT_INV_regs[21][28]~q\ <= NOT \regs[21][28]~q\;
\ALT_INV_regs[25][28]~q\ <= NOT \regs[25][28]~q\;
\ALT_INV_regs[17][28]~q\ <= NOT \regs[17][28]~q\;
\ALT_INV_regs[28][28]~q\ <= NOT \regs[28][28]~q\;
\ALT_INV_regs[20][28]~q\ <= NOT \regs[20][28]~q\;
\ALT_INV_regs[24][28]~q\ <= NOT \regs[24][28]~q\;
\ALT_INV_regs[16][28]~q\ <= NOT \regs[16][28]~q\;
\ALT_INV_regs[15][27]~q\ <= NOT \regs[15][27]~q\;
\ALT_INV_regs[14][27]~q\ <= NOT \regs[14][27]~q\;
\ALT_INV_regs[13][27]~q\ <= NOT \regs[13][27]~q\;
\ALT_INV_regs[12][27]~q\ <= NOT \regs[12][27]~q\;
\ALT_INV_regs[11][27]~q\ <= NOT \regs[11][27]~q\;
\ALT_INV_regs[10][27]~q\ <= NOT \regs[10][27]~q\;
\ALT_INV_regs[9][27]~q\ <= NOT \regs[9][27]~q\;
\ALT_INV_regs[8][27]~q\ <= NOT \regs[8][27]~q\;
\ALT_INV_regs[3][27]~q\ <= NOT \regs[3][27]~q\;
\ALT_INV_regs[2][27]~q\ <= NOT \regs[2][27]~q\;
\ALT_INV_regs[1][27]~q\ <= NOT \regs[1][27]~q\;
\ALT_INV_regs[7][27]~q\ <= NOT \regs[7][27]~q\;
\ALT_INV_regs[6][27]~q\ <= NOT \regs[6][27]~q\;
\ALT_INV_regs[5][27]~q\ <= NOT \regs[5][27]~q\;
\ALT_INV_regs[4][27]~q\ <= NOT \regs[4][27]~q\;
\ALT_INV_regs[31][27]~q\ <= NOT \regs[31][27]~q\;
\ALT_INV_regs[23][27]~q\ <= NOT \regs[23][27]~q\;
\ALT_INV_regs[27][27]~q\ <= NOT \regs[27][27]~q\;
\ALT_INV_regs[19][27]~q\ <= NOT \regs[19][27]~q\;
\ALT_INV_regs[30][27]~q\ <= NOT \regs[30][27]~q\;
\ALT_INV_regs[22][27]~q\ <= NOT \regs[22][27]~q\;
\ALT_INV_regs[26][27]~q\ <= NOT \regs[26][27]~q\;
\ALT_INV_regs[18][27]~q\ <= NOT \regs[18][27]~q\;
\ALT_INV_regs[29][27]~q\ <= NOT \regs[29][27]~q\;
\ALT_INV_regs[21][27]~q\ <= NOT \regs[21][27]~q\;
\ALT_INV_regs[25][27]~q\ <= NOT \regs[25][27]~q\;
\ALT_INV_regs[17][27]~q\ <= NOT \regs[17][27]~q\;
\ALT_INV_regs[28][27]~q\ <= NOT \regs[28][27]~q\;
\ALT_INV_regs[20][27]~q\ <= NOT \regs[20][27]~q\;
\ALT_INV_regs[24][27]~q\ <= NOT \regs[24][27]~q\;
\ALT_INV_regs[16][27]~q\ <= NOT \regs[16][27]~q\;
\ALT_INV_regs[15][26]~q\ <= NOT \regs[15][26]~q\;
\ALT_INV_regs[14][26]~q\ <= NOT \regs[14][26]~q\;
\ALT_INV_regs[13][26]~q\ <= NOT \regs[13][26]~q\;
\ALT_INV_regs[12][26]~q\ <= NOT \regs[12][26]~q\;
\ALT_INV_regs[11][26]~q\ <= NOT \regs[11][26]~q\;
\ALT_INV_regs[10][26]~q\ <= NOT \regs[10][26]~q\;
\ALT_INV_regs[9][26]~q\ <= NOT \regs[9][26]~q\;
\ALT_INV_regs[8][26]~q\ <= NOT \regs[8][26]~q\;
\ALT_INV_regs[3][26]~q\ <= NOT \regs[3][26]~q\;
\ALT_INV_regs[2][26]~q\ <= NOT \regs[2][26]~q\;
\ALT_INV_regs[1][26]~q\ <= NOT \regs[1][26]~q\;
\ALT_INV_regs[7][26]~q\ <= NOT \regs[7][26]~q\;
\ALT_INV_regs[6][26]~q\ <= NOT \regs[6][26]~q\;
\ALT_INV_regs[5][26]~q\ <= NOT \regs[5][26]~q\;
\ALT_INV_regs[4][26]~q\ <= NOT \regs[4][26]~q\;
\ALT_INV_regs[31][26]~q\ <= NOT \regs[31][26]~q\;
\ALT_INV_regs[23][26]~q\ <= NOT \regs[23][26]~q\;
\ALT_INV_regs[27][26]~q\ <= NOT \regs[27][26]~q\;
\ALT_INV_regs[19][26]~q\ <= NOT \regs[19][26]~q\;
\ALT_INV_regs[30][26]~q\ <= NOT \regs[30][26]~q\;
\ALT_INV_regs[22][26]~q\ <= NOT \regs[22][26]~q\;
\ALT_INV_regs[26][26]~q\ <= NOT \regs[26][26]~q\;
\ALT_INV_regs[18][26]~q\ <= NOT \regs[18][26]~q\;
\ALT_INV_regs[29][26]~q\ <= NOT \regs[29][26]~q\;
\ALT_INV_regs[21][26]~q\ <= NOT \regs[21][26]~q\;
\ALT_INV_regs[25][26]~q\ <= NOT \regs[25][26]~q\;
\ALT_INV_regs[17][26]~q\ <= NOT \regs[17][26]~q\;
\ALT_INV_regs[28][26]~q\ <= NOT \regs[28][26]~q\;
\ALT_INV_regs[20][26]~q\ <= NOT \regs[20][26]~q\;
\ALT_INV_regs[24][26]~q\ <= NOT \regs[24][26]~q\;
\ALT_INV_regs[16][26]~q\ <= NOT \regs[16][26]~q\;
\ALT_INV_regs[15][25]~q\ <= NOT \regs[15][25]~q\;
\ALT_INV_regs[14][25]~q\ <= NOT \regs[14][25]~q\;
\ALT_INV_regs[13][25]~q\ <= NOT \regs[13][25]~q\;
\ALT_INV_regs[12][25]~q\ <= NOT \regs[12][25]~q\;
\ALT_INV_regs[11][25]~q\ <= NOT \regs[11][25]~q\;
\ALT_INV_regs[10][25]~q\ <= NOT \regs[10][25]~q\;
\ALT_INV_regs[9][25]~q\ <= NOT \regs[9][25]~q\;
\ALT_INV_regs[8][25]~q\ <= NOT \regs[8][25]~q\;
\ALT_INV_regs[3][25]~q\ <= NOT \regs[3][25]~q\;
\ALT_INV_regs[2][25]~q\ <= NOT \regs[2][25]~q\;
\ALT_INV_regs[1][25]~q\ <= NOT \regs[1][25]~q\;
\ALT_INV_regs[7][25]~q\ <= NOT \regs[7][25]~q\;
\ALT_INV_regs[6][25]~q\ <= NOT \regs[6][25]~q\;
\ALT_INV_regs[5][25]~q\ <= NOT \regs[5][25]~q\;
\ALT_INV_regs[4][25]~q\ <= NOT \regs[4][25]~q\;
\ALT_INV_regs[31][25]~q\ <= NOT \regs[31][25]~q\;
\ALT_INV_regs[23][25]~q\ <= NOT \regs[23][25]~q\;
\ALT_INV_regs[27][25]~q\ <= NOT \regs[27][25]~q\;
\ALT_INV_regs[19][25]~q\ <= NOT \regs[19][25]~q\;
\ALT_INV_regs[30][25]~q\ <= NOT \regs[30][25]~q\;
\ALT_INV_regs[22][25]~q\ <= NOT \regs[22][25]~q\;
\ALT_INV_regs[26][25]~q\ <= NOT \regs[26][25]~q\;
\ALT_INV_regs[18][25]~q\ <= NOT \regs[18][25]~q\;
\ALT_INV_regs[29][25]~q\ <= NOT \regs[29][25]~q\;
\ALT_INV_regs[21][25]~q\ <= NOT \regs[21][25]~q\;
\ALT_INV_regs[25][25]~q\ <= NOT \regs[25][25]~q\;
\ALT_INV_regs[17][25]~q\ <= NOT \regs[17][25]~q\;
\ALT_INV_regs[28][25]~q\ <= NOT \regs[28][25]~q\;
\ALT_INV_regs[20][25]~q\ <= NOT \regs[20][25]~q\;
\ALT_INV_regs[24][25]~q\ <= NOT \regs[24][25]~q\;
\ALT_INV_regs[16][25]~q\ <= NOT \regs[16][25]~q\;
\ALT_INV_regs[15][24]~q\ <= NOT \regs[15][24]~q\;
\ALT_INV_regs[14][24]~q\ <= NOT \regs[14][24]~q\;
\ALT_INV_regs[13][24]~q\ <= NOT \regs[13][24]~q\;
\ALT_INV_regs[12][24]~q\ <= NOT \regs[12][24]~q\;
\ALT_INV_regs[11][24]~q\ <= NOT \regs[11][24]~q\;
\ALT_INV_regs[10][24]~q\ <= NOT \regs[10][24]~q\;
\ALT_INV_regs[9][24]~q\ <= NOT \regs[9][24]~q\;
\ALT_INV_regs[8][24]~q\ <= NOT \regs[8][24]~q\;
\ALT_INV_regs[3][24]~q\ <= NOT \regs[3][24]~q\;
\ALT_INV_regs[2][24]~q\ <= NOT \regs[2][24]~q\;
\ALT_INV_regs[1][24]~q\ <= NOT \regs[1][24]~q\;
\ALT_INV_regs[7][24]~q\ <= NOT \regs[7][24]~q\;
\ALT_INV_regs[6][24]~q\ <= NOT \regs[6][24]~q\;
\ALT_INV_regs[5][24]~q\ <= NOT \regs[5][24]~q\;
\ALT_INV_regs[4][24]~q\ <= NOT \regs[4][24]~q\;
\ALT_INV_regs[31][24]~q\ <= NOT \regs[31][24]~q\;
\ALT_INV_regs[23][24]~q\ <= NOT \regs[23][24]~q\;
\ALT_INV_regs[27][24]~q\ <= NOT \regs[27][24]~q\;
\ALT_INV_regs[19][24]~q\ <= NOT \regs[19][24]~q\;
\ALT_INV_regs[30][24]~q\ <= NOT \regs[30][24]~q\;
\ALT_INV_regs[22][24]~q\ <= NOT \regs[22][24]~q\;
\ALT_INV_regs[26][24]~q\ <= NOT \regs[26][24]~q\;
\ALT_INV_regs[18][24]~q\ <= NOT \regs[18][24]~q\;
\ALT_INV_regs[29][24]~q\ <= NOT \regs[29][24]~q\;
\ALT_INV_regs[21][24]~q\ <= NOT \regs[21][24]~q\;
\ALT_INV_regs[25][24]~q\ <= NOT \regs[25][24]~q\;
\ALT_INV_regs[17][24]~q\ <= NOT \regs[17][24]~q\;
\ALT_INV_regs[28][24]~q\ <= NOT \regs[28][24]~q\;
\ALT_INV_regs[20][24]~q\ <= NOT \regs[20][24]~q\;
\ALT_INV_regs[24][24]~q\ <= NOT \regs[24][24]~q\;
\ALT_INV_regs[16][24]~q\ <= NOT \regs[16][24]~q\;
\ALT_INV_regs[15][23]~q\ <= NOT \regs[15][23]~q\;
\ALT_INV_regs[14][23]~q\ <= NOT \regs[14][23]~q\;
\ALT_INV_regs[13][23]~q\ <= NOT \regs[13][23]~q\;
\ALT_INV_regs[12][23]~q\ <= NOT \regs[12][23]~q\;
\ALT_INV_regs[11][23]~q\ <= NOT \regs[11][23]~q\;
\ALT_INV_regs[10][23]~q\ <= NOT \regs[10][23]~q\;
\ALT_INV_regs[9][23]~q\ <= NOT \regs[9][23]~q\;
\ALT_INV_regs[8][23]~q\ <= NOT \regs[8][23]~q\;
\ALT_INV_regs[3][23]~q\ <= NOT \regs[3][23]~q\;
\ALT_INV_regs[2][23]~q\ <= NOT \regs[2][23]~q\;
\ALT_INV_regs[1][23]~q\ <= NOT \regs[1][23]~q\;
\ALT_INV_regs[7][23]~q\ <= NOT \regs[7][23]~q\;
\ALT_INV_regs[6][23]~q\ <= NOT \regs[6][23]~q\;
\ALT_INV_regs[5][23]~q\ <= NOT \regs[5][23]~q\;
\ALT_INV_regs[4][23]~q\ <= NOT \regs[4][23]~q\;
\ALT_INV_regs[31][23]~q\ <= NOT \regs[31][23]~q\;
\ALT_INV_regs[23][23]~q\ <= NOT \regs[23][23]~q\;
\ALT_INV_regs[27][23]~q\ <= NOT \regs[27][23]~q\;
\ALT_INV_regs[19][23]~q\ <= NOT \regs[19][23]~q\;
\ALT_INV_regs[30][23]~q\ <= NOT \regs[30][23]~q\;
\ALT_INV_regs[22][23]~q\ <= NOT \regs[22][23]~q\;
\ALT_INV_regs[26][23]~q\ <= NOT \regs[26][23]~q\;
\ALT_INV_regs[18][23]~q\ <= NOT \regs[18][23]~q\;
\ALT_INV_regs[29][23]~q\ <= NOT \regs[29][23]~q\;
\ALT_INV_regs[21][23]~q\ <= NOT \regs[21][23]~q\;
\ALT_INV_regs[25][23]~q\ <= NOT \regs[25][23]~q\;
\ALT_INV_regs[17][23]~q\ <= NOT \regs[17][23]~q\;
\ALT_INV_regs[28][23]~q\ <= NOT \regs[28][23]~q\;
\ALT_INV_regs[20][23]~q\ <= NOT \regs[20][23]~q\;
\ALT_INV_regs[24][23]~q\ <= NOT \regs[24][23]~q\;
\ALT_INV_regs[16][23]~q\ <= NOT \regs[16][23]~q\;
\ALT_INV_regs[15][22]~q\ <= NOT \regs[15][22]~q\;
\ALT_INV_regs[14][22]~q\ <= NOT \regs[14][22]~q\;
\ALT_INV_regs[13][22]~q\ <= NOT \regs[13][22]~q\;
\ALT_INV_regs[12][22]~q\ <= NOT \regs[12][22]~q\;
\ALT_INV_regs[11][22]~q\ <= NOT \regs[11][22]~q\;
\ALT_INV_regs[10][22]~q\ <= NOT \regs[10][22]~q\;
\ALT_INV_regs[9][22]~q\ <= NOT \regs[9][22]~q\;
\ALT_INV_regs[8][22]~q\ <= NOT \regs[8][22]~q\;
\ALT_INV_regs[3][22]~q\ <= NOT \regs[3][22]~q\;
\ALT_INV_regs[2][22]~q\ <= NOT \regs[2][22]~q\;
\ALT_INV_regs[1][22]~q\ <= NOT \regs[1][22]~q\;
\ALT_INV_regs[7][22]~q\ <= NOT \regs[7][22]~q\;
\ALT_INV_regs[6][22]~q\ <= NOT \regs[6][22]~q\;
\ALT_INV_regs[5][22]~q\ <= NOT \regs[5][22]~q\;
\ALT_INV_regs[4][22]~q\ <= NOT \regs[4][22]~q\;
\ALT_INV_regs[31][22]~q\ <= NOT \regs[31][22]~q\;
\ALT_INV_regs[23][22]~q\ <= NOT \regs[23][22]~q\;
\ALT_INV_regs[27][22]~q\ <= NOT \regs[27][22]~q\;
\ALT_INV_regs[19][22]~q\ <= NOT \regs[19][22]~q\;
\ALT_INV_regs[30][22]~q\ <= NOT \regs[30][22]~q\;
\ALT_INV_regs[22][22]~q\ <= NOT \regs[22][22]~q\;
\ALT_INV_regs[26][22]~q\ <= NOT \regs[26][22]~q\;
\ALT_INV_regs[18][22]~q\ <= NOT \regs[18][22]~q\;
\ALT_INV_regs[29][22]~q\ <= NOT \regs[29][22]~q\;
\ALT_INV_regs[21][22]~q\ <= NOT \regs[21][22]~q\;
\ALT_INV_regs[25][22]~q\ <= NOT \regs[25][22]~q\;
\ALT_INV_regs[17][22]~q\ <= NOT \regs[17][22]~q\;
\ALT_INV_regs[28][22]~q\ <= NOT \regs[28][22]~q\;
\ALT_INV_regs[20][22]~q\ <= NOT \regs[20][22]~q\;
\ALT_INV_regs[24][22]~q\ <= NOT \regs[24][22]~q\;
\ALT_INV_regs[16][22]~q\ <= NOT \regs[16][22]~q\;
\ALT_INV_regs[15][21]~q\ <= NOT \regs[15][21]~q\;
\ALT_INV_regs[14][21]~q\ <= NOT \regs[14][21]~q\;
\ALT_INV_regs[13][21]~q\ <= NOT \regs[13][21]~q\;
\ALT_INV_regs[12][21]~q\ <= NOT \regs[12][21]~q\;
\ALT_INV_regs[11][21]~q\ <= NOT \regs[11][21]~q\;
\ALT_INV_regs[10][21]~q\ <= NOT \regs[10][21]~q\;
\ALT_INV_regs[9][21]~q\ <= NOT \regs[9][21]~q\;
\ALT_INV_regs[8][21]~q\ <= NOT \regs[8][21]~q\;
\ALT_INV_regs[3][21]~q\ <= NOT \regs[3][21]~q\;
\ALT_INV_regs[2][21]~q\ <= NOT \regs[2][21]~q\;
\ALT_INV_regs[1][21]~q\ <= NOT \regs[1][21]~q\;
\ALT_INV_regs[7][21]~q\ <= NOT \regs[7][21]~q\;
\ALT_INV_regs[6][21]~q\ <= NOT \regs[6][21]~q\;
\ALT_INV_regs[5][21]~q\ <= NOT \regs[5][21]~q\;
\ALT_INV_regs[4][21]~q\ <= NOT \regs[4][21]~q\;
\ALT_INV_regs[31][21]~q\ <= NOT \regs[31][21]~q\;
\ALT_INV_regs[23][21]~q\ <= NOT \regs[23][21]~q\;
\ALT_INV_regs[27][21]~q\ <= NOT \regs[27][21]~q\;
\ALT_INV_regs[19][21]~q\ <= NOT \regs[19][21]~q\;
\ALT_INV_regs[30][21]~q\ <= NOT \regs[30][21]~q\;
\ALT_INV_regs[22][21]~q\ <= NOT \regs[22][21]~q\;
\ALT_INV_regs[26][21]~q\ <= NOT \regs[26][21]~q\;
\ALT_INV_regs[18][21]~q\ <= NOT \regs[18][21]~q\;
\ALT_INV_regs[29][21]~q\ <= NOT \regs[29][21]~q\;
\ALT_INV_regs[21][21]~q\ <= NOT \regs[21][21]~q\;
\ALT_INV_regs[25][21]~q\ <= NOT \regs[25][21]~q\;
\ALT_INV_regs[17][21]~q\ <= NOT \regs[17][21]~q\;
\ALT_INV_regs[28][21]~q\ <= NOT \regs[28][21]~q\;
\ALT_INV_regs[20][21]~q\ <= NOT \regs[20][21]~q\;
\ALT_INV_regs[24][21]~q\ <= NOT \regs[24][21]~q\;
\ALT_INV_regs[16][21]~q\ <= NOT \regs[16][21]~q\;
\ALT_INV_regs[15][20]~q\ <= NOT \regs[15][20]~q\;
\ALT_INV_regs[14][20]~q\ <= NOT \regs[14][20]~q\;
\ALT_INV_regs[13][20]~q\ <= NOT \regs[13][20]~q\;
\ALT_INV_regs[12][20]~q\ <= NOT \regs[12][20]~q\;
\ALT_INV_regs[11][20]~q\ <= NOT \regs[11][20]~q\;
\ALT_INV_regs[10][20]~q\ <= NOT \regs[10][20]~q\;
\ALT_INV_regs[9][20]~q\ <= NOT \regs[9][20]~q\;
\ALT_INV_regs[8][20]~q\ <= NOT \regs[8][20]~q\;
\ALT_INV_regs[3][20]~q\ <= NOT \regs[3][20]~q\;
\ALT_INV_regs[2][20]~q\ <= NOT \regs[2][20]~q\;
\ALT_INV_regs[1][20]~q\ <= NOT \regs[1][20]~q\;
\ALT_INV_regs[7][20]~q\ <= NOT \regs[7][20]~q\;
\ALT_INV_regs[6][20]~q\ <= NOT \regs[6][20]~q\;
\ALT_INV_regs[5][20]~q\ <= NOT \regs[5][20]~q\;
\ALT_INV_regs[4][20]~q\ <= NOT \regs[4][20]~q\;
\ALT_INV_regs[31][20]~q\ <= NOT \regs[31][20]~q\;
\ALT_INV_regs[23][20]~q\ <= NOT \regs[23][20]~q\;
\ALT_INV_regs[27][20]~q\ <= NOT \regs[27][20]~q\;
\ALT_INV_regs[19][20]~q\ <= NOT \regs[19][20]~q\;
\ALT_INV_regs[30][20]~q\ <= NOT \regs[30][20]~q\;
\ALT_INV_regs[22][20]~q\ <= NOT \regs[22][20]~q\;
\ALT_INV_regs[26][20]~q\ <= NOT \regs[26][20]~q\;
\ALT_INV_regs[18][20]~q\ <= NOT \regs[18][20]~q\;
\ALT_INV_regs[29][20]~q\ <= NOT \regs[29][20]~q\;
\ALT_INV_regs[21][20]~q\ <= NOT \regs[21][20]~q\;
\ALT_INV_regs[25][20]~q\ <= NOT \regs[25][20]~q\;
\ALT_INV_regs[17][20]~q\ <= NOT \regs[17][20]~q\;
\ALT_INV_regs[28][20]~q\ <= NOT \regs[28][20]~q\;
\ALT_INV_regs[20][20]~q\ <= NOT \regs[20][20]~q\;
\ALT_INV_regs[24][20]~q\ <= NOT \regs[24][20]~q\;
\ALT_INV_regs[16][20]~q\ <= NOT \regs[16][20]~q\;
\ALT_INV_regs[15][19]~q\ <= NOT \regs[15][19]~q\;
\ALT_INV_regs[14][19]~q\ <= NOT \regs[14][19]~q\;
\ALT_INV_regs[13][19]~q\ <= NOT \regs[13][19]~q\;
\ALT_INV_regs[12][19]~q\ <= NOT \regs[12][19]~q\;
\ALT_INV_regs[11][19]~q\ <= NOT \regs[11][19]~q\;
\ALT_INV_regs[10][19]~q\ <= NOT \regs[10][19]~q\;
\ALT_INV_regs[9][19]~q\ <= NOT \regs[9][19]~q\;
\ALT_INV_regs[8][19]~q\ <= NOT \regs[8][19]~q\;
\ALT_INV_regs[3][19]~q\ <= NOT \regs[3][19]~q\;
\ALT_INV_regs[2][19]~q\ <= NOT \regs[2][19]~q\;
\ALT_INV_regs[1][19]~q\ <= NOT \regs[1][19]~q\;
\ALT_INV_regs[7][19]~q\ <= NOT \regs[7][19]~q\;
\ALT_INV_regs[6][19]~q\ <= NOT \regs[6][19]~q\;
\ALT_INV_regs[5][19]~q\ <= NOT \regs[5][19]~q\;
\ALT_INV_regs[4][19]~q\ <= NOT \regs[4][19]~q\;
\ALT_INV_regs[31][19]~q\ <= NOT \regs[31][19]~q\;
\ALT_INV_regs[23][19]~q\ <= NOT \regs[23][19]~q\;
\ALT_INV_regs[27][19]~q\ <= NOT \regs[27][19]~q\;
\ALT_INV_regs[19][19]~q\ <= NOT \regs[19][19]~q\;
\ALT_INV_regs[30][19]~q\ <= NOT \regs[30][19]~q\;
\ALT_INV_regs[22][19]~q\ <= NOT \regs[22][19]~q\;
\ALT_INV_regs[26][19]~q\ <= NOT \regs[26][19]~q\;
\ALT_INV_regs[18][19]~q\ <= NOT \regs[18][19]~q\;
\ALT_INV_regs[29][19]~q\ <= NOT \regs[29][19]~q\;
\ALT_INV_regs[21][19]~q\ <= NOT \regs[21][19]~q\;
\ALT_INV_regs[25][19]~q\ <= NOT \regs[25][19]~q\;
\ALT_INV_regs[17][19]~q\ <= NOT \regs[17][19]~q\;
\ALT_INV_regs[28][19]~q\ <= NOT \regs[28][19]~q\;
\ALT_INV_regs[20][19]~q\ <= NOT \regs[20][19]~q\;
\ALT_INV_regs[24][19]~q\ <= NOT \regs[24][19]~q\;
\ALT_INV_regs[16][19]~q\ <= NOT \regs[16][19]~q\;
\ALT_INV_regs[15][18]~q\ <= NOT \regs[15][18]~q\;
\ALT_INV_regs[14][18]~q\ <= NOT \regs[14][18]~q\;
\ALT_INV_regs[13][18]~q\ <= NOT \regs[13][18]~q\;
\ALT_INV_regs[12][18]~q\ <= NOT \regs[12][18]~q\;
\ALT_INV_regs[11][18]~q\ <= NOT \regs[11][18]~q\;
\ALT_INV_regs[10][18]~q\ <= NOT \regs[10][18]~q\;
\ALT_INV_regs[9][18]~q\ <= NOT \regs[9][18]~q\;
\ALT_INV_regs[8][18]~q\ <= NOT \regs[8][18]~q\;
\ALT_INV_regs[3][18]~q\ <= NOT \regs[3][18]~q\;
\ALT_INV_regs[2][18]~q\ <= NOT \regs[2][18]~q\;
\ALT_INV_regs[1][18]~q\ <= NOT \regs[1][18]~q\;
\ALT_INV_regs[7][18]~q\ <= NOT \regs[7][18]~q\;
\ALT_INV_regs[6][18]~q\ <= NOT \regs[6][18]~q\;
\ALT_INV_regs[5][18]~q\ <= NOT \regs[5][18]~q\;
\ALT_INV_regs[4][18]~q\ <= NOT \regs[4][18]~q\;
\ALT_INV_regs[31][18]~q\ <= NOT \regs[31][18]~q\;
\ALT_INV_regs[23][18]~q\ <= NOT \regs[23][18]~q\;
\ALT_INV_regs[27][18]~q\ <= NOT \regs[27][18]~q\;
\ALT_INV_regs[19][18]~q\ <= NOT \regs[19][18]~q\;
\ALT_INV_regs[30][18]~q\ <= NOT \regs[30][18]~q\;
\ALT_INV_regs[22][18]~q\ <= NOT \regs[22][18]~q\;
\ALT_INV_regs[26][18]~q\ <= NOT \regs[26][18]~q\;
\ALT_INV_regs[18][18]~q\ <= NOT \regs[18][18]~q\;
\ALT_INV_regs[29][18]~q\ <= NOT \regs[29][18]~q\;
\ALT_INV_regs[21][18]~q\ <= NOT \regs[21][18]~q\;
\ALT_INV_regs[25][18]~q\ <= NOT \regs[25][18]~q\;
\ALT_INV_regs[17][18]~q\ <= NOT \regs[17][18]~q\;
\ALT_INV_regs[28][18]~q\ <= NOT \regs[28][18]~q\;
\ALT_INV_regs[20][18]~q\ <= NOT \regs[20][18]~q\;
\ALT_INV_regs[24][18]~q\ <= NOT \regs[24][18]~q\;
\ALT_INV_regs[16][18]~q\ <= NOT \regs[16][18]~q\;
\ALT_INV_regs[15][17]~q\ <= NOT \regs[15][17]~q\;
\ALT_INV_regs[14][17]~q\ <= NOT \regs[14][17]~q\;
\ALT_INV_regs[13][17]~q\ <= NOT \regs[13][17]~q\;
\ALT_INV_regs[12][17]~q\ <= NOT \regs[12][17]~q\;
\ALT_INV_regs[11][17]~q\ <= NOT \regs[11][17]~q\;
\ALT_INV_regs[10][17]~q\ <= NOT \regs[10][17]~q\;
\ALT_INV_regs[9][17]~q\ <= NOT \regs[9][17]~q\;
\ALT_INV_regs[8][17]~q\ <= NOT \regs[8][17]~q\;
\ALT_INV_regs[3][17]~q\ <= NOT \regs[3][17]~q\;
\ALT_INV_regs[2][17]~q\ <= NOT \regs[2][17]~q\;
\ALT_INV_regs[1][17]~q\ <= NOT \regs[1][17]~q\;
\ALT_INV_regs[7][17]~q\ <= NOT \regs[7][17]~q\;
\ALT_INV_regs[6][17]~q\ <= NOT \regs[6][17]~q\;
\ALT_INV_regs[5][17]~q\ <= NOT \regs[5][17]~q\;
\ALT_INV_regs[4][17]~q\ <= NOT \regs[4][17]~q\;
\ALT_INV_regs[31][17]~q\ <= NOT \regs[31][17]~q\;
\ALT_INV_regs[23][17]~q\ <= NOT \regs[23][17]~q\;
\ALT_INV_regs[27][17]~q\ <= NOT \regs[27][17]~q\;
\ALT_INV_regs[19][17]~q\ <= NOT \regs[19][17]~q\;
\ALT_INV_regs[30][17]~q\ <= NOT \regs[30][17]~q\;
\ALT_INV_regs[22][17]~q\ <= NOT \regs[22][17]~q\;
\ALT_INV_regs[26][17]~q\ <= NOT \regs[26][17]~q\;
\ALT_INV_regs[18][17]~q\ <= NOT \regs[18][17]~q\;
\ALT_INV_regs[29][17]~q\ <= NOT \regs[29][17]~q\;
\ALT_INV_regs[21][17]~q\ <= NOT \regs[21][17]~q\;
\ALT_INV_regs[25][17]~q\ <= NOT \regs[25][17]~q\;
\ALT_INV_regs[17][17]~q\ <= NOT \regs[17][17]~q\;
\ALT_INV_regs[28][17]~q\ <= NOT \regs[28][17]~q\;
\ALT_INV_regs[20][17]~q\ <= NOT \regs[20][17]~q\;
\ALT_INV_regs[24][17]~q\ <= NOT \regs[24][17]~q\;
\ALT_INV_regs[16][17]~q\ <= NOT \regs[16][17]~q\;
\ALT_INV_regs[15][16]~q\ <= NOT \regs[15][16]~q\;
\ALT_INV_regs[14][16]~q\ <= NOT \regs[14][16]~q\;
\ALT_INV_regs[13][16]~q\ <= NOT \regs[13][16]~q\;
\ALT_INV_regs[12][16]~q\ <= NOT \regs[12][16]~q\;
\ALT_INV_regs[11][16]~q\ <= NOT \regs[11][16]~q\;
\ALT_INV_regs[10][16]~q\ <= NOT \regs[10][16]~q\;
\ALT_INV_regs[9][16]~q\ <= NOT \regs[9][16]~q\;
\ALT_INV_regs[8][16]~q\ <= NOT \regs[8][16]~q\;
\ALT_INV_regs[3][16]~q\ <= NOT \regs[3][16]~q\;
\ALT_INV_regs[2][16]~q\ <= NOT \regs[2][16]~q\;
\ALT_INV_regs[1][16]~q\ <= NOT \regs[1][16]~q\;
\ALT_INV_regs[7][16]~q\ <= NOT \regs[7][16]~q\;
\ALT_INV_regs[6][16]~q\ <= NOT \regs[6][16]~q\;
\ALT_INV_regs[5][16]~q\ <= NOT \regs[5][16]~q\;
\ALT_INV_regs[4][16]~q\ <= NOT \regs[4][16]~q\;
\ALT_INV_regs[31][16]~q\ <= NOT \regs[31][16]~q\;
\ALT_INV_regs[23][16]~q\ <= NOT \regs[23][16]~q\;
\ALT_INV_regs[27][16]~q\ <= NOT \regs[27][16]~q\;
\ALT_INV_regs[19][16]~q\ <= NOT \regs[19][16]~q\;
\ALT_INV_regs[30][16]~q\ <= NOT \regs[30][16]~q\;
\ALT_INV_regs[22][16]~q\ <= NOT \regs[22][16]~q\;
\ALT_INV_regs[26][16]~q\ <= NOT \regs[26][16]~q\;
\ALT_INV_regs[18][16]~q\ <= NOT \regs[18][16]~q\;
\ALT_INV_regs[29][16]~q\ <= NOT \regs[29][16]~q\;
\ALT_INV_regs[21][16]~q\ <= NOT \regs[21][16]~q\;
\ALT_INV_regs[25][16]~q\ <= NOT \regs[25][16]~q\;
\ALT_INV_regs[17][16]~q\ <= NOT \regs[17][16]~q\;
\ALT_INV_regs[28][16]~q\ <= NOT \regs[28][16]~q\;
\ALT_INV_regs[20][16]~q\ <= NOT \regs[20][16]~q\;
\ALT_INV_regs[24][16]~q\ <= NOT \regs[24][16]~q\;
\ALT_INV_regs[16][16]~q\ <= NOT \regs[16][16]~q\;
\ALT_INV_regs[15][15]~q\ <= NOT \regs[15][15]~q\;
\ALT_INV_regs[14][15]~q\ <= NOT \regs[14][15]~q\;
\ALT_INV_regs[13][15]~q\ <= NOT \regs[13][15]~q\;
\ALT_INV_regs[12][15]~q\ <= NOT \regs[12][15]~q\;
\ALT_INV_regs[11][15]~q\ <= NOT \regs[11][15]~q\;
\ALT_INV_regs[10][15]~q\ <= NOT \regs[10][15]~q\;
\ALT_INV_regs[9][15]~q\ <= NOT \regs[9][15]~q\;
\ALT_INV_regs[8][15]~q\ <= NOT \regs[8][15]~q\;
\ALT_INV_regs[3][15]~q\ <= NOT \regs[3][15]~q\;
\ALT_INV_regs[2][15]~q\ <= NOT \regs[2][15]~q\;
\ALT_INV_regs[1][15]~q\ <= NOT \regs[1][15]~q\;
\ALT_INV_regs[7][15]~q\ <= NOT \regs[7][15]~q\;
\ALT_INV_regs[6][15]~q\ <= NOT \regs[6][15]~q\;
\ALT_INV_regs[5][15]~q\ <= NOT \regs[5][15]~q\;
\ALT_INV_regs[4][15]~q\ <= NOT \regs[4][15]~q\;
\ALT_INV_regs[31][15]~q\ <= NOT \regs[31][15]~q\;
\ALT_INV_regs[23][15]~q\ <= NOT \regs[23][15]~q\;
\ALT_INV_regs[27][15]~q\ <= NOT \regs[27][15]~q\;
\ALT_INV_regs[19][15]~q\ <= NOT \regs[19][15]~q\;
\ALT_INV_regs[30][15]~q\ <= NOT \regs[30][15]~q\;
\ALT_INV_regs[22][15]~q\ <= NOT \regs[22][15]~q\;
\ALT_INV_regs[26][15]~q\ <= NOT \regs[26][15]~q\;
\ALT_INV_regs[18][15]~q\ <= NOT \regs[18][15]~q\;
\ALT_INV_regs[29][15]~q\ <= NOT \regs[29][15]~q\;
\ALT_INV_regs[21][15]~q\ <= NOT \regs[21][15]~q\;
\ALT_INV_regs[25][15]~q\ <= NOT \regs[25][15]~q\;
\ALT_INV_regs[17][15]~q\ <= NOT \regs[17][15]~q\;
\ALT_INV_regs[28][15]~q\ <= NOT \regs[28][15]~q\;
\ALT_INV_regs[20][15]~q\ <= NOT \regs[20][15]~q\;
\ALT_INV_regs[24][15]~q\ <= NOT \regs[24][15]~q\;
\ALT_INV_regs[16][15]~q\ <= NOT \regs[16][15]~q\;
\ALT_INV_regs[15][14]~q\ <= NOT \regs[15][14]~q\;
\ALT_INV_regs[14][14]~q\ <= NOT \regs[14][14]~q\;
\ALT_INV_regs[13][14]~q\ <= NOT \regs[13][14]~q\;
\ALT_INV_regs[12][14]~q\ <= NOT \regs[12][14]~q\;
\ALT_INV_regs[11][14]~q\ <= NOT \regs[11][14]~q\;
\ALT_INV_regs[10][14]~q\ <= NOT \regs[10][14]~q\;
\ALT_INV_regs[9][14]~q\ <= NOT \regs[9][14]~q\;
\ALT_INV_regs[8][14]~q\ <= NOT \regs[8][14]~q\;
\ALT_INV_regs[3][14]~q\ <= NOT \regs[3][14]~q\;
\ALT_INV_regs[2][14]~q\ <= NOT \regs[2][14]~q\;
\ALT_INV_regs[1][14]~q\ <= NOT \regs[1][14]~q\;
\ALT_INV_regs[7][14]~q\ <= NOT \regs[7][14]~q\;
\ALT_INV_regs[6][14]~q\ <= NOT \regs[6][14]~q\;
\ALT_INV_regs[5][14]~q\ <= NOT \regs[5][14]~q\;
\ALT_INV_regs[4][14]~q\ <= NOT \regs[4][14]~q\;
\ALT_INV_regs[31][14]~q\ <= NOT \regs[31][14]~q\;
\ALT_INV_regs[23][14]~q\ <= NOT \regs[23][14]~q\;
\ALT_INV_regs[27][14]~q\ <= NOT \regs[27][14]~q\;
\ALT_INV_regs[19][14]~q\ <= NOT \regs[19][14]~q\;
\ALT_INV_regs[30][14]~q\ <= NOT \regs[30][14]~q\;
\ALT_INV_regs[22][14]~q\ <= NOT \regs[22][14]~q\;
\ALT_INV_regs[26][14]~q\ <= NOT \regs[26][14]~q\;
\ALT_INV_regs[18][14]~q\ <= NOT \regs[18][14]~q\;
\ALT_INV_regs[29][14]~q\ <= NOT \regs[29][14]~q\;
\ALT_INV_regs[21][14]~q\ <= NOT \regs[21][14]~q\;
\ALT_INV_regs[25][14]~q\ <= NOT \regs[25][14]~q\;
\ALT_INV_regs[17][14]~q\ <= NOT \regs[17][14]~q\;
\ALT_INV_regs[28][14]~q\ <= NOT \regs[28][14]~q\;
\ALT_INV_regs[20][14]~q\ <= NOT \regs[20][14]~q\;
\ALT_INV_regs[24][14]~q\ <= NOT \regs[24][14]~q\;
\ALT_INV_regs[16][14]~q\ <= NOT \regs[16][14]~q\;
\ALT_INV_regs[15][13]~q\ <= NOT \regs[15][13]~q\;
\ALT_INV_regs[14][13]~q\ <= NOT \regs[14][13]~q\;
\ALT_INV_regs[13][13]~q\ <= NOT \regs[13][13]~q\;
\ALT_INV_regs[12][13]~q\ <= NOT \regs[12][13]~q\;
\ALT_INV_regs[11][13]~q\ <= NOT \regs[11][13]~q\;
\ALT_INV_regs[10][13]~q\ <= NOT \regs[10][13]~q\;
\ALT_INV_regs[9][13]~q\ <= NOT \regs[9][13]~q\;
\ALT_INV_regs[8][13]~q\ <= NOT \regs[8][13]~q\;
\ALT_INV_regs[3][13]~q\ <= NOT \regs[3][13]~q\;
\ALT_INV_regs[2][13]~q\ <= NOT \regs[2][13]~q\;
\ALT_INV_regs[1][13]~q\ <= NOT \regs[1][13]~q\;
\ALT_INV_regs[7][13]~q\ <= NOT \regs[7][13]~q\;
\ALT_INV_regs[6][13]~q\ <= NOT \regs[6][13]~q\;
\ALT_INV_regs[5][13]~q\ <= NOT \regs[5][13]~q\;
\ALT_INV_regs[4][13]~q\ <= NOT \regs[4][13]~q\;
\ALT_INV_regs[31][13]~q\ <= NOT \regs[31][13]~q\;
\ALT_INV_regs[23][13]~q\ <= NOT \regs[23][13]~q\;
\ALT_INV_regs[27][13]~q\ <= NOT \regs[27][13]~q\;
\ALT_INV_regs[19][13]~q\ <= NOT \regs[19][13]~q\;
\ALT_INV_regs[30][13]~q\ <= NOT \regs[30][13]~q\;
\ALT_INV_regs[22][13]~q\ <= NOT \regs[22][13]~q\;
\ALT_INV_regs[26][13]~q\ <= NOT \regs[26][13]~q\;
\ALT_INV_regs[18][13]~q\ <= NOT \regs[18][13]~q\;
\ALT_INV_regs[29][13]~q\ <= NOT \regs[29][13]~q\;
\ALT_INV_regs[21][13]~q\ <= NOT \regs[21][13]~q\;
\ALT_INV_regs[25][13]~q\ <= NOT \regs[25][13]~q\;
\ALT_INV_regs[17][13]~q\ <= NOT \regs[17][13]~q\;
\ALT_INV_regs[28][13]~q\ <= NOT \regs[28][13]~q\;
\ALT_INV_regs[20][13]~q\ <= NOT \regs[20][13]~q\;
\ALT_INV_regs[24][13]~q\ <= NOT \regs[24][13]~q\;
\ALT_INV_regs[16][13]~q\ <= NOT \regs[16][13]~q\;
\ALT_INV_regs[15][12]~q\ <= NOT \regs[15][12]~q\;
\ALT_INV_regs[14][12]~q\ <= NOT \regs[14][12]~q\;
\ALT_INV_regs[13][12]~q\ <= NOT \regs[13][12]~q\;
\ALT_INV_regs[12][12]~q\ <= NOT \regs[12][12]~q\;
\ALT_INV_regs[11][12]~q\ <= NOT \regs[11][12]~q\;
\ALT_INV_regs[10][12]~q\ <= NOT \regs[10][12]~q\;
\ALT_INV_regs[9][12]~q\ <= NOT \regs[9][12]~q\;
\ALT_INV_regs[8][12]~q\ <= NOT \regs[8][12]~q\;
\ALT_INV_regs[3][12]~q\ <= NOT \regs[3][12]~q\;
\ALT_INV_regs[2][12]~q\ <= NOT \regs[2][12]~q\;
\ALT_INV_regs[1][12]~q\ <= NOT \regs[1][12]~q\;
\ALT_INV_regs[7][12]~q\ <= NOT \regs[7][12]~q\;
\ALT_INV_regs[6][12]~q\ <= NOT \regs[6][12]~q\;
\ALT_INV_regs[5][12]~q\ <= NOT \regs[5][12]~q\;
\ALT_INV_regs[4][12]~q\ <= NOT \regs[4][12]~q\;
\ALT_INV_regs[31][12]~q\ <= NOT \regs[31][12]~q\;
\ALT_INV_regs[23][12]~q\ <= NOT \regs[23][12]~q\;
\ALT_INV_regs[27][12]~q\ <= NOT \regs[27][12]~q\;
\ALT_INV_regs[19][12]~q\ <= NOT \regs[19][12]~q\;
\ALT_INV_regs[30][12]~q\ <= NOT \regs[30][12]~q\;
\ALT_INV_regs[22][12]~q\ <= NOT \regs[22][12]~q\;
\ALT_INV_regs[26][12]~q\ <= NOT \regs[26][12]~q\;
\ALT_INV_regs[18][12]~q\ <= NOT \regs[18][12]~q\;
\ALT_INV_regs[29][12]~q\ <= NOT \regs[29][12]~q\;
\ALT_INV_regs[21][12]~q\ <= NOT \regs[21][12]~q\;
\ALT_INV_regs[25][12]~q\ <= NOT \regs[25][12]~q\;
\ALT_INV_regs[17][12]~q\ <= NOT \regs[17][12]~q\;
\ALT_INV_regs[28][12]~q\ <= NOT \regs[28][12]~q\;
\ALT_INV_regs[20][12]~q\ <= NOT \regs[20][12]~q\;
\ALT_INV_regs[24][12]~q\ <= NOT \regs[24][12]~q\;
\ALT_INV_regs[16][12]~q\ <= NOT \regs[16][12]~q\;
\ALT_INV_regs[15][11]~q\ <= NOT \regs[15][11]~q\;
\ALT_INV_regs[14][11]~q\ <= NOT \regs[14][11]~q\;
\ALT_INV_regs[13][11]~q\ <= NOT \regs[13][11]~q\;
\ALT_INV_regs[12][11]~q\ <= NOT \regs[12][11]~q\;
\ALT_INV_regs[11][11]~q\ <= NOT \regs[11][11]~q\;
\ALT_INV_regs[10][11]~q\ <= NOT \regs[10][11]~q\;
\ALT_INV_regs[9][11]~q\ <= NOT \regs[9][11]~q\;
\ALT_INV_regs[8][11]~q\ <= NOT \regs[8][11]~q\;
\ALT_INV_regs[3][11]~q\ <= NOT \regs[3][11]~q\;
\ALT_INV_regs[2][11]~q\ <= NOT \regs[2][11]~q\;
\ALT_INV_regs[1][11]~q\ <= NOT \regs[1][11]~q\;
\ALT_INV_regs[7][11]~q\ <= NOT \regs[7][11]~q\;
\ALT_INV_regs[6][11]~q\ <= NOT \regs[6][11]~q\;
\ALT_INV_regs[5][11]~q\ <= NOT \regs[5][11]~q\;
\ALT_INV_regs[4][11]~q\ <= NOT \regs[4][11]~q\;
\ALT_INV_regs[31][11]~q\ <= NOT \regs[31][11]~q\;
\ALT_INV_regs[23][11]~q\ <= NOT \regs[23][11]~q\;
\ALT_INV_regs[27][11]~q\ <= NOT \regs[27][11]~q\;
\ALT_INV_regs[19][11]~q\ <= NOT \regs[19][11]~q\;
\ALT_INV_regs[30][11]~q\ <= NOT \regs[30][11]~q\;
\ALT_INV_regs[22][11]~q\ <= NOT \regs[22][11]~q\;
\ALT_INV_regs[26][11]~q\ <= NOT \regs[26][11]~q\;
\ALT_INV_regs[18][11]~q\ <= NOT \regs[18][11]~q\;
\ALT_INV_regs[29][11]~q\ <= NOT \regs[29][11]~q\;
\ALT_INV_regs[21][11]~q\ <= NOT \regs[21][11]~q\;
\ALT_INV_regs[25][11]~q\ <= NOT \regs[25][11]~q\;
\ALT_INV_regs[17][11]~q\ <= NOT \regs[17][11]~q\;
\ALT_INV_regs[28][11]~q\ <= NOT \regs[28][11]~q\;
\ALT_INV_regs[20][11]~q\ <= NOT \regs[20][11]~q\;
\ALT_INV_regs[24][11]~q\ <= NOT \regs[24][11]~q\;
\ALT_INV_regs[16][11]~q\ <= NOT \regs[16][11]~q\;
\ALT_INV_regs[15][10]~q\ <= NOT \regs[15][10]~q\;
\ALT_INV_regs[14][10]~q\ <= NOT \regs[14][10]~q\;
\ALT_INV_regs[13][10]~q\ <= NOT \regs[13][10]~q\;
\ALT_INV_regs[12][10]~q\ <= NOT \regs[12][10]~q\;
\ALT_INV_regs[11][10]~q\ <= NOT \regs[11][10]~q\;
\ALT_INV_regs[10][10]~q\ <= NOT \regs[10][10]~q\;
\ALT_INV_regs[9][10]~q\ <= NOT \regs[9][10]~q\;
\ALT_INV_regs[8][10]~q\ <= NOT \regs[8][10]~q\;
\ALT_INV_regs[3][10]~q\ <= NOT \regs[3][10]~q\;
\ALT_INV_regs[2][10]~q\ <= NOT \regs[2][10]~q\;
\ALT_INV_regs[1][10]~q\ <= NOT \regs[1][10]~q\;
\ALT_INV_regs[7][10]~q\ <= NOT \regs[7][10]~q\;
\ALT_INV_regs[6][10]~q\ <= NOT \regs[6][10]~q\;
\ALT_INV_regs[5][10]~q\ <= NOT \regs[5][10]~q\;
\ALT_INV_regs[4][10]~q\ <= NOT \regs[4][10]~q\;
\ALT_INV_regs[31][10]~q\ <= NOT \regs[31][10]~q\;
\ALT_INV_regs[23][10]~q\ <= NOT \regs[23][10]~q\;
\ALT_INV_regs[27][10]~q\ <= NOT \regs[27][10]~q\;
\ALT_INV_regs[19][10]~q\ <= NOT \regs[19][10]~q\;
\ALT_INV_regs[30][10]~q\ <= NOT \regs[30][10]~q\;
\ALT_INV_regs[22][10]~q\ <= NOT \regs[22][10]~q\;
\ALT_INV_regs[26][10]~q\ <= NOT \regs[26][10]~q\;
\ALT_INV_regs[18][10]~q\ <= NOT \regs[18][10]~q\;
\ALT_INV_regs[29][10]~q\ <= NOT \regs[29][10]~q\;
\ALT_INV_regs[21][10]~q\ <= NOT \regs[21][10]~q\;
\ALT_INV_regs[25][10]~q\ <= NOT \regs[25][10]~q\;
\ALT_INV_regs[17][10]~q\ <= NOT \regs[17][10]~q\;
\ALT_INV_regs[28][10]~q\ <= NOT \regs[28][10]~q\;
\ALT_INV_regs[20][10]~q\ <= NOT \regs[20][10]~q\;
\ALT_INV_regs[24][10]~q\ <= NOT \regs[24][10]~q\;
\ALT_INV_regs[16][10]~q\ <= NOT \regs[16][10]~q\;
\ALT_INV_regs[15][9]~q\ <= NOT \regs[15][9]~q\;
\ALT_INV_regs[14][9]~q\ <= NOT \regs[14][9]~q\;
\ALT_INV_regs[13][9]~q\ <= NOT \regs[13][9]~q\;
\ALT_INV_regs[12][9]~q\ <= NOT \regs[12][9]~q\;
\ALT_INV_regs[11][9]~q\ <= NOT \regs[11][9]~q\;
\ALT_INV_regs[10][9]~q\ <= NOT \regs[10][9]~q\;
\ALT_INV_regs[9][9]~q\ <= NOT \regs[9][9]~q\;
\ALT_INV_regs[8][9]~q\ <= NOT \regs[8][9]~q\;
\ALT_INV_regs[3][9]~q\ <= NOT \regs[3][9]~q\;
\ALT_INV_regs[2][9]~q\ <= NOT \regs[2][9]~q\;
\ALT_INV_regs[1][9]~q\ <= NOT \regs[1][9]~q\;
\ALT_INV_regs[7][9]~q\ <= NOT \regs[7][9]~q\;
\ALT_INV_regs[6][9]~q\ <= NOT \regs[6][9]~q\;
\ALT_INV_regs[5][9]~q\ <= NOT \regs[5][9]~q\;
\ALT_INV_regs[4][9]~q\ <= NOT \regs[4][9]~q\;
\ALT_INV_regs[31][9]~q\ <= NOT \regs[31][9]~q\;
\ALT_INV_regs[23][9]~q\ <= NOT \regs[23][9]~q\;
\ALT_INV_regs[27][9]~q\ <= NOT \regs[27][9]~q\;
\ALT_INV_regs[19][9]~q\ <= NOT \regs[19][9]~q\;
\ALT_INV_regs[30][9]~q\ <= NOT \regs[30][9]~q\;
\ALT_INV_regs[22][9]~q\ <= NOT \regs[22][9]~q\;
\ALT_INV_regs[26][9]~q\ <= NOT \regs[26][9]~q\;
\ALT_INV_regs[18][9]~q\ <= NOT \regs[18][9]~q\;
\ALT_INV_regs[29][9]~q\ <= NOT \regs[29][9]~q\;
\ALT_INV_regs[21][9]~q\ <= NOT \regs[21][9]~q\;
\ALT_INV_regs[25][9]~q\ <= NOT \regs[25][9]~q\;
\ALT_INV_regs[17][9]~q\ <= NOT \regs[17][9]~q\;
\ALT_INV_regs[28][9]~q\ <= NOT \regs[28][9]~q\;
\ALT_INV_regs[20][9]~q\ <= NOT \regs[20][9]~q\;
\ALT_INV_regs[24][9]~q\ <= NOT \regs[24][9]~q\;
\ALT_INV_regs[16][9]~q\ <= NOT \regs[16][9]~q\;
\ALT_INV_regs[15][8]~q\ <= NOT \regs[15][8]~q\;
\ALT_INV_regs[14][8]~q\ <= NOT \regs[14][8]~q\;
\ALT_INV_regs[13][8]~q\ <= NOT \regs[13][8]~q\;
\ALT_INV_regs[12][8]~q\ <= NOT \regs[12][8]~q\;
\ALT_INV_regs[11][8]~q\ <= NOT \regs[11][8]~q\;
\ALT_INV_regs[10][8]~q\ <= NOT \regs[10][8]~q\;
\ALT_INV_regs[9][8]~q\ <= NOT \regs[9][8]~q\;
\ALT_INV_regs[8][8]~q\ <= NOT \regs[8][8]~q\;
\ALT_INV_regs[3][8]~q\ <= NOT \regs[3][8]~q\;
\ALT_INV_regs[2][8]~q\ <= NOT \regs[2][8]~q\;
\ALT_INV_regs[1][8]~q\ <= NOT \regs[1][8]~q\;
\ALT_INV_regs[7][8]~q\ <= NOT \regs[7][8]~q\;
\ALT_INV_regs[6][8]~q\ <= NOT \regs[6][8]~q\;
\ALT_INV_regs[5][8]~q\ <= NOT \regs[5][8]~q\;
\ALT_INV_regs[4][8]~q\ <= NOT \regs[4][8]~q\;
\ALT_INV_regs[31][8]~q\ <= NOT \regs[31][8]~q\;
\ALT_INV_regs[23][8]~q\ <= NOT \regs[23][8]~q\;
\ALT_INV_regs[27][8]~q\ <= NOT \regs[27][8]~q\;
\ALT_INV_regs[19][8]~q\ <= NOT \regs[19][8]~q\;
\ALT_INV_regs[30][8]~q\ <= NOT \regs[30][8]~q\;
\ALT_INV_regs[22][8]~q\ <= NOT \regs[22][8]~q\;
\ALT_INV_regs[26][8]~q\ <= NOT \regs[26][8]~q\;
\ALT_INV_regs[18][8]~q\ <= NOT \regs[18][8]~q\;
\ALT_INV_regs[29][8]~q\ <= NOT \regs[29][8]~q\;
\ALT_INV_regs[21][8]~q\ <= NOT \regs[21][8]~q\;
\ALT_INV_regs[25][8]~q\ <= NOT \regs[25][8]~q\;
\ALT_INV_regs[17][8]~q\ <= NOT \regs[17][8]~q\;
\ALT_INV_regs[28][8]~q\ <= NOT \regs[28][8]~q\;
\ALT_INV_regs[20][8]~q\ <= NOT \regs[20][8]~q\;
\ALT_INV_regs[24][8]~q\ <= NOT \regs[24][8]~q\;
\ALT_INV_regs[16][8]~q\ <= NOT \regs[16][8]~q\;
\ALT_INV_regs[15][7]~q\ <= NOT \regs[15][7]~q\;
\ALT_INV_regs[14][7]~q\ <= NOT \regs[14][7]~q\;
\ALT_INV_regs[13][7]~q\ <= NOT \regs[13][7]~q\;
\ALT_INV_regs[12][7]~q\ <= NOT \regs[12][7]~q\;
\ALT_INV_regs[11][7]~q\ <= NOT \regs[11][7]~q\;
\ALT_INV_regs[10][7]~q\ <= NOT \regs[10][7]~q\;
\ALT_INV_regs[9][7]~q\ <= NOT \regs[9][7]~q\;
\ALT_INV_regs[8][7]~q\ <= NOT \regs[8][7]~q\;
\ALT_INV_regs[3][7]~q\ <= NOT \regs[3][7]~q\;
\ALT_INV_regs[2][7]~q\ <= NOT \regs[2][7]~q\;
\ALT_INV_regs[1][7]~q\ <= NOT \regs[1][7]~q\;
\ALT_INV_regs[7][7]~q\ <= NOT \regs[7][7]~q\;
\ALT_INV_regs[6][7]~q\ <= NOT \regs[6][7]~q\;
\ALT_INV_regs[5][7]~q\ <= NOT \regs[5][7]~q\;
\ALT_INV_regs[4][7]~q\ <= NOT \regs[4][7]~q\;
\ALT_INV_regs[31][7]~q\ <= NOT \regs[31][7]~q\;
\ALT_INV_regs[23][7]~q\ <= NOT \regs[23][7]~q\;
\ALT_INV_regs[27][7]~q\ <= NOT \regs[27][7]~q\;
\ALT_INV_regs[19][7]~q\ <= NOT \regs[19][7]~q\;
\ALT_INV_regs[30][7]~q\ <= NOT \regs[30][7]~q\;
\ALT_INV_regs[22][7]~q\ <= NOT \regs[22][7]~q\;
\ALT_INV_regs[26][7]~q\ <= NOT \regs[26][7]~q\;
\ALT_INV_regs[18][7]~q\ <= NOT \regs[18][7]~q\;
\ALT_INV_regs[29][7]~q\ <= NOT \regs[29][7]~q\;
\ALT_INV_regs[21][7]~q\ <= NOT \regs[21][7]~q\;
\ALT_INV_regs[25][7]~q\ <= NOT \regs[25][7]~q\;
\ALT_INV_regs[17][7]~q\ <= NOT \regs[17][7]~q\;
\ALT_INV_regs[28][7]~q\ <= NOT \regs[28][7]~q\;
\ALT_INV_regs[20][7]~q\ <= NOT \regs[20][7]~q\;
\ALT_INV_regs[24][7]~q\ <= NOT \regs[24][7]~q\;
\ALT_INV_regs[16][7]~q\ <= NOT \regs[16][7]~q\;
\ALT_INV_regs[15][6]~q\ <= NOT \regs[15][6]~q\;
\ALT_INV_regs[14][6]~q\ <= NOT \regs[14][6]~q\;
\ALT_INV_regs[13][6]~q\ <= NOT \regs[13][6]~q\;
\ALT_INV_regs[12][6]~q\ <= NOT \regs[12][6]~q\;
\ALT_INV_regs[11][6]~q\ <= NOT \regs[11][6]~q\;
\ALT_INV_regs[10][6]~q\ <= NOT \regs[10][6]~q\;
\ALT_INV_regs[9][6]~q\ <= NOT \regs[9][6]~q\;
\ALT_INV_regs[8][6]~q\ <= NOT \regs[8][6]~q\;
\ALT_INV_regs[3][6]~q\ <= NOT \regs[3][6]~q\;
\ALT_INV_regs[2][6]~q\ <= NOT \regs[2][6]~q\;
\ALT_INV_regs[1][6]~q\ <= NOT \regs[1][6]~q\;
\ALT_INV_regs[7][6]~q\ <= NOT \regs[7][6]~q\;
\ALT_INV_regs[6][6]~q\ <= NOT \regs[6][6]~q\;
\ALT_INV_regs[5][6]~q\ <= NOT \regs[5][6]~q\;
\ALT_INV_regs[4][6]~q\ <= NOT \regs[4][6]~q\;
\ALT_INV_regs[31][6]~q\ <= NOT \regs[31][6]~q\;
\ALT_INV_regs[23][6]~q\ <= NOT \regs[23][6]~q\;
\ALT_INV_regs[27][6]~q\ <= NOT \regs[27][6]~q\;
\ALT_INV_regs[19][6]~q\ <= NOT \regs[19][6]~q\;
\ALT_INV_regs[30][6]~q\ <= NOT \regs[30][6]~q\;
\ALT_INV_regs[22][6]~q\ <= NOT \regs[22][6]~q\;
\ALT_INV_regs[26][6]~q\ <= NOT \regs[26][6]~q\;
\ALT_INV_regs[18][6]~q\ <= NOT \regs[18][6]~q\;
\ALT_INV_regs[29][6]~q\ <= NOT \regs[29][6]~q\;
\ALT_INV_regs[21][6]~q\ <= NOT \regs[21][6]~q\;
\ALT_INV_regs[25][6]~q\ <= NOT \regs[25][6]~q\;
\ALT_INV_regs[17][6]~q\ <= NOT \regs[17][6]~q\;
\ALT_INV_regs[28][6]~q\ <= NOT \regs[28][6]~q\;
\ALT_INV_regs[20][6]~q\ <= NOT \regs[20][6]~q\;
\ALT_INV_regs[24][6]~q\ <= NOT \regs[24][6]~q\;
\ALT_INV_regs[16][6]~q\ <= NOT \regs[16][6]~q\;
\ALT_INV_regs[15][5]~q\ <= NOT \regs[15][5]~q\;
\ALT_INV_regs[14][5]~q\ <= NOT \regs[14][5]~q\;
\ALT_INV_regs[13][5]~q\ <= NOT \regs[13][5]~q\;
\ALT_INV_regs[12][5]~q\ <= NOT \regs[12][5]~q\;
\ALT_INV_regs[11][5]~q\ <= NOT \regs[11][5]~q\;
\ALT_INV_regs[10][5]~q\ <= NOT \regs[10][5]~q\;
\ALT_INV_regs[9][5]~q\ <= NOT \regs[9][5]~q\;
\ALT_INV_regs[8][5]~q\ <= NOT \regs[8][5]~q\;
\ALT_INV_regs[3][5]~q\ <= NOT \regs[3][5]~q\;
\ALT_INV_regs[2][5]~q\ <= NOT \regs[2][5]~q\;
\ALT_INV_regs[1][5]~q\ <= NOT \regs[1][5]~q\;
\ALT_INV_regs[7][5]~q\ <= NOT \regs[7][5]~q\;
\ALT_INV_regs[6][5]~q\ <= NOT \regs[6][5]~q\;
\ALT_INV_regs[5][5]~q\ <= NOT \regs[5][5]~q\;
\ALT_INV_regs[4][5]~q\ <= NOT \regs[4][5]~q\;
\ALT_INV_regs[31][5]~q\ <= NOT \regs[31][5]~q\;
\ALT_INV_regs[23][5]~q\ <= NOT \regs[23][5]~q\;
\ALT_INV_regs[27][5]~q\ <= NOT \regs[27][5]~q\;
\ALT_INV_regs[19][5]~q\ <= NOT \regs[19][5]~q\;
\ALT_INV_regs[30][5]~q\ <= NOT \regs[30][5]~q\;
\ALT_INV_regs[22][5]~q\ <= NOT \regs[22][5]~q\;
\ALT_INV_regs[26][5]~q\ <= NOT \regs[26][5]~q\;
\ALT_INV_regs[18][5]~q\ <= NOT \regs[18][5]~q\;
\ALT_INV_regs[29][5]~q\ <= NOT \regs[29][5]~q\;
\ALT_INV_regs[21][5]~q\ <= NOT \regs[21][5]~q\;
\ALT_INV_regs[25][5]~q\ <= NOT \regs[25][5]~q\;
\ALT_INV_regs[17][5]~q\ <= NOT \regs[17][5]~q\;
\ALT_INV_regs[28][5]~q\ <= NOT \regs[28][5]~q\;
\ALT_INV_regs[20][5]~q\ <= NOT \regs[20][5]~q\;
\ALT_INV_regs[24][5]~q\ <= NOT \regs[24][5]~q\;
\ALT_INV_regs[16][5]~q\ <= NOT \regs[16][5]~q\;
\ALT_INV_regs[15][4]~q\ <= NOT \regs[15][4]~q\;
\ALT_INV_regs[14][4]~q\ <= NOT \regs[14][4]~q\;
\ALT_INV_regs[13][4]~q\ <= NOT \regs[13][4]~q\;
\ALT_INV_regs[12][4]~q\ <= NOT \regs[12][4]~q\;
\ALT_INV_regs[11][4]~q\ <= NOT \regs[11][4]~q\;
\ALT_INV_regs[10][4]~q\ <= NOT \regs[10][4]~q\;
\ALT_INV_regs[9][4]~q\ <= NOT \regs[9][4]~q\;
\ALT_INV_regs[8][4]~q\ <= NOT \regs[8][4]~q\;
\ALT_INV_regs[3][4]~q\ <= NOT \regs[3][4]~q\;
\ALT_INV_regs[2][4]~q\ <= NOT \regs[2][4]~q\;
\ALT_INV_regs[1][4]~q\ <= NOT \regs[1][4]~q\;
\ALT_INV_regs[7][4]~q\ <= NOT \regs[7][4]~q\;
\ALT_INV_regs[6][4]~q\ <= NOT \regs[6][4]~q\;
\ALT_INV_regs[5][4]~q\ <= NOT \regs[5][4]~q\;
\ALT_INV_regs[4][4]~q\ <= NOT \regs[4][4]~q\;
\ALT_INV_regs[31][4]~q\ <= NOT \regs[31][4]~q\;
\ALT_INV_regs[23][4]~q\ <= NOT \regs[23][4]~q\;
\ALT_INV_regs[27][4]~q\ <= NOT \regs[27][4]~q\;
\ALT_INV_regs[19][4]~q\ <= NOT \regs[19][4]~q\;
\ALT_INV_regs[30][4]~q\ <= NOT \regs[30][4]~q\;
\ALT_INV_regs[22][4]~q\ <= NOT \regs[22][4]~q\;
\ALT_INV_regs[26][4]~q\ <= NOT \regs[26][4]~q\;
\ALT_INV_regs[18][4]~q\ <= NOT \regs[18][4]~q\;
\ALT_INV_regs[29][4]~q\ <= NOT \regs[29][4]~q\;
\ALT_INV_regs[21][4]~q\ <= NOT \regs[21][4]~q\;
\ALT_INV_regs[25][4]~q\ <= NOT \regs[25][4]~q\;
\ALT_INV_regs[17][4]~q\ <= NOT \regs[17][4]~q\;
\ALT_INV_regs[28][4]~q\ <= NOT \regs[28][4]~q\;
\ALT_INV_regs[20][4]~q\ <= NOT \regs[20][4]~q\;
\ALT_INV_regs[24][4]~q\ <= NOT \regs[24][4]~q\;
\ALT_INV_regs[16][4]~q\ <= NOT \regs[16][4]~q\;
\ALT_INV_regs[15][3]~q\ <= NOT \regs[15][3]~q\;
\ALT_INV_regs[14][3]~q\ <= NOT \regs[14][3]~q\;
\ALT_INV_regs[13][3]~q\ <= NOT \regs[13][3]~q\;
\ALT_INV_regs[12][3]~q\ <= NOT \regs[12][3]~q\;
\ALT_INV_regs[11][3]~q\ <= NOT \regs[11][3]~q\;
\ALT_INV_regs[10][3]~q\ <= NOT \regs[10][3]~q\;
\ALT_INV_regs[9][3]~q\ <= NOT \regs[9][3]~q\;
\ALT_INV_regs[8][3]~q\ <= NOT \regs[8][3]~q\;
\ALT_INV_regs[3][3]~q\ <= NOT \regs[3][3]~q\;
\ALT_INV_regs[2][3]~q\ <= NOT \regs[2][3]~q\;
\ALT_INV_regs[1][3]~q\ <= NOT \regs[1][3]~q\;
\ALT_INV_regs[7][3]~q\ <= NOT \regs[7][3]~q\;
\ALT_INV_regs[6][3]~q\ <= NOT \regs[6][3]~q\;
\ALT_INV_regs[5][3]~q\ <= NOT \regs[5][3]~q\;
\ALT_INV_regs[4][3]~q\ <= NOT \regs[4][3]~q\;
\ALT_INV_regs[31][3]~q\ <= NOT \regs[31][3]~q\;
\ALT_INV_regs[23][3]~q\ <= NOT \regs[23][3]~q\;
\ALT_INV_regs[27][3]~q\ <= NOT \regs[27][3]~q\;
\ALT_INV_regs[19][3]~q\ <= NOT \regs[19][3]~q\;
\ALT_INV_regs[30][3]~q\ <= NOT \regs[30][3]~q\;
\ALT_INV_regs[22][3]~q\ <= NOT \regs[22][3]~q\;
\ALT_INV_regs[26][3]~q\ <= NOT \regs[26][3]~q\;
\ALT_INV_regs[18][3]~q\ <= NOT \regs[18][3]~q\;
\ALT_INV_regs[29][3]~q\ <= NOT \regs[29][3]~q\;
\ALT_INV_regs[21][3]~q\ <= NOT \regs[21][3]~q\;
\ALT_INV_regs[25][3]~q\ <= NOT \regs[25][3]~q\;
\ALT_INV_regs[17][3]~q\ <= NOT \regs[17][3]~q\;
\ALT_INV_regs[28][3]~q\ <= NOT \regs[28][3]~q\;
\ALT_INV_regs[20][3]~q\ <= NOT \regs[20][3]~q\;
\ALT_INV_regs[24][3]~q\ <= NOT \regs[24][3]~q\;
\ALT_INV_regs[16][3]~q\ <= NOT \regs[16][3]~q\;
\ALT_INV_regs[15][2]~q\ <= NOT \regs[15][2]~q\;
\ALT_INV_regs[14][2]~q\ <= NOT \regs[14][2]~q\;
\ALT_INV_regs[13][2]~q\ <= NOT \regs[13][2]~q\;
\ALT_INV_regs[12][2]~q\ <= NOT \regs[12][2]~q\;
\ALT_INV_regs[11][2]~q\ <= NOT \regs[11][2]~q\;
\ALT_INV_regs[10][2]~q\ <= NOT \regs[10][2]~q\;
\ALT_INV_regs[9][2]~q\ <= NOT \regs[9][2]~q\;
\ALT_INV_regs[8][2]~q\ <= NOT \regs[8][2]~q\;
\ALT_INV_regs[3][2]~q\ <= NOT \regs[3][2]~q\;
\ALT_INV_regs[2][2]~q\ <= NOT \regs[2][2]~q\;
\ALT_INV_regs[1][2]~q\ <= NOT \regs[1][2]~q\;
\ALT_INV_regs[7][2]~q\ <= NOT \regs[7][2]~q\;
\ALT_INV_regs[6][2]~q\ <= NOT \regs[6][2]~q\;
\ALT_INV_regs[5][2]~q\ <= NOT \regs[5][2]~q\;
\ALT_INV_regs[4][2]~q\ <= NOT \regs[4][2]~q\;
\ALT_INV_regs[31][2]~q\ <= NOT \regs[31][2]~q\;
\ALT_INV_regs[23][2]~q\ <= NOT \regs[23][2]~q\;
\ALT_INV_regs[27][2]~q\ <= NOT \regs[27][2]~q\;
\ALT_INV_regs[19][2]~q\ <= NOT \regs[19][2]~q\;
\ALT_INV_regs[30][2]~q\ <= NOT \regs[30][2]~q\;
\ALT_INV_regs[22][2]~q\ <= NOT \regs[22][2]~q\;
\ALT_INV_regs[26][2]~q\ <= NOT \regs[26][2]~q\;
\ALT_INV_regs[18][2]~q\ <= NOT \regs[18][2]~q\;
\ALT_INV_regs[29][2]~q\ <= NOT \regs[29][2]~q\;
\ALT_INV_regs[21][2]~q\ <= NOT \regs[21][2]~q\;
\ALT_INV_regs[25][2]~q\ <= NOT \regs[25][2]~q\;
\ALT_INV_regs[17][2]~q\ <= NOT \regs[17][2]~q\;
\ALT_INV_regs[28][2]~q\ <= NOT \regs[28][2]~q\;
\ALT_INV_regs[20][2]~q\ <= NOT \regs[20][2]~q\;
\ALT_INV_regs[24][2]~q\ <= NOT \regs[24][2]~q\;
\ALT_INV_regs[16][2]~q\ <= NOT \regs[16][2]~q\;
\ALT_INV_regs[15][1]~q\ <= NOT \regs[15][1]~q\;
\ALT_INV_regs[14][1]~q\ <= NOT \regs[14][1]~q\;
\ALT_INV_regs[13][1]~q\ <= NOT \regs[13][1]~q\;
\ALT_INV_regs[12][1]~q\ <= NOT \regs[12][1]~q\;
\ALT_INV_regs[11][1]~q\ <= NOT \regs[11][1]~q\;
\ALT_INV_regs[10][1]~q\ <= NOT \regs[10][1]~q\;
\ALT_INV_regs[9][1]~q\ <= NOT \regs[9][1]~q\;
\ALT_INV_regs[8][1]~q\ <= NOT \regs[8][1]~q\;
\ALT_INV_regs[3][1]~q\ <= NOT \regs[3][1]~q\;
\ALT_INV_regs[2][1]~q\ <= NOT \regs[2][1]~q\;
\ALT_INV_regs[1][1]~q\ <= NOT \regs[1][1]~q\;
\ALT_INV_regs[7][1]~q\ <= NOT \regs[7][1]~q\;
\ALT_INV_regs[6][1]~q\ <= NOT \regs[6][1]~q\;
\ALT_INV_regs[5][1]~q\ <= NOT \regs[5][1]~q\;
\ALT_INV_regs[4][1]~q\ <= NOT \regs[4][1]~q\;
\ALT_INV_regs[31][1]~q\ <= NOT \regs[31][1]~q\;
\ALT_INV_regs[23][1]~q\ <= NOT \regs[23][1]~q\;
\ALT_INV_regs[27][1]~q\ <= NOT \regs[27][1]~q\;
\ALT_INV_regs[19][1]~q\ <= NOT \regs[19][1]~q\;
\ALT_INV_regs[30][1]~q\ <= NOT \regs[30][1]~q\;
\ALT_INV_regs[22][1]~q\ <= NOT \regs[22][1]~q\;
\ALT_INV_regs[26][1]~q\ <= NOT \regs[26][1]~q\;
\ALT_INV_regs[18][1]~q\ <= NOT \regs[18][1]~q\;
\ALT_INV_regs[29][1]~q\ <= NOT \regs[29][1]~q\;
\ALT_INV_regs[21][1]~q\ <= NOT \regs[21][1]~q\;
\ALT_INV_regs[25][1]~q\ <= NOT \regs[25][1]~q\;
\ALT_INV_regs[17][1]~q\ <= NOT \regs[17][1]~q\;
\ALT_INV_regs[28][1]~q\ <= NOT \regs[28][1]~q\;
\ALT_INV_regs[20][1]~q\ <= NOT \regs[20][1]~q\;
\ALT_INV_regs[24][1]~q\ <= NOT \regs[24][1]~q\;
\ALT_INV_regs[16][1]~q\ <= NOT \regs[16][1]~q\;
\ALT_INV_regs[15][0]~q\ <= NOT \regs[15][0]~q\;
\ALT_INV_regs[14][0]~q\ <= NOT \regs[14][0]~q\;
\ALT_INV_regs[13][0]~q\ <= NOT \regs[13][0]~q\;
\ALT_INV_regs[12][0]~q\ <= NOT \regs[12][0]~q\;
\ALT_INV_regs[11][0]~q\ <= NOT \regs[11][0]~q\;
\ALT_INV_regs[10][0]~q\ <= NOT \regs[10][0]~q\;
\ALT_INV_regs[9][0]~q\ <= NOT \regs[9][0]~q\;
\ALT_INV_regs[8][0]~q\ <= NOT \regs[8][0]~q\;
\ALT_INV_regs[3][0]~q\ <= NOT \regs[3][0]~q\;
\ALT_INV_regs[2][0]~q\ <= NOT \regs[2][0]~q\;
\ALT_INV_regs[1][0]~q\ <= NOT \regs[1][0]~q\;
\ALT_INV_regs[7][0]~q\ <= NOT \regs[7][0]~q\;
\ALT_INV_regs[6][0]~q\ <= NOT \regs[6][0]~q\;
\ALT_INV_regs[5][0]~q\ <= NOT \regs[5][0]~q\;
\ALT_INV_regs[4][0]~q\ <= NOT \regs[4][0]~q\;
\ALT_INV_regs[31][0]~q\ <= NOT \regs[31][0]~q\;
\ALT_INV_regs[23][0]~q\ <= NOT \regs[23][0]~q\;
\ALT_INV_regs[27][0]~q\ <= NOT \regs[27][0]~q\;
\ALT_INV_regs[19][0]~q\ <= NOT \regs[19][0]~q\;
\ALT_INV_regs[30][0]~q\ <= NOT \regs[30][0]~q\;
\ALT_INV_regs[22][0]~q\ <= NOT \regs[22][0]~q\;
\ALT_INV_regs[26][0]~q\ <= NOT \regs[26][0]~q\;
\ALT_INV_regs[18][0]~q\ <= NOT \regs[18][0]~q\;
\ALT_INV_regs[29][0]~q\ <= NOT \regs[29][0]~q\;
\ALT_INV_regs[21][0]~q\ <= NOT \regs[21][0]~q\;
\ALT_INV_regs[25][0]~q\ <= NOT \regs[25][0]~q\;
\ALT_INV_regs[17][0]~q\ <= NOT \regs[17][0]~q\;
\ALT_INV_regs[28][0]~q\ <= NOT \regs[28][0]~q\;
\ALT_INV_regs[20][0]~q\ <= NOT \regs[20][0]~q\;
\ALT_INV_regs[24][0]~q\ <= NOT \regs[24][0]~q\;
\ALT_INV_regs[16][0]~q\ <= NOT \regs[16][0]~q\;
\ALT_INV_wdata[31]~input_o\ <= NOT \wdata[31]~input_o\;
\ALT_INV_wdata[30]~input_o\ <= NOT \wdata[30]~input_o\;
\ALT_INV_wdata[29]~input_o\ <= NOT \wdata[29]~input_o\;
\ALT_INV_wdata[28]~input_o\ <= NOT \wdata[28]~input_o\;
\ALT_INV_wdata[27]~input_o\ <= NOT \wdata[27]~input_o\;
\ALT_INV_wdata[26]~input_o\ <= NOT \wdata[26]~input_o\;
\ALT_INV_wdata[25]~input_o\ <= NOT \wdata[25]~input_o\;
\ALT_INV_wdata[24]~input_o\ <= NOT \wdata[24]~input_o\;
\ALT_INV_wdata[23]~input_o\ <= NOT \wdata[23]~input_o\;
\ALT_INV_wdata[22]~input_o\ <= NOT \wdata[22]~input_o\;
\ALT_INV_wdata[21]~input_o\ <= NOT \wdata[21]~input_o\;
\ALT_INV_wdata[20]~input_o\ <= NOT \wdata[20]~input_o\;
\ALT_INV_wdata[19]~input_o\ <= NOT \wdata[19]~input_o\;
\ALT_INV_wdata[18]~input_o\ <= NOT \wdata[18]~input_o\;
\ALT_INV_wdata[17]~input_o\ <= NOT \wdata[17]~input_o\;
\ALT_INV_wdata[16]~input_o\ <= NOT \wdata[16]~input_o\;
\ALT_INV_wdata[15]~input_o\ <= NOT \wdata[15]~input_o\;
\ALT_INV_wdata[14]~input_o\ <= NOT \wdata[14]~input_o\;
\ALT_INV_wdata[13]~input_o\ <= NOT \wdata[13]~input_o\;
\ALT_INV_wdata[12]~input_o\ <= NOT \wdata[12]~input_o\;
\ALT_INV_wdata[11]~input_o\ <= NOT \wdata[11]~input_o\;
\ALT_INV_wdata[10]~input_o\ <= NOT \wdata[10]~input_o\;
\ALT_INV_wdata[9]~input_o\ <= NOT \wdata[9]~input_o\;
\ALT_INV_wdata[8]~input_o\ <= NOT \wdata[8]~input_o\;
\ALT_INV_wdata[7]~input_o\ <= NOT \wdata[7]~input_o\;
\ALT_INV_wdata[6]~input_o\ <= NOT \wdata[6]~input_o\;
\ALT_INV_wdata[5]~input_o\ <= NOT \wdata[5]~input_o\;
\ALT_INV_wdata[4]~input_o\ <= NOT \wdata[4]~input_o\;
\ALT_INV_wdata[3]~input_o\ <= NOT \wdata[3]~input_o\;
\ALT_INV_wdata[2]~input_o\ <= NOT \wdata[2]~input_o\;
\ALT_INV_wdata[1]~input_o\ <= NOT \wdata[1]~input_o\;
\ALT_INV_wadd[3]~input_o\ <= NOT \wadd[3]~input_o\;
\ALT_INV_wadd[2]~input_o\ <= NOT \wadd[2]~input_o\;
\ALT_INV_wadd[4]~input_o\ <= NOT \wadd[4]~input_o\;
\ALT_INV_wren~input_o\ <= NOT \wren~input_o\;
\ALT_INV_wadd[0]~input_o\ <= NOT \wadd[0]~input_o\;
\ALT_INV_wadd[1]~input_o\ <= NOT \wadd[1]~input_o\;
\ALT_INV_rst~input_o\ <= NOT \rst~input_o\;
\ALT_INV_wdata[0]~input_o\ <= NOT \wdata[0]~input_o\;
\ALT_INV_radd2[4]~input_o\ <= NOT \radd2[4]~input_o\;
\ALT_INV_radd2[1]~input_o\ <= NOT \radd2[1]~input_o\;
\ALT_INV_radd2[0]~input_o\ <= NOT \radd2[0]~input_o\;
\ALT_INV_radd2[2]~input_o\ <= NOT \radd2[2]~input_o\;
\ALT_INV_radd2[3]~input_o\ <= NOT \radd2[3]~input_o\;
\ALT_INV_radd1[4]~input_o\ <= NOT \radd1[4]~input_o\;
\ALT_INV_radd1[1]~input_o\ <= NOT \radd1[1]~input_o\;
\ALT_INV_radd1[0]~input_o\ <= NOT \radd1[0]~input_o\;
\ALT_INV_radd1[2]~input_o\ <= NOT \radd1[2]~input_o\;
\ALT_INV_radd1[3]~input_o\ <= NOT \radd1[3]~input_o\;
\ALT_INV_Mux568~10_combout\ <= NOT \Mux568~10_combout\;
\ALT_INV_Mux568~9_combout\ <= NOT \Mux568~9_combout\;
\ALT_INV_Mux568~8_combout\ <= NOT \Mux568~8_combout\;
\ALT_INV_Mux568~7_combout\ <= NOT \Mux568~7_combout\;
\ALT_INV_Mux568~6_combout\ <= NOT \Mux568~6_combout\;
\ALT_INV_Mux568~5_combout\ <= NOT \Mux568~5_combout\;
\ALT_INV_Mux568~4_combout\ <= NOT \Mux568~4_combout\;
\ALT_INV_Mux568~3_combout\ <= NOT \Mux568~3_combout\;
\ALT_INV_Mux568~2_combout\ <= NOT \Mux568~2_combout\;
\ALT_INV_Mux568~1_combout\ <= NOT \Mux568~1_combout\;
\ALT_INV_Mux568~0_combout\ <= NOT \Mux568~0_combout\;
\ALT_INV_Mux32~8_combout\ <= NOT \Mux32~8_combout\;
\ALT_INV_Mux32~7_combout\ <= NOT \Mux32~7_combout\;
\ALT_INV_Mux32~6_combout\ <= NOT \Mux32~6_combout\;
\ALT_INV_Mux32~5_combout\ <= NOT \Mux32~5_combout\;
\ALT_INV_Mux32~4_combout\ <= NOT \Mux32~4_combout\;
\ALT_INV_Mux32~3_combout\ <= NOT \Mux32~3_combout\;
\ALT_INV_Mux32~2_combout\ <= NOT \Mux32~2_combout\;
\ALT_INV_Mux32~1_combout\ <= NOT \Mux32~1_combout\;
\ALT_INV_Mux32~0_combout\ <= NOT \Mux32~0_combout\;
\ALT_INV_Mux33~8_combout\ <= NOT \Mux33~8_combout\;
\ALT_INV_Mux33~7_combout\ <= NOT \Mux33~7_combout\;
\ALT_INV_Mux33~6_combout\ <= NOT \Mux33~6_combout\;
\ALT_INV_Mux33~5_combout\ <= NOT \Mux33~5_combout\;
\ALT_INV_Mux33~4_combout\ <= NOT \Mux33~4_combout\;
\ALT_INV_Mux33~3_combout\ <= NOT \Mux33~3_combout\;
\ALT_INV_Mux33~2_combout\ <= NOT \Mux33~2_combout\;
\ALT_INV_Mux33~1_combout\ <= NOT \Mux33~1_combout\;
\ALT_INV_Mux33~0_combout\ <= NOT \Mux33~0_combout\;
\ALT_INV_Mux34~8_combout\ <= NOT \Mux34~8_combout\;
\ALT_INV_Mux34~7_combout\ <= NOT \Mux34~7_combout\;
\ALT_INV_Mux34~6_combout\ <= NOT \Mux34~6_combout\;
\ALT_INV_Mux34~5_combout\ <= NOT \Mux34~5_combout\;
\ALT_INV_Mux34~4_combout\ <= NOT \Mux34~4_combout\;
\ALT_INV_Mux34~3_combout\ <= NOT \Mux34~3_combout\;
\ALT_INV_Mux34~2_combout\ <= NOT \Mux34~2_combout\;
\ALT_INV_Mux34~1_combout\ <= NOT \Mux34~1_combout\;
\ALT_INV_Mux34~0_combout\ <= NOT \Mux34~0_combout\;
\ALT_INV_Mux35~8_combout\ <= NOT \Mux35~8_combout\;
\ALT_INV_Mux35~7_combout\ <= NOT \Mux35~7_combout\;
\ALT_INV_Mux35~6_combout\ <= NOT \Mux35~6_combout\;
\ALT_INV_Mux35~5_combout\ <= NOT \Mux35~5_combout\;
\ALT_INV_Mux35~4_combout\ <= NOT \Mux35~4_combout\;
\ALT_INV_Mux35~3_combout\ <= NOT \Mux35~3_combout\;
\ALT_INV_Mux35~2_combout\ <= NOT \Mux35~2_combout\;
\ALT_INV_Mux35~1_combout\ <= NOT \Mux35~1_combout\;
\ALT_INV_Mux35~0_combout\ <= NOT \Mux35~0_combout\;
\ALT_INV_Mux36~8_combout\ <= NOT \Mux36~8_combout\;
\ALT_INV_Mux36~7_combout\ <= NOT \Mux36~7_combout\;
\ALT_INV_Mux36~6_combout\ <= NOT \Mux36~6_combout\;
\ALT_INV_Mux36~5_combout\ <= NOT \Mux36~5_combout\;
\ALT_INV_Mux36~4_combout\ <= NOT \Mux36~4_combout\;
\ALT_INV_Mux36~3_combout\ <= NOT \Mux36~3_combout\;
\ALT_INV_Mux36~2_combout\ <= NOT \Mux36~2_combout\;
\ALT_INV_Mux36~1_combout\ <= NOT \Mux36~1_combout\;
\ALT_INV_Mux36~0_combout\ <= NOT \Mux36~0_combout\;
\ALT_INV_Mux37~8_combout\ <= NOT \Mux37~8_combout\;
\ALT_INV_Mux37~7_combout\ <= NOT \Mux37~7_combout\;
\ALT_INV_Mux37~6_combout\ <= NOT \Mux37~6_combout\;
\ALT_INV_Mux37~5_combout\ <= NOT \Mux37~5_combout\;
\ALT_INV_Mux37~4_combout\ <= NOT \Mux37~4_combout\;
\ALT_INV_Mux37~3_combout\ <= NOT \Mux37~3_combout\;
\ALT_INV_Mux37~2_combout\ <= NOT \Mux37~2_combout\;
\ALT_INV_Mux37~1_combout\ <= NOT \Mux37~1_combout\;
\ALT_INV_Mux37~0_combout\ <= NOT \Mux37~0_combout\;
\ALT_INV_Mux38~8_combout\ <= NOT \Mux38~8_combout\;
\ALT_INV_Mux38~7_combout\ <= NOT \Mux38~7_combout\;
\ALT_INV_Mux38~6_combout\ <= NOT \Mux38~6_combout\;
\ALT_INV_Mux38~5_combout\ <= NOT \Mux38~5_combout\;
\ALT_INV_Mux38~4_combout\ <= NOT \Mux38~4_combout\;
\ALT_INV_Mux38~3_combout\ <= NOT \Mux38~3_combout\;
\ALT_INV_Mux38~2_combout\ <= NOT \Mux38~2_combout\;
\ALT_INV_Mux38~1_combout\ <= NOT \Mux38~1_combout\;
\ALT_INV_Mux38~0_combout\ <= NOT \Mux38~0_combout\;
\ALT_INV_Mux39~8_combout\ <= NOT \Mux39~8_combout\;
\ALT_INV_Mux39~7_combout\ <= NOT \Mux39~7_combout\;
\ALT_INV_Mux39~6_combout\ <= NOT \Mux39~6_combout\;
\ALT_INV_Mux39~5_combout\ <= NOT \Mux39~5_combout\;
\ALT_INV_Mux39~4_combout\ <= NOT \Mux39~4_combout\;
\ALT_INV_Mux39~3_combout\ <= NOT \Mux39~3_combout\;
\ALT_INV_Mux39~2_combout\ <= NOT \Mux39~2_combout\;
\ALT_INV_Mux39~1_combout\ <= NOT \Mux39~1_combout\;
\ALT_INV_Mux39~0_combout\ <= NOT \Mux39~0_combout\;
\ALT_INV_Mux40~8_combout\ <= NOT \Mux40~8_combout\;
\ALT_INV_Mux40~7_combout\ <= NOT \Mux40~7_combout\;
\ALT_INV_Mux40~6_combout\ <= NOT \Mux40~6_combout\;
\ALT_INV_Mux40~5_combout\ <= NOT \Mux40~5_combout\;
\ALT_INV_Mux40~4_combout\ <= NOT \Mux40~4_combout\;
\ALT_INV_Mux40~3_combout\ <= NOT \Mux40~3_combout\;
\ALT_INV_Mux40~2_combout\ <= NOT \Mux40~2_combout\;
\ALT_INV_Mux40~1_combout\ <= NOT \Mux40~1_combout\;
\ALT_INV_Mux40~0_combout\ <= NOT \Mux40~0_combout\;
\ALT_INV_Mux41~8_combout\ <= NOT \Mux41~8_combout\;
\ALT_INV_Mux41~7_combout\ <= NOT \Mux41~7_combout\;
\ALT_INV_Mux41~6_combout\ <= NOT \Mux41~6_combout\;
\ALT_INV_Mux41~5_combout\ <= NOT \Mux41~5_combout\;
\ALT_INV_Mux41~4_combout\ <= NOT \Mux41~4_combout\;
\ALT_INV_Mux41~3_combout\ <= NOT \Mux41~3_combout\;
\ALT_INV_Mux41~2_combout\ <= NOT \Mux41~2_combout\;
\ALT_INV_Mux41~1_combout\ <= NOT \Mux41~1_combout\;
\ALT_INV_Mux41~0_combout\ <= NOT \Mux41~0_combout\;
\ALT_INV_Mux42~8_combout\ <= NOT \Mux42~8_combout\;
\ALT_INV_Mux42~7_combout\ <= NOT \Mux42~7_combout\;
\ALT_INV_Mux42~6_combout\ <= NOT \Mux42~6_combout\;
\ALT_INV_Mux42~5_combout\ <= NOT \Mux42~5_combout\;
\ALT_INV_Mux42~4_combout\ <= NOT \Mux42~4_combout\;
\ALT_INV_Mux42~3_combout\ <= NOT \Mux42~3_combout\;
\ALT_INV_Mux42~2_combout\ <= NOT \Mux42~2_combout\;
\ALT_INV_Mux42~1_combout\ <= NOT \Mux42~1_combout\;
\ALT_INV_Mux42~0_combout\ <= NOT \Mux42~0_combout\;
\ALT_INV_Mux43~8_combout\ <= NOT \Mux43~8_combout\;
\ALT_INV_Mux43~7_combout\ <= NOT \Mux43~7_combout\;
\ALT_INV_Mux43~6_combout\ <= NOT \Mux43~6_combout\;
\ALT_INV_Mux43~5_combout\ <= NOT \Mux43~5_combout\;
\ALT_INV_Mux43~4_combout\ <= NOT \Mux43~4_combout\;
\ALT_INV_Mux43~3_combout\ <= NOT \Mux43~3_combout\;
\ALT_INV_Mux43~2_combout\ <= NOT \Mux43~2_combout\;
\ALT_INV_Mux43~1_combout\ <= NOT \Mux43~1_combout\;
\ALT_INV_Mux43~0_combout\ <= NOT \Mux43~0_combout\;
\ALT_INV_Mux44~8_combout\ <= NOT \Mux44~8_combout\;
\ALT_INV_Mux44~7_combout\ <= NOT \Mux44~7_combout\;
\ALT_INV_Mux44~6_combout\ <= NOT \Mux44~6_combout\;
\ALT_INV_Mux44~5_combout\ <= NOT \Mux44~5_combout\;
\ALT_INV_Mux44~4_combout\ <= NOT \Mux44~4_combout\;
\ALT_INV_Mux44~3_combout\ <= NOT \Mux44~3_combout\;
\ALT_INV_Mux44~2_combout\ <= NOT \Mux44~2_combout\;
\ALT_INV_Mux44~1_combout\ <= NOT \Mux44~1_combout\;
\ALT_INV_Mux44~0_combout\ <= NOT \Mux44~0_combout\;
\ALT_INV_Mux45~8_combout\ <= NOT \Mux45~8_combout\;
\ALT_INV_Mux45~7_combout\ <= NOT \Mux45~7_combout\;
\ALT_INV_Mux45~6_combout\ <= NOT \Mux45~6_combout\;
\ALT_INV_Mux45~5_combout\ <= NOT \Mux45~5_combout\;
\ALT_INV_Mux45~4_combout\ <= NOT \Mux45~4_combout\;
\ALT_INV_Mux45~3_combout\ <= NOT \Mux45~3_combout\;
\ALT_INV_Mux45~2_combout\ <= NOT \Mux45~2_combout\;
\ALT_INV_Mux45~1_combout\ <= NOT \Mux45~1_combout\;
\ALT_INV_Mux45~0_combout\ <= NOT \Mux45~0_combout\;
\ALT_INV_Mux46~8_combout\ <= NOT \Mux46~8_combout\;
\ALT_INV_Mux46~7_combout\ <= NOT \Mux46~7_combout\;
\ALT_INV_Mux46~6_combout\ <= NOT \Mux46~6_combout\;
\ALT_INV_Mux46~5_combout\ <= NOT \Mux46~5_combout\;
\ALT_INV_Mux46~4_combout\ <= NOT \Mux46~4_combout\;
\ALT_INV_Mux46~3_combout\ <= NOT \Mux46~3_combout\;
\ALT_INV_Mux46~2_combout\ <= NOT \Mux46~2_combout\;
\ALT_INV_Mux46~1_combout\ <= NOT \Mux46~1_combout\;
\ALT_INV_Mux46~0_combout\ <= NOT \Mux46~0_combout\;
\ALT_INV_Mux47~8_combout\ <= NOT \Mux47~8_combout\;
\ALT_INV_Mux47~7_combout\ <= NOT \Mux47~7_combout\;
\ALT_INV_Mux47~6_combout\ <= NOT \Mux47~6_combout\;
\ALT_INV_Mux47~5_combout\ <= NOT \Mux47~5_combout\;
\ALT_INV_Mux47~4_combout\ <= NOT \Mux47~4_combout\;
\ALT_INV_Mux47~3_combout\ <= NOT \Mux47~3_combout\;
\ALT_INV_Mux47~2_combout\ <= NOT \Mux47~2_combout\;
\ALT_INV_Mux47~1_combout\ <= NOT \Mux47~1_combout\;
\ALT_INV_Mux47~0_combout\ <= NOT \Mux47~0_combout\;
\ALT_INV_Mux48~8_combout\ <= NOT \Mux48~8_combout\;
\ALT_INV_Mux48~7_combout\ <= NOT \Mux48~7_combout\;
\ALT_INV_Mux48~6_combout\ <= NOT \Mux48~6_combout\;
\ALT_INV_Mux48~5_combout\ <= NOT \Mux48~5_combout\;
\ALT_INV_Mux48~4_combout\ <= NOT \Mux48~4_combout\;
\ALT_INV_Mux48~3_combout\ <= NOT \Mux48~3_combout\;
\ALT_INV_Mux48~2_combout\ <= NOT \Mux48~2_combout\;
\ALT_INV_Mux48~1_combout\ <= NOT \Mux48~1_combout\;
\ALT_INV_Mux48~0_combout\ <= NOT \Mux48~0_combout\;
\ALT_INV_Mux49~8_combout\ <= NOT \Mux49~8_combout\;
\ALT_INV_Mux49~7_combout\ <= NOT \Mux49~7_combout\;
\ALT_INV_Mux49~6_combout\ <= NOT \Mux49~6_combout\;
\ALT_INV_Mux49~5_combout\ <= NOT \Mux49~5_combout\;
\ALT_INV_Mux49~4_combout\ <= NOT \Mux49~4_combout\;
\ALT_INV_Mux49~3_combout\ <= NOT \Mux49~3_combout\;
\ALT_INV_Mux49~2_combout\ <= NOT \Mux49~2_combout\;
\ALT_INV_Mux49~1_combout\ <= NOT \Mux49~1_combout\;
\ALT_INV_Mux49~0_combout\ <= NOT \Mux49~0_combout\;
\ALT_INV_Mux50~8_combout\ <= NOT \Mux50~8_combout\;
\ALT_INV_Mux50~7_combout\ <= NOT \Mux50~7_combout\;
\ALT_INV_Mux50~6_combout\ <= NOT \Mux50~6_combout\;
\ALT_INV_Mux50~5_combout\ <= NOT \Mux50~5_combout\;
\ALT_INV_Mux50~4_combout\ <= NOT \Mux50~4_combout\;
\ALT_INV_Mux50~3_combout\ <= NOT \Mux50~3_combout\;
\ALT_INV_Mux50~2_combout\ <= NOT \Mux50~2_combout\;
\ALT_INV_Mux50~1_combout\ <= NOT \Mux50~1_combout\;
\ALT_INV_Mux50~0_combout\ <= NOT \Mux50~0_combout\;
\ALT_INV_Mux51~8_combout\ <= NOT \Mux51~8_combout\;
\ALT_INV_Mux51~7_combout\ <= NOT \Mux51~7_combout\;
\ALT_INV_Mux51~6_combout\ <= NOT \Mux51~6_combout\;
\ALT_INV_Mux51~5_combout\ <= NOT \Mux51~5_combout\;
\ALT_INV_Mux51~4_combout\ <= NOT \Mux51~4_combout\;
\ALT_INV_Mux51~3_combout\ <= NOT \Mux51~3_combout\;
\ALT_INV_Mux51~2_combout\ <= NOT \Mux51~2_combout\;
\ALT_INV_Mux51~1_combout\ <= NOT \Mux51~1_combout\;
\ALT_INV_Mux51~0_combout\ <= NOT \Mux51~0_combout\;
\ALT_INV_Mux52~8_combout\ <= NOT \Mux52~8_combout\;
\ALT_INV_Mux52~7_combout\ <= NOT \Mux52~7_combout\;
\ALT_INV_Mux52~6_combout\ <= NOT \Mux52~6_combout\;
\ALT_INV_Mux52~5_combout\ <= NOT \Mux52~5_combout\;
\ALT_INV_Mux52~4_combout\ <= NOT \Mux52~4_combout\;
\ALT_INV_Mux52~3_combout\ <= NOT \Mux52~3_combout\;
\ALT_INV_Mux52~2_combout\ <= NOT \Mux52~2_combout\;
\ALT_INV_Mux52~1_combout\ <= NOT \Mux52~1_combout\;
\ALT_INV_Mux52~0_combout\ <= NOT \Mux52~0_combout\;
\ALT_INV_Mux53~8_combout\ <= NOT \Mux53~8_combout\;
\ALT_INV_Mux53~7_combout\ <= NOT \Mux53~7_combout\;
\ALT_INV_Mux53~6_combout\ <= NOT \Mux53~6_combout\;
\ALT_INV_Mux53~5_combout\ <= NOT \Mux53~5_combout\;
\ALT_INV_Mux53~4_combout\ <= NOT \Mux53~4_combout\;
\ALT_INV_Mux53~3_combout\ <= NOT \Mux53~3_combout\;

-- Location: IOOBUF_X64_Y0_N36
\r1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(0),
	devoe => ww_devoe,
	o => ww_r1(0));

-- Location: IOOBUF_X60_Y0_N53
\r1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(1),
	devoe => ww_devoe,
	o => ww_r1(1));

-- Location: IOOBUF_X52_Y0_N36
\r1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(2),
	devoe => ww_devoe,
	o => ww_r1(2));

-- Location: IOOBUF_X52_Y0_N53
\r1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(3),
	devoe => ww_devoe,
	o => ww_r1(3));

-- Location: IOOBUF_X24_Y81_N19
\r1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(4),
	devoe => ww_devoe,
	o => ww_r1(4));

-- Location: IOOBUF_X14_Y0_N19
\r1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(5),
	devoe => ww_devoe,
	o => ww_r1(5));

-- Location: IOOBUF_X58_Y0_N59
\r1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(6),
	devoe => ww_devoe,
	o => ww_r1(6));

-- Location: IOOBUF_X10_Y0_N42
\r1[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(7),
	devoe => ww_devoe,
	o => ww_r1(7));

-- Location: IOOBUF_X12_Y0_N53
\r1[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(8),
	devoe => ww_devoe,
	o => ww_r1(8));

-- Location: IOOBUF_X58_Y0_N76
\r1[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(9),
	devoe => ww_devoe,
	o => ww_r1(9));

-- Location: IOOBUF_X58_Y0_N42
\r1[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(10),
	devoe => ww_devoe,
	o => ww_r1(10));

-- Location: IOOBUF_X50_Y0_N76
\r1[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(11),
	devoe => ww_devoe,
	o => ww_r1(11));

-- Location: IOOBUF_X34_Y81_N76
\r1[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(12),
	devoe => ww_devoe,
	o => ww_r1(12));

-- Location: IOOBUF_X26_Y0_N59
\r1[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(13),
	devoe => ww_devoe,
	o => ww_r1(13));

-- Location: IOOBUF_X78_Y0_N2
\r1[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(14),
	devoe => ww_devoe,
	o => ww_r1(14));

-- Location: IOOBUF_X54_Y0_N19
\r1[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(15),
	devoe => ww_devoe,
	o => ww_r1(15));

-- Location: IOOBUF_X58_Y0_N93
\r1[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(16),
	devoe => ww_devoe,
	o => ww_r1(16));

-- Location: IOOBUF_X40_Y0_N36
\r1[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(17),
	devoe => ww_devoe,
	o => ww_r1(17));

-- Location: IOOBUF_X64_Y0_N2
\r1[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(18),
	devoe => ww_devoe,
	o => ww_r1(18));

-- Location: IOOBUF_X68_Y0_N19
\r1[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(19),
	devoe => ww_devoe,
	o => ww_r1(19));

-- Location: IOOBUF_X20_Y0_N53
\r1[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(20),
	devoe => ww_devoe,
	o => ww_r1(20));

-- Location: IOOBUF_X22_Y81_N19
\r1[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(21),
	devoe => ww_devoe,
	o => ww_r1(21));

-- Location: IOOBUF_X56_Y0_N36
\r1[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(22),
	devoe => ww_devoe,
	o => ww_r1(22));

-- Location: IOOBUF_X60_Y0_N2
\r1[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(23),
	devoe => ww_devoe,
	o => ww_r1(23));

-- Location: IOOBUF_X36_Y0_N19
\r1[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(24),
	devoe => ww_devoe,
	o => ww_r1(24));

-- Location: IOOBUF_X20_Y0_N19
\r1[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(25),
	devoe => ww_devoe,
	o => ww_r1(25));

-- Location: IOOBUF_X60_Y0_N19
\r1[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(26),
	devoe => ww_devoe,
	o => ww_r1(26));

-- Location: IOOBUF_X54_Y0_N2
\r1[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(27),
	devoe => ww_devoe,
	o => ww_r1(27));

-- Location: IOOBUF_X8_Y0_N53
\r1[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(28),
	devoe => ww_devoe,
	o => ww_r1(28));

-- Location: IOOBUF_X32_Y0_N19
\r1[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(29),
	devoe => ww_devoe,
	o => ww_r1(29));

-- Location: IOOBUF_X32_Y0_N2
\r1[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(30),
	devoe => ww_devoe,
	o => ww_r1(30));

-- Location: IOOBUF_X54_Y0_N36
\r1[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out1(31),
	devoe => ww_devoe,
	o => ww_r1(31));

-- Location: IOOBUF_X4_Y0_N36
\r2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(0),
	devoe => ww_devoe,
	o => ww_r2(0));

-- Location: IOOBUF_X70_Y0_N53
\r2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(1),
	devoe => ww_devoe,
	o => ww_r2(1));

-- Location: IOOBUF_X2_Y0_N59
\r2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(2),
	devoe => ww_devoe,
	o => ww_r2(2));

-- Location: IOOBUF_X64_Y0_N53
\r2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(3),
	devoe => ww_devoe,
	o => ww_r2(3));

-- Location: IOOBUF_X6_Y0_N53
\r2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(4),
	devoe => ww_devoe,
	o => ww_r2(4));

-- Location: IOOBUF_X24_Y81_N53
\r2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(5),
	devoe => ww_devoe,
	o => ww_r2(5));

-- Location: IOOBUF_X62_Y0_N2
\r2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(6),
	devoe => ww_devoe,
	o => ww_r2(6));

-- Location: IOOBUF_X34_Y81_N59
\r2[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(7),
	devoe => ww_devoe,
	o => ww_r2(7));

-- Location: IOOBUF_X22_Y0_N53
\r2[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(8),
	devoe => ww_devoe,
	o => ww_r2(8));

-- Location: IOOBUF_X50_Y0_N42
\r2[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(9),
	devoe => ww_devoe,
	o => ww_r2(9));

-- Location: IOOBUF_X88_Y0_N3
\r2[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(10),
	devoe => ww_devoe,
	o => ww_r2(10));

-- Location: IOOBUF_X26_Y0_N42
\r2[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(11),
	devoe => ww_devoe,
	o => ww_r2(11));

-- Location: IOOBUF_X36_Y0_N2
\r2[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(12),
	devoe => ww_devoe,
	o => ww_r2(12));

-- Location: IOOBUF_X14_Y0_N36
\r2[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(13),
	devoe => ww_devoe,
	o => ww_r2(13));

-- Location: IOOBUF_X76_Y0_N36
\r2[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(14),
	devoe => ww_devoe,
	o => ww_r2(14));

-- Location: IOOBUF_X60_Y0_N36
\r2[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(15),
	devoe => ww_devoe,
	o => ww_r2(15));

-- Location: IOOBUF_X28_Y0_N36
\r2[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(16),
	devoe => ww_devoe,
	o => ww_r2(16));

-- Location: IOOBUF_X52_Y0_N2
\r2[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(17),
	devoe => ww_devoe,
	o => ww_r2(17));

-- Location: IOOBUF_X4_Y0_N2
\r2[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(18),
	devoe => ww_devoe,
	o => ww_r2(18));

-- Location: IOOBUF_X12_Y0_N36
\r2[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(19),
	devoe => ww_devoe,
	o => ww_r2(19));

-- Location: IOOBUF_X14_Y0_N53
\r2[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(20),
	devoe => ww_devoe,
	o => ww_r2(20));

-- Location: IOOBUF_X8_Y0_N36
\r2[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(21),
	devoe => ww_devoe,
	o => ww_r2(21));

-- Location: IOOBUF_X10_Y0_N93
\r2[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(22),
	devoe => ww_devoe,
	o => ww_r2(22));

-- Location: IOOBUF_X50_Y0_N93
\r2[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(23),
	devoe => ww_devoe,
	o => ww_r2(23));

-- Location: IOOBUF_X74_Y0_N93
\r2[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(24),
	devoe => ww_devoe,
	o => ww_r2(24));

-- Location: IOOBUF_X26_Y0_N93
\r2[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(25),
	devoe => ww_devoe,
	o => ww_r2(25));

-- Location: IOOBUF_X26_Y81_N42
\r2[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(26),
	devoe => ww_devoe,
	o => ww_r2(26));

-- Location: IOOBUF_X50_Y0_N59
\r2[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(27),
	devoe => ww_devoe,
	o => ww_r2(27));

-- Location: IOOBUF_X38_Y0_N36
\r2[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(28),
	devoe => ww_devoe,
	o => ww_r2(28));

-- Location: IOOBUF_X34_Y81_N93
\r2[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(29),
	devoe => ww_devoe,
	o => ww_r2(29));

-- Location: IOOBUF_X18_Y0_N42
\r2[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(30),
	devoe => ww_devoe,
	o => ww_r2(30));

-- Location: IOOBUF_X72_Y0_N53
\r2[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => out2(31),
	devoe => ww_devoe,
	o => ww_r2(31));

-- Location: IOIBUF_X89_Y25_N21
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G10
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X80_Y0_N18
\wdata[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(0),
	o => \wdata[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N35
\rst~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: IOIBUF_X56_Y0_N18
\wadd[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wadd(0),
	o => \wadd[0]~input_o\);

-- Location: IOIBUF_X28_Y0_N18
\wadd[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wadd(1),
	o => \wadd[1]~input_o\);

-- Location: IOIBUF_X16_Y81_N52
\wren~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wren,
	o => \wren~input_o\);

-- Location: IOIBUF_X26_Y81_N75
\wadd[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wadd(4),
	o => \wadd[4]~input_o\);

-- Location: IOIBUF_X88_Y0_N19
\wadd[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wadd(2),
	o => \wadd[2]~input_o\);

-- Location: IOIBUF_X28_Y81_N52
\wadd[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wadd(3),
	o => \wadd[3]~input_o\);

-- Location: LABCELL_X27_Y9_N48
\Mux568~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~8_combout\ = (\wren~input_o\ & (!\wadd[4]~input_o\ & (!\wadd[2]~input_o\ & \wadd[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wren~input_o\,
	datab => \ALT_INV_wadd[4]~input_o\,
	datac => \ALT_INV_wadd[2]~input_o\,
	datad => \ALT_INV_wadd[3]~input_o\,
	combout => \Mux568~8_combout\);

-- Location: LABCELL_X27_Y8_N48
\regs[9][28]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][28]~24_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (\wadd[0]~input_o\ & (!\wadd[1]~input_o\ & \Mux568~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_Mux568~8_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[9][28]~24_combout\);

-- Location: FF_X30_Y7_N2
\regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][0]~q\);

-- Location: IOIBUF_X26_Y0_N75
\radd1[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_radd1(0),
	o => \radd1[0]~input_o\);

-- Location: LABCELL_X27_Y8_N3
\regs[8][1]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][1]~23_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (!\wadd[0]~input_o\ & (!\wadd[1]~input_o\ & \Mux568~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datac => \ALT_INV_wadd[1]~input_o\,
	datad => \ALT_INV_Mux568~8_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[8][1]~23_combout\);

-- Location: FF_X30_Y7_N59
\regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][0]~q\);

-- Location: IOIBUF_X16_Y0_N18
\radd1[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_radd1(1),
	o => \radd1[1]~input_o\);

-- Location: LABCELL_X27_Y8_N0
\regs[10][1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[10][1]~25_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (!\wadd[0]~input_o\ & (\wadd[1]~input_o\ & \Mux568~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_Mux568~8_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[10][1]~25_combout\);

-- Location: FF_X28_Y7_N56
\regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][0]~q\);

-- Location: LABCELL_X27_Y7_N30
\regs[11][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[11][0]~feeder_combout\ = ( \wdata[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[0]~input_o\,
	combout => \regs[11][0]~feeder_combout\);

-- Location: LABCELL_X27_Y8_N24
\regs[11][20]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[11][20]~26_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (\wadd[0]~input_o\ & (\wadd[1]~input_o\ & \Mux568~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_Mux568~8_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[11][20]~26_combout\);

-- Location: FF_X27_Y7_N32
\regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[11][0]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][0]~q\);

-- Location: LABCELL_X30_Y7_N39
\Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~7_combout\ = ( \regs[10][0]~q\ & ( \regs[11][0]~q\ & ( ((!\radd1[0]~input_o\ & ((\regs[8][0]~q\))) # (\radd1[0]~input_o\ & (\regs[9][0]~q\))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[10][0]~q\ & ( \regs[11][0]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((\regs[8][0]~q\ & !\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\regs[9][0]~q\))) ) ) ) # ( \regs[10][0]~q\ & ( !\regs[11][0]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\regs[8][0]~q\)))) # (\radd1[0]~input_o\ & 
-- (\regs[9][0]~q\ & ((!\radd1[1]~input_o\)))) ) ) ) # ( !\regs[10][0]~q\ & ( !\regs[11][0]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[8][0]~q\))) # (\radd1[0]~input_o\ & (\regs[9][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[9][0]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[8][0]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[10][0]~q\,
	dataf => \ALT_INV_regs[11][0]~q\,
	combout => \Mux31~7_combout\);

-- Location: LABCELL_X35_Y7_N42
\regs[13][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][0]~feeder_combout\ = ( \wdata[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[0]~input_o\,
	combout => \regs[13][0]~feeder_combout\);

-- Location: LABCELL_X27_Y9_N6
\Mux568~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~10_combout\ = ( !\wadd[4]~input_o\ & ( (\wadd[2]~input_o\ & (\wadd[3]~input_o\ & \wren~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[2]~input_o\,
	datab => \ALT_INV_wadd[3]~input_o\,
	datac => \ALT_INV_wren~input_o\,
	dataf => \ALT_INV_wadd[4]~input_o\,
	combout => \Mux568~10_combout\);

-- Location: LABCELL_X27_Y8_N54
\regs[13][12]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][12]~28_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (\wadd[0]~input_o\ & (!\wadd[1]~input_o\ & \Mux568~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_Mux568~10_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[13][12]~28_combout\);

-- Location: FF_X35_Y7_N44
\regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][0]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][0]~q\);

-- Location: LABCELL_X27_Y8_N57
\regs[15][26]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[15][26]~30_combout\ = ( \Mux568~10_combout\ & ( ((\wadd[0]~input_o\ & \wadd[1]~input_o\)) # (\rst~input_o\) ) ) # ( !\Mux568~10_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_rst~input_o\,
	dataf => \ALT_INV_Mux568~10_combout\,
	combout => \regs[15][26]~30_combout\);

-- Location: FF_X30_Y8_N11
\regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][0]~q\);

-- Location: LABCELL_X27_Y8_N39
\regs[14][26]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[14][26]~29_combout\ = ((!\wadd[0]~input_o\ & (\wadd[1]~input_o\ & \Mux568~10_combout\))) # (\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111011001100110011101100110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_rst~input_o\,
	datac => \ALT_INV_wadd[1]~input_o\,
	datad => \ALT_INV_Mux568~10_combout\,
	combout => \regs[14][26]~29_combout\);

-- Location: FF_X30_Y8_N32
\regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][0]~q\);

-- Location: LABCELL_X35_Y7_N36
\regs[12][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][0]~feeder_combout\ = ( \wdata[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[0]~input_o\,
	combout => \regs[12][0]~feeder_combout\);

-- Location: LABCELL_X27_Y9_N18
\Mux568~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~9_combout\ = ( !\wadd[4]~input_o\ & ( (\wadd[3]~input_o\ & \wren~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_wadd[3]~input_o\,
	datac => \ALT_INV_wren~input_o\,
	dataf => \ALT_INV_wadd[4]~input_o\,
	combout => \Mux568~9_combout\);

-- Location: LABCELL_X27_Y8_N21
\regs[12][30]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][30]~27_combout\ = ( \wadd[0]~input_o\ & ( \rst~input_o\ ) ) # ( !\wadd[0]~input_o\ & ( ((!\wadd[1]~input_o\ & (\Mux568~9_combout\ & \wadd[2]~input_o\))) # (\rst~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011101010101010101110101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_Mux568~9_combout\,
	datad => \ALT_INV_wadd[2]~input_o\,
	dataf => \ALT_INV_wadd[0]~input_o\,
	combout => \regs[12][30]~27_combout\);

-- Location: FF_X35_Y7_N38
\regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][0]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][0]~q\);

-- Location: LABCELL_X31_Y7_N45
\Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~8_combout\ = ( \regs[14][0]~q\ & ( \regs[12][0]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\regs[13][0]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][0]~q\)))) ) ) ) # ( !\regs[14][0]~q\ & ( \regs[12][0]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][0]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][0]~q\))))) ) ) ) # ( \regs[14][0]~q\ & ( !\regs[12][0]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][0]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][0]~q\))))) ) ) ) # ( !\regs[14][0]~q\ & ( !\regs[12][0]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][0]~q\)) # (\radd1[1]~input_o\ & 
-- ((\regs[15][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[13][0]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[15][0]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[14][0]~q\,
	dataf => \ALT_INV_regs[12][0]~q\,
	combout => \Mux31~8_combout\);

-- Location: IOIBUF_X66_Y0_N75
\radd1[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_radd1(4),
	o => \radd1[4]~input_o\);

-- Location: IOIBUF_X36_Y0_N52
\radd1[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_radd1(3),
	o => \radd1[3]~input_o\);

-- Location: IOIBUF_X30_Y0_N52
\radd1[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_radd1(2),
	o => \radd1[2]~input_o\);

-- Location: LABCELL_X23_Y6_N27
\out1[30]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \out1[30]~2_combout\ = ( \radd1[3]~input_o\ & ( \radd1[2]~input_o\ & ( !\radd1[4]~input_o\ ) ) ) # ( !\radd1[3]~input_o\ & ( \radd1[2]~input_o\ & ( !\radd1[4]~input_o\ ) ) ) # ( !\radd1[3]~input_o\ & ( !\radd1[2]~input_o\ & ( !\radd1[4]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_radd1[4]~input_o\,
	datae => \ALT_INV_radd1[3]~input_o\,
	dataf => \ALT_INV_radd1[2]~input_o\,
	combout => \out1[30]~2_combout\);

-- Location: MLABCELL_X21_Y4_N36
\out1[30]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \out1[30]~3_combout\ = ( \radd1[3]~input_o\ & ( !\radd1[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_radd1[4]~input_o\,
	dataf => \ALT_INV_radd1[3]~input_o\,
	combout => \out1[30]~3_combout\);

-- Location: MLABCELL_X21_Y5_N42
\out1[30]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \out1[30]~0_combout\ = ( \radd1[0]~input_o\ & ( !\radd1[2]~input_o\ ) ) # ( !\radd1[0]~input_o\ & ( (!\radd1[2]~input_o\ & !\radd1[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011001100110011001100000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_radd1[0]~input_o\,
	combout => \out1[30]~0_combout\);

-- Location: LABCELL_X17_Y4_N12
\out1[30]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \out1[30]~1_combout\ = ( !\radd1[2]~input_o\ & ( \radd1[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_radd1[2]~input_o\,
	combout => \out1[30]~1_combout\);

-- Location: LABCELL_X27_Y9_N9
\Mux568~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~7_combout\ = ( !\wadd[4]~input_o\ & ( (!\wadd[2]~input_o\ & (!\wadd[3]~input_o\ & \wren~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[2]~input_o\,
	datac => \ALT_INV_wadd[3]~input_o\,
	datad => \ALT_INV_wren~input_o\,
	dataf => \ALT_INV_wadd[4]~input_o\,
	combout => \Mux568~7_combout\);

-- Location: LABCELL_X27_Y8_N18
\regs[3][1]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[3][1]~22_combout\ = ( \Mux568~7_combout\ & ( ((\wadd[0]~input_o\ & \wadd[1]~input_o\)) # (\rst~input_o\) ) ) # ( !\Mux568~7_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~input_o\,
	datac => \ALT_INV_wadd[0]~input_o\,
	datad => \ALT_INV_wadd[1]~input_o\,
	dataf => \ALT_INV_Mux568~7_combout\,
	combout => \regs[3][1]~22_combout\);

-- Location: FF_X28_Y7_N11
\regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][0]~q\);

-- Location: LABCELL_X27_Y8_N15
\regs[2][26]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][26]~21_combout\ = ( \Mux568~7_combout\ & ( ((!\wadd[0]~input_o\ & \wadd[1]~input_o\)) # (\rst~input_o\) ) ) # ( !\Mux568~7_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_rst~input_o\,
	dataf => \ALT_INV_Mux568~7_combout\,
	combout => \regs[2][26]~21_combout\);

-- Location: FF_X25_Y7_N16
\regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][0]~q\);

-- Location: LABCELL_X27_Y8_N12
\regs[1][4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[1][4]~20_combout\ = ( \Mux568~7_combout\ & ( ((\wadd[0]~input_o\ & !\wadd[1]~input_o\)) # (\rst~input_o\) ) ) # ( !\Mux568~7_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_rst~input_o\,
	dataf => \ALT_INV_Mux568~7_combout\,
	combout => \regs[1][4]~20_combout\);

-- Location: FF_X29_Y7_N38
\regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][0]~q\);

-- Location: LABCELL_X27_Y9_N33
\Mux568~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~6_combout\ = ( \wren~input_o\ & ( (\wadd[2]~input_o\ & (!\wadd[3]~input_o\ & !\wadd[4]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[2]~input_o\,
	datab => \ALT_INV_wadd[3]~input_o\,
	datac => \ALT_INV_wadd[4]~input_o\,
	dataf => \ALT_INV_wren~input_o\,
	combout => \Mux568~6_combout\);

-- Location: LABCELL_X27_Y8_N30
\regs[4][19]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[4][19]~16_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (!\wadd[0]~input_o\ & (!\wadd[1]~input_o\ & \Mux568~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datac => \ALT_INV_wadd[1]~input_o\,
	datad => \ALT_INV_Mux568~6_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[4][19]~16_combout\);

-- Location: FF_X28_Y7_N14
\regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][0]~q\);

-- Location: LABCELL_X27_Y8_N33
\regs[7][30]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][30]~19_combout\ = ((\wadd[0]~input_o\ & (\wadd[1]~input_o\ & \Mux568~6_combout\))) # (\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000011110001111100001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_rst~input_o\,
	datad => \ALT_INV_Mux568~6_combout\,
	combout => \regs[7][30]~19_combout\);

-- Location: FF_X29_Y7_N17
\regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][0]~q\);

-- Location: LABCELL_X27_Y8_N51
\regs[5][5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][5]~17_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (\wadd[0]~input_o\ & (!\wadd[1]~input_o\ & \Mux568~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_Mux568~6_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[5][5]~17_combout\);

-- Location: FF_X29_Y7_N8
\regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][0]~q\);

-- Location: LABCELL_X24_Y7_N6
\regs[6][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][0]~feeder_combout\ = ( \wdata[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[0]~input_o\,
	combout => \regs[6][0]~feeder_combout\);

-- Location: LABCELL_X27_Y8_N6
\regs[6][23]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][23]~18_combout\ = ( \Mux568~6_combout\ & ( \rst~input_o\ ) ) # ( !\Mux568~6_combout\ & ( \rst~input_o\ ) ) # ( \Mux568~6_combout\ & ( !\rst~input_o\ & ( (\wadd[1]~input_o\ & !\wadd[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_wadd[0]~input_o\,
	datae => \ALT_INV_Mux568~6_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[6][23]~18_combout\);

-- Location: FF_X24_Y7_N8
\regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][0]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][0]~q\);

-- Location: MLABCELL_X28_Y7_N6
\Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~5_combout\ = ( \regs[5][0]~q\ & ( \regs[6][0]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[4][0]~q\))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\) # (\regs[7][0]~q\)))) ) ) ) # ( !\regs[5][0]~q\ & ( \regs[6][0]~q\ & ( 
-- (!\radd1[1]~input_o\ & (\regs[4][0]~q\ & ((!\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\) # (\regs[7][0]~q\)))) ) ) ) # ( \regs[5][0]~q\ & ( !\regs[6][0]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[4][0]~q\))) # 
-- (\radd1[1]~input_o\ & (((\regs[7][0]~q\ & \radd1[0]~input_o\)))) ) ) ) # ( !\regs[5][0]~q\ & ( !\regs[6][0]~q\ & ( (!\radd1[1]~input_o\ & (\regs[4][0]~q\ & ((!\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (((\regs[7][0]~q\ & \radd1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[4][0]~q\,
	datac => \ALT_INV_regs[7][0]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[5][0]~q\,
	dataf => \ALT_INV_regs[6][0]~q\,
	combout => \Mux31~5_combout\);

-- Location: MLABCELL_X28_Y7_N39
\Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~6_combout\ = ( \regs[1][0]~q\ & ( \Mux31~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & ((\regs[2][0]~q\))) # (\out1[30]~0_combout\ & (\regs[3][0]~q\))) ) ) ) # ( !\regs[1][0]~q\ & ( \Mux31~5_combout\ & ( (!\out1[30]~0_combout\ 
-- & ((!\out1[30]~1_combout\) # ((\regs[2][0]~q\)))) # (\out1[30]~0_combout\ & (\out1[30]~1_combout\ & (\regs[3][0]~q\))) ) ) ) # ( \regs[1][0]~q\ & ( !\Mux31~5_combout\ & ( (!\out1[30]~0_combout\ & (\out1[30]~1_combout\ & ((\regs[2][0]~q\)))) # 
-- (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\) # ((\regs[3][0]~q\)))) ) ) ) # ( !\regs[1][0]~q\ & ( !\Mux31~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & ((\regs[2][0]~q\))) # (\out1[30]~0_combout\ & (\regs[3][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~0_combout\,
	datab => \ALT_INV_out1[30]~1_combout\,
	datac => \ALT_INV_regs[3][0]~q\,
	datad => \ALT_INV_regs[2][0]~q\,
	datae => \ALT_INV_regs[1][0]~q\,
	dataf => \ALT_INV_Mux31~5_combout\,
	combout => \Mux31~6_combout\);

-- Location: LABCELL_X27_Y9_N51
\Mux568~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~0_combout\ = ( !\wadd[0]~input_o\ & ( (\wren~input_o\ & \wadd[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wren~input_o\,
	datab => \ALT_INV_wadd[4]~input_o\,
	dataf => \ALT_INV_wadd[0]~input_o\,
	combout => \Mux568~0_combout\);

-- Location: LABCELL_X27_Y9_N24
\regs[20][15]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][15]~2_combout\ = ( \Mux568~0_combout\ & ( ((!\wadd[3]~input_o\ & (\wadd[2]~input_o\ & !\wadd[1]~input_o\))) # (\rst~input_o\) ) ) # ( !\Mux568~0_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~input_o\,
	datab => \ALT_INV_wadd[3]~input_o\,
	datac => \ALT_INV_wadd[2]~input_o\,
	datad => \ALT_INV_wadd[1]~input_o\,
	dataf => \ALT_INV_Mux568~0_combout\,
	combout => \regs[20][15]~2_combout\);

-- Location: FF_X33_Y5_N32
\regs[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][0]~q\);

-- Location: LABCELL_X27_Y9_N12
\Mux568~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~1_combout\ = ( \wadd[4]~input_o\ & ( (!\wadd[0]~input_o\ & (\wren~input_o\ & \wadd[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datac => \ALT_INV_wren~input_o\,
	datad => \ALT_INV_wadd[3]~input_o\,
	dataf => \ALT_INV_wadd[4]~input_o\,
	combout => \Mux568~1_combout\);

-- Location: LABCELL_X27_Y9_N54
\regs[24][25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[24][25]~1_combout\ = ( \Mux568~1_combout\ & ( ((!\wadd[2]~input_o\ & !\wadd[1]~input_o\)) # (\rst~input_o\) ) ) # ( !\Mux568~1_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110001111100011111000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[2]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_rst~input_o\,
	dataf => \ALT_INV_Mux568~1_combout\,
	combout => \regs[24][25]~1_combout\);

-- Location: FF_X33_Y5_N2
\regs[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][0]~q\);

-- Location: LABCELL_X27_Y9_N57
\regs[28][22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][22]~3_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (\wadd[2]~input_o\ & (!\wadd[1]~input_o\ & \Mux568~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[2]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_Mux568~1_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[28][22]~3_combout\);

-- Location: FF_X30_Y5_N55
\regs[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][0]~q\);

-- Location: LABCELL_X27_Y9_N21
\regs[16][19]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[16][19]~0_combout\ = ( \Mux568~0_combout\ & ( ((!\wadd[3]~input_o\ & (!\wadd[1]~input_o\ & !\wadd[2]~input_o\))) # (\rst~input_o\) ) ) # ( !\Mux568~0_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111010101010101011101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~input_o\,
	datab => \ALT_INV_wadd[3]~input_o\,
	datac => \ALT_INV_wadd[1]~input_o\,
	datad => \ALT_INV_wadd[2]~input_o\,
	dataf => \ALT_INV_Mux568~0_combout\,
	combout => \regs[16][19]~0_combout\);

-- Location: FF_X33_Y5_N11
\regs[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][0]~q\);

-- Location: LABCELL_X33_Y5_N51
\Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = ( \regs[28][0]~q\ & ( \regs[16][0]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[20][0]~q\))) # (\radd1[3]~input_o\ & (((\regs[24][0]~q\) # (\radd1[2]~input_o\)))) ) ) ) # ( !\regs[28][0]~q\ & ( \regs[16][0]~q\ & ( 
-- (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[20][0]~q\))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\ & \regs[24][0]~q\)))) ) ) ) # ( \regs[28][0]~q\ & ( !\regs[16][0]~q\ & ( (!\radd1[3]~input_o\ & (\regs[20][0]~q\ & (\radd1[2]~input_o\))) 
-- # (\radd1[3]~input_o\ & (((\regs[24][0]~q\) # (\radd1[2]~input_o\)))) ) ) ) # ( !\regs[28][0]~q\ & ( !\regs[16][0]~q\ & ( (!\radd1[3]~input_o\ & (\regs[20][0]~q\ & (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\ & \regs[24][0]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[20][0]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[24][0]~q\,
	datae => \ALT_INV_regs[28][0]~q\,
	dataf => \ALT_INV_regs[16][0]~q\,
	combout => \Mux31~0_combout\);

-- Location: LABCELL_X27_Y9_N42
\Mux568~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~3_combout\ = ( \wadd[4]~input_o\ & ( (!\wadd[2]~input_o\ & (\wadd[3]~input_o\ & \wren~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[2]~input_o\,
	datab => \ALT_INV_wadd[3]~input_o\,
	datac => \ALT_INV_wren~input_o\,
	dataf => \ALT_INV_wadd[4]~input_o\,
	combout => \Mux568~3_combout\);

-- Location: LABCELL_X27_Y9_N36
\regs[25][7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[25][7]~5_combout\ = ( \Mux568~3_combout\ & ( ((!\wadd[1]~input_o\ & \wadd[0]~input_o\)) # (\rst~input_o\) ) ) # ( !\Mux568~3_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011101010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_wadd[0]~input_o\,
	dataf => \ALT_INV_Mux568~3_combout\,
	combout => \regs[25][7]~5_combout\);

-- Location: FF_X34_Y3_N2
\regs[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][0]~q\);

-- Location: LABCELL_X27_Y9_N30
\Mux568~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~5_combout\ = ( \wadd[4]~input_o\ & ( (\wadd[2]~input_o\ & (\wadd[3]~input_o\ & \wren~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[2]~input_o\,
	datab => \ALT_INV_wadd[3]~input_o\,
	datac => \ALT_INV_wren~input_o\,
	dataf => \ALT_INV_wadd[4]~input_o\,
	combout => \Mux568~5_combout\);

-- Location: LABCELL_X27_Y8_N27
\regs[29][14]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][14]~7_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (\wadd[0]~input_o\ & (\Mux568~5_combout\ & !\wadd[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datac => \ALT_INV_Mux568~5_combout\,
	datad => \ALT_INV_wadd[1]~input_o\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[29][14]~7_combout\);

-- Location: FF_X34_Y3_N8
\regs[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][0]~q\);

-- Location: LABCELL_X27_Y9_N15
\Mux568~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~2_combout\ = ( \wadd[4]~input_o\ & ( (\wadd[0]~input_o\ & (\wren~input_o\ & (!\wadd[3]~input_o\ & !\wadd[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wren~input_o\,
	datac => \ALT_INV_wadd[3]~input_o\,
	datad => \ALT_INV_wadd[2]~input_o\,
	dataf => \ALT_INV_wadd[4]~input_o\,
	combout => \Mux568~2_combout\);

-- Location: LABCELL_X30_Y1_N36
\regs[17][7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[17][7]~4_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (\Mux568~2_combout\ & !\wadd[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000111111111111111100110000001100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux568~2_combout\,
	datac => \ALT_INV_wadd[1]~input_o\,
	datae => \ALT_INV_rst~input_o\,
	combout => \regs[17][7]~4_combout\);

-- Location: FF_X34_Y3_N38
\regs[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][0]~q\);

-- Location: LABCELL_X31_Y3_N45
\regs[21][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][0]~feeder_combout\ = ( \wdata[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[0]~input_o\,
	combout => \regs[21][0]~feeder_combout\);

-- Location: LABCELL_X27_Y9_N45
\Mux568~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux568~4_combout\ = ( \wadd[4]~input_o\ & ( (\wadd[2]~input_o\ & (!\wadd[3]~input_o\ & \wren~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[2]~input_o\,
	datac => \ALT_INV_wadd[3]~input_o\,
	datad => \ALT_INV_wren~input_o\,
	dataf => \ALT_INV_wadd[4]~input_o\,
	combout => \Mux568~4_combout\);

-- Location: LABCELL_X27_Y6_N51
\regs[21][15]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][15]~6_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (\wadd[0]~input_o\ & (!\wadd[1]~input_o\ & \Mux568~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_wadd[0]~input_o\,
	datac => \ALT_INV_wadd[1]~input_o\,
	datad => \ALT_INV_Mux568~4_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[21][15]~6_combout\);

-- Location: FF_X31_Y3_N46
\regs[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][0]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][0]~q\);

-- Location: MLABCELL_X34_Y3_N33
\Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = ( \radd1[3]~input_o\ & ( \regs[21][0]~q\ & ( (!\radd1[2]~input_o\ & (\regs[25][0]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][0]~q\))) ) ) ) # ( !\radd1[3]~input_o\ & ( \regs[21][0]~q\ & ( (\regs[17][0]~q\) # (\radd1[2]~input_o\) ) ) ) # 
-- ( \radd1[3]~input_o\ & ( !\regs[21][0]~q\ & ( (!\radd1[2]~input_o\ & (\regs[25][0]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][0]~q\))) ) ) ) # ( !\radd1[3]~input_o\ & ( !\regs[21][0]~q\ & ( (!\radd1[2]~input_o\ & \regs[17][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][0]~q\,
	datab => \ALT_INV_regs[29][0]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[17][0]~q\,
	datae => \ALT_INV_radd1[3]~input_o\,
	dataf => \ALT_INV_regs[21][0]~q\,
	combout => \Mux31~1_combout\);

-- Location: LABCELL_X27_Y8_N45
\regs[31][30]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[31][30]~15_combout\ = ( \Mux568~5_combout\ & ( ((\wadd[0]~input_o\ & \wadd[1]~input_o\)) # (\rst~input_o\) ) ) # ( !\Mux568~5_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000111110001111100001111000011110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[0]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_rst~input_o\,
	datae => \ALT_INV_Mux568~5_combout\,
	combout => \regs[31][30]~15_combout\);

-- Location: FF_X31_Y4_N14
\regs[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][0]~q\);

-- Location: LABCELL_X27_Y9_N39
\regs[27][1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][1]~13_combout\ = ( \wadd[0]~input_o\ & ( ((\wadd[1]~input_o\ & \Mux568~3_combout\)) # (\rst~input_o\) ) ) # ( !\wadd[0]~input_o\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_Mux568~3_combout\,
	dataf => \ALT_INV_wadd[0]~input_o\,
	combout => \regs[27][1]~13_combout\);

-- Location: FF_X31_Y4_N59
\regs[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][0]~q\);

-- Location: LABCELL_X27_Y6_N48
\regs[23][20]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[23][20]~14_combout\ = ( \wadd[1]~input_o\ & ( ((\Mux568~4_combout\ & \wadd[0]~input_o\)) # (\rst~input_o\) ) ) # ( !\wadd[1]~input_o\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux568~4_combout\,
	datab => \ALT_INV_wadd[0]~input_o\,
	datac => \ALT_INV_rst~input_o\,
	dataf => \ALT_INV_wadd[1]~input_o\,
	combout => \regs[23][20]~14_combout\);

-- Location: FF_X31_Y4_N26
\regs[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][0]~q\);

-- Location: LABCELL_X31_Y2_N57
\regs[19][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][0]~feeder_combout\ = \wdata[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[0]~input_o\,
	combout => \regs[19][0]~feeder_combout\);

-- Location: LABCELL_X30_Y1_N18
\regs[19][9]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][9]~12_combout\ = ( \rst~input_o\ & ( \Mux568~2_combout\ ) ) # ( !\rst~input_o\ & ( \Mux568~2_combout\ & ( \wadd[1]~input_o\ ) ) ) # ( \rst~input_o\ & ( !\Mux568~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wadd[1]~input_o\,
	datae => \ALT_INV_rst~input_o\,
	dataf => \ALT_INV_Mux568~2_combout\,
	combout => \regs[19][9]~12_combout\);

-- Location: FF_X31_Y2_N58
\regs[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][0]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][0]~q\);

-- Location: LABCELL_X31_Y4_N15
\Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~3_combout\ = ( \radd1[3]~input_o\ & ( \regs[19][0]~q\ & ( (!\radd1[2]~input_o\ & ((\regs[27][0]~q\))) # (\radd1[2]~input_o\ & (\regs[31][0]~q\)) ) ) ) # ( !\radd1[3]~input_o\ & ( \regs[19][0]~q\ & ( (!\radd1[2]~input_o\) # (\regs[23][0]~q\) ) ) ) # 
-- ( \radd1[3]~input_o\ & ( !\regs[19][0]~q\ & ( (!\radd1[2]~input_o\ & ((\regs[27][0]~q\))) # (\radd1[2]~input_o\ & (\regs[31][0]~q\)) ) ) ) # ( !\radd1[3]~input_o\ & ( !\regs[19][0]~q\ & ( (\radd1[2]~input_o\ & \regs[23][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[31][0]~q\,
	datac => \ALT_INV_regs[27][0]~q\,
	datad => \ALT_INV_regs[23][0]~q\,
	datae => \ALT_INV_radd1[3]~input_o\,
	dataf => \ALT_INV_regs[19][0]~q\,
	combout => \Mux31~3_combout\);

-- Location: LABCELL_X29_Y5_N30
\regs[22][3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[22][3]~10_combout\ = ( \wadd[1]~input_o\ & ( \Mux568~0_combout\ & ( ((!\wadd[3]~input_o\ & \wadd[2]~input_o\)) # (\rst~input_o\) ) ) ) # ( !\wadd[1]~input_o\ & ( \Mux568~0_combout\ & ( \rst~input_o\ ) ) ) # ( \wadd[1]~input_o\ & ( 
-- !\Mux568~0_combout\ & ( \rst~input_o\ ) ) ) # ( !\wadd[1]~input_o\ & ( !\Mux568~0_combout\ & ( \rst~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_wadd[3]~input_o\,
	datac => \ALT_INV_rst~input_o\,
	datad => \ALT_INV_wadd[2]~input_o\,
	datae => \ALT_INV_wadd[1]~input_o\,
	dataf => \ALT_INV_Mux568~0_combout\,
	combout => \regs[22][3]~10_combout\);

-- Location: FF_X29_Y3_N11
\regs[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][0]~q\);

-- Location: LABCELL_X27_Y9_N3
\regs[30][28]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[30][28]~11_combout\ = ( \rst~input_o\ ) # ( !\rst~input_o\ & ( (\wadd[2]~input_o\ & (\wadd[1]~input_o\ & \Mux568~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[2]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_Mux568~1_combout\,
	dataf => \ALT_INV_rst~input_o\,
	combout => \regs[30][28]~11_combout\);

-- Location: FF_X30_Y3_N38
\regs[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[0]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][0]~q\);

-- Location: LABCELL_X29_Y2_N21
\regs[26][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][0]~feeder_combout\ = ( \wdata[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[0]~input_o\,
	combout => \regs[26][0]~feeder_combout\);

-- Location: LABCELL_X27_Y9_N0
\regs[26][29]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][29]~9_combout\ = ( \Mux568~1_combout\ & ( ((!\wadd[2]~input_o\ & \wadd[1]~input_o\)) # (\rst~input_o\) ) ) # ( !\Mux568~1_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wadd[2]~input_o\,
	datab => \ALT_INV_wadd[1]~input_o\,
	datac => \ALT_INV_rst~input_o\,
	dataf => \ALT_INV_Mux568~1_combout\,
	combout => \regs[26][29]~9_combout\);

-- Location: FF_X29_Y2_N23
\regs[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][0]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][0]~q\);

-- Location: LABCELL_X29_Y2_N57
\regs[18][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][0]~feeder_combout\ = ( \wdata[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[0]~input_o\,
	combout => \regs[18][0]~feeder_combout\);

-- Location: LABCELL_X27_Y9_N27
\regs[18][18]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][18]~8_combout\ = ( \Mux568~0_combout\ & ( ((!\wadd[3]~input_o\ & (\wadd[1]~input_o\ & !\wadd[2]~input_o\))) # (\rst~input_o\) ) ) # ( !\Mux568~0_combout\ & ( \rst~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011101010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~input_o\,
	datab => \ALT_INV_wadd[3]~input_o\,
	datac => \ALT_INV_wadd[1]~input_o\,
	datad => \ALT_INV_wadd[2]~input_o\,
	dataf => \ALT_INV_Mux568~0_combout\,
	combout => \regs[18][18]~8_combout\);

-- Location: FF_X29_Y2_N58
\regs[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][0]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][0]~q\);

-- Location: LABCELL_X29_Y3_N39
\Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~2_combout\ = ( \regs[26][0]~q\ & ( \regs[18][0]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[22][0]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][0]~q\)))) ) ) ) # ( !\regs[26][0]~q\ & ( \regs[18][0]~q\ & ( (!\radd1[3]~input_o\ & 
-- ((!\radd1[2]~input_o\) # ((\regs[22][0]~q\)))) # (\radd1[3]~input_o\ & (\radd1[2]~input_o\ & ((\regs[30][0]~q\)))) ) ) ) # ( \regs[26][0]~q\ & ( !\regs[18][0]~q\ & ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[22][0]~q\))) # (\radd1[3]~input_o\ & 
-- ((!\radd1[2]~input_o\) # ((\regs[30][0]~q\)))) ) ) ) # ( !\regs[26][0]~q\ & ( !\regs[18][0]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][0]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[22][0]~q\,
	datad => \ALT_INV_regs[30][0]~q\,
	datae => \ALT_INV_regs[26][0]~q\,
	dataf => \ALT_INV_regs[18][0]~q\,
	combout => \Mux31~2_combout\);

-- Location: LABCELL_X33_Y7_N24
\Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~4_combout\ = ( \Mux31~3_combout\ & ( \Mux31~2_combout\ & ( ((!\radd1[0]~input_o\ & (\Mux31~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux31~1_combout\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\Mux31~3_combout\ & ( \Mux31~2_combout\ & ( 
-- (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\Mux31~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux31~1_combout\))))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) ) ) ) # ( \Mux31~3_combout\ & ( !\Mux31~2_combout\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & (\Mux31~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux31~1_combout\))))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) ) ) ) # ( !\Mux31~3_combout\ & ( !\Mux31~2_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- (\Mux31~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux31~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_Mux31~0_combout\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_Mux31~1_combout\,
	datae => \ALT_INV_Mux31~3_combout\,
	dataf => \ALT_INV_Mux31~2_combout\,
	combout => \Mux31~4_combout\);

-- Location: LABCELL_X33_Y7_N48
\Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~9_combout\ = ( \Mux31~6_combout\ & ( \Mux31~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & (\Mux31~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux31~8_combout\)))) ) ) ) # ( !\Mux31~6_combout\ & ( \Mux31~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux31~7_combout\))) # (\out1[30]~2_combout\ & (((\Mux31~8_combout\ & \out1[30]~3_combout\)))) ) ) ) # ( \Mux31~6_combout\ & ( !\Mux31~4_combout\ & ( (!\out1[30]~2_combout\ & (\Mux31~7_combout\ & 
-- ((\out1[30]~3_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux31~8_combout\)))) ) ) ) # ( !\Mux31~6_combout\ & ( !\Mux31~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux31~7_combout\)) # (\out1[30]~2_combout\ 
-- & ((\Mux31~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~7_combout\,
	datab => \ALT_INV_Mux31~8_combout\,
	datac => \ALT_INV_out1[30]~2_combout\,
	datad => \ALT_INV_out1[30]~3_combout\,
	datae => \ALT_INV_Mux31~6_combout\,
	dataf => \ALT_INV_Mux31~4_combout\,
	combout => \Mux31~9_combout\);

-- Location: LABCELL_X23_Y6_N18
\out1[30]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \out1[30]~4_combout\ = ( !\radd1[4]~input_o\ & ( (!\radd1[2]~input_o\ & (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & !\radd1[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_radd1[4]~input_o\,
	combout => \out1[30]~4_combout\);

-- Location: FF_X33_Y7_N49
\out1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux31~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(0));

-- Location: IOIBUF_X18_Y0_N58
\wdata[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(1),
	o => \wdata[1]~input_o\);

-- Location: FF_X27_Y1_N2
\regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][1]~q\);

-- Location: FF_X27_Y1_N28
\regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][1]~q\);

-- Location: FF_X27_Y1_N38
\regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][1]~q\);

-- Location: FF_X33_Y1_N25
\regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][1]~q\);

-- Location: LABCELL_X27_Y1_N39
\Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~8_combout\ = ( \radd1[1]~input_o\ & ( \regs[13][1]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[14][1]~q\))) # (\radd1[0]~input_o\ & (\regs[15][1]~q\)) ) ) ) # ( !\radd1[1]~input_o\ & ( \regs[13][1]~q\ & ( (\regs[12][1]~q\) # (\radd1[0]~input_o\) ) ) ) # 
-- ( \radd1[1]~input_o\ & ( !\regs[13][1]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[14][1]~q\))) # (\radd1[0]~input_o\ & (\regs[15][1]~q\)) ) ) ) # ( !\radd1[1]~input_o\ & ( !\regs[13][1]~q\ & ( (!\radd1[0]~input_o\ & \regs[12][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][1]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[12][1]~q\,
	datad => \ALT_INV_regs[14][1]~q\,
	datae => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_regs[13][1]~q\,
	combout => \Mux30~8_combout\);

-- Location: MLABCELL_X21_Y5_N51
\regs[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][1]~feeder_combout\ = ( \wdata[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[1]~input_o\,
	combout => \regs[2][1]~feeder_combout\);

-- Location: FF_X21_Y5_N52
\regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][1]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][1]~q\);

-- Location: FF_X24_Y5_N8
\regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][1]~q\);

-- Location: FF_X23_Y5_N26
\regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][1]~q\);

-- Location: FF_X24_Y5_N37
\regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][1]~q\);

-- Location: FF_X23_Y5_N38
\regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][1]~q\);

-- Location: FF_X23_Y5_N2
\regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][1]~q\);

-- Location: FF_X21_Y5_N43
\regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][1]~q\);

-- Location: LABCELL_X24_Y5_N15
\Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~5_combout\ = ( \regs[4][1]~q\ & ( \regs[6][1]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & ((\regs[5][1]~q\))) # (\radd1[1]~input_o\ & (\regs[7][1]~q\))) ) ) ) # ( !\regs[4][1]~q\ & ( \regs[6][1]~q\ & ( (!\radd1[0]~input_o\ & 
-- (\radd1[1]~input_o\)) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[5][1]~q\))) # (\radd1[1]~input_o\ & (\regs[7][1]~q\)))) ) ) ) # ( \regs[4][1]~q\ & ( !\regs[6][1]~q\ & ( (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\)) # (\radd1[0]~input_o\ & 
-- ((!\radd1[1]~input_o\ & ((\regs[5][1]~q\))) # (\radd1[1]~input_o\ & (\regs[7][1]~q\)))) ) ) ) # ( !\regs[4][1]~q\ & ( !\regs[6][1]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[5][1]~q\))) # (\radd1[1]~input_o\ & (\regs[7][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[7][1]~q\,
	datad => \ALT_INV_regs[5][1]~q\,
	datae => \ALT_INV_regs[4][1]~q\,
	dataf => \ALT_INV_regs[6][1]~q\,
	combout => \Mux30~5_combout\);

-- Location: LABCELL_X24_Y5_N9
\Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~6_combout\ = ( \regs[1][1]~q\ & ( \Mux30~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][1]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][1]~q\)))) ) ) ) # ( !\regs[1][1]~q\ & ( \Mux30~5_combout\ & ( (!\out1[30]~0_combout\ 
-- & (((!\out1[30]~1_combout\)) # (\regs[2][1]~q\))) # (\out1[30]~0_combout\ & (((\regs[3][1]~q\ & \out1[30]~1_combout\)))) ) ) ) # ( \regs[1][1]~q\ & ( !\Mux30~5_combout\ & ( (!\out1[30]~0_combout\ & (\regs[2][1]~q\ & ((\out1[30]~1_combout\)))) # 
-- (\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[3][1]~q\)))) ) ) ) # ( !\regs[1][1]~q\ & ( !\Mux30~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][1]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][1]~q\,
	datab => \ALT_INV_regs[3][1]~q\,
	datac => \ALT_INV_out1[30]~0_combout\,
	datad => \ALT_INV_out1[30]~1_combout\,
	datae => \ALT_INV_regs[1][1]~q\,
	dataf => \ALT_INV_Mux30~5_combout\,
	combout => \Mux30~6_combout\);

-- Location: FF_X22_Y6_N17
\regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][1]~q\);

-- Location: FF_X25_Y6_N20
\regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][1]~q\);

-- Location: FF_X25_Y6_N29
\regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][1]~q\);

-- Location: FF_X18_Y6_N52
\regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][1]~q\);

-- Location: MLABCELL_X25_Y6_N24
\Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~7_combout\ = ( \regs[10][1]~q\ & ( \regs[9][1]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\regs[8][1]~q\))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\) # (\regs[11][1]~q\)))) ) ) ) # ( !\regs[10][1]~q\ & ( \regs[9][1]~q\ & ( 
-- (!\radd1[0]~input_o\ & (\regs[8][1]~q\ & (!\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\) # (\regs[11][1]~q\)))) ) ) ) # ( \regs[10][1]~q\ & ( !\regs[9][1]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\regs[8][1]~q\))) # 
-- (\radd1[0]~input_o\ & (((\radd1[1]~input_o\ & \regs[11][1]~q\)))) ) ) ) # ( !\regs[10][1]~q\ & ( !\regs[9][1]~q\ & ( (!\radd1[0]~input_o\ & (\regs[8][1]~q\ & (!\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\ & \regs[11][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[8][1]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[11][1]~q\,
	datae => \ALT_INV_regs[10][1]~q\,
	dataf => \ALT_INV_regs[9][1]~q\,
	combout => \Mux30~7_combout\);

-- Location: FF_X29_Y4_N17
\regs[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][1]~q\);

-- Location: LABCELL_X31_Y4_N57
\regs[27][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][1]~feeder_combout\ = ( \wdata[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[1]~input_o\,
	combout => \regs[27][1]~feeder_combout\);

-- Location: FF_X31_Y4_N58
\regs[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][1]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][1]~q\);

-- Location: FF_X28_Y4_N26
\regs[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][1]~q\);

-- Location: FF_X31_Y2_N4
\regs[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][1]~q\);

-- Location: LABCELL_X29_Y4_N9
\Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~3_combout\ = ( \regs[31][1]~q\ & ( \regs[19][1]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[27][1]~q\)))) # (\radd1[2]~input_o\ & (((\regs[23][1]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[31][1]~q\ & ( \regs[19][1]~q\ & ( 
-- (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[27][1]~q\)))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[23][1]~q\))) ) ) ) # ( \regs[31][1]~q\ & ( !\regs[19][1]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & ((\regs[27][1]~q\)))) 
-- # (\radd1[2]~input_o\ & (((\regs[23][1]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[31][1]~q\ & ( !\regs[19][1]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & ((\regs[27][1]~q\)))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[23][1]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[23][1]~q\,
	datad => \ALT_INV_regs[27][1]~q\,
	datae => \ALT_INV_regs[31][1]~q\,
	dataf => \ALT_INV_regs[19][1]~q\,
	combout => \Mux30~3_combout\);

-- Location: LABCELL_X29_Y3_N48
\regs[30][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[30][1]~feeder_combout\ = ( \wdata[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[1]~input_o\,
	combout => \regs[30][1]~feeder_combout\);

-- Location: FF_X29_Y3_N50
\regs[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[30][1]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][1]~q\);

-- Location: FF_X29_Y3_N14
\regs[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][1]~q\);

-- Location: FF_X29_Y2_N20
\regs[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][1]~q\);

-- Location: FF_X29_Y2_N13
\regs[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][1]~q\);

-- Location: LABCELL_X29_Y3_N54
\Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~2_combout\ = ( \regs[26][1]~q\ & ( \regs[18][1]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[22][1]~q\))) # (\radd1[3]~input_o\ & (\regs[30][1]~q\))) ) ) ) # ( !\regs[26][1]~q\ & ( \regs[18][1]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((!\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][1]~q\))) # (\radd1[3]~input_o\ & (\regs[30][1]~q\)))) ) ) ) # ( \regs[26][1]~q\ & ( !\regs[18][1]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][1]~q\))) # (\radd1[3]~input_o\ & (\regs[30][1]~q\)))) ) ) ) # ( !\regs[26][1]~q\ & ( !\regs[18][1]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][1]~q\))) # (\radd1[3]~input_o\ & 
-- (\regs[30][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][1]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[22][1]~q\,
	datae => \ALT_INV_regs[26][1]~q\,
	dataf => \ALT_INV_regs[18][1]~q\,
	combout => \Mux30~2_combout\);

-- Location: MLABCELL_X28_Y2_N21
\regs[25][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[25][1]~feeder_combout\ = ( \wdata[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[1]~input_o\,
	combout => \regs[25][1]~feeder_combout\);

-- Location: FF_X28_Y2_N23
\regs[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[25][1]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][1]~q\);

-- Location: MLABCELL_X28_Y2_N36
\regs[17][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[17][1]~feeder_combout\ = ( \wdata[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[1]~input_o\,
	combout => \regs[17][1]~feeder_combout\);

-- Location: FF_X28_Y2_N38
\regs[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[17][1]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][1]~q\);

-- Location: FF_X31_Y3_N52
\regs[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][1]~q\);

-- Location: FF_X34_Y3_N10
\regs[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][1]~q\);

-- Location: MLABCELL_X28_Y2_N33
\Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = ( \regs[21][1]~q\ & ( \regs[29][1]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[17][1]~q\))) # (\radd1[3]~input_o\ & (\regs[25][1]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[21][1]~q\ & ( \regs[29][1]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & ((\regs[17][1]~q\))) # (\radd1[3]~input_o\ & (\regs[25][1]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( \regs[21][1]~q\ & ( !\regs[29][1]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- ((\regs[17][1]~q\))) # (\radd1[3]~input_o\ & (\regs[25][1]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( !\regs[21][1]~q\ & ( !\regs[29][1]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[17][1]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[25][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][1]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[17][1]~q\,
	datae => \ALT_INV_regs[21][1]~q\,
	dataf => \ALT_INV_regs[29][1]~q\,
	combout => \Mux30~1_combout\);

-- Location: FF_X27_Y3_N8
\regs[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][1]~q\);

-- Location: FF_X29_Y1_N28
\regs[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][1]~q\);

-- Location: FF_X27_Y3_N2
\regs[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][1]~q\);

-- Location: FF_X24_Y4_N19
\regs[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[1]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][1]~q\);

-- Location: LABCELL_X27_Y3_N3
\Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = ( \regs[16][1]~q\ & ( \regs[20][1]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[24][1]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][1]~q\)))) ) ) ) # ( !\regs[16][1]~q\ & ( \regs[20][1]~q\ & ( (!\radd1[3]~input_o\ & 
-- (\radd1[2]~input_o\)) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][1]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][1]~q\))))) ) ) ) # ( \regs[16][1]~q\ & ( !\regs[20][1]~q\ & ( (!\radd1[3]~input_o\ & (!\radd1[2]~input_o\)) # (\radd1[3]~input_o\ 
-- & ((!\radd1[2]~input_o\ & (\regs[24][1]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][1]~q\))))) ) ) ) # ( !\regs[16][1]~q\ & ( !\regs[20][1]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][1]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][1]~q\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[24][1]~q\,
	datad => \ALT_INV_regs[28][1]~q\,
	datae => \ALT_INV_regs[16][1]~q\,
	dataf => \ALT_INV_regs[20][1]~q\,
	combout => \Mux30~0_combout\);

-- Location: MLABCELL_X28_Y5_N30
\Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~4_combout\ = ( \Mux30~1_combout\ & ( \Mux30~0_combout\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\Mux30~2_combout\))) # (\radd1[0]~input_o\ & (\Mux30~3_combout\))) ) ) ) # ( !\Mux30~1_combout\ & ( \Mux30~0_combout\ & ( 
-- (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\Mux30~2_combout\)))) # (\radd1[0]~input_o\ & (\radd1[1]~input_o\ & (\Mux30~3_combout\))) ) ) ) # ( \Mux30~1_combout\ & ( !\Mux30~0_combout\ & ( (!\radd1[0]~input_o\ & (\radd1[1]~input_o\ & 
-- ((\Mux30~2_combout\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\Mux30~3_combout\)))) ) ) ) # ( !\Mux30~1_combout\ & ( !\Mux30~0_combout\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\Mux30~2_combout\))) # (\radd1[0]~input_o\ & 
-- (\Mux30~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_Mux30~3_combout\,
	datad => \ALT_INV_Mux30~2_combout\,
	datae => \ALT_INV_Mux30~1_combout\,
	dataf => \ALT_INV_Mux30~0_combout\,
	combout => \Mux30~4_combout\);

-- Location: MLABCELL_X28_Y5_N48
\Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~9_combout\ = ( \Mux30~7_combout\ & ( \Mux30~4_combout\ & ( (!\out1[30]~2_combout\) # ((!\out1[30]~3_combout\ & ((\Mux30~6_combout\))) # (\out1[30]~3_combout\ & (\Mux30~8_combout\))) ) ) ) # ( !\Mux30~7_combout\ & ( \Mux30~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (!\out1[30]~3_combout\)) # (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & ((\Mux30~6_combout\))) # (\out1[30]~3_combout\ & (\Mux30~8_combout\)))) ) ) ) # ( \Mux30~7_combout\ & ( !\Mux30~4_combout\ & ( (!\out1[30]~2_combout\ & 
-- (\out1[30]~3_combout\)) # (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & ((\Mux30~6_combout\))) # (\out1[30]~3_combout\ & (\Mux30~8_combout\)))) ) ) ) # ( !\Mux30~7_combout\ & ( !\Mux30~4_combout\ & ( (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & 
-- ((\Mux30~6_combout\))) # (\out1[30]~3_combout\ & (\Mux30~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_out1[30]~3_combout\,
	datac => \ALT_INV_Mux30~8_combout\,
	datad => \ALT_INV_Mux30~6_combout\,
	datae => \ALT_INV_Mux30~7_combout\,
	dataf => \ALT_INV_Mux30~4_combout\,
	combout => \Mux30~9_combout\);

-- Location: FF_X28_Y5_N49
\out1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux30~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(1));

-- Location: IOIBUF_X38_Y0_N52
\wdata[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(2),
	o => \wdata[2]~input_o\);

-- Location: LABCELL_X30_Y7_N45
\regs[9][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][2]~feeder_combout\ = ( \wdata[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[2]~input_o\,
	combout => \regs[9][2]~feeder_combout\);

-- Location: FF_X30_Y7_N47
\regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][2]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][2]~q\);

-- Location: FF_X28_Y7_N38
\regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][2]~q\);

-- Location: LABCELL_X30_Y7_N12
\regs[8][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][2]~feeder_combout\ = ( \wdata[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[2]~input_o\,
	combout => \regs[8][2]~feeder_combout\);

-- Location: FF_X30_Y7_N14
\regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][2]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][2]~q\);

-- Location: FF_X27_Y7_N44
\regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][2]~q\);

-- Location: MLABCELL_X28_Y7_N3
\Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~7_combout\ = ( \regs[8][2]~q\ & ( \regs[11][2]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\regs[9][2]~q\)))) # (\radd1[1]~input_o\ & (((\regs[10][2]~q\)) # (\radd1[0]~input_o\))) ) ) ) # ( !\regs[8][2]~q\ & ( \regs[11][2]~q\ & ( 
-- (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\regs[9][2]~q\))) # (\radd1[1]~input_o\ & (((\regs[10][2]~q\)) # (\radd1[0]~input_o\))) ) ) ) # ( \regs[8][2]~q\ & ( !\regs[11][2]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\regs[9][2]~q\)))) # 
-- (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & ((\regs[10][2]~q\)))) ) ) ) # ( !\regs[8][2]~q\ & ( !\regs[11][2]~q\ & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\regs[9][2]~q\))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & ((\regs[10][2]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[9][2]~q\,
	datad => \ALT_INV_regs[10][2]~q\,
	datae => \ALT_INV_regs[8][2]~q\,
	dataf => \ALT_INV_regs[11][2]~q\,
	combout => \Mux29~7_combout\);

-- Location: FF_X36_Y7_N26
\regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][2]~q\);

-- Location: FF_X35_Y7_N47
\regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][2]~q\);

-- Location: FF_X35_Y7_N20
\regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][2]~q\);

-- Location: FF_X35_Y7_N53
\regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][2]~q\);

-- Location: LABCELL_X36_Y7_N0
\Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~8_combout\ = ( \regs[15][2]~q\ & ( \regs[12][2]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[14][2]~q\))) # (\radd1[0]~input_o\ & (((\regs[13][2]~q\) # (\radd1[1]~input_o\)))) ) ) ) # ( !\regs[15][2]~q\ & ( \regs[12][2]~q\ & ( 
-- (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[14][2]~q\))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\ & \regs[13][2]~q\)))) ) ) ) # ( \regs[15][2]~q\ & ( !\regs[12][2]~q\ & ( (!\radd1[0]~input_o\ & (\regs[14][2]~q\ & (\radd1[1]~input_o\))) 
-- # (\radd1[0]~input_o\ & (((\regs[13][2]~q\) # (\radd1[1]~input_o\)))) ) ) ) # ( !\regs[15][2]~q\ & ( !\regs[12][2]~q\ & ( (!\radd1[0]~input_o\ & (\regs[14][2]~q\ & (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\ & \regs[13][2]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[14][2]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[13][2]~q\,
	datae => \ALT_INV_regs[15][2]~q\,
	dataf => \ALT_INV_regs[12][2]~q\,
	combout => \Mux29~8_combout\);

-- Location: FF_X33_Y5_N20
\regs[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][2]~q\);

-- Location: FF_X33_Y5_N44
\regs[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][2]~q\);

-- Location: LABCELL_X30_Y5_N18
\regs[28][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][2]~feeder_combout\ = ( \wdata[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[2]~input_o\,
	combout => \regs[28][2]~feeder_combout\);

-- Location: FF_X30_Y5_N19
\regs[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][2]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][2]~q\);

-- Location: FF_X33_Y5_N50
\regs[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][2]~q\);

-- Location: MLABCELL_X34_Y5_N15
\Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = ( \regs[28][2]~q\ & ( \regs[24][2]~q\ & ( ((!\radd1[2]~input_o\ & ((\regs[16][2]~q\))) # (\radd1[2]~input_o\ & (\regs[20][2]~q\))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[28][2]~q\ & ( \regs[24][2]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\regs[16][2]~q\)) # (\radd1[3]~input_o\))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[20][2]~q\))) ) ) ) # ( \regs[28][2]~q\ & ( !\regs[24][2]~q\ & ( (!\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & ((\regs[16][2]~q\)))) # (\radd1[2]~input_o\ & 
-- (((\regs[20][2]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[28][2]~q\ & ( !\regs[24][2]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[16][2]~q\))) # (\radd1[2]~input_o\ & (\regs[20][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[20][2]~q\,
	datad => \ALT_INV_regs[16][2]~q\,
	datae => \ALT_INV_regs[28][2]~q\,
	dataf => \ALT_INV_regs[24][2]~q\,
	combout => \Mux29~0_combout\);

-- Location: FF_X34_Y3_N44
\regs[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][2]~q\);

-- Location: FF_X34_Y3_N20
\regs[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][2]~q\);

-- Location: MLABCELL_X34_Y3_N57
\regs[29][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][2]~feeder_combout\ = ( \wdata[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[2]~input_o\,
	combout => \regs[29][2]~feeder_combout\);

-- Location: FF_X34_Y3_N59
\regs[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][2]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][2]~q\);

-- Location: FF_X28_Y3_N13
\regs[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][2]~q\);

-- Location: MLABCELL_X34_Y3_N45
\Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = ( \regs[29][2]~q\ & ( \regs[21][2]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[17][2]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][2]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[29][2]~q\ & ( \regs[21][2]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\regs[17][2]~q\)) # (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[25][2]~q\)))) ) ) ) # ( \regs[29][2]~q\ & ( !\regs[21][2]~q\ & ( (!\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & (\regs[17][2]~q\))) # (\radd1[3]~input_o\ & 
-- (((\regs[25][2]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( !\regs[29][2]~q\ & ( !\regs[21][2]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[17][2]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[17][2]~q\,
	datad => \ALT_INV_regs[25][2]~q\,
	datae => \ALT_INV_regs[29][2]~q\,
	dataf => \ALT_INV_regs[21][2]~q\,
	combout => \Mux29~1_combout\);

-- Location: FF_X34_Y5_N4
\regs[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][2]~q\);

-- Location: FF_X34_Y5_N14
\regs[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][2]~q\);

-- Location: FF_X34_Y5_N56
\regs[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][2]~q\);

-- Location: MLABCELL_X34_Y2_N39
\regs[19][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][2]~feeder_combout\ = ( \wdata[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[2]~input_o\,
	combout => \regs[19][2]~feeder_combout\);

-- Location: FF_X34_Y2_N41
\regs[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][2]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][2]~q\);

-- Location: MLABCELL_X34_Y5_N9
\Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~3_combout\ = ( \regs[23][2]~q\ & ( \regs[19][2]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[27][2]~q\)) # (\radd1[2]~input_o\ & ((\regs[31][2]~q\)))) ) ) ) # ( !\regs[23][2]~q\ & ( \regs[19][2]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((!\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[27][2]~q\)) # (\radd1[2]~input_o\ & ((\regs[31][2]~q\))))) ) ) ) # ( \regs[23][2]~q\ & ( !\regs[19][2]~q\ & ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\)))) # 
-- (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[27][2]~q\)) # (\radd1[2]~input_o\ & ((\regs[31][2]~q\))))) ) ) ) # ( !\regs[23][2]~q\ & ( !\regs[19][2]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[27][2]~q\)) # (\radd1[2]~input_o\ & 
-- ((\regs[31][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[27][2]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[31][2]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[23][2]~q\,
	dataf => \ALT_INV_regs[19][2]~q\,
	combout => \Mux29~3_combout\);

-- Location: LABCELL_X29_Y5_N12
\regs[26][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][2]~feeder_combout\ = ( \wdata[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[2]~input_o\,
	combout => \regs[26][2]~feeder_combout\);

-- Location: FF_X29_Y5_N14
\regs[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][2]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][2]~q\);

-- Location: FF_X30_Y3_N59
\regs[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][2]~q\);

-- Location: FF_X30_Y6_N5
\regs[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][2]~q\);

-- Location: LABCELL_X29_Y3_N6
\regs[22][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[22][2]~feeder_combout\ = ( \wdata[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[2]~input_o\,
	combout => \regs[22][2]~feeder_combout\);

-- Location: FF_X29_Y3_N8
\regs[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[22][2]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][2]~q\);

-- Location: LABCELL_X30_Y3_N15
\Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~2_combout\ = ( \regs[18][2]~q\ & ( \regs[22][2]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[26][2]~q\)) # (\radd1[2]~input_o\ & ((\regs[30][2]~q\)))) ) ) ) # ( !\regs[18][2]~q\ & ( \regs[22][2]~q\ & ( (!\radd1[2]~input_o\ & 
-- (\radd1[3]~input_o\ & (\regs[26][2]~q\))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[30][2]~q\)))) ) ) ) # ( \regs[18][2]~q\ & ( !\regs[22][2]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[26][2]~q\)))) # (\radd1[2]~input_o\ 
-- & (\radd1[3]~input_o\ & ((\regs[30][2]~q\)))) ) ) ) # ( !\regs[18][2]~q\ & ( !\regs[22][2]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[26][2]~q\)) # (\radd1[2]~input_o\ & ((\regs[30][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[26][2]~q\,
	datad => \ALT_INV_regs[30][2]~q\,
	datae => \ALT_INV_regs[18][2]~q\,
	dataf => \ALT_INV_regs[22][2]~q\,
	combout => \Mux29~2_combout\);

-- Location: LABCELL_X33_Y7_N54
\Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~4_combout\ = ( \Mux29~3_combout\ & ( \Mux29~2_combout\ & ( ((!\radd1[0]~input_o\ & (\Mux29~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux29~1_combout\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\Mux29~3_combout\ & ( \Mux29~2_combout\ & ( 
-- (!\radd1[0]~input_o\ & (((\Mux29~0_combout\)) # (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & ((\Mux29~1_combout\)))) ) ) ) # ( \Mux29~3_combout\ & ( !\Mux29~2_combout\ & ( (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & 
-- (\Mux29~0_combout\))) # (\radd1[0]~input_o\ & (((\Mux29~1_combout\)) # (\radd1[1]~input_o\))) ) ) ) # ( !\Mux29~3_combout\ & ( !\Mux29~2_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\Mux29~0_combout\)) # (\radd1[0]~input_o\ & 
-- ((\Mux29~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_Mux29~0_combout\,
	datad => \ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_Mux29~3_combout\,
	dataf => \ALT_INV_Mux29~2_combout\,
	combout => \Mux29~4_combout\);

-- Location: MLABCELL_X25_Y7_N36
\regs[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][2]~feeder_combout\ = \wdata[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[2]~input_o\,
	combout => \regs[2][2]~feeder_combout\);

-- Location: FF_X25_Y7_N37
\regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][2]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][2]~q\);

-- Location: LABCELL_X24_Y7_N42
\regs[3][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[3][2]~feeder_combout\ = ( \wdata[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[2]~input_o\,
	combout => \regs[3][2]~feeder_combout\);

-- Location: FF_X24_Y7_N44
\regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[3][2]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][2]~q\);

-- Location: FF_X29_Y7_N2
\regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][2]~q\);

-- Location: FF_X29_Y7_N32
\regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][2]~q\);

-- Location: FF_X28_Y7_N32
\regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][2]~q\);

-- Location: MLABCELL_X28_Y8_N0
\regs[6][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][2]~feeder_combout\ = ( \wdata[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[2]~input_o\,
	combout => \regs[6][2]~feeder_combout\);

-- Location: FF_X28_Y8_N2
\regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][2]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][2]~q\);

-- Location: FF_X29_Y7_N14
\regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[2]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][2]~q\);

-- Location: MLABCELL_X28_Y7_N33
\Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~5_combout\ = ( \radd1[1]~input_o\ & ( \regs[7][2]~q\ & ( (\regs[6][2]~q\) # (\radd1[0]~input_o\) ) ) ) # ( !\radd1[1]~input_o\ & ( \regs[7][2]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[4][2]~q\))) # (\radd1[0]~input_o\ & (\regs[5][2]~q\)) ) ) ) # ( 
-- \radd1[1]~input_o\ & ( !\regs[7][2]~q\ & ( (!\radd1[0]~input_o\ & \regs[6][2]~q\) ) ) ) # ( !\radd1[1]~input_o\ & ( !\regs[7][2]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[4][2]~q\))) # (\radd1[0]~input_o\ & (\regs[5][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[5][2]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[4][2]~q\,
	datad => \ALT_INV_regs[6][2]~q\,
	datae => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_regs[7][2]~q\,
	combout => \Mux29~5_combout\);

-- Location: LABCELL_X24_Y7_N0
\Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~6_combout\ = ( \regs[1][2]~q\ & ( \Mux29~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][2]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][2]~q\)))) ) ) ) # ( !\regs[1][2]~q\ & ( \Mux29~5_combout\ & ( (!\out1[30]~0_combout\ 
-- & ((!\out1[30]~1_combout\) # ((\regs[2][2]~q\)))) # (\out1[30]~0_combout\ & (\out1[30]~1_combout\ & ((\regs[3][2]~q\)))) ) ) ) # ( \regs[1][2]~q\ & ( !\Mux29~5_combout\ & ( (!\out1[30]~0_combout\ & (\out1[30]~1_combout\ & (\regs[2][2]~q\))) # 
-- (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\) # ((\regs[3][2]~q\)))) ) ) ) # ( !\regs[1][2]~q\ & ( !\Mux29~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][2]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~0_combout\,
	datab => \ALT_INV_out1[30]~1_combout\,
	datac => \ALT_INV_regs[2][2]~q\,
	datad => \ALT_INV_regs[3][2]~q\,
	datae => \ALT_INV_regs[1][2]~q\,
	dataf => \ALT_INV_Mux29~5_combout\,
	combout => \Mux29~6_combout\);

-- Location: LABCELL_X33_Y7_N36
\Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~9_combout\ = ( \Mux29~4_combout\ & ( \Mux29~6_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & (\Mux29~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux29~8_combout\)))) ) ) ) # ( !\Mux29~4_combout\ & ( \Mux29~6_combout\ & ( 
-- (!\out1[30]~3_combout\ & (((\out1[30]~2_combout\)))) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux29~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux29~8_combout\))))) ) ) ) # ( \Mux29~4_combout\ & ( !\Mux29~6_combout\ & ( (!\out1[30]~3_combout\ 
-- & (((!\out1[30]~2_combout\)))) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux29~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux29~8_combout\))))) ) ) ) # ( !\Mux29~4_combout\ & ( !\Mux29~6_combout\ & ( (\out1[30]~3_combout\ & 
-- ((!\out1[30]~2_combout\ & (\Mux29~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux29~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux29~7_combout\,
	datab => \ALT_INV_out1[30]~3_combout\,
	datac => \ALT_INV_Mux29~8_combout\,
	datad => \ALT_INV_out1[30]~2_combout\,
	datae => \ALT_INV_Mux29~4_combout\,
	dataf => \ALT_INV_Mux29~6_combout\,
	combout => \Mux29~9_combout\);

-- Location: FF_X33_Y7_N37
\out1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux29~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(2));

-- Location: IOIBUF_X30_Y0_N1
\wdata[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(3),
	o => \wdata[3]~input_o\);

-- Location: FF_X31_Y7_N41
\regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][3]~q\);

-- Location: FF_X31_Y7_N17
\regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][3]~q\);

-- Location: FF_X31_Y7_N5
\regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][3]~q\);

-- Location: FF_X30_Y7_N35
\regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][3]~q\);

-- Location: LABCELL_X31_Y7_N36
\Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~7_combout\ = ( \regs[9][3]~q\ & ( \regs[8][3]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & (\regs[10][3]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][3]~q\)))) ) ) ) # ( !\regs[9][3]~q\ & ( \regs[8][3]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((!\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][3]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][3]~q\))))) ) ) ) # ( \regs[9][3]~q\ & ( !\regs[8][3]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) # 
-- (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][3]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][3]~q\))))) ) ) ) # ( !\regs[9][3]~q\ & ( !\regs[8][3]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][3]~q\)) # (\radd1[0]~input_o\ & 
-- ((\regs[11][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[10][3]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[11][3]~q\,
	datae => \ALT_INV_regs[9][3]~q\,
	dataf => \ALT_INV_regs[8][3]~q\,
	combout => \Mux28~7_combout\);

-- Location: LABCELL_X33_Y8_N36
\regs[15][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[15][3]~feeder_combout\ = ( \wdata[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[15][3]~feeder_combout\);

-- Location: FF_X33_Y8_N38
\regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[15][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][3]~q\);

-- Location: LABCELL_X33_Y8_N42
\regs[14][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[14][3]~feeder_combout\ = ( \wdata[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[14][3]~feeder_combout\);

-- Location: FF_X33_Y8_N44
\regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[14][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][3]~q\);

-- Location: MLABCELL_X34_Y8_N12
\regs[13][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][3]~feeder_combout\ = ( \wdata[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[13][3]~feeder_combout\);

-- Location: FF_X34_Y8_N13
\regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][3]~q\);

-- Location: LABCELL_X33_Y8_N12
\regs[12][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][3]~feeder_combout\ = ( \wdata[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[12][3]~feeder_combout\);

-- Location: FF_X33_Y8_N13
\regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][3]~q\);

-- Location: LABCELL_X33_Y8_N24
\Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~8_combout\ = ( \regs[13][3]~q\ & ( \regs[12][3]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\regs[14][3]~q\))) # (\radd1[0]~input_o\ & (\regs[15][3]~q\))) ) ) ) # ( !\regs[13][3]~q\ & ( \regs[12][3]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\) # (\regs[14][3]~q\)))) # (\radd1[0]~input_o\ & (\regs[15][3]~q\ & (\radd1[1]~input_o\))) ) ) ) # ( \regs[13][3]~q\ & ( !\regs[12][3]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\ & \regs[14][3]~q\)))) # (\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)) # (\regs[15][3]~q\))) ) ) ) # ( !\regs[13][3]~q\ & ( !\regs[12][3]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][3]~q\))) # (\radd1[0]~input_o\ & (\regs[15][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][3]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[14][3]~q\,
	datae => \ALT_INV_regs[13][3]~q\,
	dataf => \ALT_INV_regs[12][3]~q\,
	combout => \Mux28~8_combout\);

-- Location: FF_X25_Y7_N38
\regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][3]~q\);

-- Location: FF_X25_Y7_N20
\regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][3]~q\);

-- Location: FF_X24_Y7_N14
\regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][3]~q\);

-- Location: FF_X25_Y7_N50
\regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][3]~q\);

-- Location: FF_X24_Y7_N11
\regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][3]~q\);

-- Location: FF_X24_Y7_N56
\regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][3]~q\);

-- Location: LABCELL_X27_Y7_N51
\regs[7][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][3]~feeder_combout\ = ( \wdata[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[7][3]~feeder_combout\);

-- Location: FF_X27_Y7_N52
\regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[7][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][3]~q\);

-- Location: LABCELL_X24_Y7_N39
\Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~5_combout\ = ( \regs[4][3]~q\ & ( \regs[7][3]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\) # (\regs[6][3]~q\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\regs[5][3]~q\))) ) ) ) # ( !\regs[4][3]~q\ & ( \regs[7][3]~q\ & ( 
-- (!\radd1[0]~input_o\ & (((\regs[6][3]~q\ & \radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\regs[5][3]~q\))) ) ) ) # ( \regs[4][3]~q\ & ( !\regs[7][3]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\) # (\regs[6][3]~q\)))) # 
-- (\radd1[0]~input_o\ & (\regs[5][3]~q\ & ((!\radd1[1]~input_o\)))) ) ) ) # ( !\regs[4][3]~q\ & ( !\regs[7][3]~q\ & ( (!\radd1[0]~input_o\ & (((\regs[6][3]~q\ & \radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (\regs[5][3]~q\ & ((!\radd1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[5][3]~q\,
	datac => \ALT_INV_regs[6][3]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[4][3]~q\,
	dataf => \ALT_INV_regs[7][3]~q\,
	combout => \Mux28~5_combout\);

-- Location: LABCELL_X24_Y7_N27
\Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~6_combout\ = ( \regs[3][3]~q\ & ( \Mux28~5_combout\ & ( (!\out1[30]~0_combout\ & (((!\out1[30]~1_combout\)) # (\regs[2][3]~q\))) # (\out1[30]~0_combout\ & (((\out1[30]~1_combout\) # (\regs[1][3]~q\)))) ) ) ) # ( !\regs[3][3]~q\ & ( 
-- \Mux28~5_combout\ & ( (!\out1[30]~0_combout\ & (((!\out1[30]~1_combout\)) # (\regs[2][3]~q\))) # (\out1[30]~0_combout\ & (((\regs[1][3]~q\ & !\out1[30]~1_combout\)))) ) ) ) # ( \regs[3][3]~q\ & ( !\Mux28~5_combout\ & ( (!\out1[30]~0_combout\ & 
-- (\regs[2][3]~q\ & ((\out1[30]~1_combout\)))) # (\out1[30]~0_combout\ & (((\out1[30]~1_combout\) # (\regs[1][3]~q\)))) ) ) ) # ( !\regs[3][3]~q\ & ( !\Mux28~5_combout\ & ( (!\out1[30]~0_combout\ & (\regs[2][3]~q\ & ((\out1[30]~1_combout\)))) # 
-- (\out1[30]~0_combout\ & (((\regs[1][3]~q\ & !\out1[30]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~0_combout\,
	datab => \ALT_INV_regs[2][3]~q\,
	datac => \ALT_INV_regs[1][3]~q\,
	datad => \ALT_INV_out1[30]~1_combout\,
	datae => \ALT_INV_regs[3][3]~q\,
	dataf => \ALT_INV_Mux28~5_combout\,
	combout => \Mux28~6_combout\);

-- Location: FF_X30_Y3_N26
\regs[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][3]~q\);

-- Location: FF_X30_Y3_N20
\regs[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][3]~q\);

-- Location: FF_X33_Y6_N41
\regs[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][3]~q\);

-- Location: LABCELL_X33_Y6_N18
\regs[28][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][3]~feeder_combout\ = \wdata[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[28][3]~feeder_combout\);

-- Location: FF_X33_Y6_N19
\regs[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][3]~q\);

-- Location: LABCELL_X30_Y3_N21
\Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = ( \regs[20][3]~q\ & ( \regs[28][3]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[16][3]~q\))) # (\radd1[3]~input_o\ & (\regs[24][3]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[20][3]~q\ & ( \regs[28][3]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & ((\regs[16][3]~q\))) # (\radd1[3]~input_o\ & (\regs[24][3]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( \regs[20][3]~q\ & ( !\regs[28][3]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- ((\regs[16][3]~q\))) # (\radd1[3]~input_o\ & (\regs[24][3]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( !\regs[20][3]~q\ & ( !\regs[28][3]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[16][3]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[24][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[24][3]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[16][3]~q\,
	datae => \ALT_INV_regs[20][3]~q\,
	dataf => \ALT_INV_regs[28][3]~q\,
	combout => \Mux28~0_combout\);

-- Location: FF_X30_Y2_N56
\regs[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][3]~q\);

-- Location: FF_X30_Y2_N41
\regs[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][3]~q\);

-- Location: FF_X29_Y2_N2
\regs[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][3]~q\);

-- Location: LABCELL_X29_Y2_N48
\regs[18][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][3]~feeder_combout\ = ( \wdata[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[18][3]~feeder_combout\);

-- Location: FF_X29_Y2_N50
\regs[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][3]~q\);

-- Location: LABCELL_X30_Y2_N15
\Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~2_combout\ = ( \regs[26][3]~q\ & ( \regs[18][3]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[22][3]~q\))) # (\radd1[3]~input_o\ & (\regs[30][3]~q\))) ) ) ) # ( !\regs[26][3]~q\ & ( \regs[18][3]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((!\radd1[2]~input_o\) # (\regs[22][3]~q\)))) # (\radd1[3]~input_o\ & (\regs[30][3]~q\ & ((\radd1[2]~input_o\)))) ) ) ) # ( \regs[26][3]~q\ & ( !\regs[18][3]~q\ & ( (!\radd1[3]~input_o\ & (((\regs[22][3]~q\ & \radd1[2]~input_o\)))) # (\radd1[3]~input_o\ 
-- & (((!\radd1[2]~input_o\)) # (\regs[30][3]~q\))) ) ) ) # ( !\regs[26][3]~q\ & ( !\regs[18][3]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][3]~q\))) # (\radd1[3]~input_o\ & (\regs[30][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][3]~q\,
	datab => \ALT_INV_regs[22][3]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[26][3]~q\,
	dataf => \ALT_INV_regs[18][3]~q\,
	combout => \Mux28~2_combout\);

-- Location: FF_X33_Y3_N26
\regs[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][3]~q\);

-- Location: FF_X33_Y3_N44
\regs[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][3]~q\);

-- Location: LABCELL_X33_Y3_N30
\regs[29][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][3]~feeder_combout\ = ( \wdata[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[29][3]~feeder_combout\);

-- Location: FF_X33_Y3_N32
\regs[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][3]~q\);

-- Location: LABCELL_X31_Y3_N48
\regs[21][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][3]~feeder_combout\ = ( \wdata[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[21][3]~feeder_combout\);

-- Location: FF_X31_Y3_N50
\regs[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][3]~q\);

-- Location: LABCELL_X33_Y3_N12
\Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = ( \radd1[2]~input_o\ & ( \regs[21][3]~q\ & ( (!\radd1[3]~input_o\) # (\regs[29][3]~q\) ) ) ) # ( !\radd1[2]~input_o\ & ( \regs[21][3]~q\ & ( (!\radd1[3]~input_o\ & ((\regs[17][3]~q\))) # (\radd1[3]~input_o\ & (\regs[25][3]~q\)) ) ) ) # 
-- ( \radd1[2]~input_o\ & ( !\regs[21][3]~q\ & ( (\radd1[3]~input_o\ & \regs[29][3]~q\) ) ) ) # ( !\radd1[2]~input_o\ & ( !\regs[21][3]~q\ & ( (!\radd1[3]~input_o\ & ((\regs[17][3]~q\))) # (\radd1[3]~input_o\ & (\regs[25][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][3]~q\,
	datab => \ALT_INV_regs[17][3]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[29][3]~q\,
	datae => \ALT_INV_radd1[2]~input_o\,
	dataf => \ALT_INV_regs[21][3]~q\,
	combout => \Mux28~1_combout\);

-- Location: FF_X31_Y2_N17
\regs[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][3]~q\);

-- Location: LABCELL_X31_Y4_N48
\regs[27][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][3]~feeder_combout\ = \wdata[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[27][3]~feeder_combout\);

-- Location: FF_X31_Y4_N50
\regs[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][3]~q\);

-- Location: LABCELL_X31_Y2_N3
\regs[19][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][3]~feeder_combout\ = ( \wdata[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[3]~input_o\,
	combout => \regs[19][3]~feeder_combout\);

-- Location: FF_X31_Y2_N5
\regs[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][3]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][3]~q\);

-- Location: FF_X30_Y2_N32
\regs[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[3]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][3]~q\);

-- Location: LABCELL_X31_Y2_N45
\Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~3_combout\ = ( \regs[19][3]~q\ & ( \regs[31][3]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[23][3]~q\)))) # (\radd1[3]~input_o\ & (((\regs[27][3]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( !\regs[19][3]~q\ & ( \regs[31][3]~q\ & ( 
-- (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[23][3]~q\))) # (\radd1[3]~input_o\ & (((\regs[27][3]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( \regs[19][3]~q\ & ( !\regs[31][3]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[23][3]~q\)))) 
-- # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[27][3]~q\)))) ) ) ) # ( !\regs[19][3]~q\ & ( !\regs[31][3]~q\ & ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[23][3]~q\))) # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[27][3]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[23][3]~q\,
	datad => \ALT_INV_regs[27][3]~q\,
	datae => \ALT_INV_regs[19][3]~q\,
	dataf => \ALT_INV_regs[31][3]~q\,
	combout => \Mux28~3_combout\);

-- Location: LABCELL_X30_Y4_N6
\Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~4_combout\ = ( \Mux28~1_combout\ & ( \Mux28~3_combout\ & ( ((!\radd1[1]~input_o\ & (\Mux28~0_combout\)) # (\radd1[1]~input_o\ & ((\Mux28~2_combout\)))) # (\radd1[0]~input_o\) ) ) ) # ( !\Mux28~1_combout\ & ( \Mux28~3_combout\ & ( 
-- (!\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & (\Mux28~0_combout\))) # (\radd1[1]~input_o\ & (((\Mux28~2_combout\)) # (\radd1[0]~input_o\))) ) ) ) # ( \Mux28~1_combout\ & ( !\Mux28~3_combout\ & ( (!\radd1[1]~input_o\ & (((\Mux28~0_combout\)) # 
-- (\radd1[0]~input_o\))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & ((\Mux28~2_combout\)))) ) ) ) # ( !\Mux28~1_combout\ & ( !\Mux28~3_combout\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\Mux28~0_combout\)) # (\radd1[1]~input_o\ & 
-- ((\Mux28~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_Mux28~2_combout\,
	datae => \ALT_INV_Mux28~1_combout\,
	dataf => \ALT_INV_Mux28~3_combout\,
	combout => \Mux28~4_combout\);

-- Location: LABCELL_X30_Y4_N48
\Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~9_combout\ = ( \Mux28~6_combout\ & ( \Mux28~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & (\Mux28~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux28~8_combout\)))) ) ) ) # ( !\Mux28~6_combout\ & ( \Mux28~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux28~7_combout\))) # (\out1[30]~2_combout\ & (((\Mux28~8_combout\ & \out1[30]~3_combout\)))) ) ) ) # ( \Mux28~6_combout\ & ( !\Mux28~4_combout\ & ( (!\out1[30]~2_combout\ & (\Mux28~7_combout\ & 
-- ((\out1[30]~3_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux28~8_combout\)))) ) ) ) # ( !\Mux28~6_combout\ & ( !\Mux28~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux28~7_combout\)) # (\out1[30]~2_combout\ 
-- & ((\Mux28~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux28~7_combout\,
	datab => \ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_out1[30]~2_combout\,
	datad => \ALT_INV_out1[30]~3_combout\,
	datae => \ALT_INV_Mux28~6_combout\,
	dataf => \ALT_INV_Mux28~4_combout\,
	combout => \Mux28~9_combout\);

-- Location: FF_X30_Y4_N49
\out1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux28~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(3));

-- Location: IOIBUF_X22_Y0_N18
\wdata[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(4),
	o => \wdata[4]~input_o\);

-- Location: MLABCELL_X21_Y7_N48
\regs[11][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[11][4]~feeder_combout\ = ( \wdata[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[4]~input_o\,
	combout => \regs[11][4]~feeder_combout\);

-- Location: FF_X21_Y7_N50
\regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[11][4]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][4]~q\);

-- Location: LABCELL_X22_Y7_N0
\regs[8][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][4]~feeder_combout\ = ( \wdata[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[4]~input_o\,
	combout => \regs[8][4]~feeder_combout\);

-- Location: FF_X22_Y7_N2
\regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][4]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][4]~q\);

-- Location: LABCELL_X22_Y7_N12
\regs[10][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[10][4]~feeder_combout\ = ( \wdata[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[4]~input_o\,
	combout => \regs[10][4]~feeder_combout\);

-- Location: FF_X22_Y7_N14
\regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[10][4]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][4]~q\);

-- Location: FF_X22_Y7_N8
\regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][4]~q\);

-- Location: LABCELL_X22_Y7_N6
\Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~7_combout\ = ( \regs[9][4]~q\ & ( \radd1[1]~input_o\ & ( (!\radd1[0]~input_o\ & ((\regs[10][4]~q\))) # (\radd1[0]~input_o\ & (\regs[11][4]~q\)) ) ) ) # ( !\regs[9][4]~q\ & ( \radd1[1]~input_o\ & ( (!\radd1[0]~input_o\ & ((\regs[10][4]~q\))) # 
-- (\radd1[0]~input_o\ & (\regs[11][4]~q\)) ) ) ) # ( \regs[9][4]~q\ & ( !\radd1[1]~input_o\ & ( (\regs[8][4]~q\) # (\radd1[0]~input_o\) ) ) ) # ( !\regs[9][4]~q\ & ( !\radd1[1]~input_o\ & ( (!\radd1[0]~input_o\ & \regs[8][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[11][4]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[8][4]~q\,
	datad => \ALT_INV_regs[10][4]~q\,
	datae => \ALT_INV_regs[9][4]~q\,
	dataf => \ALT_INV_radd1[1]~input_o\,
	combout => \Mux27~7_combout\);

-- Location: FF_X24_Y1_N32
\regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][4]~q\);

-- Location: FF_X24_Y1_N49
\regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][4]~q\);

-- Location: LABCELL_X24_Y1_N45
\regs[15][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[15][4]~feeder_combout\ = ( \wdata[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[4]~input_o\,
	combout => \regs[15][4]~feeder_combout\);

-- Location: FF_X24_Y1_N47
\regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[15][4]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][4]~q\);

-- Location: LABCELL_X27_Y1_N24
\regs[12][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][4]~feeder_combout\ = ( \wdata[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[4]~input_o\,
	combout => \regs[12][4]~feeder_combout\);

-- Location: FF_X27_Y1_N25
\regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][4]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][4]~q\);

-- Location: LABCELL_X24_Y1_N33
\Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~8_combout\ = ( \regs[15][4]~q\ & ( \regs[12][4]~q\ & ( (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\) # (\regs[13][4]~q\)))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[14][4]~q\))) ) ) ) # ( !\regs[15][4]~q\ & ( \regs[12][4]~q\ & ( 
-- (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\) # (\regs[13][4]~q\)))) # (\radd1[1]~input_o\ & (\regs[14][4]~q\ & ((!\radd1[0]~input_o\)))) ) ) ) # ( \regs[15][4]~q\ & ( !\regs[12][4]~q\ & ( (!\radd1[1]~input_o\ & (((\regs[13][4]~q\ & 
-- \radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[14][4]~q\))) ) ) ) # ( !\regs[15][4]~q\ & ( !\regs[12][4]~q\ & ( (!\radd1[1]~input_o\ & (((\regs[13][4]~q\ & \radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (\regs[14][4]~q\ & 
-- ((!\radd1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[14][4]~q\,
	datac => \ALT_INV_regs[13][4]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[15][4]~q\,
	dataf => \ALT_INV_regs[12][4]~q\,
	combout => \Mux27~8_combout\);

-- Location: FF_X19_Y4_N8
\regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][4]~q\);

-- Location: FF_X19_Y4_N35
\regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][4]~q\);

-- Location: FF_X19_Y4_N2
\regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][4]~q\);

-- Location: FF_X19_Y5_N44
\regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][4]~q\);

-- Location: FF_X19_Y5_N23
\regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][4]~q\);

-- Location: FF_X19_Y5_N2
\regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][4]~q\);

-- Location: FF_X25_Y5_N40
\regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][4]~q\);

-- Location: LABCELL_X19_Y5_N30
\Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~5_combout\ = ( \regs[4][4]~q\ & ( \regs[6][4]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\regs[5][4]~q\)) # (\radd1[1]~input_o\ & ((\regs[7][4]~q\)))) ) ) ) # ( !\regs[4][4]~q\ & ( \regs[6][4]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[5][4]~q\)) # (\radd1[1]~input_o\ & ((\regs[7][4]~q\))))) ) ) ) # ( \regs[4][4]~q\ & ( !\regs[6][4]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[5][4]~q\)) # (\radd1[1]~input_o\ & ((\regs[7][4]~q\))))) ) ) ) # ( !\regs[4][4]~q\ & ( !\regs[6][4]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[5][4]~q\)) # (\radd1[1]~input_o\ & 
-- ((\regs[7][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[5][4]~q\,
	datac => \ALT_INV_regs[7][4]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[4][4]~q\,
	dataf => \ALT_INV_regs[6][4]~q\,
	combout => \Mux27~5_combout\);

-- Location: LABCELL_X19_Y4_N9
\Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~6_combout\ = ( \regs[1][4]~q\ & ( \Mux27~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & ((\regs[2][4]~q\))) # (\out1[30]~0_combout\ & (\regs[3][4]~q\))) ) ) ) # ( !\regs[1][4]~q\ & ( \Mux27~5_combout\ & ( (!\out1[30]~1_combout\ 
-- & (((!\out1[30]~0_combout\)))) # (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & ((\regs[2][4]~q\))) # (\out1[30]~0_combout\ & (\regs[3][4]~q\)))) ) ) ) # ( \regs[1][4]~q\ & ( !\Mux27~5_combout\ & ( (!\out1[30]~1_combout\ & (((\out1[30]~0_combout\)))) # 
-- (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & ((\regs[2][4]~q\))) # (\out1[30]~0_combout\ & (\regs[3][4]~q\)))) ) ) ) # ( !\regs[1][4]~q\ & ( !\Mux27~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & ((\regs[2][4]~q\))) # 
-- (\out1[30]~0_combout\ & (\regs[3][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~1_combout\,
	datab => \ALT_INV_regs[3][4]~q\,
	datac => \ALT_INV_out1[30]~0_combout\,
	datad => \ALT_INV_regs[2][4]~q\,
	datae => \ALT_INV_regs[1][4]~q\,
	dataf => \ALT_INV_Mux27~5_combout\,
	combout => \Mux27~6_combout\);

-- Location: LABCELL_X22_Y3_N9
\regs[25][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[25][4]~feeder_combout\ = ( \wdata[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[4]~input_o\,
	combout => \regs[25][4]~feeder_combout\);

-- Location: FF_X22_Y3_N11
\regs[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[25][4]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][4]~q\);

-- Location: FF_X22_Y3_N38
\regs[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][4]~q\);

-- Location: MLABCELL_X21_Y3_N0
\regs[21][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][4]~feeder_combout\ = ( \wdata[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[4]~input_o\,
	combout => \regs[21][4]~feeder_combout\);

-- Location: FF_X21_Y3_N2
\regs[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][4]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][4]~q\);

-- Location: LABCELL_X22_Y3_N21
\regs[29][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][4]~feeder_combout\ = ( \wdata[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[4]~input_o\,
	combout => \regs[29][4]~feeder_combout\);

-- Location: FF_X22_Y3_N22
\regs[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][4]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][4]~q\);

-- Location: LABCELL_X22_Y3_N57
\Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = ( \regs[21][4]~q\ & ( \regs[29][4]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[17][4]~q\))) # (\radd1[3]~input_o\ & (\regs[25][4]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[21][4]~q\ & ( \regs[29][4]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((!\radd1[2]~input_o\ & \regs[17][4]~q\)))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\)) # (\regs[25][4]~q\))) ) ) ) # ( \regs[21][4]~q\ & ( !\regs[29][4]~q\ & ( (!\radd1[3]~input_o\ & (((\regs[17][4]~q\) # (\radd1[2]~input_o\)))) # 
-- (\radd1[3]~input_o\ & (\regs[25][4]~q\ & (!\radd1[2]~input_o\))) ) ) ) # ( !\regs[21][4]~q\ & ( !\regs[29][4]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[17][4]~q\))) # (\radd1[3]~input_o\ & (\regs[25][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[25][4]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[17][4]~q\,
	datae => \ALT_INV_regs[21][4]~q\,
	dataf => \ALT_INV_regs[29][4]~q\,
	combout => \Mux27~1_combout\);

-- Location: LABCELL_X24_Y4_N21
\regs[20][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][4]~feeder_combout\ = \wdata[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[4]~input_o\,
	combout => \regs[20][4]~feeder_combout\);

-- Location: FF_X24_Y4_N22
\regs[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][4]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][4]~q\);

-- Location: FF_X24_Y4_N2
\regs[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][4]~q\);

-- Location: FF_X24_Y4_N56
\regs[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][4]~q\);

-- Location: LABCELL_X24_Y6_N0
\regs[28][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][4]~feeder_combout\ = ( \wdata[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[4]~input_o\,
	combout => \regs[28][4]~feeder_combout\);

-- Location: FF_X24_Y6_N2
\regs[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][4]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][4]~q\);

-- Location: LABCELL_X24_Y4_N57
\Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = ( \regs[16][4]~q\ & ( \regs[28][4]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[20][4]~q\)))) # (\radd1[3]~input_o\ & (((\regs[24][4]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( !\regs[16][4]~q\ & ( \regs[28][4]~q\ & ( 
-- (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[20][4]~q\))) # (\radd1[3]~input_o\ & (((\regs[24][4]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( \regs[16][4]~q\ & ( !\regs[28][4]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[20][4]~q\)))) 
-- # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[24][4]~q\)))) ) ) ) # ( !\regs[16][4]~q\ & ( !\regs[28][4]~q\ & ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[20][4]~q\))) # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[24][4]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[20][4]~q\,
	datad => \ALT_INV_regs[24][4]~q\,
	datae => \ALT_INV_regs[16][4]~q\,
	dataf => \ALT_INV_regs[28][4]~q\,
	combout => \Mux27~0_combout\);

-- Location: FF_X28_Y6_N2
\regs[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][4]~q\);

-- Location: FF_X28_Y6_N8
\regs[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][4]~q\);

-- Location: FF_X28_Y6_N14
\regs[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][4]~q\);

-- Location: FF_X29_Y5_N38
\regs[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][4]~q\);

-- Location: MLABCELL_X28_Y6_N9
\Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~2_combout\ = ( \radd1[2]~input_o\ & ( \regs[26][4]~q\ & ( (!\radd1[3]~input_o\ & ((\regs[22][4]~q\))) # (\radd1[3]~input_o\ & (\regs[30][4]~q\)) ) ) ) # ( !\radd1[2]~input_o\ & ( \regs[26][4]~q\ & ( (\radd1[3]~input_o\) # (\regs[18][4]~q\) ) ) ) # 
-- ( \radd1[2]~input_o\ & ( !\regs[26][4]~q\ & ( (!\radd1[3]~input_o\ & ((\regs[22][4]~q\))) # (\radd1[3]~input_o\ & (\regs[30][4]~q\)) ) ) ) # ( !\radd1[2]~input_o\ & ( !\regs[26][4]~q\ & ( (\regs[18][4]~q\ & !\radd1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][4]~q\,
	datab => \ALT_INV_regs[22][4]~q\,
	datac => \ALT_INV_regs[18][4]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_radd1[2]~input_o\,
	dataf => \ALT_INV_regs[26][4]~q\,
	combout => \Mux27~2_combout\);

-- Location: FF_X25_Y4_N14
\regs[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][4]~q\);

-- Location: FF_X25_Y4_N26
\regs[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][4]~q\);

-- Location: FF_X25_Y4_N49
\regs[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][4]~q\);

-- Location: FF_X28_Y4_N1
\regs[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[4]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][4]~q\);

-- Location: MLABCELL_X25_Y4_N15
\Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~3_combout\ = ( \regs[27][4]~q\ & ( \regs[19][4]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[23][4]~q\)) # (\radd1[3]~input_o\ & ((\regs[31][4]~q\)))) ) ) ) # ( !\regs[27][4]~q\ & ( \regs[19][4]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((!\radd1[2]~input_o\)) # (\regs[23][4]~q\))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\ & \regs[31][4]~q\)))) ) ) ) # ( \regs[27][4]~q\ & ( !\regs[19][4]~q\ & ( (!\radd1[3]~input_o\ & (\regs[23][4]~q\ & (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & 
-- (((!\radd1[2]~input_o\) # (\regs[31][4]~q\)))) ) ) ) # ( !\regs[27][4]~q\ & ( !\regs[19][4]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[23][4]~q\)) # (\radd1[3]~input_o\ & ((\regs[31][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[23][4]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[31][4]~q\,
	datae => \ALT_INV_regs[27][4]~q\,
	dataf => \ALT_INV_regs[19][4]~q\,
	combout => \Mux27~3_combout\);

-- Location: LABCELL_X23_Y6_N30
\Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~4_combout\ = ( \Mux27~2_combout\ & ( \Mux27~3_combout\ & ( ((!\radd1[0]~input_o\ & ((\Mux27~0_combout\))) # (\radd1[0]~input_o\ & (\Mux27~1_combout\))) # (\radd1[1]~input_o\) ) ) ) # ( !\Mux27~2_combout\ & ( \Mux27~3_combout\ & ( 
-- (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\Mux27~0_combout\))) # (\radd1[0]~input_o\ & (\Mux27~1_combout\)))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\)) ) ) ) # ( \Mux27~2_combout\ & ( !\Mux27~3_combout\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & ((\Mux27~0_combout\))) # (\radd1[0]~input_o\ & (\Mux27~1_combout\)))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\)) ) ) ) # ( !\Mux27~2_combout\ & ( !\Mux27~3_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- ((\Mux27~0_combout\))) # (\radd1[0]~input_o\ & (\Mux27~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux27~1_combout\,
	datad => \ALT_INV_Mux27~0_combout\,
	datae => \ALT_INV_Mux27~2_combout\,
	dataf => \ALT_INV_Mux27~3_combout\,
	combout => \Mux27~4_combout\);

-- Location: LABCELL_X23_Y6_N54
\Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~9_combout\ = ( \Mux27~6_combout\ & ( \Mux27~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & (\Mux27~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux27~8_combout\)))) ) ) ) # ( !\Mux27~6_combout\ & ( \Mux27~4_combout\ & ( 
-- (!\out1[30]~3_combout\ & (((!\out1[30]~2_combout\)))) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux27~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux27~8_combout\))))) ) ) ) # ( \Mux27~6_combout\ & ( !\Mux27~4_combout\ & ( (!\out1[30]~3_combout\ 
-- & (((\out1[30]~2_combout\)))) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux27~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux27~8_combout\))))) ) ) ) # ( !\Mux27~6_combout\ & ( !\Mux27~4_combout\ & ( (\out1[30]~3_combout\ & 
-- ((!\out1[30]~2_combout\ & (\Mux27~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux27~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~3_combout\,
	datab => \ALT_INV_Mux27~7_combout\,
	datac => \ALT_INV_Mux27~8_combout\,
	datad => \ALT_INV_out1[30]~2_combout\,
	datae => \ALT_INV_Mux27~6_combout\,
	dataf => \ALT_INV_Mux27~4_combout\,
	combout => \Mux27~9_combout\);

-- Location: FF_X23_Y6_N56
\out1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux27~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(4));

-- Location: IOIBUF_X24_Y0_N35
\wdata[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(5),
	o => \wdata[5]~input_o\);

-- Location: LABCELL_X19_Y1_N51
\regs[12][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][5]~feeder_combout\ = ( \wdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[12][5]~feeder_combout\);

-- Location: FF_X19_Y1_N53
\regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][5]~q\);

-- Location: FF_X19_Y1_N8
\regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][5]~q\);

-- Location: FF_X19_Y1_N26
\regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][5]~q\);

-- Location: LABCELL_X23_Y1_N39
\regs[13][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][5]~feeder_combout\ = ( \wdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[13][5]~feeder_combout\);

-- Location: FF_X23_Y1_N40
\regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][5]~q\);

-- Location: LABCELL_X19_Y1_N33
\Mux26~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~8_combout\ = ( \radd1[1]~input_o\ & ( \regs[13][5]~q\ & ( (!\radd1[0]~input_o\ & (\regs[14][5]~q\)) # (\radd1[0]~input_o\ & ((\regs[15][5]~q\))) ) ) ) # ( !\radd1[1]~input_o\ & ( \regs[13][5]~q\ & ( (\radd1[0]~input_o\) # (\regs[12][5]~q\) ) ) ) # 
-- ( \radd1[1]~input_o\ & ( !\regs[13][5]~q\ & ( (!\radd1[0]~input_o\ & (\regs[14][5]~q\)) # (\radd1[0]~input_o\ & ((\regs[15][5]~q\))) ) ) ) # ( !\radd1[1]~input_o\ & ( !\regs[13][5]~q\ & ( (\regs[12][5]~q\ & !\radd1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[12][5]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[14][5]~q\,
	datad => \ALT_INV_regs[15][5]~q\,
	datae => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_regs[13][5]~q\,
	combout => \Mux26~8_combout\);

-- Location: FF_X18_Y6_N5
\regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][5]~q\);

-- Location: LABCELL_X18_Y6_N18
\regs[9][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][5]~feeder_combout\ = \wdata[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[9][5]~feeder_combout\);

-- Location: FF_X18_Y6_N19
\regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][5]~q\);

-- Location: FF_X18_Y6_N59
\regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][5]~q\);

-- Location: FF_X17_Y6_N17
\regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][5]~q\);

-- Location: LABCELL_X18_Y6_N57
\Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~7_combout\ = ( \regs[11][5]~q\ & ( \regs[8][5]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[10][5]~q\))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\regs[9][5]~q\)))) ) ) ) # ( !\regs[11][5]~q\ & ( \regs[8][5]~q\ & ( 
-- (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[10][5]~q\))) # (\radd1[0]~input_o\ & (((\regs[9][5]~q\ & !\radd1[1]~input_o\)))) ) ) ) # ( \regs[11][5]~q\ & ( !\regs[8][5]~q\ & ( (!\radd1[0]~input_o\ & (\regs[10][5]~q\ & ((\radd1[1]~input_o\)))) 
-- # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\regs[9][5]~q\)))) ) ) ) # ( !\regs[11][5]~q\ & ( !\regs[8][5]~q\ & ( (!\radd1[0]~input_o\ & (\regs[10][5]~q\ & ((\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((\regs[9][5]~q\ & !\radd1[1]~input_o\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][5]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[9][5]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[11][5]~q\,
	dataf => \ALT_INV_regs[8][5]~q\,
	combout => \Mux26~7_combout\);

-- Location: FF_X17_Y2_N1
\regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][5]~q\);

-- Location: FF_X19_Y2_N50
\regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][5]~q\);

-- Location: FF_X19_Y2_N8
\regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][5]~q\);

-- Location: FF_X19_Y2_N32
\regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][5]~q\);

-- Location: FF_X18_Y2_N52
\regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][5]~q\);

-- Location: LABCELL_X18_Y2_N42
\regs[5][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][5]~feeder_combout\ = ( \wdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[5][5]~feeder_combout\);

-- Location: FF_X18_Y2_N44
\regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][5]~q\);

-- Location: LABCELL_X19_Y2_N21
\Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~5_combout\ = ( \regs[6][5]~q\ & ( \regs[5][5]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\regs[4][5]~q\))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\) # (\regs[7][5]~q\)))) ) ) ) # ( !\regs[6][5]~q\ & ( \regs[5][5]~q\ & ( 
-- (!\radd1[0]~input_o\ & (\regs[4][5]~q\ & ((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\) # (\regs[7][5]~q\)))) ) ) ) # ( \regs[6][5]~q\ & ( !\regs[5][5]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\regs[4][5]~q\))) # 
-- (\radd1[0]~input_o\ & (((\regs[7][5]~q\ & \radd1[1]~input_o\)))) ) ) ) # ( !\regs[6][5]~q\ & ( !\regs[5][5]~q\ & ( (!\radd1[0]~input_o\ & (\regs[4][5]~q\ & ((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((\regs[7][5]~q\ & \radd1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[4][5]~q\,
	datac => \ALT_INV_regs[7][5]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[6][5]~q\,
	dataf => \ALT_INV_regs[5][5]~q\,
	combout => \Mux26~5_combout\);

-- Location: LABCELL_X18_Y2_N24
\regs[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[1][5]~feeder_combout\ = ( \wdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[1][5]~feeder_combout\);

-- Location: FF_X18_Y2_N26
\regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[1][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][5]~q\);

-- Location: LABCELL_X19_Y2_N51
\Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~6_combout\ = ( \Mux26~5_combout\ & ( \regs[1][5]~q\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][5]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][5]~q\)))) ) ) ) # ( !\Mux26~5_combout\ & ( \regs[1][5]~q\ & ( (!\out1[30]~1_combout\ 
-- & (((\out1[30]~0_combout\)))) # (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][5]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][5]~q\))))) ) ) ) # ( \Mux26~5_combout\ & ( !\regs[1][5]~q\ & ( (!\out1[30]~1_combout\ & (((!\out1[30]~0_combout\)))) # 
-- (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][5]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][5]~q\))))) ) ) ) # ( !\Mux26~5_combout\ & ( !\regs[1][5]~q\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][5]~q\)) # 
-- (\out1[30]~0_combout\ & ((\regs[3][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][5]~q\,
	datab => \ALT_INV_regs[3][5]~q\,
	datac => \ALT_INV_out1[30]~1_combout\,
	datad => \ALT_INV_out1[30]~0_combout\,
	datae => \ALT_INV_Mux26~5_combout\,
	dataf => \ALT_INV_regs[1][5]~q\,
	combout => \Mux26~6_combout\);

-- Location: LABCELL_X24_Y2_N6
\regs[28][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][5]~feeder_combout\ = ( \wdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[28][5]~feeder_combout\);

-- Location: FF_X24_Y2_N8
\regs[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][5]~q\);

-- Location: FF_X24_Y2_N32
\regs[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][5]~q\);

-- Location: FF_X24_Y2_N56
\regs[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][5]~q\);

-- Location: FF_X23_Y2_N8
\regs[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][5]~q\);

-- Location: LABCELL_X24_Y2_N27
\Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = ( \regs[16][5]~q\ & ( \regs[24][5]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[20][5]~q\))) # (\radd1[3]~input_o\ & (\regs[28][5]~q\))) ) ) ) # ( !\regs[16][5]~q\ & ( \regs[24][5]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\regs[20][5]~q\ & \radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[28][5]~q\))) ) ) ) # ( \regs[16][5]~q\ & ( !\regs[24][5]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[20][5]~q\)))) # 
-- (\radd1[3]~input_o\ & (\regs[28][5]~q\ & ((\radd1[2]~input_o\)))) ) ) ) # ( !\regs[16][5]~q\ & ( !\regs[24][5]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[20][5]~q\))) # (\radd1[3]~input_o\ & (\regs[28][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[28][5]~q\,
	datac => \ALT_INV_regs[20][5]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[16][5]~q\,
	dataf => \ALT_INV_regs[24][5]~q\,
	combout => \Mux26~0_combout\);

-- Location: FF_X22_Y3_N44
\regs[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][5]~q\);

-- Location: FF_X21_Y3_N31
\regs[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][5]~q\);

-- Location: FF_X22_Y3_N29
\regs[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][5]~q\);

-- Location: FF_X22_Y3_N50
\regs[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][5]~q\);

-- Location: LABCELL_X22_Y3_N3
\Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = ( \regs[29][5]~q\ & ( \regs[17][5]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[21][5]~q\)))) # (\radd1[3]~input_o\ & (((\regs[25][5]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( !\regs[29][5]~q\ & ( \regs[17][5]~q\ & ( 
-- (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[21][5]~q\)))) # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & (\regs[25][5]~q\))) ) ) ) # ( \regs[29][5]~q\ & ( !\regs[17][5]~q\ & ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & ((\regs[21][5]~q\)))) 
-- # (\radd1[3]~input_o\ & (((\regs[25][5]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( !\regs[29][5]~q\ & ( !\regs[17][5]~q\ & ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & ((\regs[21][5]~q\)))) # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & (\regs[25][5]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[25][5]~q\,
	datad => \ALT_INV_regs[21][5]~q\,
	datae => \ALT_INV_regs[29][5]~q\,
	dataf => \ALT_INV_regs[17][5]~q\,
	combout => \Mux26~1_combout\);

-- Location: LABCELL_X27_Y2_N21
\regs[18][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][5]~feeder_combout\ = ( \wdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[18][5]~feeder_combout\);

-- Location: FF_X27_Y2_N23
\regs[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][5]~q\);

-- Location: LABCELL_X27_Y2_N36
\regs[22][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[22][5]~feeder_combout\ = ( \wdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[22][5]~feeder_combout\);

-- Location: FF_X27_Y2_N38
\regs[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[22][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][5]~q\);

-- Location: FF_X23_Y2_N41
\regs[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][5]~q\);

-- Location: LABCELL_X27_Y2_N30
\regs[26][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][5]~feeder_combout\ = ( \wdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[26][5]~feeder_combout\);

-- Location: FF_X27_Y2_N31
\regs[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][5]~q\);

-- Location: LABCELL_X27_Y2_N6
\Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~2_combout\ = ( \regs[30][5]~q\ & ( \regs[26][5]~q\ & ( ((!\radd1[2]~input_o\ & (\regs[18][5]~q\)) # (\radd1[2]~input_o\ & ((\regs[22][5]~q\)))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[30][5]~q\ & ( \regs[26][5]~q\ & ( (!\radd1[3]~input_o\ & 
-- ((!\radd1[2]~input_o\ & (\regs[18][5]~q\)) # (\radd1[2]~input_o\ & ((\regs[22][5]~q\))))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)))) ) ) ) # ( \regs[30][5]~q\ & ( !\regs[26][5]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & 
-- (\regs[18][5]~q\)) # (\radd1[2]~input_o\ & ((\regs[22][5]~q\))))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\)))) ) ) ) # ( !\regs[30][5]~q\ & ( !\regs[26][5]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[18][5]~q\)) # (\radd1[2]~input_o\ 
-- & ((\regs[22][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[18][5]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[22][5]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[30][5]~q\,
	dataf => \ALT_INV_regs[26][5]~q\,
	combout => \Mux26~2_combout\);

-- Location: LABCELL_X22_Y1_N27
\regs[19][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][5]~feeder_combout\ = ( \wdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[19][5]~feeder_combout\);

-- Location: FF_X22_Y1_N29
\regs[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][5]~q\);

-- Location: LABCELL_X23_Y1_N51
\regs[31][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[31][5]~feeder_combout\ = ( \wdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[5]~input_o\,
	combout => \regs[31][5]~feeder_combout\);

-- Location: FF_X23_Y1_N53
\regs[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[31][5]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][5]~q\);

-- Location: FF_X22_Y1_N2
\regs[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][5]~q\);

-- Location: FF_X23_Y1_N31
\regs[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[5]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][5]~q\);

-- Location: LABCELL_X22_Y1_N3
\Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~3_combout\ = ( \regs[23][5]~q\ & ( \regs[27][5]~q\ & ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\)) # (\regs[19][5]~q\))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[31][5]~q\)))) ) ) ) # ( !\regs[23][5]~q\ & ( \regs[27][5]~q\ & ( 
-- (!\radd1[3]~input_o\ & (\regs[19][5]~q\ & (!\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[31][5]~q\)))) ) ) ) # ( \regs[23][5]~q\ & ( !\regs[27][5]~q\ & ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\)) # 
-- (\regs[19][5]~q\))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\ & \regs[31][5]~q\)))) ) ) ) # ( !\regs[23][5]~q\ & ( !\regs[27][5]~q\ & ( (!\radd1[3]~input_o\ & (\regs[19][5]~q\ & (!\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\ & 
-- \regs[31][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[19][5]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[31][5]~q\,
	datae => \ALT_INV_regs[23][5]~q\,
	dataf => \ALT_INV_regs[27][5]~q\,
	combout => \Mux26~3_combout\);

-- Location: LABCELL_X24_Y2_N33
\Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~4_combout\ = ( \Mux26~2_combout\ & ( \Mux26~3_combout\ & ( ((!\radd1[0]~input_o\ & (\Mux26~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux26~1_combout\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\Mux26~2_combout\ & ( \Mux26~3_combout\ & ( 
-- (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\Mux26~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux26~1_combout\))))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) ) ) ) # ( \Mux26~2_combout\ & ( !\Mux26~3_combout\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & (\Mux26~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux26~1_combout\))))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) ) ) ) # ( !\Mux26~2_combout\ & ( !\Mux26~3_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- (\Mux26~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux26~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux26~0_combout\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_Mux26~1_combout\,
	datae => \ALT_INV_Mux26~2_combout\,
	dataf => \ALT_INV_Mux26~3_combout\,
	combout => \Mux26~4_combout\);

-- Location: MLABCELL_X21_Y2_N24
\Mux26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~9_combout\ = ( \Mux26~6_combout\ & ( \Mux26~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux26~7_combout\))) # (\out1[30]~2_combout\ & (\Mux26~8_combout\))) ) ) ) # ( !\Mux26~6_combout\ & ( \Mux26~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux26~7_combout\)))) # (\out1[30]~2_combout\ & (\Mux26~8_combout\ & (\out1[30]~3_combout\))) ) ) ) # ( \Mux26~6_combout\ & ( !\Mux26~4_combout\ & ( (!\out1[30]~2_combout\ & (((\out1[30]~3_combout\ & 
-- \Mux26~7_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux26~8_combout\))) ) ) ) # ( !\Mux26~6_combout\ & ( !\Mux26~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux26~7_combout\))) # (\out1[30]~2_combout\ & 
-- (\Mux26~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux26~8_combout\,
	datab => \ALT_INV_out1[30]~2_combout\,
	datac => \ALT_INV_out1[30]~3_combout\,
	datad => \ALT_INV_Mux26~7_combout\,
	datae => \ALT_INV_Mux26~6_combout\,
	dataf => \ALT_INV_Mux26~4_combout\,
	combout => \Mux26~9_combout\);

-- Location: FF_X21_Y2_N25
\out1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux26~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(5));

-- Location: IOIBUF_X30_Y0_N35
\wdata[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(6),
	o => \wdata[6]~input_o\);

-- Location: FF_X27_Y1_N14
\regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][6]~q\);

-- Location: FF_X27_Y1_N26
\regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][6]~q\);

-- Location: FF_X27_Y1_N56
\regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][6]~q\);

-- Location: MLABCELL_X25_Y1_N0
\regs[13][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][6]~feeder_combout\ = ( \wdata[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[6]~input_o\,
	combout => \regs[13][6]~feeder_combout\);

-- Location: FF_X25_Y1_N1
\regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][6]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][6]~q\);

-- Location: LABCELL_X27_Y1_N15
\Mux25~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~8_combout\ = ( \regs[15][6]~q\ & ( \regs[13][6]~q\ & ( ((!\radd1[1]~input_o\ & ((\regs[12][6]~q\))) # (\radd1[1]~input_o\ & (\regs[14][6]~q\))) # (\radd1[0]~input_o\) ) ) ) # ( !\regs[15][6]~q\ & ( \regs[13][6]~q\ & ( (!\radd1[0]~input_o\ & 
-- ((!\radd1[1]~input_o\ & ((\regs[12][6]~q\))) # (\radd1[1]~input_o\ & (\regs[14][6]~q\)))) # (\radd1[0]~input_o\ & (!\radd1[1]~input_o\)) ) ) ) # ( \regs[15][6]~q\ & ( !\regs[13][6]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[12][6]~q\))) 
-- # (\radd1[1]~input_o\ & (\regs[14][6]~q\)))) # (\radd1[0]~input_o\ & (\radd1[1]~input_o\)) ) ) ) # ( !\regs[15][6]~q\ & ( !\regs[13][6]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[12][6]~q\))) # (\radd1[1]~input_o\ & (\regs[14][6]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[14][6]~q\,
	datad => \ALT_INV_regs[12][6]~q\,
	datae => \ALT_INV_regs[15][6]~q\,
	dataf => \ALT_INV_regs[13][6]~q\,
	combout => \Mux25~8_combout\);

-- Location: FF_X23_Y5_N8
\regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][6]~q\);

-- Location: FF_X24_Y5_N2
\regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][6]~q\);

-- Location: LABCELL_X23_Y7_N9
\regs[2][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][6]~feeder_combout\ = ( \wdata[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[6]~input_o\,
	combout => \regs[2][6]~feeder_combout\);

-- Location: FF_X23_Y7_N11
\regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][6]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][6]~q\);

-- Location: FF_X23_Y5_N44
\regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][6]~q\);

-- Location: FF_X24_Y5_N29
\regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][6]~q\);

-- Location: MLABCELL_X25_Y6_N48
\regs[6][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][6]~feeder_combout\ = ( \wdata[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[6]~input_o\,
	combout => \regs[6][6]~feeder_combout\);

-- Location: FF_X25_Y6_N50
\regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][6]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][6]~q\);

-- Location: FF_X24_Y5_N53
\regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][6]~q\);

-- Location: LABCELL_X24_Y5_N18
\Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~5_combout\ = ( \regs[6][6]~q\ & ( \regs[7][6]~q\ & ( ((!\radd1[0]~input_o\ & ((\regs[4][6]~q\))) # (\radd1[0]~input_o\ & (\regs[5][6]~q\))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[6][6]~q\ & ( \regs[7][6]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & ((\regs[4][6]~q\))) # (\radd1[0]~input_o\ & (\regs[5][6]~q\)))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) ) ) ) # ( \regs[6][6]~q\ & ( !\regs[7][6]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[4][6]~q\))) # 
-- (\radd1[0]~input_o\ & (\regs[5][6]~q\)))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) ) ) ) # ( !\regs[6][6]~q\ & ( !\regs[7][6]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[4][6]~q\))) # (\radd1[0]~input_o\ & (\regs[5][6]~q\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[5][6]~q\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[4][6]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[6][6]~q\,
	dataf => \ALT_INV_regs[7][6]~q\,
	combout => \Mux25~5_combout\);

-- Location: LABCELL_X24_Y5_N3
\Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~6_combout\ = ( \regs[2][6]~q\ & ( \Mux25~5_combout\ & ( (!\out1[30]~0_combout\) # ((!\out1[30]~1_combout\ & (\regs[1][6]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][6]~q\)))) ) ) ) # ( !\regs[2][6]~q\ & ( \Mux25~5_combout\ & ( (!\out1[30]~1_combout\ 
-- & ((!\out1[30]~0_combout\) # ((\regs[1][6]~q\)))) # (\out1[30]~1_combout\ & (\out1[30]~0_combout\ & ((\regs[3][6]~q\)))) ) ) ) # ( \regs[2][6]~q\ & ( !\Mux25~5_combout\ & ( (!\out1[30]~1_combout\ & (\out1[30]~0_combout\ & (\regs[1][6]~q\))) # 
-- (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\) # ((\regs[3][6]~q\)))) ) ) ) # ( !\regs[2][6]~q\ & ( !\Mux25~5_combout\ & ( (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & (\regs[1][6]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~1_combout\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_regs[1][6]~q\,
	datad => \ALT_INV_regs[3][6]~q\,
	datae => \ALT_INV_regs[2][6]~q\,
	dataf => \ALT_INV_Mux25~5_combout\,
	combout => \Mux25~6_combout\);

-- Location: MLABCELL_X25_Y6_N30
\regs[10][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[10][6]~feeder_combout\ = ( \wdata[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[6]~input_o\,
	combout => \regs[10][6]~feeder_combout\);

-- Location: FF_X25_Y6_N32
\regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[10][6]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][6]~q\);

-- Location: MLABCELL_X25_Y6_N0
\regs[11][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[11][6]~feeder_combout\ = ( \wdata[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[6]~input_o\,
	combout => \regs[11][6]~feeder_combout\);

-- Location: FF_X25_Y6_N2
\regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[11][6]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][6]~q\);

-- Location: FF_X22_Y6_N59
\regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][6]~q\);

-- Location: LABCELL_X18_Y6_N21
\regs[9][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][6]~feeder_combout\ = ( \wdata[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[6]~input_o\,
	combout => \regs[9][6]~feeder_combout\);

-- Location: FF_X18_Y6_N22
\regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][6]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][6]~q\);

-- Location: MLABCELL_X25_Y6_N45
\Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~7_combout\ = ( \regs[8][6]~q\ & ( \regs[9][6]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & (\regs[10][6]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][6]~q\)))) ) ) ) # ( !\regs[8][6]~q\ & ( \regs[9][6]~q\ & ( (!\radd1[0]~input_o\ & 
-- (\regs[10][6]~q\ & (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\) # (\regs[11][6]~q\)))) ) ) ) # ( \regs[8][6]~q\ & ( !\regs[9][6]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[10][6]~q\))) # (\radd1[0]~input_o\ & 
-- (((\radd1[1]~input_o\ & \regs[11][6]~q\)))) ) ) ) # ( !\regs[8][6]~q\ & ( !\regs[9][6]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][6]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[10][6]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[11][6]~q\,
	datae => \ALT_INV_regs[8][6]~q\,
	dataf => \ALT_INV_regs[9][6]~q\,
	combout => \Mux25~7_combout\);

-- Location: LABCELL_X29_Y6_N21
\regs[30][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[30][6]~feeder_combout\ = ( \wdata[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[6]~input_o\,
	combout => \regs[30][6]~feeder_combout\);

-- Location: FF_X29_Y6_N23
\regs[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[30][6]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][6]~q\);

-- Location: FF_X28_Y6_N32
\regs[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][6]~q\);

-- Location: FF_X27_Y2_N26
\regs[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][6]~q\);

-- Location: FF_X28_Y6_N29
\regs[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][6]~q\);

-- Location: MLABCELL_X28_Y6_N33
\Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~2_combout\ = ( \regs[26][6]~q\ & ( \regs[18][6]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[22][6]~q\))) # (\radd1[3]~input_o\ & (\regs[30][6]~q\))) ) ) ) # ( !\regs[26][6]~q\ & ( \regs[18][6]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((!\radd1[2]~input_o\) # (\regs[22][6]~q\)))) # (\radd1[3]~input_o\ & (\regs[30][6]~q\ & ((\radd1[2]~input_o\)))) ) ) ) # ( \regs[26][6]~q\ & ( !\regs[18][6]~q\ & ( (!\radd1[3]~input_o\ & (((\regs[22][6]~q\ & \radd1[2]~input_o\)))) # (\radd1[3]~input_o\ 
-- & (((!\radd1[2]~input_o\)) # (\regs[30][6]~q\))) ) ) ) # ( !\regs[26][6]~q\ & ( !\regs[18][6]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][6]~q\))) # (\radd1[3]~input_o\ & (\regs[30][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][6]~q\,
	datab => \ALT_INV_regs[22][6]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[26][6]~q\,
	dataf => \ALT_INV_regs[18][6]~q\,
	combout => \Mux25~2_combout\);

-- Location: FF_X28_Y3_N32
\regs[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][6]~q\);

-- Location: FF_X28_Y3_N20
\regs[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][6]~q\);

-- Location: FF_X28_Y3_N2
\regs[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][6]~q\);

-- Location: FF_X27_Y3_N38
\regs[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][6]~q\);

-- Location: MLABCELL_X28_Y3_N9
\Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = ( \regs[21][6]~q\ & ( \regs[25][6]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[17][6]~q\))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[29][6]~q\)))) ) ) ) # ( !\regs[21][6]~q\ & ( \regs[25][6]~q\ & ( 
-- (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[17][6]~q\))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\ & \regs[29][6]~q\)))) ) ) ) # ( \regs[21][6]~q\ & ( !\regs[25][6]~q\ & ( (!\radd1[2]~input_o\ & (\regs[17][6]~q\ & (!\radd1[3]~input_o\))) # 
-- (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[29][6]~q\)))) ) ) ) # ( !\regs[21][6]~q\ & ( !\regs[25][6]~q\ & ( (!\radd1[2]~input_o\ & (\regs[17][6]~q\ & (!\radd1[3]~input_o\))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\ & \regs[29][6]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[17][6]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[29][6]~q\,
	datae => \ALT_INV_regs[21][6]~q\,
	dataf => \ALT_INV_regs[25][6]~q\,
	combout => \Mux25~1_combout\);

-- Location: FF_X30_Y2_N53
\regs[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][6]~q\);

-- Location: FF_X31_Y2_N50
\regs[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][6]~q\);

-- Location: LABCELL_X31_Y2_N54
\regs[19][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][6]~feeder_combout\ = \wdata[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_wdata[6]~input_o\,
	combout => \regs[19][6]~feeder_combout\);

-- Location: FF_X31_Y2_N56
\regs[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][6]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][6]~q\);

-- Location: LABCELL_X22_Y2_N24
\regs[27][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][6]~feeder_combout\ = ( \wdata[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[6]~input_o\,
	combout => \regs[27][6]~feeder_combout\);

-- Location: FF_X22_Y2_N25
\regs[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][6]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][6]~q\);

-- Location: LABCELL_X31_Y2_N51
\Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~3_combout\ = ( \regs[19][6]~q\ & ( \regs[27][6]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[23][6]~q\))) # (\radd1[3]~input_o\ & (\regs[31][6]~q\))) ) ) ) # ( !\regs[19][6]~q\ & ( \regs[27][6]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\ & \regs[23][6]~q\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[31][6]~q\))) ) ) ) # ( \regs[19][6]~q\ & ( !\regs[27][6]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[23][6]~q\)))) # 
-- (\radd1[3]~input_o\ & (\regs[31][6]~q\ & (\radd1[2]~input_o\))) ) ) ) # ( !\regs[19][6]~q\ & ( !\regs[27][6]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][6]~q\))) # (\radd1[3]~input_o\ & (\regs[31][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[31][6]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[23][6]~q\,
	datae => \ALT_INV_regs[19][6]~q\,
	dataf => \ALT_INV_regs[27][6]~q\,
	combout => \Mux25~3_combout\);

-- Location: FF_X30_Y5_N26
\regs[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][6]~q\);

-- Location: FF_X30_Y5_N44
\regs[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][6]~q\);

-- Location: FF_X30_Y5_N38
\regs[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][6]~q\);

-- Location: FF_X24_Y4_N41
\regs[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[6]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][6]~q\);

-- Location: LABCELL_X30_Y5_N6
\Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = ( \regs[24][6]~q\ & ( \regs[20][6]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[16][6]~q\))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[28][6]~q\)))) ) ) ) # ( !\regs[24][6]~q\ & ( \regs[20][6]~q\ & ( 
-- (!\radd1[2]~input_o\ & (\regs[16][6]~q\ & ((!\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[28][6]~q\)))) ) ) ) # ( \regs[24][6]~q\ & ( !\regs[20][6]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # 
-- (\regs[16][6]~q\))) # (\radd1[2]~input_o\ & (((\regs[28][6]~q\ & \radd1[3]~input_o\)))) ) ) ) # ( !\regs[24][6]~q\ & ( !\regs[20][6]~q\ & ( (!\radd1[2]~input_o\ & (\regs[16][6]~q\ & ((!\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (((\regs[28][6]~q\ & 
-- \radd1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[16][6]~q\,
	datab => \ALT_INV_regs[28][6]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[24][6]~q\,
	dataf => \ALT_INV_regs[20][6]~q\,
	combout => \Mux25~0_combout\);

-- Location: LABCELL_X27_Y4_N6
\Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~4_combout\ = ( \Mux25~3_combout\ & ( \Mux25~0_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\Mux25~1_combout\)))) # (\radd1[1]~input_o\ & (((\Mux25~2_combout\)) # (\radd1[0]~input_o\))) ) ) ) # ( !\Mux25~3_combout\ & ( 
-- \Mux25~0_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\Mux25~1_combout\)))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & (\Mux25~2_combout\))) ) ) ) # ( \Mux25~3_combout\ & ( !\Mux25~0_combout\ & ( (!\radd1[1]~input_o\ & 
-- (\radd1[0]~input_o\ & ((\Mux25~1_combout\)))) # (\radd1[1]~input_o\ & (((\Mux25~2_combout\)) # (\radd1[0]~input_o\))) ) ) ) # ( !\Mux25~3_combout\ & ( !\Mux25~0_combout\ & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & ((\Mux25~1_combout\)))) # 
-- (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & (\Mux25~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux25~2_combout\,
	datad => \ALT_INV_Mux25~1_combout\,
	datae => \ALT_INV_Mux25~3_combout\,
	dataf => \ALT_INV_Mux25~0_combout\,
	combout => \Mux25~4_combout\);

-- Location: LABCELL_X27_Y4_N54
\Mux25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~9_combout\ = ( \Mux25~7_combout\ & ( \Mux25~4_combout\ & ( (!\out1[30]~2_combout\) # ((!\out1[30]~3_combout\ & ((\Mux25~6_combout\))) # (\out1[30]~3_combout\ & (\Mux25~8_combout\))) ) ) ) # ( !\Mux25~7_combout\ & ( \Mux25~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (!\out1[30]~3_combout\)) # (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & ((\Mux25~6_combout\))) # (\out1[30]~3_combout\ & (\Mux25~8_combout\)))) ) ) ) # ( \Mux25~7_combout\ & ( !\Mux25~4_combout\ & ( (!\out1[30]~2_combout\ & 
-- (\out1[30]~3_combout\)) # (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & ((\Mux25~6_combout\))) # (\out1[30]~3_combout\ & (\Mux25~8_combout\)))) ) ) ) # ( !\Mux25~7_combout\ & ( !\Mux25~4_combout\ & ( (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & 
-- ((\Mux25~6_combout\))) # (\out1[30]~3_combout\ & (\Mux25~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_out1[30]~3_combout\,
	datac => \ALT_INV_Mux25~8_combout\,
	datad => \ALT_INV_Mux25~6_combout\,
	datae => \ALT_INV_Mux25~7_combout\,
	dataf => \ALT_INV_Mux25~4_combout\,
	combout => \Mux25~9_combout\);

-- Location: FF_X27_Y4_N55
\out1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux25~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(6));

-- Location: IOIBUF_X40_Y0_N18
\wdata[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(7),
	o => \wdata[7]~input_o\);

-- Location: FF_X29_Y7_N20
\regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][7]~q\);

-- Location: FF_X28_Y7_N20
\regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][7]~q\);

-- Location: FF_X29_Y7_N50
\regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][7]~q\);

-- Location: FF_X28_Y7_N50
\regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][7]~q\);

-- Location: FF_X29_Y7_N56
\regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][7]~q\);

-- Location: MLABCELL_X28_Y8_N42
\regs[6][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][7]~feeder_combout\ = ( \wdata[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[6][7]~feeder_combout\);

-- Location: FF_X28_Y8_N43
\regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][7]~q\);

-- Location: MLABCELL_X28_Y7_N21
\Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~5_combout\ = ( \regs[5][7]~q\ & ( \regs[6][7]~q\ & ( (!\radd1[1]~input_o\ & (((\regs[4][7]~q\)) # (\radd1[0]~input_o\))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\regs[7][7]~q\)))) ) ) ) # ( !\regs[5][7]~q\ & ( \regs[6][7]~q\ & ( 
-- (!\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & ((\regs[4][7]~q\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\regs[7][7]~q\)))) ) ) ) # ( \regs[5][7]~q\ & ( !\regs[6][7]~q\ & ( (!\radd1[1]~input_o\ & (((\regs[4][7]~q\)) # (\radd1[0]~input_o\))) # 
-- (\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\regs[7][7]~q\))) ) ) ) # ( !\regs[5][7]~q\ & ( !\regs[6][7]~q\ & ( (!\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & ((\regs[4][7]~q\)))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\regs[7][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[7][7]~q\,
	datad => \ALT_INV_regs[4][7]~q\,
	datae => \ALT_INV_regs[5][7]~q\,
	dataf => \ALT_INV_regs[6][7]~q\,
	combout => \Mux24~5_combout\);

-- Location: FF_X29_Y8_N13
\regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][7]~q\);

-- Location: MLABCELL_X28_Y7_N27
\Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~6_combout\ = ( \Mux24~5_combout\ & ( \regs[2][7]~q\ & ( (!\out1[30]~0_combout\) # ((!\out1[30]~1_combout\ & (\regs[1][7]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][7]~q\)))) ) ) ) # ( !\Mux24~5_combout\ & ( \regs[2][7]~q\ & ( (!\out1[30]~0_combout\ 
-- & (\out1[30]~1_combout\)) # (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & (\regs[1][7]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][7]~q\))))) ) ) ) # ( \Mux24~5_combout\ & ( !\regs[2][7]~q\ & ( (!\out1[30]~0_combout\ & (!\out1[30]~1_combout\)) # 
-- (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & (\regs[1][7]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][7]~q\))))) ) ) ) # ( !\Mux24~5_combout\ & ( !\regs[2][7]~q\ & ( (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & (\regs[1][7]~q\)) # 
-- (\out1[30]~1_combout\ & ((\regs[3][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~0_combout\,
	datab => \ALT_INV_out1[30]~1_combout\,
	datac => \ALT_INV_regs[1][7]~q\,
	datad => \ALT_INV_regs[3][7]~q\,
	datae => \ALT_INV_Mux24~5_combout\,
	dataf => \ALT_INV_regs[2][7]~q\,
	combout => \Mux24~6_combout\);

-- Location: FF_X31_Y7_N53
\regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][7]~q\);

-- Location: LABCELL_X30_Y7_N48
\regs[8][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][7]~feeder_combout\ = ( \wdata[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[8][7]~feeder_combout\);

-- Location: FF_X30_Y7_N50
\regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][7]~q\);

-- Location: FF_X31_Y7_N8
\regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][7]~q\);

-- Location: FF_X31_Y7_N32
\regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][7]~q\);

-- Location: LABCELL_X31_Y7_N12
\Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~7_combout\ = ( \radd1[1]~input_o\ & ( \regs[11][7]~q\ & ( (\radd1[0]~input_o\) # (\regs[10][7]~q\) ) ) ) # ( !\radd1[1]~input_o\ & ( \regs[11][7]~q\ & ( (!\radd1[0]~input_o\ & (\regs[8][7]~q\)) # (\radd1[0]~input_o\ & ((\regs[9][7]~q\))) ) ) ) # ( 
-- \radd1[1]~input_o\ & ( !\regs[11][7]~q\ & ( (\regs[10][7]~q\ & !\radd1[0]~input_o\) ) ) ) # ( !\radd1[1]~input_o\ & ( !\regs[11][7]~q\ & ( (!\radd1[0]~input_o\ & (\regs[8][7]~q\)) # (\radd1[0]~input_o\ & ((\regs[9][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][7]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[8][7]~q\,
	datad => \ALT_INV_regs[9][7]~q\,
	datae => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_regs[11][7]~q\,
	combout => \Mux24~7_combout\);

-- Location: LABCELL_X36_Y6_N45
\regs[14][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[14][7]~feeder_combout\ = ( \wdata[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[14][7]~feeder_combout\);

-- Location: FF_X36_Y6_N47
\regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[14][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][7]~q\);

-- Location: LABCELL_X36_Y6_N0
\regs[15][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[15][7]~feeder_combout\ = ( \wdata[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[15][7]~feeder_combout\);

-- Location: FF_X36_Y6_N2
\regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[15][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][7]~q\);

-- Location: LABCELL_X36_Y7_N18
\regs[13][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][7]~feeder_combout\ = ( \wdata[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[13][7]~feeder_combout\);

-- Location: FF_X36_Y7_N20
\regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][7]~q\);

-- Location: LABCELL_X36_Y6_N12
\regs[12][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][7]~feeder_combout\ = ( \wdata[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[12][7]~feeder_combout\);

-- Location: FF_X36_Y6_N14
\regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][7]~q\);

-- Location: LABCELL_X36_Y6_N39
\Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~8_combout\ = ( \regs[13][7]~q\ & ( \regs[12][7]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & (\regs[14][7]~q\)) # (\radd1[0]~input_o\ & ((\regs[15][7]~q\)))) ) ) ) # ( !\regs[13][7]~q\ & ( \regs[12][7]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)) # (\regs[14][7]~q\))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\ & \regs[15][7]~q\)))) ) ) ) # ( \regs[13][7]~q\ & ( !\regs[12][7]~q\ & ( (!\radd1[0]~input_o\ & (\regs[14][7]~q\ & (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\) # (\regs[15][7]~q\)))) ) ) ) # ( !\regs[13][7]~q\ & ( !\regs[12][7]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[14][7]~q\)) # (\radd1[0]~input_o\ & ((\regs[15][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[14][7]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[15][7]~q\,
	datae => \ALT_INV_regs[13][7]~q\,
	dataf => \ALT_INV_regs[12][7]~q\,
	combout => \Mux24~8_combout\);

-- Location: FF_X33_Y6_N26
\regs[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][7]~q\);

-- Location: FF_X34_Y6_N26
\regs[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][7]~q\);

-- Location: LABCELL_X33_Y6_N21
\regs[28][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][7]~feeder_combout\ = \wdata[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[28][7]~feeder_combout\);

-- Location: FF_X33_Y6_N22
\regs[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][7]~q\);

-- Location: FF_X33_Y6_N56
\regs[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][7]~q\);

-- Location: MLABCELL_X34_Y6_N27
\Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = ( \regs[28][7]~q\ & ( \regs[20][7]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[16][7]~q\))) # (\radd1[3]~input_o\ & (\regs[24][7]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[28][7]~q\ & ( \regs[20][7]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\regs[16][7]~q\) # (\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (\regs[24][7]~q\ & (!\radd1[2]~input_o\))) ) ) ) # ( \regs[28][7]~q\ & ( !\regs[20][7]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\ & \regs[16][7]~q\)))) # (\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\)) # (\regs[24][7]~q\))) ) ) ) # ( !\regs[28][7]~q\ & ( !\regs[20][7]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[16][7]~q\))) # (\radd1[3]~input_o\ & (\regs[24][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[24][7]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[16][7]~q\,
	datae => \ALT_INV_regs[28][7]~q\,
	dataf => \ALT_INV_regs[20][7]~q\,
	combout => \Mux24~0_combout\);

-- Location: FF_X30_Y2_N29
\regs[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][7]~q\);

-- Location: LABCELL_X29_Y2_N42
\regs[26][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][7]~feeder_combout\ = ( \wdata[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[26][7]~feeder_combout\);

-- Location: FF_X29_Y2_N43
\regs[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][7]~q\);

-- Location: FF_X30_Y2_N2
\regs[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][7]~q\);

-- Location: LABCELL_X29_Y2_N15
\regs[18][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][7]~feeder_combout\ = ( \wdata[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[18][7]~feeder_combout\);

-- Location: FF_X29_Y2_N16
\regs[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][7]~q\);

-- Location: LABCELL_X30_Y2_N24
\Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~2_combout\ = ( \regs[30][7]~q\ & ( \regs[18][7]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[26][7]~q\)))) # (\radd1[2]~input_o\ & (((\regs[22][7]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[30][7]~q\ & ( \regs[18][7]~q\ & ( 
-- (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[26][7]~q\)))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[22][7]~q\))) ) ) ) # ( \regs[30][7]~q\ & ( !\regs[18][7]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & ((\regs[26][7]~q\)))) 
-- # (\radd1[2]~input_o\ & (((\regs[22][7]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[30][7]~q\ & ( !\regs[18][7]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & ((\regs[26][7]~q\)))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[22][7]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[22][7]~q\,
	datad => \ALT_INV_regs[26][7]~q\,
	datae => \ALT_INV_regs[30][7]~q\,
	dataf => \ALT_INV_regs[18][7]~q\,
	combout => \Mux24~2_combout\);

-- Location: FF_X31_Y2_N28
\regs[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][7]~q\);

-- Location: FF_X31_Y2_N20
\regs[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][7]~q\);

-- Location: FF_X31_Y2_N14
\regs[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][7]~q\);

-- Location: LABCELL_X31_Y4_N36
\regs[27][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][7]~feeder_combout\ = \wdata[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[27][7]~feeder_combout\);

-- Location: FF_X31_Y4_N37
\regs[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][7]~q\);

-- Location: LABCELL_X31_Y2_N30
\Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~3_combout\ = ( \radd1[2]~input_o\ & ( \regs[27][7]~q\ & ( (!\radd1[3]~input_o\ & ((\regs[23][7]~q\))) # (\radd1[3]~input_o\ & (\regs[31][7]~q\)) ) ) ) # ( !\radd1[2]~input_o\ & ( \regs[27][7]~q\ & ( (\regs[19][7]~q\) # (\radd1[3]~input_o\) ) ) ) # 
-- ( \radd1[2]~input_o\ & ( !\regs[27][7]~q\ & ( (!\radd1[3]~input_o\ & ((\regs[23][7]~q\))) # (\radd1[3]~input_o\ & (\regs[31][7]~q\)) ) ) ) # ( !\radd1[2]~input_o\ & ( !\regs[27][7]~q\ & ( (!\radd1[3]~input_o\ & \regs[19][7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[19][7]~q\,
	datac => \ALT_INV_regs[31][7]~q\,
	datad => \ALT_INV_regs[23][7]~q\,
	datae => \ALT_INV_radd1[2]~input_o\,
	dataf => \ALT_INV_regs[27][7]~q\,
	combout => \Mux24~3_combout\);

-- Location: FF_X34_Y6_N8
\regs[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][7]~q\);

-- Location: FF_X34_Y6_N2
\regs[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][7]~q\);

-- Location: LABCELL_X35_Y6_N39
\regs[29][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][7]~feeder_combout\ = ( \wdata[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[7]~input_o\,
	combout => \regs[29][7]~feeder_combout\);

-- Location: FF_X35_Y6_N40
\regs[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][7]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][7]~q\);

-- Location: FF_X33_Y2_N1
\regs[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[7]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][7]~q\);

-- Location: MLABCELL_X34_Y6_N18
\Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = ( \regs[29][7]~q\ & ( \regs[21][7]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[17][7]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][7]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[29][7]~q\ & ( \regs[21][7]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\)) # (\regs[17][7]~q\))) # (\radd1[3]~input_o\ & (((\regs[25][7]~q\ & !\radd1[2]~input_o\)))) ) ) ) # ( \regs[29][7]~q\ & ( !\regs[21][7]~q\ & ( (!\radd1[3]~input_o\ & (\regs[17][7]~q\ & ((!\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ 
-- & (((\radd1[2]~input_o\) # (\regs[25][7]~q\)))) ) ) ) # ( !\regs[29][7]~q\ & ( !\regs[21][7]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[17][7]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[17][7]~q\,
	datac => \ALT_INV_regs[25][7]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[29][7]~q\,
	dataf => \ALT_INV_regs[21][7]~q\,
	combout => \Mux24~1_combout\);

-- Location: LABCELL_X33_Y7_N6
\Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~4_combout\ = ( \Mux24~3_combout\ & ( \Mux24~1_combout\ & ( ((!\radd1[1]~input_o\ & (\Mux24~0_combout\)) # (\radd1[1]~input_o\ & ((\Mux24~2_combout\)))) # (\radd1[0]~input_o\) ) ) ) # ( !\Mux24~3_combout\ & ( \Mux24~1_combout\ & ( 
-- (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\Mux24~0_combout\)) # (\radd1[1]~input_o\ & ((\Mux24~2_combout\))))) # (\radd1[0]~input_o\ & (!\radd1[1]~input_o\)) ) ) ) # ( \Mux24~3_combout\ & ( !\Mux24~1_combout\ & ( (!\radd1[0]~input_o\ & 
-- ((!\radd1[1]~input_o\ & (\Mux24~0_combout\)) # (\radd1[1]~input_o\ & ((\Mux24~2_combout\))))) # (\radd1[0]~input_o\ & (\radd1[1]~input_o\)) ) ) ) # ( !\Mux24~3_combout\ & ( !\Mux24~1_combout\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & 
-- (\Mux24~0_combout\)) # (\radd1[1]~input_o\ & ((\Mux24~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_Mux24~0_combout\,
	datad => \ALT_INV_Mux24~2_combout\,
	datae => \ALT_INV_Mux24~3_combout\,
	dataf => \ALT_INV_Mux24~1_combout\,
	combout => \Mux24~4_combout\);

-- Location: LABCELL_X33_Y7_N18
\Mux24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~9_combout\ = ( \Mux24~8_combout\ & ( \Mux24~4_combout\ & ( (!\out1[30]~2_combout\ & ((!\out1[30]~3_combout\) # ((\Mux24~7_combout\)))) # (\out1[30]~2_combout\ & (((\Mux24~6_combout\)) # (\out1[30]~3_combout\))) ) ) ) # ( !\Mux24~8_combout\ & ( 
-- \Mux24~4_combout\ & ( (!\out1[30]~2_combout\ & ((!\out1[30]~3_combout\) # ((\Mux24~7_combout\)))) # (\out1[30]~2_combout\ & (!\out1[30]~3_combout\ & (\Mux24~6_combout\))) ) ) ) # ( \Mux24~8_combout\ & ( !\Mux24~4_combout\ & ( (!\out1[30]~2_combout\ & 
-- (\out1[30]~3_combout\ & ((\Mux24~7_combout\)))) # (\out1[30]~2_combout\ & (((\Mux24~6_combout\)) # (\out1[30]~3_combout\))) ) ) ) # ( !\Mux24~8_combout\ & ( !\Mux24~4_combout\ & ( (!\out1[30]~2_combout\ & (\out1[30]~3_combout\ & ((\Mux24~7_combout\)))) # 
-- (\out1[30]~2_combout\ & (!\out1[30]~3_combout\ & (\Mux24~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_out1[30]~3_combout\,
	datac => \ALT_INV_Mux24~6_combout\,
	datad => \ALT_INV_Mux24~7_combout\,
	datae => \ALT_INV_Mux24~8_combout\,
	dataf => \ALT_INV_Mux24~4_combout\,
	combout => \Mux24~9_combout\);

-- Location: FF_X33_Y7_N20
\out1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux24~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(7));

-- Location: IOIBUF_X24_Y0_N52
\wdata[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(8),
	o => \wdata[8]~input_o\);

-- Location: FF_X24_Y1_N44
\regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][8]~q\);

-- Location: FF_X24_Y1_N38
\regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][8]~q\);

-- Location: FF_X25_Y1_N23
\regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][8]~q\);

-- Location: LABCELL_X27_Y1_N27
\regs[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][8]~feeder_combout\ = \wdata[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[8]~input_o\,
	combout => \regs[12][8]~feeder_combout\);

-- Location: FF_X27_Y1_N29
\regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][8]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][8]~q\);

-- Location: LABCELL_X24_Y1_N39
\Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~8_combout\ = ( \regs[13][8]~q\ & ( \regs[12][8]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\regs[14][8]~q\))) # (\radd1[0]~input_o\ & (\regs[15][8]~q\))) ) ) ) # ( !\regs[13][8]~q\ & ( \regs[12][8]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\) # (\regs[14][8]~q\)))) # (\radd1[0]~input_o\ & (\regs[15][8]~q\ & (\radd1[1]~input_o\))) ) ) ) # ( \regs[13][8]~q\ & ( !\regs[12][8]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\ & \regs[14][8]~q\)))) # (\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)) # (\regs[15][8]~q\))) ) ) ) # ( !\regs[13][8]~q\ & ( !\regs[12][8]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][8]~q\))) # (\radd1[0]~input_o\ & (\regs[15][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[15][8]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[14][8]~q\,
	datae => \ALT_INV_regs[13][8]~q\,
	dataf => \ALT_INV_regs[12][8]~q\,
	combout => \Mux23~8_combout\);

-- Location: FF_X18_Y6_N26
\regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][8]~q\);

-- Location: FF_X18_Y6_N32
\regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][8]~q\);

-- Location: FF_X17_Y6_N34
\regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][8]~q\);

-- Location: LABCELL_X18_Y6_N39
\regs[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][8]~feeder_combout\ = ( \wdata[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[8]~input_o\,
	combout => \regs[9][8]~feeder_combout\);

-- Location: FF_X18_Y6_N41
\regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][8]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][8]~q\);

-- Location: LABCELL_X18_Y6_N15
\Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~7_combout\ = ( \regs[8][8]~q\ & ( \regs[9][8]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\regs[10][8]~q\))) # (\radd1[0]~input_o\ & (\regs[11][8]~q\))) ) ) ) # ( !\regs[8][8]~q\ & ( \regs[9][8]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((\regs[10][8]~q\ & \radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[11][8]~q\))) ) ) ) # ( \regs[8][8]~q\ & ( !\regs[9][8]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\) # (\regs[10][8]~q\)))) # (\radd1[0]~input_o\ 
-- & (\regs[11][8]~q\ & ((\radd1[1]~input_o\)))) ) ) ) # ( !\regs[8][8]~q\ & ( !\regs[9][8]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[10][8]~q\))) # (\radd1[0]~input_o\ & (\regs[11][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[11][8]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[10][8]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[8][8]~q\,
	dataf => \ALT_INV_regs[9][8]~q\,
	combout => \Mux23~7_combout\);

-- Location: FF_X22_Y5_N2
\regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][8]~q\);

-- Location: FF_X22_Y5_N14
\regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][8]~q\);

-- Location: MLABCELL_X21_Y5_N18
\regs[2][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][8]~feeder_combout\ = ( \wdata[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[8]~input_o\,
	combout => \regs[2][8]~feeder_combout\);

-- Location: FF_X21_Y5_N19
\regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][8]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][8]~q\);

-- Location: FF_X19_Y5_N8
\regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][8]~q\);

-- Location: FF_X19_Y5_N38
\regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][8]~q\);

-- Location: FF_X18_Y5_N26
\regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][8]~q\);

-- Location: LABCELL_X19_Y5_N24
\regs[5][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][8]~feeder_combout\ = ( \wdata[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[8]~input_o\,
	combout => \regs[5][8]~feeder_combout\);

-- Location: FF_X19_Y5_N26
\regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][8]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][8]~q\);

-- Location: LABCELL_X19_Y5_N3
\Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~5_combout\ = ( \regs[6][8]~q\ & ( \regs[5][8]~q\ & ( (!\radd1[0]~input_o\ & (((\regs[4][8]~q\)) # (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\regs[7][8]~q\)))) ) ) ) # ( !\regs[6][8]~q\ & ( \regs[5][8]~q\ & ( 
-- (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & (\regs[4][8]~q\))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\regs[7][8]~q\)))) ) ) ) # ( \regs[6][8]~q\ & ( !\regs[5][8]~q\ & ( (!\radd1[0]~input_o\ & (((\regs[4][8]~q\)) # (\radd1[1]~input_o\))) # 
-- (\radd1[0]~input_o\ & (\radd1[1]~input_o\ & ((\regs[7][8]~q\)))) ) ) ) # ( !\regs[6][8]~q\ & ( !\regs[5][8]~q\ & ( (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & (\regs[4][8]~q\))) # (\radd1[0]~input_o\ & (\radd1[1]~input_o\ & ((\regs[7][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[4][8]~q\,
	datad => \ALT_INV_regs[7][8]~q\,
	datae => \ALT_INV_regs[6][8]~q\,
	dataf => \ALT_INV_regs[5][8]~q\,
	combout => \Mux23~5_combout\);

-- Location: LABCELL_X22_Y5_N3
\Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~6_combout\ = ( \out1[30]~0_combout\ & ( \Mux23~5_combout\ & ( (!\out1[30]~1_combout\ & ((\regs[1][8]~q\))) # (\out1[30]~1_combout\ & (\regs[3][8]~q\)) ) ) ) # ( !\out1[30]~0_combout\ & ( \Mux23~5_combout\ & ( (!\out1[30]~1_combout\) # 
-- (\regs[2][8]~q\) ) ) ) # ( \out1[30]~0_combout\ & ( !\Mux23~5_combout\ & ( (!\out1[30]~1_combout\ & ((\regs[1][8]~q\))) # (\out1[30]~1_combout\ & (\regs[3][8]~q\)) ) ) ) # ( !\out1[30]~0_combout\ & ( !\Mux23~5_combout\ & ( (\regs[2][8]~q\ & 
-- \out1[30]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][8]~q\,
	datab => \ALT_INV_regs[1][8]~q\,
	datac => \ALT_INV_regs[2][8]~q\,
	datad => \ALT_INV_out1[30]~1_combout\,
	datae => \ALT_INV_out1[30]~0_combout\,
	dataf => \ALT_INV_Mux23~5_combout\,
	combout => \Mux23~6_combout\);

-- Location: FF_X24_Y6_N32
\regs[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][8]~q\);

-- Location: FF_X24_Y6_N14
\regs[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][8]~q\);

-- Location: LABCELL_X24_Y6_N3
\regs[28][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][8]~feeder_combout\ = \wdata[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[8]~input_o\,
	combout => \regs[28][8]~feeder_combout\);

-- Location: FF_X24_Y6_N5
\regs[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][8]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][8]~q\);

-- Location: LABCELL_X24_Y4_N36
\regs[20][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][8]~feeder_combout\ = \wdata[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[8]~input_o\,
	combout => \regs[20][8]~feeder_combout\);

-- Location: FF_X24_Y4_N38
\regs[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][8]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][8]~q\);

-- Location: LABCELL_X24_Y6_N33
\Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = ( \regs[28][8]~q\ & ( \regs[20][8]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[16][8]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][8]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[28][8]~q\ & ( \regs[20][8]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & (\regs[16][8]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][8]~q\))))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( \regs[28][8]~q\ & ( !\regs[20][8]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- (\regs[16][8]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][8]~q\))))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( !\regs[28][8]~q\ & ( !\regs[20][8]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[16][8]~q\)) # (\radd1[3]~input_o\ 
-- & ((\regs[24][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[16][8]~q\,
	datac => \ALT_INV_regs[24][8]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[28][8]~q\,
	dataf => \ALT_INV_regs[20][8]~q\,
	combout => \Mux23~0_combout\);

-- Location: FF_X22_Y3_N17
\regs[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][8]~q\);

-- Location: FF_X22_Y3_N35
\regs[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][8]~q\);

-- Location: FF_X21_Y3_N35
\regs[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][8]~q\);

-- Location: FF_X22_Y3_N19
\regs[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][8]~q\);

-- Location: LABCELL_X22_Y3_N39
\Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = ( \regs[21][8]~q\ & ( \regs[29][8]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[17][8]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][8]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[21][8]~q\ & ( \regs[29][8]~q\ & ( (!\radd1[3]~input_o\ & 
-- (!\radd1[2]~input_o\ & (\regs[17][8]~q\))) # (\radd1[3]~input_o\ & (((\regs[25][8]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( \regs[21][8]~q\ & ( !\regs[29][8]~q\ & ( (!\radd1[3]~input_o\ & (((\regs[17][8]~q\)) # (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ 
-- & (!\radd1[2]~input_o\ & ((\regs[25][8]~q\)))) ) ) ) # ( !\regs[21][8]~q\ & ( !\regs[29][8]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[17][8]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[17][8]~q\,
	datad => \ALT_INV_regs[25][8]~q\,
	datae => \ALT_INV_regs[21][8]~q\,
	dataf => \ALT_INV_regs[29][8]~q\,
	combout => \Mux23~1_combout\);

-- Location: FF_X25_Y4_N32
\regs[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][8]~q\);

-- Location: FF_X25_Y4_N53
\regs[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][8]~q\);

-- Location: FF_X25_Y4_N56
\regs[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][8]~q\);

-- Location: LABCELL_X22_Y1_N39
\regs[19][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][8]~feeder_combout\ = ( \wdata[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[8]~input_o\,
	combout => \regs[19][8]~feeder_combout\);

-- Location: FF_X22_Y1_N41
\regs[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][8]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][8]~q\);

-- Location: MLABCELL_X25_Y4_N33
\Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~3_combout\ = ( \regs[31][8]~q\ & ( \regs[19][8]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[23][8]~q\)))) # (\radd1[3]~input_o\ & (((\regs[27][8]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( !\regs[31][8]~q\ & ( \regs[19][8]~q\ & ( 
-- (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[23][8]~q\)))) # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[27][8]~q\)))) ) ) ) # ( \regs[31][8]~q\ & ( !\regs[19][8]~q\ & ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[23][8]~q\))) 
-- # (\radd1[3]~input_o\ & (((\regs[27][8]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( !\regs[31][8]~q\ & ( !\regs[19][8]~q\ & ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[23][8]~q\))) # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[27][8]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[23][8]~q\,
	datad => \ALT_INV_regs[27][8]~q\,
	datae => \ALT_INV_regs[31][8]~q\,
	dataf => \ALT_INV_regs[19][8]~q\,
	combout => \Mux23~3_combout\);

-- Location: FF_X25_Y2_N26
\regs[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][8]~q\);

-- Location: FF_X25_Y2_N32
\regs[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][8]~q\);

-- Location: MLABCELL_X25_Y2_N15
\regs[26][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][8]~feeder_combout\ = \wdata[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[8]~input_o\,
	combout => \regs[26][8]~feeder_combout\);

-- Location: FF_X25_Y2_N16
\regs[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][8]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][8]~q\);

-- Location: FF_X27_Y2_N5
\regs[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[8]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][8]~q\);

-- Location: LABCELL_X24_Y2_N15
\Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~2_combout\ = ( \regs[26][8]~q\ & ( \regs[18][8]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[22][8]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][8]~q\)))) ) ) ) # ( !\regs[26][8]~q\ & ( \regs[18][8]~q\ & ( (!\radd1[2]~input_o\ & 
-- (!\radd1[3]~input_o\)) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][8]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][8]~q\))))) ) ) ) # ( \regs[26][8]~q\ & ( !\regs[18][8]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\)) # (\radd1[2]~input_o\ 
-- & ((!\radd1[3]~input_o\ & (\regs[22][8]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][8]~q\))))) ) ) ) # ( !\regs[26][8]~q\ & ( !\regs[18][8]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][8]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][8]~q\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[22][8]~q\,
	datad => \ALT_INV_regs[30][8]~q\,
	datae => \ALT_INV_regs[26][8]~q\,
	dataf => \ALT_INV_regs[18][8]~q\,
	combout => \Mux23~2_combout\);

-- Location: LABCELL_X23_Y6_N6
\Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~4_combout\ = ( \Mux23~3_combout\ & ( \Mux23~2_combout\ & ( ((!\radd1[0]~input_o\ & (\Mux23~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux23~1_combout\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\Mux23~3_combout\ & ( \Mux23~2_combout\ & ( 
-- (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\Mux23~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux23~1_combout\))))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\)) ) ) ) # ( \Mux23~3_combout\ & ( !\Mux23~2_combout\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & (\Mux23~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux23~1_combout\))))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\)) ) ) ) # ( !\Mux23~3_combout\ & ( !\Mux23~2_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- (\Mux23~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux23~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux23~0_combout\,
	datad => \ALT_INV_Mux23~1_combout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \ALT_INV_Mux23~2_combout\,
	combout => \Mux23~4_combout\);

-- Location: LABCELL_X23_Y6_N36
\Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~9_combout\ = ( \Mux23~6_combout\ & ( \Mux23~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux23~7_combout\))) # (\out1[30]~2_combout\ & (\Mux23~8_combout\))) ) ) ) # ( !\Mux23~6_combout\ & ( \Mux23~4_combout\ & ( 
-- (!\out1[30]~3_combout\ & (!\out1[30]~2_combout\)) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux23~7_combout\))) # (\out1[30]~2_combout\ & (\Mux23~8_combout\)))) ) ) ) # ( \Mux23~6_combout\ & ( !\Mux23~4_combout\ & ( (!\out1[30]~3_combout\ & 
-- (\out1[30]~2_combout\)) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux23~7_combout\))) # (\out1[30]~2_combout\ & (\Mux23~8_combout\)))) ) ) ) # ( !\Mux23~6_combout\ & ( !\Mux23~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & 
-- ((\Mux23~7_combout\))) # (\out1[30]~2_combout\ & (\Mux23~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~3_combout\,
	datab => \ALT_INV_out1[30]~2_combout\,
	datac => \ALT_INV_Mux23~8_combout\,
	datad => \ALT_INV_Mux23~7_combout\,
	datae => \ALT_INV_Mux23~6_combout\,
	dataf => \ALT_INV_Mux23~4_combout\,
	combout => \Mux23~9_combout\);

-- Location: FF_X23_Y6_N37
\out1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux23~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(8));

-- Location: IOIBUF_X30_Y0_N18
\wdata[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(9),
	o => \wdata[9]~input_o\);

-- Location: FF_X30_Y7_N29
\regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][9]~q\);

-- Location: FF_X30_Y7_N16
\regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][9]~q\);

-- Location: FF_X31_Y7_N23
\regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][9]~q\);

-- Location: FF_X31_Y7_N26
\regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][9]~q\);

-- Location: LABCELL_X30_Y7_N54
\Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~7_combout\ = ( \regs[11][9]~q\ & ( \regs[10][9]~q\ & ( ((!\radd1[0]~input_o\ & ((\regs[8][9]~q\))) # (\radd1[0]~input_o\ & (\regs[9][9]~q\))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[11][9]~q\ & ( \regs[10][9]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & ((\regs[8][9]~q\))) # (\radd1[0]~input_o\ & (\regs[9][9]~q\)))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\)) ) ) ) # ( \regs[11][9]~q\ & ( !\regs[10][9]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[8][9]~q\))) # 
-- (\radd1[0]~input_o\ & (\regs[9][9]~q\)))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\)) ) ) ) # ( !\regs[11][9]~q\ & ( !\regs[10][9]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[8][9]~q\))) # (\radd1[0]~input_o\ & (\regs[9][9]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[9][9]~q\,
	datad => \ALT_INV_regs[8][9]~q\,
	datae => \ALT_INV_regs[11][9]~q\,
	dataf => \ALT_INV_regs[10][9]~q\,
	combout => \Mux22~7_combout\);

-- Location: FF_X34_Y7_N8
\regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][9]~q\);

-- Location: FF_X34_Y7_N26
\regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][9]~q\);

-- Location: LABCELL_X35_Y7_N57
\regs[13][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][9]~feeder_combout\ = ( \wdata[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[9]~input_o\,
	combout => \regs[13][9]~feeder_combout\);

-- Location: FF_X35_Y7_N59
\regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][9]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][9]~q\);

-- Location: LABCELL_X35_Y7_N15
\regs[12][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][9]~feeder_combout\ = ( \wdata[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[9]~input_o\,
	combout => \regs[12][9]~feeder_combout\);

-- Location: FF_X35_Y7_N16
\regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][9]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][9]~q\);

-- Location: MLABCELL_X34_Y7_N51
\Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~8_combout\ = ( \regs[13][9]~q\ & ( \regs[12][9]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\regs[14][9]~q\))) # (\radd1[0]~input_o\ & (\regs[15][9]~q\))) ) ) ) # ( !\regs[13][9]~q\ & ( \regs[12][9]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\) # (\regs[14][9]~q\)))) # (\radd1[0]~input_o\ & (\regs[15][9]~q\ & (\radd1[1]~input_o\))) ) ) ) # ( \regs[13][9]~q\ & ( !\regs[12][9]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\ & \regs[14][9]~q\)))) # (\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)) # (\regs[15][9]~q\))) ) ) ) # ( !\regs[13][9]~q\ & ( !\regs[12][9]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][9]~q\))) # (\radd1[0]~input_o\ & (\regs[15][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][9]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[14][9]~q\,
	datae => \ALT_INV_regs[13][9]~q\,
	dataf => \ALT_INV_regs[12][9]~q\,
	combout => \Mux22~8_combout\);

-- Location: FF_X29_Y7_N26
\regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][9]~q\);

-- Location: FF_X28_Y7_N26
\regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][9]~q\);

-- Location: FF_X29_Y8_N1
\regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][9]~q\);

-- Location: FF_X28_Y7_N2
\regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][9]~q\);

-- Location: FF_X29_Y7_N44
\regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][9]~q\);

-- Location: MLABCELL_X28_Y8_N3
\regs[6][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][9]~feeder_combout\ = \wdata[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[9]~input_o\,
	combout => \regs[6][9]~feeder_combout\);

-- Location: FF_X28_Y8_N4
\regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][9]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][9]~q\);

-- Location: FF_X29_Y7_N52
\regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][9]~q\);

-- Location: MLABCELL_X28_Y7_N42
\Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~5_combout\ = ( \regs[6][9]~q\ & ( \regs[7][9]~q\ & ( ((!\radd1[0]~input_o\ & (\regs[4][9]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][9]~q\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[6][9]~q\ & ( \regs[7][9]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & (\regs[4][9]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][9]~q\))))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\)) ) ) ) # ( \regs[6][9]~q\ & ( !\regs[7][9]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[4][9]~q\)) # 
-- (\radd1[0]~input_o\ & ((\regs[5][9]~q\))))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\)) ) ) ) # ( !\regs[6][9]~q\ & ( !\regs[7][9]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[4][9]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][9]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[4][9]~q\,
	datad => \ALT_INV_regs[5][9]~q\,
	datae => \ALT_INV_regs[6][9]~q\,
	dataf => \ALT_INV_regs[7][9]~q\,
	combout => \Mux22~5_combout\);

-- Location: MLABCELL_X28_Y7_N15
\Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~6_combout\ = ( \regs[2][9]~q\ & ( \Mux22~5_combout\ & ( (!\out1[30]~0_combout\) # ((!\out1[30]~1_combout\ & (\regs[1][9]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][9]~q\)))) ) ) ) # ( !\regs[2][9]~q\ & ( \Mux22~5_combout\ & ( (!\out1[30]~0_combout\ 
-- & (!\out1[30]~1_combout\)) # (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & (\regs[1][9]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][9]~q\))))) ) ) ) # ( \regs[2][9]~q\ & ( !\Mux22~5_combout\ & ( (!\out1[30]~0_combout\ & (\out1[30]~1_combout\)) # 
-- (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & (\regs[1][9]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][9]~q\))))) ) ) ) # ( !\regs[2][9]~q\ & ( !\Mux22~5_combout\ & ( (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & (\regs[1][9]~q\)) # 
-- (\out1[30]~1_combout\ & ((\regs[3][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~0_combout\,
	datab => \ALT_INV_out1[30]~1_combout\,
	datac => \ALT_INV_regs[1][9]~q\,
	datad => \ALT_INV_regs[3][9]~q\,
	datae => \ALT_INV_regs[2][9]~q\,
	dataf => \ALT_INV_Mux22~5_combout\,
	combout => \Mux22~6_combout\);

-- Location: FF_X34_Y5_N38
\regs[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][9]~q\);

-- Location: FF_X35_Y5_N26
\regs[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][9]~q\);

-- Location: FF_X34_Y5_N2
\regs[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][9]~q\);

-- Location: FF_X34_Y5_N8
\regs[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][9]~q\);

-- Location: MLABCELL_X34_Y5_N21
\Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~3_combout\ = ( \regs[27][9]~q\ & ( \regs[31][9]~q\ & ( ((!\radd1[2]~input_o\ & ((\regs[19][9]~q\))) # (\radd1[2]~input_o\ & (\regs[23][9]~q\))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[27][9]~q\ & ( \regs[31][9]~q\ & ( (!\radd1[3]~input_o\ & 
-- ((!\radd1[2]~input_o\ & ((\regs[19][9]~q\))) # (\radd1[2]~input_o\ & (\regs[23][9]~q\)))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\)))) ) ) ) # ( \regs[27][9]~q\ & ( !\regs[31][9]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & 
-- ((\regs[19][9]~q\))) # (\radd1[2]~input_o\ & (\regs[23][9]~q\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)))) ) ) ) # ( !\regs[27][9]~q\ & ( !\regs[31][9]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[19][9]~q\))) # 
-- (\radd1[2]~input_o\ & (\regs[23][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[23][9]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[19][9]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[27][9]~q\,
	dataf => \ALT_INV_regs[31][9]~q\,
	combout => \Mux22~3_combout\);

-- Location: FF_X33_Y5_N26
\regs[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][9]~q\);

-- Location: FF_X33_Y5_N14
\regs[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][9]~q\);

-- Location: FF_X33_Y5_N38
\regs[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][9]~q\);

-- Location: FF_X35_Y5_N20
\regs[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][9]~q\);

-- Location: LABCELL_X33_Y5_N39
\Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = ( \regs[16][9]~q\ & ( \regs[28][9]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[24][9]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[20][9]~q\))) ) ) ) # ( !\regs[16][9]~q\ & ( \regs[28][9]~q\ & ( 
-- (!\radd1[2]~input_o\ & (((\regs[24][9]~q\ & \radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[20][9]~q\))) ) ) ) # ( \regs[16][9]~q\ & ( !\regs[28][9]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # 
-- (\regs[24][9]~q\)))) # (\radd1[2]~input_o\ & (\regs[20][9]~q\ & ((!\radd1[3]~input_o\)))) ) ) ) # ( !\regs[16][9]~q\ & ( !\regs[28][9]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[24][9]~q\ & \radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (\regs[20][9]~q\ & 
-- ((!\radd1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[20][9]~q\,
	datab => \ALT_INV_regs[24][9]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[16][9]~q\,
	dataf => \ALT_INV_regs[28][9]~q\,
	combout => \Mux22~0_combout\);

-- Location: MLABCELL_X34_Y3_N24
\regs[25][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[25][9]~feeder_combout\ = ( \wdata[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[9]~input_o\,
	combout => \regs[25][9]~feeder_combout\);

-- Location: FF_X34_Y3_N26
\regs[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[25][9]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][9]~q\);

-- Location: FF_X34_Y3_N32
\regs[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][9]~q\);

-- Location: MLABCELL_X34_Y3_N54
\regs[29][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][9]~feeder_combout\ = ( \wdata[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[9]~input_o\,
	combout => \regs[29][9]~feeder_combout\);

-- Location: FF_X34_Y3_N56
\regs[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][9]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][9]~q\);

-- Location: FF_X35_Y5_N14
\regs[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][9]~q\);

-- Location: MLABCELL_X34_Y3_N21
\Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = ( \regs[29][9]~q\ & ( \regs[21][9]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[17][9]~q\))) # (\radd1[3]~input_o\ & (\regs[25][9]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[29][9]~q\ & ( \regs[21][9]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & ((\regs[17][9]~q\))) # (\radd1[3]~input_o\ & (\regs[25][9]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( \regs[29][9]~q\ & ( !\regs[21][9]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- ((\regs[17][9]~q\))) # (\radd1[3]~input_o\ & (\regs[25][9]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( !\regs[29][9]~q\ & ( !\regs[21][9]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[17][9]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[25][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][9]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[17][9]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[29][9]~q\,
	dataf => \ALT_INV_regs[21][9]~q\,
	combout => \Mux22~1_combout\);

-- Location: FF_X29_Y5_N35
\regs[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][9]~q\);

-- Location: FF_X29_Y5_N8
\regs[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][9]~q\);

-- Location: FF_X29_Y5_N20
\regs[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][9]~q\);

-- Location: FF_X30_Y6_N37
\regs[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[9]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][9]~q\);

-- Location: LABCELL_X29_Y5_N21
\Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~2_combout\ = ( \radd1[2]~input_o\ & ( \regs[18][9]~q\ & ( (!\radd1[3]~input_o\ & ((\regs[22][9]~q\))) # (\radd1[3]~input_o\ & (\regs[30][9]~q\)) ) ) ) # ( !\radd1[2]~input_o\ & ( \regs[18][9]~q\ & ( (!\radd1[3]~input_o\) # (\regs[26][9]~q\) ) ) ) # 
-- ( \radd1[2]~input_o\ & ( !\regs[18][9]~q\ & ( (!\radd1[3]~input_o\ & ((\regs[22][9]~q\))) # (\radd1[3]~input_o\ & (\regs[30][9]~q\)) ) ) ) # ( !\radd1[2]~input_o\ & ( !\regs[18][9]~q\ & ( (\regs[26][9]~q\ & \radd1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[26][9]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[30][9]~q\,
	datad => \ALT_INV_regs[22][9]~q\,
	datae => \ALT_INV_radd1[2]~input_o\,
	dataf => \ALT_INV_regs[18][9]~q\,
	combout => \Mux22~2_combout\);

-- Location: LABCELL_X33_Y5_N21
\Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~4_combout\ = ( \Mux22~1_combout\ & ( \Mux22~2_combout\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\Mux22~0_combout\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\Mux22~3_combout\))) ) ) ) # ( !\Mux22~1_combout\ & ( 
-- \Mux22~2_combout\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\Mux22~0_combout\)))) # (\radd1[0]~input_o\ & (\Mux22~3_combout\ & ((\radd1[1]~input_o\)))) ) ) ) # ( \Mux22~1_combout\ & ( !\Mux22~2_combout\ & ( (!\radd1[0]~input_o\ & 
-- (((\Mux22~0_combout\ & !\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\Mux22~3_combout\))) ) ) ) # ( !\Mux22~1_combout\ & ( !\Mux22~2_combout\ & ( (!\radd1[0]~input_o\ & (((\Mux22~0_combout\ & !\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & (\Mux22~3_combout\ & ((\radd1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux22~3_combout\,
	datab => \ALT_INV_Mux22~0_combout\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_Mux22~1_combout\,
	dataf => \ALT_INV_Mux22~2_combout\,
	combout => \Mux22~4_combout\);

-- Location: LABCELL_X33_Y7_N30
\Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~9_combout\ = ( \Mux22~6_combout\ & ( \Mux22~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & (\Mux22~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux22~8_combout\)))) ) ) ) # ( !\Mux22~6_combout\ & ( \Mux22~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux22~7_combout\))) # (\out1[30]~2_combout\ & (((\Mux22~8_combout\ & \out1[30]~3_combout\)))) ) ) ) # ( \Mux22~6_combout\ & ( !\Mux22~4_combout\ & ( (!\out1[30]~2_combout\ & (\Mux22~7_combout\ & 
-- ((\out1[30]~3_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux22~8_combout\)))) ) ) ) # ( !\Mux22~6_combout\ & ( !\Mux22~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux22~7_combout\)) # (\out1[30]~2_combout\ 
-- & ((\Mux22~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux22~7_combout\,
	datab => \ALT_INV_Mux22~8_combout\,
	datac => \ALT_INV_out1[30]~2_combout\,
	datad => \ALT_INV_out1[30]~3_combout\,
	datae => \ALT_INV_Mux22~6_combout\,
	dataf => \ALT_INV_Mux22~4_combout\,
	combout => \Mux22~9_combout\);

-- Location: FF_X33_Y7_N31
\out1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux22~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(9));

-- Location: IOIBUF_X22_Y0_N35
\wdata[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(10),
	o => \wdata[10]~input_o\);

-- Location: LABCELL_X27_Y1_N18
\regs[12][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][10]~feeder_combout\ = \wdata[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[12][10]~feeder_combout\);

-- Location: FF_X27_Y1_N20
\regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][10]~q\);

-- Location: FF_X27_Y1_N8
\regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][10]~q\);

-- Location: FF_X27_Y1_N50
\regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][10]~q\);

-- Location: FF_X33_Y1_N14
\regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][10]~q\);

-- Location: LABCELL_X27_Y1_N9
\Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~8_combout\ = ( \radd1[0]~input_o\ & ( \regs[13][10]~q\ & ( (!\radd1[1]~input_o\) # (\regs[15][10]~q\) ) ) ) # ( !\radd1[0]~input_o\ & ( \regs[13][10]~q\ & ( (!\radd1[1]~input_o\ & (\regs[12][10]~q\)) # (\radd1[1]~input_o\ & ((\regs[14][10]~q\))) ) 
-- ) ) # ( \radd1[0]~input_o\ & ( !\regs[13][10]~q\ & ( (\radd1[1]~input_o\ & \regs[15][10]~q\) ) ) ) # ( !\radd1[0]~input_o\ & ( !\regs[13][10]~q\ & ( (!\radd1[1]~input_o\ & (\regs[12][10]~q\)) # (\radd1[1]~input_o\ & ((\regs[14][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[12][10]~q\,
	datab => \ALT_INV_regs[14][10]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[15][10]~q\,
	datae => \ALT_INV_radd1[0]~input_o\,
	dataf => \ALT_INV_regs[13][10]~q\,
	combout => \Mux21~8_combout\);

-- Location: FF_X24_Y5_N44
\regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][10]~q\);

-- Location: LABCELL_X22_Y5_N18
\regs[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[1][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[1][10]~feeder_combout\);

-- Location: FF_X22_Y5_N20
\regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[1][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][10]~q\);

-- Location: MLABCELL_X21_Y5_N39
\regs[2][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[2][10]~feeder_combout\);

-- Location: FF_X21_Y5_N41
\regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][10]~q\);

-- Location: MLABCELL_X25_Y5_N24
\regs[5][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[5][10]~feeder_combout\);

-- Location: FF_X25_Y5_N26
\regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][10]~q\);

-- Location: FF_X24_Y5_N14
\regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][10]~q\);

-- Location: MLABCELL_X25_Y5_N54
\regs[6][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[6][10]~feeder_combout\);

-- Location: FF_X25_Y5_N56
\regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][10]~q\);

-- Location: FF_X24_Y5_N50
\regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][10]~q\);

-- Location: LABCELL_X24_Y5_N39
\Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~5_combout\ = ( \regs[6][10]~q\ & ( \regs[7][10]~q\ & ( ((!\radd1[0]~input_o\ & ((\regs[4][10]~q\))) # (\radd1[0]~input_o\ & (\regs[5][10]~q\))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[6][10]~q\ & ( \regs[7][10]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & ((\regs[4][10]~q\))) # (\radd1[0]~input_o\ & (\regs[5][10]~q\)))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) ) ) ) # ( \regs[6][10]~q\ & ( !\regs[7][10]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- ((\regs[4][10]~q\))) # (\radd1[0]~input_o\ & (\regs[5][10]~q\)))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) ) ) ) # ( !\regs[6][10]~q\ & ( !\regs[7][10]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[4][10]~q\))) # 
-- (\radd1[0]~input_o\ & (\regs[5][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[5][10]~q\,
	datac => \ALT_INV_regs[4][10]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[6][10]~q\,
	dataf => \ALT_INV_regs[7][10]~q\,
	combout => \Mux21~5_combout\);

-- Location: LABCELL_X24_Y5_N45
\Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~6_combout\ = ( \regs[2][10]~q\ & ( \Mux21~5_combout\ & ( (!\out1[30]~0_combout\) # ((!\out1[30]~1_combout\ & ((\regs[1][10]~q\))) # (\out1[30]~1_combout\ & (\regs[3][10]~q\))) ) ) ) # ( !\regs[2][10]~q\ & ( \Mux21~5_combout\ & ( 
-- (!\out1[30]~0_combout\ & (((!\out1[30]~1_combout\)))) # (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & ((\regs[1][10]~q\))) # (\out1[30]~1_combout\ & (\regs[3][10]~q\)))) ) ) ) # ( \regs[2][10]~q\ & ( !\Mux21~5_combout\ & ( (!\out1[30]~0_combout\ & 
-- (((\out1[30]~1_combout\)))) # (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & ((\regs[1][10]~q\))) # (\out1[30]~1_combout\ & (\regs[3][10]~q\)))) ) ) ) # ( !\regs[2][10]~q\ & ( !\Mux21~5_combout\ & ( (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & 
-- ((\regs[1][10]~q\))) # (\out1[30]~1_combout\ & (\regs[3][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][10]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_regs[1][10]~q\,
	datad => \ALT_INV_out1[30]~1_combout\,
	datae => \ALT_INV_regs[2][10]~q\,
	dataf => \ALT_INV_Mux21~5_combout\,
	combout => \Mux21~6_combout\);

-- Location: FF_X27_Y6_N26
\regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][10]~q\);

-- Location: FF_X27_Y6_N2
\regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][10]~q\);

-- Location: FF_X27_Y6_N56
\regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][10]~q\);

-- Location: FF_X22_Y6_N1
\regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][10]~q\);

-- Location: LABCELL_X27_Y6_N57
\Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~7_combout\ = ( \regs[10][10]~q\ & ( \regs[8][10]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\regs[9][10]~q\)) # (\radd1[1]~input_o\ & ((\regs[11][10]~q\)))) ) ) ) # ( !\regs[10][10]~q\ & ( \regs[8][10]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[9][10]~q\)) # (\radd1[1]~input_o\ & ((\regs[11][10]~q\))))) ) ) ) # ( \regs[10][10]~q\ & ( !\regs[8][10]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[9][10]~q\)) # (\radd1[1]~input_o\ & ((\regs[11][10]~q\))))) ) ) ) # ( !\regs[10][10]~q\ & ( !\regs[8][10]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[9][10]~q\)) # (\radd1[1]~input_o\ & 
-- ((\regs[11][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[9][10]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[11][10]~q\,
	datae => \ALT_INV_regs[10][10]~q\,
	dataf => \ALT_INV_regs[8][10]~q\,
	combout => \Mux21~7_combout\);

-- Location: MLABCELL_X28_Y3_N57
\regs[29][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[29][10]~feeder_combout\);

-- Location: FF_X28_Y3_N59
\regs[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][10]~q\);

-- Location: MLABCELL_X28_Y3_N15
\regs[21][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[21][10]~feeder_combout\);

-- Location: FF_X28_Y3_N17
\regs[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][10]~q\);

-- Location: FF_X28_Y3_N47
\regs[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][10]~q\);

-- Location: LABCELL_X27_Y3_N24
\regs[25][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[25][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[25][10]~feeder_combout\);

-- Location: FF_X27_Y3_N26
\regs[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[25][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][10]~q\);

-- Location: MLABCELL_X28_Y3_N51
\Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = ( \regs[17][10]~q\ & ( \regs[25][10]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[21][10]~q\))) # (\radd1[3]~input_o\ & (\regs[29][10]~q\))) ) ) ) # ( !\regs[17][10]~q\ & ( \regs[25][10]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\regs[21][10]~q\ & \radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[29][10]~q\))) ) ) ) # ( \regs[17][10]~q\ & ( !\regs[25][10]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[21][10]~q\)))) # 
-- (\radd1[3]~input_o\ & (\regs[29][10]~q\ & ((\radd1[2]~input_o\)))) ) ) ) # ( !\regs[17][10]~q\ & ( !\regs[25][10]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[21][10]~q\))) # (\radd1[3]~input_o\ & (\regs[29][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[29][10]~q\,
	datac => \ALT_INV_regs[21][10]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[17][10]~q\,
	dataf => \ALT_INV_regs[25][10]~q\,
	combout => \Mux21~1_combout\);

-- Location: MLABCELL_X28_Y1_N24
\regs[16][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[16][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[16][10]~feeder_combout\);

-- Location: FF_X28_Y1_N26
\regs[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[16][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][10]~q\);

-- Location: MLABCELL_X28_Y1_N57
\regs[24][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[24][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[24][10]~feeder_combout\);

-- Location: FF_X28_Y1_N59
\regs[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[24][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][10]~q\);

-- Location: LABCELL_X29_Y1_N54
\regs[28][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[28][10]~feeder_combout\);

-- Location: FF_X29_Y1_N56
\regs[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][10]~q\);

-- Location: LABCELL_X29_Y1_N45
\regs[20][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][10]~feeder_combout\ = ( \wdata[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[20][10]~feeder_combout\);

-- Location: FF_X29_Y1_N47
\regs[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][10]~q\);

-- Location: MLABCELL_X28_Y1_N42
\Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = ( \regs[28][10]~q\ & ( \regs[20][10]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[16][10]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][10]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[28][10]~q\ & ( \regs[20][10]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & (\regs[16][10]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][10]~q\))))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\)) ) ) ) # ( \regs[28][10]~q\ & ( !\regs[20][10]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- (\regs[16][10]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][10]~q\))))) # (\radd1[2]~input_o\ & (\radd1[3]~input_o\)) ) ) ) # ( !\regs[28][10]~q\ & ( !\regs[20][10]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[16][10]~q\)) # 
-- (\radd1[3]~input_o\ & ((\regs[24][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[16][10]~q\,
	datad => \ALT_INV_regs[24][10]~q\,
	datae => \ALT_INV_regs[28][10]~q\,
	dataf => \ALT_INV_regs[20][10]~q\,
	combout => \Mux21~0_combout\);

-- Location: FF_X34_Y5_N29
\regs[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][10]~q\);

-- Location: MLABCELL_X34_Y5_N42
\regs[27][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][10]~feeder_combout\ = \wdata[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[10]~input_o\,
	combout => \regs[27][10]~feeder_combout\);

-- Location: FF_X34_Y5_N43
\regs[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][10]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][10]~q\);

-- Location: FF_X34_Y5_N32
\regs[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][10]~q\);

-- Location: FF_X34_Y2_N31
\regs[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][10]~q\);

-- Location: LABCELL_X35_Y5_N36
\Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~3_combout\ = ( \regs[31][10]~q\ & ( \regs[19][10]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[27][10]~q\)))) # (\radd1[2]~input_o\ & (((\regs[23][10]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[31][10]~q\ & ( \regs[19][10]~q\ 
-- & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[27][10]~q\)))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[23][10]~q\))) ) ) ) # ( \regs[31][10]~q\ & ( !\regs[19][10]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & 
-- ((\regs[27][10]~q\)))) # (\radd1[2]~input_o\ & (((\regs[23][10]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[31][10]~q\ & ( !\regs[19][10]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & ((\regs[27][10]~q\)))) # (\radd1[2]~input_o\ & 
-- (!\radd1[3]~input_o\ & (\regs[23][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[23][10]~q\,
	datad => \ALT_INV_regs[27][10]~q\,
	datae => \ALT_INV_regs[31][10]~q\,
	dataf => \ALT_INV_regs[19][10]~q\,
	combout => \Mux21~3_combout\);

-- Location: FF_X28_Y6_N56
\regs[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][10]~q\);

-- Location: FF_X28_Y6_N17
\regs[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][10]~q\);

-- Location: FF_X28_Y6_N44
\regs[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][10]~q\);

-- Location: FF_X29_Y5_N49
\regs[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[10]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][10]~q\);

-- Location: MLABCELL_X28_Y6_N57
\Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~2_combout\ = ( \radd1[2]~input_o\ & ( \regs[26][10]~q\ & ( (!\radd1[3]~input_o\ & (\regs[22][10]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][10]~q\))) ) ) ) # ( !\radd1[2]~input_o\ & ( \regs[26][10]~q\ & ( (\radd1[3]~input_o\) # (\regs[18][10]~q\) ) ) 
-- ) # ( \radd1[2]~input_o\ & ( !\regs[26][10]~q\ & ( (!\radd1[3]~input_o\ & (\regs[22][10]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][10]~q\))) ) ) ) # ( !\radd1[2]~input_o\ & ( !\regs[26][10]~q\ & ( (\regs[18][10]~q\ & !\radd1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[22][10]~q\,
	datab => \ALT_INV_regs[18][10]~q\,
	datac => \ALT_INV_regs[30][10]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_radd1[2]~input_o\,
	dataf => \ALT_INV_regs[26][10]~q\,
	combout => \Mux21~2_combout\);

-- Location: MLABCELL_X28_Y5_N6
\Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~4_combout\ = ( \Mux21~3_combout\ & ( \Mux21~2_combout\ & ( ((!\radd1[0]~input_o\ & ((\Mux21~0_combout\))) # (\radd1[0]~input_o\ & (\Mux21~1_combout\))) # (\radd1[1]~input_o\) ) ) ) # ( !\Mux21~3_combout\ & ( \Mux21~2_combout\ & ( 
-- (!\radd1[0]~input_o\ & (((\Mux21~0_combout\) # (\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (\Mux21~1_combout\ & (!\radd1[1]~input_o\))) ) ) ) # ( \Mux21~3_combout\ & ( !\Mux21~2_combout\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\ & 
-- \Mux21~0_combout\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\Mux21~1_combout\))) ) ) ) # ( !\Mux21~3_combout\ & ( !\Mux21~2_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\Mux21~0_combout\))) # (\radd1[0]~input_o\ & 
-- (\Mux21~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_Mux21~1_combout\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_Mux21~0_combout\,
	datae => \ALT_INV_Mux21~3_combout\,
	dataf => \ALT_INV_Mux21~2_combout\,
	combout => \Mux21~4_combout\);

-- Location: MLABCELL_X28_Y5_N18
\Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~9_combout\ = ( \Mux21~7_combout\ & ( \Mux21~4_combout\ & ( (!\out1[30]~2_combout\) # ((!\out1[30]~3_combout\ & ((\Mux21~6_combout\))) # (\out1[30]~3_combout\ & (\Mux21~8_combout\))) ) ) ) # ( !\Mux21~7_combout\ & ( \Mux21~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (!\out1[30]~3_combout\)) # (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & ((\Mux21~6_combout\))) # (\out1[30]~3_combout\ & (\Mux21~8_combout\)))) ) ) ) # ( \Mux21~7_combout\ & ( !\Mux21~4_combout\ & ( (!\out1[30]~2_combout\ & 
-- (\out1[30]~3_combout\)) # (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & ((\Mux21~6_combout\))) # (\out1[30]~3_combout\ & (\Mux21~8_combout\)))) ) ) ) # ( !\Mux21~7_combout\ & ( !\Mux21~4_combout\ & ( (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & 
-- ((\Mux21~6_combout\))) # (\out1[30]~3_combout\ & (\Mux21~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_out1[30]~3_combout\,
	datac => \ALT_INV_Mux21~8_combout\,
	datad => \ALT_INV_Mux21~6_combout\,
	datae => \ALT_INV_Mux21~7_combout\,
	dataf => \ALT_INV_Mux21~4_combout\,
	combout => \Mux21~9_combout\);

-- Location: FF_X28_Y5_N19
\out1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux21~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(10));

-- Location: IOIBUF_X20_Y0_N1
\wdata[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(11),
	o => \wdata[11]~input_o\);

-- Location: FF_X27_Y1_N19
\regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][11]~q\);

-- Location: FF_X25_Y1_N44
\regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][11]~q\);

-- Location: FF_X25_Y1_N38
\regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][11]~q\);

-- Location: FF_X24_Y1_N29
\regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][11]~q\);

-- Location: MLABCELL_X25_Y1_N18
\Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~8_combout\ = ( \regs[14][11]~q\ & ( \regs[13][11]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\regs[12][11]~q\))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\) # (\regs[15][11]~q\)))) ) ) ) # ( !\regs[14][11]~q\ & ( \regs[13][11]~q\ 
-- & ( (!\radd1[0]~input_o\ & (\regs[12][11]~q\ & ((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\) # (\regs[15][11]~q\)))) ) ) ) # ( \regs[14][11]~q\ & ( !\regs[13][11]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # 
-- (\regs[12][11]~q\))) # (\radd1[0]~input_o\ & (((\regs[15][11]~q\ & \radd1[1]~input_o\)))) ) ) ) # ( !\regs[14][11]~q\ & ( !\regs[13][11]~q\ & ( (!\radd1[0]~input_o\ & (\regs[12][11]~q\ & ((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & 
-- (((\regs[15][11]~q\ & \radd1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[12][11]~q\,
	datab => \ALT_INV_regs[15][11]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[14][11]~q\,
	dataf => \ALT_INV_regs[13][11]~q\,
	combout => \Mux20~8_combout\);

-- Location: FF_X19_Y2_N2
\regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][11]~q\);

-- Location: LABCELL_X18_Y2_N54
\regs[1][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[1][11]~feeder_combout\ = ( \wdata[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[11]~input_o\,
	combout => \regs[1][11]~feeder_combout\);

-- Location: FF_X18_Y2_N56
\regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[1][11]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][11]~q\);

-- Location: LABCELL_X17_Y2_N54
\regs[2][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][11]~feeder_combout\ = ( \wdata[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[11]~input_o\,
	combout => \regs[2][11]~feeder_combout\);

-- Location: FF_X17_Y2_N55
\regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][11]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][11]~q\);

-- Location: FF_X19_Y2_N56
\regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][11]~q\);

-- Location: FF_X19_Y2_N20
\regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][11]~q\);

-- Location: LABCELL_X18_Y2_N3
\regs[6][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][11]~feeder_combout\ = ( \wdata[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[11]~input_o\,
	combout => \regs[6][11]~feeder_combout\);

-- Location: FF_X18_Y2_N5
\regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][11]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][11]~q\);

-- Location: LABCELL_X18_Y2_N9
\regs[5][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][11]~feeder_combout\ = ( \wdata[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[11]~input_o\,
	combout => \regs[5][11]~feeder_combout\);

-- Location: FF_X18_Y2_N11
\regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][11]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][11]~q\);

-- Location: LABCELL_X19_Y2_N9
\Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~5_combout\ = ( \regs[6][11]~q\ & ( \regs[5][11]~q\ & ( (!\radd1[0]~input_o\ & (((\regs[4][11]~q\) # (\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[7][11]~q\))) ) ) ) # ( !\regs[6][11]~q\ & ( \regs[5][11]~q\ & ( 
-- (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\ & \regs[4][11]~q\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[7][11]~q\))) ) ) ) # ( \regs[6][11]~q\ & ( !\regs[5][11]~q\ & ( (!\radd1[0]~input_o\ & (((\regs[4][11]~q\) # 
-- (\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (\regs[7][11]~q\ & (\radd1[1]~input_o\))) ) ) ) # ( !\regs[6][11]~q\ & ( !\regs[5][11]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\ & \regs[4][11]~q\)))) # (\radd1[0]~input_o\ & (\regs[7][11]~q\ & 
-- (\radd1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[7][11]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[4][11]~q\,
	datae => \ALT_INV_regs[6][11]~q\,
	dataf => \ALT_INV_regs[5][11]~q\,
	combout => \Mux20~5_combout\);

-- Location: LABCELL_X19_Y2_N3
\Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~6_combout\ = ( \regs[2][11]~q\ & ( \Mux20~5_combout\ & ( (!\out1[30]~0_combout\) # ((!\out1[30]~1_combout\ & ((\regs[1][11]~q\))) # (\out1[30]~1_combout\ & (\regs[3][11]~q\))) ) ) ) # ( !\regs[2][11]~q\ & ( \Mux20~5_combout\ & ( 
-- (!\out1[30]~1_combout\ & (((!\out1[30]~0_combout\) # (\regs[1][11]~q\)))) # (\out1[30]~1_combout\ & (\regs[3][11]~q\ & (\out1[30]~0_combout\))) ) ) ) # ( \regs[2][11]~q\ & ( !\Mux20~5_combout\ & ( (!\out1[30]~1_combout\ & (((\out1[30]~0_combout\ & 
-- \regs[1][11]~q\)))) # (\out1[30]~1_combout\ & (((!\out1[30]~0_combout\)) # (\regs[3][11]~q\))) ) ) ) # ( !\regs[2][11]~q\ & ( !\Mux20~5_combout\ & ( (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & ((\regs[1][11]~q\))) # (\out1[30]~1_combout\ & 
-- (\regs[3][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][11]~q\,
	datab => \ALT_INV_out1[30]~1_combout\,
	datac => \ALT_INV_out1[30]~0_combout\,
	datad => \ALT_INV_regs[1][11]~q\,
	datae => \ALT_INV_regs[2][11]~q\,
	dataf => \ALT_INV_Mux20~5_combout\,
	combout => \Mux20~6_combout\);

-- Location: FF_X18_Y6_N14
\regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][11]~q\);

-- Location: FF_X18_Y6_N20
\regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][11]~q\);

-- Location: LABCELL_X17_Y6_N12
\regs[8][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][11]~feeder_combout\ = ( \wdata[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[11]~input_o\,
	combout => \regs[8][11]~feeder_combout\);

-- Location: FF_X17_Y6_N13
\regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][11]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][11]~q\);

-- Location: FF_X18_Y6_N44
\regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][11]~q\);

-- Location: LABCELL_X18_Y6_N48
\Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~7_combout\ = ( \regs[8][11]~q\ & ( \regs[10][11]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & ((\regs[9][11]~q\))) # (\radd1[1]~input_o\ & (\regs[11][11]~q\))) ) ) ) # ( !\regs[8][11]~q\ & ( \regs[10][11]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[9][11]~q\))) # (\radd1[1]~input_o\ & (\regs[11][11]~q\)))) ) ) ) # ( \regs[8][11]~q\ & ( !\regs[10][11]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[9][11]~q\))) # (\radd1[1]~input_o\ & (\regs[11][11]~q\)))) ) ) ) # ( !\regs[8][11]~q\ & ( !\regs[10][11]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[9][11]~q\))) # (\radd1[1]~input_o\ 
-- & (\regs[11][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[11][11]~q\,
	datac => \ALT_INV_regs[9][11]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[8][11]~q\,
	dataf => \ALT_INV_regs[10][11]~q\,
	combout => \Mux20~7_combout\);

-- Location: FF_X22_Y2_N44
\regs[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][11]~q\);

-- Location: FF_X22_Y2_N26
\regs[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][11]~q\);

-- Location: FF_X22_Y2_N38
\regs[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][11]~q\);

-- Location: FF_X22_Y1_N20
\regs[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][11]~q\);

-- Location: LABCELL_X22_Y2_N57
\Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~3_combout\ = ( \regs[31][11]~q\ & ( \regs[19][11]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[27][11]~q\)))) # (\radd1[2]~input_o\ & (((\regs[23][11]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[31][11]~q\ & ( \regs[19][11]~q\ 
-- & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[27][11]~q\)))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[23][11]~q\))) ) ) ) # ( \regs[31][11]~q\ & ( !\regs[19][11]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & 
-- ((\regs[27][11]~q\)))) # (\radd1[2]~input_o\ & (((\regs[23][11]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[31][11]~q\ & ( !\regs[19][11]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & ((\regs[27][11]~q\)))) # (\radd1[2]~input_o\ & 
-- (!\radd1[3]~input_o\ & (\regs[23][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[23][11]~q\,
	datad => \ALT_INV_regs[27][11]~q\,
	datae => \ALT_INV_regs[31][11]~q\,
	dataf => \ALT_INV_regs[19][11]~q\,
	combout => \Mux20~3_combout\);

-- Location: FF_X25_Y2_N35
\regs[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][11]~q\);

-- Location: FF_X25_Y2_N14
\regs[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][11]~q\);

-- Location: FF_X25_Y2_N2
\regs[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][11]~q\);

-- Location: FF_X27_Y2_N47
\regs[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][11]~q\);

-- Location: MLABCELL_X25_Y2_N3
\Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~2_combout\ = ( \regs[22][11]~q\ & ( \regs[18][11]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & ((\regs[26][11]~q\))) # (\radd1[2]~input_o\ & (\regs[30][11]~q\))) ) ) ) # ( !\regs[22][11]~q\ & ( \regs[18][11]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((!\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[26][11]~q\))) # (\radd1[2]~input_o\ & (\regs[30][11]~q\)))) ) ) ) # ( \regs[22][11]~q\ & ( !\regs[18][11]~q\ & ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\)))) # 
-- (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[26][11]~q\))) # (\radd1[2]~input_o\ & (\regs[30][11]~q\)))) ) ) ) # ( !\regs[22][11]~q\ & ( !\regs[18][11]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[26][11]~q\))) # 
-- (\radd1[2]~input_o\ & (\regs[30][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][11]~q\,
	datab => \ALT_INV_regs[26][11]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[22][11]~q\,
	dataf => \ALT_INV_regs[18][11]~q\,
	combout => \Mux20~2_combout\);

-- Location: FF_X21_Y3_N8
\regs[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][11]~q\);

-- Location: LABCELL_X22_Y4_N9
\regs[29][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][11]~feeder_combout\ = \wdata[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[11]~input_o\,
	combout => \regs[29][11]~feeder_combout\);

-- Location: FF_X22_Y4_N10
\regs[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][11]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][11]~q\);

-- Location: FF_X21_Y3_N56
\regs[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][11]~q\);

-- Location: FF_X21_Y3_N50
\regs[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][11]~q\);

-- Location: MLABCELL_X21_Y3_N39
\Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = ( \regs[21][11]~q\ & ( \regs[17][11]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[25][11]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][11]~q\)))) ) ) ) # ( !\regs[21][11]~q\ & ( \regs[17][11]~q\ & ( (!\radd1[3]~input_o\ & 
-- (!\radd1[2]~input_o\)) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[25][11]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][11]~q\))))) ) ) ) # ( \regs[21][11]~q\ & ( !\regs[17][11]~q\ & ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\)) # 
-- (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[25][11]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][11]~q\))))) ) ) ) # ( !\regs[21][11]~q\ & ( !\regs[17][11]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[25][11]~q\)) # (\radd1[2]~input_o\ 
-- & ((\regs[29][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[25][11]~q\,
	datad => \ALT_INV_regs[29][11]~q\,
	datae => \ALT_INV_regs[21][11]~q\,
	dataf => \ALT_INV_regs[17][11]~q\,
	combout => \Mux20~1_combout\);

-- Location: FF_X24_Y4_N14
\regs[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][11]~q\);

-- Location: FF_X24_Y4_N32
\regs[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][11]~q\);

-- Location: FF_X24_Y2_N35
\regs[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[11]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][11]~q\);

-- Location: LABCELL_X24_Y6_N21
\regs[28][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][11]~feeder_combout\ = ( \wdata[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[11]~input_o\,
	combout => \regs[28][11]~feeder_combout\);

-- Location: FF_X24_Y6_N23
\regs[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][11]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][11]~q\);

-- Location: LABCELL_X24_Y4_N3
\Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = ( \radd1[2]~input_o\ & ( \regs[28][11]~q\ & ( (\regs[20][11]~q\) # (\radd1[3]~input_o\) ) ) ) # ( !\radd1[2]~input_o\ & ( \regs[28][11]~q\ & ( (!\radd1[3]~input_o\ & (\regs[16][11]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][11]~q\))) ) ) 
-- ) # ( \radd1[2]~input_o\ & ( !\regs[28][11]~q\ & ( (!\radd1[3]~input_o\ & \regs[20][11]~q\) ) ) ) # ( !\radd1[2]~input_o\ & ( !\regs[28][11]~q\ & ( (!\radd1[3]~input_o\ & (\regs[16][11]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[16][11]~q\,
	datac => \ALT_INV_regs[24][11]~q\,
	datad => \ALT_INV_regs[20][11]~q\,
	datae => \ALT_INV_radd1[2]~input_o\,
	dataf => \ALT_INV_regs[28][11]~q\,
	combout => \Mux20~0_combout\);

-- Location: MLABCELL_X25_Y3_N15
\Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~4_combout\ = ( \Mux20~1_combout\ & ( \Mux20~0_combout\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\Mux20~2_combout\))) # (\radd1[0]~input_o\ & (\Mux20~3_combout\))) ) ) ) # ( !\Mux20~1_combout\ & ( \Mux20~0_combout\ & ( 
-- (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\Mux20~2_combout\))) # (\radd1[0]~input_o\ & (\Mux20~3_combout\)))) ) ) ) # ( \Mux20~1_combout\ & ( !\Mux20~0_combout\ & ( (!\radd1[1]~input_o\ & 
-- (((\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\Mux20~2_combout\))) # (\radd1[0]~input_o\ & (\Mux20~3_combout\)))) ) ) ) # ( !\Mux20~1_combout\ & ( !\Mux20~0_combout\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- ((\Mux20~2_combout\))) # (\radd1[0]~input_o\ & (\Mux20~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux20~3_combout\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_Mux20~2_combout\,
	datae => \ALT_INV_Mux20~1_combout\,
	dataf => \ALT_INV_Mux20~0_combout\,
	combout => \Mux20~4_combout\);

-- Location: MLABCELL_X25_Y3_N30
\Mux20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~9_combout\ = ( \out1[30]~3_combout\ & ( \Mux20~4_combout\ & ( (!\out1[30]~2_combout\ & ((\Mux20~7_combout\))) # (\out1[30]~2_combout\ & (\Mux20~8_combout\)) ) ) ) # ( !\out1[30]~3_combout\ & ( \Mux20~4_combout\ & ( (!\out1[30]~2_combout\) # 
-- (\Mux20~6_combout\) ) ) ) # ( \out1[30]~3_combout\ & ( !\Mux20~4_combout\ & ( (!\out1[30]~2_combout\ & ((\Mux20~7_combout\))) # (\out1[30]~2_combout\ & (\Mux20~8_combout\)) ) ) ) # ( !\out1[30]~3_combout\ & ( !\Mux20~4_combout\ & ( (\out1[30]~2_combout\ & 
-- \Mux20~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_Mux20~8_combout\,
	datac => \ALT_INV_Mux20~6_combout\,
	datad => \ALT_INV_Mux20~7_combout\,
	datae => \ALT_INV_out1[30]~3_combout\,
	dataf => \ALT_INV_Mux20~4_combout\,
	combout => \Mux20~9_combout\);

-- Location: FF_X25_Y3_N31
\out1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux20~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(11));

-- Location: IOIBUF_X34_Y0_N92
\wdata[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(12),
	o => \wdata[12]~input_o\);

-- Location: LABCELL_X36_Y7_N48
\regs[13][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][12]~feeder_combout\ = ( \wdata[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[12]~input_o\,
	combout => \regs[13][12]~feeder_combout\);

-- Location: FF_X36_Y7_N50
\regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][12]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][12]~q\);

-- Location: LABCELL_X36_Y7_N6
\regs[14][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[14][12]~feeder_combout\ = ( \wdata[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[12]~input_o\,
	combout => \regs[14][12]~feeder_combout\);

-- Location: FF_X36_Y7_N8
\regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[14][12]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][12]~q\);

-- Location: LABCELL_X36_Y6_N18
\regs[12][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][12]~feeder_combout\ = ( \wdata[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[12]~input_o\,
	combout => \regs[12][12]~feeder_combout\);

-- Location: FF_X36_Y6_N20
\regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][12]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][12]~q\);

-- Location: LABCELL_X36_Y6_N48
\regs[15][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[15][12]~feeder_combout\ = ( \wdata[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[12]~input_o\,
	combout => \regs[15][12]~feeder_combout\);

-- Location: FF_X36_Y6_N50
\regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[15][12]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][12]~q\);

-- Location: LABCELL_X36_Y7_N30
\Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~8_combout\ = ( \regs[12][12]~q\ & ( \regs[15][12]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\regs[13][12]~q\)))) # (\radd1[1]~input_o\ & (((\regs[14][12]~q\)) # (\radd1[0]~input_o\))) ) ) ) # ( !\regs[12][12]~q\ & ( \regs[15][12]~q\ 
-- & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\regs[13][12]~q\))) # (\radd1[1]~input_o\ & (((\regs[14][12]~q\)) # (\radd1[0]~input_o\))) ) ) ) # ( \regs[12][12]~q\ & ( !\regs[15][12]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # 
-- ((\regs[13][12]~q\)))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & ((\regs[14][12]~q\)))) ) ) ) # ( !\regs[12][12]~q\ & ( !\regs[15][12]~q\ & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\regs[13][12]~q\))) # (\radd1[1]~input_o\ & 
-- (!\radd1[0]~input_o\ & ((\regs[14][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[13][12]~q\,
	datad => \ALT_INV_regs[14][12]~q\,
	datae => \ALT_INV_regs[12][12]~q\,
	dataf => \ALT_INV_regs[15][12]~q\,
	combout => \Mux19~8_combout\);

-- Location: FF_X30_Y6_N14
\regs[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][12]~q\);

-- Location: FF_X30_Y6_N50
\regs[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][12]~q\);

-- Location: FF_X30_Y6_N2
\regs[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][12]~q\);

-- Location: FF_X29_Y2_N37
\regs[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][12]~q\);

-- Location: LABCELL_X30_Y6_N15
\Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~2_combout\ = ( \regs[18][12]~q\ & ( \regs[26][12]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[22][12]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][12]~q\)))) ) ) ) # ( !\regs[18][12]~q\ & ( \regs[26][12]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][12]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][12]~q\))))) ) ) ) # ( \regs[18][12]~q\ & ( !\regs[26][12]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][12]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][12]~q\))))) ) ) ) # ( !\regs[18][12]~q\ & ( !\regs[26][12]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][12]~q\)) # (\radd1[3]~input_o\ 
-- & ((\regs[30][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[22][12]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[30][12]~q\,
	datae => \ALT_INV_regs[18][12]~q\,
	dataf => \ALT_INV_regs[26][12]~q\,
	combout => \Mux19~2_combout\);

-- Location: FF_X31_Y4_N44
\regs[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][12]~q\);

-- Location: FF_X31_Y4_N53
\regs[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][12]~q\);

-- Location: FF_X31_Y4_N2
\regs[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][12]~q\);

-- Location: MLABCELL_X28_Y4_N54
\regs[19][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][12]~feeder_combout\ = \wdata[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_wdata[12]~input_o\,
	combout => \regs[19][12]~feeder_combout\);

-- Location: FF_X28_Y4_N55
\regs[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][12]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][12]~q\);

-- Location: LABCELL_X31_Y4_N45
\Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~3_combout\ = ( \regs[31][12]~q\ & ( \regs[19][12]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[27][12]~q\)))) # (\radd1[2]~input_o\ & (((\regs[23][12]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[31][12]~q\ & ( \regs[19][12]~q\ 
-- & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[27][12]~q\)))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[23][12]~q\))) ) ) ) # ( \regs[31][12]~q\ & ( !\regs[19][12]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & 
-- ((\regs[27][12]~q\)))) # (\radd1[2]~input_o\ & (((\regs[23][12]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[31][12]~q\ & ( !\regs[19][12]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & ((\regs[27][12]~q\)))) # (\radd1[2]~input_o\ & 
-- (!\radd1[3]~input_o\ & (\regs[23][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[23][12]~q\,
	datad => \ALT_INV_regs[27][12]~q\,
	datae => \ALT_INV_regs[31][12]~q\,
	dataf => \ALT_INV_regs[19][12]~q\,
	combout => \Mux19~3_combout\);

-- Location: FF_X31_Y3_N8
\regs[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][12]~q\);

-- Location: FF_X31_Y3_N2
\regs[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][12]~q\);

-- Location: FF_X31_Y3_N43
\regs[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][12]~q\);

-- Location: FF_X33_Y3_N35
\regs[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][12]~q\);

-- Location: LABCELL_X31_Y3_N9
\Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = ( \regs[21][12]~q\ & ( \regs[29][12]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[17][12]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][12]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[21][12]~q\ & ( \regs[29][12]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & (\regs[17][12]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][12]~q\))))) # (\radd1[2]~input_o\ & (\radd1[3]~input_o\)) ) ) ) # ( \regs[21][12]~q\ & ( !\regs[29][12]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- (\regs[17][12]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][12]~q\))))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\)) ) ) ) # ( !\regs[21][12]~q\ & ( !\regs[29][12]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[17][12]~q\)) # 
-- (\radd1[3]~input_o\ & ((\regs[25][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[17][12]~q\,
	datad => \ALT_INV_regs[25][12]~q\,
	datae => \ALT_INV_regs[21][12]~q\,
	dataf => \ALT_INV_regs[29][12]~q\,
	combout => \Mux19~1_combout\);

-- Location: FF_X34_Y6_N56
\regs[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][12]~q\);

-- Location: FF_X33_Y6_N14
\regs[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][12]~q\);

-- Location: FF_X33_Y6_N23
\regs[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][12]~q\);

-- Location: LABCELL_X33_Y6_N39
\regs[20][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][12]~feeder_combout\ = \wdata[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[12]~input_o\,
	combout => \regs[20][12]~feeder_combout\);

-- Location: FF_X33_Y6_N40
\regs[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][12]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][12]~q\);

-- Location: MLABCELL_X34_Y6_N57
\Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = ( \regs[28][12]~q\ & ( \regs[20][12]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[16][12]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][12]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[28][12]~q\ & ( \regs[20][12]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\)) # (\regs[16][12]~q\))) # (\radd1[3]~input_o\ & (((\regs[24][12]~q\ & !\radd1[2]~input_o\)))) ) ) ) # ( \regs[28][12]~q\ & ( !\regs[20][12]~q\ & ( (!\radd1[3]~input_o\ & (\regs[16][12]~q\ & ((!\radd1[2]~input_o\)))) # 
-- (\radd1[3]~input_o\ & (((\radd1[2]~input_o\) # (\regs[24][12]~q\)))) ) ) ) # ( !\regs[28][12]~q\ & ( !\regs[20][12]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[16][12]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[16][12]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[24][12]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[28][12]~q\,
	dataf => \ALT_INV_regs[20][12]~q\,
	combout => \Mux19~0_combout\);

-- Location: LABCELL_X33_Y7_N42
\Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~4_combout\ = ( \Mux19~1_combout\ & ( \Mux19~0_combout\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & (\Mux19~2_combout\)) # (\radd1[0]~input_o\ & ((\Mux19~3_combout\)))) ) ) ) # ( !\Mux19~1_combout\ & ( \Mux19~0_combout\ & ( 
-- (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\Mux19~2_combout\)) # (\radd1[0]~input_o\ & ((\Mux19~3_combout\))))) ) ) ) # ( \Mux19~1_combout\ & ( !\Mux19~0_combout\ & ( (!\radd1[1]~input_o\ & 
-- (((\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\Mux19~2_combout\)) # (\radd1[0]~input_o\ & ((\Mux19~3_combout\))))) ) ) ) # ( !\Mux19~1_combout\ & ( !\Mux19~0_combout\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- (\Mux19~2_combout\)) # (\radd1[0]~input_o\ & ((\Mux19~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_Mux19~2_combout\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_Mux19~3_combout\,
	datae => \ALT_INV_Mux19~1_combout\,
	dataf => \ALT_INV_Mux19~0_combout\,
	combout => \Mux19~4_combout\);

-- Location: LABCELL_X30_Y7_N24
\regs[9][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][12]~feeder_combout\ = \wdata[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[12]~input_o\,
	combout => \regs[9][12]~feeder_combout\);

-- Location: FF_X30_Y7_N25
\regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][12]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][12]~q\);

-- Location: FF_X30_Y7_N8
\regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][12]~q\);

-- Location: FF_X34_Y7_N50
\regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][12]~q\);

-- Location: LABCELL_X33_Y4_N42
\regs[11][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[11][12]~feeder_combout\ = ( \wdata[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[12]~input_o\,
	combout => \regs[11][12]~feeder_combout\);

-- Location: FF_X33_Y4_N44
\regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[11][12]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][12]~q\);

-- Location: MLABCELL_X34_Y7_N27
\Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~7_combout\ = ( \radd1[1]~input_o\ & ( \regs[11][12]~q\ & ( (\regs[10][12]~q\) # (\radd1[0]~input_o\) ) ) ) # ( !\radd1[1]~input_o\ & ( \regs[11][12]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[8][12]~q\))) # (\radd1[0]~input_o\ & (\regs[9][12]~q\)) ) ) ) 
-- # ( \radd1[1]~input_o\ & ( !\regs[11][12]~q\ & ( (!\radd1[0]~input_o\ & \regs[10][12]~q\) ) ) ) # ( !\radd1[1]~input_o\ & ( !\regs[11][12]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[8][12]~q\))) # (\radd1[0]~input_o\ & (\regs[9][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[9][12]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[8][12]~q\,
	datad => \ALT_INV_regs[10][12]~q\,
	datae => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_regs[11][12]~q\,
	combout => \Mux19~7_combout\);

-- Location: FF_X28_Y8_N38
\regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][12]~q\);

-- Location: FF_X28_Y8_N8
\regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][12]~q\);

-- Location: LABCELL_X29_Y8_N36
\regs[5][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][12]~feeder_combout\ = ( \wdata[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[12]~input_o\,
	combout => \regs[5][12]~feeder_combout\);

-- Location: FF_X29_Y8_N38
\regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][12]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][12]~q\);

-- Location: FF_X28_Y8_N46
\regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][12]~q\);

-- Location: LABCELL_X29_Y7_N15
\regs[7][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][12]~feeder_combout\ = ( \wdata[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[12]~input_o\,
	combout => \regs[7][12]~feeder_combout\);

-- Location: FF_X29_Y7_N16
\regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[7][12]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][12]~q\);

-- Location: MLABCELL_X28_Y8_N9
\Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~5_combout\ = ( \regs[6][12]~q\ & ( \regs[7][12]~q\ & ( ((!\radd1[0]~input_o\ & (\regs[4][12]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][12]~q\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[6][12]~q\ & ( \regs[7][12]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & (\regs[4][12]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][12]~q\))))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) ) ) ) # ( \regs[6][12]~q\ & ( !\regs[7][12]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- (\regs[4][12]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][12]~q\))))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) ) ) ) # ( !\regs[6][12]~q\ & ( !\regs[7][12]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[4][12]~q\)) # 
-- (\radd1[0]~input_o\ & ((\regs[5][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[4][12]~q\,
	datac => \ALT_INV_regs[5][12]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[6][12]~q\,
	dataf => \ALT_INV_regs[7][12]~q\,
	combout => \Mux19~5_combout\);

-- Location: FF_X29_Y8_N11
\regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][12]~q\);

-- Location: FF_X29_Y8_N32
\regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[12]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][12]~q\);

-- Location: MLABCELL_X28_Y8_N39
\Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~6_combout\ = ( \out1[30]~0_combout\ & ( \regs[1][12]~q\ & ( (!\out1[30]~1_combout\) # (\regs[3][12]~q\) ) ) ) # ( !\out1[30]~0_combout\ & ( \regs[1][12]~q\ & ( (!\out1[30]~1_combout\ & (\Mux19~5_combout\)) # (\out1[30]~1_combout\ & 
-- ((\regs[2][12]~q\))) ) ) ) # ( \out1[30]~0_combout\ & ( !\regs[1][12]~q\ & ( (\regs[3][12]~q\ & \out1[30]~1_combout\) ) ) ) # ( !\out1[30]~0_combout\ & ( !\regs[1][12]~q\ & ( (!\out1[30]~1_combout\ & (\Mux19~5_combout\)) # (\out1[30]~1_combout\ & 
-- ((\regs[2][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][12]~q\,
	datab => \ALT_INV_out1[30]~1_combout\,
	datac => \ALT_INV_Mux19~5_combout\,
	datad => \ALT_INV_regs[2][12]~q\,
	datae => \ALT_INV_out1[30]~0_combout\,
	dataf => \ALT_INV_regs[1][12]~q\,
	combout => \Mux19~6_combout\);

-- Location: LABCELL_X33_Y7_N12
\Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~9_combout\ = ( \Mux19~7_combout\ & ( \Mux19~6_combout\ & ( (!\out1[30]~2_combout\ & (((\Mux19~4_combout\)) # (\out1[30]~3_combout\))) # (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\) # ((\Mux19~8_combout\)))) ) ) ) # ( !\Mux19~7_combout\ & ( 
-- \Mux19~6_combout\ & ( (!\out1[30]~2_combout\ & (!\out1[30]~3_combout\ & ((\Mux19~4_combout\)))) # (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\) # ((\Mux19~8_combout\)))) ) ) ) # ( \Mux19~7_combout\ & ( !\Mux19~6_combout\ & ( (!\out1[30]~2_combout\ & 
-- (((\Mux19~4_combout\)) # (\out1[30]~3_combout\))) # (\out1[30]~2_combout\ & (\out1[30]~3_combout\ & (\Mux19~8_combout\))) ) ) ) # ( !\Mux19~7_combout\ & ( !\Mux19~6_combout\ & ( (!\out1[30]~2_combout\ & (!\out1[30]~3_combout\ & ((\Mux19~4_combout\)))) # 
-- (\out1[30]~2_combout\ & (\out1[30]~3_combout\ & (\Mux19~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_out1[30]~3_combout\,
	datac => \ALT_INV_Mux19~8_combout\,
	datad => \ALT_INV_Mux19~4_combout\,
	datae => \ALT_INV_Mux19~7_combout\,
	dataf => \ALT_INV_Mux19~6_combout\,
	combout => \Mux19~9_combout\);

-- Location: FF_X33_Y7_N13
\out1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux19~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(12));

-- Location: IOIBUF_X32_Y0_N35
\wdata[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(13),
	o => \wdata[13]~input_o\);

-- Location: FF_X25_Y1_N26
\regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][13]~q\);

-- Location: LABCELL_X31_Y1_N36
\regs[13][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][13]~feeder_combout\ = ( \wdata[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[13]~input_o\,
	combout => \regs[13][13]~feeder_combout\);

-- Location: FF_X31_Y1_N38
\regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][13]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][13]~q\);

-- Location: FF_X27_Y1_N22
\regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][13]~q\);

-- Location: FF_X24_Y1_N8
\regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][13]~q\);

-- Location: MLABCELL_X25_Y1_N12
\Mux18~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~8_combout\ = ( \regs[12][13]~q\ & ( \regs[15][13]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[14][13]~q\))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\regs[13][13]~q\)))) ) ) ) # ( !\regs[12][13]~q\ & ( \regs[15][13]~q\ 
-- & ( (!\radd1[0]~input_o\ & (\regs[14][13]~q\ & ((\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\regs[13][13]~q\)))) ) ) ) # ( \regs[12][13]~q\ & ( !\regs[15][13]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # 
-- (\regs[14][13]~q\))) # (\radd1[0]~input_o\ & (((\regs[13][13]~q\ & !\radd1[1]~input_o\)))) ) ) ) # ( !\regs[12][13]~q\ & ( !\regs[15][13]~q\ & ( (!\radd1[0]~input_o\ & (\regs[14][13]~q\ & ((\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & 
-- (((\regs[13][13]~q\ & !\radd1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[14][13]~q\,
	datab => \ALT_INV_regs[13][13]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[12][13]~q\,
	dataf => \ALT_INV_regs[15][13]~q\,
	combout => \Mux18~8_combout\);

-- Location: FF_X27_Y6_N50
\regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][13]~q\);

-- Location: FF_X27_Y6_N20
\regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][13]~q\);

-- Location: FF_X27_Y6_N7
\regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][13]~q\);

-- Location: LABCELL_X22_Y6_N42
\regs[8][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][13]~feeder_combout\ = ( \wdata[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[13]~input_o\,
	combout => \regs[8][13]~feeder_combout\);

-- Location: FF_X22_Y6_N43
\regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][13]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][13]~q\);

-- Location: LABCELL_X27_Y6_N9
\Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~7_combout\ = ( \regs[9][13]~q\ & ( \regs[8][13]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & (\regs[10][13]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][13]~q\)))) ) ) ) # ( !\regs[9][13]~q\ & ( \regs[8][13]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((!\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][13]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][13]~q\))))) ) ) ) # ( \regs[9][13]~q\ & ( !\regs[8][13]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) # 
-- (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][13]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][13]~q\))))) ) ) ) # ( !\regs[9][13]~q\ & ( !\regs[8][13]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][13]~q\)) # (\radd1[0]~input_o\ & 
-- ((\regs[11][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][13]~q\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[11][13]~q\,
	datae => \ALT_INV_regs[9][13]~q\,
	dataf => \ALT_INV_regs[8][13]~q\,
	combout => \Mux18~7_combout\);

-- Location: FF_X19_Y4_N56
\regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][13]~q\);

-- Location: FF_X19_Y4_N26
\regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][13]~q\);

-- Location: FF_X19_Y4_N14
\regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][13]~q\);

-- Location: FF_X19_Y5_N59
\regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][13]~q\);

-- Location: LABCELL_X19_Y5_N27
\regs[5][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][13]~feeder_combout\ = ( \wdata[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[13]~input_o\,
	combout => \regs[5][13]~feeder_combout\);

-- Location: FF_X19_Y5_N29
\regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][13]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][13]~q\);

-- Location: FF_X18_Y5_N58
\regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][13]~q\);

-- Location: FF_X19_Y5_N50
\regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][13]~q\);

-- Location: LABCELL_X19_Y5_N51
\Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~5_combout\ = ( \regs[6][13]~q\ & ( \regs[4][13]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & ((\regs[5][13]~q\))) # (\radd1[1]~input_o\ & (\regs[7][13]~q\))) ) ) ) # ( !\regs[6][13]~q\ & ( \regs[4][13]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\) # ((\regs[5][13]~q\)))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\regs[7][13]~q\))) ) ) ) # ( \regs[6][13]~q\ & ( !\regs[4][13]~q\ & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & ((\regs[5][13]~q\)))) # (\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\) # ((\regs[7][13]~q\)))) ) ) ) # ( !\regs[6][13]~q\ & ( !\regs[4][13]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[5][13]~q\))) # (\radd1[1]~input_o\ & (\regs[7][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[7][13]~q\,
	datad => \ALT_INV_regs[5][13]~q\,
	datae => \ALT_INV_regs[6][13]~q\,
	dataf => \ALT_INV_regs[4][13]~q\,
	combout => \Mux18~5_combout\);

-- Location: LABCELL_X19_Y4_N30
\Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~6_combout\ = ( \out1[30]~1_combout\ & ( \Mux18~5_combout\ & ( (!\out1[30]~0_combout\ & ((\regs[2][13]~q\))) # (\out1[30]~0_combout\ & (\regs[3][13]~q\)) ) ) ) # ( !\out1[30]~1_combout\ & ( \Mux18~5_combout\ & ( (!\out1[30]~0_combout\) # 
-- (\regs[1][13]~q\) ) ) ) # ( \out1[30]~1_combout\ & ( !\Mux18~5_combout\ & ( (!\out1[30]~0_combout\ & ((\regs[2][13]~q\))) # (\out1[30]~0_combout\ & (\regs[3][13]~q\)) ) ) ) # ( !\out1[30]~1_combout\ & ( !\Mux18~5_combout\ & ( (\out1[30]~0_combout\ & 
-- \regs[1][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][13]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_regs[1][13]~q\,
	datad => \ALT_INV_regs[2][13]~q\,
	datae => \ALT_INV_out1[30]~1_combout\,
	dataf => \ALT_INV_Mux18~5_combout\,
	combout => \Mux18~6_combout\);

-- Location: LABCELL_X29_Y6_N0
\regs[30][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[30][13]~feeder_combout\ = ( \wdata[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[13]~input_o\,
	combout => \regs[30][13]~feeder_combout\);

-- Location: FF_X29_Y6_N2
\regs[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[30][13]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][13]~q\);

-- Location: MLABCELL_X28_Y6_N27
\regs[18][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][13]~feeder_combout\ = \wdata[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[13]~input_o\,
	combout => \regs[18][13]~feeder_combout\);

-- Location: FF_X28_Y6_N28
\regs[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][13]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][13]~q\);

-- Location: FF_X29_Y5_N53
\regs[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][13]~q\);

-- Location: FF_X28_Y6_N20
\regs[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][13]~q\);

-- Location: MLABCELL_X28_Y6_N48
\Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~2_combout\ = ( \regs[26][13]~q\ & ( \regs[22][13]~q\ & ( (!\radd1[3]~input_o\ & (((\regs[18][13]~q\)) # (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[30][13]~q\)))) ) ) ) # ( !\regs[26][13]~q\ & ( \regs[22][13]~q\ 
-- & ( (!\radd1[3]~input_o\ & (((\regs[18][13]~q\)) # (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[30][13]~q\))) ) ) ) # ( \regs[26][13]~q\ & ( !\regs[22][13]~q\ & ( (!\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & 
-- ((\regs[18][13]~q\)))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[30][13]~q\)))) ) ) ) # ( !\regs[26][13]~q\ & ( !\regs[22][13]~q\ & ( (!\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[18][13]~q\)))) # (\radd1[3]~input_o\ & 
-- (\radd1[2]~input_o\ & (\regs[30][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[30][13]~q\,
	datad => \ALT_INV_regs[18][13]~q\,
	datae => \ALT_INV_regs[26][13]~q\,
	dataf => \ALT_INV_regs[22][13]~q\,
	combout => \Mux18~2_combout\);

-- Location: FF_X22_Y4_N32
\regs[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][13]~q\);

-- Location: FF_X22_Y4_N59
\regs[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][13]~q\);

-- Location: FF_X22_Y4_N38
\regs[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][13]~q\);

-- Location: MLABCELL_X28_Y3_N3
\regs[21][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][13]~feeder_combout\ = ( \wdata[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[13]~input_o\,
	combout => \regs[21][13]~feeder_combout\);

-- Location: FF_X28_Y3_N4
\regs[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][13]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][13]~q\);

-- Location: LABCELL_X22_Y4_N33
\Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = ( \regs[25][13]~q\ & ( \regs[21][13]~q\ & ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\)) # (\regs[17][13]~q\))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[29][13]~q\)))) ) ) ) # ( !\regs[25][13]~q\ & ( \regs[21][13]~q\ 
-- & ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\)) # (\regs[17][13]~q\))) # (\radd1[3]~input_o\ & (((\regs[29][13]~q\ & \radd1[2]~input_o\)))) ) ) ) # ( \regs[25][13]~q\ & ( !\regs[21][13]~q\ & ( (!\radd1[3]~input_o\ & (\regs[17][13]~q\ & 
-- ((!\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[29][13]~q\)))) ) ) ) # ( !\regs[25][13]~q\ & ( !\regs[21][13]~q\ & ( (!\radd1[3]~input_o\ & (\regs[17][13]~q\ & ((!\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & 
-- (((\regs[29][13]~q\ & \radd1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[17][13]~q\,
	datac => \ALT_INV_regs[29][13]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[25][13]~q\,
	dataf => \ALT_INV_regs[21][13]~q\,
	combout => \Mux18~1_combout\);

-- Location: FF_X22_Y2_N32
\regs[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][13]~q\);

-- Location: FF_X22_Y2_N50
\regs[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][13]~q\);

-- Location: FF_X22_Y2_N23
\regs[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][13]~q\);

-- Location: FF_X22_Y1_N35
\regs[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][13]~q\);

-- Location: LABCELL_X22_Y2_N51
\Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~3_combout\ = ( \regs[27][13]~q\ & ( \regs[19][13]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[23][13]~q\))) # (\radd1[3]~input_o\ & (\regs[31][13]~q\))) ) ) ) # ( !\regs[27][13]~q\ & ( \regs[19][13]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((!\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][13]~q\))) # (\radd1[3]~input_o\ & (\regs[31][13]~q\)))) ) ) ) # ( \regs[27][13]~q\ & ( !\regs[19][13]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][13]~q\))) # (\radd1[3]~input_o\ & (\regs[31][13]~q\)))) ) ) ) # ( !\regs[27][13]~q\ & ( !\regs[19][13]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][13]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[31][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[31][13]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[23][13]~q\,
	datae => \ALT_INV_regs[27][13]~q\,
	dataf => \ALT_INV_regs[19][13]~q\,
	combout => \Mux18~3_combout\);

-- Location: FF_X24_Y4_N23
\regs[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][13]~q\);

-- Location: FF_X24_Y4_N26
\regs[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][13]~q\);

-- Location: LABCELL_X24_Y2_N21
\regs[28][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][13]~feeder_combout\ = ( \wdata[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[13]~input_o\,
	combout => \regs[28][13]~feeder_combout\);

-- Location: FF_X24_Y2_N23
\regs[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][13]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][13]~q\);

-- Location: FF_X24_Y4_N8
\regs[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[13]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][13]~q\);

-- Location: LABCELL_X24_Y4_N9
\Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = ( \regs[28][13]~q\ & ( \regs[16][13]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[20][13]~q\))) # (\radd1[3]~input_o\ & (((\regs[24][13]~q\) # (\radd1[2]~input_o\)))) ) ) ) # ( !\regs[28][13]~q\ & ( \regs[16][13]~q\ 
-- & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[20][13]~q\))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\ & \regs[24][13]~q\)))) ) ) ) # ( \regs[28][13]~q\ & ( !\regs[16][13]~q\ & ( (!\radd1[3]~input_o\ & (\regs[20][13]~q\ & 
-- (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (((\regs[24][13]~q\) # (\radd1[2]~input_o\)))) ) ) ) # ( !\regs[28][13]~q\ & ( !\regs[16][13]~q\ & ( (!\radd1[3]~input_o\ & (\regs[20][13]~q\ & (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & 
-- (((!\radd1[2]~input_o\ & \regs[24][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[20][13]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[24][13]~q\,
	datae => \ALT_INV_regs[28][13]~q\,
	dataf => \ALT_INV_regs[16][13]~q\,
	combout => \Mux18~0_combout\);

-- Location: LABCELL_X27_Y4_N18
\Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~4_combout\ = ( \Mux18~3_combout\ & ( \Mux18~0_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\Mux18~1_combout\)))) # (\radd1[1]~input_o\ & (((\Mux18~2_combout\)) # (\radd1[0]~input_o\))) ) ) ) # ( !\Mux18~3_combout\ & ( 
-- \Mux18~0_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\Mux18~1_combout\)))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & (\Mux18~2_combout\))) ) ) ) # ( \Mux18~3_combout\ & ( !\Mux18~0_combout\ & ( (!\radd1[1]~input_o\ & 
-- (\radd1[0]~input_o\ & ((\Mux18~1_combout\)))) # (\radd1[1]~input_o\ & (((\Mux18~2_combout\)) # (\radd1[0]~input_o\))) ) ) ) # ( !\Mux18~3_combout\ & ( !\Mux18~0_combout\ & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & ((\Mux18~1_combout\)))) # 
-- (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & (\Mux18~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux18~2_combout\,
	datad => \ALT_INV_Mux18~1_combout\,
	datae => \ALT_INV_Mux18~3_combout\,
	dataf => \ALT_INV_Mux18~0_combout\,
	combout => \Mux18~4_combout\);

-- Location: LABCELL_X27_Y4_N30
\Mux18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~9_combout\ = ( \Mux18~6_combout\ & ( \Mux18~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux18~7_combout\))) # (\out1[30]~2_combout\ & (\Mux18~8_combout\))) ) ) ) # ( !\Mux18~6_combout\ & ( \Mux18~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux18~7_combout\)))) # (\out1[30]~2_combout\ & (\Mux18~8_combout\ & ((\out1[30]~3_combout\)))) ) ) ) # ( \Mux18~6_combout\ & ( !\Mux18~4_combout\ & ( (!\out1[30]~2_combout\ & (((\Mux18~7_combout\ & 
-- \out1[30]~3_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux18~8_combout\))) ) ) ) # ( !\Mux18~6_combout\ & ( !\Mux18~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux18~7_combout\))) # (\out1[30]~2_combout\ 
-- & (\Mux18~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_Mux18~8_combout\,
	datac => \ALT_INV_Mux18~7_combout\,
	datad => \ALT_INV_out1[30]~3_combout\,
	datae => \ALT_INV_Mux18~6_combout\,
	dataf => \ALT_INV_Mux18~4_combout\,
	combout => \Mux18~9_combout\);

-- Location: FF_X27_Y4_N31
\out1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux18~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(13));

-- Location: IOIBUF_X18_Y0_N92
\wdata[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(14),
	o => \wdata[14]~input_o\);

-- Location: FF_X25_Y1_N35
\regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][14]~q\);

-- Location: FF_X25_Y1_N17
\regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][14]~q\);

-- Location: FF_X25_Y1_N29
\regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][14]~q\);

-- Location: MLABCELL_X21_Y1_N54
\regs[12][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][14]~feeder_combout\ = ( \wdata[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[14]~input_o\,
	combout => \regs[12][14]~feeder_combout\);

-- Location: FF_X21_Y1_N55
\regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][14]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][14]~q\);

-- Location: MLABCELL_X25_Y1_N57
\Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~8_combout\ = ( \radd1[0]~input_o\ & ( \regs[12][14]~q\ & ( (!\radd1[1]~input_o\ & (\regs[13][14]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][14]~q\))) ) ) ) # ( !\radd1[0]~input_o\ & ( \regs[12][14]~q\ & ( (!\radd1[1]~input_o\) # (\regs[14][14]~q\) ) 
-- ) ) # ( \radd1[0]~input_o\ & ( !\regs[12][14]~q\ & ( (!\radd1[1]~input_o\ & (\regs[13][14]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][14]~q\))) ) ) ) # ( !\radd1[0]~input_o\ & ( !\regs[12][14]~q\ & ( (\radd1[1]~input_o\ & \regs[14][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[13][14]~q\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[15][14]~q\,
	datad => \ALT_INV_regs[14][14]~q\,
	datae => \ALT_INV_radd1[0]~input_o\,
	dataf => \ALT_INV_regs[12][14]~q\,
	combout => \Mux17~8_combout\);

-- Location: FF_X18_Y6_N8
\regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][14]~q\);

-- Location: FF_X18_Y6_N56
\regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][14]~q\);

-- Location: FF_X18_Y6_N38
\regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][14]~q\);

-- Location: FF_X17_Y6_N41
\regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][14]~q\);

-- Location: LABCELL_X18_Y6_N9
\Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~7_combout\ = ( \regs[9][14]~q\ & ( \regs[8][14]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & (\regs[10][14]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][14]~q\)))) ) ) ) # ( !\regs[9][14]~q\ & ( \regs[8][14]~q\ & ( (!\radd1[1]~input_o\ & 
-- (!\radd1[0]~input_o\)) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][14]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][14]~q\))))) ) ) ) # ( \regs[9][14]~q\ & ( !\regs[8][14]~q\ & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\)) # 
-- (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][14]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][14]~q\))))) ) ) ) # ( !\regs[9][14]~q\ & ( !\regs[8][14]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][14]~q\)) # (\radd1[0]~input_o\ & 
-- ((\regs[11][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[10][14]~q\,
	datad => \ALT_INV_regs[11][14]~q\,
	datae => \ALT_INV_regs[9][14]~q\,
	dataf => \ALT_INV_regs[8][14]~q\,
	combout => \Mux17~7_combout\);

-- Location: LABCELL_X19_Y2_N24
\regs[3][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[3][14]~feeder_combout\ = ( \wdata[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[14]~input_o\,
	combout => \regs[3][14]~feeder_combout\);

-- Location: FF_X19_Y2_N26
\regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[3][14]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][14]~q\);

-- Location: LABCELL_X19_Y3_N51
\regs[2][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][14]~feeder_combout\ = ( \wdata[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[14]~input_o\,
	combout => \regs[2][14]~feeder_combout\);

-- Location: FF_X19_Y3_N53
\regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][14]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][14]~q\);

-- Location: FF_X18_Y3_N44
\regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][14]~q\);

-- Location: LABCELL_X19_Y2_N42
\regs[7][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][14]~feeder_combout\ = ( \wdata[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[14]~input_o\,
	combout => \regs[7][14]~feeder_combout\);

-- Location: FF_X19_Y2_N44
\regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[7][14]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][14]~q\);

-- Location: FF_X19_Y2_N14
\regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][14]~q\);

-- Location: FF_X18_Y3_N2
\regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][14]~q\);

-- Location: FF_X18_Y3_N23
\regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][14]~q\);

-- Location: LABCELL_X19_Y2_N15
\Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~5_combout\ = ( \regs[5][14]~q\ & ( \regs[6][14]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\) # (\regs[4][14]~q\)))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)) # (\regs[7][14]~q\))) ) ) ) # ( !\regs[5][14]~q\ & ( \regs[6][14]~q\ & ( 
-- (!\radd1[1]~input_o\ & (((\regs[4][14]~q\ & !\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)) # (\regs[7][14]~q\))) ) ) ) # ( \regs[5][14]~q\ & ( !\regs[6][14]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\) # 
-- (\regs[4][14]~q\)))) # (\radd1[1]~input_o\ & (\regs[7][14]~q\ & ((\radd1[0]~input_o\)))) ) ) ) # ( !\regs[5][14]~q\ & ( !\regs[6][14]~q\ & ( (!\radd1[1]~input_o\ & (((\regs[4][14]~q\ & !\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (\regs[7][14]~q\ & 
-- ((\radd1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[7][14]~q\,
	datac => \ALT_INV_regs[4][14]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[5][14]~q\,
	dataf => \ALT_INV_regs[6][14]~q\,
	combout => \Mux17~5_combout\);

-- Location: LABCELL_X19_Y2_N36
\Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~6_combout\ = ( \regs[1][14]~q\ & ( \Mux17~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & ((\regs[2][14]~q\))) # (\out1[30]~0_combout\ & (\regs[3][14]~q\))) ) ) ) # ( !\regs[1][14]~q\ & ( \Mux17~5_combout\ & ( 
-- (!\out1[30]~0_combout\ & ((!\out1[30]~1_combout\) # ((\regs[2][14]~q\)))) # (\out1[30]~0_combout\ & (\out1[30]~1_combout\ & (\regs[3][14]~q\))) ) ) ) # ( \regs[1][14]~q\ & ( !\Mux17~5_combout\ & ( (!\out1[30]~0_combout\ & (\out1[30]~1_combout\ & 
-- ((\regs[2][14]~q\)))) # (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\) # ((\regs[3][14]~q\)))) ) ) ) # ( !\regs[1][14]~q\ & ( !\Mux17~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & ((\regs[2][14]~q\))) # (\out1[30]~0_combout\ & 
-- (\regs[3][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~0_combout\,
	datab => \ALT_INV_out1[30]~1_combout\,
	datac => \ALT_INV_regs[3][14]~q\,
	datad => \ALT_INV_regs[2][14]~q\,
	datae => \ALT_INV_regs[1][14]~q\,
	dataf => \ALT_INV_Mux17~5_combout\,
	combout => \Mux17~6_combout\);

-- Location: FF_X28_Y3_N50
\regs[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][14]~q\);

-- Location: FF_X28_Y3_N25
\regs[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][14]~q\);

-- Location: MLABCELL_X28_Y3_N21
\regs[29][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][14]~feeder_combout\ = \wdata[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[14]~input_o\,
	combout => \regs[29][14]~feeder_combout\);

-- Location: FF_X28_Y3_N23
\regs[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][14]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][14]~q\);

-- Location: LABCELL_X27_Y3_N12
\regs[25][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[25][14]~feeder_combout\ = ( \wdata[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[14]~input_o\,
	combout => \regs[25][14]~feeder_combout\);

-- Location: FF_X27_Y3_N14
\regs[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[25][14]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][14]~q\);

-- Location: MLABCELL_X28_Y3_N42
\Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = ( \regs[29][14]~q\ & ( \regs[25][14]~q\ & ( ((!\radd1[2]~input_o\ & (\regs[17][14]~q\)) # (\radd1[2]~input_o\ & ((\regs[21][14]~q\)))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[29][14]~q\ & ( \regs[25][14]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\radd1[3]~input_o\)) # (\regs[17][14]~q\))) # (\radd1[2]~input_o\ & (((\regs[21][14]~q\ & !\radd1[3]~input_o\)))) ) ) ) # ( \regs[29][14]~q\ & ( !\regs[25][14]~q\ & ( (!\radd1[2]~input_o\ & (\regs[17][14]~q\ & ((!\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & (((\radd1[3]~input_o\) # (\regs[21][14]~q\)))) ) ) ) # ( !\regs[29][14]~q\ & ( !\regs[25][14]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[17][14]~q\)) # (\radd1[2]~input_o\ & ((\regs[21][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[17][14]~q\,
	datab => \ALT_INV_regs[21][14]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[29][14]~q\,
	dataf => \ALT_INV_regs[25][14]~q\,
	combout => \Mux17~1_combout\);

-- Location: FF_X25_Y4_N8
\regs[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][14]~q\);

-- Location: FF_X25_Y4_N59
\regs[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][14]~q\);

-- Location: FF_X25_Y4_N5
\regs[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][14]~q\);

-- Location: LABCELL_X22_Y1_N21
\regs[19][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][14]~feeder_combout\ = ( \wdata[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[14]~input_o\,
	combout => \regs[19][14]~feeder_combout\);

-- Location: FF_X22_Y1_N23
\regs[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][14]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][14]~q\);

-- Location: MLABCELL_X25_Y4_N9
\Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~3_combout\ = ( \regs[27][14]~q\ & ( \regs[19][14]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[23][14]~q\)) # (\radd1[3]~input_o\ & ((\regs[31][14]~q\)))) ) ) ) # ( !\regs[27][14]~q\ & ( \regs[19][14]~q\ & ( (!\radd1[3]~input_o\ & 
-- ((!\radd1[2]~input_o\) # ((\regs[23][14]~q\)))) # (\radd1[3]~input_o\ & (\radd1[2]~input_o\ & ((\regs[31][14]~q\)))) ) ) ) # ( \regs[27][14]~q\ & ( !\regs[19][14]~q\ & ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[23][14]~q\))) # 
-- (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[31][14]~q\)))) ) ) ) # ( !\regs[27][14]~q\ & ( !\regs[19][14]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[23][14]~q\)) # (\radd1[3]~input_o\ & ((\regs[31][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[23][14]~q\,
	datad => \ALT_INV_regs[31][14]~q\,
	datae => \ALT_INV_regs[27][14]~q\,
	dataf => \ALT_INV_regs[19][14]~q\,
	combout => \Mux17~3_combout\);

-- Location: FF_X25_Y2_N8
\regs[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][14]~q\);

-- Location: MLABCELL_X25_Y2_N36
\regs[26][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][14]~feeder_combout\ = \wdata[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[14]~input_o\,
	combout => \regs[26][14]~feeder_combout\);

-- Location: FF_X25_Y2_N37
\regs[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][14]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][14]~q\);

-- Location: FF_X25_Y2_N56
\regs[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][14]~q\);

-- Location: LABCELL_X27_Y2_N18
\regs[18][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][14]~feeder_combout\ = ( \wdata[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[14]~input_o\,
	combout => \regs[18][14]~feeder_combout\);

-- Location: FF_X27_Y2_N20
\regs[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][14]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][14]~q\);

-- Location: MLABCELL_X25_Y2_N57
\Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~2_combout\ = ( \regs[22][14]~q\ & ( \regs[18][14]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & ((\regs[26][14]~q\))) # (\radd1[2]~input_o\ & (\regs[30][14]~q\))) ) ) ) # ( !\regs[22][14]~q\ & ( \regs[18][14]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((!\radd1[3]~input_o\) # (\regs[26][14]~q\)))) # (\radd1[2]~input_o\ & (\regs[30][14]~q\ & ((\radd1[3]~input_o\)))) ) ) ) # ( \regs[22][14]~q\ & ( !\regs[18][14]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[26][14]~q\ & \radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)) # (\regs[30][14]~q\))) ) ) ) # ( !\regs[22][14]~q\ & ( !\regs[18][14]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[26][14]~q\))) # (\radd1[2]~input_o\ & (\regs[30][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[30][14]~q\,
	datac => \ALT_INV_regs[26][14]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[22][14]~q\,
	dataf => \ALT_INV_regs[18][14]~q\,
	combout => \Mux17~2_combout\);

-- Location: FF_X24_Y6_N56
\regs[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][14]~q\);

-- Location: FF_X24_Y6_N20
\regs[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][14]~q\);

-- Location: LABCELL_X24_Y2_N39
\regs[20][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][14]~feeder_combout\ = ( \wdata[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[14]~input_o\,
	combout => \regs[20][14]~feeder_combout\);

-- Location: FF_X24_Y2_N41
\regs[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][14]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][14]~q\);

-- Location: FF_X24_Y6_N26
\regs[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[14]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][14]~q\);

-- Location: LABCELL_X24_Y6_N27
\Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = ( \regs[20][14]~q\ & ( \regs[16][14]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[24][14]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][14]~q\)))) ) ) ) # ( !\regs[20][14]~q\ & ( \regs[16][14]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((!\radd1[3]~input_o\)) # (\regs[24][14]~q\))) # (\radd1[2]~input_o\ & (((\regs[28][14]~q\ & \radd1[3]~input_o\)))) ) ) ) # ( \regs[20][14]~q\ & ( !\regs[16][14]~q\ & ( (!\radd1[2]~input_o\ & (\regs[24][14]~q\ & ((\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[28][14]~q\)))) ) ) ) # ( !\regs[20][14]~q\ & ( !\regs[16][14]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][14]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[24][14]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[28][14]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[20][14]~q\,
	dataf => \ALT_INV_regs[16][14]~q\,
	combout => \Mux17~0_combout\);

-- Location: MLABCELL_X25_Y3_N51
\Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~4_combout\ = ( \Mux17~2_combout\ & ( \Mux17~0_combout\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\Mux17~1_combout\)) # (\radd1[1]~input_o\ & ((\Mux17~3_combout\)))) ) ) ) # ( !\Mux17~2_combout\ & ( \Mux17~0_combout\ & ( 
-- (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)) # (\Mux17~1_combout\))) # (\radd1[1]~input_o\ & (((\Mux17~3_combout\ & \radd1[0]~input_o\)))) ) ) ) # ( \Mux17~2_combout\ & ( !\Mux17~0_combout\ & ( (!\radd1[1]~input_o\ & (\Mux17~1_combout\ & 
-- ((\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\) # (\Mux17~3_combout\)))) ) ) ) # ( !\Mux17~2_combout\ & ( !\Mux17~0_combout\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\Mux17~1_combout\)) # (\radd1[1]~input_o\ & 
-- ((\Mux17~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux17~1_combout\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_Mux17~3_combout\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_Mux17~2_combout\,
	dataf => \ALT_INV_Mux17~0_combout\,
	combout => \Mux17~4_combout\);

-- Location: MLABCELL_X25_Y3_N6
\Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~9_combout\ = ( \Mux17~6_combout\ & ( \Mux17~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux17~7_combout\))) # (\out1[30]~2_combout\ & (\Mux17~8_combout\))) ) ) ) # ( !\Mux17~6_combout\ & ( \Mux17~4_combout\ & ( 
-- (!\out1[30]~3_combout\ & (((!\out1[30]~2_combout\)))) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux17~7_combout\))) # (\out1[30]~2_combout\ & (\Mux17~8_combout\)))) ) ) ) # ( \Mux17~6_combout\ & ( !\Mux17~4_combout\ & ( (!\out1[30]~3_combout\ 
-- & (((\out1[30]~2_combout\)))) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux17~7_combout\))) # (\out1[30]~2_combout\ & (\Mux17~8_combout\)))) ) ) ) # ( !\Mux17~6_combout\ & ( !\Mux17~4_combout\ & ( (\out1[30]~3_combout\ & 
-- ((!\out1[30]~2_combout\ & ((\Mux17~7_combout\))) # (\out1[30]~2_combout\ & (\Mux17~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~3_combout\,
	datab => \ALT_INV_Mux17~8_combout\,
	datac => \ALT_INV_out1[30]~2_combout\,
	datad => \ALT_INV_Mux17~7_combout\,
	datae => \ALT_INV_Mux17~6_combout\,
	dataf => \ALT_INV_Mux17~4_combout\,
	combout => \Mux17~9_combout\);

-- Location: FF_X25_Y3_N7
\out1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux17~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(14));

-- Location: IOIBUF_X56_Y0_N52
\wdata[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(15),
	o => \wdata[15]~input_o\);

-- Location: FF_X35_Y7_N2
\regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][15]~q\);

-- Location: LABCELL_X35_Y7_N54
\regs[13][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][15]~feeder_combout\ = ( \wdata[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[15]~input_o\,
	combout => \regs[13][15]~feeder_combout\);

-- Location: FF_X35_Y7_N56
\regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][15]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][15]~q\);

-- Location: FF_X34_Y7_N20
\regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][15]~q\);

-- Location: LABCELL_X35_Y7_N12
\regs[12][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][15]~feeder_combout\ = ( \wdata[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[15]~input_o\,
	combout => \regs[12][15]~feeder_combout\);

-- Location: FF_X35_Y7_N13
\regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][15]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][15]~q\);

-- Location: MLABCELL_X34_Y7_N39
\Mux16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~8_combout\ = ( \regs[12][15]~q\ & ( \radd1[0]~input_o\ & ( (!\radd1[1]~input_o\ & ((\regs[13][15]~q\))) # (\radd1[1]~input_o\ & (\regs[15][15]~q\)) ) ) ) # ( !\regs[12][15]~q\ & ( \radd1[0]~input_o\ & ( (!\radd1[1]~input_o\ & ((\regs[13][15]~q\))) 
-- # (\radd1[1]~input_o\ & (\regs[15][15]~q\)) ) ) ) # ( \regs[12][15]~q\ & ( !\radd1[0]~input_o\ & ( (!\radd1[1]~input_o\) # (\regs[14][15]~q\) ) ) ) # ( !\regs[12][15]~q\ & ( !\radd1[0]~input_o\ & ( (\radd1[1]~input_o\ & \regs[14][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][15]~q\,
	datab => \ALT_INV_regs[13][15]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[14][15]~q\,
	datae => \ALT_INV_regs[12][15]~q\,
	dataf => \ALT_INV_radd1[0]~input_o\,
	combout => \Mux16~8_combout\);

-- Location: FF_X31_Y8_N26
\regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][15]~q\);

-- Location: FF_X31_Y8_N14
\regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][15]~q\);

-- Location: FF_X31_Y8_N20
\regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][15]~q\);

-- Location: LABCELL_X30_Y7_N27
\regs[9][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][15]~feeder_combout\ = \wdata[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[15]~input_o\,
	combout => \regs[9][15]~feeder_combout\);

-- Location: FF_X30_Y7_N28
\regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][15]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][15]~q\);

-- Location: LABCELL_X31_Y8_N21
\Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~7_combout\ = ( \radd1[1]~input_o\ & ( \regs[9][15]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[10][15]~q\))) # (\radd1[0]~input_o\ & (\regs[11][15]~q\)) ) ) ) # ( !\radd1[1]~input_o\ & ( \regs[9][15]~q\ & ( (\radd1[0]~input_o\) # (\regs[8][15]~q\) ) ) ) 
-- # ( \radd1[1]~input_o\ & ( !\regs[9][15]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[10][15]~q\))) # (\radd1[0]~input_o\ & (\regs[11][15]~q\)) ) ) ) # ( !\radd1[1]~input_o\ & ( !\regs[9][15]~q\ & ( (\regs[8][15]~q\ & !\radd1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[8][15]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[11][15]~q\,
	datad => \ALT_INV_regs[10][15]~q\,
	datae => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_regs[9][15]~q\,
	combout => \Mux16~7_combout\);

-- Location: FF_X29_Y8_N8
\regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][15]~q\);

-- Location: FF_X25_Y8_N50
\regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][15]~q\);

-- Location: FF_X29_Y8_N56
\regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][15]~q\);

-- Location: FF_X25_Y8_N8
\regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][15]~q\);

-- Location: FF_X25_Y8_N38
\regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][15]~q\);

-- Location: FF_X27_Y8_N38
\regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][15]~q\);

-- Location: MLABCELL_X28_Y8_N45
\regs[6][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][15]~feeder_combout\ = ( \wdata[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[15]~input_o\,
	combout => \regs[6][15]~feeder_combout\);

-- Location: FF_X28_Y8_N47
\regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][15]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][15]~q\);

-- Location: MLABCELL_X25_Y8_N9
\Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~5_combout\ = ( \regs[7][15]~q\ & ( \regs[6][15]~q\ & ( ((!\radd1[0]~input_o\ & (\regs[4][15]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][15]~q\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[7][15]~q\ & ( \regs[6][15]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((\regs[4][15]~q\)) # (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & ((\regs[5][15]~q\)))) ) ) ) # ( \regs[7][15]~q\ & ( !\regs[6][15]~q\ & ( (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & (\regs[4][15]~q\))) # (\radd1[0]~input_o\ & 
-- (((\regs[5][15]~q\)) # (\radd1[1]~input_o\))) ) ) ) # ( !\regs[7][15]~q\ & ( !\regs[6][15]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[4][15]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[4][15]~q\,
	datad => \ALT_INV_regs[5][15]~q\,
	datae => \ALT_INV_regs[7][15]~q\,
	dataf => \ALT_INV_regs[6][15]~q\,
	combout => \Mux16~5_combout\);

-- Location: MLABCELL_X25_Y8_N51
\Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~6_combout\ = ( \regs[1][15]~q\ & ( \Mux16~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][15]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][15]~q\)))) ) ) ) # ( !\regs[1][15]~q\ & ( \Mux16~5_combout\ & ( 
-- (!\out1[30]~0_combout\ & ((!\out1[30]~1_combout\) # ((\regs[2][15]~q\)))) # (\out1[30]~0_combout\ & (\out1[30]~1_combout\ & ((\regs[3][15]~q\)))) ) ) ) # ( \regs[1][15]~q\ & ( !\Mux16~5_combout\ & ( (!\out1[30]~0_combout\ & (\out1[30]~1_combout\ & 
-- (\regs[2][15]~q\))) # (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\) # ((\regs[3][15]~q\)))) ) ) ) # ( !\regs[1][15]~q\ & ( !\Mux16~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][15]~q\)) # (\out1[30]~0_combout\ & 
-- ((\regs[3][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~0_combout\,
	datab => \ALT_INV_out1[30]~1_combout\,
	datac => \ALT_INV_regs[2][15]~q\,
	datad => \ALT_INV_regs[3][15]~q\,
	datae => \ALT_INV_regs[1][15]~q\,
	dataf => \ALT_INV_Mux16~5_combout\,
	combout => \Mux16~6_combout\);

-- Location: FF_X31_Y4_N32
\regs[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][15]~q\);

-- Location: LABCELL_X31_Y4_N39
\regs[27][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][15]~feeder_combout\ = ( \wdata[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[15]~input_o\,
	combout => \regs[27][15]~feeder_combout\);

-- Location: FF_X31_Y4_N40
\regs[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][15]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][15]~q\);

-- Location: FF_X29_Y6_N26
\regs[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][15]~q\);

-- Location: MLABCELL_X28_Y4_N3
\regs[19][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][15]~feeder_combout\ = ( \wdata[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[15]~input_o\,
	combout => \regs[19][15]~feeder_combout\);

-- Location: FF_X28_Y4_N5
\regs[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][15]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][15]~q\);

-- Location: LABCELL_X31_Y4_N33
\Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~3_combout\ = ( \regs[31][15]~q\ & ( \regs[19][15]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[27][15]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[23][15]~q\))) ) ) ) # ( !\regs[31][15]~q\ & ( \regs[19][15]~q\ 
-- & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[27][15]~q\)))) # (\radd1[2]~input_o\ & (\regs[23][15]~q\ & ((!\radd1[3]~input_o\)))) ) ) ) # ( \regs[31][15]~q\ & ( !\regs[19][15]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[27][15]~q\ & 
-- \radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[23][15]~q\))) ) ) ) # ( !\regs[31][15]~q\ & ( !\regs[19][15]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[27][15]~q\ & \radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & 
-- (\regs[23][15]~q\ & ((!\radd1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[23][15]~q\,
	datac => \ALT_INV_regs[27][15]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[31][15]~q\,
	dataf => \ALT_INV_regs[19][15]~q\,
	combout => \Mux16~3_combout\);

-- Location: FF_X33_Y6_N50
\regs[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][15]~q\);

-- Location: LABCELL_X33_Y6_N6
\regs[28][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][15]~feeder_combout\ = \wdata[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_wdata[15]~input_o\,
	combout => \regs[28][15]~feeder_combout\);

-- Location: FF_X33_Y6_N7
\regs[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][15]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][15]~q\);

-- Location: FF_X34_Y6_N44
\regs[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][15]~q\);

-- Location: LABCELL_X33_Y6_N33
\regs[20][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][15]~feeder_combout\ = ( \wdata[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[15]~input_o\,
	combout => \regs[20][15]~feeder_combout\);

-- Location: FF_X33_Y6_N34
\regs[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][15]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][15]~q\);

-- Location: LABCELL_X33_Y6_N57
\Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = ( \regs[16][15]~q\ & ( \regs[20][15]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[24][15]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][15]~q\)))) ) ) ) # ( !\regs[16][15]~q\ & ( \regs[20][15]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][15]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][15]~q\))))) ) ) ) # ( \regs[16][15]~q\ & ( !\regs[20][15]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)))) # 
-- (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][15]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][15]~q\))))) ) ) ) # ( !\regs[16][15]~q\ & ( !\regs[20][15]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][15]~q\)) # (\radd1[2]~input_o\ 
-- & ((\regs[28][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[24][15]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[28][15]~q\,
	datae => \ALT_INV_regs[16][15]~q\,
	dataf => \ALT_INV_regs[20][15]~q\,
	combout => \Mux16~0_combout\);

-- Location: FF_X34_Y6_N32
\regs[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][15]~q\);

-- Location: FF_X34_Y6_N23
\regs[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][15]~q\);

-- Location: FF_X33_Y3_N10
\regs[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][15]~q\);

-- Location: FF_X31_Y3_N31
\regs[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][15]~q\);

-- Location: MLABCELL_X34_Y6_N39
\Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = ( \regs[29][15]~q\ & ( \regs[21][15]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[17][15]~q\))) # (\radd1[3]~input_o\ & (\regs[25][15]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[29][15]~q\ & ( \regs[21][15]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\regs[17][15]~q\)) # (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & (\regs[25][15]~q\))) ) ) ) # ( \regs[29][15]~q\ & ( !\regs[21][15]~q\ & ( (!\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[17][15]~q\)))) # 
-- (\radd1[3]~input_o\ & (((\regs[25][15]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( !\regs[29][15]~q\ & ( !\regs[21][15]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[17][15]~q\))) # (\radd1[3]~input_o\ & (\regs[25][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[25][15]~q\,
	datad => \ALT_INV_regs[17][15]~q\,
	datae => \ALT_INV_regs[29][15]~q\,
	dataf => \ALT_INV_regs[21][15]~q\,
	combout => \Mux16~1_combout\);

-- Location: FF_X30_Y6_N32
\regs[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][15]~q\);

-- Location: FF_X30_Y6_N44
\regs[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][15]~q\);

-- Location: FF_X30_Y6_N40
\regs[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[15]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][15]~q\);

-- Location: LABCELL_X29_Y2_N0
\regs[26][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][15]~feeder_combout\ = ( \wdata[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[15]~input_o\,
	combout => \regs[26][15]~feeder_combout\);

-- Location: FF_X29_Y2_N1
\regs[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][15]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][15]~q\);

-- Location: LABCELL_X30_Y6_N45
\Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~2_combout\ = ( \regs[18][15]~q\ & ( \regs[26][15]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[22][15]~q\))) # (\radd1[3]~input_o\ & (\regs[30][15]~q\))) ) ) ) # ( !\regs[18][15]~q\ & ( \regs[26][15]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][15]~q\))) # (\radd1[3]~input_o\ & (\regs[30][15]~q\)))) ) ) ) # ( \regs[18][15]~q\ & ( !\regs[26][15]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][15]~q\))) # (\radd1[3]~input_o\ & (\regs[30][15]~q\)))) ) ) ) # ( !\regs[18][15]~q\ & ( !\regs[26][15]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][15]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[30][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[30][15]~q\,
	datac => \ALT_INV_regs[22][15]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[18][15]~q\,
	dataf => \ALT_INV_regs[26][15]~q\,
	combout => \Mux16~2_combout\);

-- Location: MLABCELL_X34_Y4_N6
\Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~4_combout\ = ( \Mux16~1_combout\ & ( \Mux16~2_combout\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\) # (\Mux16~0_combout\)))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)) # (\Mux16~3_combout\))) ) ) ) # ( !\Mux16~1_combout\ & ( 
-- \Mux16~2_combout\ & ( (!\radd1[1]~input_o\ & (((\Mux16~0_combout\ & !\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)) # (\Mux16~3_combout\))) ) ) ) # ( \Mux16~1_combout\ & ( !\Mux16~2_combout\ & ( (!\radd1[1]~input_o\ & 
-- (((\radd1[0]~input_o\) # (\Mux16~0_combout\)))) # (\radd1[1]~input_o\ & (\Mux16~3_combout\ & ((\radd1[0]~input_o\)))) ) ) ) # ( !\Mux16~1_combout\ & ( !\Mux16~2_combout\ & ( (!\radd1[1]~input_o\ & (((\Mux16~0_combout\ & !\radd1[0]~input_o\)))) # 
-- (\radd1[1]~input_o\ & (\Mux16~3_combout\ & ((\radd1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux16~3_combout\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_Mux16~0_combout\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_Mux16~1_combout\,
	dataf => \ALT_INV_Mux16~2_combout\,
	combout => \Mux16~4_combout\);

-- Location: MLABCELL_X34_Y4_N12
\Mux16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~9_combout\ = ( \Mux16~6_combout\ & ( \Mux16~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux16~7_combout\))) # (\out1[30]~2_combout\ & (\Mux16~8_combout\))) ) ) ) # ( !\Mux16~6_combout\ & ( \Mux16~4_combout\ & ( 
-- (!\out1[30]~3_combout\ & (!\out1[30]~2_combout\)) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux16~7_combout\))) # (\out1[30]~2_combout\ & (\Mux16~8_combout\)))) ) ) ) # ( \Mux16~6_combout\ & ( !\Mux16~4_combout\ & ( (!\out1[30]~3_combout\ & 
-- (\out1[30]~2_combout\)) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux16~7_combout\))) # (\out1[30]~2_combout\ & (\Mux16~8_combout\)))) ) ) ) # ( !\Mux16~6_combout\ & ( !\Mux16~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & 
-- ((\Mux16~7_combout\))) # (\out1[30]~2_combout\ & (\Mux16~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~3_combout\,
	datab => \ALT_INV_out1[30]~2_combout\,
	datac => \ALT_INV_Mux16~8_combout\,
	datad => \ALT_INV_Mux16~7_combout\,
	datae => \ALT_INV_Mux16~6_combout\,
	dataf => \ALT_INV_Mux16~4_combout\,
	combout => \Mux16~9_combout\);

-- Location: FF_X34_Y4_N13
\out1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux16~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(15));

-- Location: IOIBUF_X38_Y0_N18
\wdata[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(16),
	o => \wdata[16]~input_o\);

-- Location: FF_X27_Y1_N44
\regs[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][16]~q\);

-- Location: FF_X27_Y1_N32
\regs[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][16]~q\);

-- Location: LABCELL_X27_Y1_N21
\regs[12][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][16]~feeder_combout\ = \wdata[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[12][16]~feeder_combout\);

-- Location: FF_X27_Y1_N23
\regs[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][16]~q\);

-- Location: LABCELL_X24_Y1_N27
\regs[13][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[13][16]~feeder_combout\);

-- Location: FF_X24_Y1_N28
\regs[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][16]~q\);

-- Location: LABCELL_X27_Y1_N33
\Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~8_combout\ = ( \regs[12][16]~q\ & ( \regs[13][16]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\regs[14][16]~q\))) # (\radd1[0]~input_o\ & (\regs[15][16]~q\))) ) ) ) # ( !\regs[12][16]~q\ & ( \regs[13][16]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][16]~q\))) # (\radd1[0]~input_o\ & (\regs[15][16]~q\)))) ) ) ) # ( \regs[12][16]~q\ & ( !\regs[13][16]~q\ & ( (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) # 
-- (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][16]~q\))) # (\radd1[0]~input_o\ & (\regs[15][16]~q\)))) ) ) ) # ( !\regs[12][16]~q\ & ( !\regs[13][16]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][16]~q\))) # 
-- (\radd1[0]~input_o\ & (\regs[15][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[15][16]~q\,
	datac => \ALT_INV_regs[14][16]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[12][16]~q\,
	dataf => \ALT_INV_regs[13][16]~q\,
	combout => \Mux15~8_combout\);

-- Location: LABCELL_X16_Y5_N54
\regs[10][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[10][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[10][16]~feeder_combout\);

-- Location: FF_X16_Y5_N56
\regs[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[10][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][16]~q\);

-- Location: LABCELL_X16_Y5_N6
\regs[9][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[9][16]~feeder_combout\);

-- Location: FF_X16_Y5_N8
\regs[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][16]~q\);

-- Location: LABCELL_X16_Y5_N36
\regs[8][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[8][16]~feeder_combout\);

-- Location: FF_X16_Y5_N38
\regs[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][16]~q\);

-- Location: MLABCELL_X15_Y5_N54
\regs[11][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[11][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[11][16]~feeder_combout\);

-- Location: FF_X15_Y5_N56
\regs[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[11][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][16]~q\);

-- Location: LABCELL_X16_Y5_N18
\Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~7_combout\ = ( \regs[8][16]~q\ & ( \regs[11][16]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\regs[10][16]~q\)))) # (\radd1[0]~input_o\ & (((\regs[9][16]~q\)) # (\radd1[1]~input_o\))) ) ) ) # ( !\regs[8][16]~q\ & ( \regs[11][16]~q\ & ( 
-- (!\radd1[0]~input_o\ & (\radd1[1]~input_o\ & (\regs[10][16]~q\))) # (\radd1[0]~input_o\ & (((\regs[9][16]~q\)) # (\radd1[1]~input_o\))) ) ) ) # ( \regs[8][16]~q\ & ( !\regs[11][16]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # 
-- ((\regs[10][16]~q\)))) # (\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & ((\regs[9][16]~q\)))) ) ) ) # ( !\regs[8][16]~q\ & ( !\regs[11][16]~q\ & ( (!\radd1[0]~input_o\ & (\radd1[1]~input_o\ & (\regs[10][16]~q\))) # (\radd1[0]~input_o\ & (!\radd1[1]~input_o\ 
-- & ((\regs[9][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[10][16]~q\,
	datad => \ALT_INV_regs[9][16]~q\,
	datae => \ALT_INV_regs[8][16]~q\,
	dataf => \ALT_INV_regs[11][16]~q\,
	combout => \Mux15~7_combout\);

-- Location: LABCELL_X23_Y7_N36
\regs[2][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[2][16]~feeder_combout\);

-- Location: FF_X23_Y7_N38
\regs[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][16]~q\);

-- Location: FF_X22_Y5_N26
\regs[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][16]~q\);

-- Location: FF_X23_Y5_N17
\regs[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][16]~q\);

-- Location: FF_X23_Y5_N32
\regs[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][16]~q\);

-- Location: FF_X23_Y5_N23
\regs[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][16]~q\);

-- Location: LABCELL_X24_Y5_N54
\regs[7][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[7][16]~feeder_combout\);

-- Location: FF_X24_Y5_N55
\regs[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[7][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][16]~q\);

-- Location: LABCELL_X23_Y8_N12
\regs[6][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[6][16]~feeder_combout\);

-- Location: FF_X23_Y8_N14
\regs[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][16]~q\);

-- Location: LABCELL_X23_Y5_N33
\Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~5_combout\ = ( \regs[7][16]~q\ & ( \regs[6][16]~q\ & ( ((!\radd1[0]~input_o\ & (\regs[4][16]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][16]~q\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[7][16]~q\ & ( \regs[6][16]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & (\regs[4][16]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][16]~q\))))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) ) ) ) # ( \regs[7][16]~q\ & ( !\regs[6][16]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- (\regs[4][16]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][16]~q\))))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) ) ) ) # ( !\regs[7][16]~q\ & ( !\regs[6][16]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[4][16]~q\)) # (\radd1[0]~input_o\ 
-- & ((\regs[5][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[4][16]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[5][16]~q\,
	datae => \ALT_INV_regs[7][16]~q\,
	dataf => \ALT_INV_regs[6][16]~q\,
	combout => \Mux15~5_combout\);

-- Location: LABCELL_X22_Y5_N42
\Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~6_combout\ = ( \regs[1][16]~q\ & ( \Mux15~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][16]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][16]~q\)))) ) ) ) # ( !\regs[1][16]~q\ & ( \Mux15~5_combout\ & ( 
-- (!\out1[30]~0_combout\ & (((!\out1[30]~1_combout\)) # (\regs[2][16]~q\))) # (\out1[30]~0_combout\ & (((\regs[3][16]~q\ & \out1[30]~1_combout\)))) ) ) ) # ( \regs[1][16]~q\ & ( !\Mux15~5_combout\ & ( (!\out1[30]~0_combout\ & (\regs[2][16]~q\ & 
-- ((\out1[30]~1_combout\)))) # (\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[3][16]~q\)))) ) ) ) # ( !\regs[1][16]~q\ & ( !\Mux15~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][16]~q\)) # (\out1[30]~0_combout\ & 
-- ((\regs[3][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][16]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_regs[3][16]~q\,
	datad => \ALT_INV_out1[30]~1_combout\,
	datae => \ALT_INV_regs[1][16]~q\,
	dataf => \ALT_INV_Mux15~5_combout\,
	combout => \Mux15~6_combout\);

-- Location: FF_X28_Y3_N22
\regs[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][16]~q\);

-- Location: FF_X28_Y3_N53
\regs[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][16]~q\);

-- Location: FF_X28_Y3_N5
\regs[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][16]~q\);

-- Location: FF_X27_Y3_N47
\regs[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][16]~q\);

-- Location: MLABCELL_X28_Y3_N27
\Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = ( \regs[21][16]~q\ & ( \regs[25][16]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[17][16]~q\)) # (\radd1[3]~input_o\))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[29][16]~q\)))) ) ) ) # ( !\regs[21][16]~q\ & ( \regs[25][16]~q\ 
-- & ( (!\radd1[2]~input_o\ & (((\regs[17][16]~q\)) # (\radd1[3]~input_o\))) # (\radd1[2]~input_o\ & (\radd1[3]~input_o\ & (\regs[29][16]~q\))) ) ) ) # ( \regs[21][16]~q\ & ( !\regs[25][16]~q\ & ( (!\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & 
-- ((\regs[17][16]~q\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[29][16]~q\)))) ) ) ) # ( !\regs[21][16]~q\ & ( !\regs[25][16]~q\ & ( (!\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & ((\regs[17][16]~q\)))) # (\radd1[2]~input_o\ & 
-- (\radd1[3]~input_o\ & (\regs[29][16]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[29][16]~q\,
	datad => \ALT_INV_regs[17][16]~q\,
	datae => \ALT_INV_regs[21][16]~q\,
	dataf => \ALT_INV_regs[25][16]~q\,
	combout => \Mux15~1_combout\);

-- Location: FF_X28_Y4_N32
\regs[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][16]~q\);

-- Location: FF_X28_Y4_N38
\regs[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][16]~q\);

-- Location: MLABCELL_X28_Y4_N57
\regs[19][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[19][16]~feeder_combout\);

-- Location: FF_X28_Y4_N59
\regs[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][16]~q\);

-- Location: LABCELL_X22_Y2_N27
\regs[27][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][16]~feeder_combout\ = \wdata[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[27][16]~feeder_combout\);

-- Location: FF_X22_Y2_N28
\regs[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][16]~q\);

-- Location: MLABCELL_X28_Y4_N33
\Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~3_combout\ = ( \regs[19][16]~q\ & ( \regs[27][16]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[23][16]~q\)) # (\radd1[3]~input_o\ & ((\regs[31][16]~q\)))) ) ) ) # ( !\regs[19][16]~q\ & ( \regs[27][16]~q\ & ( (!\radd1[2]~input_o\ & 
-- (\radd1[3]~input_o\)) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[23][16]~q\)) # (\radd1[3]~input_o\ & ((\regs[31][16]~q\))))) ) ) ) # ( \regs[19][16]~q\ & ( !\regs[27][16]~q\ & ( (!\radd1[2]~input_o\ & (!\radd1[3]~input_o\)) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[23][16]~q\)) # (\radd1[3]~input_o\ & ((\regs[31][16]~q\))))) ) ) ) # ( !\regs[19][16]~q\ & ( !\regs[27][16]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[23][16]~q\)) # (\radd1[3]~input_o\ 
-- & ((\regs[31][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[23][16]~q\,
	datad => \ALT_INV_regs[31][16]~q\,
	datae => \ALT_INV_regs[19][16]~q\,
	dataf => \ALT_INV_regs[27][16]~q\,
	combout => \Mux15~3_combout\);

-- Location: FF_X29_Y3_N26
\regs[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][16]~q\);

-- Location: LABCELL_X29_Y3_N42
\regs[30][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[30][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[30][16]~feeder_combout\);

-- Location: FF_X29_Y3_N44
\regs[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[30][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][16]~q\);

-- Location: MLABCELL_X28_Y6_N24
\regs[18][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[18][16]~feeder_combout\);

-- Location: FF_X28_Y6_N26
\regs[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][16]~q\);

-- Location: LABCELL_X27_Y2_N27
\regs[26][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][16]~feeder_combout\ = ( \wdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[16]~input_o\,
	combout => \regs[26][16]~feeder_combout\);

-- Location: FF_X27_Y2_N29
\regs[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][16]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][16]~q\);

-- Location: LABCELL_X29_Y3_N0
\Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~2_combout\ = ( \regs[18][16]~q\ & ( \regs[26][16]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[22][16]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][16]~q\)))) ) ) ) # ( !\regs[18][16]~q\ & ( \regs[26][16]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][16]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][16]~q\))))) ) ) ) # ( \regs[18][16]~q\ & ( !\regs[26][16]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][16]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][16]~q\))))) ) ) ) # ( !\regs[18][16]~q\ & ( !\regs[26][16]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][16]~q\)) # (\radd1[3]~input_o\ 
-- & ((\regs[30][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[22][16]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[30][16]~q\,
	datae => \ALT_INV_regs[18][16]~q\,
	dataf => \ALT_INV_regs[26][16]~q\,
	combout => \Mux15~2_combout\);

-- Location: FF_X30_Y5_N50
\regs[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][16]~q\);

-- Location: FF_X30_Y5_N2
\regs[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][16]~q\);

-- Location: FF_X30_Y5_N29
\regs[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][16]~q\);

-- Location: FF_X24_Y2_N44
\regs[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[16]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][16]~q\);

-- Location: LABCELL_X30_Y5_N57
\Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = ( \regs[16][16]~q\ & ( \regs[20][16]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & ((\regs[24][16]~q\))) # (\radd1[2]~input_o\ & (\regs[28][16]~q\))) ) ) ) # ( !\regs[16][16]~q\ & ( \regs[20][16]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\radd1[3]~input_o\ & \regs[24][16]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)) # (\regs[28][16]~q\))) ) ) ) # ( \regs[16][16]~q\ & ( !\regs[20][16]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[24][16]~q\)))) # 
-- (\radd1[2]~input_o\ & (\regs[28][16]~q\ & (\radd1[3]~input_o\))) ) ) ) # ( !\regs[16][16]~q\ & ( !\regs[20][16]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[24][16]~q\))) # (\radd1[2]~input_o\ & (\regs[28][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[28][16]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[24][16]~q\,
	datae => \ALT_INV_regs[16][16]~q\,
	dataf => \ALT_INV_regs[20][16]~q\,
	combout => \Mux15~0_combout\);

-- Location: MLABCELL_X28_Y5_N42
\Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~4_combout\ = ( \Mux15~2_combout\ & ( \Mux15~0_combout\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\Mux15~1_combout\)) # (\radd1[1]~input_o\ & ((\Mux15~3_combout\)))) ) ) ) # ( !\Mux15~2_combout\ & ( \Mux15~0_combout\ & ( 
-- (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)) # (\Mux15~1_combout\))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\ & \Mux15~3_combout\)))) ) ) ) # ( \Mux15~2_combout\ & ( !\Mux15~0_combout\ & ( (!\radd1[1]~input_o\ & (\Mux15~1_combout\ & 
-- (\radd1[0]~input_o\))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\) # (\Mux15~3_combout\)))) ) ) ) # ( !\Mux15~2_combout\ & ( !\Mux15~0_combout\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\Mux15~1_combout\)) # (\radd1[1]~input_o\ & 
-- ((\Mux15~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_Mux15~3_combout\,
	datae => \ALT_INV_Mux15~2_combout\,
	dataf => \ALT_INV_Mux15~0_combout\,
	combout => \Mux15~4_combout\);

-- Location: MLABCELL_X28_Y5_N12
\Mux15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~9_combout\ = ( \Mux15~6_combout\ & ( \Mux15~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux15~7_combout\))) # (\out1[30]~2_combout\ & (\Mux15~8_combout\))) ) ) ) # ( !\Mux15~6_combout\ & ( \Mux15~4_combout\ & ( 
-- (!\out1[30]~3_combout\ & (((!\out1[30]~2_combout\)))) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux15~7_combout\))) # (\out1[30]~2_combout\ & (\Mux15~8_combout\)))) ) ) ) # ( \Mux15~6_combout\ & ( !\Mux15~4_combout\ & ( (!\out1[30]~3_combout\ 
-- & (((\out1[30]~2_combout\)))) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux15~7_combout\))) # (\out1[30]~2_combout\ & (\Mux15~8_combout\)))) ) ) ) # ( !\Mux15~6_combout\ & ( !\Mux15~4_combout\ & ( (\out1[30]~3_combout\ & 
-- ((!\out1[30]~2_combout\ & ((\Mux15~7_combout\))) # (\out1[30]~2_combout\ & (\Mux15~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux15~8_combout\,
	datab => \ALT_INV_out1[30]~3_combout\,
	datac => \ALT_INV_Mux15~7_combout\,
	datad => \ALT_INV_out1[30]~2_combout\,
	datae => \ALT_INV_Mux15~6_combout\,
	dataf => \ALT_INV_Mux15~4_combout\,
	combout => \Mux15~9_combout\);

-- Location: FF_X28_Y5_N13
\out1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux15~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(16));

-- Location: IOIBUF_X34_Y0_N41
\wdata[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(17),
	o => \wdata[17]~input_o\);

-- Location: FF_X35_Y4_N14
\regs[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][17]~q\);

-- Location: FF_X33_Y4_N20
\regs[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][17]~q\);

-- Location: FF_X30_Y7_N26
\regs[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][17]~q\);

-- Location: LABCELL_X30_Y7_N51
\regs[8][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][17]~feeder_combout\ = ( \wdata[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[17]~input_o\,
	combout => \regs[8][17]~feeder_combout\);

-- Location: FF_X30_Y7_N52
\regs[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][17]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][17]~q\);

-- Location: LABCELL_X35_Y4_N33
\Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~7_combout\ = ( \regs[9][17]~q\ & ( \regs[8][17]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & (\regs[10][17]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][17]~q\)))) ) ) ) # ( !\regs[9][17]~q\ & ( \regs[8][17]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)) # (\regs[10][17]~q\))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\ & \regs[11][17]~q\)))) ) ) ) # ( \regs[9][17]~q\ & ( !\regs[8][17]~q\ & ( (!\radd1[0]~input_o\ & (\regs[10][17]~q\ & (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ 
-- & (((!\radd1[1]~input_o\) # (\regs[11][17]~q\)))) ) ) ) # ( !\regs[9][17]~q\ & ( !\regs[8][17]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][17]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[10][17]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[11][17]~q\,
	datae => \ALT_INV_regs[9][17]~q\,
	dataf => \ALT_INV_regs[8][17]~q\,
	combout => \Mux14~7_combout\);

-- Location: FF_X35_Y7_N26
\regs[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][17]~q\);

-- Location: FF_X34_Y7_N38
\regs[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][17]~q\);

-- Location: LABCELL_X35_Y7_N48
\regs[12][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][17]~feeder_combout\ = ( \wdata[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[17]~input_o\,
	combout => \regs[12][17]~feeder_combout\);

-- Location: FF_X35_Y7_N49
\regs[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][17]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][17]~q\);

-- Location: LABCELL_X35_Y7_N6
\regs[13][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][17]~feeder_combout\ = ( \wdata[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[17]~input_o\,
	combout => \regs[13][17]~feeder_combout\);

-- Location: FF_X35_Y7_N7
\regs[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][17]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][17]~q\);

-- Location: MLABCELL_X34_Y7_N21
\Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~8_combout\ = ( \regs[12][17]~q\ & ( \regs[13][17]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\regs[14][17]~q\))) # (\radd1[0]~input_o\ & (\regs[15][17]~q\))) ) ) ) # ( !\regs[12][17]~q\ & ( \regs[13][17]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][17]~q\))) # (\radd1[0]~input_o\ & (\regs[15][17]~q\)))) ) ) ) # ( \regs[12][17]~q\ & ( !\regs[13][17]~q\ & ( (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) # 
-- (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][17]~q\))) # (\radd1[0]~input_o\ & (\regs[15][17]~q\)))) ) ) ) # ( !\regs[12][17]~q\ & ( !\regs[13][17]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][17]~q\))) # 
-- (\radd1[0]~input_o\ & (\regs[15][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][17]~q\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[14][17]~q\,
	datae => \ALT_INV_regs[12][17]~q\,
	dataf => \ALT_INV_regs[13][17]~q\,
	combout => \Mux14~8_combout\);

-- Location: FF_X29_Y8_N26
\regs[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][17]~q\);

-- Location: FF_X28_Y8_N56
\regs[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][17]~q\);

-- Location: FF_X29_Y8_N17
\regs[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][17]~q\);

-- Location: FF_X28_Y8_N44
\regs[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][17]~q\);

-- Location: FF_X28_Y8_N32
\regs[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][17]~q\);

-- Location: LABCELL_X29_Y8_N48
\regs[5][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][17]~feeder_combout\ = ( \wdata[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[17]~input_o\,
	combout => \regs[5][17]~feeder_combout\);

-- Location: FF_X29_Y8_N50
\regs[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][17]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][17]~q\);

-- Location: FF_X27_Y8_N52
\regs[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][17]~q\);

-- Location: MLABCELL_X28_Y8_N33
\Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~5_combout\ = ( \regs[5][17]~q\ & ( \regs[7][17]~q\ & ( ((!\radd1[1]~input_o\ & ((\regs[4][17]~q\))) # (\radd1[1]~input_o\ & (\regs[6][17]~q\))) # (\radd1[0]~input_o\) ) ) ) # ( !\regs[5][17]~q\ & ( \regs[7][17]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((\regs[4][17]~q\ & !\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[6][17]~q\))) ) ) ) # ( \regs[5][17]~q\ & ( !\regs[7][17]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\) # (\regs[4][17]~q\)))) # 
-- (\radd1[1]~input_o\ & (\regs[6][17]~q\ & ((!\radd1[0]~input_o\)))) ) ) ) # ( !\regs[5][17]~q\ & ( !\regs[7][17]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[4][17]~q\))) # (\radd1[1]~input_o\ & (\regs[6][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[6][17]~q\,
	datac => \ALT_INV_regs[4][17]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[5][17]~q\,
	dataf => \ALT_INV_regs[7][17]~q\,
	combout => \Mux14~5_combout\);

-- Location: MLABCELL_X28_Y8_N57
\Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~6_combout\ = ( \regs[2][17]~q\ & ( \Mux14~5_combout\ & ( (!\out1[30]~0_combout\) # ((!\out1[30]~1_combout\ & (\regs[1][17]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][17]~q\)))) ) ) ) # ( !\regs[2][17]~q\ & ( \Mux14~5_combout\ & ( 
-- (!\out1[30]~1_combout\ & ((!\out1[30]~0_combout\) # ((\regs[1][17]~q\)))) # (\out1[30]~1_combout\ & (\out1[30]~0_combout\ & ((\regs[3][17]~q\)))) ) ) ) # ( \regs[2][17]~q\ & ( !\Mux14~5_combout\ & ( (!\out1[30]~1_combout\ & (\out1[30]~0_combout\ & 
-- (\regs[1][17]~q\))) # (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\) # ((\regs[3][17]~q\)))) ) ) ) # ( !\regs[2][17]~q\ & ( !\Mux14~5_combout\ & ( (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & (\regs[1][17]~q\)) # (\out1[30]~1_combout\ & 
-- ((\regs[3][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~1_combout\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_regs[1][17]~q\,
	datad => \ALT_INV_regs[3][17]~q\,
	datae => \ALT_INV_regs[2][17]~q\,
	dataf => \ALT_INV_Mux14~5_combout\,
	combout => \Mux14~6_combout\);

-- Location: FF_X34_Y5_N20
\regs[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][17]~q\);

-- Location: FF_X34_Y5_N44
\regs[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][17]~q\);

-- Location: FF_X34_Y5_N50
\regs[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][17]~q\);

-- Location: LABCELL_X35_Y5_N45
\regs[19][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][17]~feeder_combout\ = ( \wdata[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[17]~input_o\,
	combout => \regs[19][17]~feeder_combout\);

-- Location: FF_X35_Y5_N47
\regs[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][17]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][17]~q\);

-- Location: MLABCELL_X34_Y5_N39
\Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~3_combout\ = ( \radd1[2]~input_o\ & ( \regs[19][17]~q\ & ( (!\radd1[3]~input_o\ & ((\regs[23][17]~q\))) # (\radd1[3]~input_o\ & (\regs[31][17]~q\)) ) ) ) # ( !\radd1[2]~input_o\ & ( \regs[19][17]~q\ & ( (!\radd1[3]~input_o\) # (\regs[27][17]~q\) ) 
-- ) ) # ( \radd1[2]~input_o\ & ( !\regs[19][17]~q\ & ( (!\radd1[3]~input_o\ & ((\regs[23][17]~q\))) # (\radd1[3]~input_o\ & (\regs[31][17]~q\)) ) ) ) # ( !\radd1[2]~input_o\ & ( !\regs[19][17]~q\ & ( (\regs[27][17]~q\ & \radd1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[31][17]~q\,
	datab => \ALT_INV_regs[27][17]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[23][17]~q\,
	datae => \ALT_INV_radd1[2]~input_o\,
	dataf => \ALT_INV_regs[19][17]~q\,
	combout => \Mux14~3_combout\);

-- Location: FF_X33_Y5_N56
\regs[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][17]~q\);

-- Location: FF_X33_Y6_N8
\regs[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][17]~q\);

-- Location: FF_X33_Y6_N31
\regs[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][17]~q\);

-- Location: FF_X33_Y6_N2
\regs[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][17]~q\);

-- Location: LABCELL_X33_Y5_N45
\Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = ( \regs[20][17]~q\ & ( \regs[24][17]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[16][17]~q\))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[28][17]~q\)))) ) ) ) # ( !\regs[20][17]~q\ & ( \regs[24][17]~q\ 
-- & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[16][17]~q\))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\ & \regs[28][17]~q\)))) ) ) ) # ( \regs[20][17]~q\ & ( !\regs[24][17]~q\ & ( (!\radd1[2]~input_o\ & (\regs[16][17]~q\ & 
-- (!\radd1[3]~input_o\))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[28][17]~q\)))) ) ) ) # ( !\regs[20][17]~q\ & ( !\regs[24][17]~q\ & ( (!\radd1[2]~input_o\ & (\regs[16][17]~q\ & (!\radd1[3]~input_o\))) # (\radd1[2]~input_o\ & 
-- (((\radd1[3]~input_o\ & \regs[28][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[16][17]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[28][17]~q\,
	datae => \ALT_INV_regs[20][17]~q\,
	dataf => \ALT_INV_regs[24][17]~q\,
	combout => \Mux14~0_combout\);

-- Location: LABCELL_X29_Y4_N36
\regs[22][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[22][17]~feeder_combout\ = ( \wdata[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[17]~input_o\,
	combout => \regs[22][17]~feeder_combout\);

-- Location: FF_X29_Y4_N38
\regs[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[22][17]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][17]~q\);

-- Location: FF_X33_Y4_N38
\regs[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][17]~q\);

-- Location: FF_X33_Y4_N56
\regs[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][17]~q\);

-- Location: FF_X29_Y5_N32
\regs[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][17]~q\);

-- Location: LABCELL_X29_Y4_N12
\Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~2_combout\ = ( \regs[18][17]~q\ & ( \regs[26][17]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[22][17]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][17]~q\)))) ) ) ) # ( !\regs[18][17]~q\ & ( \regs[26][17]~q\ & ( (!\radd1[3]~input_o\ & 
-- (\regs[22][17]~q\ & ((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[30][17]~q\)))) ) ) ) # ( \regs[18][17]~q\ & ( !\regs[26][17]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[22][17]~q\))) # 
-- (\radd1[3]~input_o\ & (((\regs[30][17]~q\ & \radd1[2]~input_o\)))) ) ) ) # ( !\regs[18][17]~q\ & ( !\regs[26][17]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][17]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[22][17]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[30][17]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[18][17]~q\,
	dataf => \ALT_INV_regs[26][17]~q\,
	combout => \Mux14~2_combout\);

-- Location: FF_X34_Y3_N14
\regs[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][17]~q\);

-- Location: FF_X34_Y3_N50
\regs[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][17]~q\);

-- Location: LABCELL_X35_Y5_N3
\regs[21][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][17]~feeder_combout\ = ( \wdata[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[17]~input_o\,
	combout => \regs[21][17]~feeder_combout\);

-- Location: FF_X35_Y5_N5
\regs[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][17]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][17]~q\);

-- Location: FF_X35_Y4_N46
\regs[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[17]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][17]~q\);

-- Location: MLABCELL_X34_Y3_N15
\Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = ( \regs[21][17]~q\ & ( \regs[29][17]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[17][17]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][17]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[21][17]~q\ & ( \regs[29][17]~q\ & ( (!\radd1[3]~input_o\ & 
-- (\regs[17][17]~q\ & (!\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (((\regs[25][17]~q\) # (\radd1[2]~input_o\)))) ) ) ) # ( \regs[21][17]~q\ & ( !\regs[29][17]~q\ & ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\)) # (\regs[17][17]~q\))) # 
-- (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\ & \regs[25][17]~q\)))) ) ) ) # ( !\regs[21][17]~q\ & ( !\regs[29][17]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[17][17]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[17][17]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[25][17]~q\,
	datae => \ALT_INV_regs[21][17]~q\,
	dataf => \ALT_INV_regs[29][17]~q\,
	combout => \Mux14~1_combout\);

-- Location: LABCELL_X35_Y4_N18
\Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~4_combout\ = ( \Mux14~2_combout\ & ( \Mux14~1_combout\ & ( (!\radd1[0]~input_o\ & (((\Mux14~0_combout\) # (\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\Mux14~3_combout\))) ) ) ) # ( !\Mux14~2_combout\ & ( 
-- \Mux14~1_combout\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\ & \Mux14~0_combout\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\Mux14~3_combout\))) ) ) ) # ( \Mux14~2_combout\ & ( !\Mux14~1_combout\ & ( (!\radd1[0]~input_o\ & 
-- (((\Mux14~0_combout\) # (\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (\Mux14~3_combout\ & (\radd1[1]~input_o\))) ) ) ) # ( !\Mux14~2_combout\ & ( !\Mux14~1_combout\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\ & \Mux14~0_combout\)))) # 
-- (\radd1[0]~input_o\ & (\Mux14~3_combout\ & (\radd1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_Mux14~3_combout\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_Mux14~0_combout\,
	datae => \ALT_INV_Mux14~2_combout\,
	dataf => \ALT_INV_Mux14~1_combout\,
	combout => \Mux14~4_combout\);

-- Location: MLABCELL_X34_Y4_N18
\Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~9_combout\ = ( \Mux14~6_combout\ & ( \Mux14~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & (\Mux14~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux14~8_combout\)))) ) ) ) # ( !\Mux14~6_combout\ & ( \Mux14~4_combout\ & ( 
-- (!\out1[30]~3_combout\ & (!\out1[30]~2_combout\)) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux14~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux14~8_combout\))))) ) ) ) # ( \Mux14~6_combout\ & ( !\Mux14~4_combout\ & ( (!\out1[30]~3_combout\ & 
-- (\out1[30]~2_combout\)) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux14~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux14~8_combout\))))) ) ) ) # ( !\Mux14~6_combout\ & ( !\Mux14~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & 
-- (\Mux14~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux14~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~3_combout\,
	datab => \ALT_INV_out1[30]~2_combout\,
	datac => \ALT_INV_Mux14~7_combout\,
	datad => \ALT_INV_Mux14~8_combout\,
	datae => \ALT_INV_Mux14~6_combout\,
	dataf => \ALT_INV_Mux14~4_combout\,
	combout => \Mux14~9_combout\);

-- Location: FF_X34_Y4_N19
\out1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux14~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(17));

-- Location: IOIBUF_X12_Y0_N18
\wdata[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(18),
	o => \wdata[18]~input_o\);

-- Location: FF_X16_Y6_N13
\regs[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][18]~q\);

-- Location: FF_X17_Y6_N2
\regs[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][18]~q\);

-- Location: FF_X17_Y6_N23
\regs[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][18]~q\);

-- Location: FF_X17_Y6_N8
\regs[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][18]~q\);

-- Location: LABCELL_X17_Y6_N45
\Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~7_combout\ = ( \regs[8][18]~q\ & ( \regs[11][18]~q\ & ( (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)) # (\regs[9][18]~q\))) # (\radd1[1]~input_o\ & (((\regs[10][18]~q\) # (\radd1[0]~input_o\)))) ) ) ) # ( !\regs[8][18]~q\ & ( \regs[11][18]~q\ & ( 
-- (!\radd1[1]~input_o\ & (\regs[9][18]~q\ & (\radd1[0]~input_o\))) # (\radd1[1]~input_o\ & (((\regs[10][18]~q\) # (\radd1[0]~input_o\)))) ) ) ) # ( \regs[8][18]~q\ & ( !\regs[11][18]~q\ & ( (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)) # 
-- (\regs[9][18]~q\))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\ & \regs[10][18]~q\)))) ) ) ) # ( !\regs[8][18]~q\ & ( !\regs[11][18]~q\ & ( (!\radd1[1]~input_o\ & (\regs[9][18]~q\ & (\radd1[0]~input_o\))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\ 
-- & \regs[10][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[9][18]~q\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[10][18]~q\,
	datae => \ALT_INV_regs[8][18]~q\,
	dataf => \ALT_INV_regs[11][18]~q\,
	combout => \Mux13~7_combout\);

-- Location: FF_X19_Y1_N32
\regs[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][18]~q\);

-- Location: LABCELL_X19_Y1_N48
\regs[12][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][18]~feeder_combout\ = ( \wdata[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[18]~input_o\,
	combout => \regs[12][18]~feeder_combout\);

-- Location: FF_X19_Y1_N50
\regs[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][18]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][18]~q\);

-- Location: FF_X19_Y1_N38
\regs[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][18]~q\);

-- Location: LABCELL_X23_Y1_N18
\regs[13][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][18]~feeder_combout\ = ( \wdata[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[18]~input_o\,
	combout => \regs[13][18]~feeder_combout\);

-- Location: FF_X23_Y1_N19
\regs[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][18]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][18]~q\);

-- Location: LABCELL_X19_Y1_N9
\Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~8_combout\ = ( \regs[15][18]~q\ & ( \regs[13][18]~q\ & ( ((!\radd1[1]~input_o\ & ((\regs[12][18]~q\))) # (\radd1[1]~input_o\ & (\regs[14][18]~q\))) # (\radd1[0]~input_o\) ) ) ) # ( !\regs[15][18]~q\ & ( \regs[13][18]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((\regs[12][18]~q\) # (\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (\regs[14][18]~q\ & (!\radd1[0]~input_o\))) ) ) ) # ( \regs[15][18]~q\ & ( !\regs[13][18]~q\ & ( (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\ & \regs[12][18]~q\)))) # 
-- (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[14][18]~q\))) ) ) ) # ( !\regs[15][18]~q\ & ( !\regs[13][18]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[12][18]~q\))) # (\radd1[1]~input_o\ & (\regs[14][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[14][18]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[12][18]~q\,
	datae => \ALT_INV_regs[15][18]~q\,
	dataf => \ALT_INV_regs[13][18]~q\,
	combout => \Mux13~8_combout\);

-- Location: LABCELL_X17_Y3_N18
\regs[2][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][18]~feeder_combout\ = ( \wdata[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[18]~input_o\,
	combout => \regs[2][18]~feeder_combout\);

-- Location: FF_X17_Y3_N20
\regs[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][18]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][18]~q\);

-- Location: LABCELL_X17_Y3_N12
\regs[3][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[3][18]~feeder_combout\ = ( \wdata[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[18]~input_o\,
	combout => \regs[3][18]~feeder_combout\);

-- Location: FF_X17_Y3_N14
\regs[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[3][18]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][18]~q\);

-- Location: FF_X18_Y3_N8
\regs[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][18]~q\);

-- Location: FF_X18_Y3_N14
\regs[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][18]~q\);

-- Location: LABCELL_X17_Y3_N51
\regs[4][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[4][18]~feeder_combout\ = ( \wdata[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[18]~input_o\,
	combout => \regs[4][18]~feeder_combout\);

-- Location: FF_X17_Y3_N53
\regs[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[4][18]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][18]~q\);

-- Location: FF_X18_Y3_N55
\regs[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][18]~q\);

-- Location: FF_X16_Y3_N47
\regs[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][18]~q\);

-- Location: LABCELL_X17_Y3_N39
\Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~5_combout\ = ( \regs[6][18]~q\ & ( \regs[7][18]~q\ & ( ((!\radd1[0]~input_o\ & ((\regs[4][18]~q\))) # (\radd1[0]~input_o\ & (\regs[5][18]~q\))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[6][18]~q\ & ( \regs[7][18]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & ((\regs[4][18]~q\))) # (\radd1[0]~input_o\ & (\regs[5][18]~q\)))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) ) ) ) # ( \regs[6][18]~q\ & ( !\regs[7][18]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- ((\regs[4][18]~q\))) # (\radd1[0]~input_o\ & (\regs[5][18]~q\)))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) ) ) ) # ( !\regs[6][18]~q\ & ( !\regs[7][18]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[4][18]~q\))) # 
-- (\radd1[0]~input_o\ & (\regs[5][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[5][18]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[4][18]~q\,
	datae => \ALT_INV_regs[6][18]~q\,
	dataf => \ALT_INV_regs[7][18]~q\,
	combout => \Mux13~5_combout\);

-- Location: LABCELL_X17_Y3_N33
\Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~6_combout\ = ( \regs[1][18]~q\ & ( \Mux13~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][18]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][18]~q\)))) ) ) ) # ( !\regs[1][18]~q\ & ( \Mux13~5_combout\ & ( 
-- (!\out1[30]~0_combout\ & (((!\out1[30]~1_combout\)) # (\regs[2][18]~q\))) # (\out1[30]~0_combout\ & (((\regs[3][18]~q\ & \out1[30]~1_combout\)))) ) ) ) # ( \regs[1][18]~q\ & ( !\Mux13~5_combout\ & ( (!\out1[30]~0_combout\ & (\regs[2][18]~q\ & 
-- ((\out1[30]~1_combout\)))) # (\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[3][18]~q\)))) ) ) ) # ( !\regs[1][18]~q\ & ( !\Mux13~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][18]~q\)) # (\out1[30]~0_combout\ & 
-- ((\regs[3][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][18]~q\,
	datab => \ALT_INV_regs[3][18]~q\,
	datac => \ALT_INV_out1[30]~0_combout\,
	datad => \ALT_INV_out1[30]~1_combout\,
	datae => \ALT_INV_regs[1][18]~q\,
	dataf => \ALT_INV_Mux13~5_combout\,
	combout => \Mux13~6_combout\);

-- Location: LABCELL_X23_Y1_N54
\regs[31][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[31][18]~feeder_combout\ = ( \wdata[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[18]~input_o\,
	combout => \regs[31][18]~feeder_combout\);

-- Location: FF_X23_Y1_N56
\regs[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[31][18]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][18]~q\);

-- Location: FF_X22_Y1_N56
\regs[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][18]~q\);

-- Location: LABCELL_X23_Y1_N15
\regs[27][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][18]~feeder_combout\ = ( \wdata[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[18]~input_o\,
	combout => \regs[27][18]~feeder_combout\);

-- Location: FF_X23_Y1_N17
\regs[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][18]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][18]~q\);

-- Location: FF_X22_Y1_N14
\regs[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][18]~q\);

-- Location: LABCELL_X22_Y1_N57
\Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~3_combout\ = ( \regs[27][18]~q\ & ( \regs[19][18]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[23][18]~q\))) # (\radd1[3]~input_o\ & (\regs[31][18]~q\))) ) ) ) # ( !\regs[27][18]~q\ & ( \regs[19][18]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((!\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][18]~q\))) # (\radd1[3]~input_o\ & (\regs[31][18]~q\)))) ) ) ) # ( \regs[27][18]~q\ & ( !\regs[19][18]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][18]~q\))) # (\radd1[3]~input_o\ & (\regs[31][18]~q\)))) ) ) ) # ( !\regs[27][18]~q\ & ( !\regs[19][18]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][18]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[31][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[31][18]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[23][18]~q\,
	datae => \ALT_INV_regs[27][18]~q\,
	dataf => \ALT_INV_regs[19][18]~q\,
	combout => \Mux13~3_combout\);

-- Location: FF_X21_Y3_N16
\regs[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][18]~q\);

-- Location: FF_X21_Y3_N20
\regs[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][18]~q\);

-- Location: FF_X22_Y3_N56
\regs[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][18]~q\);

-- Location: MLABCELL_X21_Y1_N24
\regs[29][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][18]~feeder_combout\ = ( \wdata[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[18]~input_o\,
	combout => \regs[29][18]~feeder_combout\);

-- Location: FF_X21_Y1_N26
\regs[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][18]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][18]~q\);

-- Location: MLABCELL_X21_Y3_N12
\Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = ( \regs[25][18]~q\ & ( \regs[29][18]~q\ & ( ((!\radd1[2]~input_o\ & ((\regs[17][18]~q\))) # (\radd1[2]~input_o\ & (\regs[21][18]~q\))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[25][18]~q\ & ( \regs[29][18]~q\ & ( (!\radd1[3]~input_o\ & 
-- ((!\radd1[2]~input_o\ & ((\regs[17][18]~q\))) # (\radd1[2]~input_o\ & (\regs[21][18]~q\)))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\)))) ) ) ) # ( \regs[25][18]~q\ & ( !\regs[29][18]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & 
-- ((\regs[17][18]~q\))) # (\radd1[2]~input_o\ & (\regs[21][18]~q\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)))) ) ) ) # ( !\regs[25][18]~q\ & ( !\regs[29][18]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[17][18]~q\))) # 
-- (\radd1[2]~input_o\ & (\regs[21][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[21][18]~q\,
	datac => \ALT_INV_regs[17][18]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[25][18]~q\,
	dataf => \ALT_INV_regs[29][18]~q\,
	combout => \Mux13~1_combout\);

-- Location: FF_X23_Y2_N14
\regs[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][18]~q\);

-- Location: FF_X24_Y2_N50
\regs[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][18]~q\);

-- Location: FF_X24_Y2_N38
\regs[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][18]~q\);

-- Location: FF_X24_Y2_N20
\regs[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][18]~q\);

-- Location: LABCELL_X24_Y2_N45
\Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = ( \regs[20][18]~q\ & ( \regs[28][18]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[16][18]~q\))) # (\radd1[3]~input_o\ & (\regs[24][18]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[20][18]~q\ & ( \regs[28][18]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & ((\regs[16][18]~q\))) # (\radd1[3]~input_o\ & (\regs[24][18]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( \regs[20][18]~q\ & ( !\regs[28][18]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- ((\regs[16][18]~q\))) # (\radd1[3]~input_o\ & (\regs[24][18]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( !\regs[20][18]~q\ & ( !\regs[28][18]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[16][18]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[24][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[24][18]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[16][18]~q\,
	datae => \ALT_INV_regs[20][18]~q\,
	dataf => \ALT_INV_regs[28][18]~q\,
	combout => \Mux13~0_combout\);

-- Location: FF_X27_Y2_N56
\regs[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][18]~q\);

-- Location: FF_X27_Y2_N50
\regs[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][18]~q\);

-- Location: FF_X27_Y2_N2
\regs[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][18]~q\);

-- Location: FF_X23_Y2_N29
\regs[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[18]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][18]~q\);

-- Location: LABCELL_X27_Y2_N57
\Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~2_combout\ = ( \regs[18][18]~q\ & ( \regs[30][18]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[26][18]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[22][18]~q\))) ) ) ) # ( !\regs[18][18]~q\ & ( \regs[30][18]~q\ 
-- & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\ & \regs[26][18]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[22][18]~q\))) ) ) ) # ( \regs[18][18]~q\ & ( !\regs[30][18]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # 
-- (\regs[26][18]~q\)))) # (\radd1[2]~input_o\ & (\regs[22][18]~q\ & (!\radd1[3]~input_o\))) ) ) ) # ( !\regs[18][18]~q\ & ( !\regs[30][18]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\ & \regs[26][18]~q\)))) # (\radd1[2]~input_o\ & (\regs[22][18]~q\ & 
-- (!\radd1[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[22][18]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[26][18]~q\,
	datae => \ALT_INV_regs[18][18]~q\,
	dataf => \ALT_INV_regs[30][18]~q\,
	combout => \Mux13~2_combout\);

-- Location: MLABCELL_X21_Y2_N6
\Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~4_combout\ = ( \Mux13~0_combout\ & ( \Mux13~2_combout\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & ((\Mux13~1_combout\))) # (\radd1[1]~input_o\ & (\Mux13~3_combout\))) ) ) ) # ( !\Mux13~0_combout\ & ( \Mux13~2_combout\ & ( 
-- (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\Mux13~1_combout\))) # (\radd1[1]~input_o\ & (\Mux13~3_combout\)))) ) ) ) # ( \Mux13~0_combout\ & ( !\Mux13~2_combout\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\Mux13~1_combout\))) # (\radd1[1]~input_o\ & (\Mux13~3_combout\)))) ) ) ) # ( !\Mux13~0_combout\ & ( !\Mux13~2_combout\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & 
-- ((\Mux13~1_combout\))) # (\radd1[1]~input_o\ & (\Mux13~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_Mux13~3_combout\,
	datac => \ALT_INV_Mux13~1_combout\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_Mux13~0_combout\,
	dataf => \ALT_INV_Mux13~2_combout\,
	combout => \Mux13~4_combout\);

-- Location: MLABCELL_X21_Y2_N12
\Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~9_combout\ = ( \Mux13~6_combout\ & ( \Mux13~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & (\Mux13~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux13~8_combout\)))) ) ) ) # ( !\Mux13~6_combout\ & ( \Mux13~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux13~7_combout\))) # (\out1[30]~2_combout\ & (((\out1[30]~3_combout\ & \Mux13~8_combout\)))) ) ) ) # ( \Mux13~6_combout\ & ( !\Mux13~4_combout\ & ( (!\out1[30]~2_combout\ & (\Mux13~7_combout\ & 
-- (\out1[30]~3_combout\))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux13~8_combout\)))) ) ) ) # ( !\Mux13~6_combout\ & ( !\Mux13~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux13~7_combout\)) # (\out1[30]~2_combout\ & 
-- ((\Mux13~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_Mux13~7_combout\,
	datac => \ALT_INV_out1[30]~3_combout\,
	datad => \ALT_INV_Mux13~8_combout\,
	datae => \ALT_INV_Mux13~6_combout\,
	dataf => \ALT_INV_Mux13~4_combout\,
	combout => \Mux13~9_combout\);

-- Location: FF_X21_Y2_N13
\out1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux13~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(18));

-- Location: IOIBUF_X16_Y0_N1
\wdata[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(19),
	o => \wdata[19]~input_o\);

-- Location: FF_X24_Y1_N23
\regs[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][19]~q\);

-- Location: FF_X24_Y1_N26
\regs[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][19]~q\);

-- Location: FF_X24_Y1_N2
\regs[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][19]~q\);

-- Location: FF_X21_Y1_N37
\regs[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][19]~q\);

-- Location: LABCELL_X24_Y1_N51
\Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~8_combout\ = ( \regs[14][19]~q\ & ( \regs[12][19]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & ((\regs[13][19]~q\))) # (\radd1[1]~input_o\ & (\regs[15][19]~q\))) ) ) ) # ( !\regs[14][19]~q\ & ( \regs[12][19]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((!\radd1[0]~input_o\) # (\regs[13][19]~q\)))) # (\radd1[1]~input_o\ & (\regs[15][19]~q\ & (\radd1[0]~input_o\))) ) ) ) # ( \regs[14][19]~q\ & ( !\regs[12][19]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\ & \regs[13][19]~q\)))) # 
-- (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)) # (\regs[15][19]~q\))) ) ) ) # ( !\regs[14][19]~q\ & ( !\regs[12][19]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[13][19]~q\))) # (\radd1[1]~input_o\ & (\regs[15][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][19]~q\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[13][19]~q\,
	datae => \ALT_INV_regs[14][19]~q\,
	dataf => \ALT_INV_regs[12][19]~q\,
	combout => \Mux12~8_combout\);

-- Location: FF_X17_Y6_N20
\regs[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][19]~q\);

-- Location: FF_X16_Y6_N8
\regs[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][19]~q\);

-- Location: FF_X16_Y6_N29
\regs[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][19]~q\);

-- Location: FF_X16_Y6_N20
\regs[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][19]~q\);

-- Location: LABCELL_X16_Y6_N51
\Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~7_combout\ = ( \regs[10][19]~q\ & ( \regs[11][19]~q\ & ( ((!\radd1[0]~input_o\ & (\regs[8][19]~q\)) # (\radd1[0]~input_o\ & ((\regs[9][19]~q\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[10][19]~q\ & ( \regs[11][19]~q\ & ( (!\radd1[0]~input_o\ & 
-- (\regs[8][19]~q\ & ((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\regs[9][19]~q\)))) ) ) ) # ( \regs[10][19]~q\ & ( !\regs[11][19]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\regs[8][19]~q\))) # 
-- (\radd1[0]~input_o\ & (((\regs[9][19]~q\ & !\radd1[1]~input_o\)))) ) ) ) # ( !\regs[10][19]~q\ & ( !\regs[11][19]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[8][19]~q\)) # (\radd1[0]~input_o\ & ((\regs[9][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[8][19]~q\,
	datac => \ALT_INV_regs[9][19]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[10][19]~q\,
	dataf => \ALT_INV_regs[11][19]~q\,
	combout => \Mux12~7_combout\);

-- Location: FF_X19_Y4_N38
\regs[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][19]~q\);

-- Location: FF_X19_Y4_N44
\regs[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][19]~q\);

-- Location: LABCELL_X19_Y4_N18
\regs[1][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[1][19]~feeder_combout\ = ( \wdata[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[19]~input_o\,
	combout => \regs[1][19]~feeder_combout\);

-- Location: FF_X19_Y4_N20
\regs[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[1][19]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][19]~q\);

-- Location: FF_X18_Y5_N8
\regs[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][19]~q\);

-- Location: FF_X18_Y5_N20
\regs[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][19]~q\);

-- Location: FF_X18_Y5_N2
\regs[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][19]~q\);

-- Location: LABCELL_X19_Y5_N57
\regs[7][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][19]~feeder_combout\ = \wdata[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[19]~input_o\,
	combout => \regs[7][19]~feeder_combout\);

-- Location: FF_X19_Y5_N58
\regs[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[7][19]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][19]~q\);

-- Location: LABCELL_X18_Y5_N9
\Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~5_combout\ = ( \regs[6][19]~q\ & ( \regs[7][19]~q\ & ( ((!\radd1[0]~input_o\ & (\regs[4][19]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][19]~q\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[6][19]~q\ & ( \regs[7][19]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & (\regs[4][19]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][19]~q\))))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\)) ) ) ) # ( \regs[6][19]~q\ & ( !\regs[7][19]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[4][19]~q\)) # 
-- (\radd1[0]~input_o\ & ((\regs[5][19]~q\))))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\)) ) ) ) # ( !\regs[6][19]~q\ & ( !\regs[7][19]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[4][19]~q\)) # (\radd1[0]~input_o\ & 
-- ((\regs[5][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[4][19]~q\,
	datad => \ALT_INV_regs[5][19]~q\,
	datae => \ALT_INV_regs[6][19]~q\,
	dataf => \ALT_INV_regs[7][19]~q\,
	combout => \Mux12~5_combout\);

-- Location: LABCELL_X19_Y4_N39
\Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~6_combout\ = ( \out1[30]~1_combout\ & ( \Mux12~5_combout\ & ( (!\out1[30]~0_combout\ & ((\regs[2][19]~q\))) # (\out1[30]~0_combout\ & (\regs[3][19]~q\)) ) ) ) # ( !\out1[30]~1_combout\ & ( \Mux12~5_combout\ & ( (!\out1[30]~0_combout\) # 
-- (\regs[1][19]~q\) ) ) ) # ( \out1[30]~1_combout\ & ( !\Mux12~5_combout\ & ( (!\out1[30]~0_combout\ & ((\regs[2][19]~q\))) # (\out1[30]~0_combout\ & (\regs[3][19]~q\)) ) ) ) # ( !\out1[30]~1_combout\ & ( !\Mux12~5_combout\ & ( (\out1[30]~0_combout\ & 
-- \regs[1][19]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][19]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_regs[2][19]~q\,
	datad => \ALT_INV_regs[1][19]~q\,
	datae => \ALT_INV_out1[30]~1_combout\,
	dataf => \ALT_INV_Mux12~5_combout\,
	combout => \Mux12~6_combout\);

-- Location: FF_X22_Y4_N2
\regs[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][19]~q\);

-- Location: FF_X22_Y4_N56
\regs[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][19]~q\);

-- Location: FF_X22_Y4_N26
\regs[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][19]~q\);

-- Location: MLABCELL_X21_Y3_N3
\regs[21][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][19]~feeder_combout\ = ( \wdata[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[19]~input_o\,
	combout => \regs[21][19]~feeder_combout\);

-- Location: FF_X21_Y3_N4
\regs[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][19]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][19]~q\);

-- Location: LABCELL_X22_Y4_N39
\Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = ( \regs[17][19]~q\ & ( \regs[21][19]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[25][19]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][19]~q\)))) ) ) ) # ( !\regs[17][19]~q\ & ( \regs[21][19]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[25][19]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][19]~q\))))) ) ) ) # ( \regs[17][19]~q\ & ( !\regs[21][19]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)))) # 
-- (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[25][19]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][19]~q\))))) ) ) ) # ( !\regs[17][19]~q\ & ( !\regs[21][19]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[25][19]~q\)) # (\radd1[2]~input_o\ 
-- & ((\regs[29][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][19]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[29][19]~q\,
	datae => \ALT_INV_regs[17][19]~q\,
	dataf => \ALT_INV_regs[21][19]~q\,
	combout => \Mux12~1_combout\);

-- Location: FF_X24_Y6_N8
\regs[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][19]~q\);

-- Location: FF_X24_Y6_N50
\regs[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][19]~q\);

-- Location: FF_X24_Y6_N4
\regs[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][19]~q\);

-- Location: LABCELL_X24_Y4_N39
\regs[20][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][19]~feeder_combout\ = ( \wdata[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[19]~input_o\,
	combout => \regs[20][19]~feeder_combout\);

-- Location: FF_X24_Y4_N40
\regs[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][19]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][19]~q\);

-- Location: LABCELL_X24_Y6_N51
\Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = ( \regs[28][19]~q\ & ( \regs[20][19]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[16][19]~q\))) # (\radd1[3]~input_o\ & (\regs[24][19]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[28][19]~q\ & ( \regs[20][19]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & ((\regs[16][19]~q\))) # (\radd1[3]~input_o\ & (\regs[24][19]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( \regs[28][19]~q\ & ( !\regs[20][19]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- ((\regs[16][19]~q\))) # (\radd1[3]~input_o\ & (\regs[24][19]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( !\regs[28][19]~q\ & ( !\regs[20][19]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[16][19]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[24][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[24][19]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[16][19]~q\,
	datae => \ALT_INV_regs[28][19]~q\,
	dataf => \ALT_INV_regs[20][19]~q\,
	combout => \Mux12~0_combout\);

-- Location: LABCELL_X22_Y2_N21
\regs[27][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][19]~feeder_combout\ = \wdata[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[19]~input_o\,
	combout => \regs[27][19]~feeder_combout\);

-- Location: FF_X22_Y2_N22
\regs[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][19]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][19]~q\);

-- Location: FF_X22_Y2_N8
\regs[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][19]~q\);

-- Location: FF_X22_Y2_N2
\regs[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][19]~q\);

-- Location: LABCELL_X22_Y1_N9
\regs[19][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][19]~feeder_combout\ = ( \wdata[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[19]~input_o\,
	combout => \regs[19][19]~feeder_combout\);

-- Location: FF_X22_Y1_N11
\regs[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][19]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][19]~q\);

-- Location: LABCELL_X22_Y2_N3
\Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~3_combout\ = ( \regs[23][19]~q\ & ( \regs[19][19]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[27][19]~q\)) # (\radd1[2]~input_o\ & ((\regs[31][19]~q\)))) ) ) ) # ( !\regs[23][19]~q\ & ( \regs[19][19]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((!\radd1[3]~input_o\)) # (\regs[27][19]~q\))) # (\radd1[2]~input_o\ & (((\regs[31][19]~q\ & \radd1[3]~input_o\)))) ) ) ) # ( \regs[23][19]~q\ & ( !\regs[19][19]~q\ & ( (!\radd1[2]~input_o\ & (\regs[27][19]~q\ & ((\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[31][19]~q\)))) ) ) ) # ( !\regs[23][19]~q\ & ( !\regs[19][19]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[27][19]~q\)) # (\radd1[2]~input_o\ & ((\regs[31][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[27][19]~q\,
	datac => \ALT_INV_regs[31][19]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[23][19]~q\,
	dataf => \ALT_INV_regs[19][19]~q\,
	combout => \Mux12~3_combout\);

-- Location: FF_X25_Y2_N44
\regs[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][19]~q\);

-- Location: FF_X25_Y2_N23
\regs[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][19]~q\);

-- Location: FF_X25_Y2_N38
\regs[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[19]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][19]~q\);

-- Location: LABCELL_X27_Y2_N15
\regs[18][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][19]~feeder_combout\ = ( \wdata[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[19]~input_o\,
	combout => \regs[18][19]~feeder_combout\);

-- Location: FF_X27_Y2_N17
\regs[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][19]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][19]~q\);

-- Location: MLABCELL_X25_Y2_N45
\Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~2_combout\ = ( \regs[26][19]~q\ & ( \regs[18][19]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[22][19]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][19]~q\)))) ) ) ) # ( !\regs[26][19]~q\ & ( \regs[18][19]~q\ & ( (!\radd1[2]~input_o\ & 
-- (!\radd1[3]~input_o\)) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][19]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][19]~q\))))) ) ) ) # ( \regs[26][19]~q\ & ( !\regs[18][19]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\)) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][19]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][19]~q\))))) ) ) ) # ( !\regs[26][19]~q\ & ( !\regs[18][19]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][19]~q\)) # (\radd1[3]~input_o\ 
-- & ((\regs[30][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[22][19]~q\,
	datad => \ALT_INV_regs[30][19]~q\,
	datae => \ALT_INV_regs[26][19]~q\,
	dataf => \ALT_INV_regs[18][19]~q\,
	combout => \Mux12~2_combout\);

-- Location: LABCELL_X23_Y6_N48
\Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~4_combout\ = ( \Mux12~3_combout\ & ( \Mux12~2_combout\ & ( ((!\radd1[0]~input_o\ & ((\Mux12~0_combout\))) # (\radd1[0]~input_o\ & (\Mux12~1_combout\))) # (\radd1[1]~input_o\) ) ) ) # ( !\Mux12~3_combout\ & ( \Mux12~2_combout\ & ( 
-- (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\Mux12~0_combout\)))) # (\radd1[0]~input_o\ & (\Mux12~1_combout\ & ((!\radd1[1]~input_o\)))) ) ) ) # ( \Mux12~3_combout\ & ( !\Mux12~2_combout\ & ( (!\radd1[0]~input_o\ & (((\Mux12~0_combout\ & 
-- !\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\Mux12~1_combout\))) ) ) ) # ( !\Mux12~3_combout\ & ( !\Mux12~2_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\Mux12~0_combout\))) # (\radd1[0]~input_o\ & 
-- (\Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux12~1_combout\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux12~0_combout\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_Mux12~3_combout\,
	dataf => \ALT_INV_Mux12~2_combout\,
	combout => \Mux12~4_combout\);

-- Location: LABCELL_X23_Y6_N0
\Mux12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~9_combout\ = ( \Mux12~6_combout\ & ( \Mux12~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux12~7_combout\))) # (\out1[30]~2_combout\ & (\Mux12~8_combout\))) ) ) ) # ( !\Mux12~6_combout\ & ( \Mux12~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux12~7_combout\)))) # (\out1[30]~2_combout\ & (\Mux12~8_combout\ & (\out1[30]~3_combout\))) ) ) ) # ( \Mux12~6_combout\ & ( !\Mux12~4_combout\ & ( (!\out1[30]~2_combout\ & (((\out1[30]~3_combout\ & 
-- \Mux12~7_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux12~8_combout\))) ) ) ) # ( !\Mux12~6_combout\ & ( !\Mux12~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux12~7_combout\))) # (\out1[30]~2_combout\ & 
-- (\Mux12~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux12~8_combout\,
	datab => \ALT_INV_out1[30]~2_combout\,
	datac => \ALT_INV_out1[30]~3_combout\,
	datad => \ALT_INV_Mux12~7_combout\,
	datae => \ALT_INV_Mux12~6_combout\,
	dataf => \ALT_INV_Mux12~4_combout\,
	combout => \Mux12~9_combout\);

-- Location: FF_X23_Y6_N1
\out1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux12~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(19));

-- Location: IOIBUF_X14_Y0_N1
\wdata[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(20),
	o => \wdata[20]~input_o\);

-- Location: FF_X19_Y1_N44
\regs[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][20]~q\);

-- Location: FF_X23_Y1_N37
\regs[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][20]~q\);

-- Location: FF_X19_Y1_N56
\regs[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][20]~q\);

-- Location: FF_X19_Y1_N14
\regs[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][20]~q\);

-- Location: LABCELL_X19_Y1_N3
\Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~8_combout\ = ( \regs[12][20]~q\ & ( \regs[14][20]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & ((\regs[13][20]~q\))) # (\radd1[1]~input_o\ & (\regs[15][20]~q\))) ) ) ) # ( !\regs[12][20]~q\ & ( \regs[14][20]~q\ & ( (!\radd1[1]~input_o\ & 
-- (\radd1[0]~input_o\ & ((\regs[13][20]~q\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\regs[15][20]~q\)))) ) ) ) # ( \regs[12][20]~q\ & ( !\regs[14][20]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\regs[13][20]~q\)))) # 
-- (\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\regs[15][20]~q\))) ) ) ) # ( !\regs[12][20]~q\ & ( !\regs[14][20]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[13][20]~q\))) # (\radd1[1]~input_o\ & (\regs[15][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[15][20]~q\,
	datad => \ALT_INV_regs[13][20]~q\,
	datae => \ALT_INV_regs[12][20]~q\,
	dataf => \ALT_INV_regs[14][20]~q\,
	combout => \Mux11~8_combout\);

-- Location: LABCELL_X16_Y6_N36
\regs[11][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[11][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[11][20]~feeder_combout\);

-- Location: FF_X16_Y6_N38
\regs[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[11][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][20]~q\);

-- Location: LABCELL_X16_Y6_N42
\regs[10][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[10][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[10][20]~feeder_combout\);

-- Location: FF_X16_Y6_N44
\regs[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[10][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][20]~q\);

-- Location: LABCELL_X16_Y6_N0
\regs[9][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[9][20]~feeder_combout\);

-- Location: FF_X16_Y6_N2
\regs[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][20]~q\);

-- Location: FF_X15_Y6_N29
\regs[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][20]~q\);

-- Location: LABCELL_X16_Y6_N54
\Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~7_combout\ = ( \regs[9][20]~q\ & ( \regs[8][20]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\regs[10][20]~q\))) # (\radd1[0]~input_o\ & (\regs[11][20]~q\))) ) ) ) # ( !\regs[9][20]~q\ & ( \regs[8][20]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\) # (\regs[10][20]~q\)))) # (\radd1[0]~input_o\ & (\regs[11][20]~q\ & (\radd1[1]~input_o\))) ) ) ) # ( \regs[9][20]~q\ & ( !\regs[8][20]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\ & \regs[10][20]~q\)))) # (\radd1[0]~input_o\ 
-- & (((!\radd1[1]~input_o\)) # (\regs[11][20]~q\))) ) ) ) # ( !\regs[9][20]~q\ & ( !\regs[8][20]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[10][20]~q\))) # (\radd1[0]~input_o\ & (\regs[11][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[11][20]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[10][20]~q\,
	datae => \ALT_INV_regs[9][20]~q\,
	dataf => \ALT_INV_regs[8][20]~q\,
	combout => \Mux11~7_combout\);

-- Location: LABCELL_X23_Y2_N36
\regs[30][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[30][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[30][20]~feeder_combout\);

-- Location: FF_X23_Y2_N38
\regs[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[30][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][20]~q\);

-- Location: FF_X25_Y2_N50
\regs[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][20]~q\);

-- Location: LABCELL_X27_Y2_N12
\regs[18][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[18][20]~feeder_combout\);

-- Location: FF_X27_Y2_N13
\regs[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][20]~q\);

-- Location: FF_X25_Y2_N17
\regs[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][20]~q\);

-- Location: MLABCELL_X25_Y2_N51
\Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~2_combout\ = ( \regs[18][20]~q\ & ( \regs[26][20]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[22][20]~q\))) # (\radd1[3]~input_o\ & (\regs[30][20]~q\))) ) ) ) # ( !\regs[18][20]~q\ & ( \regs[26][20]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][20]~q\))) # (\radd1[3]~input_o\ & (\regs[30][20]~q\)))) ) ) ) # ( \regs[18][20]~q\ & ( !\regs[26][20]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][20]~q\))) # (\radd1[3]~input_o\ & (\regs[30][20]~q\)))) ) ) ) # ( !\regs[18][20]~q\ & ( !\regs[26][20]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][20]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[30][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[30][20]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[22][20]~q\,
	datae => \ALT_INV_regs[18][20]~q\,
	dataf => \ALT_INV_regs[26][20]~q\,
	combout => \Mux11~2_combout\);

-- Location: FF_X22_Y4_N8
\regs[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][20]~q\);

-- Location: FF_X22_Y4_N44
\regs[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][20]~q\);

-- Location: MLABCELL_X21_Y3_N54
\regs[21][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][20]~feeder_combout\ = \wdata[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[21][20]~feeder_combout\);

-- Location: FF_X21_Y3_N55
\regs[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][20]~q\);

-- Location: FF_X22_Y4_N14
\regs[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][20]~q\);

-- Location: LABCELL_X22_Y4_N15
\Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = ( \regs[21][20]~q\ & ( \regs[17][20]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & ((\regs[25][20]~q\))) # (\radd1[2]~input_o\ & (\regs[29][20]~q\))) ) ) ) # ( !\regs[21][20]~q\ & ( \regs[17][20]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((!\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[25][20]~q\))) # (\radd1[2]~input_o\ & (\regs[29][20]~q\)))) ) ) ) # ( \regs[21][20]~q\ & ( !\regs[17][20]~q\ & ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\)))) # 
-- (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[25][20]~q\))) # (\radd1[2]~input_o\ & (\regs[29][20]~q\)))) ) ) ) # ( !\regs[21][20]~q\ & ( !\regs[17][20]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[25][20]~q\))) # 
-- (\radd1[2]~input_o\ & (\regs[29][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[29][20]~q\,
	datac => \ALT_INV_regs[25][20]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[21][20]~q\,
	dataf => \ALT_INV_regs[17][20]~q\,
	combout => \Mux11~1_combout\);

-- Location: FF_X24_Y6_N44
\regs[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][20]~q\);

-- Location: FF_X24_Y6_N22
\regs[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][20]~q\);

-- Location: FF_X24_Y6_N38
\regs[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][20]~q\);

-- Location: LABCELL_X24_Y2_N0
\regs[20][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[20][20]~feeder_combout\);

-- Location: FF_X24_Y2_N2
\regs[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][20]~q\);

-- Location: LABCELL_X24_Y6_N39
\Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = ( \regs[16][20]~q\ & ( \regs[20][20]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[24][20]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][20]~q\)))) ) ) ) # ( !\regs[16][20]~q\ & ( \regs[20][20]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][20]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][20]~q\))))) ) ) ) # ( \regs[16][20]~q\ & ( !\regs[20][20]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)))) # 
-- (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][20]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][20]~q\))))) ) ) ) # ( !\regs[16][20]~q\ & ( !\regs[20][20]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][20]~q\)) # (\radd1[2]~input_o\ 
-- & ((\regs[28][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[24][20]~q\,
	datac => \ALT_INV_regs[28][20]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[16][20]~q\,
	dataf => \ALT_INV_regs[20][20]~q\,
	combout => \Mux11~0_combout\);

-- Location: FF_X25_Y4_N44
\regs[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][20]~q\);

-- Location: FF_X25_Y4_N38
\regs[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][20]~q\);

-- Location: LABCELL_X22_Y1_N6
\regs[19][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[19][20]~feeder_combout\);

-- Location: FF_X22_Y1_N8
\regs[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][20]~q\);

-- Location: FF_X25_Y4_N22
\regs[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][20]~q\);

-- Location: MLABCELL_X25_Y4_N39
\Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~3_combout\ = ( \regs[19][20]~q\ & ( \regs[27][20]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[23][20]~q\))) # (\radd1[3]~input_o\ & (\regs[31][20]~q\))) ) ) ) # ( !\regs[19][20]~q\ & ( \regs[27][20]~q\ & ( (!\radd1[3]~input_o\ & 
-- (\radd1[2]~input_o\ & ((\regs[23][20]~q\)))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[31][20]~q\)))) ) ) ) # ( \regs[19][20]~q\ & ( !\regs[27][20]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[23][20]~q\)))) # 
-- (\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[31][20]~q\))) ) ) ) # ( !\regs[19][20]~q\ & ( !\regs[27][20]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][20]~q\))) # (\radd1[3]~input_o\ & (\regs[31][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[31][20]~q\,
	datad => \ALT_INV_regs[23][20]~q\,
	datae => \ALT_INV_regs[19][20]~q\,
	dataf => \ALT_INV_regs[27][20]~q\,
	combout => \Mux11~3_combout\);

-- Location: MLABCELL_X21_Y2_N54
\Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~4_combout\ = ( \Mux11~0_combout\ & ( \Mux11~3_combout\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\Mux11~2_combout\)))) # (\radd1[0]~input_o\ & (((\Mux11~1_combout\)) # (\radd1[1]~input_o\))) ) ) ) # ( !\Mux11~0_combout\ & ( 
-- \Mux11~3_combout\ & ( (!\radd1[0]~input_o\ & (\radd1[1]~input_o\ & (\Mux11~2_combout\))) # (\radd1[0]~input_o\ & (((\Mux11~1_combout\)) # (\radd1[1]~input_o\))) ) ) ) # ( \Mux11~0_combout\ & ( !\Mux11~3_combout\ & ( (!\radd1[0]~input_o\ & 
-- ((!\radd1[1]~input_o\) # ((\Mux11~2_combout\)))) # (\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & ((\Mux11~1_combout\)))) ) ) ) # ( !\Mux11~0_combout\ & ( !\Mux11~3_combout\ & ( (!\radd1[0]~input_o\ & (\radd1[1]~input_o\ & (\Mux11~2_combout\))) # 
-- (\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & ((\Mux11~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_Mux11~2_combout\,
	datad => \ALT_INV_Mux11~1_combout\,
	datae => \ALT_INV_Mux11~0_combout\,
	dataf => \ALT_INV_Mux11~3_combout\,
	combout => \Mux11~4_combout\);

-- Location: FF_X19_Y4_N50
\regs[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][20]~q\);

-- Location: LABCELL_X19_Y4_N45
\regs[2][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[2][20]~feeder_combout\);

-- Location: FF_X19_Y4_N47
\regs[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][20]~q\);

-- Location: LABCELL_X18_Y4_N36
\regs[1][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[1][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[1][20]~feeder_combout\);

-- Location: FF_X18_Y4_N38
\regs[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[1][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][20]~q\);

-- Location: LABCELL_X18_Y5_N36
\regs[6][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[6][20]~feeder_combout\);

-- Location: FF_X18_Y5_N38
\regs[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][20]~q\);

-- Location: LABCELL_X18_Y5_N42
\regs[5][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][20]~feeder_combout\ = ( \wdata[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[20]~input_o\,
	combout => \regs[5][20]~feeder_combout\);

-- Location: FF_X18_Y5_N44
\regs[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][20]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][20]~q\);

-- Location: FF_X18_Y5_N50
\regs[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][20]~q\);

-- Location: FF_X19_Y5_N16
\regs[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[20]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][20]~q\);

-- Location: LABCELL_X18_Y5_N51
\Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~5_combout\ = ( \radd1[1]~input_o\ & ( \regs[7][20]~q\ & ( (\radd1[0]~input_o\) # (\regs[6][20]~q\) ) ) ) # ( !\radd1[1]~input_o\ & ( \regs[7][20]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[4][20]~q\))) # (\radd1[0]~input_o\ & (\regs[5][20]~q\)) ) ) ) # 
-- ( \radd1[1]~input_o\ & ( !\regs[7][20]~q\ & ( (\regs[6][20]~q\ & !\radd1[0]~input_o\) ) ) ) # ( !\radd1[1]~input_o\ & ( !\regs[7][20]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[4][20]~q\))) # (\radd1[0]~input_o\ & (\regs[5][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[6][20]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[5][20]~q\,
	datad => \ALT_INV_regs[4][20]~q\,
	datae => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_regs[7][20]~q\,
	combout => \Mux11~5_combout\);

-- Location: LABCELL_X19_Y4_N51
\Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~6_combout\ = ( \out1[30]~1_combout\ & ( \Mux11~5_combout\ & ( (!\out1[30]~0_combout\ & ((\regs[2][20]~q\))) # (\out1[30]~0_combout\ & (\regs[3][20]~q\)) ) ) ) # ( !\out1[30]~1_combout\ & ( \Mux11~5_combout\ & ( (!\out1[30]~0_combout\) # 
-- (\regs[1][20]~q\) ) ) ) # ( \out1[30]~1_combout\ & ( !\Mux11~5_combout\ & ( (!\out1[30]~0_combout\ & ((\regs[2][20]~q\))) # (\out1[30]~0_combout\ & (\regs[3][20]~q\)) ) ) ) # ( !\out1[30]~1_combout\ & ( !\Mux11~5_combout\ & ( (\out1[30]~0_combout\ & 
-- \regs[1][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][20]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_regs[2][20]~q\,
	datad => \ALT_INV_regs[1][20]~q\,
	datae => \ALT_INV_out1[30]~1_combout\,
	dataf => \ALT_INV_Mux11~5_combout\,
	combout => \Mux11~6_combout\);

-- Location: MLABCELL_X21_Y2_N48
\Mux11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~9_combout\ = ( \Mux11~4_combout\ & ( \Mux11~6_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux11~7_combout\))) # (\out1[30]~2_combout\ & (\Mux11~8_combout\))) ) ) ) # ( !\Mux11~4_combout\ & ( \Mux11~6_combout\ & ( 
-- (!\out1[30]~2_combout\ & (((\out1[30]~3_combout\ & \Mux11~7_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux11~8_combout\))) ) ) ) # ( \Mux11~4_combout\ & ( !\Mux11~6_combout\ & ( (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) 
-- # (\Mux11~7_combout\)))) # (\out1[30]~2_combout\ & (\Mux11~8_combout\ & (\out1[30]~3_combout\))) ) ) ) # ( !\Mux11~4_combout\ & ( !\Mux11~6_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux11~7_combout\))) # (\out1[30]~2_combout\ & 
-- (\Mux11~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux11~8_combout\,
	datab => \ALT_INV_out1[30]~2_combout\,
	datac => \ALT_INV_out1[30]~3_combout\,
	datad => \ALT_INV_Mux11~7_combout\,
	datae => \ALT_INV_Mux11~4_combout\,
	dataf => \ALT_INV_Mux11~6_combout\,
	combout => \Mux11~9_combout\);

-- Location: FF_X21_Y2_N50
\out1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux11~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(20));

-- Location: IOIBUF_X20_Y0_N35
\wdata[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(21),
	o => \wdata[21]~input_o\);

-- Location: FF_X17_Y6_N26
\regs[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][21]~q\);

-- Location: LABCELL_X17_Y6_N18
\regs[8][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][21]~feeder_combout\ = \wdata[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[21]~input_o\,
	combout => \regs[8][21]~feeder_combout\);

-- Location: FF_X17_Y6_N19
\regs[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][21]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][21]~q\);

-- Location: FF_X18_Y6_N23
\regs[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][21]~q\);

-- Location: FF_X17_Y6_N44
\regs[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][21]~q\);

-- Location: LABCELL_X17_Y6_N9
\Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~7_combout\ = ( \regs[9][21]~q\ & ( \regs[11][21]~q\ & ( ((!\radd1[1]~input_o\ & ((\regs[8][21]~q\))) # (\radd1[1]~input_o\ & (\regs[10][21]~q\))) # (\radd1[0]~input_o\) ) ) ) # ( !\regs[9][21]~q\ & ( \regs[11][21]~q\ & ( (!\radd1[0]~input_o\ & 
-- ((!\radd1[1]~input_o\ & ((\regs[8][21]~q\))) # (\radd1[1]~input_o\ & (\regs[10][21]~q\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) ) ) ) # ( \regs[9][21]~q\ & ( !\regs[11][21]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & 
-- ((\regs[8][21]~q\))) # (\radd1[1]~input_o\ & (\regs[10][21]~q\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)))) ) ) ) # ( !\regs[9][21]~q\ & ( !\regs[11][21]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[8][21]~q\))) # 
-- (\radd1[1]~input_o\ & (\regs[10][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][21]~q\,
	datab => \ALT_INV_regs[8][21]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[9][21]~q\,
	dataf => \ALT_INV_regs[11][21]~q\,
	combout => \Mux10~7_combout\);

-- Location: FF_X22_Y5_N50
\regs[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][21]~q\);

-- Location: LABCELL_X17_Y5_N42
\regs[2][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][21]~feeder_combout\ = ( \wdata[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[21]~input_o\,
	combout => \regs[2][21]~feeder_combout\);

-- Location: FF_X17_Y5_N43
\regs[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][21]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][21]~q\);

-- Location: FF_X22_Y5_N32
\regs[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][21]~q\);

-- Location: LABCELL_X19_Y5_N54
\regs[7][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][21]~feeder_combout\ = ( \wdata[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[21]~input_o\,
	combout => \regs[7][21]~feeder_combout\);

-- Location: FF_X19_Y5_N55
\regs[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[7][21]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][21]~q\);

-- Location: FF_X19_Y5_N35
\regs[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][21]~q\);

-- Location: FF_X19_Y5_N47
\regs[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][21]~q\);

-- Location: LABCELL_X19_Y3_N9
\regs[6][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][21]~feeder_combout\ = ( \wdata[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[21]~input_o\,
	combout => \regs[6][21]~feeder_combout\);

-- Location: FF_X19_Y3_N10
\regs[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][21]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][21]~q\);

-- Location: LABCELL_X19_Y5_N9
\Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~5_combout\ = ( \regs[5][21]~q\ & ( \regs[6][21]~q\ & ( (!\radd1[0]~input_o\ & (((\regs[4][21]~q\)) # (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\regs[7][21]~q\)))) ) ) ) # ( !\regs[5][21]~q\ & ( \regs[6][21]~q\ & ( 
-- (!\radd1[0]~input_o\ & (((\regs[4][21]~q\)) # (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & (\radd1[1]~input_o\ & (\regs[7][21]~q\))) ) ) ) # ( \regs[5][21]~q\ & ( !\regs[6][21]~q\ & ( (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & ((\regs[4][21]~q\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\regs[7][21]~q\)))) ) ) ) # ( !\regs[5][21]~q\ & ( !\regs[6][21]~q\ & ( (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & ((\regs[4][21]~q\)))) # (\radd1[0]~input_o\ & (\radd1[1]~input_o\ & (\regs[7][21]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[7][21]~q\,
	datad => \ALT_INV_regs[4][21]~q\,
	datae => \ALT_INV_regs[5][21]~q\,
	dataf => \ALT_INV_regs[6][21]~q\,
	combout => \Mux10~5_combout\);

-- Location: LABCELL_X22_Y5_N30
\Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~6_combout\ = ( \regs[3][21]~q\ & ( \Mux10~5_combout\ & ( (!\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[2][21]~q\)))) # (\out1[30]~0_combout\ & (((\out1[30]~1_combout\)) # (\regs[1][21]~q\))) ) ) ) # ( !\regs[3][21]~q\ & ( 
-- \Mux10~5_combout\ & ( (!\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[2][21]~q\)))) # (\out1[30]~0_combout\ & (\regs[1][21]~q\ & ((!\out1[30]~1_combout\)))) ) ) ) # ( \regs[3][21]~q\ & ( !\Mux10~5_combout\ & ( (!\out1[30]~0_combout\ & 
-- (((\regs[2][21]~q\ & \out1[30]~1_combout\)))) # (\out1[30]~0_combout\ & (((\out1[30]~1_combout\)) # (\regs[1][21]~q\))) ) ) ) # ( !\regs[3][21]~q\ & ( !\Mux10~5_combout\ & ( (!\out1[30]~0_combout\ & (((\regs[2][21]~q\ & \out1[30]~1_combout\)))) # 
-- (\out1[30]~0_combout\ & (\regs[1][21]~q\ & ((!\out1[30]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[1][21]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_regs[2][21]~q\,
	datad => \ALT_INV_out1[30]~1_combout\,
	datae => \ALT_INV_regs[3][21]~q\,
	dataf => \ALT_INV_Mux10~5_combout\,
	combout => \Mux10~6_combout\);

-- Location: FF_X24_Y1_N17
\regs[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][21]~q\);

-- Location: FF_X24_Y1_N56
\regs[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][21]~q\);

-- Location: FF_X25_Y1_N8
\regs[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][21]~q\);

-- Location: MLABCELL_X21_Y1_N42
\regs[12][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][21]~feeder_combout\ = ( \wdata[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[21]~input_o\,
	combout => \regs[12][21]~feeder_combout\);

-- Location: FF_X21_Y1_N43
\regs[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][21]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][21]~q\);

-- Location: LABCELL_X24_Y1_N3
\Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~8_combout\ = ( \regs[15][21]~q\ & ( \regs[12][21]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\regs[14][21]~q\)))) # (\radd1[0]~input_o\ & (((\regs[13][21]~q\)) # (\radd1[1]~input_o\))) ) ) ) # ( !\regs[15][21]~q\ & ( \regs[12][21]~q\ 
-- & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\regs[14][21]~q\)))) # (\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & (\regs[13][21]~q\))) ) ) ) # ( \regs[15][21]~q\ & ( !\regs[12][21]~q\ & ( (!\radd1[0]~input_o\ & (\radd1[1]~input_o\ & 
-- ((\regs[14][21]~q\)))) # (\radd1[0]~input_o\ & (((\regs[13][21]~q\)) # (\radd1[1]~input_o\))) ) ) ) # ( !\regs[15][21]~q\ & ( !\regs[12][21]~q\ & ( (!\radd1[0]~input_o\ & (\radd1[1]~input_o\ & ((\regs[14][21]~q\)))) # (\radd1[0]~input_o\ & 
-- (!\radd1[1]~input_o\ & (\regs[13][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[13][21]~q\,
	datad => \ALT_INV_regs[14][21]~q\,
	datae => \ALT_INV_regs[15][21]~q\,
	dataf => \ALT_INV_regs[12][21]~q\,
	combout => \Mux10~8_combout\);

-- Location: FF_X22_Y2_N14
\regs[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][21]~q\);

-- Location: FF_X22_Y2_N56
\regs[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][21]~q\);

-- Location: FF_X22_Y2_N29
\regs[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][21]~q\);

-- Location: FF_X22_Y1_N47
\regs[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][21]~q\);

-- Location: LABCELL_X22_Y2_N33
\Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~3_combout\ = ( \regs[27][21]~q\ & ( \regs[19][21]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[23][21]~q\))) # (\radd1[3]~input_o\ & (\regs[31][21]~q\))) ) ) ) # ( !\regs[27][21]~q\ & ( \regs[19][21]~q\ & ( (!\radd1[2]~input_o\ & 
-- (!\radd1[3]~input_o\)) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][21]~q\))) # (\radd1[3]~input_o\ & (\regs[31][21]~q\)))) ) ) ) # ( \regs[27][21]~q\ & ( !\regs[19][21]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\)) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][21]~q\))) # (\radd1[3]~input_o\ & (\regs[31][21]~q\)))) ) ) ) # ( !\regs[27][21]~q\ & ( !\regs[19][21]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][21]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[31][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[31][21]~q\,
	datad => \ALT_INV_regs[23][21]~q\,
	datae => \ALT_INV_regs[27][21]~q\,
	dataf => \ALT_INV_regs[19][21]~q\,
	combout => \Mux10~3_combout\);

-- Location: FF_X21_Y3_N59
\regs[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][21]~q\);

-- Location: FF_X21_Y3_N26
\regs[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][21]~q\);

-- Location: FF_X22_Y3_N4
\regs[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][21]~q\);

-- Location: LABCELL_X22_Y3_N6
\regs[25][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[25][21]~feeder_combout\ = ( \wdata[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[21]~input_o\,
	combout => \regs[25][21]~feeder_combout\);

-- Location: FF_X22_Y3_N8
\regs[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[25][21]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][21]~q\);

-- Location: MLABCELL_X21_Y3_N27
\Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = ( \regs[29][21]~q\ & ( \regs[25][21]~q\ & ( ((!\radd1[2]~input_o\ & ((\regs[17][21]~q\))) # (\radd1[2]~input_o\ & (\regs[21][21]~q\))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[29][21]~q\ & ( \regs[25][21]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\regs[17][21]~q\)) # (\radd1[3]~input_o\))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[21][21]~q\))) ) ) ) # ( \regs[29][21]~q\ & ( !\regs[25][21]~q\ & ( (!\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & ((\regs[17][21]~q\)))) # 
-- (\radd1[2]~input_o\ & (((\regs[21][21]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[29][21]~q\ & ( !\regs[25][21]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[17][21]~q\))) # (\radd1[2]~input_o\ & (\regs[21][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[21][21]~q\,
	datad => \ALT_INV_regs[17][21]~q\,
	datae => \ALT_INV_regs[29][21]~q\,
	dataf => \ALT_INV_regs[25][21]~q\,
	combout => \Mux10~1_combout\);

-- Location: LABCELL_X24_Y6_N18
\regs[28][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][21]~feeder_combout\ = \wdata[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[21]~input_o\,
	combout => \regs[28][21]~feeder_combout\);

-- Location: FF_X24_Y6_N19
\regs[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][21]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][21]~q\);

-- Location: FF_X24_Y4_N37
\regs[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][21]~q\);

-- Location: FF_X23_Y2_N17
\regs[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][21]~q\);

-- Location: LABCELL_X22_Y6_N24
\regs[16][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[16][21]~feeder_combout\ = ( \wdata[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[21]~input_o\,
	combout => \regs[16][21]~feeder_combout\);

-- Location: FF_X22_Y6_N26
\regs[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[16][21]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][21]~q\);

-- Location: LABCELL_X22_Y6_N33
\Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = ( \regs[24][21]~q\ & ( \regs[16][21]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[20][21]~q\))) # (\radd1[3]~input_o\ & (\regs[28][21]~q\))) ) ) ) # ( !\regs[24][21]~q\ & ( \regs[16][21]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((!\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[20][21]~q\))) # (\radd1[3]~input_o\ & (\regs[28][21]~q\)))) ) ) ) # ( \regs[24][21]~q\ & ( !\regs[16][21]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[20][21]~q\))) # (\radd1[3]~input_o\ & (\regs[28][21]~q\)))) ) ) ) # ( !\regs[24][21]~q\ & ( !\regs[16][21]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[20][21]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[28][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[28][21]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[20][21]~q\,
	datae => \ALT_INV_regs[24][21]~q\,
	dataf => \ALT_INV_regs[16][21]~q\,
	combout => \Mux10~0_combout\);

-- Location: FF_X23_Y2_N56
\regs[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][21]~q\);

-- Location: FF_X29_Y4_N26
\regs[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][21]~q\);

-- Location: MLABCELL_X28_Y2_N45
\regs[18][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][21]~feeder_combout\ = ( \wdata[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[21]~input_o\,
	combout => \regs[18][21]~feeder_combout\);

-- Location: FF_X28_Y2_N47
\regs[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][21]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][21]~q\);

-- Location: FF_X25_Y2_N40
\regs[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[21]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][21]~q\);

-- Location: LABCELL_X29_Y4_N3
\Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~2_combout\ = ( \regs[18][21]~q\ & ( \regs[26][21]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[22][21]~q\))) # (\radd1[3]~input_o\ & (\regs[30][21]~q\))) ) ) ) # ( !\regs[18][21]~q\ & ( \regs[26][21]~q\ & ( (!\radd1[2]~input_o\ & 
-- (\radd1[3]~input_o\)) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][21]~q\))) # (\radd1[3]~input_o\ & (\regs[30][21]~q\)))) ) ) ) # ( \regs[18][21]~q\ & ( !\regs[26][21]~q\ & ( (!\radd1[2]~input_o\ & (!\radd1[3]~input_o\)) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][21]~q\))) # (\radd1[3]~input_o\ & (\regs[30][21]~q\)))) ) ) ) # ( !\regs[18][21]~q\ & ( !\regs[26][21]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][21]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[30][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[30][21]~q\,
	datad => \ALT_INV_regs[22][21]~q\,
	datae => \ALT_INV_regs[18][21]~q\,
	dataf => \ALT_INV_regs[26][21]~q\,
	combout => \Mux10~2_combout\);

-- Location: LABCELL_X23_Y6_N42
\Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~4_combout\ = ( \Mux10~0_combout\ & ( \Mux10~2_combout\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & ((\Mux10~1_combout\))) # (\radd1[1]~input_o\ & (\Mux10~3_combout\))) ) ) ) # ( !\Mux10~0_combout\ & ( \Mux10~2_combout\ & ( 
-- (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & ((\Mux10~1_combout\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\Mux10~3_combout\)))) ) ) ) # ( \Mux10~0_combout\ & ( !\Mux10~2_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # 
-- ((\Mux10~1_combout\)))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\Mux10~3_combout\))) ) ) ) # ( !\Mux10~0_combout\ & ( !\Mux10~2_combout\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\Mux10~1_combout\))) # (\radd1[1]~input_o\ & 
-- (\Mux10~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux10~3_combout\,
	datad => \ALT_INV_Mux10~1_combout\,
	datae => \ALT_INV_Mux10~0_combout\,
	dataf => \ALT_INV_Mux10~2_combout\,
	combout => \Mux10~4_combout\);

-- Location: LABCELL_X23_Y6_N12
\Mux10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~9_combout\ = ( \Mux10~8_combout\ & ( \Mux10~4_combout\ & ( (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux10~7_combout\))) # (\out1[30]~2_combout\ & (((\Mux10~6_combout\) # (\out1[30]~3_combout\)))) ) ) ) # ( !\Mux10~8_combout\ & ( 
-- \Mux10~4_combout\ & ( (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux10~7_combout\))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\ & \Mux10~6_combout\)))) ) ) ) # ( \Mux10~8_combout\ & ( !\Mux10~4_combout\ & ( (!\out1[30]~2_combout\ & 
-- (\Mux10~7_combout\ & (\out1[30]~3_combout\))) # (\out1[30]~2_combout\ & (((\Mux10~6_combout\) # (\out1[30]~3_combout\)))) ) ) ) # ( !\Mux10~8_combout\ & ( !\Mux10~4_combout\ & ( (!\out1[30]~2_combout\ & (\Mux10~7_combout\ & (\out1[30]~3_combout\))) # 
-- (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\ & \Mux10~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~7_combout\,
	datab => \ALT_INV_out1[30]~2_combout\,
	datac => \ALT_INV_out1[30]~3_combout\,
	datad => \ALT_INV_Mux10~6_combout\,
	datae => \ALT_INV_Mux10~8_combout\,
	dataf => \ALT_INV_Mux10~4_combout\,
	combout => \Mux10~9_combout\);

-- Location: FF_X23_Y6_N14
\out1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux10~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(21));

-- Location: IOIBUF_X18_Y0_N75
\wdata[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(22),
	o => \wdata[22]~input_o\);

-- Location: FF_X25_Y1_N50
\regs[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][22]~q\);

-- Location: FF_X25_Y1_N5
\regs[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][22]~q\);

-- Location: FF_X25_Y1_N56
\regs[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][22]~q\);

-- Location: MLABCELL_X28_Y1_N51
\regs[12][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][22]~feeder_combout\ = ( \wdata[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[12][22]~feeder_combout\);

-- Location: FF_X28_Y1_N52
\regs[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][22]~q\);

-- Location: MLABCELL_X25_Y1_N45
\Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~8_combout\ = ( \regs[15][22]~q\ & ( \regs[12][22]~q\ & ( (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\) # (\regs[13][22]~q\)))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[14][22]~q\))) ) ) ) # ( !\regs[15][22]~q\ & ( \regs[12][22]~q\ & 
-- ( (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\) # (\regs[13][22]~q\)))) # (\radd1[1]~input_o\ & (\regs[14][22]~q\ & (!\radd1[0]~input_o\))) ) ) ) # ( \regs[15][22]~q\ & ( !\regs[12][22]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\ & 
-- \regs[13][22]~q\)))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[14][22]~q\))) ) ) ) # ( !\regs[15][22]~q\ & ( !\regs[12][22]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\ & \regs[13][22]~q\)))) # (\radd1[1]~input_o\ & (\regs[14][22]~q\ 
-- & (!\radd1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[14][22]~q\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[13][22]~q\,
	datae => \ALT_INV_regs[15][22]~q\,
	dataf => \ALT_INV_regs[12][22]~q\,
	combout => \Mux9~8_combout\);

-- Location: LABCELL_X22_Y7_N51
\regs[10][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[10][22]~feeder_combout\ = ( \wdata[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[10][22]~feeder_combout\);

-- Location: FF_X22_Y7_N53
\regs[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[10][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][22]~q\);

-- Location: LABCELL_X22_Y7_N45
\regs[9][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][22]~feeder_combout\ = ( \wdata[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[9][22]~feeder_combout\);

-- Location: FF_X22_Y7_N47
\regs[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][22]~q\);

-- Location: FF_X23_Y7_N28
\regs[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][22]~q\);

-- Location: MLABCELL_X21_Y7_N54
\regs[11][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[11][22]~feeder_combout\ = ( \wdata[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[11][22]~feeder_combout\);

-- Location: FF_X21_Y7_N56
\regs[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[11][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][22]~q\);

-- Location: LABCELL_X22_Y7_N24
\Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~7_combout\ = ( \regs[8][22]~q\ & ( \regs[11][22]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\regs[9][22]~q\)))) # (\radd1[1]~input_o\ & (((\regs[10][22]~q\)) # (\radd1[0]~input_o\))) ) ) ) # ( !\regs[8][22]~q\ & ( \regs[11][22]~q\ & ( 
-- (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & ((\regs[9][22]~q\)))) # (\radd1[1]~input_o\ & (((\regs[10][22]~q\)) # (\radd1[0]~input_o\))) ) ) ) # ( \regs[8][22]~q\ & ( !\regs[11][22]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # 
-- ((\regs[9][22]~q\)))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & (\regs[10][22]~q\))) ) ) ) # ( !\regs[8][22]~q\ & ( !\regs[11][22]~q\ & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & ((\regs[9][22]~q\)))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ 
-- & (\regs[10][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[10][22]~q\,
	datad => \ALT_INV_regs[9][22]~q\,
	datae => \ALT_INV_regs[8][22]~q\,
	dataf => \ALT_INV_regs[11][22]~q\,
	combout => \Mux9~7_combout\);

-- Location: LABCELL_X22_Y5_N6
\regs[1][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[1][22]~feeder_combout\ = ( \wdata[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[1][22]~feeder_combout\);

-- Location: FF_X22_Y5_N8
\regs[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[1][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][22]~q\);

-- Location: MLABCELL_X21_Y5_N30
\regs[2][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][22]~feeder_combout\ = ( \wdata[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[2][22]~feeder_combout\);

-- Location: FF_X21_Y5_N31
\regs[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][22]~q\);

-- Location: MLABCELL_X21_Y5_N57
\regs[3][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[3][22]~feeder_combout\ = ( \wdata[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[3][22]~feeder_combout\);

-- Location: FF_X21_Y5_N59
\regs[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[3][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][22]~q\);

-- Location: FF_X18_Y5_N14
\regs[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][22]~q\);

-- Location: FF_X19_Y5_N56
\regs[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][22]~q\);

-- Location: LABCELL_X17_Y5_N3
\regs[6][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][22]~feeder_combout\ = ( \wdata[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[6][22]~feeder_combout\);

-- Location: FF_X17_Y5_N5
\regs[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][22]~q\);

-- Location: LABCELL_X18_Y5_N30
\regs[5][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][22]~feeder_combout\ = ( \wdata[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[5][22]~feeder_combout\);

-- Location: FF_X18_Y5_N32
\regs[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][22]~q\);

-- Location: LABCELL_X18_Y5_N15
\Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~5_combout\ = ( \regs[6][22]~q\ & ( \regs[5][22]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[4][22]~q\))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\) # (\regs[7][22]~q\)))) ) ) ) # ( !\regs[6][22]~q\ & ( \regs[5][22]~q\ & ( 
-- (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[4][22]~q\))) # (\radd1[1]~input_o\ & (((\regs[7][22]~q\ & \radd1[0]~input_o\)))) ) ) ) # ( \regs[6][22]~q\ & ( !\regs[5][22]~q\ & ( (!\radd1[1]~input_o\ & (\regs[4][22]~q\ & ((!\radd1[0]~input_o\)))) 
-- # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\) # (\regs[7][22]~q\)))) ) ) ) # ( !\regs[6][22]~q\ & ( !\regs[5][22]~q\ & ( (!\radd1[1]~input_o\ & (\regs[4][22]~q\ & ((!\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (((\regs[7][22]~q\ & 
-- \radd1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[4][22]~q\,
	datac => \ALT_INV_regs[7][22]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[6][22]~q\,
	dataf => \ALT_INV_regs[5][22]~q\,
	combout => \Mux9~5_combout\);

-- Location: MLABCELL_X21_Y5_N0
\Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~6_combout\ = ( \regs[3][22]~q\ & ( \Mux9~5_combout\ & ( (!\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[2][22]~q\)))) # (\out1[30]~0_combout\ & (((\out1[30]~1_combout\)) # (\regs[1][22]~q\))) ) ) ) # ( !\regs[3][22]~q\ & ( 
-- \Mux9~5_combout\ & ( (!\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[2][22]~q\)))) # (\out1[30]~0_combout\ & (\regs[1][22]~q\ & ((!\out1[30]~1_combout\)))) ) ) ) # ( \regs[3][22]~q\ & ( !\Mux9~5_combout\ & ( (!\out1[30]~0_combout\ & 
-- (((\regs[2][22]~q\ & \out1[30]~1_combout\)))) # (\out1[30]~0_combout\ & (((\out1[30]~1_combout\)) # (\regs[1][22]~q\))) ) ) ) # ( !\regs[3][22]~q\ & ( !\Mux9~5_combout\ & ( (!\out1[30]~0_combout\ & (((\regs[2][22]~q\ & \out1[30]~1_combout\)))) # 
-- (\out1[30]~0_combout\ & (\regs[1][22]~q\ & ((!\out1[30]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[1][22]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_regs[2][22]~q\,
	datad => \ALT_INV_out1[30]~1_combout\,
	datae => \ALT_INV_regs[3][22]~q\,
	dataf => \ALT_INV_Mux9~5_combout\,
	combout => \Mux9~6_combout\);

-- Location: FF_X28_Y4_N50
\regs[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][22]~q\);

-- Location: FF_X28_Y4_N14
\regs[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][22]~q\);

-- Location: FF_X28_Y4_N56
\regs[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][22]~q\);

-- Location: FF_X22_Y2_N20
\regs[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][22]~q\);

-- Location: MLABCELL_X28_Y4_N15
\Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~3_combout\ = ( \regs[19][22]~q\ & ( \regs[27][22]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[23][22]~q\))) # (\radd1[3]~input_o\ & (\regs[31][22]~q\))) ) ) ) # ( !\regs[19][22]~q\ & ( \regs[27][22]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\regs[23][22]~q\ & \radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[31][22]~q\))) ) ) ) # ( \regs[19][22]~q\ & ( !\regs[27][22]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[23][22]~q\)))) # 
-- (\radd1[3]~input_o\ & (\regs[31][22]~q\ & ((\radd1[2]~input_o\)))) ) ) ) # ( !\regs[19][22]~q\ & ( !\regs[27][22]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][22]~q\))) # (\radd1[3]~input_o\ & (\regs[31][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[31][22]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[23][22]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[19][22]~q\,
	dataf => \ALT_INV_regs[27][22]~q\,
	combout => \Mux9~3_combout\);

-- Location: LABCELL_X24_Y4_N18
\regs[20][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][22]~feeder_combout\ = \wdata[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[20][22]~feeder_combout\);

-- Location: FF_X24_Y4_N20
\regs[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][22]~q\);

-- Location: FF_X24_Y4_N44
\regs[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][22]~q\);

-- Location: FF_X24_Y4_N50
\regs[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][22]~q\);

-- Location: FF_X24_Y2_N14
\regs[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][22]~q\);

-- Location: LABCELL_X24_Y4_N45
\Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = ( \radd1[3]~input_o\ & ( \regs[28][22]~q\ & ( (\regs[24][22]~q\) # (\radd1[2]~input_o\) ) ) ) # ( !\radd1[3]~input_o\ & ( \regs[28][22]~q\ & ( (!\radd1[2]~input_o\ & ((\regs[16][22]~q\))) # (\radd1[2]~input_o\ & (\regs[20][22]~q\)) ) ) 
-- ) # ( \radd1[3]~input_o\ & ( !\regs[28][22]~q\ & ( (!\radd1[2]~input_o\ & \regs[24][22]~q\) ) ) ) # ( !\radd1[3]~input_o\ & ( !\regs[28][22]~q\ & ( (!\radd1[2]~input_o\ & ((\regs[16][22]~q\))) # (\radd1[2]~input_o\ & (\regs[20][22]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[20][22]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[16][22]~q\,
	datad => \ALT_INV_regs[24][22]~q\,
	datae => \ALT_INV_radd1[3]~input_o\,
	dataf => \ALT_INV_regs[28][22]~q\,
	combout => \Mux9~0_combout\);

-- Location: FF_X28_Y6_N53
\regs[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][22]~q\);

-- Location: FF_X28_Y6_N25
\regs[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][22]~q\);

-- Location: FF_X28_Y6_N38
\regs[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][22]~q\);

-- Location: FF_X27_Y2_N35
\regs[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][22]~q\);

-- Location: MLABCELL_X28_Y6_N39
\Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~2_combout\ = ( \regs[22][22]~q\ & ( \regs[26][22]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[18][22]~q\) # (\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)) # (\regs[30][22]~q\))) ) ) ) # ( !\regs[22][22]~q\ & ( \regs[26][22]~q\ & 
-- ( (!\radd1[2]~input_o\ & (((\regs[18][22]~q\) # (\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (\regs[30][22]~q\ & (\radd1[3]~input_o\))) ) ) ) # ( \regs[22][22]~q\ & ( !\regs[26][22]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\ & 
-- \regs[18][22]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)) # (\regs[30][22]~q\))) ) ) ) # ( !\regs[22][22]~q\ & ( !\regs[26][22]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\ & \regs[18][22]~q\)))) # (\radd1[2]~input_o\ & 
-- (\regs[30][22]~q\ & (\radd1[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][22]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[18][22]~q\,
	datae => \ALT_INV_regs[22][22]~q\,
	dataf => \ALT_INV_regs[26][22]~q\,
	combout => \Mux9~2_combout\);

-- Location: FF_X22_Y4_N20
\regs[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][22]~q\);

-- Location: FF_X22_Y4_N50
\regs[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][22]~q\);

-- Location: LABCELL_X22_Y6_N6
\regs[21][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][22]~feeder_combout\ = ( \wdata[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[22]~input_o\,
	combout => \regs[21][22]~feeder_combout\);

-- Location: FF_X22_Y6_N8
\regs[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][22]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][22]~q\);

-- Location: FF_X22_Y4_N11
\regs[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[22]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][22]~q\);

-- Location: LABCELL_X22_Y4_N51
\Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = ( \regs[21][22]~q\ & ( \regs[29][22]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[17][22]~q\))) # (\radd1[3]~input_o\ & (\regs[25][22]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[21][22]~q\ & ( \regs[29][22]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & ((\regs[17][22]~q\))) # (\radd1[3]~input_o\ & (\regs[25][22]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( \regs[21][22]~q\ & ( !\regs[29][22]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- ((\regs[17][22]~q\))) # (\radd1[3]~input_o\ & (\regs[25][22]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( !\regs[21][22]~q\ & ( !\regs[29][22]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[17][22]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[25][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][22]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[17][22]~q\,
	datae => \ALT_INV_regs[21][22]~q\,
	dataf => \ALT_INV_regs[29][22]~q\,
	combout => \Mux9~1_combout\);

-- Location: LABCELL_X27_Y4_N42
\Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~4_combout\ = ( \Mux9~2_combout\ & ( \Mux9~1_combout\ & ( (!\radd1[1]~input_o\ & (((\Mux9~0_combout\)) # (\radd1[0]~input_o\))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\Mux9~3_combout\)))) ) ) ) # ( !\Mux9~2_combout\ & ( \Mux9~1_combout\ & 
-- ( (!\radd1[1]~input_o\ & (((\Mux9~0_combout\)) # (\radd1[0]~input_o\))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\Mux9~3_combout\))) ) ) ) # ( \Mux9~2_combout\ & ( !\Mux9~1_combout\ & ( (!\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & 
-- ((\Mux9~0_combout\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\Mux9~3_combout\)))) ) ) ) # ( !\Mux9~2_combout\ & ( !\Mux9~1_combout\ & ( (!\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & ((\Mux9~0_combout\)))) # (\radd1[1]~input_o\ & 
-- (\radd1[0]~input_o\ & (\Mux9~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux9~3_combout\,
	datad => \ALT_INV_Mux9~0_combout\,
	datae => \ALT_INV_Mux9~2_combout\,
	dataf => \ALT_INV_Mux9~1_combout\,
	combout => \Mux9~4_combout\);

-- Location: LABCELL_X27_Y4_N36
\Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~9_combout\ = ( \Mux9~6_combout\ & ( \Mux9~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux9~7_combout\))) # (\out1[30]~2_combout\ & (\Mux9~8_combout\))) ) ) ) # ( !\Mux9~6_combout\ & ( \Mux9~4_combout\ & ( 
-- (!\out1[30]~3_combout\ & (((!\out1[30]~2_combout\)))) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux9~7_combout\))) # (\out1[30]~2_combout\ & (\Mux9~8_combout\)))) ) ) ) # ( \Mux9~6_combout\ & ( !\Mux9~4_combout\ & ( (!\out1[30]~3_combout\ & 
-- (((\out1[30]~2_combout\)))) # (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux9~7_combout\))) # (\out1[30]~2_combout\ & (\Mux9~8_combout\)))) ) ) ) # ( !\Mux9~6_combout\ & ( !\Mux9~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & 
-- ((\Mux9~7_combout\))) # (\out1[30]~2_combout\ & (\Mux9~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~3_combout\,
	datab => \ALT_INV_Mux9~8_combout\,
	datac => \ALT_INV_out1[30]~2_combout\,
	datad => \ALT_INV_Mux9~7_combout\,
	datae => \ALT_INV_Mux9~6_combout\,
	dataf => \ALT_INV_Mux9~4_combout\,
	combout => \Mux9~9_combout\);

-- Location: FF_X27_Y4_N37
\out1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux9~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(22));

-- Location: IOIBUF_X34_Y0_N58
\wdata[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(23),
	o => \wdata[23]~input_o\);

-- Location: LABCELL_X35_Y4_N3
\regs[10][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[10][23]~feeder_combout\ = ( \wdata[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[23]~input_o\,
	combout => \regs[10][23]~feeder_combout\);

-- Location: FF_X35_Y4_N5
\regs[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[10][23]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][23]~q\);

-- Location: LABCELL_X30_Y7_N9
\regs[8][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][23]~feeder_combout\ = ( \wdata[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[23]~input_o\,
	combout => \regs[8][23]~feeder_combout\);

-- Location: FF_X30_Y7_N10
\regs[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][23]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][23]~q\);

-- Location: LABCELL_X30_Y7_N18
\regs[9][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][23]~feeder_combout\ = ( \wdata[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[23]~input_o\,
	combout => \regs[9][23]~feeder_combout\);

-- Location: FF_X30_Y7_N19
\regs[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][23]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][23]~q\);

-- Location: FF_X33_Y4_N53
\regs[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][23]~q\);

-- Location: LABCELL_X35_Y4_N9
\Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~7_combout\ = ( \regs[9][23]~q\ & ( \regs[11][23]~q\ & ( ((!\radd1[1]~input_o\ & ((\regs[8][23]~q\))) # (\radd1[1]~input_o\ & (\regs[10][23]~q\))) # (\radd1[0]~input_o\) ) ) ) # ( !\regs[9][23]~q\ & ( \regs[11][23]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((\regs[8][23]~q\ & !\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)) # (\regs[10][23]~q\))) ) ) ) # ( \regs[9][23]~q\ & ( !\regs[11][23]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\) # (\regs[8][23]~q\)))) # 
-- (\radd1[1]~input_o\ & (\regs[10][23]~q\ & ((!\radd1[0]~input_o\)))) ) ) ) # ( !\regs[9][23]~q\ & ( !\regs[11][23]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[8][23]~q\))) # (\radd1[1]~input_o\ & (\regs[10][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][23]~q\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[8][23]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[9][23]~q\,
	dataf => \ALT_INV_regs[11][23]~q\,
	combout => \Mux8~7_combout\);

-- Location: FF_X34_Y6_N14
\regs[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][23]~q\);

-- Location: FF_X34_Y6_N38
\regs[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][23]~q\);

-- Location: FF_X35_Y5_N52
\regs[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][23]~q\);

-- Location: LABCELL_X33_Y3_N39
\regs[29][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][23]~feeder_combout\ = \wdata[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[23]~input_o\,
	combout => \regs[29][23]~feeder_combout\);

-- Location: FF_X33_Y3_N40
\regs[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][23]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][23]~q\);

-- Location: MLABCELL_X34_Y6_N3
\Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = ( \regs[21][23]~q\ & ( \regs[29][23]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[17][23]~q\))) # (\radd1[3]~input_o\ & (\regs[25][23]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[21][23]~q\ & ( \regs[29][23]~q\ & ( (!\radd1[3]~input_o\ & 
-- (!\radd1[2]~input_o\ & ((\regs[17][23]~q\)))) # (\radd1[3]~input_o\ & (((\regs[25][23]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( \regs[21][23]~q\ & ( !\regs[29][23]~q\ & ( (!\radd1[3]~input_o\ & (((\regs[17][23]~q\)) # (\radd1[2]~input_o\))) # 
-- (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & (\regs[25][23]~q\))) ) ) ) # ( !\regs[21][23]~q\ & ( !\regs[29][23]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[17][23]~q\))) # (\radd1[3]~input_o\ & (\regs[25][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[25][23]~q\,
	datad => \ALT_INV_regs[17][23]~q\,
	datae => \ALT_INV_regs[21][23]~q\,
	dataf => \ALT_INV_regs[29][23]~q\,
	combout => \Mux8~1_combout\);

-- Location: FF_X31_Y4_N8
\regs[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][23]~q\);

-- Location: FF_X31_Y4_N49
\regs[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][23]~q\);

-- Location: FF_X31_Y4_N20
\regs[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][23]~q\);

-- Location: FF_X31_Y2_N55
\regs[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][23]~q\);

-- Location: LABCELL_X33_Y4_N3
\Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~3_combout\ = ( \regs[31][23]~q\ & ( \regs[19][23]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[23][23]~q\))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\) # (\regs[27][23]~q\)))) ) ) ) # ( !\regs[31][23]~q\ & ( \regs[19][23]~q\ & 
-- ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[23][23]~q\))) # (\radd1[3]~input_o\ & (((\regs[27][23]~q\ & !\radd1[2]~input_o\)))) ) ) ) # ( \regs[31][23]~q\ & ( !\regs[19][23]~q\ & ( (!\radd1[3]~input_o\ & (\regs[23][23]~q\ & 
-- ((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\) # (\regs[27][23]~q\)))) ) ) ) # ( !\regs[31][23]~q\ & ( !\regs[19][23]~q\ & ( (!\radd1[3]~input_o\ & (\regs[23][23]~q\ & ((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & 
-- (((\regs[27][23]~q\ & !\radd1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[23][23]~q\,
	datac => \ALT_INV_regs[27][23]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[31][23]~q\,
	dataf => \ALT_INV_regs[19][23]~q\,
	combout => \Mux8~3_combout\);

-- Location: FF_X30_Y6_N26
\regs[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][23]~q\);

-- Location: FF_X30_Y6_N8
\regs[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][23]~q\);

-- Location: FF_X29_Y6_N20
\regs[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][23]~q\);

-- Location: FF_X29_Y2_N41
\regs[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][23]~q\);

-- Location: LABCELL_X30_Y6_N9
\Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = ( \regs[30][23]~q\ & ( \regs[26][23]~q\ & ( ((!\radd1[2]~input_o\ & (\regs[18][23]~q\)) # (\radd1[2]~input_o\ & ((\regs[22][23]~q\)))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[30][23]~q\ & ( \regs[26][23]~q\ & ( (!\radd1[3]~input_o\ & 
-- ((!\radd1[2]~input_o\ & (\regs[18][23]~q\)) # (\radd1[2]~input_o\ & ((\regs[22][23]~q\))))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)))) ) ) ) # ( \regs[30][23]~q\ & ( !\regs[26][23]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & 
-- (\regs[18][23]~q\)) # (\radd1[2]~input_o\ & ((\regs[22][23]~q\))))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\)))) ) ) ) # ( !\regs[30][23]~q\ & ( !\regs[26][23]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[18][23]~q\)) # 
-- (\radd1[2]~input_o\ & ((\regs[22][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[18][23]~q\,
	datab => \ALT_INV_regs[22][23]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[30][23]~q\,
	dataf => \ALT_INV_regs[26][23]~q\,
	combout => \Mux8~2_combout\);

-- Location: LABCELL_X35_Y6_N30
\regs[16][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[16][23]~feeder_combout\ = ( \wdata[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[23]~input_o\,
	combout => \regs[16][23]~feeder_combout\);

-- Location: FF_X35_Y6_N32
\regs[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[16][23]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][23]~q\);

-- Location: FF_X29_Y6_N8
\regs[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][23]~q\);

-- Location: FF_X33_Y6_N10
\regs[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][23]~q\);

-- Location: LABCELL_X33_Y6_N36
\regs[20][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][23]~feeder_combout\ = ( \wdata[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[23]~input_o\,
	combout => \regs[20][23]~feeder_combout\);

-- Location: FF_X33_Y6_N37
\regs[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][23]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][23]~q\);

-- Location: LABCELL_X35_Y6_N45
\Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = ( \regs[28][23]~q\ & ( \regs[20][23]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[16][23]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][23]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[28][23]~q\ & ( \regs[20][23]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\)) # (\regs[16][23]~q\))) # (\radd1[3]~input_o\ & (((\regs[24][23]~q\ & !\radd1[2]~input_o\)))) ) ) ) # ( \regs[28][23]~q\ & ( !\regs[20][23]~q\ & ( (!\radd1[3]~input_o\ & (\regs[16][23]~q\ & ((!\radd1[2]~input_o\)))) # 
-- (\radd1[3]~input_o\ & (((\radd1[2]~input_o\) # (\regs[24][23]~q\)))) ) ) ) # ( !\regs[28][23]~q\ & ( !\regs[20][23]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[16][23]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[16][23]~q\,
	datac => \ALT_INV_regs[24][23]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[28][23]~q\,
	dataf => \ALT_INV_regs[20][23]~q\,
	combout => \Mux8~0_combout\);

-- Location: MLABCELL_X34_Y4_N24
\Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~4_combout\ = ( \Mux8~2_combout\ & ( \Mux8~0_combout\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\Mux8~1_combout\)) # (\radd1[1]~input_o\ & ((\Mux8~3_combout\)))) ) ) ) # ( !\Mux8~2_combout\ & ( \Mux8~0_combout\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\) # ((\Mux8~1_combout\)))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\ & ((\Mux8~3_combout\)))) ) ) ) # ( \Mux8~2_combout\ & ( !\Mux8~0_combout\ & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & (\Mux8~1_combout\))) # 
-- (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\Mux8~3_combout\)))) ) ) ) # ( !\Mux8~2_combout\ & ( !\Mux8~0_combout\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\Mux8~1_combout\)) # (\radd1[1]~input_o\ & ((\Mux8~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux8~1_combout\,
	datad => \ALT_INV_Mux8~3_combout\,
	datae => \ALT_INV_Mux8~2_combout\,
	dataf => \ALT_INV_Mux8~0_combout\,
	combout => \Mux8~4_combout\);

-- Location: LABCELL_X35_Y6_N0
\regs[13][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][23]~feeder_combout\ = ( \wdata[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[23]~input_o\,
	combout => \regs[13][23]~feeder_combout\);

-- Location: FF_X35_Y6_N1
\regs[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][23]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][23]~q\);

-- Location: FF_X36_Y6_N38
\regs[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][23]~q\);

-- Location: FF_X36_Y6_N59
\regs[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][23]~q\);

-- Location: FF_X36_Y6_N44
\regs[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][23]~q\);

-- Location: LABCELL_X36_Y6_N9
\Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~8_combout\ = ( \regs[12][23]~q\ & ( \regs[14][23]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\regs[13][23]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][23]~q\)))) ) ) ) # ( !\regs[12][23]~q\ & ( \regs[14][23]~q\ & ( (!\radd1[0]~input_o\ & 
-- (\radd1[1]~input_o\)) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][23]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][23]~q\))))) ) ) ) # ( \regs[12][23]~q\ & ( !\regs[14][23]~q\ & ( (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\)) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][23]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][23]~q\))))) ) ) ) # ( !\regs[12][23]~q\ & ( !\regs[14][23]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][23]~q\)) # (\radd1[1]~input_o\ 
-- & ((\regs[15][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[13][23]~q\,
	datad => \ALT_INV_regs[15][23]~q\,
	datae => \ALT_INV_regs[12][23]~q\,
	dataf => \ALT_INV_regs[14][23]~q\,
	combout => \Mux8~8_combout\);

-- Location: FF_X28_Y8_N50
\regs[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][23]~q\);

-- Location: LABCELL_X30_Y8_N36
\regs[1][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[1][23]~feeder_combout\ = ( \wdata[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[23]~input_o\,
	combout => \regs[1][23]~feeder_combout\);

-- Location: FF_X30_Y8_N38
\regs[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[1][23]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][23]~q\);

-- Location: FF_X28_Y8_N20
\regs[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][23]~q\);

-- Location: FF_X28_Y8_N1
\regs[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][23]~q\);

-- Location: LABCELL_X29_Y7_N57
\regs[5][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][23]~feeder_combout\ = ( \wdata[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[23]~input_o\,
	combout => \regs[5][23]~feeder_combout\);

-- Location: FF_X29_Y7_N59
\regs[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][23]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][23]~q\);

-- Location: LABCELL_X29_Y7_N51
\regs[7][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][23]~feeder_combout\ = ( \wdata[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[23]~input_o\,
	combout => \regs[7][23]~feeder_combout\);

-- Location: FF_X29_Y7_N53
\regs[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[7][23]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][23]~q\);

-- Location: MLABCELL_X28_Y8_N21
\Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~5_combout\ = ( \regs[5][23]~q\ & ( \regs[7][23]~q\ & ( ((!\radd1[1]~input_o\ & (\regs[4][23]~q\)) # (\radd1[1]~input_o\ & ((\regs[6][23]~q\)))) # (\radd1[0]~input_o\) ) ) ) # ( !\regs[5][23]~q\ & ( \regs[7][23]~q\ & ( (!\radd1[0]~input_o\ & 
-- ((!\radd1[1]~input_o\ & (\regs[4][23]~q\)) # (\radd1[1]~input_o\ & ((\regs[6][23]~q\))))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) ) ) ) # ( \regs[5][23]~q\ & ( !\regs[7][23]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & 
-- (\regs[4][23]~q\)) # (\radd1[1]~input_o\ & ((\regs[6][23]~q\))))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)))) ) ) ) # ( !\regs[5][23]~q\ & ( !\regs[7][23]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[4][23]~q\)) # 
-- (\radd1[1]~input_o\ & ((\regs[6][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[4][23]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[6][23]~q\,
	datae => \ALT_INV_regs[5][23]~q\,
	dataf => \ALT_INV_regs[7][23]~q\,
	combout => \Mux8~5_combout\);

-- Location: FF_X29_Y8_N5
\regs[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[23]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][23]~q\);

-- Location: MLABCELL_X28_Y8_N51
\Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~6_combout\ = ( \Mux8~5_combout\ & ( \regs[2][23]~q\ & ( (!\out1[30]~0_combout\) # ((!\out1[30]~1_combout\ & ((\regs[1][23]~q\))) # (\out1[30]~1_combout\ & (\regs[3][23]~q\))) ) ) ) # ( !\Mux8~5_combout\ & ( \regs[2][23]~q\ & ( (!\out1[30]~0_combout\ 
-- & (((\out1[30]~1_combout\)))) # (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & ((\regs[1][23]~q\))) # (\out1[30]~1_combout\ & (\regs[3][23]~q\)))) ) ) ) # ( \Mux8~5_combout\ & ( !\regs[2][23]~q\ & ( (!\out1[30]~0_combout\ & (((!\out1[30]~1_combout\)))) 
-- # (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & ((\regs[1][23]~q\))) # (\out1[30]~1_combout\ & (\regs[3][23]~q\)))) ) ) ) # ( !\Mux8~5_combout\ & ( !\regs[2][23]~q\ & ( (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & ((\regs[1][23]~q\))) # 
-- (\out1[30]~1_combout\ & (\regs[3][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][23]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_out1[30]~1_combout\,
	datad => \ALT_INV_regs[1][23]~q\,
	datae => \ALT_INV_Mux8~5_combout\,
	dataf => \ALT_INV_regs[2][23]~q\,
	combout => \Mux8~6_combout\);

-- Location: MLABCELL_X34_Y4_N30
\Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~9_combout\ = ( \Mux8~8_combout\ & ( \Mux8~6_combout\ & ( ((!\out1[30]~3_combout\ & ((\Mux8~4_combout\))) # (\out1[30]~3_combout\ & (\Mux8~7_combout\))) # (\out1[30]~2_combout\) ) ) ) # ( !\Mux8~8_combout\ & ( \Mux8~6_combout\ & ( 
-- (!\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & ((\Mux8~4_combout\))) # (\out1[30]~3_combout\ & (\Mux8~7_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)))) ) ) ) # ( \Mux8~8_combout\ & ( !\Mux8~6_combout\ & ( (!\out1[30]~2_combout\ & 
-- ((!\out1[30]~3_combout\ & ((\Mux8~4_combout\))) # (\out1[30]~3_combout\ & (\Mux8~7_combout\)))) # (\out1[30]~2_combout\ & (((\out1[30]~3_combout\)))) ) ) ) # ( !\Mux8~8_combout\ & ( !\Mux8~6_combout\ & ( (!\out1[30]~2_combout\ & ((!\out1[30]~3_combout\ & 
-- ((\Mux8~4_combout\))) # (\out1[30]~3_combout\ & (\Mux8~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~7_combout\,
	datab => \ALT_INV_out1[30]~2_combout\,
	datac => \ALT_INV_Mux8~4_combout\,
	datad => \ALT_INV_out1[30]~3_combout\,
	datae => \ALT_INV_Mux8~8_combout\,
	dataf => \ALT_INV_Mux8~6_combout\,
	combout => \Mux8~9_combout\);

-- Location: FF_X34_Y4_N31
\out1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux8~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(23));

-- Location: IOIBUF_X28_Y0_N52
\wdata[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(24),
	o => \wdata[24]~input_o\);

-- Location: FF_X35_Y7_N10
\regs[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][24]~q\);

-- Location: FF_X34_Y7_N2
\regs[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][24]~q\);

-- Location: FF_X34_Y7_N44
\regs[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][24]~q\);

-- Location: FF_X27_Y8_N43
\regs[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][24]~q\);

-- Location: LABCELL_X31_Y7_N27
\Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~8_combout\ = ( \regs[14][24]~q\ & ( \regs[12][24]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\regs[13][24]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][24]~q\)))) ) ) ) # ( !\regs[14][24]~q\ & ( \regs[12][24]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][24]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][24]~q\))))) ) ) ) # ( \regs[14][24]~q\ & ( !\regs[12][24]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][24]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][24]~q\))))) ) ) ) # ( !\regs[14][24]~q\ & ( !\regs[12][24]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][24]~q\)) # (\radd1[1]~input_o\ 
-- & ((\regs[15][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[13][24]~q\,
	datab => \ALT_INV_regs[15][24]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[14][24]~q\,
	dataf => \ALT_INV_regs[12][24]~q\,
	combout => \Mux7~8_combout\);

-- Location: FF_X27_Y6_N44
\regs[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][24]~q\);

-- Location: FF_X30_Y7_N32
\regs[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][24]~q\);

-- Location: FF_X27_Y6_N38
\regs[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][24]~q\);

-- Location: FF_X30_Y7_N20
\regs[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][24]~q\);

-- Location: LABCELL_X27_Y6_N39
\Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~7_combout\ = ( \radd1[1]~input_o\ & ( \regs[9][24]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[10][24]~q\))) # (\radd1[0]~input_o\ & (\regs[11][24]~q\)) ) ) ) # ( !\radd1[1]~input_o\ & ( \regs[9][24]~q\ & ( (\regs[8][24]~q\) # (\radd1[0]~input_o\) ) ) ) # 
-- ( \radd1[1]~input_o\ & ( !\regs[9][24]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[10][24]~q\))) # (\radd1[0]~input_o\ & (\regs[11][24]~q\)) ) ) ) # ( !\radd1[1]~input_o\ & ( !\regs[9][24]~q\ & ( (!\radd1[0]~input_o\ & \regs[8][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[11][24]~q\,
	datac => \ALT_INV_regs[8][24]~q\,
	datad => \ALT_INV_regs[10][24]~q\,
	datae => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_regs[9][24]~q\,
	combout => \Mux7~7_combout\);

-- Location: FF_X30_Y2_N44
\regs[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][24]~q\);

-- Location: FF_X30_Y2_N20
\regs[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][24]~q\);

-- Location: FF_X29_Y2_N56
\regs[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][24]~q\);

-- Location: FF_X29_Y2_N47
\regs[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][24]~q\);

-- Location: LABCELL_X30_Y2_N3
\Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~2_combout\ = ( \regs[18][24]~q\ & ( \regs[26][24]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[22][24]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][24]~q\)))) ) ) ) # ( !\regs[18][24]~q\ & ( \regs[26][24]~q\ & ( (!\radd1[2]~input_o\ & 
-- (\radd1[3]~input_o\)) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][24]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][24]~q\))))) ) ) ) # ( \regs[18][24]~q\ & ( !\regs[26][24]~q\ & ( (!\radd1[2]~input_o\ & (!\radd1[3]~input_o\)) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][24]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][24]~q\))))) ) ) ) # ( !\regs[18][24]~q\ & ( !\regs[26][24]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][24]~q\)) # (\radd1[3]~input_o\ 
-- & ((\regs[30][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[22][24]~q\,
	datad => \ALT_INV_regs[30][24]~q\,
	datae => \ALT_INV_regs[18][24]~q\,
	dataf => \ALT_INV_regs[26][24]~q\,
	combout => \Mux7~2_combout\);

-- Location: FF_X31_Y2_N44
\regs[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][24]~q\);

-- Location: FF_X31_Y2_N8
\regs[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][24]~q\);

-- Location: FF_X31_Y2_N59
\regs[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][24]~q\);

-- Location: FF_X31_Y4_N41
\regs[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][24]~q\);

-- Location: LABCELL_X31_Y2_N21
\Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~3_combout\ = ( \regs[19][24]~q\ & ( \regs[27][24]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[23][24]~q\)) # (\radd1[3]~input_o\ & ((\regs[31][24]~q\)))) ) ) ) # ( !\regs[19][24]~q\ & ( \regs[27][24]~q\ & ( (!\radd1[3]~input_o\ & 
-- (\regs[23][24]~q\ & ((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[31][24]~q\)))) ) ) ) # ( \regs[19][24]~q\ & ( !\regs[27][24]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[23][24]~q\))) # 
-- (\radd1[3]~input_o\ & (((\regs[31][24]~q\ & \radd1[2]~input_o\)))) ) ) ) # ( !\regs[19][24]~q\ & ( !\regs[27][24]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[23][24]~q\)) # (\radd1[3]~input_o\ & ((\regs[31][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[23][24]~q\,
	datac => \ALT_INV_regs[31][24]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[19][24]~q\,
	dataf => \ALT_INV_regs[27][24]~q\,
	combout => \Mux7~3_combout\);

-- Location: FF_X33_Y3_N2
\regs[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][24]~q\);

-- Location: FF_X33_Y3_N17
\regs[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][24]~q\);

-- Location: FF_X33_Y3_N47
\regs[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][24]~q\);

-- Location: FF_X31_Y3_N47
\regs[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][24]~q\);

-- Location: LABCELL_X33_Y3_N51
\Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = ( \regs[17][24]~q\ & ( \regs[21][24]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[25][24]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][24]~q\)))) ) ) ) # ( !\regs[17][24]~q\ & ( \regs[21][24]~q\ & ( (!\radd1[2]~input_o\ & 
-- (\regs[25][24]~q\ & ((\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\) # (\regs[29][24]~q\)))) ) ) ) # ( \regs[17][24]~q\ & ( !\regs[21][24]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)) # (\regs[25][24]~q\))) # 
-- (\radd1[2]~input_o\ & (((\regs[29][24]~q\ & \radd1[3]~input_o\)))) ) ) ) # ( !\regs[17][24]~q\ & ( !\regs[21][24]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[25][24]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][24]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[29][24]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[17][24]~q\,
	dataf => \ALT_INV_regs[21][24]~q\,
	combout => \Mux7~1_combout\);

-- Location: FF_X33_Y6_N20
\regs[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][24]~q\);

-- Location: FF_X34_Y6_N50
\regs[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][24]~q\);

-- Location: FF_X33_Y6_N44
\regs[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][24]~q\);

-- Location: FF_X33_Y6_N59
\regs[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][24]~q\);

-- Location: MLABCELL_X34_Y6_N51
\Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = ( \regs[24][24]~q\ & ( \regs[20][24]~q\ & ( (!\radd1[3]~input_o\ & (((\regs[16][24]~q\)) # (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[28][24]~q\)))) ) ) ) # ( !\regs[24][24]~q\ & ( \regs[20][24]~q\ & 
-- ( (!\radd1[3]~input_o\ & (((\regs[16][24]~q\)) # (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (\radd1[2]~input_o\ & (\regs[28][24]~q\))) ) ) ) # ( \regs[24][24]~q\ & ( !\regs[20][24]~q\ & ( (!\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & 
-- ((\regs[16][24]~q\)))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[28][24]~q\)))) ) ) ) # ( !\regs[24][24]~q\ & ( !\regs[20][24]~q\ & ( (!\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[16][24]~q\)))) # (\radd1[3]~input_o\ & 
-- (\radd1[2]~input_o\ & (\regs[28][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[28][24]~q\,
	datad => \ALT_INV_regs[16][24]~q\,
	datae => \ALT_INV_regs[24][24]~q\,
	dataf => \ALT_INV_regs[20][24]~q\,
	combout => \Mux7~0_combout\);

-- Location: LABCELL_X29_Y4_N57
\Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~4_combout\ = ( \Mux7~1_combout\ & ( \Mux7~0_combout\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & (\Mux7~2_combout\)) # (\radd1[0]~input_o\ & ((\Mux7~3_combout\)))) ) ) ) # ( !\Mux7~1_combout\ & ( \Mux7~0_combout\ & ( (!\radd1[1]~input_o\ & 
-- (!\radd1[0]~input_o\)) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\Mux7~2_combout\)) # (\radd1[0]~input_o\ & ((\Mux7~3_combout\))))) ) ) ) # ( \Mux7~1_combout\ & ( !\Mux7~0_combout\ & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\)) # 
-- (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\Mux7~2_combout\)) # (\radd1[0]~input_o\ & ((\Mux7~3_combout\))))) ) ) ) # ( !\Mux7~1_combout\ & ( !\Mux7~0_combout\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\Mux7~2_combout\)) # (\radd1[0]~input_o\ 
-- & ((\Mux7~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux7~2_combout\,
	datad => \ALT_INV_Mux7~3_combout\,
	datae => \ALT_INV_Mux7~1_combout\,
	dataf => \ALT_INV_Mux7~0_combout\,
	combout => \Mux7~4_combout\);

-- Location: FF_X25_Y7_N41
\regs[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][24]~q\);

-- Location: FF_X25_Y8_N56
\regs[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][24]~q\);

-- Location: FF_X25_Y7_N26
\regs[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][24]~q\);

-- Location: FF_X25_Y8_N44
\regs[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][24]~q\);

-- Location: LABCELL_X24_Y8_N39
\regs[5][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][24]~feeder_combout\ = ( \wdata[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[24]~input_o\,
	combout => \regs[5][24]~feeder_combout\);

-- Location: FF_X24_Y8_N41
\regs[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][24]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][24]~q\);

-- Location: FF_X27_Y8_N31
\regs[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[24]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][24]~q\);

-- Location: LABCELL_X23_Y8_N42
\regs[6][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][24]~feeder_combout\ = ( \wdata[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[24]~input_o\,
	combout => \regs[6][24]~feeder_combout\);

-- Location: FF_X23_Y8_N43
\regs[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][24]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][24]~q\);

-- Location: MLABCELL_X25_Y8_N15
\Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~5_combout\ = ( \regs[7][24]~q\ & ( \regs[6][24]~q\ & ( ((!\radd1[0]~input_o\ & (\regs[4][24]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][24]~q\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[7][24]~q\ & ( \regs[6][24]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((\regs[4][24]~q\)) # (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & ((\regs[5][24]~q\)))) ) ) ) # ( \regs[7][24]~q\ & ( !\regs[6][24]~q\ & ( (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & (\regs[4][24]~q\))) # (\radd1[0]~input_o\ & 
-- (((\regs[5][24]~q\)) # (\radd1[1]~input_o\))) ) ) ) # ( !\regs[7][24]~q\ & ( !\regs[6][24]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[4][24]~q\)) # (\radd1[0]~input_o\ & ((\regs[5][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[4][24]~q\,
	datad => \ALT_INV_regs[5][24]~q\,
	datae => \ALT_INV_regs[7][24]~q\,
	dataf => \ALT_INV_regs[6][24]~q\,
	combout => \Mux7~5_combout\);

-- Location: MLABCELL_X25_Y8_N57
\Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~6_combout\ = ( \regs[1][24]~q\ & ( \Mux7~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][24]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][24]~q\)))) ) ) ) # ( !\regs[1][24]~q\ & ( \Mux7~5_combout\ & ( (!\out1[30]~0_combout\ 
-- & (((!\out1[30]~1_combout\)) # (\regs[2][24]~q\))) # (\out1[30]~0_combout\ & (((\out1[30]~1_combout\ & \regs[3][24]~q\)))) ) ) ) # ( \regs[1][24]~q\ & ( !\Mux7~5_combout\ & ( (!\out1[30]~0_combout\ & (\regs[2][24]~q\ & (\out1[30]~1_combout\))) # 
-- (\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[3][24]~q\)))) ) ) ) # ( !\regs[1][24]~q\ & ( !\Mux7~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][24]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][24]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_out1[30]~1_combout\,
	datad => \ALT_INV_regs[3][24]~q\,
	datae => \ALT_INV_regs[1][24]~q\,
	dataf => \ALT_INV_Mux7~5_combout\,
	combout => \Mux7~6_combout\);

-- Location: LABCELL_X30_Y4_N18
\Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~9_combout\ = ( \Mux7~4_combout\ & ( \Mux7~6_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux7~7_combout\))) # (\out1[30]~2_combout\ & (\Mux7~8_combout\))) ) ) ) # ( !\Mux7~4_combout\ & ( \Mux7~6_combout\ & ( 
-- (!\out1[30]~2_combout\ & (((\out1[30]~3_combout\ & \Mux7~7_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux7~8_combout\))) ) ) ) # ( \Mux7~4_combout\ & ( !\Mux7~6_combout\ & ( (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # 
-- (\Mux7~7_combout\)))) # (\out1[30]~2_combout\ & (\Mux7~8_combout\ & (\out1[30]~3_combout\))) ) ) ) # ( !\Mux7~4_combout\ & ( !\Mux7~6_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux7~7_combout\))) # (\out1[30]~2_combout\ & 
-- (\Mux7~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_Mux7~8_combout\,
	datac => \ALT_INV_out1[30]~3_combout\,
	datad => \ALT_INV_Mux7~7_combout\,
	datae => \ALT_INV_Mux7~4_combout\,
	dataf => \ALT_INV_Mux7~6_combout\,
	combout => \Mux7~9_combout\);

-- Location: FF_X30_Y4_N19
\out1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux7~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(24));

-- Location: IOIBUF_X24_Y0_N18
\wdata[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(25),
	o => \wdata[25]~input_o\);

-- Location: FF_X19_Y1_N20
\regs[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][25]~q\);

-- Location: FF_X19_Y1_N2
\regs[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][25]~q\);

-- Location: FF_X19_Y1_N59
\regs[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][25]~q\);

-- Location: FF_X18_Y1_N38
\regs[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][25]~q\);

-- Location: LABCELL_X19_Y1_N21
\Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~8_combout\ = ( \regs[12][25]~q\ & ( \regs[13][25]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\regs[14][25]~q\))) # (\radd1[0]~input_o\ & (\regs[15][25]~q\))) ) ) ) # ( !\regs[12][25]~q\ & ( \regs[13][25]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][25]~q\))) # (\radd1[0]~input_o\ & (\regs[15][25]~q\)))) ) ) ) # ( \regs[12][25]~q\ & ( !\regs[13][25]~q\ & ( (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) # 
-- (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][25]~q\))) # (\radd1[0]~input_o\ & (\regs[15][25]~q\)))) ) ) ) # ( !\regs[12][25]~q\ & ( !\regs[13][25]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][25]~q\))) # 
-- (\radd1[0]~input_o\ & (\regs[15][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][25]~q\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[14][25]~q\,
	datae => \ALT_INV_regs[12][25]~q\,
	dataf => \ALT_INV_regs[13][25]~q\,
	combout => \Mux6~8_combout\);

-- Location: LABCELL_X17_Y6_N30
\regs[8][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][25]~feeder_combout\ = ( \wdata[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[25]~input_o\,
	combout => \regs[8][25]~feeder_combout\);

-- Location: FF_X17_Y6_N32
\regs[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][25]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][25]~q\);

-- Location: FF_X16_Y6_N31
\regs[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][25]~q\);

-- Location: LABCELL_X17_Y6_N54
\regs[11][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[11][25]~feeder_combout\ = ( \wdata[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[25]~input_o\,
	combout => \regs[11][25]~feeder_combout\);

-- Location: FF_X17_Y6_N56
\regs[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[11][25]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][25]~q\);

-- Location: FF_X17_Y6_N50
\regs[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][25]~q\);

-- Location: LABCELL_X17_Y6_N51
\Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~7_combout\ = ( \regs[11][25]~q\ & ( \regs[10][25]~q\ & ( ((!\radd1[0]~input_o\ & (\regs[8][25]~q\)) # (\radd1[0]~input_o\ & ((\regs[9][25]~q\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[11][25]~q\ & ( \regs[10][25]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & (\regs[8][25]~q\)) # (\radd1[0]~input_o\ & ((\regs[9][25]~q\))))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) ) ) ) # ( \regs[11][25]~q\ & ( !\regs[10][25]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- (\regs[8][25]~q\)) # (\radd1[0]~input_o\ & ((\regs[9][25]~q\))))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) ) ) ) # ( !\regs[11][25]~q\ & ( !\regs[10][25]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[8][25]~q\)) # 
-- (\radd1[0]~input_o\ & ((\regs[9][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[8][25]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[9][25]~q\,
	datae => \ALT_INV_regs[11][25]~q\,
	dataf => \ALT_INV_regs[10][25]~q\,
	combout => \Mux6~7_combout\);

-- Location: LABCELL_X17_Y3_N54
\regs[2][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][25]~feeder_combout\ = ( \wdata[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[25]~input_o\,
	combout => \regs[2][25]~feeder_combout\);

-- Location: FF_X17_Y3_N56
\regs[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][25]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][25]~q\);

-- Location: LABCELL_X17_Y3_N6
\regs[3][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[3][25]~feeder_combout\ = ( \wdata[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[25]~input_o\,
	combout => \regs[3][25]~feeder_combout\);

-- Location: FF_X17_Y3_N8
\regs[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[3][25]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][25]~q\);

-- Location: FF_X18_Y3_N38
\regs[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][25]~q\);

-- Location: FF_X18_Y3_N17
\regs[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][25]~q\);

-- Location: LABCELL_X17_Y3_N42
\regs[4][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[4][25]~feeder_combout\ = ( \wdata[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[25]~input_o\,
	combout => \regs[4][25]~feeder_combout\);

-- Location: FF_X17_Y3_N44
\regs[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[4][25]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][25]~q\);

-- Location: FF_X18_Y3_N31
\regs[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][25]~q\);

-- Location: FF_X16_Y3_N50
\regs[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][25]~q\);

-- Location: LABCELL_X17_Y3_N24
\Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~5_combout\ = ( \regs[6][25]~q\ & ( \regs[7][25]~q\ & ( ((!\radd1[0]~input_o\ & ((\regs[4][25]~q\))) # (\radd1[0]~input_o\ & (\regs[5][25]~q\))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[6][25]~q\ & ( \regs[7][25]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & ((\regs[4][25]~q\))) # (\radd1[0]~input_o\ & (\regs[5][25]~q\)))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\)) ) ) ) # ( \regs[6][25]~q\ & ( !\regs[7][25]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[4][25]~q\))) 
-- # (\radd1[0]~input_o\ & (\regs[5][25]~q\)))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\)) ) ) ) # ( !\regs[6][25]~q\ & ( !\regs[7][25]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[4][25]~q\))) # (\radd1[0]~input_o\ & 
-- (\regs[5][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[5][25]~q\,
	datad => \ALT_INV_regs[4][25]~q\,
	datae => \ALT_INV_regs[6][25]~q\,
	dataf => \ALT_INV_regs[7][25]~q\,
	combout => \Mux6~5_combout\);

-- Location: LABCELL_X17_Y3_N0
\Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~6_combout\ = ( \regs[1][25]~q\ & ( \Mux6~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][25]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][25]~q\)))) ) ) ) # ( !\regs[1][25]~q\ & ( \Mux6~5_combout\ & ( (!\out1[30]~0_combout\ 
-- & (((!\out1[30]~1_combout\)) # (\regs[2][25]~q\))) # (\out1[30]~0_combout\ & (((\out1[30]~1_combout\ & \regs[3][25]~q\)))) ) ) ) # ( \regs[1][25]~q\ & ( !\Mux6~5_combout\ & ( (!\out1[30]~0_combout\ & (\regs[2][25]~q\ & (\out1[30]~1_combout\))) # 
-- (\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[3][25]~q\)))) ) ) ) # ( !\regs[1][25]~q\ & ( !\Mux6~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][25]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][25]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_out1[30]~1_combout\,
	datad => \ALT_INV_regs[3][25]~q\,
	datae => \ALT_INV_regs[1][25]~q\,
	dataf => \ALT_INV_Mux6~5_combout\,
	combout => \Mux6~6_combout\);

-- Location: FF_X24_Y2_N11
\regs[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][25]~q\);

-- Location: FF_X24_Y2_N5
\regs[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][25]~q\);

-- Location: FF_X23_Y2_N20
\regs[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][25]~q\);

-- Location: FF_X24_Y2_N26
\regs[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][25]~q\);

-- Location: LABCELL_X24_Y2_N57
\Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = ( \regs[24][25]~q\ & ( \regs[16][25]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[20][25]~q\))) # (\radd1[3]~input_o\ & (\regs[28][25]~q\))) ) ) ) # ( !\regs[24][25]~q\ & ( \regs[16][25]~q\ & ( (!\radd1[2]~input_o\ & 
-- (!\radd1[3]~input_o\)) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[20][25]~q\))) # (\radd1[3]~input_o\ & (\regs[28][25]~q\)))) ) ) ) # ( \regs[24][25]~q\ & ( !\regs[16][25]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\)) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[20][25]~q\))) # (\radd1[3]~input_o\ & (\regs[28][25]~q\)))) ) ) ) # ( !\regs[24][25]~q\ & ( !\regs[16][25]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[20][25]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[28][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[28][25]~q\,
	datad => \ALT_INV_regs[20][25]~q\,
	datae => \ALT_INV_regs[24][25]~q\,
	dataf => \ALT_INV_regs[16][25]~q\,
	combout => \Mux6~0_combout\);

-- Location: FF_X22_Y1_N50
\regs[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][25]~q\);

-- Location: FF_X22_Y1_N26
\regs[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][25]~q\);

-- Location: LABCELL_X23_Y1_N3
\regs[27][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][25]~feeder_combout\ = ( \wdata[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[25]~input_o\,
	combout => \regs[27][25]~feeder_combout\);

-- Location: FF_X23_Y1_N5
\regs[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][25]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][25]~q\);

-- Location: LABCELL_X23_Y1_N24
\regs[31][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[31][25]~feeder_combout\ = ( \wdata[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[25]~input_o\,
	combout => \regs[31][25]~feeder_combout\);

-- Location: FF_X23_Y1_N26
\regs[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[31][25]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][25]~q\);

-- Location: LABCELL_X22_Y1_N51
\Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~3_combout\ = ( \regs[27][25]~q\ & ( \regs[31][25]~q\ & ( ((!\radd1[2]~input_o\ & ((\regs[19][25]~q\))) # (\radd1[2]~input_o\ & (\regs[23][25]~q\))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[27][25]~q\ & ( \regs[31][25]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((!\radd1[3]~input_o\ & \regs[19][25]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[23][25]~q\))) ) ) ) # ( \regs[27][25]~q\ & ( !\regs[31][25]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[19][25]~q\) # (\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & (\regs[23][25]~q\ & (!\radd1[3]~input_o\))) ) ) ) # ( !\regs[27][25]~q\ & ( !\regs[31][25]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[19][25]~q\))) # (\radd1[2]~input_o\ & (\regs[23][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[23][25]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[19][25]~q\,
	datae => \ALT_INV_regs[27][25]~q\,
	dataf => \ALT_INV_regs[31][25]~q\,
	combout => \Mux6~3_combout\);

-- Location: FF_X21_Y3_N38
\regs[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][25]~q\);

-- Location: FF_X21_Y3_N53
\regs[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][25]~q\);

-- Location: FF_X22_Y3_N2
\regs[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][25]~q\);

-- Location: LABCELL_X19_Y3_N12
\regs[21][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][25]~feeder_combout\ = ( \wdata[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[25]~input_o\,
	combout => \regs[21][25]~feeder_combout\);

-- Location: FF_X19_Y3_N14
\regs[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][25]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][25]~q\);

-- Location: MLABCELL_X21_Y3_N45
\Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = ( \regs[29][25]~q\ & ( \regs[21][25]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[17][25]~q\))) # (\radd1[3]~input_o\ & (\regs[25][25]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[29][25]~q\ & ( \regs[21][25]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & ((\regs[17][25]~q\))) # (\radd1[3]~input_o\ & (\regs[25][25]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( \regs[29][25]~q\ & ( !\regs[21][25]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- ((\regs[17][25]~q\))) # (\radd1[3]~input_o\ & (\regs[25][25]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( !\regs[29][25]~q\ & ( !\regs[21][25]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[17][25]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[25][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][25]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[17][25]~q\,
	datae => \ALT_INV_regs[29][25]~q\,
	dataf => \ALT_INV_regs[21][25]~q\,
	combout => \Mux6~1_combout\);

-- Location: FF_X27_Y2_N44
\regs[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][25]~q\);

-- Location: FF_X27_Y2_N11
\regs[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][25]~q\);

-- Location: FF_X23_Y2_N53
\regs[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][25]~q\);

-- Location: FF_X27_Y2_N41
\regs[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[25]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][25]~q\);

-- Location: LABCELL_X27_Y2_N51
\Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~2_combout\ = ( \regs[30][25]~q\ & ( \regs[22][25]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[18][25]~q\)) # (\radd1[3]~input_o\ & ((\regs[26][25]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[30][25]~q\ & ( \regs[22][25]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & (\regs[18][25]~q\)) # (\radd1[3]~input_o\ & ((\regs[26][25]~q\))))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( \regs[30][25]~q\ & ( !\regs[22][25]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- (\regs[18][25]~q\)) # (\radd1[3]~input_o\ & ((\regs[26][25]~q\))))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( !\regs[30][25]~q\ & ( !\regs[22][25]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[18][25]~q\)) # 
-- (\radd1[3]~input_o\ & ((\regs[26][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[18][25]~q\,
	datac => \ALT_INV_regs[26][25]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[30][25]~q\,
	dataf => \ALT_INV_regs[22][25]~q\,
	combout => \Mux6~2_combout\);

-- Location: MLABCELL_X21_Y2_N42
\Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~4_combout\ = ( \Mux6~1_combout\ & ( \Mux6~2_combout\ & ( (!\radd1[0]~input_o\ & (((\Mux6~0_combout\)) # (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\Mux6~3_combout\)))) ) ) ) # ( !\Mux6~1_combout\ & ( \Mux6~2_combout\ & 
-- ( (!\radd1[0]~input_o\ & (((\Mux6~0_combout\)) # (\radd1[1]~input_o\))) # (\radd1[0]~input_o\ & (\radd1[1]~input_o\ & ((\Mux6~3_combout\)))) ) ) ) # ( \Mux6~1_combout\ & ( !\Mux6~2_combout\ & ( (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & 
-- (\Mux6~0_combout\))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\) # ((\Mux6~3_combout\)))) ) ) ) # ( !\Mux6~1_combout\ & ( !\Mux6~2_combout\ & ( (!\radd1[0]~input_o\ & (!\radd1[1]~input_o\ & (\Mux6~0_combout\))) # (\radd1[0]~input_o\ & 
-- (\radd1[1]~input_o\ & ((\Mux6~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_Mux6~0_combout\,
	datad => \ALT_INV_Mux6~3_combout\,
	datae => \ALT_INV_Mux6~1_combout\,
	dataf => \ALT_INV_Mux6~2_combout\,
	combout => \Mux6~4_combout\);

-- Location: MLABCELL_X21_Y2_N30
\Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~9_combout\ = ( \Mux6~6_combout\ & ( \Mux6~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux6~7_combout\))) # (\out1[30]~2_combout\ & (\Mux6~8_combout\))) ) ) ) # ( !\Mux6~6_combout\ & ( \Mux6~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux6~7_combout\)))) # (\out1[30]~2_combout\ & (\Mux6~8_combout\ & (\out1[30]~3_combout\))) ) ) ) # ( \Mux6~6_combout\ & ( !\Mux6~4_combout\ & ( (!\out1[30]~2_combout\ & (((\out1[30]~3_combout\ & 
-- \Mux6~7_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux6~8_combout\))) ) ) ) # ( !\Mux6~6_combout\ & ( !\Mux6~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux6~7_combout\))) # (\out1[30]~2_combout\ & 
-- (\Mux6~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux6~8_combout\,
	datab => \ALT_INV_out1[30]~2_combout\,
	datac => \ALT_INV_out1[30]~3_combout\,
	datad => \ALT_INV_Mux6~7_combout\,
	datae => \ALT_INV_Mux6~6_combout\,
	dataf => \ALT_INV_Mux6~4_combout\,
	combout => \Mux6~9_combout\);

-- Location: FF_X21_Y2_N32
\out1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux6~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(25));

-- Location: IOIBUF_X38_Y0_N1
\wdata[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(26),
	o => \wdata[26]~input_o\);

-- Location: LABCELL_X36_Y4_N57
\regs[13][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][26]~feeder_combout\ = ( \wdata[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[13][26]~feeder_combout\);

-- Location: FF_X36_Y4_N58
\regs[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][26]~q\);

-- Location: LABCELL_X36_Y4_N51
\regs[15][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[15][26]~feeder_combout\ = ( \wdata[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[15][26]~feeder_combout\);

-- Location: FF_X36_Y4_N53
\regs[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[15][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][26]~q\);

-- Location: LABCELL_X35_Y4_N54
\regs[14][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[14][26]~feeder_combout\ = ( \wdata[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[14][26]~feeder_combout\);

-- Location: FF_X35_Y4_N56
\regs[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[14][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][26]~q\);

-- Location: LABCELL_X36_Y4_N24
\regs[12][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][26]~feeder_combout\ = ( \wdata[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[12][26]~feeder_combout\);

-- Location: FF_X36_Y4_N26
\regs[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][26]~q\);

-- Location: LABCELL_X35_Y4_N39
\Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~8_combout\ = ( \regs[14][26]~q\ & ( \regs[12][26]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\regs[13][26]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][26]~q\)))) ) ) ) # ( !\regs[14][26]~q\ & ( \regs[12][26]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][26]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][26]~q\))))) ) ) ) # ( \regs[14][26]~q\ & ( !\regs[12][26]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][26]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][26]~q\))))) ) ) ) # ( !\regs[14][26]~q\ & ( !\regs[12][26]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][26]~q\)) # (\radd1[1]~input_o\ 
-- & ((\regs[15][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[13][26]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[15][26]~q\,
	datae => \ALT_INV_regs[14][26]~q\,
	dataf => \ALT_INV_regs[12][26]~q\,
	combout => \Mux5~8_combout\);

-- Location: LABCELL_X30_Y7_N21
\regs[9][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][26]~feeder_combout\ = ( \wdata[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[9][26]~feeder_combout\);

-- Location: FF_X30_Y7_N22
\regs[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][26]~q\);

-- Location: FF_X31_Y8_N44
\regs[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][26]~q\);

-- Location: FF_X31_Y8_N2
\regs[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][26]~q\);

-- Location: LABCELL_X31_Y8_N30
\regs[8][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][26]~feeder_combout\ = ( \wdata[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[8][26]~feeder_combout\);

-- Location: FF_X31_Y8_N31
\regs[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][26]~q\);

-- Location: LABCELL_X31_Y8_N3
\Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~7_combout\ = ( \regs[10][26]~q\ & ( \regs[8][26]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\regs[9][26]~q\)) # (\radd1[1]~input_o\ & ((\regs[11][26]~q\)))) ) ) ) # ( !\regs[10][26]~q\ & ( \regs[8][26]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[9][26]~q\)) # (\radd1[1]~input_o\ & ((\regs[11][26]~q\))))) ) ) ) # ( \regs[10][26]~q\ & ( !\regs[8][26]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[9][26]~q\)) # (\radd1[1]~input_o\ & ((\regs[11][26]~q\))))) ) ) ) # ( !\regs[10][26]~q\ & ( !\regs[8][26]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[9][26]~q\)) # (\radd1[1]~input_o\ & 
-- ((\regs[11][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[9][26]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[11][26]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[10][26]~q\,
	dataf => \ALT_INV_regs[8][26]~q\,
	combout => \Mux5~7_combout\);

-- Location: MLABCELL_X25_Y7_N15
\regs[2][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][26]~feeder_combout\ = \wdata[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[2][26]~feeder_combout\);

-- Location: FF_X25_Y7_N17
\regs[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][26]~q\);

-- Location: FF_X25_Y8_N26
\regs[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][26]~q\);

-- Location: LABCELL_X27_Y7_N18
\regs[1][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[1][26]~feeder_combout\ = ( \wdata[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[1][26]~feeder_combout\);

-- Location: FF_X27_Y7_N20
\regs[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[1][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][26]~q\);

-- Location: FF_X25_Y7_N56
\regs[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][26]~q\);

-- Location: FF_X24_Y7_N20
\regs[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][26]~q\);

-- Location: FF_X24_Y7_N38
\regs[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][26]~q\);

-- Location: LABCELL_X27_Y7_N36
\regs[7][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][26]~feeder_combout\ = ( \wdata[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[7][26]~feeder_combout\);

-- Location: FF_X27_Y7_N37
\regs[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[7][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][26]~q\);

-- Location: LABCELL_X24_Y7_N21
\Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~5_combout\ = ( \regs[6][26]~q\ & ( \regs[7][26]~q\ & ( ((!\radd1[0]~input_o\ & ((\regs[4][26]~q\))) # (\radd1[0]~input_o\ & (\regs[5][26]~q\))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[6][26]~q\ & ( \regs[7][26]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\ & \regs[4][26]~q\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\regs[5][26]~q\))) ) ) ) # ( \regs[6][26]~q\ & ( !\regs[7][26]~q\ & ( (!\radd1[0]~input_o\ & (((\regs[4][26]~q\) # (\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & (\regs[5][26]~q\ & (!\radd1[1]~input_o\))) ) ) ) # ( !\regs[6][26]~q\ & ( !\regs[7][26]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[4][26]~q\))) # (\radd1[0]~input_o\ & (\regs[5][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[5][26]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[4][26]~q\,
	datae => \ALT_INV_regs[6][26]~q\,
	dataf => \ALT_INV_regs[7][26]~q\,
	combout => \Mux5~5_combout\);

-- Location: MLABCELL_X25_Y8_N27
\Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~6_combout\ = ( \regs[1][26]~q\ & ( \Mux5~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][26]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][26]~q\)))) ) ) ) # ( !\regs[1][26]~q\ & ( \Mux5~5_combout\ & ( (!\out1[30]~1_combout\ 
-- & (((!\out1[30]~0_combout\)))) # (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][26]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][26]~q\))))) ) ) ) # ( \regs[1][26]~q\ & ( !\Mux5~5_combout\ & ( (!\out1[30]~1_combout\ & (((\out1[30]~0_combout\)))) 
-- # (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][26]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][26]~q\))))) ) ) ) # ( !\regs[1][26]~q\ & ( !\Mux5~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][26]~q\)) # 
-- (\out1[30]~0_combout\ & ((\regs[3][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][26]~q\,
	datab => \ALT_INV_out1[30]~1_combout\,
	datac => \ALT_INV_out1[30]~0_combout\,
	datad => \ALT_INV_regs[3][26]~q\,
	datae => \ALT_INV_regs[1][26]~q\,
	dataf => \ALT_INV_Mux5~5_combout\,
	combout => \Mux5~6_combout\);

-- Location: FF_X31_Y3_N5
\regs[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][26]~q\);

-- Location: FF_X29_Y3_N38
\regs[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][26]~q\);

-- Location: FF_X31_Y3_N14
\regs[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][26]~q\);

-- Location: LABCELL_X31_Y3_N54
\regs[21][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][26]~feeder_combout\ = ( \wdata[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[21][26]~feeder_combout\);

-- Location: FF_X31_Y3_N56
\regs[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][26]~q\);

-- Location: LABCELL_X29_Y3_N33
\Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = ( \regs[17][26]~q\ & ( \regs[21][26]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[25][26]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][26]~q\)))) ) ) ) # ( !\regs[17][26]~q\ & ( \regs[21][26]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[25][26]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][26]~q\))))) ) ) ) # ( \regs[17][26]~q\ & ( !\regs[21][26]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)))) # 
-- (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[25][26]~q\)) # (\radd1[2]~input_o\ & ((\regs[29][26]~q\))))) ) ) ) # ( !\regs[17][26]~q\ & ( !\regs[21][26]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[25][26]~q\)) # (\radd1[2]~input_o\ 
-- & ((\regs[29][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[25][26]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[29][26]~q\,
	datae => \ALT_INV_regs[17][26]~q\,
	dataf => \ALT_INV_regs[21][26]~q\,
	combout => \Mux5~1_combout\);

-- Location: FF_X30_Y3_N44
\regs[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][26]~q\);

-- Location: FF_X30_Y3_N8
\regs[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][26]~q\);

-- Location: FF_X30_Y1_N8
\regs[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][26]~q\);

-- Location: FF_X30_Y5_N23
\regs[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][26]~q\);

-- Location: LABCELL_X30_Y3_N39
\Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = ( \regs[20][26]~q\ & ( \regs[28][26]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[16][26]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][26]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[20][26]~q\ & ( \regs[28][26]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & (\regs[16][26]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][26]~q\))))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( \regs[20][26]~q\ & ( !\regs[28][26]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- (\regs[16][26]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][26]~q\))))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( !\regs[20][26]~q\ & ( !\regs[28][26]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[16][26]~q\)) # 
-- (\radd1[3]~input_o\ & ((\regs[24][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[16][26]~q\,
	datac => \ALT_INV_regs[24][26]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[20][26]~q\,
	dataf => \ALT_INV_regs[28][26]~q\,
	combout => \Mux5~0_combout\);

-- Location: FF_X31_Y2_N38
\regs[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][26]~q\);

-- Location: FF_X31_Y2_N35
\regs[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][26]~q\);

-- Location: FF_X33_Y2_N35
\regs[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][26]~q\);

-- Location: FF_X31_Y4_N38
\regs[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][26]~q\);

-- Location: LABCELL_X31_Y2_N39
\Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~3_combout\ = ( \regs[31][26]~q\ & ( \regs[27][26]~q\ & ( ((!\radd1[2]~input_o\ & ((\regs[19][26]~q\))) # (\radd1[2]~input_o\ & (\regs[23][26]~q\))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[31][26]~q\ & ( \regs[27][26]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\regs[19][26]~q\) # (\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (\regs[23][26]~q\ & (!\radd1[3]~input_o\))) ) ) ) # ( \regs[31][26]~q\ & ( !\regs[27][26]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\ & \regs[19][26]~q\)))) # 
-- (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[23][26]~q\))) ) ) ) # ( !\regs[31][26]~q\ & ( !\regs[27][26]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[19][26]~q\))) # (\radd1[2]~input_o\ & (\regs[23][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[23][26]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[19][26]~q\,
	datae => \ALT_INV_regs[31][26]~q\,
	dataf => \ALT_INV_regs[27][26]~q\,
	combout => \Mux5~3_combout\);

-- Location: FF_X30_Y2_N8
\regs[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][26]~q\);

-- Location: FF_X30_Y2_N14
\regs[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][26]~q\);

-- Location: FF_X29_Y2_N53
\regs[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[26]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][26]~q\);

-- Location: LABCELL_X29_Y2_N39
\regs[26][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][26]~feeder_combout\ = \wdata[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[26]~input_o\,
	combout => \regs[26][26]~feeder_combout\);

-- Location: FF_X29_Y2_N40
\regs[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][26]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][26]~q\);

-- Location: LABCELL_X30_Y2_N9
\Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~2_combout\ = ( \regs[18][26]~q\ & ( \regs[26][26]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & (\regs[22][26]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][26]~q\)))) ) ) ) # ( !\regs[18][26]~q\ & ( \regs[26][26]~q\ & ( (!\radd1[3]~input_o\ & 
-- (\regs[22][26]~q\ & ((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[30][26]~q\)))) ) ) ) # ( \regs[18][26]~q\ & ( !\regs[26][26]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[22][26]~q\))) # 
-- (\radd1[3]~input_o\ & (((\regs[30][26]~q\ & \radd1[2]~input_o\)))) ) ) ) # ( !\regs[18][26]~q\ & ( !\regs[26][26]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[22][26]~q\)) # (\radd1[3]~input_o\ & ((\regs[30][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[22][26]~q\,
	datac => \ALT_INV_regs[30][26]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[18][26]~q\,
	dataf => \ALT_INV_regs[26][26]~q\,
	combout => \Mux5~2_combout\);

-- Location: LABCELL_X29_Y3_N21
\Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~4_combout\ = ( \Mux5~3_combout\ & ( \Mux5~2_combout\ & ( ((!\radd1[0]~input_o\ & ((\Mux5~0_combout\))) # (\radd1[0]~input_o\ & (\Mux5~1_combout\))) # (\radd1[1]~input_o\) ) ) ) # ( !\Mux5~3_combout\ & ( \Mux5~2_combout\ & ( (!\radd1[0]~input_o\ & 
-- (((\Mux5~0_combout\) # (\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (\Mux5~1_combout\ & (!\radd1[1]~input_o\))) ) ) ) # ( \Mux5~3_combout\ & ( !\Mux5~2_combout\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\ & \Mux5~0_combout\)))) # 
-- (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)) # (\Mux5~1_combout\))) ) ) ) # ( !\Mux5~3_combout\ & ( !\Mux5~2_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\Mux5~0_combout\))) # (\radd1[0]~input_o\ & (\Mux5~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux5~1_combout\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_Mux5~0_combout\,
	datae => \ALT_INV_Mux5~3_combout\,
	dataf => \ALT_INV_Mux5~2_combout\,
	combout => \Mux5~4_combout\);

-- Location: MLABCELL_X28_Y5_N0
\Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~9_combout\ = ( \out1[30]~2_combout\ & ( \Mux5~4_combout\ & ( (!\out1[30]~3_combout\ & ((\Mux5~6_combout\))) # (\out1[30]~3_combout\ & (\Mux5~8_combout\)) ) ) ) # ( !\out1[30]~2_combout\ & ( \Mux5~4_combout\ & ( (!\out1[30]~3_combout\) # 
-- (\Mux5~7_combout\) ) ) ) # ( \out1[30]~2_combout\ & ( !\Mux5~4_combout\ & ( (!\out1[30]~3_combout\ & ((\Mux5~6_combout\))) # (\out1[30]~3_combout\ & (\Mux5~8_combout\)) ) ) ) # ( !\out1[30]~2_combout\ & ( !\Mux5~4_combout\ & ( (\Mux5~7_combout\ & 
-- \out1[30]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux5~8_combout\,
	datab => \ALT_INV_Mux5~7_combout\,
	datac => \ALT_INV_Mux5~6_combout\,
	datad => \ALT_INV_out1[30]~3_combout\,
	datae => \ALT_INV_out1[30]~2_combout\,
	dataf => \ALT_INV_Mux5~4_combout\,
	combout => \Mux5~9_combout\);

-- Location: FF_X28_Y5_N1
\out1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux5~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(26));

-- Location: IOIBUF_X28_Y0_N1
\wdata[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(27),
	o => \wdata[27]~input_o\);

-- Location: FF_X33_Y1_N20
\regs[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][27]~q\);

-- Location: FF_X33_Y1_N53
\regs[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][27]~q\);

-- Location: FF_X33_Y1_N2
\regs[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][27]~q\);

-- Location: LABCELL_X30_Y1_N51
\regs[12][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][27]~feeder_combout\ = ( \wdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[12][27]~feeder_combout\);

-- Location: FF_X30_Y1_N53
\regs[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][27]~q\);

-- Location: LABCELL_X33_Y1_N57
\Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~8_combout\ = ( \regs[14][27]~q\ & ( \regs[12][27]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & ((\regs[13][27]~q\))) # (\radd1[1]~input_o\ & (\regs[15][27]~q\))) ) ) ) # ( !\regs[14][27]~q\ & ( \regs[12][27]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[13][27]~q\))) # (\radd1[1]~input_o\ & (\regs[15][27]~q\)))) ) ) ) # ( \regs[14][27]~q\ & ( !\regs[12][27]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[13][27]~q\))) # (\radd1[1]~input_o\ & (\regs[15][27]~q\)))) ) ) ) # ( !\regs[14][27]~q\ & ( !\regs[12][27]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[13][27]~q\))) # 
-- (\radd1[1]~input_o\ & (\regs[15][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][27]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[13][27]~q\,
	datae => \ALT_INV_regs[14][27]~q\,
	dataf => \ALT_INV_regs[12][27]~q\,
	combout => \Mux4~8_combout\);

-- Location: FF_X25_Y6_N38
\regs[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][27]~q\);

-- Location: FF_X25_Y6_N56
\regs[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][27]~q\);

-- Location: LABCELL_X30_Y7_N42
\regs[9][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][27]~feeder_combout\ = ( \wdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[9][27]~feeder_combout\);

-- Location: FF_X30_Y7_N43
\regs[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][27]~q\);

-- Location: FF_X22_Y6_N49
\regs[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][27]~q\);

-- Location: MLABCELL_X25_Y6_N15
\Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~7_combout\ = ( \regs[9][27]~q\ & ( \regs[8][27]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\regs[10][27]~q\))) # (\radd1[0]~input_o\ & (\regs[11][27]~q\))) ) ) ) # ( !\regs[9][27]~q\ & ( \regs[8][27]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\) # (\regs[10][27]~q\)))) # (\radd1[0]~input_o\ & (\regs[11][27]~q\ & (\radd1[1]~input_o\))) ) ) ) # ( \regs[9][27]~q\ & ( !\regs[8][27]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\ & \regs[10][27]~q\)))) # (\radd1[0]~input_o\ 
-- & (((!\radd1[1]~input_o\)) # (\regs[11][27]~q\))) ) ) ) # ( !\regs[9][27]~q\ & ( !\regs[8][27]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[10][27]~q\))) # (\radd1[0]~input_o\ & (\regs[11][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[11][27]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[10][27]~q\,
	datae => \ALT_INV_regs[9][27]~q\,
	dataf => \ALT_INV_regs[8][27]~q\,
	combout => \Mux4~7_combout\);

-- Location: FF_X24_Y7_N47
\regs[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][27]~q\);

-- Location: MLABCELL_X25_Y7_N39
\regs[2][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][27]~feeder_combout\ = \wdata[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[2][27]~feeder_combout\);

-- Location: FF_X25_Y7_N40
\regs[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][27]~q\);

-- Location: FF_X25_Y7_N8
\regs[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][27]~q\);

-- Location: FF_X24_Y7_N32
\regs[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][27]~q\);

-- Location: FF_X24_Y7_N5
\regs[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][27]~q\);

-- Location: FF_X25_Y7_N44
\regs[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][27]~q\);

-- Location: FF_X23_Y7_N44
\regs[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][27]~q\);

-- Location: LABCELL_X24_Y7_N33
\Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~5_combout\ = ( \regs[5][27]~q\ & ( \regs[7][27]~q\ & ( ((!\radd1[1]~input_o\ & (\regs[4][27]~q\)) # (\radd1[1]~input_o\ & ((\regs[6][27]~q\)))) # (\radd1[0]~input_o\) ) ) ) # ( !\regs[5][27]~q\ & ( \regs[7][27]~q\ & ( (!\radd1[0]~input_o\ & 
-- ((!\radd1[1]~input_o\ & (\regs[4][27]~q\)) # (\radd1[1]~input_o\ & ((\regs[6][27]~q\))))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) ) ) ) # ( \regs[5][27]~q\ & ( !\regs[7][27]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & 
-- (\regs[4][27]~q\)) # (\radd1[1]~input_o\ & ((\regs[6][27]~q\))))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)))) ) ) ) # ( !\regs[5][27]~q\ & ( !\regs[7][27]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[4][27]~q\)) # 
-- (\radd1[1]~input_o\ & ((\regs[6][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[4][27]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[6][27]~q\,
	datae => \ALT_INV_regs[5][27]~q\,
	dataf => \ALT_INV_regs[7][27]~q\,
	combout => \Mux4~5_combout\);

-- Location: LABCELL_X24_Y7_N15
\Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~6_combout\ = ( \regs[1][27]~q\ & ( \Mux4~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & ((\regs[2][27]~q\))) # (\out1[30]~0_combout\ & (\regs[3][27]~q\))) ) ) ) # ( !\regs[1][27]~q\ & ( \Mux4~5_combout\ & ( (!\out1[30]~0_combout\ 
-- & (((!\out1[30]~1_combout\) # (\regs[2][27]~q\)))) # (\out1[30]~0_combout\ & (\regs[3][27]~q\ & ((\out1[30]~1_combout\)))) ) ) ) # ( \regs[1][27]~q\ & ( !\Mux4~5_combout\ & ( (!\out1[30]~0_combout\ & (((\regs[2][27]~q\ & \out1[30]~1_combout\)))) # 
-- (\out1[30]~0_combout\ & (((!\out1[30]~1_combout\)) # (\regs[3][27]~q\))) ) ) ) # ( !\regs[1][27]~q\ & ( !\Mux4~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & ((\regs[2][27]~q\))) # (\out1[30]~0_combout\ & (\regs[3][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~0_combout\,
	datab => \ALT_INV_regs[3][27]~q\,
	datac => \ALT_INV_regs[2][27]~q\,
	datad => \ALT_INV_out1[30]~1_combout\,
	datae => \ALT_INV_regs[1][27]~q\,
	dataf => \ALT_INV_Mux4~5_combout\,
	combout => \Mux4~6_combout\);

-- Location: FF_X33_Y3_N20
\regs[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][27]~q\);

-- Location: FF_X33_Y3_N59
\regs[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][27]~q\);

-- Location: FF_X33_Y3_N41
\regs[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][27]~q\);

-- Location: LABCELL_X33_Y2_N48
\regs[21][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[21][27]~feeder_combout\ = ( \wdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[21][27]~feeder_combout\);

-- Location: FF_X33_Y2_N50
\regs[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[21][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][27]~q\);

-- Location: LABCELL_X33_Y3_N27
\Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = ( \radd1[2]~input_o\ & ( \regs[21][27]~q\ & ( (!\radd1[3]~input_o\) # (\regs[29][27]~q\) ) ) ) # ( !\radd1[2]~input_o\ & ( \regs[21][27]~q\ & ( (!\radd1[3]~input_o\ & (\regs[17][27]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][27]~q\))) ) ) 
-- ) # ( \radd1[2]~input_o\ & ( !\regs[21][27]~q\ & ( (\regs[29][27]~q\ & \radd1[3]~input_o\) ) ) ) # ( !\radd1[2]~input_o\ & ( !\regs[21][27]~q\ & ( (!\radd1[3]~input_o\ & (\regs[17][27]~q\)) # (\radd1[3]~input_o\ & ((\regs[25][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[17][27]~q\,
	datab => \ALT_INV_regs[25][27]~q\,
	datac => \ALT_INV_regs[29][27]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_radd1[2]~input_o\,
	dataf => \ALT_INV_regs[21][27]~q\,
	combout => \Mux4~1_combout\);

-- Location: LABCELL_X29_Y1_N15
\regs[28][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][27]~feeder_combout\ = ( \wdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[28][27]~feeder_combout\);

-- Location: FF_X29_Y1_N17
\regs[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][27]~q\);

-- Location: FF_X30_Y3_N50
\regs[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][27]~q\);

-- Location: FF_X30_Y3_N2
\regs[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][27]~q\);

-- Location: LABCELL_X30_Y1_N33
\regs[20][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][27]~feeder_combout\ = ( \wdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[20][27]~feeder_combout\);

-- Location: FF_X30_Y1_N35
\regs[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][27]~q\);

-- Location: LABCELL_X30_Y3_N51
\Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = ( \regs[24][27]~q\ & ( \regs[20][27]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[16][27]~q\) # (\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)) # (\regs[28][27]~q\))) ) ) ) # ( !\regs[24][27]~q\ & ( \regs[20][27]~q\ & 
-- ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\ & \regs[16][27]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)) # (\regs[28][27]~q\))) ) ) ) # ( \regs[24][27]~q\ & ( !\regs[20][27]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[16][27]~q\) # 
-- (\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (\regs[28][27]~q\ & (\radd1[3]~input_o\))) ) ) ) # ( !\regs[24][27]~q\ & ( !\regs[20][27]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\ & \regs[16][27]~q\)))) # (\radd1[2]~input_o\ & (\regs[28][27]~q\ 
-- & (\radd1[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[28][27]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[16][27]~q\,
	datae => \ALT_INV_regs[24][27]~q\,
	dataf => \ALT_INV_regs[20][27]~q\,
	combout => \Mux4~0_combout\);

-- Location: LABCELL_X31_Y1_N6
\regs[31][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[31][27]~feeder_combout\ = ( \wdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[31][27]~feeder_combout\);

-- Location: FF_X31_Y1_N8
\regs[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[31][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][27]~q\);

-- Location: LABCELL_X31_Y1_N0
\regs[23][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[23][27]~feeder_combout\ = ( \wdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[23][27]~feeder_combout\);

-- Location: FF_X31_Y1_N2
\regs[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[23][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][27]~q\);

-- Location: FF_X31_Y2_N26
\regs[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][27]~q\);

-- Location: LABCELL_X31_Y4_N51
\regs[27][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][27]~feeder_combout\ = ( \wdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[27][27]~feeder_combout\);

-- Location: FF_X31_Y4_N52
\regs[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][27]~q\);

-- Location: LABCELL_X31_Y1_N15
\Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~3_combout\ = ( \regs[19][27]~q\ & ( \regs[27][27]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[23][27]~q\))) # (\radd1[3]~input_o\ & (\regs[31][27]~q\))) ) ) ) # ( !\regs[19][27]~q\ & ( \regs[27][27]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\ & \regs[23][27]~q\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[31][27]~q\))) ) ) ) # ( \regs[19][27]~q\ & ( !\regs[27][27]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[23][27]~q\)))) # 
-- (\radd1[3]~input_o\ & (\regs[31][27]~q\ & (\radd1[2]~input_o\))) ) ) ) # ( !\regs[19][27]~q\ & ( !\regs[27][27]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][27]~q\))) # (\radd1[3]~input_o\ & (\regs[31][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[31][27]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[23][27]~q\,
	datae => \ALT_INV_regs[19][27]~q\,
	dataf => \ALT_INV_regs[27][27]~q\,
	combout => \Mux4~3_combout\);

-- Location: FF_X29_Y2_N32
\regs[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[27]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][27]~q\);

-- Location: LABCELL_X29_Y2_N18
\regs[26][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][27]~feeder_combout\ = \wdata[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[26][27]~feeder_combout\);

-- Location: FF_X29_Y2_N19
\regs[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][27]~q\);

-- Location: LABCELL_X29_Y1_N39
\regs[18][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][27]~feeder_combout\ = ( \wdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[18][27]~feeder_combout\);

-- Location: FF_X29_Y1_N41
\regs[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][27]~q\);

-- Location: LABCELL_X30_Y1_N54
\regs[30][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[30][27]~feeder_combout\ = ( \wdata[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[27]~input_o\,
	combout => \regs[30][27]~feeder_combout\);

-- Location: FF_X30_Y1_N56
\regs[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[30][27]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][27]~q\);

-- Location: LABCELL_X29_Y2_N33
\Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~2_combout\ = ( \regs[18][27]~q\ & ( \regs[30][27]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[22][27]~q\))) # (\radd1[3]~input_o\ & (((\regs[26][27]~q\) # (\radd1[2]~input_o\)))) ) ) ) # ( !\regs[18][27]~q\ & ( \regs[30][27]~q\ & 
-- ( (!\radd1[3]~input_o\ & (\regs[22][27]~q\ & (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (((\regs[26][27]~q\) # (\radd1[2]~input_o\)))) ) ) ) # ( \regs[18][27]~q\ & ( !\regs[30][27]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # 
-- (\regs[22][27]~q\))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\ & \regs[26][27]~q\)))) ) ) ) # ( !\regs[18][27]~q\ & ( !\regs[30][27]~q\ & ( (!\radd1[3]~input_o\ & (\regs[22][27]~q\ & (\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & 
-- (((!\radd1[2]~input_o\ & \regs[26][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[22][27]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[26][27]~q\,
	datae => \ALT_INV_regs[18][27]~q\,
	dataf => \ALT_INV_regs[30][27]~q\,
	combout => \Mux4~2_combout\);

-- Location: LABCELL_X30_Y4_N42
\Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~4_combout\ = ( \Mux4~2_combout\ & ( \radd1[1]~input_o\ & ( (!\radd1[0]~input_o\) # (\Mux4~3_combout\) ) ) ) # ( !\Mux4~2_combout\ & ( \radd1[1]~input_o\ & ( (\radd1[0]~input_o\ & \Mux4~3_combout\) ) ) ) # ( \Mux4~2_combout\ & ( !\radd1[1]~input_o\ & 
-- ( (!\radd1[0]~input_o\ & ((\Mux4~0_combout\))) # (\radd1[0]~input_o\ & (\Mux4~1_combout\)) ) ) ) # ( !\Mux4~2_combout\ & ( !\radd1[1]~input_o\ & ( (!\radd1[0]~input_o\ & ((\Mux4~0_combout\))) # (\radd1[0]~input_o\ & (\Mux4~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux4~1_combout\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux4~0_combout\,
	datad => \ALT_INV_Mux4~3_combout\,
	datae => \ALT_INV_Mux4~2_combout\,
	dataf => \ALT_INV_radd1[1]~input_o\,
	combout => \Mux4~4_combout\);

-- Location: LABCELL_X30_Y4_N24
\Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~9_combout\ = ( \Mux4~6_combout\ & ( \Mux4~4_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & ((\Mux4~7_combout\))) # (\out1[30]~2_combout\ & (\Mux4~8_combout\))) ) ) ) # ( !\Mux4~6_combout\ & ( \Mux4~4_combout\ & ( 
-- (!\out1[30]~2_combout\ & ((!\out1[30]~3_combout\) # ((\Mux4~7_combout\)))) # (\out1[30]~2_combout\ & (\out1[30]~3_combout\ & (\Mux4~8_combout\))) ) ) ) # ( \Mux4~6_combout\ & ( !\Mux4~4_combout\ & ( (!\out1[30]~2_combout\ & (\out1[30]~3_combout\ & 
-- ((\Mux4~7_combout\)))) # (\out1[30]~2_combout\ & ((!\out1[30]~3_combout\) # ((\Mux4~8_combout\)))) ) ) ) # ( !\Mux4~6_combout\ & ( !\Mux4~4_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & ((\Mux4~7_combout\))) # (\out1[30]~2_combout\ & 
-- (\Mux4~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_out1[30]~3_combout\,
	datac => \ALT_INV_Mux4~8_combout\,
	datad => \ALT_INV_Mux4~7_combout\,
	datae => \ALT_INV_Mux4~6_combout\,
	dataf => \ALT_INV_Mux4~4_combout\,
	combout => \Mux4~9_combout\);

-- Location: FF_X30_Y4_N25
\out1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux4~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(27));

-- Location: IOIBUF_X32_Y0_N52
\wdata[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(28),
	o => \wdata[28]~input_o\);

-- Location: FF_X27_Y6_N14
\regs[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][28]~q\);

-- Location: FF_X27_Y6_N32
\regs[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][28]~q\);

-- Location: FF_X27_Y8_N16
\regs[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][28]~q\);

-- Location: LABCELL_X30_Y7_N3
\regs[9][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[9][28]~feeder_combout\ = ( \wdata[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[28]~input_o\,
	combout => \regs[9][28]~feeder_combout\);

-- Location: FF_X30_Y7_N4
\regs[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[9][28]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][28]~q\);

-- Location: LABCELL_X27_Y6_N33
\Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~7_combout\ = ( \regs[8][28]~q\ & ( \regs[9][28]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & (\regs[10][28]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][28]~q\)))) ) ) ) # ( !\regs[8][28]~q\ & ( \regs[9][28]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][28]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][28]~q\))))) ) ) ) # ( \regs[8][28]~q\ & ( !\regs[9][28]~q\ & ( (!\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) # 
-- (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][28]~q\)) # (\radd1[0]~input_o\ & ((\regs[11][28]~q\))))) ) ) ) # ( !\regs[8][28]~q\ & ( !\regs[9][28]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\regs[10][28]~q\)) # (\radd1[0]~input_o\ & 
-- ((\regs[11][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[10][28]~q\,
	datac => \ALT_INV_regs[11][28]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[8][28]~q\,
	dataf => \ALT_INV_regs[9][28]~q\,
	combout => \Mux3~7_combout\);

-- Location: FF_X25_Y7_N14
\regs[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][28]~q\);

-- Location: FF_X24_Y7_N26
\regs[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][28]~q\);

-- Location: FF_X25_Y7_N2
\regs[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][28]~q\);

-- Location: FF_X25_Y7_N32
\regs[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][28]~q\);

-- Location: FF_X24_Y7_N50
\regs[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][28]~q\);

-- Location: LABCELL_X27_Y7_N0
\regs[7][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][28]~feeder_combout\ = ( \wdata[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[28]~input_o\,
	combout => \regs[7][28]~feeder_combout\);

-- Location: FF_X27_Y7_N1
\regs[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[7][28]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][28]~q\);

-- Location: FF_X24_Y7_N7
\regs[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][28]~q\);

-- Location: LABCELL_X24_Y7_N51
\Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~5_combout\ = ( \regs[7][28]~q\ & ( \regs[6][28]~q\ & ( ((!\radd1[0]~input_o\ & ((\regs[4][28]~q\))) # (\radd1[0]~input_o\ & (\regs[5][28]~q\))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[7][28]~q\ & ( \regs[6][28]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((\regs[4][28]~q\) # (\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (\regs[5][28]~q\ & (!\radd1[1]~input_o\))) ) ) ) # ( \regs[7][28]~q\ & ( !\regs[6][28]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\ & \regs[4][28]~q\)))) # (\radd1[0]~input_o\ & 
-- (((\radd1[1]~input_o\)) # (\regs[5][28]~q\))) ) ) ) # ( !\regs[7][28]~q\ & ( !\regs[6][28]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[4][28]~q\))) # (\radd1[0]~input_o\ & (\regs[5][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_regs[5][28]~q\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[4][28]~q\,
	datae => \ALT_INV_regs[7][28]~q\,
	dataf => \ALT_INV_regs[6][28]~q\,
	combout => \Mux3~5_combout\);

-- Location: LABCELL_X24_Y7_N57
\Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~6_combout\ = ( \regs[1][28]~q\ & ( \Mux3~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][28]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][28]~q\)))) ) ) ) # ( !\regs[1][28]~q\ & ( \Mux3~5_combout\ & ( (!\out1[30]~0_combout\ 
-- & (((!\out1[30]~1_combout\)) # (\regs[2][28]~q\))) # (\out1[30]~0_combout\ & (((\out1[30]~1_combout\ & \regs[3][28]~q\)))) ) ) ) # ( \regs[1][28]~q\ & ( !\Mux3~5_combout\ & ( (!\out1[30]~0_combout\ & (\regs[2][28]~q\ & (\out1[30]~1_combout\))) # 
-- (\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[3][28]~q\)))) ) ) ) # ( !\regs[1][28]~q\ & ( !\Mux3~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][28]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~0_combout\,
	datab => \ALT_INV_regs[2][28]~q\,
	datac => \ALT_INV_out1[30]~1_combout\,
	datad => \ALT_INV_regs[3][28]~q\,
	datae => \ALT_INV_regs[1][28]~q\,
	dataf => \ALT_INV_Mux3~5_combout\,
	combout => \Mux3~6_combout\);

-- Location: FF_X33_Y1_N50
\regs[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][28]~q\);

-- Location: FF_X33_Y1_N56
\regs[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][28]~q\);

-- Location: FF_X30_Y1_N23
\regs[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][28]~q\);

-- Location: FF_X33_Y1_N32
\regs[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][28]~q\);

-- Location: LABCELL_X33_Y1_N33
\Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~8_combout\ = ( \regs[12][28]~q\ & ( \regs[14][28]~q\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & (\regs[13][28]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][28]~q\)))) ) ) ) # ( !\regs[12][28]~q\ & ( \regs[14][28]~q\ & ( (!\radd1[0]~input_o\ & 
-- (((\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][28]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][28]~q\))))) ) ) ) # ( \regs[12][28]~q\ & ( !\regs[14][28]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][28]~q\)) # (\radd1[1]~input_o\ & ((\regs[15][28]~q\))))) ) ) ) # ( !\regs[12][28]~q\ & ( !\regs[14][28]~q\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & (\regs[13][28]~q\)) # (\radd1[1]~input_o\ 
-- & ((\regs[15][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[13][28]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[15][28]~q\,
	datae => \ALT_INV_regs[12][28]~q\,
	dataf => \ALT_INV_regs[14][28]~q\,
	combout => \Mux3~8_combout\);

-- Location: LABCELL_X29_Y4_N18
\regs[23][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[23][28]~feeder_combout\ = ( \wdata[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[28]~input_o\,
	combout => \regs[23][28]~feeder_combout\);

-- Location: FF_X29_Y4_N20
\regs[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[23][28]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][28]~q\);

-- Location: FF_X28_Y4_N58
\regs[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][28]~q\);

-- Location: LABCELL_X31_Y4_N54
\regs[27][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][28]~feeder_combout\ = ( \wdata[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[28]~input_o\,
	combout => \regs[27][28]~feeder_combout\);

-- Location: FF_X31_Y4_N55
\regs[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][28]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][28]~q\);

-- Location: FF_X29_Y6_N56
\regs[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][28]~q\);

-- Location: MLABCELL_X28_Y4_N21
\Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = ( \regs[27][28]~q\ & ( \regs[31][28]~q\ & ( ((!\radd1[2]~input_o\ & ((\regs[19][28]~q\))) # (\radd1[2]~input_o\ & (\regs[23][28]~q\))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[27][28]~q\ & ( \regs[31][28]~q\ & ( (!\radd1[2]~input_o\ & 
-- (!\radd1[3]~input_o\ & ((\regs[19][28]~q\)))) # (\radd1[2]~input_o\ & (((\regs[23][28]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( \regs[27][28]~q\ & ( !\regs[31][28]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[19][28]~q\)) # (\radd1[3]~input_o\))) # 
-- (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[23][28]~q\))) ) ) ) # ( !\regs[27][28]~q\ & ( !\regs[31][28]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[19][28]~q\))) # (\radd1[2]~input_o\ & (\regs[23][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[23][28]~q\,
	datad => \ALT_INV_regs[19][28]~q\,
	datae => \ALT_INV_regs[27][28]~q\,
	dataf => \ALT_INV_regs[31][28]~q\,
	combout => \Mux3~3_combout\);

-- Location: FF_X31_Y3_N38
\regs[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][28]~q\);

-- Location: FF_X31_Y3_N26
\regs[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][28]~q\);

-- Location: FF_X31_Y3_N49
\regs[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][28]~q\);

-- Location: FF_X28_Y3_N55
\regs[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][28]~q\);

-- Location: LABCELL_X31_Y4_N3
\Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = ( \regs[21][28]~q\ & ( \regs[29][28]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[17][28]~q\))) # (\radd1[3]~input_o\ & (\regs[25][28]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[21][28]~q\ & ( \regs[29][28]~q\ & ( (!\radd1[2]~input_o\ & 
-- ((!\radd1[3]~input_o\ & ((\regs[17][28]~q\))) # (\radd1[3]~input_o\ & (\regs[25][28]~q\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) ) ) ) # ( \regs[21][28]~q\ & ( !\regs[29][28]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & 
-- ((\regs[17][28]~q\))) # (\radd1[3]~input_o\ & (\regs[25][28]~q\)))) # (\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) ) ) ) # ( !\regs[21][28]~q\ & ( !\regs[29][28]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[17][28]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[25][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[25][28]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[17][28]~q\,
	datae => \ALT_INV_regs[21][28]~q\,
	dataf => \ALT_INV_regs[29][28]~q\,
	combout => \Mux3~1_combout\);

-- Location: LABCELL_X29_Y2_N45
\regs[26][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][28]~feeder_combout\ = \wdata[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[28]~input_o\,
	combout => \regs[26][28]~feeder_combout\);

-- Location: FF_X29_Y2_N46
\regs[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][28]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][28]~q\);

-- Location: FF_X30_Y6_N20
\regs[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][28]~q\);

-- Location: FF_X30_Y6_N56
\regs[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[28]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][28]~q\);

-- Location: LABCELL_X30_Y6_N39
\regs[18][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][28]~feeder_combout\ = \wdata[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[28]~input_o\,
	combout => \regs[18][28]~feeder_combout\);

-- Location: FF_X30_Y6_N41
\regs[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][28]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][28]~q\);

-- Location: LABCELL_X30_Y6_N21
\Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = ( \regs[30][28]~q\ & ( \regs[18][28]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[26][28]~q\)))) # (\radd1[2]~input_o\ & (((\regs[22][28]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[30][28]~q\ & ( \regs[18][28]~q\ & 
-- ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[26][28]~q\)))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & ((\regs[22][28]~q\)))) ) ) ) # ( \regs[30][28]~q\ & ( !\regs[18][28]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & 
-- (\regs[26][28]~q\))) # (\radd1[2]~input_o\ & (((\regs[22][28]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[30][28]~q\ & ( !\regs[18][28]~q\ & ( (!\radd1[2]~input_o\ & (\radd1[3]~input_o\ & (\regs[26][28]~q\))) # (\radd1[2]~input_o\ & 
-- (!\radd1[3]~input_o\ & ((\regs[22][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[26][28]~q\,
	datad => \ALT_INV_regs[22][28]~q\,
	datae => \ALT_INV_regs[30][28]~q\,
	dataf => \ALT_INV_regs[18][28]~q\,
	combout => \Mux3~2_combout\);

-- Location: LABCELL_X36_Y3_N48
\regs[16][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[16][28]~feeder_combout\ = ( \wdata[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[28]~input_o\,
	combout => \regs[16][28]~feeder_combout\);

-- Location: FF_X36_Y3_N50
\regs[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[16][28]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][28]~q\);

-- Location: LABCELL_X36_Y3_N15
\regs[28][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][28]~feeder_combout\ = ( \wdata[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[28]~input_o\,
	combout => \regs[28][28]~feeder_combout\);

-- Location: FF_X36_Y3_N17
\regs[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][28]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][28]~q\);

-- Location: LABCELL_X36_Y3_N57
\regs[24][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[24][28]~feeder_combout\ = ( \wdata[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[28]~input_o\,
	combout => \regs[24][28]~feeder_combout\);

-- Location: FF_X36_Y3_N59
\regs[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[24][28]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][28]~q\);

-- Location: LABCELL_X35_Y2_N27
\regs[20][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][28]~feeder_combout\ = ( \wdata[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[28]~input_o\,
	combout => \regs[20][28]~feeder_combout\);

-- Location: FF_X35_Y2_N29
\regs[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][28]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][28]~q\);

-- Location: LABCELL_X36_Y3_N30
\Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = ( \regs[24][28]~q\ & ( \regs[20][28]~q\ & ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\)) # (\regs[16][28]~q\))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[28][28]~q\)))) ) ) ) # ( !\regs[24][28]~q\ & ( \regs[20][28]~q\ & 
-- ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\)) # (\regs[16][28]~q\))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\ & \regs[28][28]~q\)))) ) ) ) # ( \regs[24][28]~q\ & ( !\regs[20][28]~q\ & ( (!\radd1[3]~input_o\ & (\regs[16][28]~q\ & 
-- (!\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\) # (\regs[28][28]~q\)))) ) ) ) # ( !\regs[24][28]~q\ & ( !\regs[20][28]~q\ & ( (!\radd1[3]~input_o\ & (\regs[16][28]~q\ & (!\radd1[2]~input_o\))) # (\radd1[3]~input_o\ & 
-- (((\radd1[2]~input_o\ & \regs[28][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[16][28]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[28][28]~q\,
	datae => \ALT_INV_regs[24][28]~q\,
	dataf => \ALT_INV_regs[20][28]~q\,
	combout => \Mux3~0_combout\);

-- Location: LABCELL_X27_Y4_N12
\Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = ( \Mux3~2_combout\ & ( \Mux3~0_combout\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & ((\Mux3~1_combout\))) # (\radd1[1]~input_o\ & (\Mux3~3_combout\))) ) ) ) # ( !\Mux3~2_combout\ & ( \Mux3~0_combout\ & ( (!\radd1[0]~input_o\ & 
-- (((!\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\Mux3~1_combout\))) # (\radd1[1]~input_o\ & (\Mux3~3_combout\)))) ) ) ) # ( \Mux3~2_combout\ & ( !\Mux3~0_combout\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) # 
-- (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\Mux3~1_combout\))) # (\radd1[1]~input_o\ & (\Mux3~3_combout\)))) ) ) ) # ( !\Mux3~2_combout\ & ( !\Mux3~0_combout\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\Mux3~1_combout\))) # 
-- (\radd1[1]~input_o\ & (\Mux3~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux3~3_combout\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux3~1_combout\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_Mux3~2_combout\,
	dataf => \ALT_INV_Mux3~0_combout\,
	combout => \Mux3~4_combout\);

-- Location: LABCELL_X27_Y4_N24
\Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~9_combout\ = ( \Mux3~8_combout\ & ( \Mux3~4_combout\ & ( (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux3~7_combout\))) # (\out1[30]~2_combout\ & (((\out1[30]~3_combout\) # (\Mux3~6_combout\)))) ) ) ) # ( !\Mux3~8_combout\ & ( 
-- \Mux3~4_combout\ & ( (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # (\Mux3~7_combout\))) # (\out1[30]~2_combout\ & (((\Mux3~6_combout\ & !\out1[30]~3_combout\)))) ) ) ) # ( \Mux3~8_combout\ & ( !\Mux3~4_combout\ & ( (!\out1[30]~2_combout\ & 
-- (\Mux3~7_combout\ & ((\out1[30]~3_combout\)))) # (\out1[30]~2_combout\ & (((\out1[30]~3_combout\) # (\Mux3~6_combout\)))) ) ) ) # ( !\Mux3~8_combout\ & ( !\Mux3~4_combout\ & ( (!\out1[30]~2_combout\ & (\Mux3~7_combout\ & ((\out1[30]~3_combout\)))) # 
-- (\out1[30]~2_combout\ & (((\Mux3~6_combout\ & !\out1[30]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~2_combout\,
	datab => \ALT_INV_Mux3~7_combout\,
	datac => \ALT_INV_Mux3~6_combout\,
	datad => \ALT_INV_out1[30]~3_combout\,
	datae => \ALT_INV_Mux3~8_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \Mux3~9_combout\);

-- Location: FF_X27_Y4_N25
\out1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux3~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(28));

-- Location: IOIBUF_X24_Y0_N1
\wdata[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(29),
	o => \wdata[29]~input_o\);

-- Location: FF_X31_Y8_N50
\regs[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][29]~q\);

-- Location: FF_X27_Y8_N25
\regs[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][29]~q\);

-- Location: FF_X31_Y8_N56
\regs[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][29]~q\);

-- Location: FF_X31_Y7_N43
\regs[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][29]~q\);

-- Location: LABCELL_X31_Y8_N51
\Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~7_combout\ = ( \regs[11][29]~q\ & ( \regs[9][29]~q\ & ( ((!\radd1[1]~input_o\ & ((\regs[8][29]~q\))) # (\radd1[1]~input_o\ & (\regs[10][29]~q\))) # (\radd1[0]~input_o\) ) ) ) # ( !\regs[11][29]~q\ & ( \regs[9][29]~q\ & ( (!\radd1[0]~input_o\ & 
-- ((!\radd1[1]~input_o\ & ((\regs[8][29]~q\))) # (\radd1[1]~input_o\ & (\regs[10][29]~q\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)))) ) ) ) # ( \regs[11][29]~q\ & ( !\regs[9][29]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & 
-- ((\regs[8][29]~q\))) # (\radd1[1]~input_o\ & (\regs[10][29]~q\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\)))) ) ) ) # ( !\regs[11][29]~q\ & ( !\regs[9][29]~q\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\regs[8][29]~q\))) # 
-- (\radd1[1]~input_o\ & (\regs[10][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][29]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_radd1[1]~input_o\,
	datad => \ALT_INV_regs[8][29]~q\,
	datae => \ALT_INV_regs[11][29]~q\,
	dataf => \ALT_INV_regs[9][29]~q\,
	combout => \Mux2~7_combout\);

-- Location: FF_X33_Y8_N20
\regs[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][29]~q\);

-- Location: FF_X33_Y8_N8
\regs[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][29]~q\);

-- Location: FF_X33_Y8_N2
\regs[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][29]~q\);

-- Location: MLABCELL_X34_Y8_N33
\regs[13][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][29]~feeder_combout\ = ( \wdata[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[29]~input_o\,
	combout => \regs[13][29]~feeder_combout\);

-- Location: FF_X34_Y8_N34
\regs[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][29]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][29]~q\);

-- Location: LABCELL_X33_Y8_N57
\Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~8_combout\ = ( \regs[14][29]~q\ & ( \regs[13][29]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\regs[12][29]~q\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[15][29]~q\))) ) ) ) # ( !\regs[14][29]~q\ & ( \regs[13][29]~q\ & 
-- ( (!\radd1[0]~input_o\ & (((\regs[12][29]~q\ & !\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[15][29]~q\))) ) ) ) # ( \regs[14][29]~q\ & ( !\regs[13][29]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # 
-- (\regs[12][29]~q\)))) # (\radd1[0]~input_o\ & (\regs[15][29]~q\ & ((\radd1[1]~input_o\)))) ) ) ) # ( !\regs[14][29]~q\ & ( !\regs[13][29]~q\ & ( (!\radd1[0]~input_o\ & (((\regs[12][29]~q\ & !\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (\regs[15][29]~q\ 
-- & ((\radd1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][29]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[12][29]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[14][29]~q\,
	dataf => \ALT_INV_regs[13][29]~q\,
	combout => \Mux2~8_combout\);

-- Location: FF_X30_Y5_N14
\regs[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][29]~q\);

-- Location: FF_X30_Y5_N35
\regs[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][29]~q\);

-- Location: FF_X29_Y4_N44
\regs[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][29]~q\);

-- Location: LABCELL_X33_Y6_N30
\regs[20][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[20][29]~feeder_combout\ = \wdata[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[29]~input_o\,
	combout => \regs[20][29]~feeder_combout\);

-- Location: FF_X33_Y6_N32
\regs[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[20][29]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][29]~q\);

-- Location: LABCELL_X30_Y4_N36
\Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = ( \regs[16][29]~q\ & ( \regs[20][29]~q\ & ( (!\radd1[3]~input_o\) # ((!\radd1[2]~input_o\ & (\regs[24][29]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][29]~q\)))) ) ) ) # ( !\regs[16][29]~q\ & ( \regs[20][29]~q\ & ( (!\radd1[3]~input_o\ & 
-- (\radd1[2]~input_o\)) # (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][29]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][29]~q\))))) ) ) ) # ( \regs[16][29]~q\ & ( !\regs[20][29]~q\ & ( (!\radd1[3]~input_o\ & (!\radd1[2]~input_o\)) # 
-- (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][29]~q\)) # (\radd1[2]~input_o\ & ((\regs[28][29]~q\))))) ) ) ) # ( !\regs[16][29]~q\ & ( !\regs[20][29]~q\ & ( (\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & (\regs[24][29]~q\)) # (\radd1[2]~input_o\ 
-- & ((\regs[28][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[24][29]~q\,
	datad => \ALT_INV_regs[28][29]~q\,
	datae => \ALT_INV_regs[16][29]~q\,
	dataf => \ALT_INV_regs[20][29]~q\,
	combout => \Mux2~0_combout\);

-- Location: FF_X33_Y3_N37
\regs[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][29]~q\);

-- Location: FF_X33_Y3_N50
\regs[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][29]~q\);

-- Location: FF_X33_Y3_N56
\regs[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][29]~q\);

-- Location: FF_X31_Y3_N59
\regs[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][29]~q\);

-- Location: LABCELL_X33_Y3_N57
\Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = ( \regs[25][29]~q\ & ( \regs[21][29]~q\ & ( (!\radd1[3]~input_o\ & (((\regs[17][29]~q\) # (\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[29][29]~q\))) ) ) ) # ( !\regs[25][29]~q\ & ( \regs[21][29]~q\ & 
-- ( (!\radd1[3]~input_o\ & (((\regs[17][29]~q\) # (\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (\regs[29][29]~q\ & (\radd1[2]~input_o\))) ) ) ) # ( \regs[25][29]~q\ & ( !\regs[21][29]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\ & 
-- \regs[17][29]~q\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[29][29]~q\))) ) ) ) # ( !\regs[25][29]~q\ & ( !\regs[21][29]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\ & \regs[17][29]~q\)))) # (\radd1[3]~input_o\ & 
-- (\regs[29][29]~q\ & (\radd1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_regs[29][29]~q\,
	datac => \ALT_INV_radd1[2]~input_o\,
	datad => \ALT_INV_regs[17][29]~q\,
	datae => \ALT_INV_regs[25][29]~q\,
	dataf => \ALT_INV_regs[21][29]~q\,
	combout => \Mux2~1_combout\);

-- Location: FF_X29_Y2_N26
\regs[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][29]~q\);

-- Location: FF_X29_Y2_N7
\regs[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][29]~q\);

-- Location: FF_X29_Y2_N5
\regs[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][29]~q\);

-- Location: FF_X30_Y1_N26
\regs[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][29]~q\);

-- Location: LABCELL_X29_Y2_N27
\Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = ( \regs[26][29]~q\ & ( \regs[30][29]~q\ & ( ((!\radd1[2]~input_o\ & ((\regs[18][29]~q\))) # (\radd1[2]~input_o\ & (\regs[22][29]~q\))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[26][29]~q\ & ( \regs[30][29]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\regs[18][29]~q\ & !\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & (((\radd1[3]~input_o\)) # (\regs[22][29]~q\))) ) ) ) # ( \regs[26][29]~q\ & ( !\regs[30][29]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\) # (\regs[18][29]~q\)))) # 
-- (\radd1[2]~input_o\ & (\regs[22][29]~q\ & ((!\radd1[3]~input_o\)))) ) ) ) # ( !\regs[26][29]~q\ & ( !\regs[30][29]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[18][29]~q\))) # (\radd1[2]~input_o\ & (\regs[22][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[22][29]~q\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[18][29]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[26][29]~q\,
	dataf => \ALT_INV_regs[30][29]~q\,
	combout => \Mux2~2_combout\);

-- Location: LABCELL_X31_Y1_N18
\regs[31][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[31][29]~feeder_combout\ = ( \wdata[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[29]~input_o\,
	combout => \regs[31][29]~feeder_combout\);

-- Location: FF_X31_Y1_N20
\regs[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[31][29]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][29]~q\);

-- Location: LABCELL_X31_Y2_N0
\regs[19][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[19][29]~feeder_combout\ = ( \wdata[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[29]~input_o\,
	combout => \regs[19][29]~feeder_combout\);

-- Location: FF_X31_Y2_N1
\regs[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[19][29]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][29]~q\);

-- Location: LABCELL_X31_Y1_N42
\regs[23][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[23][29]~feeder_combout\ = ( \wdata[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[29]~input_o\,
	combout => \regs[23][29]~feeder_combout\);

-- Location: FF_X31_Y1_N44
\regs[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[23][29]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][29]~q\);

-- Location: FF_X31_Y4_N56
\regs[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][29]~q\);

-- Location: LABCELL_X30_Y1_N27
\Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = ( \regs[23][29]~q\ & ( \regs[27][29]~q\ & ( (!\radd1[2]~input_o\ & (((\regs[19][29]~q\)) # (\radd1[3]~input_o\))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[31][29]~q\)))) ) ) ) # ( !\regs[23][29]~q\ & ( \regs[27][29]~q\ & 
-- ( (!\radd1[2]~input_o\ & (((\regs[19][29]~q\)) # (\radd1[3]~input_o\))) # (\radd1[2]~input_o\ & (\radd1[3]~input_o\ & (\regs[31][29]~q\))) ) ) ) # ( \regs[23][29]~q\ & ( !\regs[27][29]~q\ & ( (!\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & 
-- ((\regs[19][29]~q\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\) # ((\regs[31][29]~q\)))) ) ) ) # ( !\regs[23][29]~q\ & ( !\regs[27][29]~q\ & ( (!\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & ((\regs[19][29]~q\)))) # (\radd1[2]~input_o\ & 
-- (\radd1[3]~input_o\ & (\regs[31][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[31][29]~q\,
	datad => \ALT_INV_regs[19][29]~q\,
	datae => \ALT_INV_regs[23][29]~q\,
	dataf => \ALT_INV_regs[27][29]~q\,
	combout => \Mux2~3_combout\);

-- Location: LABCELL_X30_Y4_N54
\Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = ( \Mux2~2_combout\ & ( \Mux2~3_combout\ & ( ((!\radd1[0]~input_o\ & (\Mux2~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux2~1_combout\)))) # (\radd1[1]~input_o\) ) ) ) # ( !\Mux2~2_combout\ & ( \Mux2~3_combout\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & (\Mux2~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux2~1_combout\))))) # (\radd1[1]~input_o\ & (\radd1[0]~input_o\)) ) ) ) # ( \Mux2~2_combout\ & ( !\Mux2~3_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- (\Mux2~0_combout\)) # (\radd1[0]~input_o\ & ((\Mux2~1_combout\))))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\)) ) ) ) # ( !\Mux2~2_combout\ & ( !\Mux2~3_combout\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & (\Mux2~0_combout\)) # 
-- (\radd1[0]~input_o\ & ((\Mux2~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_Mux2~0_combout\,
	datad => \ALT_INV_Mux2~1_combout\,
	datae => \ALT_INV_Mux2~2_combout\,
	dataf => \ALT_INV_Mux2~3_combout\,
	combout => \Mux2~4_combout\);

-- Location: LABCELL_X24_Y8_N54
\regs[2][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][29]~feeder_combout\ = ( \wdata[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[29]~input_o\,
	combout => \regs[2][29]~feeder_combout\);

-- Location: FF_X24_Y8_N55
\regs[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][29]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][29]~q\);

-- Location: FF_X25_Y8_N20
\regs[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][29]~q\);

-- Location: LABCELL_X24_Y8_N51
\regs[1][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[1][29]~feeder_combout\ = ( \wdata[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[29]~input_o\,
	combout => \regs[1][29]~feeder_combout\);

-- Location: FF_X24_Y8_N53
\regs[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[1][29]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][29]~q\);

-- Location: FF_X27_Y8_N11
\regs[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][29]~q\);

-- Location: FF_X25_Y8_N2
\regs[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[29]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][29]~q\);

-- Location: LABCELL_X23_Y8_N54
\regs[6][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[6][29]~feeder_combout\ = ( \wdata[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[29]~input_o\,
	combout => \regs[6][29]~feeder_combout\);

-- Location: FF_X23_Y8_N55
\regs[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[6][29]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][29]~q\);

-- Location: LABCELL_X24_Y8_N9
\regs[5][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[5][29]~feeder_combout\ = ( \wdata[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[29]~input_o\,
	combout => \regs[5][29]~feeder_combout\);

-- Location: FF_X24_Y8_N11
\regs[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[5][29]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][29]~q\);

-- Location: MLABCELL_X25_Y8_N30
\Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~5_combout\ = ( \regs[6][29]~q\ & ( \regs[5][29]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\regs[4][29]~q\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[7][29]~q\))) ) ) ) # ( !\regs[6][29]~q\ & ( \regs[5][29]~q\ & ( 
-- (!\radd1[0]~input_o\ & (((\regs[4][29]~q\ & !\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[7][29]~q\))) ) ) ) # ( \regs[6][29]~q\ & ( !\regs[5][29]~q\ & ( (!\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # 
-- (\regs[4][29]~q\)))) # (\radd1[0]~input_o\ & (\regs[7][29]~q\ & ((\radd1[1]~input_o\)))) ) ) ) # ( !\regs[6][29]~q\ & ( !\regs[5][29]~q\ & ( (!\radd1[0]~input_o\ & (((\regs[4][29]~q\ & !\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (\regs[7][29]~q\ & 
-- ((\radd1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[7][29]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[4][29]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[6][29]~q\,
	dataf => \ALT_INV_regs[5][29]~q\,
	combout => \Mux2~5_combout\);

-- Location: MLABCELL_X25_Y8_N21
\Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~6_combout\ = ( \regs[1][29]~q\ & ( \Mux2~5_combout\ & ( (!\out1[30]~1_combout\) # ((!\out1[30]~0_combout\ & (\regs[2][29]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][29]~q\)))) ) ) ) # ( !\regs[1][29]~q\ & ( \Mux2~5_combout\ & ( (!\out1[30]~0_combout\ 
-- & (((!\out1[30]~1_combout\)) # (\regs[2][29]~q\))) # (\out1[30]~0_combout\ & (((\out1[30]~1_combout\ & \regs[3][29]~q\)))) ) ) ) # ( \regs[1][29]~q\ & ( !\Mux2~5_combout\ & ( (!\out1[30]~0_combout\ & (\regs[2][29]~q\ & (\out1[30]~1_combout\))) # 
-- (\out1[30]~0_combout\ & (((!\out1[30]~1_combout\) # (\regs[3][29]~q\)))) ) ) ) # ( !\regs[1][29]~q\ & ( !\Mux2~5_combout\ & ( (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\ & (\regs[2][29]~q\)) # (\out1[30]~0_combout\ & ((\regs[3][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][29]~q\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_out1[30]~1_combout\,
	datad => \ALT_INV_regs[3][29]~q\,
	datae => \ALT_INV_regs[1][29]~q\,
	dataf => \ALT_INV_Mux2~5_combout\,
	combout => \Mux2~6_combout\);

-- Location: LABCELL_X30_Y4_N30
\Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~9_combout\ = ( \Mux2~4_combout\ & ( \Mux2~6_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & (\Mux2~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux2~8_combout\)))) ) ) ) # ( !\Mux2~4_combout\ & ( \Mux2~6_combout\ & ( 
-- (!\out1[30]~2_combout\ & (\Mux2~7_combout\ & ((\out1[30]~3_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux2~8_combout\)))) ) ) ) # ( \Mux2~4_combout\ & ( !\Mux2~6_combout\ & ( (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # 
-- (\Mux2~7_combout\))) # (\out1[30]~2_combout\ & (((\Mux2~8_combout\ & \out1[30]~3_combout\)))) ) ) ) # ( !\Mux2~4_combout\ & ( !\Mux2~6_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux2~7_combout\)) # (\out1[30]~2_combout\ & 
-- ((\Mux2~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux2~7_combout\,
	datab => \ALT_INV_Mux2~8_combout\,
	datac => \ALT_INV_out1[30]~2_combout\,
	datad => \ALT_INV_out1[30]~3_combout\,
	datae => \ALT_INV_Mux2~4_combout\,
	dataf => \ALT_INV_Mux2~6_combout\,
	combout => \Mux2~9_combout\);

-- Location: FF_X30_Y4_N31
\out1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux2~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(29));

-- Location: IOIBUF_X40_Y0_N1
\wdata[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(30),
	o => \wdata[30]~input_o\);

-- Location: FF_X29_Y5_N26
\regs[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][30]~q\);

-- Location: LABCELL_X29_Y5_N39
\regs[26][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[26][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[26][30]~feeder_combout\);

-- Location: FF_X29_Y5_N40
\regs[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[26][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][30]~q\);

-- Location: FF_X29_Y5_N56
\regs[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][30]~q\);

-- Location: MLABCELL_X28_Y6_N15
\regs[18][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][30]~feeder_combout\ = \wdata[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[18][30]~feeder_combout\);

-- Location: FF_X28_Y6_N16
\regs[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][30]~q\);

-- Location: LABCELL_X29_Y5_N27
\Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = ( \regs[30][30]~q\ & ( \regs[18][30]~q\ & ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[22][30]~q\))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\) # (\regs[26][30]~q\)))) ) ) ) # ( !\regs[30][30]~q\ & ( \regs[18][30]~q\ & 
-- ( (!\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)) # (\regs[22][30]~q\))) # (\radd1[3]~input_o\ & (((\regs[26][30]~q\ & !\radd1[2]~input_o\)))) ) ) ) # ( \regs[30][30]~q\ & ( !\regs[18][30]~q\ & ( (!\radd1[3]~input_o\ & (\regs[22][30]~q\ & 
-- ((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\) # (\regs[26][30]~q\)))) ) ) ) # ( !\regs[30][30]~q\ & ( !\regs[18][30]~q\ & ( (!\radd1[3]~input_o\ & (\regs[22][30]~q\ & ((\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & 
-- (((\regs[26][30]~q\ & !\radd1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[22][30]~q\,
	datab => \ALT_INV_regs[26][30]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[30][30]~q\,
	dataf => \ALT_INV_regs[18][30]~q\,
	combout => \Mux1~2_combout\);

-- Location: FF_X29_Y6_N32
\regs[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][30]~q\);

-- Location: FF_X29_Y4_N32
\regs[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][30]~q\);

-- Location: FF_X30_Y1_N41
\regs[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][30]~q\);

-- Location: LABCELL_X29_Y1_N30
\regs[28][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[28][30]~feeder_combout\);

-- Location: FF_X29_Y1_N32
\regs[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][30]~q\);

-- Location: LABCELL_X29_Y4_N33
\Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = ( \regs[20][30]~q\ & ( \regs[28][30]~q\ & ( ((!\radd1[3]~input_o\ & ((\regs[16][30]~q\))) # (\radd1[3]~input_o\ & (\regs[24][30]~q\))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[20][30]~q\ & ( \regs[28][30]~q\ & ( (!\radd1[3]~input_o\ & 
-- (((\regs[16][30]~q\ & !\radd1[2]~input_o\)))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\)) # (\regs[24][30]~q\))) ) ) ) # ( \regs[20][30]~q\ & ( !\regs[28][30]~q\ & ( (!\radd1[3]~input_o\ & (((\radd1[2]~input_o\) # (\regs[16][30]~q\)))) # 
-- (\radd1[3]~input_o\ & (\regs[24][30]~q\ & ((!\radd1[2]~input_o\)))) ) ) ) # ( !\regs[20][30]~q\ & ( !\regs[28][30]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[16][30]~q\))) # (\radd1[3]~input_o\ & (\regs[24][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[24][30]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[16][30]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[20][30]~q\,
	dataf => \ALT_INV_regs[28][30]~q\,
	combout => \Mux1~0_combout\);

-- Location: FF_X29_Y4_N50
\regs[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][30]~q\);

-- Location: FF_X28_Y4_N19
\regs[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][30]~q\);

-- Location: MLABCELL_X34_Y5_N3
\regs[27][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[27][30]~feeder_combout\);

-- Location: FF_X34_Y5_N5
\regs[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][30]~q\);

-- Location: FF_X29_Y6_N50
\regs[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][30]~q\);

-- Location: LABCELL_X29_Y4_N27
\Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = ( \regs[27][30]~q\ & ( \regs[31][30]~q\ & ( ((!\radd1[2]~input_o\ & ((\regs[19][30]~q\))) # (\radd1[2]~input_o\ & (\regs[23][30]~q\))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[27][30]~q\ & ( \regs[31][30]~q\ & ( (!\radd1[3]~input_o\ & 
-- ((!\radd1[2]~input_o\ & ((\regs[19][30]~q\))) # (\radd1[2]~input_o\ & (\regs[23][30]~q\)))) # (\radd1[3]~input_o\ & (((\radd1[2]~input_o\)))) ) ) ) # ( \regs[27][30]~q\ & ( !\regs[31][30]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & 
-- ((\regs[19][30]~q\))) # (\radd1[2]~input_o\ & (\regs[23][30]~q\)))) # (\radd1[3]~input_o\ & (((!\radd1[2]~input_o\)))) ) ) ) # ( !\regs[27][30]~q\ & ( !\regs[31][30]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[19][30]~q\))) # 
-- (\radd1[2]~input_o\ & (\regs[23][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[23][30]~q\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[19][30]~q\,
	datad => \ALT_INV_radd1[2]~input_o\,
	datae => \ALT_INV_regs[27][30]~q\,
	dataf => \ALT_INV_regs[31][30]~q\,
	combout => \Mux1~3_combout\);

-- Location: FF_X27_Y3_N32
\regs[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][30]~q\);

-- Location: FF_X28_Y3_N29
\regs[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][30]~q\);

-- Location: FF_X21_Y3_N44
\regs[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][30]~q\);

-- Location: MLABCELL_X28_Y3_N54
\regs[29][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[29][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[29][30]~feeder_combout\);

-- Location: FF_X28_Y3_N56
\regs[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[29][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][30]~q\);

-- Location: LABCELL_X27_Y3_N33
\Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = ( \regs[17][30]~q\ & ( \regs[29][30]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # ((\regs[21][30]~q\)))) # (\radd1[3]~input_o\ & (((\regs[25][30]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( !\regs[17][30]~q\ & ( \regs[29][30]~q\ & 
-- ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & ((\regs[21][30]~q\)))) # (\radd1[3]~input_o\ & (((\regs[25][30]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( \regs[17][30]~q\ & ( !\regs[29][30]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\) # 
-- ((\regs[21][30]~q\)))) # (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & (\regs[25][30]~q\))) ) ) ) # ( !\regs[17][30]~q\ & ( !\regs[29][30]~q\ & ( (!\radd1[3]~input_o\ & (\radd1[2]~input_o\ & ((\regs[21][30]~q\)))) # (\radd1[3]~input_o\ & 
-- (!\radd1[2]~input_o\ & (\regs[25][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[25][30]~q\,
	datad => \ALT_INV_regs[21][30]~q\,
	datae => \ALT_INV_regs[17][30]~q\,
	dataf => \ALT_INV_regs[29][30]~q\,
	combout => \Mux1~1_combout\);

-- Location: MLABCELL_X28_Y5_N24
\Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = ( \Mux1~3_combout\ & ( \Mux1~1_combout\ & ( ((!\radd1[1]~input_o\ & ((\Mux1~0_combout\))) # (\radd1[1]~input_o\ & (\Mux1~2_combout\))) # (\radd1[0]~input_o\) ) ) ) # ( !\Mux1~3_combout\ & ( \Mux1~1_combout\ & ( (!\radd1[0]~input_o\ & 
-- ((!\radd1[1]~input_o\ & ((\Mux1~0_combout\))) # (\radd1[1]~input_o\ & (\Mux1~2_combout\)))) # (\radd1[0]~input_o\ & (!\radd1[1]~input_o\)) ) ) ) # ( \Mux1~3_combout\ & ( !\Mux1~1_combout\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & 
-- ((\Mux1~0_combout\))) # (\radd1[1]~input_o\ & (\Mux1~2_combout\)))) # (\radd1[0]~input_o\ & (\radd1[1]~input_o\)) ) ) ) # ( !\Mux1~3_combout\ & ( !\Mux1~1_combout\ & ( (!\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\Mux1~0_combout\))) # 
-- (\radd1[1]~input_o\ & (\Mux1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[0]~input_o\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_Mux1~2_combout\,
	datad => \ALT_INV_Mux1~0_combout\,
	datae => \ALT_INV_Mux1~3_combout\,
	dataf => \ALT_INV_Mux1~1_combout\,
	combout => \Mux1~4_combout\);

-- Location: LABCELL_X33_Y1_N36
\regs[15][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[15][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[15][30]~feeder_combout\);

-- Location: FF_X33_Y1_N38
\regs[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[15][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][30]~q\);

-- Location: LABCELL_X33_Y1_N6
\regs[14][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[14][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[14][30]~feeder_combout\);

-- Location: FF_X33_Y1_N8
\regs[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[14][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][30]~q\);

-- Location: FF_X33_Y1_N43
\regs[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][30]~q\);

-- Location: LABCELL_X30_Y1_N15
\regs[12][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[12][30]~feeder_combout\);

-- Location: FF_X30_Y1_N17
\regs[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][30]~q\);

-- Location: LABCELL_X33_Y1_N27
\Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~8_combout\ = ( \regs[13][30]~q\ & ( \regs[12][30]~q\ & ( (!\radd1[1]~input_o\) # ((!\radd1[0]~input_o\ & ((\regs[14][30]~q\))) # (\radd1[0]~input_o\ & (\regs[15][30]~q\))) ) ) ) # ( !\regs[13][30]~q\ & ( \regs[12][30]~q\ & ( (!\radd1[1]~input_o\ & 
-- (((!\radd1[0]~input_o\)))) # (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][30]~q\))) # (\radd1[0]~input_o\ & (\regs[15][30]~q\)))) ) ) ) # ( \regs[13][30]~q\ & ( !\regs[12][30]~q\ & ( (!\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) # 
-- (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][30]~q\))) # (\radd1[0]~input_o\ & (\regs[15][30]~q\)))) ) ) ) # ( !\regs[13][30]~q\ & ( !\regs[12][30]~q\ & ( (\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[14][30]~q\))) # 
-- (\radd1[0]~input_o\ & (\regs[15][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][30]~q\,
	datab => \ALT_INV_radd1[1]~input_o\,
	datac => \ALT_INV_regs[14][30]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[13][30]~q\,
	dataf => \ALT_INV_regs[12][30]~q\,
	combout => \Mux1~8_combout\);

-- Location: LABCELL_X22_Y7_N21
\regs[10][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[10][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[10][30]~feeder_combout\);

-- Location: FF_X22_Y7_N23
\regs[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[10][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][30]~q\);

-- Location: FF_X22_Y7_N25
\regs[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][30]~q\);

-- Location: MLABCELL_X21_Y7_N36
\regs[11][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[11][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[11][30]~feeder_combout\);

-- Location: FF_X21_Y7_N38
\regs[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[11][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][30]~q\);

-- Location: LABCELL_X22_Y7_N30
\regs[8][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[8][30]~feeder_combout\);

-- Location: FF_X22_Y7_N31
\regs[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][30]~q\);

-- Location: LABCELL_X22_Y7_N39
\Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~7_combout\ = ( \regs[11][30]~q\ & ( \regs[8][30]~q\ & ( (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[10][30]~q\))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\regs[9][30]~q\)))) ) ) ) # ( !\regs[11][30]~q\ & ( \regs[8][30]~q\ & ( 
-- (!\radd1[0]~input_o\ & (((!\radd1[1]~input_o\)) # (\regs[10][30]~q\))) # (\radd1[0]~input_o\ & (((\regs[9][30]~q\ & !\radd1[1]~input_o\)))) ) ) ) # ( \regs[11][30]~q\ & ( !\regs[8][30]~q\ & ( (!\radd1[0]~input_o\ & (\regs[10][30]~q\ & 
-- ((\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & (((\radd1[1]~input_o\) # (\regs[9][30]~q\)))) ) ) ) # ( !\regs[11][30]~q\ & ( !\regs[8][30]~q\ & ( (!\radd1[0]~input_o\ & (\regs[10][30]~q\ & ((\radd1[1]~input_o\)))) # (\radd1[0]~input_o\ & 
-- (((\regs[9][30]~q\ & !\radd1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][30]~q\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[9][30]~q\,
	datad => \ALT_INV_radd1[1]~input_o\,
	datae => \ALT_INV_regs[11][30]~q\,
	dataf => \ALT_INV_regs[8][30]~q\,
	combout => \Mux1~7_combout\);

-- Location: FF_X22_Y5_N41
\regs[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][30]~q\);

-- Location: FF_X22_Y5_N56
\regs[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][30]~q\);

-- Location: FF_X19_Y3_N56
\regs[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][30]~q\);

-- Location: FF_X25_Y5_N14
\regs[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][30]~q\);

-- Location: FF_X23_Y5_N50
\regs[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][30]~q\);

-- Location: FF_X23_Y5_N56
\regs[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[30]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][30]~q\);

-- Location: LABCELL_X24_Y5_N30
\regs[7][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[7][30]~feeder_combout\ = ( \wdata[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[30]~input_o\,
	combout => \regs[7][30]~feeder_combout\);

-- Location: FF_X24_Y5_N32
\regs[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[7][30]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][30]~q\);

-- Location: LABCELL_X23_Y5_N45
\Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = ( \regs[4][30]~q\ & ( \regs[7][30]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # ((\regs[5][30]~q\)))) # (\radd1[1]~input_o\ & (((\regs[6][30]~q\)) # (\radd1[0]~input_o\))) ) ) ) # ( !\regs[4][30]~q\ & ( \regs[7][30]~q\ & ( 
-- (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & ((\regs[5][30]~q\)))) # (\radd1[1]~input_o\ & (((\regs[6][30]~q\)) # (\radd1[0]~input_o\))) ) ) ) # ( \regs[4][30]~q\ & ( !\regs[7][30]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\) # 
-- ((\regs[5][30]~q\)))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & (\regs[6][30]~q\))) ) ) ) # ( !\regs[4][30]~q\ & ( !\regs[7][30]~q\ & ( (!\radd1[1]~input_o\ & (\radd1[0]~input_o\ & ((\regs[5][30]~q\)))) # (\radd1[1]~input_o\ & (!\radd1[0]~input_o\ & 
-- (\regs[6][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_radd1[0]~input_o\,
	datac => \ALT_INV_regs[6][30]~q\,
	datad => \ALT_INV_regs[5][30]~q\,
	datae => \ALT_INV_regs[4][30]~q\,
	dataf => \ALT_INV_regs[7][30]~q\,
	combout => \Mux1~5_combout\);

-- Location: LABCELL_X22_Y5_N57
\Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = ( \regs[2][30]~q\ & ( \Mux1~5_combout\ & ( (!\out1[30]~0_combout\) # ((!\out1[30]~1_combout\ & (\regs[1][30]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][30]~q\)))) ) ) ) # ( !\regs[2][30]~q\ & ( \Mux1~5_combout\ & ( (!\out1[30]~1_combout\ 
-- & (((!\out1[30]~0_combout\)) # (\regs[1][30]~q\))) # (\out1[30]~1_combout\ & (((\out1[30]~0_combout\ & \regs[3][30]~q\)))) ) ) ) # ( \regs[2][30]~q\ & ( !\Mux1~5_combout\ & ( (!\out1[30]~1_combout\ & (\regs[1][30]~q\ & (\out1[30]~0_combout\))) # 
-- (\out1[30]~1_combout\ & (((!\out1[30]~0_combout\) # (\regs[3][30]~q\)))) ) ) ) # ( !\regs[2][30]~q\ & ( !\Mux1~5_combout\ & ( (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & (\regs[1][30]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~1_combout\,
	datab => \ALT_INV_regs[1][30]~q\,
	datac => \ALT_INV_out1[30]~0_combout\,
	datad => \ALT_INV_regs[3][30]~q\,
	datae => \ALT_INV_regs[2][30]~q\,
	dataf => \ALT_INV_Mux1~5_combout\,
	combout => \Mux1~6_combout\);

-- Location: MLABCELL_X28_Y5_N54
\Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~9_combout\ = ( \Mux1~7_combout\ & ( \Mux1~6_combout\ & ( (!\out1[30]~2_combout\ & (((\out1[30]~3_combout\)) # (\Mux1~4_combout\))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux1~8_combout\)))) ) ) ) # ( !\Mux1~7_combout\ & ( 
-- \Mux1~6_combout\ & ( (!\out1[30]~2_combout\ & (\Mux1~4_combout\ & ((!\out1[30]~3_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux1~8_combout\)))) ) ) ) # ( \Mux1~7_combout\ & ( !\Mux1~6_combout\ & ( (!\out1[30]~2_combout\ & 
-- (((\out1[30]~3_combout\)) # (\Mux1~4_combout\))) # (\out1[30]~2_combout\ & (((\Mux1~8_combout\ & \out1[30]~3_combout\)))) ) ) ) # ( !\Mux1~7_combout\ & ( !\Mux1~6_combout\ & ( (!\out1[30]~2_combout\ & (\Mux1~4_combout\ & ((!\out1[30]~3_combout\)))) # 
-- (\out1[30]~2_combout\ & (((\Mux1~8_combout\ & \out1[30]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~4_combout\,
	datab => \ALT_INV_Mux1~8_combout\,
	datac => \ALT_INV_out1[30]~2_combout\,
	datad => \ALT_INV_out1[30]~3_combout\,
	datae => \ALT_INV_Mux1~7_combout\,
	dataf => \ALT_INV_Mux1~6_combout\,
	combout => \Mux1~9_combout\);

-- Location: FF_X28_Y5_N55
\out1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux1~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(30));

-- Location: IOIBUF_X40_Y0_N52
\wdata[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wdata(31),
	o => \wdata[31]~input_o\);

-- Location: FF_X30_Y7_N23
\regs[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[9][28]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[9][31]~q\);

-- Location: FF_X34_Y7_N32
\regs[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[10][1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[10][31]~q\);

-- Location: LABCELL_X30_Y7_N15
\regs[8][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[8][31]~feeder_combout\ = ( \wdata[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[31]~input_o\,
	combout => \regs[8][31]~feeder_combout\);

-- Location: FF_X30_Y7_N17
\regs[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[8][31]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[8][1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[8][31]~q\);

-- Location: FF_X27_Y7_N56
\regs[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[11][20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[11][31]~q\);

-- Location: MLABCELL_X34_Y7_N57
\Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = ( \radd1[1]~input_o\ & ( \regs[11][31]~q\ & ( (\radd1[0]~input_o\) # (\regs[10][31]~q\) ) ) ) # ( !\radd1[1]~input_o\ & ( \regs[11][31]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[8][31]~q\))) # (\radd1[0]~input_o\ & (\regs[9][31]~q\)) ) ) ) 
-- # ( \radd1[1]~input_o\ & ( !\regs[11][31]~q\ & ( (\regs[10][31]~q\ & !\radd1[0]~input_o\) ) ) ) # ( !\radd1[1]~input_o\ & ( !\regs[11][31]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[8][31]~q\))) # (\radd1[0]~input_o\ & (\regs[9][31]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[9][31]~q\,
	datab => \ALT_INV_regs[10][31]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[8][31]~q\,
	datae => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_regs[11][31]~q\,
	combout => \Mux0~7_combout\);

-- Location: FF_X34_Y7_N56
\regs[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[15][26]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[15][31]~q\);

-- Location: FF_X34_Y7_N14
\regs[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[14][26]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[14][31]~q\);

-- Location: LABCELL_X35_Y7_N33
\regs[13][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[13][31]~feeder_combout\ = ( \wdata[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[31]~input_o\,
	combout => \regs[13][31]~feeder_combout\);

-- Location: FF_X35_Y7_N34
\regs[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[13][31]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[13][12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[13][31]~q\);

-- Location: LABCELL_X35_Y7_N39
\regs[12][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[12][31]~feeder_combout\ = ( \wdata[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[31]~input_o\,
	combout => \regs[12][31]~feeder_combout\);

-- Location: FF_X35_Y7_N41
\regs[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[12][31]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[12][30]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[12][31]~q\);

-- Location: MLABCELL_X34_Y7_N3
\Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~8_combout\ = ( \radd1[1]~input_o\ & ( \regs[12][31]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[14][31]~q\))) # (\radd1[0]~input_o\ & (\regs[15][31]~q\)) ) ) ) # ( !\radd1[1]~input_o\ & ( \regs[12][31]~q\ & ( (!\radd1[0]~input_o\) # (\regs[13][31]~q\) ) ) 
-- ) # ( \radd1[1]~input_o\ & ( !\regs[12][31]~q\ & ( (!\radd1[0]~input_o\ & ((\regs[14][31]~q\))) # (\radd1[0]~input_o\ & (\regs[15][31]~q\)) ) ) ) # ( !\radd1[1]~input_o\ & ( !\regs[12][31]~q\ & ( (\radd1[0]~input_o\ & \regs[13][31]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][31]~q\,
	datab => \ALT_INV_regs[14][31]~q\,
	datac => \ALT_INV_radd1[0]~input_o\,
	datad => \ALT_INV_regs[13][31]~q\,
	datae => \ALT_INV_radd1[1]~input_o\,
	dataf => \ALT_INV_regs[12][31]~q\,
	combout => \Mux0~8_combout\);

-- Location: FF_X28_Y4_N8
\regs[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[31][30]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[31][31]~q\);

-- Location: FF_X28_Y4_N44
\regs[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[23][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[23][31]~q\);

-- Location: FF_X28_Y4_N23
\regs[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[19][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[19][31]~q\);

-- Location: MLABCELL_X34_Y5_N45
\regs[27][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[27][31]~feeder_combout\ = ( \wdata[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[31]~input_o\,
	combout => \regs[27][31]~feeder_combout\);

-- Location: FF_X34_Y5_N46
\regs[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[27][31]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[27][1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[27][31]~q\);

-- Location: MLABCELL_X28_Y4_N45
\Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = ( \regs[19][31]~q\ & ( \regs[27][31]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[23][31]~q\))) # (\radd1[3]~input_o\ & (\regs[31][31]~q\))) ) ) ) # ( !\regs[19][31]~q\ & ( \regs[27][31]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][31]~q\))) # (\radd1[3]~input_o\ & (\regs[31][31]~q\)))) ) ) ) # ( \regs[19][31]~q\ & ( !\regs[27][31]~q\ & ( (!\radd1[2]~input_o\ & (((!\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][31]~q\))) # (\radd1[3]~input_o\ & (\regs[31][31]~q\)))) ) ) ) # ( !\regs[19][31]~q\ & ( !\regs[27][31]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[23][31]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[31][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[31][31]~q\,
	datac => \ALT_INV_regs[23][31]~q\,
	datad => \ALT_INV_radd1[3]~input_o\,
	datae => \ALT_INV_regs[19][31]~q\,
	dataf => \ALT_INV_regs[27][31]~q\,
	combout => \Mux0~3_combout\);

-- Location: FF_X31_Y3_N35
\regs[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[21][15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[21][31]~q\);

-- Location: FF_X28_Y3_N38
\regs[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[17][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[17][31]~q\);

-- Location: FF_X28_Y3_N7
\regs[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[29][14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[29][31]~q\);

-- Location: FF_X31_Y3_N20
\regs[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[25][7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[25][31]~q\);

-- Location: MLABCELL_X28_Y3_N39
\Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = ( \regs[29][31]~q\ & ( \regs[25][31]~q\ & ( ((!\radd1[2]~input_o\ & ((\regs[17][31]~q\))) # (\radd1[2]~input_o\ & (\regs[21][31]~q\))) # (\radd1[3]~input_o\) ) ) ) # ( !\regs[29][31]~q\ & ( \regs[25][31]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((\regs[17][31]~q\)) # (\radd1[3]~input_o\))) # (\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & (\regs[21][31]~q\))) ) ) ) # ( \regs[29][31]~q\ & ( !\regs[25][31]~q\ & ( (!\radd1[2]~input_o\ & (!\radd1[3]~input_o\ & ((\regs[17][31]~q\)))) # 
-- (\radd1[2]~input_o\ & (((\regs[21][31]~q\)) # (\radd1[3]~input_o\))) ) ) ) # ( !\regs[29][31]~q\ & ( !\regs[25][31]~q\ & ( (!\radd1[3]~input_o\ & ((!\radd1[2]~input_o\ & ((\regs[17][31]~q\))) # (\radd1[2]~input_o\ & (\regs[21][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_radd1[3]~input_o\,
	datac => \ALT_INV_regs[21][31]~q\,
	datad => \ALT_INV_regs[17][31]~q\,
	datae => \ALT_INV_regs[29][31]~q\,
	dataf => \ALT_INV_regs[25][31]~q\,
	combout => \Mux0~1_combout\);

-- Location: FF_X29_Y5_N44
\regs[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[30][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[30][31]~q\);

-- Location: FF_X29_Y5_N2
\regs[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[22][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[22][31]~q\);

-- Location: FF_X29_Y5_N16
\regs[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[26][29]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[26][31]~q\);

-- Location: MLABCELL_X28_Y6_N12
\regs[18][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[18][31]~feeder_combout\ = ( \wdata[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_wdata[31]~input_o\,
	combout => \regs[18][31]~feeder_combout\);

-- Location: FF_X28_Y6_N13
\regs[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[18][31]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[18][18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[18][31]~q\);

-- Location: LABCELL_X29_Y5_N3
\Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = ( \regs[26][31]~q\ & ( \regs[18][31]~q\ & ( (!\radd1[2]~input_o\) # ((!\radd1[3]~input_o\ & ((\regs[22][31]~q\))) # (\radd1[3]~input_o\ & (\regs[30][31]~q\))) ) ) ) # ( !\regs[26][31]~q\ & ( \regs[18][31]~q\ & ( (!\radd1[2]~input_o\ & 
-- (((!\radd1[3]~input_o\)))) # (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][31]~q\))) # (\radd1[3]~input_o\ & (\regs[30][31]~q\)))) ) ) ) # ( \regs[26][31]~q\ & ( !\regs[18][31]~q\ & ( (!\radd1[2]~input_o\ & (((\radd1[3]~input_o\)))) # 
-- (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][31]~q\))) # (\radd1[3]~input_o\ & (\regs[30][31]~q\)))) ) ) ) # ( !\regs[26][31]~q\ & ( !\regs[18][31]~q\ & ( (\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & ((\regs[22][31]~q\))) # 
-- (\radd1[3]~input_o\ & (\regs[30][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[2]~input_o\,
	datab => \ALT_INV_regs[30][31]~q\,
	datac => \ALT_INV_radd1[3]~input_o\,
	datad => \ALT_INV_regs[22][31]~q\,
	datae => \ALT_INV_regs[26][31]~q\,
	dataf => \ALT_INV_regs[18][31]~q\,
	combout => \Mux0~2_combout\);

-- Location: FF_X30_Y7_N38
\regs[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[16][19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[16][31]~q\);

-- Location: FF_X29_Y6_N38
\regs[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[24][25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[24][31]~q\);

-- Location: FF_X33_Y6_N35
\regs[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[20][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[20][31]~q\);

-- Location: LABCELL_X33_Y6_N9
\regs[28][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[28][31]~feeder_combout\ = \wdata[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[31]~input_o\,
	combout => \regs[28][31]~feeder_combout\);

-- Location: FF_X33_Y6_N11
\regs[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[28][31]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[28][22]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[28][31]~q\);

-- Location: LABCELL_X31_Y7_N54
\Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = ( \regs[20][31]~q\ & ( \regs[28][31]~q\ & ( ((!\radd1[3]~input_o\ & (\regs[16][31]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][31]~q\)))) # (\radd1[2]~input_o\) ) ) ) # ( !\regs[20][31]~q\ & ( \regs[28][31]~q\ & ( (!\radd1[3]~input_o\ & 
-- (!\radd1[2]~input_o\ & (\regs[16][31]~q\))) # (\radd1[3]~input_o\ & (((\regs[24][31]~q\)) # (\radd1[2]~input_o\))) ) ) ) # ( \regs[20][31]~q\ & ( !\regs[28][31]~q\ & ( (!\radd1[3]~input_o\ & (((\regs[16][31]~q\)) # (\radd1[2]~input_o\))) # 
-- (\radd1[3]~input_o\ & (!\radd1[2]~input_o\ & ((\regs[24][31]~q\)))) ) ) ) # ( !\regs[20][31]~q\ & ( !\regs[28][31]~q\ & ( (!\radd1[2]~input_o\ & ((!\radd1[3]~input_o\ & (\regs[16][31]~q\)) # (\radd1[3]~input_o\ & ((\regs[24][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[3]~input_o\,
	datab => \ALT_INV_radd1[2]~input_o\,
	datac => \ALT_INV_regs[16][31]~q\,
	datad => \ALT_INV_regs[24][31]~q\,
	datae => \ALT_INV_regs[20][31]~q\,
	dataf => \ALT_INV_regs[28][31]~q\,
	combout => \Mux0~0_combout\);

-- Location: MLABCELL_X34_Y4_N42
\Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = ( \Mux0~2_combout\ & ( \Mux0~0_combout\ & ( (!\radd1[0]~input_o\) # ((!\radd1[1]~input_o\ & ((\Mux0~1_combout\))) # (\radd1[1]~input_o\ & (\Mux0~3_combout\))) ) ) ) # ( !\Mux0~2_combout\ & ( \Mux0~0_combout\ & ( (!\radd1[1]~input_o\ & 
-- (((!\radd1[0]~input_o\) # (\Mux0~1_combout\)))) # (\radd1[1]~input_o\ & (\Mux0~3_combout\ & ((\radd1[0]~input_o\)))) ) ) ) # ( \Mux0~2_combout\ & ( !\Mux0~0_combout\ & ( (!\radd1[1]~input_o\ & (((\Mux0~1_combout\ & \radd1[0]~input_o\)))) # 
-- (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)) # (\Mux0~3_combout\))) ) ) ) # ( !\Mux0~2_combout\ & ( !\Mux0~0_combout\ & ( (\radd1[0]~input_o\ & ((!\radd1[1]~input_o\ & ((\Mux0~1_combout\))) # (\radd1[1]~input_o\ & (\Mux0~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_Mux0~3_combout\,
	datac => \ALT_INV_Mux0~1_combout\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_Mux0~2_combout\,
	dataf => \ALT_INV_Mux0~0_combout\,
	combout => \Mux0~4_combout\);

-- Location: FF_X29_Y8_N20
\regs[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[1][4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[1][31]~q\);

-- Location: FF_X28_Y8_N26
\regs[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[3][1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[3][31]~q\);

-- Location: LABCELL_X29_Y8_N3
\regs[2][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \regs[2][31]~feeder_combout\ = \wdata[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wdata[31]~input_o\,
	combout => \regs[2][31]~feeder_combout\);

-- Location: FF_X29_Y8_N4
\regs[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \regs[2][31]~feeder_combout\,
	sclr => \rst~input_o\,
	ena => \regs[2][26]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[2][31]~q\);

-- Location: FF_X29_Y8_N44
\regs[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[5][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[5][31]~q\);

-- Location: FF_X28_Y8_N14
\regs[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[4][19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[4][31]~q\);

-- Location: FF_X28_Y8_N5
\regs[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[6][23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[6][31]~q\);

-- Location: FF_X27_Y7_N26
\regs[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \wdata[31]~input_o\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \regs[7][30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regs[7][31]~q\);

-- Location: MLABCELL_X28_Y8_N15
\Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = ( \regs[6][31]~q\ & ( \regs[7][31]~q\ & ( ((!\radd1[0]~input_o\ & ((\regs[4][31]~q\))) # (\radd1[0]~input_o\ & (\regs[5][31]~q\))) # (\radd1[1]~input_o\) ) ) ) # ( !\regs[6][31]~q\ & ( \regs[7][31]~q\ & ( (!\radd1[1]~input_o\ & 
-- ((!\radd1[0]~input_o\ & ((\regs[4][31]~q\))) # (\radd1[0]~input_o\ & (\regs[5][31]~q\)))) # (\radd1[1]~input_o\ & (((\radd1[0]~input_o\)))) ) ) ) # ( \regs[6][31]~q\ & ( !\regs[7][31]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & 
-- ((\regs[4][31]~q\))) # (\radd1[0]~input_o\ & (\regs[5][31]~q\)))) # (\radd1[1]~input_o\ & (((!\radd1[0]~input_o\)))) ) ) ) # ( !\regs[6][31]~q\ & ( !\regs[7][31]~q\ & ( (!\radd1[1]~input_o\ & ((!\radd1[0]~input_o\ & ((\regs[4][31]~q\))) # 
-- (\radd1[0]~input_o\ & (\regs[5][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd1[1]~input_o\,
	datab => \ALT_INV_regs[5][31]~q\,
	datac => \ALT_INV_regs[4][31]~q\,
	datad => \ALT_INV_radd1[0]~input_o\,
	datae => \ALT_INV_regs[6][31]~q\,
	dataf => \ALT_INV_regs[7][31]~q\,
	combout => \Mux0~5_combout\);

-- Location: MLABCELL_X28_Y8_N27
\Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = ( \regs[2][31]~q\ & ( \Mux0~5_combout\ & ( (!\out1[30]~0_combout\) # ((!\out1[30]~1_combout\ & (\regs[1][31]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][31]~q\)))) ) ) ) # ( !\regs[2][31]~q\ & ( \Mux0~5_combout\ & ( (!\out1[30]~1_combout\ 
-- & ((!\out1[30]~0_combout\) # ((\regs[1][31]~q\)))) # (\out1[30]~1_combout\ & (\out1[30]~0_combout\ & ((\regs[3][31]~q\)))) ) ) ) # ( \regs[2][31]~q\ & ( !\Mux0~5_combout\ & ( (!\out1[30]~1_combout\ & (\out1[30]~0_combout\ & (\regs[1][31]~q\))) # 
-- (\out1[30]~1_combout\ & ((!\out1[30]~0_combout\) # ((\regs[3][31]~q\)))) ) ) ) # ( !\regs[2][31]~q\ & ( !\Mux0~5_combout\ & ( (\out1[30]~0_combout\ & ((!\out1[30]~1_combout\ & (\regs[1][31]~q\)) # (\out1[30]~1_combout\ & ((\regs[3][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out1[30]~1_combout\,
	datab => \ALT_INV_out1[30]~0_combout\,
	datac => \ALT_INV_regs[1][31]~q\,
	datad => \ALT_INV_regs[3][31]~q\,
	datae => \ALT_INV_regs[2][31]~q\,
	dataf => \ALT_INV_Mux0~5_combout\,
	combout => \Mux0~6_combout\);

-- Location: MLABCELL_X34_Y4_N36
\Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~9_combout\ = ( \Mux0~4_combout\ & ( \Mux0~6_combout\ & ( (!\out1[30]~3_combout\) # ((!\out1[30]~2_combout\ & (\Mux0~7_combout\)) # (\out1[30]~2_combout\ & ((\Mux0~8_combout\)))) ) ) ) # ( !\Mux0~4_combout\ & ( \Mux0~6_combout\ & ( 
-- (!\out1[30]~2_combout\ & (\Mux0~7_combout\ & ((\out1[30]~3_combout\)))) # (\out1[30]~2_combout\ & (((!\out1[30]~3_combout\) # (\Mux0~8_combout\)))) ) ) ) # ( \Mux0~4_combout\ & ( !\Mux0~6_combout\ & ( (!\out1[30]~2_combout\ & (((!\out1[30]~3_combout\)) # 
-- (\Mux0~7_combout\))) # (\out1[30]~2_combout\ & (((\Mux0~8_combout\ & \out1[30]~3_combout\)))) ) ) ) # ( !\Mux0~4_combout\ & ( !\Mux0~6_combout\ & ( (\out1[30]~3_combout\ & ((!\out1[30]~2_combout\ & (\Mux0~7_combout\)) # (\out1[30]~2_combout\ & 
-- ((\Mux0~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~7_combout\,
	datab => \ALT_INV_out1[30]~2_combout\,
	datac => \ALT_INV_Mux0~8_combout\,
	datad => \ALT_INV_out1[30]~3_combout\,
	datae => \ALT_INV_Mux0~4_combout\,
	dataf => \ALT_INV_Mux0~6_combout\,
	combout => \Mux0~9_combout\);

-- Location: FF_X34_Y4_N37
\out1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux0~9_combout\,
	sclr => \out1[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out1(31));

-- Location: IOIBUF_X36_Y0_N35
\radd2[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_radd2(1),
	o => \radd2[1]~input_o\);

-- Location: IOIBUF_X16_Y0_N52
\radd2[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_radd2(0),
	o => \radd2[0]~input_o\);

-- Location: LABCELL_X27_Y7_N15
\Mux63~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~7_combout\ = ( \regs[8][0]~q\ & ( \regs[9][0]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & ((\regs[10][0]~q\))) # (\radd2[0]~input_o\ & (\regs[11][0]~q\))) ) ) ) # ( !\regs[8][0]~q\ & ( \regs[9][0]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[10][0]~q\))) # (\radd2[0]~input_o\ & (\regs[11][0]~q\)))) ) ) ) # ( \regs[8][0]~q\ & ( !\regs[9][0]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[10][0]~q\))) # (\radd2[0]~input_o\ & (\regs[11][0]~q\)))) ) ) ) # ( !\regs[8][0]~q\ & ( !\regs[9][0]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[10][0]~q\))) # (\radd2[0]~input_o\ & 
-- (\regs[11][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[11][0]~q\,
	datac => \ALT_INV_regs[10][0]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[8][0]~q\,
	dataf => \ALT_INV_regs[9][0]~q\,
	combout => \Mux63~7_combout\);

-- Location: IOIBUF_X22_Y0_N1
\radd2[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_radd2(3),
	o => \radd2[3]~input_o\);

-- Location: IOIBUF_X12_Y0_N1
\radd2[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_radd2(4),
	o => \radd2[4]~input_o\);

-- Location: IOIBUF_X34_Y0_N75
\radd2[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_radd2(2),
	o => \radd2[2]~input_o\);

-- Location: MLABCELL_X21_Y4_N51
\out2[18]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \out2[18]~2_combout\ = ( \radd2[2]~input_o\ & ( !\radd2[4]~input_o\ ) ) # ( !\radd2[2]~input_o\ & ( (!\radd2[3]~input_o\ & !\radd2[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000111100001111000010100000101000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[4]~input_o\,
	datae => \ALT_INV_radd2[2]~input_o\,
	combout => \out2[18]~2_combout\);

-- Location: MLABCELL_X21_Y4_N21
\out2[18]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \out2[18]~3_combout\ = ( !\radd2[4]~input_o\ & ( \radd2[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_radd2[4]~input_o\,
	dataf => \ALT_INV_radd2[3]~input_o\,
	combout => \out2[18]~3_combout\);

-- Location: LABCELL_X31_Y7_N0
\Mux63~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~8_combout\ = ( \radd2[1]~input_o\ & ( \regs[15][0]~q\ & ( (\radd2[0]~input_o\) # (\regs[14][0]~q\) ) ) ) # ( !\radd2[1]~input_o\ & ( \regs[15][0]~q\ & ( (!\radd2[0]~input_o\ & (\regs[12][0]~q\)) # (\radd2[0]~input_o\ & ((\regs[13][0]~q\))) ) ) ) # 
-- ( \radd2[1]~input_o\ & ( !\regs[15][0]~q\ & ( (\regs[14][0]~q\ & !\radd2[0]~input_o\) ) ) ) # ( !\radd2[1]~input_o\ & ( !\regs[15][0]~q\ & ( (!\radd2[0]~input_o\ & (\regs[12][0]~q\)) # (\radd2[0]~input_o\ & ((\regs[13][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[12][0]~q\,
	datab => \ALT_INV_regs[14][0]~q\,
	datac => \ALT_INV_regs[13][0]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_radd2[1]~input_o\,
	dataf => \ALT_INV_regs[15][0]~q\,
	combout => \Mux63~8_combout\);

-- Location: LABCELL_X29_Y3_N12
\out2[18]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \out2[18]~1_combout\ = ( !\radd2[2]~input_o\ & ( \radd2[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_radd2[2]~input_o\,
	combout => \out2[18]~1_combout\);

-- Location: MLABCELL_X21_Y4_N33
\out2[18]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \out2[18]~0_combout\ = ( \radd2[1]~input_o\ & ( \radd2[0]~input_o\ & ( !\radd2[2]~input_o\ ) ) ) # ( !\radd2[1]~input_o\ & ( \radd2[0]~input_o\ & ( !\radd2[2]~input_o\ ) ) ) # ( !\radd2[1]~input_o\ & ( !\radd2[0]~input_o\ & ( !\radd2[2]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_radd2[1]~input_o\,
	dataf => \ALT_INV_radd2[0]~input_o\,
	combout => \out2[18]~0_combout\);

-- Location: MLABCELL_X28_Y7_N51
\Mux63~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~5_combout\ = ( \regs[5][0]~q\ & ( \regs[6][0]~q\ & ( (!\radd2[1]~input_o\ & (((\regs[4][0]~q\)) # (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\regs[7][0]~q\)))) ) ) ) # ( !\regs[5][0]~q\ & ( \regs[6][0]~q\ & ( 
-- (!\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & (\regs[4][0]~q\))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\regs[7][0]~q\)))) ) ) ) # ( \regs[5][0]~q\ & ( !\regs[6][0]~q\ & ( (!\radd2[1]~input_o\ & (((\regs[4][0]~q\)) # (\radd2[0]~input_o\))) # 
-- (\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\regs[7][0]~q\)))) ) ) ) # ( !\regs[5][0]~q\ & ( !\regs[6][0]~q\ & ( (!\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & (\regs[4][0]~q\))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\regs[7][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[4][0]~q\,
	datad => \ALT_INV_regs[7][0]~q\,
	datae => \ALT_INV_regs[5][0]~q\,
	dataf => \ALT_INV_regs[6][0]~q\,
	combout => \Mux63~5_combout\);

-- Location: MLABCELL_X28_Y7_N57
\Mux63~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~6_combout\ = ( \regs[2][0]~q\ & ( \Mux63~5_combout\ & ( (!\out2[18]~0_combout\) # ((!\out2[18]~1_combout\ & (\regs[1][0]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][0]~q\)))) ) ) ) # ( !\regs[2][0]~q\ & ( \Mux63~5_combout\ & ( (!\out2[18]~1_combout\ 
-- & (((!\out2[18]~0_combout\)) # (\regs[1][0]~q\))) # (\out2[18]~1_combout\ & (((\regs[3][0]~q\ & \out2[18]~0_combout\)))) ) ) ) # ( \regs[2][0]~q\ & ( !\Mux63~5_combout\ & ( (!\out2[18]~1_combout\ & (\regs[1][0]~q\ & ((\out2[18]~0_combout\)))) # 
-- (\out2[18]~1_combout\ & (((!\out2[18]~0_combout\) # (\regs[3][0]~q\)))) ) ) ) # ( !\regs[2][0]~q\ & ( !\Mux63~5_combout\ & ( (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][0]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~1_combout\,
	datab => \ALT_INV_regs[1][0]~q\,
	datac => \ALT_INV_regs[3][0]~q\,
	datad => \ALT_INV_out2[18]~0_combout\,
	datae => \ALT_INV_regs[2][0]~q\,
	dataf => \ALT_INV_Mux63~5_combout\,
	combout => \Mux63~6_combout\);

-- Location: LABCELL_X33_Y5_N57
\Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~0_combout\ = ( \radd2[3]~input_o\ & ( \regs[28][0]~q\ & ( (\radd2[2]~input_o\) # (\regs[24][0]~q\) ) ) ) # ( !\radd2[3]~input_o\ & ( \regs[28][0]~q\ & ( (!\radd2[2]~input_o\ & (\regs[16][0]~q\)) # (\radd2[2]~input_o\ & ((\regs[20][0]~q\))) ) ) ) # 
-- ( \radd2[3]~input_o\ & ( !\regs[28][0]~q\ & ( (\regs[24][0]~q\ & !\radd2[2]~input_o\) ) ) ) # ( !\radd2[3]~input_o\ & ( !\regs[28][0]~q\ & ( (!\radd2[2]~input_o\ & (\regs[16][0]~q\)) # (\radd2[2]~input_o\ & ((\regs[20][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[24][0]~q\,
	datab => \ALT_INV_regs[16][0]~q\,
	datac => \ALT_INV_regs[20][0]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_radd2[3]~input_o\,
	dataf => \ALT_INV_regs[28][0]~q\,
	combout => \Mux63~0_combout\);

-- Location: LABCELL_X30_Y3_N45
\Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~2_combout\ = ( \regs[18][0]~q\ & ( \regs[22][0]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & (\regs[26][0]~q\)) # (\radd2[2]~input_o\ & ((\regs[30][0]~q\)))) ) ) ) # ( !\regs[18][0]~q\ & ( \regs[22][0]~q\ & ( (!\radd2[2]~input_o\ & 
-- (\radd2[3]~input_o\ & (\regs[26][0]~q\))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[30][0]~q\)))) ) ) ) # ( \regs[18][0]~q\ & ( !\regs[22][0]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[26][0]~q\)))) # (\radd2[2]~input_o\ 
-- & (\radd2[3]~input_o\ & ((\regs[30][0]~q\)))) ) ) ) # ( !\regs[18][0]~q\ & ( !\regs[22][0]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[26][0]~q\)) # (\radd2[2]~input_o\ & ((\regs[30][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[26][0]~q\,
	datad => \ALT_INV_regs[30][0]~q\,
	datae => \ALT_INV_regs[18][0]~q\,
	dataf => \ALT_INV_regs[22][0]~q\,
	combout => \Mux63~2_combout\);

-- Location: MLABCELL_X34_Y3_N3
\Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~1_combout\ = ( \regs[25][0]~q\ & ( \regs[21][0]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[17][0]~q\) # (\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[29][0]~q\))) ) ) ) # ( !\regs[25][0]~q\ & ( \regs[21][0]~q\ & ( 
-- (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\ & \regs[17][0]~q\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[29][0]~q\))) ) ) ) # ( \regs[25][0]~q\ & ( !\regs[21][0]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[17][0]~q\) # 
-- (\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (\regs[29][0]~q\ & (\radd2[3]~input_o\))) ) ) ) # ( !\regs[25][0]~q\ & ( !\regs[21][0]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\ & \regs[17][0]~q\)))) # (\radd2[2]~input_o\ & (\regs[29][0]~q\ & 
-- (\radd2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[29][0]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[17][0]~q\,
	datae => \ALT_INV_regs[25][0]~q\,
	dataf => \ALT_INV_regs[21][0]~q\,
	combout => \Mux63~1_combout\);

-- Location: LABCELL_X31_Y4_N9
\Mux63~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~3_combout\ = ( \regs[27][0]~q\ & ( \regs[19][0]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[23][0]~q\))) # (\radd2[3]~input_o\ & (\regs[31][0]~q\))) ) ) ) # ( !\regs[27][0]~q\ & ( \regs[19][0]~q\ & ( (!\radd2[3]~input_o\ & 
-- ((!\radd2[2]~input_o\) # ((\regs[23][0]~q\)))) # (\radd2[3]~input_o\ & (\radd2[2]~input_o\ & (\regs[31][0]~q\))) ) ) ) # ( \regs[27][0]~q\ & ( !\regs[19][0]~q\ & ( (!\radd2[3]~input_o\ & (\radd2[2]~input_o\ & ((\regs[23][0]~q\)))) # (\radd2[3]~input_o\ & 
-- ((!\radd2[2]~input_o\) # ((\regs[31][0]~q\)))) ) ) ) # ( !\regs[27][0]~q\ & ( !\regs[19][0]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[23][0]~q\))) # (\radd2[3]~input_o\ & (\regs[31][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[31][0]~q\,
	datad => \ALT_INV_regs[23][0]~q\,
	datae => \ALT_INV_regs[27][0]~q\,
	dataf => \ALT_INV_regs[19][0]~q\,
	combout => \Mux63~3_combout\);

-- Location: LABCELL_X33_Y5_N33
\Mux63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~4_combout\ = ( \Mux63~1_combout\ & ( \Mux63~3_combout\ & ( ((!\radd2[1]~input_o\ & (\Mux63~0_combout\)) # (\radd2[1]~input_o\ & ((\Mux63~2_combout\)))) # (\radd2[0]~input_o\) ) ) ) # ( !\Mux63~1_combout\ & ( \Mux63~3_combout\ & ( 
-- (!\radd2[1]~input_o\ & (\Mux63~0_combout\ & ((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\) # (\Mux63~2_combout\)))) ) ) ) # ( \Mux63~1_combout\ & ( !\Mux63~3_combout\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # 
-- (\Mux63~0_combout\))) # (\radd2[1]~input_o\ & (((\Mux63~2_combout\ & !\radd2[0]~input_o\)))) ) ) ) # ( !\Mux63~1_combout\ & ( !\Mux63~3_combout\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\Mux63~0_combout\)) # (\radd2[1]~input_o\ & 
-- ((\Mux63~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_Mux63~0_combout\,
	datac => \ALT_INV_Mux63~2_combout\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_Mux63~1_combout\,
	dataf => \ALT_INV_Mux63~3_combout\,
	combout => \Mux63~4_combout\);

-- Location: LABCELL_X31_Y5_N48
\Mux63~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~9_combout\ = ( \Mux63~6_combout\ & ( \Mux63~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux63~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux63~8_combout\)))) ) ) ) # ( !\Mux63~6_combout\ & ( \Mux63~4_combout\ & ( 
-- (!\out2[18]~2_combout\ & (((!\out2[18]~3_combout\)) # (\Mux63~7_combout\))) # (\out2[18]~2_combout\ & (((\out2[18]~3_combout\ & \Mux63~8_combout\)))) ) ) ) # ( \Mux63~6_combout\ & ( !\Mux63~4_combout\ & ( (!\out2[18]~2_combout\ & (\Mux63~7_combout\ & 
-- (\out2[18]~3_combout\))) # (\out2[18]~2_combout\ & (((!\out2[18]~3_combout\) # (\Mux63~8_combout\)))) ) ) ) # ( !\Mux63~6_combout\ & ( !\Mux63~4_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux63~7_combout\)) # (\out2[18]~2_combout\ & 
-- ((\Mux63~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux63~7_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_out2[18]~3_combout\,
	datad => \ALT_INV_Mux63~8_combout\,
	datae => \ALT_INV_Mux63~6_combout\,
	dataf => \ALT_INV_Mux63~4_combout\,
	combout => \Mux63~9_combout\);

-- Location: MLABCELL_X21_Y4_N0
\out2[18]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \out2[18]~4_combout\ = ( !\radd2[1]~input_o\ & ( !\radd2[0]~input_o\ & ( (!\radd2[3]~input_o\ & (!\radd2[4]~input_o\ & !\radd2[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[4]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_radd2[1]~input_o\,
	dataf => \ALT_INV_radd2[0]~input_o\,
	combout => \out2[18]~4_combout\);

-- Location: FF_X31_Y5_N49
\out2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux63~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(0));

-- Location: LABCELL_X27_Y1_N3
\Mux62~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~8_combout\ = ( \regs[14][1]~q\ & ( \regs[13][1]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\regs[12][1]~q\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[15][1]~q\)))) ) ) ) # ( !\regs[14][1]~q\ & ( \regs[13][1]~q\ & ( 
-- (!\radd2[0]~input_o\ & (\regs[12][1]~q\ & (!\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[15][1]~q\)))) ) ) ) # ( \regs[14][1]~q\ & ( !\regs[13][1]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # 
-- (\regs[12][1]~q\))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\ & \regs[15][1]~q\)))) ) ) ) # ( !\regs[14][1]~q\ & ( !\regs[13][1]~q\ & ( (!\radd2[0]~input_o\ & (\regs[12][1]~q\ & (!\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\ & 
-- \regs[15][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[12][1]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[15][1]~q\,
	datae => \ALT_INV_regs[14][1]~q\,
	dataf => \ALT_INV_regs[13][1]~q\,
	combout => \Mux62~8_combout\);

-- Location: LABCELL_X23_Y5_N57
\Mux62~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~5_combout\ = ( \regs[4][1]~q\ & ( \regs[7][1]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[6][1]~q\))) # (\radd2[0]~input_o\ & (((\regs[5][1]~q\) # (\radd2[1]~input_o\)))) ) ) ) # ( !\regs[4][1]~q\ & ( \regs[7][1]~q\ & ( 
-- (!\radd2[0]~input_o\ & (\regs[6][1]~q\ & (\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & (((\regs[5][1]~q\) # (\radd2[1]~input_o\)))) ) ) ) # ( \regs[4][1]~q\ & ( !\regs[7][1]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[6][1]~q\))) # 
-- (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\ & \regs[5][1]~q\)))) ) ) ) # ( !\regs[4][1]~q\ & ( !\regs[7][1]~q\ & ( (!\radd2[0]~input_o\ & (\regs[6][1]~q\ & (\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\ & \regs[5][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[6][1]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[5][1]~q\,
	datae => \ALT_INV_regs[4][1]~q\,
	dataf => \ALT_INV_regs[7][1]~q\,
	combout => \Mux62~5_combout\);

-- Location: LABCELL_X23_Y5_N27
\Mux62~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~6_combout\ = ( \Mux62~5_combout\ & ( \regs[1][1]~q\ & ( (!\out2[18]~1_combout\) # ((!\out2[18]~0_combout\ & ((\regs[2][1]~q\))) # (\out2[18]~0_combout\ & (\regs[3][1]~q\))) ) ) ) # ( !\Mux62~5_combout\ & ( \regs[1][1]~q\ & ( (!\out2[18]~0_combout\ 
-- & (((\regs[2][1]~q\ & \out2[18]~1_combout\)))) # (\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)) # (\regs[3][1]~q\))) ) ) ) # ( \Mux62~5_combout\ & ( !\regs[1][1]~q\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\) # (\regs[2][1]~q\)))) # 
-- (\out2[18]~0_combout\ & (\regs[3][1]~q\ & ((\out2[18]~1_combout\)))) ) ) ) # ( !\Mux62~5_combout\ & ( !\regs[1][1]~q\ & ( (\out2[18]~1_combout\ & ((!\out2[18]~0_combout\ & ((\regs[2][1]~q\))) # (\out2[18]~0_combout\ & (\regs[3][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][1]~q\,
	datab => \ALT_INV_regs[2][1]~q\,
	datac => \ALT_INV_out2[18]~0_combout\,
	datad => \ALT_INV_out2[18]~1_combout\,
	datae => \ALT_INV_Mux62~5_combout\,
	dataf => \ALT_INV_regs[1][1]~q\,
	combout => \Mux62~6_combout\);

-- Location: MLABCELL_X25_Y6_N39
\Mux62~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~7_combout\ = ( \radd2[1]~input_o\ & ( \regs[9][1]~q\ & ( (!\radd2[0]~input_o\ & ((\regs[10][1]~q\))) # (\radd2[0]~input_o\ & (\regs[11][1]~q\)) ) ) ) # ( !\radd2[1]~input_o\ & ( \regs[9][1]~q\ & ( (\regs[8][1]~q\) # (\radd2[0]~input_o\) ) ) ) # ( 
-- \radd2[1]~input_o\ & ( !\regs[9][1]~q\ & ( (!\radd2[0]~input_o\ & ((\regs[10][1]~q\))) # (\radd2[0]~input_o\ & (\regs[11][1]~q\)) ) ) ) # ( !\radd2[1]~input_o\ & ( !\regs[9][1]~q\ & ( (!\radd2[0]~input_o\ & \regs[8][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[11][1]~q\,
	datac => \ALT_INV_regs[8][1]~q\,
	datad => \ALT_INV_regs[10][1]~q\,
	datae => \ALT_INV_radd2[1]~input_o\,
	dataf => \ALT_INV_regs[9][1]~q\,
	combout => \Mux62~7_combout\);

-- Location: LABCELL_X27_Y3_N9
\Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~0_combout\ = ( \regs[16][1]~q\ & ( \regs[20][1]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & (\regs[24][1]~q\)) # (\radd2[2]~input_o\ & ((\regs[28][1]~q\)))) ) ) ) # ( !\regs[16][1]~q\ & ( \regs[20][1]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[24][1]~q\)) # (\radd2[2]~input_o\ & ((\regs[28][1]~q\))))) ) ) ) # ( \regs[16][1]~q\ & ( !\regs[20][1]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[24][1]~q\)) # (\radd2[2]~input_o\ & ((\regs[28][1]~q\))))) ) ) ) # ( !\regs[16][1]~q\ & ( !\regs[20][1]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[24][1]~q\)) # (\radd2[2]~input_o\ & 
-- ((\regs[28][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[24][1]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[28][1]~q\,
	datae => \ALT_INV_regs[16][1]~q\,
	dataf => \ALT_INV_regs[20][1]~q\,
	combout => \Mux62~0_combout\);

-- Location: MLABCELL_X28_Y2_N12
\Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~1_combout\ = ( \regs[21][1]~q\ & ( \regs[29][1]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[17][1]~q\))) # (\radd2[3]~input_o\ & (\regs[25][1]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[21][1]~q\ & ( \regs[29][1]~q\ & ( (!\radd2[2]~input_o\ & 
-- ((!\radd2[3]~input_o\ & ((\regs[17][1]~q\))) # (\radd2[3]~input_o\ & (\regs[25][1]~q\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)))) ) ) ) # ( \regs[21][1]~q\ & ( !\regs[29][1]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & 
-- ((\regs[17][1]~q\))) # (\radd2[3]~input_o\ & (\regs[25][1]~q\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) ) ) ) # ( !\regs[21][1]~q\ & ( !\regs[29][1]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[17][1]~q\))) # 
-- (\radd2[3]~input_o\ & (\regs[25][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][1]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[17][1]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[21][1]~q\,
	dataf => \ALT_INV_regs[29][1]~q\,
	combout => \Mux62~1_combout\);

-- Location: MLABCELL_X28_Y4_N27
\Mux62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~3_combout\ = ( \regs[19][1]~q\ & ( \regs[27][1]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][1]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][1]~q\)))) ) ) ) # ( !\regs[19][1]~q\ & ( \regs[27][1]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\radd2[2]~input_o\ & (\regs[23][1]~q\))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[31][1]~q\)))) ) ) ) # ( \regs[19][1]~q\ & ( !\regs[27][1]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[23][1]~q\)))) # (\radd2[3]~input_o\ 
-- & (\radd2[2]~input_o\ & ((\regs[31][1]~q\)))) ) ) ) # ( !\regs[19][1]~q\ & ( !\regs[27][1]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][1]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[23][1]~q\,
	datad => \ALT_INV_regs[31][1]~q\,
	datae => \ALT_INV_regs[19][1]~q\,
	dataf => \ALT_INV_regs[27][1]~q\,
	combout => \Mux62~3_combout\);

-- Location: MLABCELL_X28_Y3_N33
\Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~2_combout\ = ( \regs[26][1]~q\ & ( \regs[18][1]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[22][1]~q\))) # (\radd2[3]~input_o\ & (\regs[30][1]~q\))) ) ) ) # ( !\regs[26][1]~q\ & ( \regs[18][1]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\) # (\regs[22][1]~q\)))) # (\radd2[3]~input_o\ & (\regs[30][1]~q\ & ((\radd2[2]~input_o\)))) ) ) ) # ( \regs[26][1]~q\ & ( !\regs[18][1]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[22][1]~q\ & \radd2[2]~input_o\)))) # (\radd2[3]~input_o\ 
-- & (((!\radd2[2]~input_o\)) # (\regs[30][1]~q\))) ) ) ) # ( !\regs[26][1]~q\ & ( !\regs[18][1]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][1]~q\))) # (\radd2[3]~input_o\ & (\regs[30][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[30][1]~q\,
	datac => \ALT_INV_regs[22][1]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[26][1]~q\,
	dataf => \ALT_INV_regs[18][1]~q\,
	combout => \Mux62~2_combout\);

-- Location: LABCELL_X27_Y5_N12
\Mux62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~4_combout\ = ( \Mux62~3_combout\ & ( \Mux62~2_combout\ & ( ((!\radd2[0]~input_o\ & (\Mux62~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux62~1_combout\)))) # (\radd2[1]~input_o\) ) ) ) # ( !\Mux62~3_combout\ & ( \Mux62~2_combout\ & ( 
-- (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\Mux62~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux62~1_combout\))))) # (\radd2[1]~input_o\ & (!\radd2[0]~input_o\)) ) ) ) # ( \Mux62~3_combout\ & ( !\Mux62~2_combout\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & (\Mux62~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux62~1_combout\))))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\)) ) ) ) # ( !\Mux62~3_combout\ & ( !\Mux62~2_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & 
-- (\Mux62~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux62~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux62~0_combout\,
	datad => \ALT_INV_Mux62~1_combout\,
	datae => \ALT_INV_Mux62~3_combout\,
	dataf => \ALT_INV_Mux62~2_combout\,
	combout => \Mux62~4_combout\);

-- Location: LABCELL_X27_Y5_N30
\Mux62~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~9_combout\ = ( \Mux62~7_combout\ & ( \Mux62~4_combout\ & ( (!\out2[18]~2_combout\) # ((!\out2[18]~3_combout\ & ((\Mux62~6_combout\))) # (\out2[18]~3_combout\ & (\Mux62~8_combout\))) ) ) ) # ( !\Mux62~7_combout\ & ( \Mux62~4_combout\ & ( 
-- (!\out2[18]~2_combout\ & (((!\out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & ((\Mux62~6_combout\))) # (\out2[18]~3_combout\ & (\Mux62~8_combout\)))) ) ) ) # ( \Mux62~7_combout\ & ( !\Mux62~4_combout\ & ( (!\out2[18]~2_combout\ 
-- & (((\out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & ((\Mux62~6_combout\))) # (\out2[18]~3_combout\ & (\Mux62~8_combout\)))) ) ) ) # ( !\Mux62~7_combout\ & ( !\Mux62~4_combout\ & ( (\out2[18]~2_combout\ & 
-- ((!\out2[18]~3_combout\ & ((\Mux62~6_combout\))) # (\out2[18]~3_combout\ & (\Mux62~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~8_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_out2[18]~3_combout\,
	datad => \ALT_INV_Mux62~6_combout\,
	datae => \ALT_INV_Mux62~7_combout\,
	dataf => \ALT_INV_Mux62~4_combout\,
	combout => \Mux62~9_combout\);

-- Location: FF_X27_Y5_N31
\out2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux62~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(1));

-- Location: LABCELL_X27_Y7_N45
\Mux61~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~7_combout\ = ( \regs[9][2]~q\ & ( \regs[8][2]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & ((\regs[10][2]~q\))) # (\radd2[0]~input_o\ & (\regs[11][2]~q\))) ) ) ) # ( !\regs[9][2]~q\ & ( \regs[8][2]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\) # (\regs[10][2]~q\)))) # (\radd2[0]~input_o\ & (\regs[11][2]~q\ & ((\radd2[1]~input_o\)))) ) ) ) # ( \regs[9][2]~q\ & ( !\regs[8][2]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[10][2]~q\ & \radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\)) # (\regs[11][2]~q\))) ) ) ) # ( !\regs[9][2]~q\ & ( !\regs[8][2]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[10][2]~q\))) # (\radd2[0]~input_o\ & (\regs[11][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[11][2]~q\,
	datac => \ALT_INV_regs[10][2]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[9][2]~q\,
	dataf => \ALT_INV_regs[8][2]~q\,
	combout => \Mux61~7_combout\);

-- Location: LABCELL_X35_Y7_N21
\Mux61~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~8_combout\ = ( \regs[15][2]~q\ & ( \regs[14][2]~q\ & ( ((!\radd2[0]~input_o\ & ((\regs[12][2]~q\))) # (\radd2[0]~input_o\ & (\regs[13][2]~q\))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[15][2]~q\ & ( \regs[14][2]~q\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & ((\regs[12][2]~q\))) # (\radd2[0]~input_o\ & (\regs[13][2]~q\)))) # (\radd2[1]~input_o\ & (!\radd2[0]~input_o\)) ) ) ) # ( \regs[15][2]~q\ & ( !\regs[14][2]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[12][2]~q\))) 
-- # (\radd2[0]~input_o\ & (\regs[13][2]~q\)))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\)) ) ) ) # ( !\regs[15][2]~q\ & ( !\regs[14][2]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[12][2]~q\))) # (\radd2[0]~input_o\ & (\regs[13][2]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[13][2]~q\,
	datad => \ALT_INV_regs[12][2]~q\,
	datae => \ALT_INV_regs[15][2]~q\,
	dataf => \ALT_INV_regs[14][2]~q\,
	combout => \Mux61~8_combout\);

-- Location: LABCELL_X29_Y7_N45
\Mux61~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~5_combout\ = ( \regs[6][2]~q\ & ( \regs[7][2]~q\ & ( ((!\radd2[0]~input_o\ & ((\regs[4][2]~q\))) # (\radd2[0]~input_o\ & (\regs[5][2]~q\))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[6][2]~q\ & ( \regs[7][2]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\ & \regs[4][2]~q\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\regs[5][2]~q\))) ) ) ) # ( \regs[6][2]~q\ & ( !\regs[7][2]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[4][2]~q\) # (\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & 
-- (\regs[5][2]~q\ & (!\radd2[1]~input_o\))) ) ) ) # ( !\regs[6][2]~q\ & ( !\regs[7][2]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[4][2]~q\))) # (\radd2[0]~input_o\ & (\regs[5][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[5][2]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[4][2]~q\,
	datae => \ALT_INV_regs[6][2]~q\,
	dataf => \ALT_INV_regs[7][2]~q\,
	combout => \Mux61~5_combout\);

-- Location: LABCELL_X29_Y7_N3
\Mux61~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~6_combout\ = ( \Mux61~5_combout\ & ( \regs[3][2]~q\ & ( (!\out2[18]~0_combout\ & ((!\out2[18]~1_combout\) # ((\regs[2][2]~q\)))) # (\out2[18]~0_combout\ & (((\regs[1][2]~q\)) # (\out2[18]~1_combout\))) ) ) ) # ( !\Mux61~5_combout\ & ( 
-- \regs[3][2]~q\ & ( (!\out2[18]~0_combout\ & (\out2[18]~1_combout\ & (\regs[2][2]~q\))) # (\out2[18]~0_combout\ & (((\regs[1][2]~q\)) # (\out2[18]~1_combout\))) ) ) ) # ( \Mux61~5_combout\ & ( !\regs[3][2]~q\ & ( (!\out2[18]~0_combout\ & 
-- ((!\out2[18]~1_combout\) # ((\regs[2][2]~q\)))) # (\out2[18]~0_combout\ & (!\out2[18]~1_combout\ & ((\regs[1][2]~q\)))) ) ) ) # ( !\Mux61~5_combout\ & ( !\regs[3][2]~q\ & ( (!\out2[18]~0_combout\ & (\out2[18]~1_combout\ & (\regs[2][2]~q\))) # 
-- (\out2[18]~0_combout\ & (!\out2[18]~1_combout\ & ((\regs[1][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~0_combout\,
	datab => \ALT_INV_out2[18]~1_combout\,
	datac => \ALT_INV_regs[2][2]~q\,
	datad => \ALT_INV_regs[1][2]~q\,
	datae => \ALT_INV_Mux61~5_combout\,
	dataf => \ALT_INV_regs[3][2]~q\,
	combout => \Mux61~6_combout\);

-- Location: LABCELL_X33_Y5_N3
\Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~0_combout\ = ( \regs[28][2]~q\ & ( \radd2[2]~input_o\ & ( (\radd2[3]~input_o\) # (\regs[20][2]~q\) ) ) ) # ( !\regs[28][2]~q\ & ( \radd2[2]~input_o\ & ( (\regs[20][2]~q\ & !\radd2[3]~input_o\) ) ) ) # ( \regs[28][2]~q\ & ( !\radd2[2]~input_o\ & ( 
-- (!\radd2[3]~input_o\ & (\regs[16][2]~q\)) # (\radd2[3]~input_o\ & ((\regs[24][2]~q\))) ) ) ) # ( !\regs[28][2]~q\ & ( !\radd2[2]~input_o\ & ( (!\radd2[3]~input_o\ & (\regs[16][2]~q\)) # (\radd2[3]~input_o\ & ((\regs[24][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[20][2]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[16][2]~q\,
	datad => \ALT_INV_regs[24][2]~q\,
	datae => \ALT_INV_regs[28][2]~q\,
	dataf => \ALT_INV_radd2[2]~input_o\,
	combout => \Mux61~0_combout\);

-- Location: LABCELL_X30_Y3_N9
\Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~2_combout\ = ( \regs[18][2]~q\ & ( \regs[26][2]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[22][2]~q\))) # (\radd2[3]~input_o\ & (\regs[30][2]~q\))) ) ) ) # ( !\regs[18][2]~q\ & ( \regs[26][2]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][2]~q\))) # (\radd2[3]~input_o\ & (\regs[30][2]~q\)))) ) ) ) # ( \regs[18][2]~q\ & ( !\regs[26][2]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][2]~q\))) # (\radd2[3]~input_o\ & (\regs[30][2]~q\)))) ) ) ) # ( !\regs[18][2]~q\ & ( !\regs[26][2]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][2]~q\))) # (\radd2[3]~input_o\ & 
-- (\regs[30][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[30][2]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[22][2]~q\,
	datae => \ALT_INV_regs[18][2]~q\,
	dataf => \ALT_INV_regs[26][2]~q\,
	combout => \Mux61~2_combout\);

-- Location: MLABCELL_X34_Y3_N39
\Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~1_combout\ = ( \regs[29][2]~q\ & ( \regs[21][2]~q\ & ( ((!\radd2[3]~input_o\ & (\regs[17][2]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][2]~q\)))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[29][2]~q\ & ( \regs[21][2]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\regs[17][2]~q\)) # (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & ((\regs[25][2]~q\)))) ) ) ) # ( \regs[29][2]~q\ & ( !\regs[21][2]~q\ & ( (!\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & (\regs[17][2]~q\))) # (\radd2[3]~input_o\ & 
-- (((\regs[25][2]~q\)) # (\radd2[2]~input_o\))) ) ) ) # ( !\regs[29][2]~q\ & ( !\regs[21][2]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[17][2]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[17][2]~q\,
	datad => \ALT_INV_regs[25][2]~q\,
	datae => \ALT_INV_regs[29][2]~q\,
	dataf => \ALT_INV_regs[21][2]~q\,
	combout => \Mux61~1_combout\);

-- Location: MLABCELL_X34_Y5_N51
\Mux61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~3_combout\ = ( \regs[23][2]~q\ & ( \regs[19][2]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[27][2]~q\))) # (\radd2[2]~input_o\ & (\regs[31][2]~q\))) ) ) ) # ( !\regs[23][2]~q\ & ( \regs[19][2]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\) # (\regs[27][2]~q\)))) # (\radd2[2]~input_o\ & (\regs[31][2]~q\ & (\radd2[3]~input_o\))) ) ) ) # ( \regs[23][2]~q\ & ( !\regs[19][2]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\ & \regs[27][2]~q\)))) # (\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\)) # (\regs[31][2]~q\))) ) ) ) # ( !\regs[23][2]~q\ & ( !\regs[19][2]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[27][2]~q\))) # (\radd2[2]~input_o\ & (\regs[31][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[31][2]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[27][2]~q\,
	datae => \ALT_INV_regs[23][2]~q\,
	dataf => \ALT_INV_regs[19][2]~q\,
	combout => \Mux61~3_combout\);

-- Location: LABCELL_X31_Y6_N42
\Mux61~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~4_combout\ = ( \Mux61~1_combout\ & ( \Mux61~3_combout\ & ( ((!\radd2[1]~input_o\ & (\Mux61~0_combout\)) # (\radd2[1]~input_o\ & ((\Mux61~2_combout\)))) # (\radd2[0]~input_o\) ) ) ) # ( !\Mux61~1_combout\ & ( \Mux61~3_combout\ & ( 
-- (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\Mux61~0_combout\)) # (\radd2[1]~input_o\ & ((\Mux61~2_combout\))))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) ) ) ) # ( \Mux61~1_combout\ & ( !\Mux61~3_combout\ & ( (!\radd2[0]~input_o\ & 
-- ((!\radd2[1]~input_o\ & (\Mux61~0_combout\)) # (\radd2[1]~input_o\ & ((\Mux61~2_combout\))))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)))) ) ) ) # ( !\Mux61~1_combout\ & ( !\Mux61~3_combout\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & 
-- (\Mux61~0_combout\)) # (\radd2[1]~input_o\ & ((\Mux61~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_Mux61~0_combout\,
	datac => \ALT_INV_Mux61~2_combout\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_Mux61~1_combout\,
	dataf => \ALT_INV_Mux61~3_combout\,
	combout => \Mux61~4_combout\);

-- Location: LABCELL_X31_Y6_N6
\Mux61~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~9_combout\ = ( \Mux61~6_combout\ & ( \Mux61~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux61~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux61~8_combout\)))) ) ) ) # ( !\Mux61~6_combout\ & ( \Mux61~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux61~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux61~8_combout\))))) ) ) ) # ( \Mux61~6_combout\ & ( !\Mux61~4_combout\ & ( (!\out2[18]~3_combout\ 
-- & (((\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux61~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux61~8_combout\))))) ) ) ) # ( !\Mux61~6_combout\ & ( !\Mux61~4_combout\ & ( (\out2[18]~3_combout\ & 
-- ((!\out2[18]~2_combout\ & (\Mux61~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux61~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_Mux61~7_combout\,
	datac => \ALT_INV_out2[18]~2_combout\,
	datad => \ALT_INV_Mux61~8_combout\,
	datae => \ALT_INV_Mux61~6_combout\,
	dataf => \ALT_INV_Mux61~4_combout\,
	combout => \Mux61~9_combout\);

-- Location: FF_X31_Y6_N7
\out2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux61~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(2));

-- Location: LABCELL_X31_Y7_N33
\Mux60~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~7_combout\ = ( \radd2[0]~input_o\ & ( \regs[8][3]~q\ & ( (!\radd2[1]~input_o\ & ((\regs[9][3]~q\))) # (\radd2[1]~input_o\ & (\regs[11][3]~q\)) ) ) ) # ( !\radd2[0]~input_o\ & ( \regs[8][3]~q\ & ( (!\radd2[1]~input_o\) # (\regs[10][3]~q\) ) ) ) # ( 
-- \radd2[0]~input_o\ & ( !\regs[8][3]~q\ & ( (!\radd2[1]~input_o\ & ((\regs[9][3]~q\))) # (\radd2[1]~input_o\ & (\regs[11][3]~q\)) ) ) ) # ( !\radd2[0]~input_o\ & ( !\regs[8][3]~q\ & ( (\radd2[1]~input_o\ & \regs[10][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[10][3]~q\,
	datac => \ALT_INV_regs[11][3]~q\,
	datad => \ALT_INV_regs[9][3]~q\,
	datae => \ALT_INV_radd2[0]~input_o\,
	dataf => \ALT_INV_regs[8][3]~q\,
	combout => \Mux60~7_combout\);

-- Location: LABCELL_X33_Y8_N51
\Mux60~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~8_combout\ = ( \radd2[1]~input_o\ & ( \regs[13][3]~q\ & ( (!\radd2[0]~input_o\ & (\regs[14][3]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][3]~q\))) ) ) ) # ( !\radd2[1]~input_o\ & ( \regs[13][3]~q\ & ( (\regs[12][3]~q\) # (\radd2[0]~input_o\) ) ) ) # 
-- ( \radd2[1]~input_o\ & ( !\regs[13][3]~q\ & ( (!\radd2[0]~input_o\ & (\regs[14][3]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][3]~q\))) ) ) ) # ( !\radd2[1]~input_o\ & ( !\regs[13][3]~q\ & ( (!\radd2[0]~input_o\ & \regs[12][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[14][3]~q\,
	datac => \ALT_INV_regs[12][3]~q\,
	datad => \ALT_INV_regs[15][3]~q\,
	datae => \ALT_INV_radd2[1]~input_o\,
	dataf => \ALT_INV_regs[13][3]~q\,
	combout => \Mux60~8_combout\);

-- Location: MLABCELL_X25_Y7_N51
\Mux60~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~5_combout\ = ( \regs[4][3]~q\ & ( \regs[6][3]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[5][3]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][3]~q\)))) ) ) ) # ( !\regs[4][3]~q\ & ( \regs[6][3]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][3]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][3]~q\))))) ) ) ) # ( \regs[4][3]~q\ & ( !\regs[6][3]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)))) # 
-- (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][3]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][3]~q\))))) ) ) ) # ( !\regs[4][3]~q\ & ( !\regs[6][3]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][3]~q\)) # (\radd2[1]~input_o\ & 
-- ((\regs[7][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[5][3]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[7][3]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[4][3]~q\,
	dataf => \ALT_INV_regs[6][3]~q\,
	combout => \Mux60~5_combout\);

-- Location: MLABCELL_X25_Y7_N21
\Mux60~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~6_combout\ = ( \regs[3][3]~q\ & ( \Mux60~5_combout\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)) # (\regs[2][3]~q\))) # (\out2[18]~0_combout\ & (((\regs[1][3]~q\) # (\out2[18]~1_combout\)))) ) ) ) # ( !\regs[3][3]~q\ & ( 
-- \Mux60~5_combout\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)) # (\regs[2][3]~q\))) # (\out2[18]~0_combout\ & (((!\out2[18]~1_combout\ & \regs[1][3]~q\)))) ) ) ) # ( \regs[3][3]~q\ & ( !\Mux60~5_combout\ & ( (!\out2[18]~0_combout\ & 
-- (\regs[2][3]~q\ & (\out2[18]~1_combout\))) # (\out2[18]~0_combout\ & (((\regs[1][3]~q\) # (\out2[18]~1_combout\)))) ) ) ) # ( !\regs[3][3]~q\ & ( !\Mux60~5_combout\ & ( (!\out2[18]~0_combout\ & (\regs[2][3]~q\ & (\out2[18]~1_combout\))) # 
-- (\out2[18]~0_combout\ & (((!\out2[18]~1_combout\ & \regs[1][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][3]~q\,
	datab => \ALT_INV_out2[18]~0_combout\,
	datac => \ALT_INV_out2[18]~1_combout\,
	datad => \ALT_INV_regs[1][3]~q\,
	datae => \ALT_INV_regs[3][3]~q\,
	dataf => \ALT_INV_Mux60~5_combout\,
	combout => \Mux60~6_combout\);

-- Location: LABCELL_X33_Y3_N6
\Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~1_combout\ = ( \radd2[3]~input_o\ & ( \regs[21][3]~q\ & ( (!\radd2[2]~input_o\ & (\regs[25][3]~q\)) # (\radd2[2]~input_o\ & ((\regs[29][3]~q\))) ) ) ) # ( !\radd2[3]~input_o\ & ( \regs[21][3]~q\ & ( (\regs[17][3]~q\) # (\radd2[2]~input_o\) ) ) ) # 
-- ( \radd2[3]~input_o\ & ( !\regs[21][3]~q\ & ( (!\radd2[2]~input_o\ & (\regs[25][3]~q\)) # (\radd2[2]~input_o\ & ((\regs[29][3]~q\))) ) ) ) # ( !\radd2[3]~input_o\ & ( !\regs[21][3]~q\ & ( (!\radd2[2]~input_o\ & \regs[17][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[17][3]~q\,
	datac => \ALT_INV_regs[25][3]~q\,
	datad => \ALT_INV_regs[29][3]~q\,
	datae => \ALT_INV_radd2[3]~input_o\,
	dataf => \ALT_INV_regs[21][3]~q\,
	combout => \Mux60~1_combout\);

-- Location: LABCELL_X30_Y2_N48
\Mux60~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~3_combout\ = ( \regs[19][3]~q\ & ( \regs[27][3]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][3]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][3]~q\)))) ) ) ) # ( !\regs[19][3]~q\ & ( \regs[27][3]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\radd2[2]~input_o\ & (\regs[23][3]~q\))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[31][3]~q\)))) ) ) ) # ( \regs[19][3]~q\ & ( !\regs[27][3]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[23][3]~q\)))) # (\radd2[3]~input_o\ 
-- & (\radd2[2]~input_o\ & ((\regs[31][3]~q\)))) ) ) ) # ( !\regs[19][3]~q\ & ( !\regs[27][3]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][3]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[23][3]~q\,
	datad => \ALT_INV_regs[31][3]~q\,
	datae => \ALT_INV_regs[19][3]~q\,
	dataf => \ALT_INV_regs[27][3]~q\,
	combout => \Mux60~3_combout\);

-- Location: LABCELL_X30_Y3_N27
\Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~0_combout\ = ( \regs[20][3]~q\ & ( \regs[28][3]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[16][3]~q\))) # (\radd2[3]~input_o\ & (\regs[24][3]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[20][3]~q\ & ( \regs[28][3]~q\ & ( (!\radd2[2]~input_o\ & 
-- ((!\radd2[3]~input_o\ & ((\regs[16][3]~q\))) # (\radd2[3]~input_o\ & (\regs[24][3]~q\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)))) ) ) ) # ( \regs[20][3]~q\ & ( !\regs[28][3]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & 
-- ((\regs[16][3]~q\))) # (\radd2[3]~input_o\ & (\regs[24][3]~q\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) ) ) ) # ( !\regs[20][3]~q\ & ( !\regs[28][3]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[16][3]~q\))) # 
-- (\radd2[3]~input_o\ & (\regs[24][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[24][3]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[16][3]~q\,
	datae => \ALT_INV_regs[20][3]~q\,
	dataf => \ALT_INV_regs[28][3]~q\,
	combout => \Mux60~0_combout\);

-- Location: LABCELL_X30_Y2_N57
\Mux60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~2_combout\ = ( \regs[26][3]~q\ & ( \regs[18][3]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[22][3]~q\))) # (\radd2[3]~input_o\ & (\regs[30][3]~q\))) ) ) ) # ( !\regs[26][3]~q\ & ( \regs[18][3]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][3]~q\))) # (\radd2[3]~input_o\ & (\regs[30][3]~q\)))) ) ) ) # ( \regs[26][3]~q\ & ( !\regs[18][3]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][3]~q\))) # (\radd2[3]~input_o\ & (\regs[30][3]~q\)))) ) ) ) # ( !\regs[26][3]~q\ & ( !\regs[18][3]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][3]~q\))) # (\radd2[3]~input_o\ & 
-- (\regs[30][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][3]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[22][3]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[26][3]~q\,
	dataf => \ALT_INV_regs[18][3]~q\,
	combout => \Mux60~2_combout\);

-- Location: LABCELL_X30_Y3_N30
\Mux60~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~4_combout\ = ( \Mux60~0_combout\ & ( \Mux60~2_combout\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\Mux60~1_combout\)) # (\radd2[1]~input_o\ & ((\Mux60~3_combout\)))) ) ) ) # ( !\Mux60~0_combout\ & ( \Mux60~2_combout\ & ( 
-- (!\radd2[0]~input_o\ & (\radd2[1]~input_o\)) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\Mux60~1_combout\)) # (\radd2[1]~input_o\ & ((\Mux60~3_combout\))))) ) ) ) # ( \Mux60~0_combout\ & ( !\Mux60~2_combout\ & ( (!\radd2[0]~input_o\ & 
-- (!\radd2[1]~input_o\)) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\Mux60~1_combout\)) # (\radd2[1]~input_o\ & ((\Mux60~3_combout\))))) ) ) ) # ( !\Mux60~0_combout\ & ( !\Mux60~2_combout\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & 
-- (\Mux60~1_combout\)) # (\radd2[1]~input_o\ & ((\Mux60~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_Mux60~1_combout\,
	datad => \ALT_INV_Mux60~3_combout\,
	datae => \ALT_INV_Mux60~0_combout\,
	dataf => \ALT_INV_Mux60~2_combout\,
	combout => \Mux60~4_combout\);

-- Location: LABCELL_X31_Y5_N18
\Mux60~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~9_combout\ = ( \Mux60~6_combout\ & ( \Mux60~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux60~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux60~8_combout\)))) ) ) ) # ( !\Mux60~6_combout\ & ( \Mux60~4_combout\ & ( 
-- (!\out2[18]~2_combout\ & (((!\out2[18]~3_combout\)) # (\Mux60~7_combout\))) # (\out2[18]~2_combout\ & (((\Mux60~8_combout\ & \out2[18]~3_combout\)))) ) ) ) # ( \Mux60~6_combout\ & ( !\Mux60~4_combout\ & ( (!\out2[18]~2_combout\ & (\Mux60~7_combout\ & 
-- ((\out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & (((!\out2[18]~3_combout\) # (\Mux60~8_combout\)))) ) ) ) # ( !\Mux60~6_combout\ & ( !\Mux60~4_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux60~7_combout\)) # (\out2[18]~2_combout\ 
-- & ((\Mux60~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux60~7_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_Mux60~8_combout\,
	datad => \ALT_INV_out2[18]~3_combout\,
	datae => \ALT_INV_Mux60~6_combout\,
	dataf => \ALT_INV_Mux60~4_combout\,
	combout => \Mux60~9_combout\);

-- Location: FF_X31_Y5_N19
\out2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux60~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(3));

-- Location: LABCELL_X24_Y1_N9
\Mux59~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~8_combout\ = ( \regs[15][4]~q\ & ( \regs[12][4]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[14][4]~q\))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # (\regs[13][4]~q\)))) ) ) ) # ( !\regs[15][4]~q\ & ( \regs[12][4]~q\ & ( 
-- (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[14][4]~q\))) # (\radd2[0]~input_o\ & (((\regs[13][4]~q\ & !\radd2[1]~input_o\)))) ) ) ) # ( \regs[15][4]~q\ & ( !\regs[12][4]~q\ & ( (!\radd2[0]~input_o\ & (\regs[14][4]~q\ & 
-- ((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # (\regs[13][4]~q\)))) ) ) ) # ( !\regs[15][4]~q\ & ( !\regs[12][4]~q\ & ( (!\radd2[0]~input_o\ & (\regs[14][4]~q\ & ((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & 
-- (((\regs[13][4]~q\ & !\radd2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[14][4]~q\,
	datac => \ALT_INV_regs[13][4]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[15][4]~q\,
	dataf => \ALT_INV_regs[12][4]~q\,
	combout => \Mux59~8_combout\);

-- Location: LABCELL_X22_Y7_N54
\Mux59~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~7_combout\ = ( \radd2[1]~input_o\ & ( \regs[9][4]~q\ & ( (!\radd2[0]~input_o\ & ((\regs[10][4]~q\))) # (\radd2[0]~input_o\ & (\regs[11][4]~q\)) ) ) ) # ( !\radd2[1]~input_o\ & ( \regs[9][4]~q\ & ( (\radd2[0]~input_o\) # (\regs[8][4]~q\) ) ) ) # ( 
-- \radd2[1]~input_o\ & ( !\regs[9][4]~q\ & ( (!\radd2[0]~input_o\ & ((\regs[10][4]~q\))) # (\radd2[0]~input_o\ & (\regs[11][4]~q\)) ) ) ) # ( !\radd2[1]~input_o\ & ( !\regs[9][4]~q\ & ( (\regs[8][4]~q\ & !\radd2[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[11][4]~q\,
	datab => \ALT_INV_regs[10][4]~q\,
	datac => \ALT_INV_regs[8][4]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_radd2[1]~input_o\,
	dataf => \ALT_INV_regs[9][4]~q\,
	combout => \Mux59~7_combout\);

-- Location: LABCELL_X22_Y3_N24
\Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~1_combout\ = ( \radd2[3]~input_o\ & ( \radd2[2]~input_o\ & ( \regs[29][4]~q\ ) ) ) # ( !\radd2[3]~input_o\ & ( \radd2[2]~input_o\ & ( \regs[21][4]~q\ ) ) ) # ( \radd2[3]~input_o\ & ( !\radd2[2]~input_o\ & ( \regs[25][4]~q\ ) ) ) # ( 
-- !\radd2[3]~input_o\ & ( !\radd2[2]~input_o\ & ( \regs[17][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[21][4]~q\,
	datab => \ALT_INV_regs[25][4]~q\,
	datac => \ALT_INV_regs[17][4]~q\,
	datad => \ALT_INV_regs[29][4]~q\,
	datae => \ALT_INV_radd2[3]~input_o\,
	dataf => \ALT_INV_radd2[2]~input_o\,
	combout => \Mux59~1_combout\);

-- Location: MLABCELL_X25_Y4_N18
\Mux59~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~3_combout\ = ( \regs[19][4]~q\ & ( \regs[31][4]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[23][4]~q\)))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[27][4]~q\))) ) ) ) # ( !\regs[19][4]~q\ & ( \regs[31][4]~q\ & ( 
-- (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[23][4]~q\)))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[27][4]~q\))) ) ) ) # ( \regs[19][4]~q\ & ( !\regs[31][4]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # 
-- (\regs[23][4]~q\)))) # (\radd2[3]~input_o\ & (\regs[27][4]~q\ & (!\radd2[2]~input_o\))) ) ) ) # ( !\regs[19][4]~q\ & ( !\regs[31][4]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[23][4]~q\)))) # (\radd2[3]~input_o\ & (\regs[27][4]~q\ & 
-- (!\radd2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[27][4]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[23][4]~q\,
	datae => \ALT_INV_regs[19][4]~q\,
	dataf => \ALT_INV_regs[31][4]~q\,
	combout => \Mux59~3_combout\);

-- Location: LABCELL_X24_Y4_N51
\Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~0_combout\ = ( \regs[24][4]~q\ & ( \regs[28][4]~q\ & ( ((!\radd2[2]~input_o\ & ((\regs[16][4]~q\))) # (\radd2[2]~input_o\ & (\regs[20][4]~q\))) # (\radd2[3]~input_o\) ) ) ) # ( !\regs[24][4]~q\ & ( \regs[28][4]~q\ & ( (!\radd2[3]~input_o\ & 
-- ((!\radd2[2]~input_o\ & ((\regs[16][4]~q\))) # (\radd2[2]~input_o\ & (\regs[20][4]~q\)))) # (\radd2[3]~input_o\ & (\radd2[2]~input_o\)) ) ) ) # ( \regs[24][4]~q\ & ( !\regs[28][4]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[16][4]~q\))) 
-- # (\radd2[2]~input_o\ & (\regs[20][4]~q\)))) # (\radd2[3]~input_o\ & (!\radd2[2]~input_o\)) ) ) ) # ( !\regs[24][4]~q\ & ( !\regs[28][4]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[16][4]~q\))) # (\radd2[2]~input_o\ & 
-- (\regs[20][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[20][4]~q\,
	datad => \ALT_INV_regs[16][4]~q\,
	datae => \ALT_INV_regs[24][4]~q\,
	dataf => \ALT_INV_regs[28][4]~q\,
	combout => \Mux59~0_combout\);

-- Location: MLABCELL_X28_Y6_N21
\Mux59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~2_combout\ = ( \regs[30][4]~q\ & ( \regs[26][4]~q\ & ( ((!\radd2[2]~input_o\ & ((\regs[18][4]~q\))) # (\radd2[2]~input_o\ & (\regs[22][4]~q\))) # (\radd2[3]~input_o\) ) ) ) # ( !\regs[30][4]~q\ & ( \regs[26][4]~q\ & ( (!\radd2[3]~input_o\ & 
-- ((!\radd2[2]~input_o\ & ((\regs[18][4]~q\))) # (\radd2[2]~input_o\ & (\regs[22][4]~q\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)))) ) ) ) # ( \regs[30][4]~q\ & ( !\regs[26][4]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & 
-- ((\regs[18][4]~q\))) # (\radd2[2]~input_o\ & (\regs[22][4]~q\)))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\)))) ) ) ) # ( !\regs[30][4]~q\ & ( !\regs[26][4]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[18][4]~q\))) # 
-- (\radd2[2]~input_o\ & (\regs[22][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[22][4]~q\,
	datac => \ALT_INV_regs[18][4]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[30][4]~q\,
	dataf => \ALT_INV_regs[26][4]~q\,
	combout => \Mux59~2_combout\);

-- Location: LABCELL_X23_Y4_N0
\Mux59~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~4_combout\ = ( \Mux59~0_combout\ & ( \Mux59~2_combout\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\Mux59~1_combout\)) # (\radd2[1]~input_o\ & ((\Mux59~3_combout\)))) ) ) ) # ( !\Mux59~0_combout\ & ( \Mux59~2_combout\ & ( 
-- (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\Mux59~1_combout\)) # (\radd2[1]~input_o\ & ((\Mux59~3_combout\))))) ) ) ) # ( \Mux59~0_combout\ & ( !\Mux59~2_combout\ & ( (!\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\Mux59~1_combout\)) # (\radd2[1]~input_o\ & ((\Mux59~3_combout\))))) ) ) ) # ( !\Mux59~0_combout\ & ( !\Mux59~2_combout\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & 
-- (\Mux59~1_combout\)) # (\radd2[1]~input_o\ & ((\Mux59~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux59~1_combout\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux59~3_combout\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_Mux59~0_combout\,
	dataf => \ALT_INV_Mux59~2_combout\,
	combout => \Mux59~4_combout\);

-- Location: LABCELL_X19_Y5_N12
\Mux59~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~5_combout\ = ( \regs[4][4]~q\ & ( \regs[6][4]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\regs[5][4]~q\))) # (\radd2[1]~input_o\ & (\regs[7][4]~q\))) ) ) ) # ( !\regs[4][4]~q\ & ( \regs[6][4]~q\ & ( (!\radd2[0]~input_o\ & 
-- (\radd2[1]~input_o\)) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[5][4]~q\))) # (\radd2[1]~input_o\ & (\regs[7][4]~q\)))) ) ) ) # ( \regs[4][4]~q\ & ( !\regs[6][4]~q\ & ( (!\radd2[0]~input_o\ & (!\radd2[1]~input_o\)) # (\radd2[0]~input_o\ & 
-- ((!\radd2[1]~input_o\ & ((\regs[5][4]~q\))) # (\radd2[1]~input_o\ & (\regs[7][4]~q\)))) ) ) ) # ( !\regs[4][4]~q\ & ( !\regs[6][4]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[5][4]~q\))) # (\radd2[1]~input_o\ & (\regs[7][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[7][4]~q\,
	datad => \ALT_INV_regs[5][4]~q\,
	datae => \ALT_INV_regs[4][4]~q\,
	dataf => \ALT_INV_regs[6][4]~q\,
	combout => \Mux59~5_combout\);

-- Location: LABCELL_X19_Y4_N3
\Mux59~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~6_combout\ = ( \regs[1][4]~q\ & ( \Mux59~5_combout\ & ( (!\out2[18]~1_combout\) # ((!\out2[18]~0_combout\ & ((\regs[2][4]~q\))) # (\out2[18]~0_combout\ & (\regs[3][4]~q\))) ) ) ) # ( !\regs[1][4]~q\ & ( \Mux59~5_combout\ & ( (!\out2[18]~0_combout\ 
-- & ((!\out2[18]~1_combout\) # ((\regs[2][4]~q\)))) # (\out2[18]~0_combout\ & (\out2[18]~1_combout\ & (\regs[3][4]~q\))) ) ) ) # ( \regs[1][4]~q\ & ( !\Mux59~5_combout\ & ( (!\out2[18]~0_combout\ & (\out2[18]~1_combout\ & ((\regs[2][4]~q\)))) # 
-- (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\) # ((\regs[3][4]~q\)))) ) ) ) # ( !\regs[1][4]~q\ & ( !\Mux59~5_combout\ & ( (\out2[18]~1_combout\ & ((!\out2[18]~0_combout\ & ((\regs[2][4]~q\))) # (\out2[18]~0_combout\ & (\regs[3][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~0_combout\,
	datab => \ALT_INV_out2[18]~1_combout\,
	datac => \ALT_INV_regs[3][4]~q\,
	datad => \ALT_INV_regs[2][4]~q\,
	datae => \ALT_INV_regs[1][4]~q\,
	dataf => \ALT_INV_Mux59~5_combout\,
	combout => \Mux59~6_combout\);

-- Location: LABCELL_X23_Y4_N27
\Mux59~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~9_combout\ = ( \Mux59~4_combout\ & ( \Mux59~6_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & ((\Mux59~7_combout\))) # (\out2[18]~2_combout\ & (\Mux59~8_combout\))) ) ) ) # ( !\Mux59~4_combout\ & ( \Mux59~6_combout\ & ( 
-- (!\out2[18]~2_combout\ & (((\Mux59~7_combout\ & \out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & (((!\out2[18]~3_combout\)) # (\Mux59~8_combout\))) ) ) ) # ( \Mux59~4_combout\ & ( !\Mux59~6_combout\ & ( (!\out2[18]~2_combout\ & (((!\out2[18]~3_combout\) 
-- # (\Mux59~7_combout\)))) # (\out2[18]~2_combout\ & (\Mux59~8_combout\ & ((\out2[18]~3_combout\)))) ) ) ) # ( !\Mux59~4_combout\ & ( !\Mux59~6_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux59~7_combout\))) # (\out2[18]~2_combout\ & 
-- (\Mux59~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux59~8_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_Mux59~7_combout\,
	datad => \ALT_INV_out2[18]~3_combout\,
	datae => \ALT_INV_Mux59~4_combout\,
	dataf => \ALT_INV_Mux59~6_combout\,
	combout => \Mux59~9_combout\);

-- Location: FF_X23_Y4_N28
\out2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux59~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(4));

-- Location: LABCELL_X18_Y2_N39
\Mux58~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~5_combout\ = ( \regs[6][5]~q\ & ( \regs[4][5]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[5][5]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][5]~q\)))) ) ) ) # ( !\regs[6][5]~q\ & ( \regs[4][5]~q\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\) # ((\regs[5][5]~q\)))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\regs[7][5]~q\)))) ) ) ) # ( \regs[6][5]~q\ & ( !\regs[4][5]~q\ & ( (!\radd2[1]~input_o\ & (\radd2[0]~input_o\ & (\regs[5][5]~q\))) # (\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\) # ((\regs[7][5]~q\)))) ) ) ) # ( !\regs[6][5]~q\ & ( !\regs[4][5]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][5]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[5][5]~q\,
	datad => \ALT_INV_regs[7][5]~q\,
	datae => \ALT_INV_regs[6][5]~q\,
	dataf => \ALT_INV_regs[4][5]~q\,
	combout => \Mux58~5_combout\);

-- Location: LABCELL_X18_Y2_N18
\Mux58~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~6_combout\ = ( \regs[3][5]~q\ & ( \Mux58~5_combout\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\) # (\regs[2][5]~q\)))) # (\out2[18]~0_combout\ & (((\out2[18]~1_combout\)) # (\regs[1][5]~q\))) ) ) ) # ( !\regs[3][5]~q\ & ( 
-- \Mux58~5_combout\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\) # (\regs[2][5]~q\)))) # (\out2[18]~0_combout\ & (\regs[1][5]~q\ & (!\out2[18]~1_combout\))) ) ) ) # ( \regs[3][5]~q\ & ( !\Mux58~5_combout\ & ( (!\out2[18]~0_combout\ & 
-- (((\out2[18]~1_combout\ & \regs[2][5]~q\)))) # (\out2[18]~0_combout\ & (((\out2[18]~1_combout\)) # (\regs[1][5]~q\))) ) ) ) # ( !\regs[3][5]~q\ & ( !\Mux58~5_combout\ & ( (!\out2[18]~0_combout\ & (((\out2[18]~1_combout\ & \regs[2][5]~q\)))) # 
-- (\out2[18]~0_combout\ & (\regs[1][5]~q\ & (!\out2[18]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[1][5]~q\,
	datab => \ALT_INV_out2[18]~0_combout\,
	datac => \ALT_INV_out2[18]~1_combout\,
	datad => \ALT_INV_regs[2][5]~q\,
	datae => \ALT_INV_regs[3][5]~q\,
	dataf => \ALT_INV_Mux58~5_combout\,
	combout => \Mux58~6_combout\);

-- Location: LABCELL_X19_Y1_N27
\Mux58~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~8_combout\ = ( \radd2[0]~input_o\ & ( \regs[13][5]~q\ & ( (!\radd2[1]~input_o\) # (\regs[15][5]~q\) ) ) ) # ( !\radd2[0]~input_o\ & ( \regs[13][5]~q\ & ( (!\radd2[1]~input_o\ & ((\regs[12][5]~q\))) # (\radd2[1]~input_o\ & (\regs[14][5]~q\)) ) ) ) # 
-- ( \radd2[0]~input_o\ & ( !\regs[13][5]~q\ & ( (\regs[15][5]~q\ & \radd2[1]~input_o\) ) ) ) # ( !\radd2[0]~input_o\ & ( !\regs[13][5]~q\ & ( (!\radd2[1]~input_o\ & ((\regs[12][5]~q\))) # (\radd2[1]~input_o\ & (\regs[14][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][5]~q\,
	datab => \ALT_INV_regs[14][5]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[12][5]~q\,
	datae => \ALT_INV_radd2[0]~input_o\,
	dataf => \ALT_INV_regs[13][5]~q\,
	combout => \Mux58~8_combout\);

-- Location: LABCELL_X18_Y6_N45
\Mux58~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~7_combout\ = ( \regs[11][5]~q\ & ( \regs[9][5]~q\ & ( ((!\radd2[1]~input_o\ & (\regs[8][5]~q\)) # (\radd2[1]~input_o\ & ((\regs[10][5]~q\)))) # (\radd2[0]~input_o\) ) ) ) # ( !\regs[11][5]~q\ & ( \regs[9][5]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\regs[8][5]~q\)) # (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & ((\regs[10][5]~q\)))) ) ) ) # ( \regs[11][5]~q\ & ( !\regs[9][5]~q\ & ( (!\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & (\regs[8][5]~q\))) # (\radd2[1]~input_o\ & 
-- (((\regs[10][5]~q\)) # (\radd2[0]~input_o\))) ) ) ) # ( !\regs[11][5]~q\ & ( !\regs[9][5]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[8][5]~q\)) # (\radd2[1]~input_o\ & ((\regs[10][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[8][5]~q\,
	datad => \ALT_INV_regs[10][5]~q\,
	datae => \ALT_INV_regs[11][5]~q\,
	dataf => \ALT_INV_regs[9][5]~q\,
	combout => \Mux58~7_combout\);

-- Location: LABCELL_X23_Y1_N9
\Mux58~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~3_combout\ = ( \regs[19][5]~q\ & ( \regs[23][5]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[27][5]~q\))) # (\radd2[2]~input_o\ & (\regs[31][5]~q\))) ) ) ) # ( !\regs[19][5]~q\ & ( \regs[23][5]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[27][5]~q\))) # (\radd2[2]~input_o\ & (\regs[31][5]~q\)))) ) ) ) # ( \regs[19][5]~q\ & ( !\regs[23][5]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[27][5]~q\))) # (\radd2[2]~input_o\ & (\regs[31][5]~q\)))) ) ) ) # ( !\regs[19][5]~q\ & ( !\regs[23][5]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[27][5]~q\))) # (\radd2[2]~input_o\ & 
-- (\regs[31][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[31][5]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[27][5]~q\,
	datae => \ALT_INV_regs[19][5]~q\,
	dataf => \ALT_INV_regs[23][5]~q\,
	combout => \Mux58~3_combout\);

-- Location: MLABCELL_X21_Y3_N33
\Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~1_combout\ = ( \regs[29][5]~q\ & ( \regs[17][5]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[25][5]~q\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[21][5]~q\))) ) ) ) # ( !\regs[29][5]~q\ & ( \regs[17][5]~q\ & ( 
-- (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[25][5]~q\)))) # (\radd2[2]~input_o\ & (\regs[21][5]~q\ & ((!\radd2[3]~input_o\)))) ) ) ) # ( \regs[29][5]~q\ & ( !\regs[17][5]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[25][5]~q\ & 
-- \radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[21][5]~q\))) ) ) ) # ( !\regs[29][5]~q\ & ( !\regs[17][5]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[25][5]~q\ & \radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (\regs[21][5]~q\ & 
-- ((!\radd2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[21][5]~q\,
	datac => \ALT_INV_regs[25][5]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[29][5]~q\,
	dataf => \ALT_INV_regs[17][5]~q\,
	combout => \Mux58~1_combout\);

-- Location: LABCELL_X24_Y2_N51
\Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~0_combout\ = ( \regs[16][5]~q\ & ( \regs[24][5]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[20][5]~q\)) # (\radd2[3]~input_o\ & ((\regs[28][5]~q\)))) ) ) ) # ( !\regs[16][5]~q\ & ( \regs[24][5]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\regs[20][5]~q\ & ((\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[28][5]~q\)))) ) ) ) # ( \regs[16][5]~q\ & ( !\regs[24][5]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[20][5]~q\))) # 
-- (\radd2[3]~input_o\ & (((\regs[28][5]~q\ & \radd2[2]~input_o\)))) ) ) ) # ( !\regs[16][5]~q\ & ( !\regs[24][5]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[20][5]~q\)) # (\radd2[3]~input_o\ & ((\regs[28][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[20][5]~q\,
	datac => \ALT_INV_regs[28][5]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[16][5]~q\,
	dataf => \ALT_INV_regs[24][5]~q\,
	combout => \Mux58~0_combout\);

-- Location: LABCELL_X23_Y2_N42
\Mux58~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~2_combout\ = ( \regs[22][5]~q\ & ( \regs[18][5]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[26][5]~q\))) # (\radd2[2]~input_o\ & (\regs[30][5]~q\))) ) ) ) # ( !\regs[22][5]~q\ & ( \regs[18][5]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\) # (\regs[26][5]~q\)))) # (\radd2[2]~input_o\ & (\regs[30][5]~q\ & (\radd2[3]~input_o\))) ) ) ) # ( \regs[22][5]~q\ & ( !\regs[18][5]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\ & \regs[26][5]~q\)))) # (\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\)) # (\regs[30][5]~q\))) ) ) ) # ( !\regs[22][5]~q\ & ( !\regs[18][5]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][5]~q\))) # (\radd2[2]~input_o\ & (\regs[30][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[30][5]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[26][5]~q\,
	datae => \ALT_INV_regs[22][5]~q\,
	dataf => \ALT_INV_regs[18][5]~q\,
	combout => \Mux58~2_combout\);

-- Location: LABCELL_X24_Y3_N18
\Mux58~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~4_combout\ = ( \Mux58~0_combout\ & ( \Mux58~2_combout\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\Mux58~1_combout\))) # (\radd2[1]~input_o\ & (\Mux58~3_combout\))) ) ) ) # ( !\Mux58~0_combout\ & ( \Mux58~2_combout\ & ( 
-- (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\Mux58~1_combout\))) # (\radd2[1]~input_o\ & (\Mux58~3_combout\)))) ) ) ) # ( \Mux58~0_combout\ & ( !\Mux58~2_combout\ & ( (!\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\Mux58~1_combout\))) # (\radd2[1]~input_o\ & (\Mux58~3_combout\)))) ) ) ) # ( !\Mux58~0_combout\ & ( !\Mux58~2_combout\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & 
-- ((\Mux58~1_combout\))) # (\radd2[1]~input_o\ & (\Mux58~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux58~3_combout\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux58~1_combout\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_Mux58~0_combout\,
	dataf => \ALT_INV_Mux58~2_combout\,
	combout => \Mux58~4_combout\);

-- Location: LABCELL_X24_Y3_N30
\Mux58~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~9_combout\ = ( \Mux58~7_combout\ & ( \Mux58~4_combout\ & ( (!\out2[18]~2_combout\) # ((!\out2[18]~3_combout\ & (\Mux58~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux58~8_combout\)))) ) ) ) # ( !\Mux58~7_combout\ & ( \Mux58~4_combout\ & ( 
-- (!\out2[18]~2_combout\ & (!\out2[18]~3_combout\)) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & (\Mux58~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux58~8_combout\))))) ) ) ) # ( \Mux58~7_combout\ & ( !\Mux58~4_combout\ & ( (!\out2[18]~2_combout\ & 
-- (\out2[18]~3_combout\)) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & (\Mux58~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux58~8_combout\))))) ) ) ) # ( !\Mux58~7_combout\ & ( !\Mux58~4_combout\ & ( (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & 
-- (\Mux58~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux58~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~2_combout\,
	datab => \ALT_INV_out2[18]~3_combout\,
	datac => \ALT_INV_Mux58~6_combout\,
	datad => \ALT_INV_Mux58~8_combout\,
	datae => \ALT_INV_Mux58~7_combout\,
	dataf => \ALT_INV_Mux58~4_combout\,
	combout => \Mux58~9_combout\);

-- Location: FF_X24_Y3_N32
\out2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux58~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(5));

-- Location: LABCELL_X23_Y5_N39
\Mux57~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~5_combout\ = ( \regs[4][6]~q\ & ( \regs[6][6]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[5][6]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][6]~q\)))) ) ) ) # ( !\regs[4][6]~q\ & ( \regs[6][6]~q\ & ( (!\radd2[1]~input_o\ & 
-- (\radd2[0]~input_o\ & (\regs[5][6]~q\))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\regs[7][6]~q\)))) ) ) ) # ( \regs[4][6]~q\ & ( !\regs[6][6]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\regs[5][6]~q\)))) # (\radd2[1]~input_o\ & 
-- (\radd2[0]~input_o\ & ((\regs[7][6]~q\)))) ) ) ) # ( !\regs[4][6]~q\ & ( !\regs[6][6]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][6]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[5][6]~q\,
	datad => \ALT_INV_regs[7][6]~q\,
	datae => \ALT_INV_regs[4][6]~q\,
	dataf => \ALT_INV_regs[6][6]~q\,
	combout => \Mux57~5_combout\);

-- Location: LABCELL_X23_Y5_N9
\Mux57~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~6_combout\ = ( \regs[3][6]~q\ & ( \Mux57~5_combout\ & ( (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\)) # (\regs[1][6]~q\))) # (\out2[18]~1_combout\ & (((\regs[2][6]~q\) # (\out2[18]~0_combout\)))) ) ) ) # ( !\regs[3][6]~q\ & ( 
-- \Mux57~5_combout\ & ( (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\)) # (\regs[1][6]~q\))) # (\out2[18]~1_combout\ & (((!\out2[18]~0_combout\ & \regs[2][6]~q\)))) ) ) ) # ( \regs[3][6]~q\ & ( !\Mux57~5_combout\ & ( (!\out2[18]~1_combout\ & 
-- (\regs[1][6]~q\ & (\out2[18]~0_combout\))) # (\out2[18]~1_combout\ & (((\regs[2][6]~q\) # (\out2[18]~0_combout\)))) ) ) ) # ( !\regs[3][6]~q\ & ( !\Mux57~5_combout\ & ( (!\out2[18]~1_combout\ & (\regs[1][6]~q\ & (\out2[18]~0_combout\))) # 
-- (\out2[18]~1_combout\ & (((!\out2[18]~0_combout\ & \regs[2][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~1_combout\,
	datab => \ALT_INV_regs[1][6]~q\,
	datac => \ALT_INV_out2[18]~0_combout\,
	datad => \ALT_INV_regs[2][6]~q\,
	datae => \ALT_INV_regs[3][6]~q\,
	dataf => \ALT_INV_Mux57~5_combout\,
	combout => \Mux57~6_combout\);

-- Location: LABCELL_X27_Y1_N57
\Mux57~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~8_combout\ = ( \regs[15][6]~q\ & ( \regs[13][6]~q\ & ( ((!\radd2[1]~input_o\ & (\regs[12][6]~q\)) # (\radd2[1]~input_o\ & ((\regs[14][6]~q\)))) # (\radd2[0]~input_o\) ) ) ) # ( !\regs[15][6]~q\ & ( \regs[13][6]~q\ & ( (!\radd2[0]~input_o\ & 
-- ((!\radd2[1]~input_o\ & (\regs[12][6]~q\)) # (\radd2[1]~input_o\ & ((\regs[14][6]~q\))))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)))) ) ) ) # ( \regs[15][6]~q\ & ( !\regs[13][6]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & 
-- (\regs[12][6]~q\)) # (\radd2[1]~input_o\ & ((\regs[14][6]~q\))))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) ) ) ) # ( !\regs[15][6]~q\ & ( !\regs[13][6]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[12][6]~q\)) # (\radd2[1]~input_o\ 
-- & ((\regs[14][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[12][6]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[14][6]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[15][6]~q\,
	dataf => \ALT_INV_regs[13][6]~q\,
	combout => \Mux57~8_combout\);

-- Location: MLABCELL_X25_Y6_N21
\Mux57~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~7_combout\ = ( \regs[8][6]~q\ & ( \regs[9][6]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\regs[10][6]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][6]~q\)))) ) ) ) # ( !\regs[8][6]~q\ & ( \regs[9][6]~q\ & ( (!\radd2[0]~input_o\ & 
-- (\regs[10][6]~q\ & (\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[11][6]~q\)))) ) ) ) # ( \regs[8][6]~q\ & ( !\regs[9][6]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[10][6]~q\))) # (\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\ & \regs[11][6]~q\)))) ) ) ) # ( !\regs[8][6]~q\ & ( !\regs[9][6]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[10][6]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[10][6]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[11][6]~q\,
	datae => \ALT_INV_regs[8][6]~q\,
	dataf => \ALT_INV_regs[9][6]~q\,
	combout => \Mux57~7_combout\);

-- Location: LABCELL_X30_Y5_N15
\Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~0_combout\ = ( \regs[24][6]~q\ & ( \regs[20][6]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[16][6]~q\))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[28][6]~q\)))) ) ) ) # ( !\regs[24][6]~q\ & ( \regs[20][6]~q\ & ( 
-- (!\radd2[2]~input_o\ & (\regs[16][6]~q\ & ((!\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[28][6]~q\)))) ) ) ) # ( \regs[24][6]~q\ & ( !\regs[20][6]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # 
-- (\regs[16][6]~q\))) # (\radd2[2]~input_o\ & (((\regs[28][6]~q\ & \radd2[3]~input_o\)))) ) ) ) # ( !\regs[24][6]~q\ & ( !\regs[20][6]~q\ & ( (!\radd2[2]~input_o\ & (\regs[16][6]~q\ & ((!\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (((\regs[28][6]~q\ & 
-- \radd2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[16][6]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[28][6]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[24][6]~q\,
	dataf => \ALT_INV_regs[20][6]~q\,
	combout => \Mux57~0_combout\);

-- Location: LABCELL_X27_Y3_N18
\Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~1_combout\ = ( \regs[21][6]~q\ & ( \regs[17][6]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & (\regs[25][6]~q\)) # (\radd2[2]~input_o\ & ((\regs[29][6]~q\)))) ) ) ) # ( !\regs[21][6]~q\ & ( \regs[17][6]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[25][6]~q\)) # (\radd2[2]~input_o\ & ((\regs[29][6]~q\))))) ) ) ) # ( \regs[21][6]~q\ & ( !\regs[17][6]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[25][6]~q\)) # (\radd2[2]~input_o\ & ((\regs[29][6]~q\))))) ) ) ) # ( !\regs[21][6]~q\ & ( !\regs[17][6]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[25][6]~q\)) # (\radd2[2]~input_o\ & 
-- ((\regs[29][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][6]~q\,
	datab => \ALT_INV_regs[29][6]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[21][6]~q\,
	dataf => \ALT_INV_regs[17][6]~q\,
	combout => \Mux57~1_combout\);

-- Location: MLABCELL_X28_Y6_N45
\Mux57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~2_combout\ = ( \regs[26][6]~q\ & ( \regs[22][6]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[18][6]~q\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[30][6]~q\)))) ) ) ) # ( !\regs[26][6]~q\ & ( \regs[22][6]~q\ & ( 
-- (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[18][6]~q\))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[30][6]~q\)))) ) ) ) # ( \regs[26][6]~q\ & ( !\regs[22][6]~q\ & ( (!\radd2[3]~input_o\ & (\regs[18][6]~q\ & (!\radd2[2]~input_o\))) # 
-- (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[30][6]~q\)))) ) ) ) # ( !\regs[26][6]~q\ & ( !\regs[22][6]~q\ & ( (!\radd2[3]~input_o\ & (\regs[18][6]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[30][6]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[18][6]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[30][6]~q\,
	datae => \ALT_INV_regs[26][6]~q\,
	dataf => \ALT_INV_regs[22][6]~q\,
	combout => \Mux57~2_combout\);

-- Location: LABCELL_X30_Y2_N45
\Mux57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~3_combout\ = ( \regs[19][6]~q\ & ( \regs[27][6]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][6]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][6]~q\)))) ) ) ) # ( !\regs[19][6]~q\ & ( \regs[27][6]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\regs[23][6]~q\ & (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[31][6]~q\)))) ) ) ) # ( \regs[19][6]~q\ & ( !\regs[27][6]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[23][6]~q\))) # (\radd2[3]~input_o\ 
-- & (((\radd2[2]~input_o\ & \regs[31][6]~q\)))) ) ) ) # ( !\regs[19][6]~q\ & ( !\regs[27][6]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][6]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[23][6]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[31][6]~q\,
	datae => \ALT_INV_regs[19][6]~q\,
	dataf => \ALT_INV_regs[27][6]~q\,
	combout => \Mux57~3_combout\);

-- Location: LABCELL_X27_Y5_N24
\Mux57~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~4_combout\ = ( \Mux57~2_combout\ & ( \Mux57~3_combout\ & ( ((!\radd2[0]~input_o\ & (\Mux57~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux57~1_combout\)))) # (\radd2[1]~input_o\) ) ) ) # ( !\Mux57~2_combout\ & ( \Mux57~3_combout\ & ( 
-- (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\Mux57~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux57~1_combout\))))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\)) ) ) ) # ( \Mux57~2_combout\ & ( !\Mux57~3_combout\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & (\Mux57~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux57~1_combout\))))) # (\radd2[1]~input_o\ & (!\radd2[0]~input_o\)) ) ) ) # ( !\Mux57~2_combout\ & ( !\Mux57~3_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & 
-- (\Mux57~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux57~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux57~0_combout\,
	datad => \ALT_INV_Mux57~1_combout\,
	datae => \ALT_INV_Mux57~2_combout\,
	dataf => \ALT_INV_Mux57~3_combout\,
	combout => \Mux57~4_combout\);

-- Location: LABCELL_X27_Y5_N36
\Mux57~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~9_combout\ = ( \Mux57~7_combout\ & ( \Mux57~4_combout\ & ( (!\out2[18]~2_combout\) # ((!\out2[18]~3_combout\ & (\Mux57~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux57~8_combout\)))) ) ) ) # ( !\Mux57~7_combout\ & ( \Mux57~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)) # (\Mux57~6_combout\))) # (\out2[18]~3_combout\ & (((\out2[18]~2_combout\ & \Mux57~8_combout\)))) ) ) ) # ( \Mux57~7_combout\ & ( !\Mux57~4_combout\ & ( (!\out2[18]~3_combout\ & (\Mux57~6_combout\ & 
-- (\out2[18]~2_combout\))) # (\out2[18]~3_combout\ & (((!\out2[18]~2_combout\) # (\Mux57~8_combout\)))) ) ) ) # ( !\Mux57~7_combout\ & ( !\Mux57~4_combout\ & ( (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & (\Mux57~6_combout\)) # (\out2[18]~3_combout\ & 
-- ((\Mux57~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_Mux57~6_combout\,
	datac => \ALT_INV_out2[18]~2_combout\,
	datad => \ALT_INV_Mux57~8_combout\,
	datae => \ALT_INV_Mux57~7_combout\,
	dataf => \ALT_INV_Mux57~4_combout\,
	combout => \Mux57~9_combout\);

-- Location: FF_X27_Y5_N37
\out2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux57~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(6));

-- Location: LABCELL_X36_Y6_N54
\Mux56~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~8_combout\ = ( \regs[13][7]~q\ & ( \regs[12][7]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & ((\regs[14][7]~q\))) # (\radd2[0]~input_o\ & (\regs[15][7]~q\))) ) ) ) # ( !\regs[13][7]~q\ & ( \regs[12][7]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[14][7]~q\))) # (\radd2[0]~input_o\ & (\regs[15][7]~q\)))) ) ) ) # ( \regs[13][7]~q\ & ( !\regs[12][7]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[14][7]~q\))) # (\radd2[0]~input_o\ & (\regs[15][7]~q\)))) ) ) ) # ( !\regs[13][7]~q\ & ( !\regs[12][7]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[14][7]~q\))) # (\radd2[0]~input_o\ & 
-- (\regs[15][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][7]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[14][7]~q\,
	datae => \ALT_INV_regs[13][7]~q\,
	dataf => \ALT_INV_regs[12][7]~q\,
	combout => \Mux56~8_combout\);

-- Location: LABCELL_X30_Y2_N36
\Mux56~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~2_combout\ = ( \radd2[2]~input_o\ & ( \regs[26][7]~q\ & ( (!\radd2[3]~input_o\ & (\regs[22][7]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][7]~q\))) ) ) ) # ( !\radd2[2]~input_o\ & ( \regs[26][7]~q\ & ( (\radd2[3]~input_o\) # (\regs[18][7]~q\) ) ) ) # 
-- ( \radd2[2]~input_o\ & ( !\regs[26][7]~q\ & ( (!\radd2[3]~input_o\ & (\regs[22][7]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][7]~q\))) ) ) ) # ( !\radd2[2]~input_o\ & ( !\regs[26][7]~q\ & ( (\regs[18][7]~q\ & !\radd2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[22][7]~q\,
	datab => \ALT_INV_regs[18][7]~q\,
	datac => \ALT_INV_regs[30][7]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_radd2[2]~input_o\,
	dataf => \ALT_INV_regs[26][7]~q\,
	combout => \Mux56~2_combout\);

-- Location: LABCELL_X33_Y6_N27
\Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~0_combout\ = ( \radd2[2]~input_o\ & ( \regs[16][7]~q\ & ( (!\radd2[3]~input_o\ & ((\regs[20][7]~q\))) # (\radd2[3]~input_o\ & (\regs[28][7]~q\)) ) ) ) # ( !\radd2[2]~input_o\ & ( \regs[16][7]~q\ & ( (!\radd2[3]~input_o\) # (\regs[24][7]~q\) ) ) ) # 
-- ( \radd2[2]~input_o\ & ( !\regs[16][7]~q\ & ( (!\radd2[3]~input_o\ & ((\regs[20][7]~q\))) # (\radd2[3]~input_o\ & (\regs[28][7]~q\)) ) ) ) # ( !\radd2[2]~input_o\ & ( !\regs[16][7]~q\ & ( (\regs[24][7]~q\ & \radd2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[24][7]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[28][7]~q\,
	datad => \ALT_INV_regs[20][7]~q\,
	datae => \ALT_INV_radd2[2]~input_o\,
	dataf => \ALT_INV_regs[16][7]~q\,
	combout => \Mux56~0_combout\);

-- Location: LABCELL_X31_Y2_N9
\Mux56~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~3_combout\ = ( \radd2[2]~input_o\ & ( \regs[27][7]~q\ & ( (!\radd2[3]~input_o\ & (\regs[23][7]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][7]~q\))) ) ) ) # ( !\radd2[2]~input_o\ & ( \regs[27][7]~q\ & ( (\regs[19][7]~q\) # (\radd2[3]~input_o\) ) ) ) # 
-- ( \radd2[2]~input_o\ & ( !\regs[27][7]~q\ & ( (!\radd2[3]~input_o\ & (\regs[23][7]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][7]~q\))) ) ) ) # ( !\radd2[2]~input_o\ & ( !\regs[27][7]~q\ & ( (!\radd2[3]~input_o\ & \regs[19][7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[19][7]~q\,
	datac => \ALT_INV_regs[23][7]~q\,
	datad => \ALT_INV_regs[31][7]~q\,
	datae => \ALT_INV_radd2[2]~input_o\,
	dataf => \ALT_INV_regs[27][7]~q\,
	combout => \Mux56~3_combout\);

-- Location: MLABCELL_X34_Y6_N9
\Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~1_combout\ = ( \regs[25][7]~q\ & ( \regs[21][7]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[17][7]~q\))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[29][7]~q\)))) ) ) ) # ( !\regs[25][7]~q\ & ( \regs[21][7]~q\ & ( 
-- (!\radd2[2]~input_o\ & (\regs[17][7]~q\ & ((!\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[29][7]~q\)))) ) ) ) # ( \regs[25][7]~q\ & ( !\regs[21][7]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # 
-- (\regs[17][7]~q\))) # (\radd2[2]~input_o\ & (((\regs[29][7]~q\ & \radd2[3]~input_o\)))) ) ) ) # ( !\regs[25][7]~q\ & ( !\regs[21][7]~q\ & ( (!\radd2[2]~input_o\ & (\regs[17][7]~q\ & ((!\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (((\regs[29][7]~q\ & 
-- \radd2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[17][7]~q\,
	datac => \ALT_INV_regs[29][7]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[25][7]~q\,
	dataf => \ALT_INV_regs[21][7]~q\,
	combout => \Mux56~1_combout\);

-- Location: LABCELL_X31_Y6_N24
\Mux56~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~4_combout\ = ( \Mux56~3_combout\ & ( \Mux56~1_combout\ & ( ((!\radd2[1]~input_o\ & ((\Mux56~0_combout\))) # (\radd2[1]~input_o\ & (\Mux56~2_combout\))) # (\radd2[0]~input_o\) ) ) ) # ( !\Mux56~3_combout\ & ( \Mux56~1_combout\ & ( 
-- (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\Mux56~0_combout\))) # (\radd2[1]~input_o\ & (\Mux56~2_combout\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)))) ) ) ) # ( \Mux56~3_combout\ & ( !\Mux56~1_combout\ & ( (!\radd2[0]~input_o\ & 
-- ((!\radd2[1]~input_o\ & ((\Mux56~0_combout\))) # (\radd2[1]~input_o\ & (\Mux56~2_combout\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) ) ) ) # ( !\Mux56~3_combout\ & ( !\Mux56~1_combout\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & 
-- ((\Mux56~0_combout\))) # (\radd2[1]~input_o\ & (\Mux56~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux56~2_combout\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux56~0_combout\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_Mux56~3_combout\,
	dataf => \ALT_INV_Mux56~1_combout\,
	combout => \Mux56~4_combout\);

-- Location: LABCELL_X31_Y7_N9
\Mux56~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~7_combout\ = ( \radd2[0]~input_o\ & ( \regs[8][7]~q\ & ( (!\radd2[1]~input_o\ & (\regs[9][7]~q\)) # (\radd2[1]~input_o\ & ((\regs[11][7]~q\))) ) ) ) # ( !\radd2[0]~input_o\ & ( \regs[8][7]~q\ & ( (!\radd2[1]~input_o\) # (\regs[10][7]~q\) ) ) ) # ( 
-- \radd2[0]~input_o\ & ( !\regs[8][7]~q\ & ( (!\radd2[1]~input_o\ & (\regs[9][7]~q\)) # (\radd2[1]~input_o\ & ((\regs[11][7]~q\))) ) ) ) # ( !\radd2[0]~input_o\ & ( !\regs[8][7]~q\ & ( (\regs[10][7]~q\ & \radd2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][7]~q\,
	datab => \ALT_INV_regs[9][7]~q\,
	datac => \ALT_INV_regs[11][7]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_radd2[0]~input_o\,
	dataf => \ALT_INV_regs[8][7]~q\,
	combout => \Mux56~7_combout\);

-- Location: LABCELL_X29_Y7_N39
\Mux56~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~5_combout\ = ( \regs[6][7]~q\ & ( \regs[4][7]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\regs[5][7]~q\))) # (\radd2[1]~input_o\ & (\regs[7][7]~q\))) ) ) ) # ( !\regs[6][7]~q\ & ( \regs[4][7]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\) # (\regs[5][7]~q\)))) # (\radd2[1]~input_o\ & (\regs[7][7]~q\ & (\radd2[0]~input_o\))) ) ) ) # ( \regs[6][7]~q\ & ( !\regs[4][7]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\ & \regs[5][7]~q\)))) # (\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\)) # (\regs[7][7]~q\))) ) ) ) # ( !\regs[6][7]~q\ & ( !\regs[4][7]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[5][7]~q\))) # (\radd2[1]~input_o\ & (\regs[7][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[7][7]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[5][7]~q\,
	datae => \ALT_INV_regs[6][7]~q\,
	dataf => \ALT_INV_regs[4][7]~q\,
	combout => \Mux56~5_combout\);

-- Location: LABCELL_X29_Y7_N21
\Mux56~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~6_combout\ = ( \regs[2][7]~q\ & ( \Mux56~5_combout\ & ( (!\out2[18]~0_combout\) # ((!\out2[18]~1_combout\ & ((\regs[1][7]~q\))) # (\out2[18]~1_combout\ & (\regs[3][7]~q\))) ) ) ) # ( !\regs[2][7]~q\ & ( \Mux56~5_combout\ & ( (!\out2[18]~1_combout\ 
-- & (((!\out2[18]~0_combout\) # (\regs[1][7]~q\)))) # (\out2[18]~1_combout\ & (\regs[3][7]~q\ & (\out2[18]~0_combout\))) ) ) ) # ( \regs[2][7]~q\ & ( !\Mux56~5_combout\ & ( (!\out2[18]~1_combout\ & (((\out2[18]~0_combout\ & \regs[1][7]~q\)))) # 
-- (\out2[18]~1_combout\ & (((!\out2[18]~0_combout\)) # (\regs[3][7]~q\))) ) ) ) # ( !\regs[2][7]~q\ & ( !\Mux56~5_combout\ & ( (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & ((\regs[1][7]~q\))) # (\out2[18]~1_combout\ & (\regs[3][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][7]~q\,
	datab => \ALT_INV_out2[18]~1_combout\,
	datac => \ALT_INV_out2[18]~0_combout\,
	datad => \ALT_INV_regs[1][7]~q\,
	datae => \ALT_INV_regs[2][7]~q\,
	dataf => \ALT_INV_Mux56~5_combout\,
	combout => \Mux56~6_combout\);

-- Location: LABCELL_X31_Y6_N54
\Mux56~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~9_combout\ = ( \Mux56~7_combout\ & ( \Mux56~6_combout\ & ( (!\out2[18]~3_combout\ & (((\out2[18]~2_combout\) # (\Mux56~4_combout\)))) # (\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)) # (\Mux56~8_combout\))) ) ) ) # ( !\Mux56~7_combout\ & ( 
-- \Mux56~6_combout\ & ( (!\out2[18]~3_combout\ & (((\out2[18]~2_combout\) # (\Mux56~4_combout\)))) # (\out2[18]~3_combout\ & (\Mux56~8_combout\ & ((\out2[18]~2_combout\)))) ) ) ) # ( \Mux56~7_combout\ & ( !\Mux56~6_combout\ & ( (!\out2[18]~3_combout\ & 
-- (((\Mux56~4_combout\ & !\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)) # (\Mux56~8_combout\))) ) ) ) # ( !\Mux56~7_combout\ & ( !\Mux56~6_combout\ & ( (!\out2[18]~3_combout\ & (((\Mux56~4_combout\ & !\out2[18]~2_combout\)))) 
-- # (\out2[18]~3_combout\ & (\Mux56~8_combout\ & ((\out2[18]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_Mux56~8_combout\,
	datac => \ALT_INV_Mux56~4_combout\,
	datad => \ALT_INV_out2[18]~2_combout\,
	datae => \ALT_INV_Mux56~7_combout\,
	dataf => \ALT_INV_Mux56~6_combout\,
	combout => \Mux56~9_combout\);

-- Location: FF_X31_Y6_N55
\out2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux56~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(7));

-- Location: LABCELL_X18_Y6_N27
\Mux55~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~7_combout\ = ( \regs[8][8]~q\ & ( \regs[10][8]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[9][8]~q\)) # (\radd2[1]~input_o\ & ((\regs[11][8]~q\)))) ) ) ) # ( !\regs[8][8]~q\ & ( \regs[10][8]~q\ & ( (!\radd2[1]~input_o\ & 
-- (\regs[9][8]~q\ & (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[11][8]~q\)))) ) ) ) # ( \regs[8][8]~q\ & ( !\regs[10][8]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[9][8]~q\))) # (\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\ & \regs[11][8]~q\)))) ) ) ) # ( !\regs[8][8]~q\ & ( !\regs[10][8]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[9][8]~q\)) # (\radd2[1]~input_o\ & ((\regs[11][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[9][8]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[11][8]~q\,
	datae => \ALT_INV_regs[8][8]~q\,
	dataf => \ALT_INV_regs[10][8]~q\,
	combout => \Mux55~7_combout\);

-- Location: LABCELL_X24_Y1_N18
\Mux55~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~8_combout\ = ( \regs[13][8]~q\ & ( \regs[12][8]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\regs[14][8]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][8]~q\)))) ) ) ) # ( !\regs[13][8]~q\ & ( \regs[12][8]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][8]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][8]~q\))))) ) ) ) # ( \regs[13][8]~q\ & ( !\regs[12][8]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][8]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][8]~q\))))) ) ) ) # ( !\regs[13][8]~q\ & ( !\regs[12][8]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][8]~q\)) # (\radd2[0]~input_o\ & 
-- ((\regs[15][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[14][8]~q\,
	datab => \ALT_INV_regs[15][8]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[13][8]~q\,
	dataf => \ALT_INV_regs[12][8]~q\,
	combout => \Mux55~8_combout\);

-- Location: LABCELL_X19_Y5_N18
\Mux55~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~5_combout\ = ( \regs[7][8]~q\ & ( \regs[6][8]~q\ & ( ((!\radd2[0]~input_o\ & ((\regs[4][8]~q\))) # (\radd2[0]~input_o\ & (\regs[5][8]~q\))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[7][8]~q\ & ( \regs[6][8]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\) # (\regs[4][8]~q\)))) # (\radd2[0]~input_o\ & (\regs[5][8]~q\ & ((!\radd2[1]~input_o\)))) ) ) ) # ( \regs[7][8]~q\ & ( !\regs[6][8]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[4][8]~q\ & !\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\)) # (\regs[5][8]~q\))) ) ) ) # ( !\regs[7][8]~q\ & ( !\regs[6][8]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[4][8]~q\))) # (\radd2[0]~input_o\ & (\regs[5][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[5][8]~q\,
	datab => \ALT_INV_regs[4][8]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[7][8]~q\,
	dataf => \ALT_INV_regs[6][8]~q\,
	combout => \Mux55~5_combout\);

-- Location: LABCELL_X22_Y5_N15
\Mux55~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~6_combout\ = ( \out2[18]~1_combout\ & ( \Mux55~5_combout\ & ( (!\out2[18]~0_combout\ & (\regs[2][8]~q\)) # (\out2[18]~0_combout\ & ((\regs[3][8]~q\))) ) ) ) # ( !\out2[18]~1_combout\ & ( \Mux55~5_combout\ & ( (!\out2[18]~0_combout\) # 
-- (\regs[1][8]~q\) ) ) ) # ( \out2[18]~1_combout\ & ( !\Mux55~5_combout\ & ( (!\out2[18]~0_combout\ & (\regs[2][8]~q\)) # (\out2[18]~0_combout\ & ((\regs[3][8]~q\))) ) ) ) # ( !\out2[18]~1_combout\ & ( !\Mux55~5_combout\ & ( (\out2[18]~0_combout\ & 
-- \regs[1][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~0_combout\,
	datab => \ALT_INV_regs[1][8]~q\,
	datac => \ALT_INV_regs[2][8]~q\,
	datad => \ALT_INV_regs[3][8]~q\,
	datae => \ALT_INV_out2[18]~1_combout\,
	dataf => \ALT_INV_Mux55~5_combout\,
	combout => \Mux55~6_combout\);

-- Location: LABCELL_X24_Y6_N15
\Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~0_combout\ = ( \regs[28][8]~q\ & ( \regs[20][8]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[16][8]~q\))) # (\radd2[3]~input_o\ & (\regs[24][8]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[28][8]~q\ & ( \regs[20][8]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\) # (\regs[16][8]~q\)))) # (\radd2[3]~input_o\ & (\regs[24][8]~q\ & ((!\radd2[2]~input_o\)))) ) ) ) # ( \regs[28][8]~q\ & ( !\regs[20][8]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[16][8]~q\ & !\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ 
-- & (((\radd2[2]~input_o\)) # (\regs[24][8]~q\))) ) ) ) # ( !\regs[28][8]~q\ & ( !\regs[20][8]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[16][8]~q\))) # (\radd2[3]~input_o\ & (\regs[24][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[24][8]~q\,
	datac => \ALT_INV_regs[16][8]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[28][8]~q\,
	dataf => \ALT_INV_regs[20][8]~q\,
	combout => \Mux55~0_combout\);

-- Location: LABCELL_X22_Y3_N45
\Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~1_combout\ = ( \regs[29][8]~q\ & ( \regs[21][8]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[17][8]~q\))) # (\radd2[3]~input_o\ & (\regs[25][8]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[29][8]~q\ & ( \regs[21][8]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\) # (\regs[17][8]~q\)))) # (\radd2[3]~input_o\ & (\regs[25][8]~q\ & ((!\radd2[2]~input_o\)))) ) ) ) # ( \regs[29][8]~q\ & ( !\regs[21][8]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[17][8]~q\ & !\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ 
-- & (((\radd2[2]~input_o\)) # (\regs[25][8]~q\))) ) ) ) # ( !\regs[29][8]~q\ & ( !\regs[21][8]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[17][8]~q\))) # (\radd2[3]~input_o\ & (\regs[25][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][8]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[17][8]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[29][8]~q\,
	dataf => \ALT_INV_regs[21][8]~q\,
	combout => \Mux55~1_combout\);

-- Location: MLABCELL_X25_Y2_N27
\Mux55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~2_combout\ = ( \regs[18][8]~q\ & ( \regs[26][8]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[22][8]~q\))) # (\radd2[3]~input_o\ & (\regs[30][8]~q\))) ) ) ) # ( !\regs[18][8]~q\ & ( \regs[26][8]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\ & \regs[22][8]~q\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[30][8]~q\))) ) ) ) # ( \regs[18][8]~q\ & ( !\regs[26][8]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[22][8]~q\)))) # 
-- (\radd2[3]~input_o\ & (\regs[30][8]~q\ & (\radd2[2]~input_o\))) ) ) ) # ( !\regs[18][8]~q\ & ( !\regs[26][8]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][8]~q\))) # (\radd2[3]~input_o\ & (\regs[30][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[30][8]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[22][8]~q\,
	datae => \ALT_INV_regs[18][8]~q\,
	dataf => \ALT_INV_regs[26][8]~q\,
	combout => \Mux55~2_combout\);

-- Location: MLABCELL_X25_Y4_N45
\Mux55~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~3_combout\ = ( \regs[19][8]~q\ & ( \regs[27][8]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[23][8]~q\))) # (\radd2[3]~input_o\ & (\regs[31][8]~q\))) ) ) ) # ( !\regs[19][8]~q\ & ( \regs[27][8]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\regs[23][8]~q\ & \radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[31][8]~q\))) ) ) ) # ( \regs[19][8]~q\ & ( !\regs[27][8]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[23][8]~q\)))) # 
-- (\radd2[3]~input_o\ & (\regs[31][8]~q\ & ((\radd2[2]~input_o\)))) ) ) ) # ( !\regs[19][8]~q\ & ( !\regs[27][8]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[23][8]~q\))) # (\radd2[3]~input_o\ & (\regs[31][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[31][8]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[23][8]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[19][8]~q\,
	dataf => \ALT_INV_regs[27][8]~q\,
	combout => \Mux55~3_combout\);

-- Location: LABCELL_X23_Y3_N15
\Mux55~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~4_combout\ = ( \Mux55~2_combout\ & ( \Mux55~3_combout\ & ( ((!\radd2[0]~input_o\ & (\Mux55~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux55~1_combout\)))) # (\radd2[1]~input_o\) ) ) ) # ( !\Mux55~2_combout\ & ( \Mux55~3_combout\ & ( 
-- (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\Mux55~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux55~1_combout\))))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\)))) ) ) ) # ( \Mux55~2_combout\ & ( !\Mux55~3_combout\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & (\Mux55~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux55~1_combout\))))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) ) ) ) # ( !\Mux55~2_combout\ & ( !\Mux55~3_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & 
-- (\Mux55~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux55~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_Mux55~0_combout\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_Mux55~1_combout\,
	datae => \ALT_INV_Mux55~2_combout\,
	dataf => \ALT_INV_Mux55~3_combout\,
	combout => \Mux55~4_combout\);

-- Location: LABCELL_X23_Y3_N30
\Mux55~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~9_combout\ = ( \Mux55~6_combout\ & ( \Mux55~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux55~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux55~8_combout\)))) ) ) ) # ( !\Mux55~6_combout\ & ( \Mux55~4_combout\ & ( 
-- (!\out2[18]~2_combout\ & (((!\out2[18]~3_combout\)) # (\Mux55~7_combout\))) # (\out2[18]~2_combout\ & (((\Mux55~8_combout\ & \out2[18]~3_combout\)))) ) ) ) # ( \Mux55~6_combout\ & ( !\Mux55~4_combout\ & ( (!\out2[18]~2_combout\ & (\Mux55~7_combout\ & 
-- ((\out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & (((!\out2[18]~3_combout\) # (\Mux55~8_combout\)))) ) ) ) # ( !\Mux55~6_combout\ & ( !\Mux55~4_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux55~7_combout\)) # (\out2[18]~2_combout\ 
-- & ((\Mux55~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux55~7_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_Mux55~8_combout\,
	datad => \ALT_INV_out2[18]~3_combout\,
	datae => \ALT_INV_Mux55~6_combout\,
	dataf => \ALT_INV_Mux55~4_combout\,
	combout => \Mux55~9_combout\);

-- Location: FF_X23_Y3_N32
\out2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux55~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(8));

-- Location: LABCELL_X29_Y7_N9
\Mux54~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~5_combout\ = ( \regs[7][9]~q\ & ( \regs[6][9]~q\ & ( ((!\radd2[0]~input_o\ & ((\regs[4][9]~q\))) # (\radd2[0]~input_o\ & (\regs[5][9]~q\))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[7][9]~q\ & ( \regs[6][9]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((\regs[4][9]~q\) # (\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (\regs[5][9]~q\ & (!\radd2[1]~input_o\))) ) ) ) # ( \regs[7][9]~q\ & ( !\regs[6][9]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\ & \regs[4][9]~q\)))) # (\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\)) # (\regs[5][9]~q\))) ) ) ) # ( !\regs[7][9]~q\ & ( !\regs[6][9]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[4][9]~q\))) # (\radd2[0]~input_o\ & (\regs[5][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[5][9]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[4][9]~q\,
	datae => \ALT_INV_regs[7][9]~q\,
	dataf => \ALT_INV_regs[6][9]~q\,
	combout => \Mux54~5_combout\);

-- Location: LABCELL_X29_Y7_N27
\Mux54~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~6_combout\ = ( \regs[2][9]~q\ & ( \Mux54~5_combout\ & ( (!\out2[18]~0_combout\) # ((!\out2[18]~1_combout\ & (\regs[1][9]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][9]~q\)))) ) ) ) # ( !\regs[2][9]~q\ & ( \Mux54~5_combout\ & ( (!\out2[18]~0_combout\ 
-- & (((!\out2[18]~1_combout\)))) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][9]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][9]~q\))))) ) ) ) # ( \regs[2][9]~q\ & ( !\Mux54~5_combout\ & ( (!\out2[18]~0_combout\ & (((\out2[18]~1_combout\)))) # 
-- (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][9]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][9]~q\))))) ) ) ) # ( !\regs[2][9]~q\ & ( !\Mux54~5_combout\ & ( (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][9]~q\)) # 
-- (\out2[18]~1_combout\ & ((\regs[3][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[1][9]~q\,
	datab => \ALT_INV_out2[18]~0_combout\,
	datac => \ALT_INV_out2[18]~1_combout\,
	datad => \ALT_INV_regs[3][9]~q\,
	datae => \ALT_INV_regs[2][9]~q\,
	dataf => \ALT_INV_Mux54~5_combout\,
	combout => \Mux54~6_combout\);

-- Location: MLABCELL_X34_Y7_N9
\Mux54~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~8_combout\ = ( \regs[13][9]~q\ & ( \regs[12][9]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & ((\regs[14][9]~q\))) # (\radd2[0]~input_o\ & (\regs[15][9]~q\))) ) ) ) # ( !\regs[13][9]~q\ & ( \regs[12][9]~q\ & ( (!\radd2[0]~input_o\ & 
-- ((!\radd2[1]~input_o\) # ((\regs[14][9]~q\)))) # (\radd2[0]~input_o\ & (\radd2[1]~input_o\ & (\regs[15][9]~q\))) ) ) ) # ( \regs[13][9]~q\ & ( !\regs[12][9]~q\ & ( (!\radd2[0]~input_o\ & (\radd2[1]~input_o\ & ((\regs[14][9]~q\)))) # (\radd2[0]~input_o\ & 
-- ((!\radd2[1]~input_o\) # ((\regs[15][9]~q\)))) ) ) ) # ( !\regs[13][9]~q\ & ( !\regs[12][9]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[14][9]~q\))) # (\radd2[0]~input_o\ & (\regs[15][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[15][9]~q\,
	datad => \ALT_INV_regs[14][9]~q\,
	datae => \ALT_INV_regs[13][9]~q\,
	dataf => \ALT_INV_regs[12][9]~q\,
	combout => \Mux54~8_combout\);

-- Location: LABCELL_X31_Y7_N18
\Mux54~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~7_combout\ = ( \regs[11][9]~q\ & ( \regs[10][9]~q\ & ( ((!\radd2[0]~input_o\ & (\regs[8][9]~q\)) # (\radd2[0]~input_o\ & ((\regs[9][9]~q\)))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[11][9]~q\ & ( \regs[10][9]~q\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & (\regs[8][9]~q\)) # (\radd2[0]~input_o\ & ((\regs[9][9]~q\))))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) ) ) ) # ( \regs[11][9]~q\ & ( !\regs[10][9]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[8][9]~q\)) 
-- # (\radd2[0]~input_o\ & ((\regs[9][9]~q\))))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\)))) ) ) ) # ( !\regs[11][9]~q\ & ( !\regs[10][9]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[8][9]~q\)) # (\radd2[0]~input_o\ & 
-- ((\regs[9][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[8][9]~q\,
	datac => \ALT_INV_regs[9][9]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[11][9]~q\,
	dataf => \ALT_INV_regs[10][9]~q\,
	combout => \Mux54~7_combout\);

-- Location: LABCELL_X33_Y5_N15
\Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~0_combout\ = ( \regs[16][9]~q\ & ( \regs[28][9]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[24][9]~q\))) # (\radd2[2]~input_o\ & (((\regs[20][9]~q\) # (\radd2[3]~input_o\)))) ) ) ) # ( !\regs[16][9]~q\ & ( \regs[28][9]~q\ & ( 
-- (!\radd2[2]~input_o\ & (\regs[24][9]~q\ & (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & (((\regs[20][9]~q\) # (\radd2[3]~input_o\)))) ) ) ) # ( \regs[16][9]~q\ & ( !\regs[28][9]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[24][9]~q\))) 
-- # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\ & \regs[20][9]~q\)))) ) ) ) # ( !\regs[16][9]~q\ & ( !\regs[28][9]~q\ & ( (!\radd2[2]~input_o\ & (\regs[24][9]~q\ & (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\ & \regs[20][9]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[24][9]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[20][9]~q\,
	datae => \ALT_INV_regs[16][9]~q\,
	dataf => \ALT_INV_regs[28][9]~q\,
	combout => \Mux54~0_combout\);

-- Location: MLABCELL_X34_Y5_N57
\Mux54~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~3_combout\ = ( \regs[23][9]~q\ & ( \regs[19][9]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[27][9]~q\))) # (\radd2[2]~input_o\ & (\regs[31][9]~q\))) ) ) ) # ( !\regs[23][9]~q\ & ( \regs[19][9]~q\ & ( (!\radd2[2]~input_o\ & 
-- ((!\radd2[3]~input_o\) # ((\regs[27][9]~q\)))) # (\radd2[2]~input_o\ & (\radd2[3]~input_o\ & (\regs[31][9]~q\))) ) ) ) # ( \regs[23][9]~q\ & ( !\regs[19][9]~q\ & ( (!\radd2[2]~input_o\ & (\radd2[3]~input_o\ & ((\regs[27][9]~q\)))) # (\radd2[2]~input_o\ & 
-- ((!\radd2[3]~input_o\) # ((\regs[31][9]~q\)))) ) ) ) # ( !\regs[23][9]~q\ & ( !\regs[19][9]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[27][9]~q\))) # (\radd2[2]~input_o\ & (\regs[31][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[31][9]~q\,
	datad => \ALT_INV_regs[27][9]~q\,
	datae => \ALT_INV_regs[23][9]~q\,
	dataf => \ALT_INV_regs[19][9]~q\,
	combout => \Mux54~3_combout\);

-- Location: LABCELL_X29_Y5_N9
\Mux54~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~2_combout\ = ( \radd2[3]~input_o\ & ( \regs[18][9]~q\ & ( (!\radd2[2]~input_o\ & (\regs[26][9]~q\)) # (\radd2[2]~input_o\ & ((\regs[30][9]~q\))) ) ) ) # ( !\radd2[3]~input_o\ & ( \regs[18][9]~q\ & ( (!\radd2[2]~input_o\) # (\regs[22][9]~q\) ) ) ) # 
-- ( \radd2[3]~input_o\ & ( !\regs[18][9]~q\ & ( (!\radd2[2]~input_o\ & (\regs[26][9]~q\)) # (\radd2[2]~input_o\ & ((\regs[30][9]~q\))) ) ) ) # ( !\radd2[3]~input_o\ & ( !\regs[18][9]~q\ & ( (\radd2[2]~input_o\ & \regs[22][9]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[26][9]~q\,
	datab => \ALT_INV_regs[30][9]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[22][9]~q\,
	datae => \ALT_INV_radd2[3]~input_o\,
	dataf => \ALT_INV_regs[18][9]~q\,
	combout => \Mux54~2_combout\);

-- Location: MLABCELL_X34_Y3_N9
\Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~1_combout\ = ( \regs[29][9]~q\ & ( \regs[21][9]~q\ & ( ((!\radd2[3]~input_o\ & (\regs[17][9]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][9]~q\)))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[29][9]~q\ & ( \regs[21][9]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\regs[17][9]~q\)) # (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & ((\regs[25][9]~q\)))) ) ) ) # ( \regs[29][9]~q\ & ( !\regs[21][9]~q\ & ( (!\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & (\regs[17][9]~q\))) # (\radd2[3]~input_o\ & 
-- (((\regs[25][9]~q\)) # (\radd2[2]~input_o\))) ) ) ) # ( !\regs[29][9]~q\ & ( !\regs[21][9]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[17][9]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[17][9]~q\,
	datad => \ALT_INV_regs[25][9]~q\,
	datae => \ALT_INV_regs[29][9]~q\,
	dataf => \ALT_INV_regs[21][9]~q\,
	combout => \Mux54~1_combout\);

-- Location: LABCELL_X33_Y5_N27
\Mux54~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~4_combout\ = ( \Mux54~2_combout\ & ( \Mux54~1_combout\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # (\Mux54~0_combout\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\Mux54~3_combout\)))) ) ) ) # ( !\Mux54~2_combout\ & ( 
-- \Mux54~1_combout\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # (\Mux54~0_combout\))) # (\radd2[1]~input_o\ & (((\Mux54~3_combout\ & \radd2[0]~input_o\)))) ) ) ) # ( \Mux54~2_combout\ & ( !\Mux54~1_combout\ & ( (!\radd2[1]~input_o\ & 
-- (\Mux54~0_combout\ & ((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\Mux54~3_combout\)))) ) ) ) # ( !\Mux54~2_combout\ & ( !\Mux54~1_combout\ & ( (!\radd2[1]~input_o\ & (\Mux54~0_combout\ & ((!\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & (((\Mux54~3_combout\ & \radd2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_Mux54~0_combout\,
	datac => \ALT_INV_Mux54~3_combout\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_Mux54~2_combout\,
	dataf => \ALT_INV_Mux54~1_combout\,
	combout => \Mux54~4_combout\);

-- Location: LABCELL_X31_Y5_N24
\Mux54~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~9_combout\ = ( \Mux54~7_combout\ & ( \Mux54~4_combout\ & ( (!\out2[18]~2_combout\) # ((!\out2[18]~3_combout\ & (\Mux54~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux54~8_combout\)))) ) ) ) # ( !\Mux54~7_combout\ & ( \Mux54~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & ((!\out2[18]~2_combout\) # ((\Mux54~6_combout\)))) # (\out2[18]~3_combout\ & (\out2[18]~2_combout\ & ((\Mux54~8_combout\)))) ) ) ) # ( \Mux54~7_combout\ & ( !\Mux54~4_combout\ & ( (!\out2[18]~3_combout\ & (\out2[18]~2_combout\ & 
-- (\Mux54~6_combout\))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\) # ((\Mux54~8_combout\)))) ) ) ) # ( !\Mux54~7_combout\ & ( !\Mux54~4_combout\ & ( (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & (\Mux54~6_combout\)) # (\out2[18]~3_combout\ & 
-- ((\Mux54~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_Mux54~6_combout\,
	datad => \ALT_INV_Mux54~8_combout\,
	datae => \ALT_INV_Mux54~7_combout\,
	dataf => \ALT_INV_Mux54~4_combout\,
	combout => \Mux54~9_combout\);

-- Location: FF_X31_Y5_N25
\out2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux54~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(9));

-- Location: LABCELL_X27_Y6_N3
\Mux53~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~7_combout\ = ( \regs[11][10]~q\ & ( \regs[8][10]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[10][10]~q\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\regs[9][10]~q\))) ) ) ) # ( !\regs[11][10]~q\ & ( \regs[8][10]~q\ & ( 
-- (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[10][10]~q\)))) # (\radd2[0]~input_o\ & (\regs[9][10]~q\ & (!\radd2[1]~input_o\))) ) ) ) # ( \regs[11][10]~q\ & ( !\regs[8][10]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\ & 
-- \regs[10][10]~q\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\regs[9][10]~q\))) ) ) ) # ( !\regs[11][10]~q\ & ( !\regs[8][10]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\ & \regs[10][10]~q\)))) # (\radd2[0]~input_o\ & (\regs[9][10]~q\ & 
-- (!\radd2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[9][10]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[10][10]~q\,
	datae => \ALT_INV_regs[11][10]~q\,
	dataf => \ALT_INV_regs[8][10]~q\,
	combout => \Mux53~7_combout\);

-- Location: LABCELL_X27_Y1_N51
\Mux53~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~8_combout\ = ( \radd2[1]~input_o\ & ( \regs[13][10]~q\ & ( (!\radd2[0]~input_o\ & (\regs[14][10]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][10]~q\))) ) ) ) # ( !\radd2[1]~input_o\ & ( \regs[13][10]~q\ & ( (\radd2[0]~input_o\) # (\regs[12][10]~q\) ) ) 
-- ) # ( \radd2[1]~input_o\ & ( !\regs[13][10]~q\ & ( (!\radd2[0]~input_o\ & (\regs[14][10]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][10]~q\))) ) ) ) # ( !\radd2[1]~input_o\ & ( !\regs[13][10]~q\ & ( (\regs[12][10]~q\ & !\radd2[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[12][10]~q\,
	datab => \ALT_INV_regs[14][10]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[15][10]~q\,
	datae => \ALT_INV_radd2[1]~input_o\,
	dataf => \ALT_INV_regs[13][10]~q\,
	combout => \Mux53~8_combout\);

-- Location: MLABCELL_X25_Y5_N51
\Mux53~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~5_combout\ = ( \regs[7][10]~q\ & ( \regs[4][10]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[5][10]~q\))) # (\radd2[1]~input_o\ & (((\regs[6][10]~q\) # (\radd2[0]~input_o\)))) ) ) ) # ( !\regs[7][10]~q\ & ( \regs[4][10]~q\ & ( 
-- (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[5][10]~q\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\ & \regs[6][10]~q\)))) ) ) ) # ( \regs[7][10]~q\ & ( !\regs[4][10]~q\ & ( (!\radd2[1]~input_o\ & (\regs[5][10]~q\ & (\radd2[0]~input_o\))) 
-- # (\radd2[1]~input_o\ & (((\regs[6][10]~q\) # (\radd2[0]~input_o\)))) ) ) ) # ( !\regs[7][10]~q\ & ( !\regs[4][10]~q\ & ( (!\radd2[1]~input_o\ & (\regs[5][10]~q\ & (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\ & \regs[6][10]~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[5][10]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[6][10]~q\,
	datae => \ALT_INV_regs[7][10]~q\,
	dataf => \ALT_INV_regs[4][10]~q\,
	combout => \Mux53~5_combout\);

-- Location: MLABCELL_X25_Y5_N3
\Mux53~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~6_combout\ = ( \regs[2][10]~q\ & ( \Mux53~5_combout\ & ( (!\out2[18]~0_combout\) # ((!\out2[18]~1_combout\ & ((\regs[1][10]~q\))) # (\out2[18]~1_combout\ & (\regs[3][10]~q\))) ) ) ) # ( !\regs[2][10]~q\ & ( \Mux53~5_combout\ & ( 
-- (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\) # (\regs[1][10]~q\)))) # (\out2[18]~1_combout\ & (\regs[3][10]~q\ & ((\out2[18]~0_combout\)))) ) ) ) # ( \regs[2][10]~q\ & ( !\Mux53~5_combout\ & ( (!\out2[18]~1_combout\ & (((\regs[1][10]~q\ & 
-- \out2[18]~0_combout\)))) # (\out2[18]~1_combout\ & (((!\out2[18]~0_combout\)) # (\regs[3][10]~q\))) ) ) ) # ( !\regs[2][10]~q\ & ( !\Mux53~5_combout\ & ( (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & ((\regs[1][10]~q\))) # (\out2[18]~1_combout\ & 
-- (\regs[3][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][10]~q\,
	datab => \ALT_INV_out2[18]~1_combout\,
	datac => \ALT_INV_regs[1][10]~q\,
	datad => \ALT_INV_out2[18]~0_combout\,
	datae => \ALT_INV_regs[2][10]~q\,
	dataf => \ALT_INV_Mux53~5_combout\,
	combout => \Mux53~6_combout\);

-- Location: MLABCELL_X34_Y5_N33
\Mux53~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~3_combout\ = ( \regs[27][10]~q\ & ( \regs[19][10]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][10]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][10]~q\)))) ) ) ) # ( !\regs[27][10]~q\ & ( \regs[19][10]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\)) # (\regs[23][10]~q\))) # (\radd2[3]~input_o\ & (((\regs[31][10]~q\ & \radd2[2]~input_o\)))) ) ) ) # ( \regs[27][10]~q\ & ( !\regs[19][10]~q\ & ( (!\radd2[3]~input_o\ & (\regs[23][10]~q\ & ((\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[31][10]~q\)))) ) ) ) # ( !\regs[27][10]~q\ & ( !\regs[19][10]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][10]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[23][10]~q\,
	datab => \ALT_INV_regs[31][10]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[27][10]~q\,
	dataf => \ALT_INV_regs[19][10]~q\,
	combout => \Mux53~3_combout\);

-- Location: LABCELL_X27_Y3_N39
\Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~1_combout\ = ( \regs[21][10]~q\ & ( \regs[17][10]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[25][10]~q\))) # (\radd2[2]~input_o\ & (\regs[29][10]~q\))) ) ) ) # ( !\regs[21][10]~q\ & ( \regs[17][10]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[25][10]~q\))) # (\radd2[2]~input_o\ & (\regs[29][10]~q\)))) ) ) ) # ( \regs[21][10]~q\ & ( !\regs[17][10]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[25][10]~q\))) # (\radd2[2]~input_o\ & (\regs[29][10]~q\)))) ) ) ) # ( !\regs[21][10]~q\ & ( !\regs[17][10]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[25][10]~q\))) # 
-- (\radd2[2]~input_o\ & (\regs[29][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[29][10]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[25][10]~q\,
	datae => \ALT_INV_regs[21][10]~q\,
	dataf => \ALT_INV_regs[17][10]~q\,
	combout => \Mux53~1_combout\);

-- Location: MLABCELL_X28_Y1_N12
\Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~0_combout\ = ( \regs[28][10]~q\ & ( \regs[20][10]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[16][10]~q\))) # (\radd2[3]~input_o\ & (\regs[24][10]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[28][10]~q\ & ( \regs[20][10]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\) # (\regs[16][10]~q\)))) # (\radd2[3]~input_o\ & (\regs[24][10]~q\ & ((!\radd2[2]~input_o\)))) ) ) ) # ( \regs[28][10]~q\ & ( !\regs[20][10]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[16][10]~q\ & !\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[24][10]~q\))) ) ) ) # ( !\regs[28][10]~q\ & ( !\regs[20][10]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[16][10]~q\))) # (\radd2[3]~input_o\ & (\regs[24][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[24][10]~q\,
	datac => \ALT_INV_regs[16][10]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[28][10]~q\,
	dataf => \ALT_INV_regs[20][10]~q\,
	combout => \Mux53~0_combout\);

-- Location: LABCELL_X27_Y5_N18
\Mux53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~2_combout\ = ( \regs[22][10]~q\ & ( \regs[18][10]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[26][10]~q\))) # (\radd2[2]~input_o\ & (\regs[30][10]~q\))) ) ) ) # ( !\regs[22][10]~q\ & ( \regs[18][10]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][10]~q\))) # (\radd2[2]~input_o\ & (\regs[30][10]~q\)))) ) ) ) # ( \regs[22][10]~q\ & ( !\regs[18][10]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][10]~q\))) # (\radd2[2]~input_o\ & (\regs[30][10]~q\)))) ) ) ) # ( !\regs[22][10]~q\ & ( !\regs[18][10]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][10]~q\))) # 
-- (\radd2[2]~input_o\ & (\regs[30][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[30][10]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[26][10]~q\,
	datae => \ALT_INV_regs[22][10]~q\,
	dataf => \ALT_INV_regs[18][10]~q\,
	combout => \Mux53~2_combout\);

-- Location: LABCELL_X27_Y5_N6
\Mux53~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~4_combout\ = ( \Mux53~0_combout\ & ( \Mux53~2_combout\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\Mux53~1_combout\))) # (\radd2[1]~input_o\ & (\Mux53~3_combout\))) ) ) ) # ( !\Mux53~0_combout\ & ( \Mux53~2_combout\ & ( 
-- (!\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\Mux53~1_combout\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\Mux53~3_combout\)))) ) ) ) # ( \Mux53~0_combout\ & ( !\Mux53~2_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # 
-- ((\Mux53~1_combout\)))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\ & (\Mux53~3_combout\))) ) ) ) # ( !\Mux53~0_combout\ & ( !\Mux53~2_combout\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\Mux53~1_combout\))) # (\radd2[1]~input_o\ & 
-- (\Mux53~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux53~3_combout\,
	datad => \ALT_INV_Mux53~1_combout\,
	datae => \ALT_INV_Mux53~0_combout\,
	dataf => \ALT_INV_Mux53~2_combout\,
	combout => \Mux53~4_combout\);

-- Location: LABCELL_X27_Y5_N48
\Mux53~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~9_combout\ = ( \Mux53~6_combout\ & ( \Mux53~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux53~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux53~8_combout\)))) ) ) ) # ( !\Mux53~6_combout\ & ( \Mux53~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & (!\out2[18]~2_combout\)) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux53~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux53~8_combout\))))) ) ) ) # ( \Mux53~6_combout\ & ( !\Mux53~4_combout\ & ( (!\out2[18]~3_combout\ & 
-- (\out2[18]~2_combout\)) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux53~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux53~8_combout\))))) ) ) ) # ( !\Mux53~6_combout\ & ( !\Mux53~4_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & 
-- (\Mux53~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux53~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_Mux53~7_combout\,
	datad => \ALT_INV_Mux53~8_combout\,
	datae => \ALT_INV_Mux53~6_combout\,
	dataf => \ALT_INV_Mux53~4_combout\,
	combout => \Mux53~9_combout\);

-- Location: FF_X27_Y5_N49
\out2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux53~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(10));

-- Location: LABCELL_X18_Y2_N15
\Mux52~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~5_combout\ = ( \regs[7][11]~q\ & ( \regs[5][11]~q\ & ( ((!\radd2[1]~input_o\ & (\regs[4][11]~q\)) # (\radd2[1]~input_o\ & ((\regs[6][11]~q\)))) # (\radd2[0]~input_o\) ) ) ) # ( !\regs[7][11]~q\ & ( \regs[5][11]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\)) # (\regs[4][11]~q\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\ & \regs[6][11]~q\)))) ) ) ) # ( \regs[7][11]~q\ & ( !\regs[5][11]~q\ & ( (!\radd2[1]~input_o\ & (\regs[4][11]~q\ & (!\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & 
-- (((\regs[6][11]~q\) # (\radd2[0]~input_o\)))) ) ) ) # ( !\regs[7][11]~q\ & ( !\regs[5][11]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[4][11]~q\)) # (\radd2[1]~input_o\ & ((\regs[6][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[4][11]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[6][11]~q\,
	datae => \ALT_INV_regs[7][11]~q\,
	dataf => \ALT_INV_regs[5][11]~q\,
	combout => \Mux52~5_combout\);

-- Location: LABCELL_X18_Y2_N30
\Mux52~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~6_combout\ = ( \regs[3][11]~q\ & ( \Mux52~5_combout\ & ( (!\out2[18]~1_combout\ & ((!\out2[18]~0_combout\) # ((\regs[1][11]~q\)))) # (\out2[18]~1_combout\ & (((\regs[2][11]~q\)) # (\out2[18]~0_combout\))) ) ) ) # ( !\regs[3][11]~q\ & ( 
-- \Mux52~5_combout\ & ( (!\out2[18]~1_combout\ & ((!\out2[18]~0_combout\) # ((\regs[1][11]~q\)))) # (\out2[18]~1_combout\ & (!\out2[18]~0_combout\ & ((\regs[2][11]~q\)))) ) ) ) # ( \regs[3][11]~q\ & ( !\Mux52~5_combout\ & ( (!\out2[18]~1_combout\ & 
-- (\out2[18]~0_combout\ & (\regs[1][11]~q\))) # (\out2[18]~1_combout\ & (((\regs[2][11]~q\)) # (\out2[18]~0_combout\))) ) ) ) # ( !\regs[3][11]~q\ & ( !\Mux52~5_combout\ & ( (!\out2[18]~1_combout\ & (\out2[18]~0_combout\ & (\regs[1][11]~q\))) # 
-- (\out2[18]~1_combout\ & (!\out2[18]~0_combout\ & ((\regs[2][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~1_combout\,
	datab => \ALT_INV_out2[18]~0_combout\,
	datac => \ALT_INV_regs[1][11]~q\,
	datad => \ALT_INV_regs[2][11]~q\,
	datae => \ALT_INV_regs[3][11]~q\,
	dataf => \ALT_INV_Mux52~5_combout\,
	combout => \Mux52~6_combout\);

-- Location: LABCELL_X18_Y6_N33
\Mux52~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~7_combout\ = ( \regs[8][11]~q\ & ( \regs[9][11]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & ((\regs[10][11]~q\))) # (\radd2[0]~input_o\ & (\regs[11][11]~q\))) ) ) ) # ( !\regs[8][11]~q\ & ( \regs[9][11]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[10][11]~q\))) # (\radd2[0]~input_o\ & (\regs[11][11]~q\)))) ) ) ) # ( \regs[8][11]~q\ & ( !\regs[9][11]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[10][11]~q\))) # (\radd2[0]~input_o\ & (\regs[11][11]~q\)))) ) ) ) # ( !\regs[8][11]~q\ & ( !\regs[9][11]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[10][11]~q\))) # (\radd2[0]~input_o\ 
-- & (\regs[11][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[11][11]~q\,
	datac => \ALT_INV_regs[10][11]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[8][11]~q\,
	dataf => \ALT_INV_regs[9][11]~q\,
	combout => \Mux52~7_combout\);

-- Location: MLABCELL_X25_Y1_N9
\Mux52~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~8_combout\ = ( \regs[14][11]~q\ & ( \regs[12][11]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\regs[13][11]~q\))) # (\radd2[1]~input_o\ & (\regs[15][11]~q\))) ) ) ) # ( !\regs[14][11]~q\ & ( \regs[12][11]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\) # (\regs[13][11]~q\)))) # (\radd2[1]~input_o\ & (\regs[15][11]~q\ & (\radd2[0]~input_o\))) ) ) ) # ( \regs[14][11]~q\ & ( !\regs[12][11]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\ & \regs[13][11]~q\)))) # 
-- (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[15][11]~q\))) ) ) ) # ( !\regs[14][11]~q\ & ( !\regs[12][11]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[13][11]~q\))) # (\radd2[1]~input_o\ & (\regs[15][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[15][11]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[13][11]~q\,
	datae => \ALT_INV_regs[14][11]~q\,
	dataf => \ALT_INV_regs[12][11]~q\,
	combout => \Mux52~8_combout\);

-- Location: MLABCELL_X21_Y3_N9
\Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~1_combout\ = ( \regs[21][11]~q\ & ( \regs[25][11]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[17][11]~q\)) # (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[29][11]~q\)))) ) ) ) # ( !\regs[21][11]~q\ & ( \regs[25][11]~q\ 
-- & ( (!\radd2[2]~input_o\ & (((\regs[17][11]~q\)) # (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & (\radd2[3]~input_o\ & (\regs[29][11]~q\))) ) ) ) # ( \regs[21][11]~q\ & ( !\regs[25][11]~q\ & ( (!\radd2[2]~input_o\ & (!\radd2[3]~input_o\ & 
-- ((\regs[17][11]~q\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[29][11]~q\)))) ) ) ) # ( !\regs[21][11]~q\ & ( !\regs[25][11]~q\ & ( (!\radd2[2]~input_o\ & (!\radd2[3]~input_o\ & ((\regs[17][11]~q\)))) # (\radd2[2]~input_o\ & 
-- (\radd2[3]~input_o\ & (\regs[29][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[29][11]~q\,
	datad => \ALT_INV_regs[17][11]~q\,
	datae => \ALT_INV_regs[21][11]~q\,
	dataf => \ALT_INV_regs[25][11]~q\,
	combout => \Mux52~1_combout\);

-- Location: LABCELL_X24_Y4_N33
\Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~0_combout\ = ( \regs[28][11]~q\ & ( \regs[24][11]~q\ & ( ((!\radd2[2]~input_o\ & ((\regs[16][11]~q\))) # (\radd2[2]~input_o\ & (\regs[20][11]~q\))) # (\radd2[3]~input_o\) ) ) ) # ( !\regs[28][11]~q\ & ( \regs[24][11]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\) # (\regs[16][11]~q\)))) # (\radd2[2]~input_o\ & (\regs[20][11]~q\ & ((!\radd2[3]~input_o\)))) ) ) ) # ( \regs[28][11]~q\ & ( !\regs[24][11]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[16][11]~q\ & !\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[20][11]~q\))) ) ) ) # ( !\regs[28][11]~q\ & ( !\regs[24][11]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[16][11]~q\))) # (\radd2[2]~input_o\ & (\regs[20][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[20][11]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[16][11]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[28][11]~q\,
	dataf => \ALT_INV_regs[24][11]~q\,
	combout => \Mux52~0_combout\);

-- Location: LABCELL_X22_Y2_N39
\Mux52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~3_combout\ = ( \regs[31][11]~q\ & ( \regs[19][11]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[23][11]~q\)))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[27][11]~q\))) ) ) ) # ( !\regs[31][11]~q\ & ( \regs[19][11]~q\ 
-- & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[23][11]~q\)))) # (\radd2[3]~input_o\ & (\regs[27][11]~q\ & ((!\radd2[2]~input_o\)))) ) ) ) # ( \regs[31][11]~q\ & ( !\regs[19][11]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[23][11]~q\ & 
-- \radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[27][11]~q\))) ) ) ) # ( !\regs[31][11]~q\ & ( !\regs[19][11]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[23][11]~q\ & \radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & 
-- (\regs[27][11]~q\ & ((!\radd2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[27][11]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[23][11]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[31][11]~q\,
	dataf => \ALT_INV_regs[19][11]~q\,
	combout => \Mux52~3_combout\);

-- Location: MLABCELL_X25_Y2_N18
\Mux52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~2_combout\ = ( \regs[22][11]~q\ & ( \regs[18][11]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[26][11]~q\))) # (\radd2[2]~input_o\ & (\regs[30][11]~q\))) ) ) ) # ( !\regs[22][11]~q\ & ( \regs[18][11]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\) # (\regs[26][11]~q\)))) # (\radd2[2]~input_o\ & (\regs[30][11]~q\ & (\radd2[3]~input_o\))) ) ) ) # ( \regs[22][11]~q\ & ( !\regs[18][11]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\ & \regs[26][11]~q\)))) # 
-- (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[30][11]~q\))) ) ) ) # ( !\regs[22][11]~q\ & ( !\regs[18][11]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][11]~q\))) # (\radd2[2]~input_o\ & (\regs[30][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][11]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[26][11]~q\,
	datae => \ALT_INV_regs[22][11]~q\,
	dataf => \ALT_INV_regs[18][11]~q\,
	combout => \Mux52~2_combout\);

-- Location: LABCELL_X24_Y3_N24
\Mux52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~4_combout\ = ( \Mux52~3_combout\ & ( \Mux52~2_combout\ & ( ((!\radd2[0]~input_o\ & ((\Mux52~0_combout\))) # (\radd2[0]~input_o\ & (\Mux52~1_combout\))) # (\radd2[1]~input_o\) ) ) ) # ( !\Mux52~3_combout\ & ( \Mux52~2_combout\ & ( 
-- (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\Mux52~0_combout\))) # (\radd2[0]~input_o\ & (\Mux52~1_combout\)))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) ) ) ) # ( \Mux52~3_combout\ & ( !\Mux52~2_combout\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & ((\Mux52~0_combout\))) # (\radd2[0]~input_o\ & (\Mux52~1_combout\)))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\)))) ) ) ) # ( !\Mux52~3_combout\ & ( !\Mux52~2_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & 
-- ((\Mux52~0_combout\))) # (\radd2[0]~input_o\ & (\Mux52~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux52~1_combout\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_Mux52~0_combout\,
	datae => \ALT_INV_Mux52~3_combout\,
	dataf => \ALT_INV_Mux52~2_combout\,
	combout => \Mux52~4_combout\);

-- Location: LABCELL_X24_Y3_N54
\Mux52~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~9_combout\ = ( \Mux52~8_combout\ & ( \Mux52~4_combout\ & ( (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)) # (\Mux52~6_combout\))) # (\out2[18]~3_combout\ & (((\Mux52~7_combout\) # (\out2[18]~2_combout\)))) ) ) ) # ( !\Mux52~8_combout\ & ( 
-- \Mux52~4_combout\ & ( (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)) # (\Mux52~6_combout\))) # (\out2[18]~3_combout\ & (((!\out2[18]~2_combout\ & \Mux52~7_combout\)))) ) ) ) # ( \Mux52~8_combout\ & ( !\Mux52~4_combout\ & ( (!\out2[18]~3_combout\ & 
-- (\Mux52~6_combout\ & (\out2[18]~2_combout\))) # (\out2[18]~3_combout\ & (((\Mux52~7_combout\) # (\out2[18]~2_combout\)))) ) ) ) # ( !\Mux52~8_combout\ & ( !\Mux52~4_combout\ & ( (!\out2[18]~3_combout\ & (\Mux52~6_combout\ & (\out2[18]~2_combout\))) # 
-- (\out2[18]~3_combout\ & (((!\out2[18]~2_combout\ & \Mux52~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_Mux52~6_combout\,
	datac => \ALT_INV_out2[18]~2_combout\,
	datad => \ALT_INV_Mux52~7_combout\,
	datae => \ALT_INV_Mux52~8_combout\,
	dataf => \ALT_INV_Mux52~4_combout\,
	combout => \Mux52~9_combout\);

-- Location: FF_X24_Y3_N55
\out2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux52~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(11));

-- Location: LABCELL_X36_Y6_N24
\Mux51~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~8_combout\ = ( \regs[14][12]~q\ & ( \regs[13][12]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # (\regs[12][12]~q\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[15][12]~q\))) ) ) ) # ( !\regs[14][12]~q\ & ( \regs[13][12]~q\ 
-- & ( (!\radd2[0]~input_o\ & (((\regs[12][12]~q\ & !\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[15][12]~q\))) ) ) ) # ( \regs[14][12]~q\ & ( !\regs[13][12]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # 
-- (\regs[12][12]~q\)))) # (\radd2[0]~input_o\ & (\regs[15][12]~q\ & ((\radd2[1]~input_o\)))) ) ) ) # ( !\regs[14][12]~q\ & ( !\regs[13][12]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[12][12]~q\ & !\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (\regs[15][12]~q\ 
-- & ((\radd2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][12]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[12][12]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[14][12]~q\,
	dataf => \ALT_INV_regs[13][12]~q\,
	combout => \Mux51~8_combout\);

-- Location: LABCELL_X33_Y4_N33
\Mux51~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~7_combout\ = ( \regs[8][12]~q\ & ( \regs[10][12]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\regs[9][12]~q\))) # (\radd2[1]~input_o\ & (\regs[11][12]~q\))) ) ) ) # ( !\regs[8][12]~q\ & ( \regs[10][12]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[9][12]~q\))) # (\radd2[1]~input_o\ & (\regs[11][12]~q\)))) ) ) ) # ( \regs[8][12]~q\ & ( !\regs[10][12]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)))) # 
-- (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[9][12]~q\))) # (\radd2[1]~input_o\ & (\regs[11][12]~q\)))) ) ) ) # ( !\regs[8][12]~q\ & ( !\regs[10][12]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[9][12]~q\))) # (\radd2[1]~input_o\ 
-- & (\regs[11][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[11][12]~q\,
	datac => \ALT_INV_regs[9][12]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[8][12]~q\,
	dataf => \ALT_INV_regs[10][12]~q\,
	combout => \Mux51~7_combout\);

-- Location: LABCELL_X29_Y8_N9
\Mux51~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~5_combout\ = ( \regs[7][12]~q\ & ( \regs[6][12]~q\ & ( ((!\radd2[0]~input_o\ & (\regs[4][12]~q\)) # (\radd2[0]~input_o\ & ((\regs[5][12]~q\)))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[7][12]~q\ & ( \regs[6][12]~q\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & (\regs[4][12]~q\)) # (\radd2[0]~input_o\ & ((\regs[5][12]~q\))))) # (\radd2[1]~input_o\ & (!\radd2[0]~input_o\)) ) ) ) # ( \regs[7][12]~q\ & ( !\regs[6][12]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[4][12]~q\)) # 
-- (\radd2[0]~input_o\ & ((\regs[5][12]~q\))))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\)) ) ) ) # ( !\regs[7][12]~q\ & ( !\regs[6][12]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[4][12]~q\)) # (\radd2[0]~input_o\ & ((\regs[5][12]~q\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[4][12]~q\,
	datad => \ALT_INV_regs[5][12]~q\,
	datae => \ALT_INV_regs[7][12]~q\,
	dataf => \ALT_INV_regs[6][12]~q\,
	combout => \Mux51~5_combout\);

-- Location: LABCELL_X29_Y8_N33
\Mux51~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~6_combout\ = ( \regs[3][12]~q\ & ( \Mux51~5_combout\ & ( (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\) # (\regs[1][12]~q\)))) # (\out2[18]~1_combout\ & (((\out2[18]~0_combout\)) # (\regs[2][12]~q\))) ) ) ) # ( !\regs[3][12]~q\ & ( 
-- \Mux51~5_combout\ & ( (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\) # (\regs[1][12]~q\)))) # (\out2[18]~1_combout\ & (\regs[2][12]~q\ & ((!\out2[18]~0_combout\)))) ) ) ) # ( \regs[3][12]~q\ & ( !\Mux51~5_combout\ & ( (!\out2[18]~1_combout\ & 
-- (((\regs[1][12]~q\ & \out2[18]~0_combout\)))) # (\out2[18]~1_combout\ & (((\out2[18]~0_combout\)) # (\regs[2][12]~q\))) ) ) ) # ( !\regs[3][12]~q\ & ( !\Mux51~5_combout\ & ( (!\out2[18]~1_combout\ & (((\regs[1][12]~q\ & \out2[18]~0_combout\)))) # 
-- (\out2[18]~1_combout\ & (\regs[2][12]~q\ & ((!\out2[18]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][12]~q\,
	datab => \ALT_INV_out2[18]~1_combout\,
	datac => \ALT_INV_regs[1][12]~q\,
	datad => \ALT_INV_out2[18]~0_combout\,
	datae => \ALT_INV_regs[3][12]~q\,
	dataf => \ALT_INV_Mux51~5_combout\,
	combout => \Mux51~6_combout\);

-- Location: LABCELL_X30_Y6_N33
\Mux51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~2_combout\ = ( \regs[18][12]~q\ & ( \regs[26][12]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[22][12]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][12]~q\)))) ) ) ) # ( !\regs[18][12]~q\ & ( \regs[26][12]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\regs[22][12]~q\ & (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[30][12]~q\)))) ) ) ) # ( \regs[18][12]~q\ & ( !\regs[26][12]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[22][12]~q\))) # 
-- (\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[30][12]~q\)))) ) ) ) # ( !\regs[18][12]~q\ & ( !\regs[26][12]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][12]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[22][12]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[30][12]~q\,
	datae => \ALT_INV_regs[18][12]~q\,
	dataf => \ALT_INV_regs[26][12]~q\,
	combout => \Mux51~2_combout\);

-- Location: LABCELL_X31_Y4_N27
\Mux51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~3_combout\ = ( \regs[31][12]~q\ & ( \regs[19][12]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[27][12]~q\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[23][12]~q\))) ) ) ) # ( !\regs[31][12]~q\ & ( \regs[19][12]~q\ 
-- & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[27][12]~q\)))) # (\radd2[2]~input_o\ & (\regs[23][12]~q\ & (!\radd2[3]~input_o\))) ) ) ) # ( \regs[31][12]~q\ & ( !\regs[19][12]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\ & 
-- \regs[27][12]~q\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[23][12]~q\))) ) ) ) # ( !\regs[31][12]~q\ & ( !\regs[19][12]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\ & \regs[27][12]~q\)))) # (\radd2[2]~input_o\ & (\regs[23][12]~q\ 
-- & (!\radd2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[23][12]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[27][12]~q\,
	datae => \ALT_INV_regs[31][12]~q\,
	dataf => \ALT_INV_regs[19][12]~q\,
	combout => \Mux51~3_combout\);

-- Location: LABCELL_X33_Y6_N15
\Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~0_combout\ = ( \regs[16][12]~q\ & ( \regs[24][12]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[20][12]~q\))) # (\radd2[3]~input_o\ & (\regs[28][12]~q\))) ) ) ) # ( !\regs[16][12]~q\ & ( \regs[24][12]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[20][12]~q\))) # (\radd2[3]~input_o\ & (\regs[28][12]~q\)))) ) ) ) # ( \regs[16][12]~q\ & ( !\regs[24][12]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[20][12]~q\))) # (\radd2[3]~input_o\ & (\regs[28][12]~q\)))) ) ) ) # ( !\regs[16][12]~q\ & ( !\regs[24][12]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[20][12]~q\))) # 
-- (\radd2[3]~input_o\ & (\regs[28][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[28][12]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[20][12]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[16][12]~q\,
	dataf => \ALT_INV_regs[24][12]~q\,
	combout => \Mux51~0_combout\);

-- Location: LABCELL_X31_Y3_N21
\Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~1_combout\ = ( \regs[21][12]~q\ & ( \regs[29][12]~q\ & ( ((!\radd2[3]~input_o\ & (\regs[17][12]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][12]~q\)))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[21][12]~q\ & ( \regs[29][12]~q\ & ( (!\radd2[2]~input_o\ & 
-- ((!\radd2[3]~input_o\ & (\regs[17][12]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][12]~q\))))) # (\radd2[2]~input_o\ & (\radd2[3]~input_o\)) ) ) ) # ( \regs[21][12]~q\ & ( !\regs[29][12]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & 
-- (\regs[17][12]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][12]~q\))))) # (\radd2[2]~input_o\ & (!\radd2[3]~input_o\)) ) ) ) # ( !\regs[21][12]~q\ & ( !\regs[29][12]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[17][12]~q\)) # 
-- (\radd2[3]~input_o\ & ((\regs[25][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[17][12]~q\,
	datad => \ALT_INV_regs[25][12]~q\,
	datae => \ALT_INV_regs[21][12]~q\,
	dataf => \ALT_INV_regs[29][12]~q\,
	combout => \Mux51~1_combout\);

-- Location: LABCELL_X31_Y6_N12
\Mux51~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~4_combout\ = ( \Mux51~0_combout\ & ( \Mux51~1_combout\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\Mux51~2_combout\)) # (\radd2[0]~input_o\ & ((\Mux51~3_combout\)))) ) ) ) # ( !\Mux51~0_combout\ & ( \Mux51~1_combout\ & ( 
-- (!\radd2[0]~input_o\ & (\Mux51~2_combout\ & ((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\Mux51~3_combout\)))) ) ) ) # ( \Mux51~0_combout\ & ( !\Mux51~1_combout\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # 
-- (\Mux51~2_combout\))) # (\radd2[0]~input_o\ & (((\Mux51~3_combout\ & \radd2[1]~input_o\)))) ) ) ) # ( !\Mux51~0_combout\ & ( !\Mux51~1_combout\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\Mux51~2_combout\)) # (\radd2[0]~input_o\ & 
-- ((\Mux51~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_Mux51~2_combout\,
	datac => \ALT_INV_Mux51~3_combout\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_Mux51~0_combout\,
	dataf => \ALT_INV_Mux51~1_combout\,
	combout => \Mux51~4_combout\);

-- Location: LABCELL_X31_Y6_N0
\Mux51~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~9_combout\ = ( \Mux51~6_combout\ & ( \Mux51~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & ((\Mux51~7_combout\))) # (\out2[18]~2_combout\ & (\Mux51~8_combout\))) ) ) ) # ( !\Mux51~6_combout\ & ( \Mux51~4_combout\ & ( 
-- (!\out2[18]~2_combout\ & (((!\out2[18]~3_combout\) # (\Mux51~7_combout\)))) # (\out2[18]~2_combout\ & (\Mux51~8_combout\ & (\out2[18]~3_combout\))) ) ) ) # ( \Mux51~6_combout\ & ( !\Mux51~4_combout\ & ( (!\out2[18]~2_combout\ & (((\out2[18]~3_combout\ & 
-- \Mux51~7_combout\)))) # (\out2[18]~2_combout\ & (((!\out2[18]~3_combout\)) # (\Mux51~8_combout\))) ) ) ) # ( !\Mux51~6_combout\ & ( !\Mux51~4_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux51~7_combout\))) # (\out2[18]~2_combout\ & 
-- (\Mux51~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~2_combout\,
	datab => \ALT_INV_Mux51~8_combout\,
	datac => \ALT_INV_out2[18]~3_combout\,
	datad => \ALT_INV_Mux51~7_combout\,
	datae => \ALT_INV_Mux51~6_combout\,
	dataf => \ALT_INV_Mux51~4_combout\,
	combout => \Mux51~9_combout\);

-- Location: FF_X31_Y6_N1
\out2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux51~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(12));

-- Location: LABCELL_X27_Y6_N21
\Mux50~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~7_combout\ = ( \regs[9][13]~q\ & ( \regs[11][13]~q\ & ( ((!\radd2[1]~input_o\ & ((\regs[8][13]~q\))) # (\radd2[1]~input_o\ & (\regs[10][13]~q\))) # (\radd2[0]~input_o\) ) ) ) # ( !\regs[9][13]~q\ & ( \regs[11][13]~q\ & ( (!\radd2[0]~input_o\ & 
-- ((!\radd2[1]~input_o\ & ((\regs[8][13]~q\))) # (\radd2[1]~input_o\ & (\regs[10][13]~q\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) ) ) ) # ( \regs[9][13]~q\ & ( !\regs[11][13]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & 
-- ((\regs[8][13]~q\))) # (\radd2[1]~input_o\ & (\regs[10][13]~q\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)))) ) ) ) # ( !\regs[9][13]~q\ & ( !\regs[11][13]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[8][13]~q\))) # 
-- (\radd2[1]~input_o\ & (\regs[10][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][13]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[8][13]~q\,
	datae => \ALT_INV_regs[9][13]~q\,
	dataf => \ALT_INV_regs[11][13]~q\,
	combout => \Mux50~7_combout\);

-- Location: LABCELL_X19_Y5_N45
\Mux50~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~5_combout\ = ( \regs[5][13]~q\ & ( \regs[4][13]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & ((\regs[6][13]~q\))) # (\radd2[0]~input_o\ & (\regs[7][13]~q\))) ) ) ) # ( !\regs[5][13]~q\ & ( \regs[4][13]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\) # (\regs[6][13]~q\)))) # (\radd2[0]~input_o\ & (\regs[7][13]~q\ & (\radd2[1]~input_o\))) ) ) ) # ( \regs[5][13]~q\ & ( !\regs[4][13]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\ & \regs[6][13]~q\)))) # (\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\)) # (\regs[7][13]~q\))) ) ) ) # ( !\regs[5][13]~q\ & ( !\regs[4][13]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[6][13]~q\))) # (\radd2[0]~input_o\ & (\regs[7][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[7][13]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[6][13]~q\,
	datae => \ALT_INV_regs[5][13]~q\,
	dataf => \ALT_INV_regs[4][13]~q\,
	combout => \Mux50~5_combout\);

-- Location: MLABCELL_X21_Y6_N51
\Mux50~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~6_combout\ = ( \out2[18]~1_combout\ & ( \Mux50~5_combout\ & ( (!\out2[18]~0_combout\ & ((\regs[2][13]~q\))) # (\out2[18]~0_combout\ & (\regs[3][13]~q\)) ) ) ) # ( !\out2[18]~1_combout\ & ( \Mux50~5_combout\ & ( (!\out2[18]~0_combout\) # 
-- (\regs[1][13]~q\) ) ) ) # ( \out2[18]~1_combout\ & ( !\Mux50~5_combout\ & ( (!\out2[18]~0_combout\ & ((\regs[2][13]~q\))) # (\out2[18]~0_combout\ & (\regs[3][13]~q\)) ) ) ) # ( !\out2[18]~1_combout\ & ( !\Mux50~5_combout\ & ( (\regs[1][13]~q\ & 
-- \out2[18]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[3][13]~q\,
	datab => \ALT_INV_regs[2][13]~q\,
	datac => \ALT_INV_regs[1][13]~q\,
	datad => \ALT_INV_out2[18]~0_combout\,
	datae => \ALT_INV_out2[18]~1_combout\,
	dataf => \ALT_INV_Mux50~5_combout\,
	combout => \Mux50~6_combout\);

-- Location: LABCELL_X24_Y1_N12
\Mux50~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~8_combout\ = ( \regs[12][13]~q\ & ( \regs[13][13]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & ((\regs[14][13]~q\))) # (\radd2[0]~input_o\ & (\regs[15][13]~q\))) ) ) ) # ( !\regs[12][13]~q\ & ( \regs[13][13]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[14][13]~q\))) # (\radd2[0]~input_o\ & (\regs[15][13]~q\)))) ) ) ) # ( \regs[12][13]~q\ & ( !\regs[13][13]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[14][13]~q\))) # (\radd2[0]~input_o\ & (\regs[15][13]~q\)))) ) ) ) # ( !\regs[12][13]~q\ & ( !\regs[13][13]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[14][13]~q\))) # 
-- (\radd2[0]~input_o\ & (\regs[15][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[15][13]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[14][13]~q\,
	datae => \ALT_INV_regs[12][13]~q\,
	dataf => \ALT_INV_regs[13][13]~q\,
	combout => \Mux50~8_combout\);

-- Location: LABCELL_X24_Y4_N15
\Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~0_combout\ = ( \regs[28][13]~q\ & ( \regs[16][13]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[24][13]~q\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[20][13]~q\))) ) ) ) # ( !\regs[28][13]~q\ & ( \regs[16][13]~q\ 
-- & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[24][13]~q\)))) # (\radd2[2]~input_o\ & (\regs[20][13]~q\ & (!\radd2[3]~input_o\))) ) ) ) # ( \regs[28][13]~q\ & ( !\regs[16][13]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\ & 
-- \regs[24][13]~q\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[20][13]~q\))) ) ) ) # ( !\regs[28][13]~q\ & ( !\regs[16][13]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\ & \regs[24][13]~q\)))) # (\radd2[2]~input_o\ & (\regs[20][13]~q\ 
-- & (!\radd2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[20][13]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[24][13]~q\,
	datae => \ALT_INV_regs[28][13]~q\,
	dataf => \ALT_INV_regs[16][13]~q\,
	combout => \Mux50~0_combout\);

-- Location: LABCELL_X22_Y2_N9
\Mux50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~3_combout\ = ( \radd2[3]~input_o\ & ( \regs[19][13]~q\ & ( (!\radd2[2]~input_o\ & ((\regs[27][13]~q\))) # (\radd2[2]~input_o\ & (\regs[31][13]~q\)) ) ) ) # ( !\radd2[3]~input_o\ & ( \regs[19][13]~q\ & ( (!\radd2[2]~input_o\) # (\regs[23][13]~q\) ) 
-- ) ) # ( \radd2[3]~input_o\ & ( !\regs[19][13]~q\ & ( (!\radd2[2]~input_o\ & ((\regs[27][13]~q\))) # (\radd2[2]~input_o\ & (\regs[31][13]~q\)) ) ) ) # ( !\radd2[3]~input_o\ & ( !\regs[19][13]~q\ & ( (\regs[23][13]~q\ & \radd2[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[23][13]~q\,
	datab => \ALT_INV_regs[31][13]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[27][13]~q\,
	datae => \ALT_INV_radd2[3]~input_o\,
	dataf => \ALT_INV_regs[19][13]~q\,
	combout => \Mux50~3_combout\);

-- Location: LABCELL_X29_Y6_N27
\Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~2_combout\ = ( \regs[22][13]~q\ & ( \regs[26][13]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[18][13]~q\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[30][13]~q\)))) ) ) ) # ( !\regs[22][13]~q\ & ( \regs[26][13]~q\ 
-- & ( (!\radd2[3]~input_o\ & (\regs[18][13]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[30][13]~q\)))) ) ) ) # ( \regs[22][13]~q\ & ( !\regs[26][13]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # 
-- (\regs[18][13]~q\))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[30][13]~q\)))) ) ) ) # ( !\regs[22][13]~q\ & ( !\regs[26][13]~q\ & ( (!\radd2[3]~input_o\ & (\regs[18][13]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\ & \regs[30][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[18][13]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[30][13]~q\,
	datae => \ALT_INV_regs[22][13]~q\,
	dataf => \ALT_INV_regs[26][13]~q\,
	combout => \Mux50~2_combout\);

-- Location: LABCELL_X22_Y4_N21
\Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~1_combout\ = ( \regs[29][13]~q\ & ( \regs[21][13]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[17][13]~q\))) # (\radd2[3]~input_o\ & (\regs[25][13]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[29][13]~q\ & ( \regs[21][13]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\) # (\regs[17][13]~q\)))) # (\radd2[3]~input_o\ & (\regs[25][13]~q\ & ((!\radd2[2]~input_o\)))) ) ) ) # ( \regs[29][13]~q\ & ( !\regs[21][13]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[17][13]~q\ & !\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[25][13]~q\))) ) ) ) # ( !\regs[29][13]~q\ & ( !\regs[21][13]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[17][13]~q\))) # (\radd2[3]~input_o\ & (\regs[25][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[25][13]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[17][13]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[29][13]~q\,
	dataf => \ALT_INV_regs[21][13]~q\,
	combout => \Mux50~1_combout\);

-- Location: MLABCELL_X21_Y6_N15
\Mux50~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~4_combout\ = ( \Mux50~2_combout\ & ( \Mux50~1_combout\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\Mux50~0_combout\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\Mux50~3_combout\)))) ) ) ) # ( !\Mux50~2_combout\ & ( 
-- \Mux50~1_combout\ & ( (!\radd2[0]~input_o\ & (\Mux50~0_combout\ & (!\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\Mux50~3_combout\)))) ) ) ) # ( \Mux50~2_combout\ & ( !\Mux50~1_combout\ & ( (!\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\)) # (\Mux50~0_combout\))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\ & \Mux50~3_combout\)))) ) ) ) # ( !\Mux50~2_combout\ & ( !\Mux50~1_combout\ & ( (!\radd2[0]~input_o\ & (\Mux50~0_combout\ & (!\radd2[1]~input_o\))) # 
-- (\radd2[0]~input_o\ & (((\radd2[1]~input_o\ & \Mux50~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux50~0_combout\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_Mux50~3_combout\,
	datae => \ALT_INV_Mux50~2_combout\,
	dataf => \ALT_INV_Mux50~1_combout\,
	combout => \Mux50~4_combout\);

-- Location: MLABCELL_X21_Y6_N24
\Mux50~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~9_combout\ = ( \Mux50~8_combout\ & ( \Mux50~4_combout\ & ( (!\out2[18]~2_combout\ & (((!\out2[18]~3_combout\)) # (\Mux50~7_combout\))) # (\out2[18]~2_combout\ & (((\out2[18]~3_combout\) # (\Mux50~6_combout\)))) ) ) ) # ( !\Mux50~8_combout\ & ( 
-- \Mux50~4_combout\ & ( (!\out2[18]~2_combout\ & (((!\out2[18]~3_combout\)) # (\Mux50~7_combout\))) # (\out2[18]~2_combout\ & (((\Mux50~6_combout\ & !\out2[18]~3_combout\)))) ) ) ) # ( \Mux50~8_combout\ & ( !\Mux50~4_combout\ & ( (!\out2[18]~2_combout\ & 
-- (\Mux50~7_combout\ & ((\out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & (((\out2[18]~3_combout\) # (\Mux50~6_combout\)))) ) ) ) # ( !\Mux50~8_combout\ & ( !\Mux50~4_combout\ & ( (!\out2[18]~2_combout\ & (\Mux50~7_combout\ & ((\out2[18]~3_combout\)))) # 
-- (\out2[18]~2_combout\ & (((\Mux50~6_combout\ & !\out2[18]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux50~7_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_Mux50~6_combout\,
	datad => \ALT_INV_out2[18]~3_combout\,
	datae => \ALT_INV_Mux50~8_combout\,
	dataf => \ALT_INV_Mux50~4_combout\,
	combout => \Mux50~9_combout\);

-- Location: FF_X21_Y6_N25
\out2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux50~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(13));

-- Location: LABCELL_X18_Y3_N48
\Mux49~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~5_combout\ = ( \regs[4][14]~q\ & ( \regs[7][14]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[6][14]~q\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\regs[5][14]~q\))) ) ) ) # ( !\regs[4][14]~q\ & ( \regs[7][14]~q\ & ( 
-- (!\radd2[0]~input_o\ & (((\regs[6][14]~q\ & \radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\regs[5][14]~q\))) ) ) ) # ( \regs[4][14]~q\ & ( !\regs[7][14]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # 
-- (\regs[6][14]~q\)))) # (\radd2[0]~input_o\ & (\regs[5][14]~q\ & ((!\radd2[1]~input_o\)))) ) ) ) # ( !\regs[4][14]~q\ & ( !\regs[7][14]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[6][14]~q\ & \radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (\regs[5][14]~q\ & 
-- ((!\radd2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[5][14]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[6][14]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[4][14]~q\,
	dataf => \ALT_INV_regs[7][14]~q\,
	combout => \Mux49~5_combout\);

-- Location: LABCELL_X18_Y3_N45
\Mux49~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~6_combout\ = ( \regs[3][14]~q\ & ( \Mux49~5_combout\ & ( (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\)) # (\regs[1][14]~q\))) # (\out2[18]~1_combout\ & (((\out2[18]~0_combout\) # (\regs[2][14]~q\)))) ) ) ) # ( !\regs[3][14]~q\ & ( 
-- \Mux49~5_combout\ & ( (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\)) # (\regs[1][14]~q\))) # (\out2[18]~1_combout\ & (((\regs[2][14]~q\ & !\out2[18]~0_combout\)))) ) ) ) # ( \regs[3][14]~q\ & ( !\Mux49~5_combout\ & ( (!\out2[18]~1_combout\ & 
-- (\regs[1][14]~q\ & ((\out2[18]~0_combout\)))) # (\out2[18]~1_combout\ & (((\out2[18]~0_combout\) # (\regs[2][14]~q\)))) ) ) ) # ( !\regs[3][14]~q\ & ( !\Mux49~5_combout\ & ( (!\out2[18]~1_combout\ & (\regs[1][14]~q\ & ((\out2[18]~0_combout\)))) # 
-- (\out2[18]~1_combout\ & (((\regs[2][14]~q\ & !\out2[18]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~1_combout\,
	datab => \ALT_INV_regs[1][14]~q\,
	datac => \ALT_INV_regs[2][14]~q\,
	datad => \ALT_INV_out2[18]~0_combout\,
	datae => \ALT_INV_regs[3][14]~q\,
	dataf => \ALT_INV_Mux49~5_combout\,
	combout => \Mux49~6_combout\);

-- Location: MLABCELL_X25_Y1_N51
\Mux49~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~8_combout\ = ( \radd2[0]~input_o\ & ( \regs[13][14]~q\ & ( (!\radd2[1]~input_o\) # (\regs[15][14]~q\) ) ) ) # ( !\radd2[0]~input_o\ & ( \regs[13][14]~q\ & ( (!\radd2[1]~input_o\ & (\regs[12][14]~q\)) # (\radd2[1]~input_o\ & ((\regs[14][14]~q\))) ) 
-- ) ) # ( \radd2[0]~input_o\ & ( !\regs[13][14]~q\ & ( (\radd2[1]~input_o\ & \regs[15][14]~q\) ) ) ) # ( !\radd2[0]~input_o\ & ( !\regs[13][14]~q\ & ( (!\radd2[1]~input_o\ & (\regs[12][14]~q\)) # (\radd2[1]~input_o\ & ((\regs[14][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[12][14]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[15][14]~q\,
	datad => \ALT_INV_regs[14][14]~q\,
	datae => \ALT_INV_radd2[0]~input_o\,
	dataf => \ALT_INV_regs[13][14]~q\,
	combout => \Mux49~8_combout\);

-- Location: LABCELL_X18_Y6_N0
\Mux49~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~7_combout\ = ( \regs[9][14]~q\ & ( \regs[10][14]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # (\regs[8][14]~q\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[11][14]~q\))) ) ) ) # ( !\regs[9][14]~q\ & ( \regs[10][14]~q\ & ( 
-- (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # (\regs[8][14]~q\)))) # (\radd2[0]~input_o\ & (\regs[11][14]~q\ & ((\radd2[1]~input_o\)))) ) ) ) # ( \regs[9][14]~q\ & ( !\regs[10][14]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[8][14]~q\ & 
-- !\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[11][14]~q\))) ) ) ) # ( !\regs[9][14]~q\ & ( !\regs[10][14]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[8][14]~q\ & !\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & 
-- (\regs[11][14]~q\ & ((\radd2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[11][14]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[8][14]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[9][14]~q\,
	dataf => \ALT_INV_regs[10][14]~q\,
	combout => \Mux49~7_combout\);

-- Location: LABCELL_X27_Y3_N54
\Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~1_combout\ = ( \regs[21][14]~q\ & ( \regs[25][14]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[17][14]~q\)) # (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[29][14]~q\)))) ) ) ) # ( !\regs[21][14]~q\ & ( \regs[25][14]~q\ 
-- & ( (!\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & ((\regs[17][14]~q\)))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[29][14]~q\)))) ) ) ) # ( \regs[21][14]~q\ & ( !\regs[25][14]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[17][14]~q\)) # 
-- (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (\radd2[2]~input_o\ & (\regs[29][14]~q\))) ) ) ) # ( !\regs[21][14]~q\ & ( !\regs[25][14]~q\ & ( (!\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & ((\regs[17][14]~q\)))) # (\radd2[3]~input_o\ & 
-- (\radd2[2]~input_o\ & (\regs[29][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[29][14]~q\,
	datad => \ALT_INV_regs[17][14]~q\,
	datae => \ALT_INV_regs[21][14]~q\,
	dataf => \ALT_INV_regs[25][14]~q\,
	combout => \Mux49~1_combout\);

-- Location: MLABCELL_X25_Y2_N9
\Mux49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~2_combout\ = ( \regs[22][14]~q\ & ( \regs[18][14]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[26][14]~q\))) # (\radd2[2]~input_o\ & (\regs[30][14]~q\))) ) ) ) # ( !\regs[22][14]~q\ & ( \regs[18][14]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][14]~q\))) # (\radd2[2]~input_o\ & (\regs[30][14]~q\)))) ) ) ) # ( \regs[22][14]~q\ & ( !\regs[18][14]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][14]~q\))) # (\radd2[2]~input_o\ & (\regs[30][14]~q\)))) ) ) ) # ( !\regs[22][14]~q\ & ( !\regs[18][14]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][14]~q\))) # 
-- (\radd2[2]~input_o\ & (\regs[30][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[30][14]~q\,
	datac => \ALT_INV_regs[26][14]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[22][14]~q\,
	dataf => \ALT_INV_regs[18][14]~q\,
	combout => \Mux49~2_combout\);

-- Location: MLABCELL_X25_Y4_N27
\Mux49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~3_combout\ = ( \regs[27][14]~q\ & ( \regs[19][14]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][14]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][14]~q\)))) ) ) ) # ( !\regs[27][14]~q\ & ( \regs[19][14]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\)) # (\regs[23][14]~q\))) # (\radd2[3]~input_o\ & (((\regs[31][14]~q\ & \radd2[2]~input_o\)))) ) ) ) # ( \regs[27][14]~q\ & ( !\regs[19][14]~q\ & ( (!\radd2[3]~input_o\ & (\regs[23][14]~q\ & ((\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[31][14]~q\)))) ) ) ) # ( !\regs[27][14]~q\ & ( !\regs[19][14]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][14]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[23][14]~q\,
	datac => \ALT_INV_regs[31][14]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[27][14]~q\,
	dataf => \ALT_INV_regs[19][14]~q\,
	combout => \Mux49~3_combout\);

-- Location: LABCELL_X24_Y6_N57
\Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~0_combout\ = ( \regs[20][14]~q\ & ( \regs[24][14]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[16][14]~q\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[28][14]~q\)))) ) ) ) # ( !\regs[20][14]~q\ & ( \regs[24][14]~q\ 
-- & ( (!\radd2[3]~input_o\ & (\regs[16][14]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[28][14]~q\)))) ) ) ) # ( \regs[20][14]~q\ & ( !\regs[24][14]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # 
-- (\regs[16][14]~q\))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[28][14]~q\)))) ) ) ) # ( !\regs[20][14]~q\ & ( !\regs[24][14]~q\ & ( (!\radd2[3]~input_o\ & (\regs[16][14]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\ & \regs[28][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[16][14]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[28][14]~q\,
	datae => \ALT_INV_regs[20][14]~q\,
	dataf => \ALT_INV_regs[24][14]~q\,
	combout => \Mux49~0_combout\);

-- Location: LABCELL_X24_Y3_N6
\Mux49~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~4_combout\ = ( \Mux49~3_combout\ & ( \Mux49~0_combout\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\Mux49~1_combout\))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\) # (\Mux49~2_combout\)))) ) ) ) # ( !\Mux49~3_combout\ & ( 
-- \Mux49~0_combout\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\Mux49~1_combout\))) # (\radd2[1]~input_o\ & (((\Mux49~2_combout\ & !\radd2[0]~input_o\)))) ) ) ) # ( \Mux49~3_combout\ & ( !\Mux49~0_combout\ & ( (!\radd2[1]~input_o\ & 
-- (\Mux49~1_combout\ & ((\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\) # (\Mux49~2_combout\)))) ) ) ) # ( !\Mux49~3_combout\ & ( !\Mux49~0_combout\ & ( (!\radd2[1]~input_o\ & (\Mux49~1_combout\ & ((\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & (((\Mux49~2_combout\ & !\radd2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux49~1_combout\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_Mux49~2_combout\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_Mux49~3_combout\,
	dataf => \ALT_INV_Mux49~0_combout\,
	combout => \Mux49~4_combout\);

-- Location: LABCELL_X24_Y3_N42
\Mux49~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~9_combout\ = ( \Mux49~7_combout\ & ( \Mux49~4_combout\ & ( (!\out2[18]~2_combout\) # ((!\out2[18]~3_combout\ & (\Mux49~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux49~8_combout\)))) ) ) ) # ( !\Mux49~7_combout\ & ( \Mux49~4_combout\ & ( 
-- (!\out2[18]~2_combout\ & (!\out2[18]~3_combout\)) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & (\Mux49~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux49~8_combout\))))) ) ) ) # ( \Mux49~7_combout\ & ( !\Mux49~4_combout\ & ( (!\out2[18]~2_combout\ & 
-- (\out2[18]~3_combout\)) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & (\Mux49~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux49~8_combout\))))) ) ) ) # ( !\Mux49~7_combout\ & ( !\Mux49~4_combout\ & ( (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & 
-- (\Mux49~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux49~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~2_combout\,
	datab => \ALT_INV_out2[18]~3_combout\,
	datac => \ALT_INV_Mux49~6_combout\,
	datad => \ALT_INV_Mux49~8_combout\,
	datae => \ALT_INV_Mux49~7_combout\,
	dataf => \ALT_INV_Mux49~4_combout\,
	combout => \Mux49~9_combout\);

-- Location: FF_X24_Y3_N43
\out2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux49~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(14));

-- Location: LABCELL_X31_Y8_N39
\Mux48~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~7_combout\ = ( \radd2[0]~input_o\ & ( \regs[9][15]~q\ & ( (!\radd2[1]~input_o\) # (\regs[11][15]~q\) ) ) ) # ( !\radd2[0]~input_o\ & ( \regs[9][15]~q\ & ( (!\radd2[1]~input_o\ & (\regs[8][15]~q\)) # (\radd2[1]~input_o\ & ((\regs[10][15]~q\))) ) ) ) 
-- # ( \radd2[0]~input_o\ & ( !\regs[9][15]~q\ & ( (\regs[11][15]~q\ & \radd2[1]~input_o\) ) ) ) # ( !\radd2[0]~input_o\ & ( !\regs[9][15]~q\ & ( (!\radd2[1]~input_o\ & (\regs[8][15]~q\)) # (\radd2[1]~input_o\ & ((\regs[10][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[8][15]~q\,
	datab => \ALT_INV_regs[11][15]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[10][15]~q\,
	datae => \ALT_INV_radd2[0]~input_o\,
	dataf => \ALT_INV_regs[9][15]~q\,
	combout => \Mux48~7_combout\);

-- Location: LABCELL_X35_Y7_N3
\Mux48~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~8_combout\ = ( \regs[13][15]~q\ & ( \regs[14][15]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # (\regs[12][15]~q\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[15][15]~q\)))) ) ) ) # ( !\regs[13][15]~q\ & ( \regs[14][15]~q\ 
-- & ( (!\radd2[1]~input_o\ & (\regs[12][15]~q\ & (!\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[15][15]~q\)))) ) ) ) # ( \regs[13][15]~q\ & ( !\regs[14][15]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # 
-- (\regs[12][15]~q\))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\ & \regs[15][15]~q\)))) ) ) ) # ( !\regs[13][15]~q\ & ( !\regs[14][15]~q\ & ( (!\radd2[1]~input_o\ & (\regs[12][15]~q\ & (!\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\ & \regs[15][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[12][15]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[15][15]~q\,
	datae => \ALT_INV_regs[13][15]~q\,
	dataf => \ALT_INV_regs[14][15]~q\,
	combout => \Mux48~8_combout\);

-- Location: LABCELL_X33_Y6_N51
\Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~0_combout\ = ( \regs[20][15]~q\ & ( \regs[24][15]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[16][15]~q\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[28][15]~q\)))) ) ) ) # ( !\regs[20][15]~q\ & ( \regs[24][15]~q\ 
-- & ( (!\radd2[3]~input_o\ & (\regs[16][15]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[28][15]~q\)))) ) ) ) # ( \regs[20][15]~q\ & ( !\regs[24][15]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # 
-- (\regs[16][15]~q\))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[28][15]~q\)))) ) ) ) # ( !\regs[20][15]~q\ & ( !\regs[24][15]~q\ & ( (!\radd2[3]~input_o\ & (\regs[16][15]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\ & \regs[28][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[16][15]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[28][15]~q\,
	datae => \ALT_INV_regs[20][15]~q\,
	dataf => \ALT_INV_regs[24][15]~q\,
	combout => \Mux48~0_combout\);

-- Location: LABCELL_X30_Y6_N0
\Mux48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~2_combout\ = ( \regs[18][15]~q\ & ( \regs[26][15]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[22][15]~q\))) # (\radd2[3]~input_o\ & (\regs[30][15]~q\))) ) ) ) # ( !\regs[18][15]~q\ & ( \regs[26][15]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][15]~q\))) # (\radd2[3]~input_o\ & (\regs[30][15]~q\)))) ) ) ) # ( \regs[18][15]~q\ & ( !\regs[26][15]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][15]~q\))) # (\radd2[3]~input_o\ & (\regs[30][15]~q\)))) ) ) ) # ( !\regs[18][15]~q\ & ( !\regs[26][15]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[22][15]~q\))) # 
-- (\radd2[3]~input_o\ & (\regs[30][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[30][15]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[22][15]~q\,
	datae => \ALT_INV_regs[18][15]~q\,
	dataf => \ALT_INV_regs[26][15]~q\,
	combout => \Mux48~2_combout\);

-- Location: LABCELL_X29_Y6_N12
\Mux48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~3_combout\ = ( \regs[27][15]~q\ & ( \regs[19][15]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[23][15]~q\))) # (\radd2[3]~input_o\ & (\regs[31][15]~q\))) ) ) ) # ( !\regs[27][15]~q\ & ( \regs[19][15]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[23][15]~q\))) # (\radd2[3]~input_o\ & (\regs[31][15]~q\)))) ) ) ) # ( \regs[27][15]~q\ & ( !\regs[19][15]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[23][15]~q\))) # (\radd2[3]~input_o\ & (\regs[31][15]~q\)))) ) ) ) # ( !\regs[27][15]~q\ & ( !\regs[19][15]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[23][15]~q\))) # 
-- (\radd2[3]~input_o\ & (\regs[31][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[31][15]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[23][15]~q\,
	datae => \ALT_INV_regs[27][15]~q\,
	dataf => \ALT_INV_regs[19][15]~q\,
	combout => \Mux48~3_combout\);

-- Location: MLABCELL_X34_Y6_N33
\Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~1_combout\ = ( \regs[21][15]~q\ & ( \regs[29][15]~q\ & ( ((!\radd2[3]~input_o\ & (\regs[17][15]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][15]~q\)))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[21][15]~q\ & ( \regs[29][15]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\regs[17][15]~q\ & ((!\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\) # (\regs[25][15]~q\)))) ) ) ) # ( \regs[21][15]~q\ & ( !\regs[29][15]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[17][15]~q\))) # 
-- (\radd2[3]~input_o\ & (((\regs[25][15]~q\ & !\radd2[2]~input_o\)))) ) ) ) # ( !\regs[21][15]~q\ & ( !\regs[29][15]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[17][15]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[17][15]~q\,
	datab => \ALT_INV_regs[25][15]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[21][15]~q\,
	dataf => \ALT_INV_regs[29][15]~q\,
	combout => \Mux48~1_combout\);

-- Location: LABCELL_X30_Y6_N27
\Mux48~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~4_combout\ = ( \Mux48~3_combout\ & ( \Mux48~1_combout\ & ( ((!\radd2[1]~input_o\ & (\Mux48~0_combout\)) # (\radd2[1]~input_o\ & ((\Mux48~2_combout\)))) # (\radd2[0]~input_o\) ) ) ) # ( !\Mux48~3_combout\ & ( \Mux48~1_combout\ & ( 
-- (!\radd2[1]~input_o\ & (((\Mux48~0_combout\)) # (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & ((\Mux48~2_combout\)))) ) ) ) # ( \Mux48~3_combout\ & ( !\Mux48~1_combout\ & ( (!\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & 
-- (\Mux48~0_combout\))) # (\radd2[1]~input_o\ & (((\Mux48~2_combout\)) # (\radd2[0]~input_o\))) ) ) ) # ( !\Mux48~3_combout\ & ( !\Mux48~1_combout\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\Mux48~0_combout\)) # (\radd2[1]~input_o\ & 
-- ((\Mux48~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux48~0_combout\,
	datad => \ALT_INV_Mux48~2_combout\,
	datae => \ALT_INV_Mux48~3_combout\,
	dataf => \ALT_INV_Mux48~1_combout\,
	combout => \Mux48~4_combout\);

-- Location: MLABCELL_X25_Y8_N39
\Mux48~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~5_combout\ = ( \regs[7][15]~q\ & ( \regs[6][15]~q\ & ( ((!\radd2[0]~input_o\ & (\regs[4][15]~q\)) # (\radd2[0]~input_o\ & ((\regs[5][15]~q\)))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[7][15]~q\ & ( \regs[6][15]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((\regs[4][15]~q\)) # (\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & (!\radd2[1]~input_o\ & ((\regs[5][15]~q\)))) ) ) ) # ( \regs[7][15]~q\ & ( !\regs[6][15]~q\ & ( (!\radd2[0]~input_o\ & (!\radd2[1]~input_o\ & (\regs[4][15]~q\))) # (\radd2[0]~input_o\ & 
-- (((\regs[5][15]~q\)) # (\radd2[1]~input_o\))) ) ) ) # ( !\regs[7][15]~q\ & ( !\regs[6][15]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[4][15]~q\)) # (\radd2[0]~input_o\ & ((\regs[5][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[4][15]~q\,
	datad => \ALT_INV_regs[5][15]~q\,
	datae => \ALT_INV_regs[7][15]~q\,
	dataf => \ALT_INV_regs[6][15]~q\,
	combout => \Mux48~5_combout\);

-- Location: LABCELL_X30_Y8_N24
\Mux48~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~6_combout\ = ( \regs[2][15]~q\ & ( \Mux48~5_combout\ & ( (!\out2[18]~0_combout\) # ((!\out2[18]~1_combout\ & (\regs[1][15]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][15]~q\)))) ) ) ) # ( !\regs[2][15]~q\ & ( \Mux48~5_combout\ & ( 
-- (!\out2[18]~0_combout\ & (!\out2[18]~1_combout\)) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][15]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][15]~q\))))) ) ) ) # ( \regs[2][15]~q\ & ( !\Mux48~5_combout\ & ( (!\out2[18]~0_combout\ & 
-- (\out2[18]~1_combout\)) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][15]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][15]~q\))))) ) ) ) # ( !\regs[2][15]~q\ & ( !\Mux48~5_combout\ & ( (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & 
-- (\regs[1][15]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~0_combout\,
	datab => \ALT_INV_out2[18]~1_combout\,
	datac => \ALT_INV_regs[1][15]~q\,
	datad => \ALT_INV_regs[3][15]~q\,
	datae => \ALT_INV_regs[2][15]~q\,
	dataf => \ALT_INV_Mux48~5_combout\,
	combout => \Mux48~6_combout\);

-- Location: LABCELL_X31_Y5_N30
\Mux48~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~9_combout\ = ( \Mux48~4_combout\ & ( \Mux48~6_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux48~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux48~8_combout\)))) ) ) ) # ( !\Mux48~4_combout\ & ( \Mux48~6_combout\ & ( 
-- (!\out2[18]~2_combout\ & (\Mux48~7_combout\ & ((\out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & (((!\out2[18]~3_combout\) # (\Mux48~8_combout\)))) ) ) ) # ( \Mux48~4_combout\ & ( !\Mux48~6_combout\ & ( (!\out2[18]~2_combout\ & 
-- (((!\out2[18]~3_combout\)) # (\Mux48~7_combout\))) # (\out2[18]~2_combout\ & (((\Mux48~8_combout\ & \out2[18]~3_combout\)))) ) ) ) # ( !\Mux48~4_combout\ & ( !\Mux48~6_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux48~7_combout\)) # 
-- (\out2[18]~2_combout\ & ((\Mux48~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~2_combout\,
	datab => \ALT_INV_Mux48~7_combout\,
	datac => \ALT_INV_Mux48~8_combout\,
	datad => \ALT_INV_out2[18]~3_combout\,
	datae => \ALT_INV_Mux48~4_combout\,
	dataf => \ALT_INV_Mux48~6_combout\,
	combout => \Mux48~9_combout\);

-- Location: FF_X31_Y5_N31
\out2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux48~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(15));

-- Location: LABCELL_X27_Y1_N45
\Mux47~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~8_combout\ = ( \regs[12][16]~q\ & ( \regs[13][16]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\regs[14][16]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][16]~q\)))) ) ) ) # ( !\regs[12][16]~q\ & ( \regs[13][16]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][16]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][16]~q\))))) ) ) ) # ( \regs[12][16]~q\ & ( !\regs[13][16]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][16]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][16]~q\))))) ) ) ) # ( !\regs[12][16]~q\ & ( !\regs[13][16]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][16]~q\)) # (\radd2[0]~input_o\ 
-- & ((\regs[15][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[14][16]~q\,
	datac => \ALT_INV_regs[15][16]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[12][16]~q\,
	dataf => \ALT_INV_regs[13][16]~q\,
	combout => \Mux47~8_combout\);

-- Location: LABCELL_X23_Y5_N3
\Mux47~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~5_combout\ = ( \regs[5][16]~q\ & ( \regs[6][16]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # (\regs[4][16]~q\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[7][16]~q\)))) ) ) ) # ( !\regs[5][16]~q\ & ( \regs[6][16]~q\ & ( 
-- (!\radd2[1]~input_o\ & (\regs[4][16]~q\ & ((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[7][16]~q\)))) ) ) ) # ( \regs[5][16]~q\ & ( !\regs[6][16]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # 
-- (\regs[4][16]~q\))) # (\radd2[1]~input_o\ & (((\regs[7][16]~q\ & \radd2[0]~input_o\)))) ) ) ) # ( !\regs[5][16]~q\ & ( !\regs[6][16]~q\ & ( (!\radd2[1]~input_o\ & (\regs[4][16]~q\ & ((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((\regs[7][16]~q\ & 
-- \radd2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[4][16]~q\,
	datac => \ALT_INV_regs[7][16]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[5][16]~q\,
	dataf => \ALT_INV_regs[6][16]~q\,
	combout => \Mux47~5_combout\);

-- Location: LABCELL_X23_Y5_N12
\Mux47~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~6_combout\ = ( \Mux47~5_combout\ & ( \regs[1][16]~q\ & ( (!\out2[18]~1_combout\) # ((!\out2[18]~0_combout\ & ((\regs[2][16]~q\))) # (\out2[18]~0_combout\ & (\regs[3][16]~q\))) ) ) ) # ( !\Mux47~5_combout\ & ( \regs[1][16]~q\ & ( 
-- (!\out2[18]~1_combout\ & (((\out2[18]~0_combout\)))) # (\out2[18]~1_combout\ & ((!\out2[18]~0_combout\ & ((\regs[2][16]~q\))) # (\out2[18]~0_combout\ & (\regs[3][16]~q\)))) ) ) ) # ( \Mux47~5_combout\ & ( !\regs[1][16]~q\ & ( (!\out2[18]~1_combout\ & 
-- (((!\out2[18]~0_combout\)))) # (\out2[18]~1_combout\ & ((!\out2[18]~0_combout\ & ((\regs[2][16]~q\))) # (\out2[18]~0_combout\ & (\regs[3][16]~q\)))) ) ) ) # ( !\Mux47~5_combout\ & ( !\regs[1][16]~q\ & ( (\out2[18]~1_combout\ & ((!\out2[18]~0_combout\ & 
-- ((\regs[2][16]~q\))) # (\out2[18]~0_combout\ & (\regs[3][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~1_combout\,
	datab => \ALT_INV_regs[3][16]~q\,
	datac => \ALT_INV_regs[2][16]~q\,
	datad => \ALT_INV_out2[18]~0_combout\,
	datae => \ALT_INV_Mux47~5_combout\,
	dataf => \ALT_INV_regs[1][16]~q\,
	combout => \Mux47~6_combout\);

-- Location: LABCELL_X16_Y5_N30
\Mux47~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~7_combout\ = ( \regs[8][16]~q\ & ( \regs[11][16]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\) # ((\regs[10][16]~q\)))) # (\radd2[0]~input_o\ & (((\regs[9][16]~q\)) # (\radd2[1]~input_o\))) ) ) ) # ( !\regs[8][16]~q\ & ( \regs[11][16]~q\ & ( 
-- (!\radd2[0]~input_o\ & (\radd2[1]~input_o\ & (\regs[10][16]~q\))) # (\radd2[0]~input_o\ & (((\regs[9][16]~q\)) # (\radd2[1]~input_o\))) ) ) ) # ( \regs[8][16]~q\ & ( !\regs[11][16]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\) # 
-- ((\regs[10][16]~q\)))) # (\radd2[0]~input_o\ & (!\radd2[1]~input_o\ & ((\regs[9][16]~q\)))) ) ) ) # ( !\regs[8][16]~q\ & ( !\regs[11][16]~q\ & ( (!\radd2[0]~input_o\ & (\radd2[1]~input_o\ & (\regs[10][16]~q\))) # (\radd2[0]~input_o\ & (!\radd2[1]~input_o\ 
-- & ((\regs[9][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[10][16]~q\,
	datad => \ALT_INV_regs[9][16]~q\,
	datae => \ALT_INV_regs[8][16]~q\,
	dataf => \ALT_INV_regs[11][16]~q\,
	combout => \Mux47~7_combout\);

-- Location: LABCELL_X29_Y3_N27
\Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~2_combout\ = ( \regs[18][16]~q\ & ( \regs[26][16]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[22][16]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][16]~q\)))) ) ) ) # ( !\regs[18][16]~q\ & ( \regs[26][16]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][16]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][16]~q\))))) ) ) ) # ( \regs[18][16]~q\ & ( !\regs[26][16]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][16]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][16]~q\))))) ) ) ) # ( !\regs[18][16]~q\ & ( !\regs[26][16]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][16]~q\)) # (\radd2[3]~input_o\ 
-- & ((\regs[30][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[22][16]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[30][16]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[18][16]~q\,
	dataf => \ALT_INV_regs[26][16]~q\,
	combout => \Mux47~2_combout\);

-- Location: LABCELL_X27_Y3_N42
\Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~1_combout\ = ( \regs[21][16]~q\ & ( \regs[29][16]~q\ & ( ((!\radd2[3]~input_o\ & (\regs[17][16]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][16]~q\)))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[21][16]~q\ & ( \regs[29][16]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\regs[17][16]~q\ & ((!\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\) # (\regs[25][16]~q\)))) ) ) ) # ( \regs[21][16]~q\ & ( !\regs[29][16]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[17][16]~q\))) # 
-- (\radd2[3]~input_o\ & (((\regs[25][16]~q\ & !\radd2[2]~input_o\)))) ) ) ) # ( !\regs[21][16]~q\ & ( !\regs[29][16]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[17][16]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[17][16]~q\,
	datab => \ALT_INV_regs[25][16]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[21][16]~q\,
	dataf => \ALT_INV_regs[29][16]~q\,
	combout => \Mux47~1_combout\);

-- Location: MLABCELL_X28_Y4_N39
\Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~3_combout\ = ( \regs[31][16]~q\ & ( \regs[27][16]~q\ & ( ((!\radd2[2]~input_o\ & (\regs[19][16]~q\)) # (\radd2[2]~input_o\ & ((\regs[23][16]~q\)))) # (\radd2[3]~input_o\) ) ) ) # ( !\regs[31][16]~q\ & ( \regs[27][16]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\)) # (\regs[19][16]~q\))) # (\radd2[2]~input_o\ & (((\regs[23][16]~q\ & !\radd2[3]~input_o\)))) ) ) ) # ( \regs[31][16]~q\ & ( !\regs[27][16]~q\ & ( (!\radd2[2]~input_o\ & (\regs[19][16]~q\ & ((!\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & (((\radd2[3]~input_o\) # (\regs[23][16]~q\)))) ) ) ) # ( !\regs[31][16]~q\ & ( !\regs[27][16]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[19][16]~q\)) # (\radd2[2]~input_o\ & ((\regs[23][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[19][16]~q\,
	datac => \ALT_INV_regs[23][16]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[31][16]~q\,
	dataf => \ALT_INV_regs[27][16]~q\,
	combout => \Mux47~3_combout\);

-- Location: LABCELL_X30_Y5_N3
\Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = ( \regs[16][16]~q\ & ( \regs[20][16]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[24][16]~q\))) # (\radd2[2]~input_o\ & (\regs[28][16]~q\))) ) ) ) # ( !\regs[16][16]~q\ & ( \regs[20][16]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[24][16]~q\))) # (\radd2[2]~input_o\ & (\regs[28][16]~q\)))) ) ) ) # ( \regs[16][16]~q\ & ( !\regs[20][16]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[24][16]~q\))) # (\radd2[2]~input_o\ & (\regs[28][16]~q\)))) ) ) ) # ( !\regs[16][16]~q\ & ( !\regs[20][16]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[24][16]~q\))) # 
-- (\radd2[2]~input_o\ & (\regs[28][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[28][16]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[24][16]~q\,
	datae => \ALT_INV_regs[16][16]~q\,
	dataf => \ALT_INV_regs[20][16]~q\,
	combout => \Mux47~0_combout\);

-- Location: LABCELL_X27_Y5_N42
\Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~4_combout\ = ( \Mux47~3_combout\ & ( \Mux47~0_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\Mux47~1_combout\)))) # (\radd2[1]~input_o\ & (((\Mux47~2_combout\)) # (\radd2[0]~input_o\))) ) ) ) # ( !\Mux47~3_combout\ & ( 
-- \Mux47~0_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\Mux47~1_combout\)))) # (\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & (\Mux47~2_combout\))) ) ) ) # ( \Mux47~3_combout\ & ( !\Mux47~0_combout\ & ( (!\radd2[1]~input_o\ & 
-- (\radd2[0]~input_o\ & ((\Mux47~1_combout\)))) # (\radd2[1]~input_o\ & (((\Mux47~2_combout\)) # (\radd2[0]~input_o\))) ) ) ) # ( !\Mux47~3_combout\ & ( !\Mux47~0_combout\ & ( (!\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\Mux47~1_combout\)))) # 
-- (\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & (\Mux47~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux47~2_combout\,
	datad => \ALT_INV_Mux47~1_combout\,
	datae => \ALT_INV_Mux47~3_combout\,
	dataf => \ALT_INV_Mux47~0_combout\,
	combout => \Mux47~4_combout\);

-- Location: LABCELL_X27_Y5_N54
\Mux47~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~9_combout\ = ( \Mux47~7_combout\ & ( \Mux47~4_combout\ & ( (!\out2[18]~2_combout\) # ((!\out2[18]~3_combout\ & ((\Mux47~6_combout\))) # (\out2[18]~3_combout\ & (\Mux47~8_combout\))) ) ) ) # ( !\Mux47~7_combout\ & ( \Mux47~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & ((!\out2[18]~2_combout\) # ((\Mux47~6_combout\)))) # (\out2[18]~3_combout\ & (\out2[18]~2_combout\ & (\Mux47~8_combout\))) ) ) ) # ( \Mux47~7_combout\ & ( !\Mux47~4_combout\ & ( (!\out2[18]~3_combout\ & (\out2[18]~2_combout\ & 
-- ((\Mux47~6_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\) # ((\Mux47~8_combout\)))) ) ) ) # ( !\Mux47~7_combout\ & ( !\Mux47~4_combout\ & ( (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & ((\Mux47~6_combout\))) # (\out2[18]~3_combout\ & 
-- (\Mux47~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_Mux47~8_combout\,
	datad => \ALT_INV_Mux47~6_combout\,
	datae => \ALT_INV_Mux47~7_combout\,
	dataf => \ALT_INV_Mux47~4_combout\,
	combout => \Mux47~9_combout\);

-- Location: FF_X27_Y5_N56
\out2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux47~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(16));

-- Location: LABCELL_X29_Y8_N57
\Mux46~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~5_combout\ = ( \regs[6][17]~q\ & ( \regs[4][17]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\regs[5][17]~q\))) # (\radd2[1]~input_o\ & (\regs[7][17]~q\))) ) ) ) # ( !\regs[6][17]~q\ & ( \regs[4][17]~q\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\) # ((\regs[5][17]~q\)))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\ & (\regs[7][17]~q\))) ) ) ) # ( \regs[6][17]~q\ & ( !\regs[4][17]~q\ & ( (!\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\regs[5][17]~q\)))) # (\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\) # ((\regs[7][17]~q\)))) ) ) ) # ( !\regs[6][17]~q\ & ( !\regs[4][17]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[5][17]~q\))) # (\radd2[1]~input_o\ & (\regs[7][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[7][17]~q\,
	datad => \ALT_INV_regs[5][17]~q\,
	datae => \ALT_INV_regs[6][17]~q\,
	dataf => \ALT_INV_regs[4][17]~q\,
	combout => \Mux46~5_combout\);

-- Location: LABCELL_X29_Y8_N27
\Mux46~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~6_combout\ = ( \Mux46~5_combout\ & ( \regs[2][17]~q\ & ( (!\out2[18]~0_combout\) # ((!\out2[18]~1_combout\ & (\regs[1][17]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][17]~q\)))) ) ) ) # ( !\Mux46~5_combout\ & ( \regs[2][17]~q\ & ( 
-- (!\out2[18]~0_combout\ & (((\out2[18]~1_combout\)))) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][17]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][17]~q\))))) ) ) ) # ( \Mux46~5_combout\ & ( !\regs[2][17]~q\ & ( (!\out2[18]~0_combout\ & 
-- (((!\out2[18]~1_combout\)))) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][17]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][17]~q\))))) ) ) ) # ( !\Mux46~5_combout\ & ( !\regs[2][17]~q\ & ( (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & 
-- (\regs[1][17]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[1][17]~q\,
	datab => \ALT_INV_out2[18]~0_combout\,
	datac => \ALT_INV_out2[18]~1_combout\,
	datad => \ALT_INV_regs[3][17]~q\,
	datae => \ALT_INV_Mux46~5_combout\,
	dataf => \ALT_INV_regs[2][17]~q\,
	combout => \Mux46~6_combout\);

-- Location: LABCELL_X35_Y7_N27
\Mux46~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~8_combout\ = ( \regs[13][17]~q\ & ( \regs[14][17]~q\ & ( (!\radd2[1]~input_o\ & (((\regs[12][17]~q\)) # (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\regs[15][17]~q\)))) ) ) ) # ( !\regs[13][17]~q\ & ( \regs[14][17]~q\ 
-- & ( (!\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & (\regs[12][17]~q\))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\regs[15][17]~q\)))) ) ) ) # ( \regs[13][17]~q\ & ( !\regs[14][17]~q\ & ( (!\radd2[1]~input_o\ & (((\regs[12][17]~q\)) # 
-- (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\regs[15][17]~q\)))) ) ) ) # ( !\regs[13][17]~q\ & ( !\regs[14][17]~q\ & ( (!\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & (\regs[12][17]~q\))) # (\radd2[1]~input_o\ & 
-- (\radd2[0]~input_o\ & ((\regs[15][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[12][17]~q\,
	datad => \ALT_INV_regs[15][17]~q\,
	datae => \ALT_INV_regs[13][17]~q\,
	dataf => \ALT_INV_regs[14][17]~q\,
	combout => \Mux46~8_combout\);

-- Location: MLABCELL_X34_Y5_N24
\Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~3_combout\ = ( \radd2[3]~input_o\ & ( \regs[19][17]~q\ & ( (!\radd2[2]~input_o\ & ((\regs[27][17]~q\))) # (\radd2[2]~input_o\ & (\regs[31][17]~q\)) ) ) ) # ( !\radd2[3]~input_o\ & ( \regs[19][17]~q\ & ( (!\radd2[2]~input_o\) # (\regs[23][17]~q\) ) 
-- ) ) # ( \radd2[3]~input_o\ & ( !\regs[19][17]~q\ & ( (!\radd2[2]~input_o\ & ((\regs[27][17]~q\))) # (\radd2[2]~input_o\ & (\regs[31][17]~q\)) ) ) ) # ( !\radd2[3]~input_o\ & ( !\regs[19][17]~q\ & ( (\regs[23][17]~q\ & \radd2[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[23][17]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[31][17]~q\,
	datad => \ALT_INV_regs[27][17]~q\,
	datae => \ALT_INV_radd2[3]~input_o\,
	dataf => \ALT_INV_regs[19][17]~q\,
	combout => \Mux46~3_combout\);

-- Location: LABCELL_X33_Y6_N3
\Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~0_combout\ = ( \regs[24][17]~q\ & ( \regs[16][17]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[20][17]~q\)) # (\radd2[3]~input_o\ & ((\regs[28][17]~q\)))) ) ) ) # ( !\regs[24][17]~q\ & ( \regs[16][17]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\)) # (\regs[20][17]~q\))) # (\radd2[3]~input_o\ & (((\regs[28][17]~q\ & \radd2[2]~input_o\)))) ) ) ) # ( \regs[24][17]~q\ & ( !\regs[16][17]~q\ & ( (!\radd2[3]~input_o\ & (\regs[20][17]~q\ & ((\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[28][17]~q\)))) ) ) ) # ( !\regs[24][17]~q\ & ( !\regs[16][17]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[20][17]~q\)) # (\radd2[3]~input_o\ & ((\regs[28][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[20][17]~q\,
	datab => \ALT_INV_regs[28][17]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[24][17]~q\,
	dataf => \ALT_INV_regs[16][17]~q\,
	combout => \Mux46~0_combout\);

-- Location: MLABCELL_X34_Y3_N51
\Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~1_combout\ = ( \regs[21][17]~q\ & ( \regs[29][17]~q\ & ( ((!\radd2[3]~input_o\ & (\regs[17][17]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][17]~q\)))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[21][17]~q\ & ( \regs[29][17]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\regs[17][17]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (((\regs[25][17]~q\) # (\radd2[2]~input_o\)))) ) ) ) # ( \regs[21][17]~q\ & ( !\regs[29][17]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[17][17]~q\))) # 
-- (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[25][17]~q\)))) ) ) ) # ( !\regs[21][17]~q\ & ( !\regs[29][17]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[17][17]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[17][17]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[25][17]~q\,
	datae => \ALT_INV_regs[21][17]~q\,
	dataf => \ALT_INV_regs[29][17]~q\,
	combout => \Mux46~1_combout\);

-- Location: LABCELL_X33_Y4_N12
\Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~2_combout\ = ( \regs[26][17]~q\ & ( \regs[22][17]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\) # (\regs[18][17]~q\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[30][17]~q\))) ) ) ) # ( !\regs[26][17]~q\ & ( \regs[22][17]~q\ 
-- & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\) # (\regs[18][17]~q\)))) # (\radd2[3]~input_o\ & (\regs[30][17]~q\ & ((\radd2[2]~input_o\)))) ) ) ) # ( \regs[26][17]~q\ & ( !\regs[22][17]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[18][17]~q\ & 
-- !\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[30][17]~q\))) ) ) ) # ( !\regs[26][17]~q\ & ( !\regs[22][17]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[18][17]~q\ & !\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & 
-- (\regs[30][17]~q\ & ((\radd2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][17]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[18][17]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[26][17]~q\,
	dataf => \ALT_INV_regs[22][17]~q\,
	combout => \Mux46~2_combout\);

-- Location: LABCELL_X33_Y5_N6
\Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~4_combout\ = ( \Mux46~1_combout\ & ( \Mux46~2_combout\ & ( (!\radd2[0]~input_o\ & (((\Mux46~0_combout\) # (\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\Mux46~3_combout\))) ) ) ) # ( !\Mux46~1_combout\ & ( 
-- \Mux46~2_combout\ & ( (!\radd2[0]~input_o\ & (((\Mux46~0_combout\) # (\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (\Mux46~3_combout\ & (\radd2[1]~input_o\))) ) ) ) # ( \Mux46~1_combout\ & ( !\Mux46~2_combout\ & ( (!\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\ & \Mux46~0_combout\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\Mux46~3_combout\))) ) ) ) # ( !\Mux46~1_combout\ & ( !\Mux46~2_combout\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\ & \Mux46~0_combout\)))) # 
-- (\radd2[0]~input_o\ & (\Mux46~3_combout\ & (\radd2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_Mux46~3_combout\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_Mux46~0_combout\,
	datae => \ALT_INV_Mux46~1_combout\,
	dataf => \ALT_INV_Mux46~2_combout\,
	combout => \Mux46~4_combout\);

-- Location: LABCELL_X33_Y4_N24
\Mux46~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~7_combout\ = ( \radd2[0]~input_o\ & ( \regs[8][17]~q\ & ( (!\radd2[1]~input_o\ & ((\regs[9][17]~q\))) # (\radd2[1]~input_o\ & (\regs[11][17]~q\)) ) ) ) # ( !\radd2[0]~input_o\ & ( \regs[8][17]~q\ & ( (!\radd2[1]~input_o\) # (\regs[10][17]~q\) ) ) ) 
-- # ( \radd2[0]~input_o\ & ( !\regs[8][17]~q\ & ( (!\radd2[1]~input_o\ & ((\regs[9][17]~q\))) # (\radd2[1]~input_o\ & (\regs[11][17]~q\)) ) ) ) # ( !\radd2[0]~input_o\ & ( !\regs[8][17]~q\ & ( (\radd2[1]~input_o\ & \regs[10][17]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[10][17]~q\,
	datac => \ALT_INV_regs[11][17]~q\,
	datad => \ALT_INV_regs[9][17]~q\,
	datae => \ALT_INV_radd2[0]~input_o\,
	dataf => \ALT_INV_regs[8][17]~q\,
	combout => \Mux46~7_combout\);

-- Location: LABCELL_X31_Y5_N0
\Mux46~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~9_combout\ = ( \Mux46~4_combout\ & ( \Mux46~7_combout\ & ( (!\out2[18]~2_combout\) # ((!\out2[18]~3_combout\ & (\Mux46~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux46~8_combout\)))) ) ) ) # ( !\Mux46~4_combout\ & ( \Mux46~7_combout\ & ( 
-- (!\out2[18]~2_combout\ & (\out2[18]~3_combout\)) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & (\Mux46~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux46~8_combout\))))) ) ) ) # ( \Mux46~4_combout\ & ( !\Mux46~7_combout\ & ( (!\out2[18]~2_combout\ & 
-- (!\out2[18]~3_combout\)) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & (\Mux46~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux46~8_combout\))))) ) ) ) # ( !\Mux46~4_combout\ & ( !\Mux46~7_combout\ & ( (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & 
-- (\Mux46~6_combout\)) # (\out2[18]~3_combout\ & ((\Mux46~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~2_combout\,
	datab => \ALT_INV_out2[18]~3_combout\,
	datac => \ALT_INV_Mux46~6_combout\,
	datad => \ALT_INV_Mux46~8_combout\,
	datae => \ALT_INV_Mux46~4_combout\,
	dataf => \ALT_INV_Mux46~7_combout\,
	combout => \Mux46~9_combout\);

-- Location: FF_X31_Y5_N1
\out2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux46~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(17));

-- Location: LABCELL_X19_Y1_N39
\Mux45~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~8_combout\ = ( \regs[15][18]~q\ & ( \regs[13][18]~q\ & ( ((!\radd2[1]~input_o\ & ((\regs[12][18]~q\))) # (\radd2[1]~input_o\ & (\regs[14][18]~q\))) # (\radd2[0]~input_o\) ) ) ) # ( !\regs[15][18]~q\ & ( \regs[13][18]~q\ & ( (!\radd2[0]~input_o\ & 
-- ((!\radd2[1]~input_o\ & ((\regs[12][18]~q\))) # (\radd2[1]~input_o\ & (\regs[14][18]~q\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)))) ) ) ) # ( \regs[15][18]~q\ & ( !\regs[13][18]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & 
-- ((\regs[12][18]~q\))) # (\radd2[1]~input_o\ & (\regs[14][18]~q\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) ) ) ) # ( !\regs[15][18]~q\ & ( !\regs[13][18]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[12][18]~q\))) # 
-- (\radd2[1]~input_o\ & (\regs[14][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[14][18]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[12][18]~q\,
	datae => \ALT_INV_regs[15][18]~q\,
	dataf => \ALT_INV_regs[13][18]~q\,
	combout => \Mux45~8_combout\);

-- Location: LABCELL_X17_Y6_N27
\Mux45~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~7_combout\ = ( \regs[10][18]~q\ & ( \regs[11][18]~q\ & ( ((!\radd2[0]~input_o\ & ((\regs[8][18]~q\))) # (\radd2[0]~input_o\ & (\regs[9][18]~q\))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[10][18]~q\ & ( \regs[11][18]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\ & \regs[8][18]~q\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\regs[9][18]~q\))) ) ) ) # ( \regs[10][18]~q\ & ( !\regs[11][18]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[8][18]~q\) # (\radd2[1]~input_o\)))) # 
-- (\radd2[0]~input_o\ & (\regs[9][18]~q\ & (!\radd2[1]~input_o\))) ) ) ) # ( !\regs[10][18]~q\ & ( !\regs[11][18]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[8][18]~q\))) # (\radd2[0]~input_o\ & (\regs[9][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[9][18]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[8][18]~q\,
	datae => \ALT_INV_regs[10][18]~q\,
	dataf => \ALT_INV_regs[11][18]~q\,
	combout => \Mux45~7_combout\);

-- Location: LABCELL_X18_Y3_N9
\Mux45~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~5_combout\ = ( \regs[6][18]~q\ & ( \regs[4][18]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[5][18]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][18]~q\)))) ) ) ) # ( !\regs[6][18]~q\ & ( \regs[4][18]~q\ & ( (!\radd2[0]~input_o\ & 
-- (!\radd2[1]~input_o\)) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][18]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][18]~q\))))) ) ) ) # ( \regs[6][18]~q\ & ( !\regs[4][18]~q\ & ( (!\radd2[0]~input_o\ & (\radd2[1]~input_o\)) # (\radd2[0]~input_o\ 
-- & ((!\radd2[1]~input_o\ & (\regs[5][18]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][18]~q\))))) ) ) ) # ( !\regs[6][18]~q\ & ( !\regs[4][18]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][18]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][18]~q\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[5][18]~q\,
	datad => \ALT_INV_regs[7][18]~q\,
	datae => \ALT_INV_regs[6][18]~q\,
	dataf => \ALT_INV_regs[4][18]~q\,
	combout => \Mux45~5_combout\);

-- Location: LABCELL_X18_Y3_N27
\Mux45~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~6_combout\ = ( \regs[3][18]~q\ & ( \Mux45~5_combout\ & ( (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\) # (\regs[1][18]~q\)))) # (\out2[18]~1_combout\ & (((\out2[18]~0_combout\)) # (\regs[2][18]~q\))) ) ) ) # ( !\regs[3][18]~q\ & ( 
-- \Mux45~5_combout\ & ( (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\) # (\regs[1][18]~q\)))) # (\out2[18]~1_combout\ & (\regs[2][18]~q\ & ((!\out2[18]~0_combout\)))) ) ) ) # ( \regs[3][18]~q\ & ( !\Mux45~5_combout\ & ( (!\out2[18]~1_combout\ & 
-- (((\regs[1][18]~q\ & \out2[18]~0_combout\)))) # (\out2[18]~1_combout\ & (((\out2[18]~0_combout\)) # (\regs[2][18]~q\))) ) ) ) # ( !\regs[3][18]~q\ & ( !\Mux45~5_combout\ & ( (!\out2[18]~1_combout\ & (((\regs[1][18]~q\ & \out2[18]~0_combout\)))) # 
-- (\out2[18]~1_combout\ & (\regs[2][18]~q\ & ((!\out2[18]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~1_combout\,
	datab => \ALT_INV_regs[2][18]~q\,
	datac => \ALT_INV_regs[1][18]~q\,
	datad => \ALT_INV_out2[18]~0_combout\,
	datae => \ALT_INV_regs[3][18]~q\,
	dataf => \ALT_INV_Mux45~5_combout\,
	combout => \Mux45~6_combout\);

-- Location: LABCELL_X23_Y1_N33
\Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~3_combout\ = ( \regs[19][18]~q\ & ( \regs[23][18]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[27][18]~q\))) # (\radd2[2]~input_o\ & (\regs[31][18]~q\))) ) ) ) # ( !\regs[19][18]~q\ & ( \regs[23][18]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\regs[27][18]~q\ & \radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[31][18]~q\))) ) ) ) # ( \regs[19][18]~q\ & ( !\regs[23][18]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[27][18]~q\)))) # 
-- (\radd2[2]~input_o\ & (\regs[31][18]~q\ & ((\radd2[3]~input_o\)))) ) ) ) # ( !\regs[19][18]~q\ & ( !\regs[23][18]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[27][18]~q\))) # (\radd2[2]~input_o\ & (\regs[31][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[31][18]~q\,
	datab => \ALT_INV_regs[27][18]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[19][18]~q\,
	dataf => \ALT_INV_regs[23][18]~q\,
	combout => \Mux45~3_combout\);

-- Location: LABCELL_X23_Y2_N9
\Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~2_combout\ = ( \regs[30][18]~q\ & ( \regs[26][18]~q\ & ( ((!\radd2[2]~input_o\ & (\regs[18][18]~q\)) # (\radd2[2]~input_o\ & ((\regs[22][18]~q\)))) # (\radd2[3]~input_o\) ) ) ) # ( !\regs[30][18]~q\ & ( \regs[26][18]~q\ & ( (!\radd2[3]~input_o\ & 
-- ((!\radd2[2]~input_o\ & (\regs[18][18]~q\)) # (\radd2[2]~input_o\ & ((\regs[22][18]~q\))))) # (\radd2[3]~input_o\ & (!\radd2[2]~input_o\)) ) ) ) # ( \regs[30][18]~q\ & ( !\regs[26][18]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & 
-- (\regs[18][18]~q\)) # (\radd2[2]~input_o\ & ((\regs[22][18]~q\))))) # (\radd2[3]~input_o\ & (\radd2[2]~input_o\)) ) ) ) # ( !\regs[30][18]~q\ & ( !\regs[26][18]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[18][18]~q\)) # 
-- (\radd2[2]~input_o\ & ((\regs[22][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[18][18]~q\,
	datad => \ALT_INV_regs[22][18]~q\,
	datae => \ALT_INV_regs[30][18]~q\,
	dataf => \ALT_INV_regs[26][18]~q\,
	combout => \Mux45~2_combout\);

-- Location: LABCELL_X23_Y2_N0
\Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~0_combout\ = ( \radd2[3]~input_o\ & ( \regs[28][18]~q\ & ( (\radd2[2]~input_o\) # (\regs[24][18]~q\) ) ) ) # ( !\radd2[3]~input_o\ & ( \regs[28][18]~q\ & ( (!\radd2[2]~input_o\ & (\regs[16][18]~q\)) # (\radd2[2]~input_o\ & ((\regs[20][18]~q\))) ) ) 
-- ) # ( \radd2[3]~input_o\ & ( !\regs[28][18]~q\ & ( (\regs[24][18]~q\ & !\radd2[2]~input_o\) ) ) ) # ( !\radd2[3]~input_o\ & ( !\regs[28][18]~q\ & ( (!\radd2[2]~input_o\ & (\regs[16][18]~q\)) # (\radd2[2]~input_o\ & ((\regs[20][18]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[16][18]~q\,
	datab => \ALT_INV_regs[24][18]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[20][18]~q\,
	datae => \ALT_INV_radd2[3]~input_o\,
	dataf => \ALT_INV_regs[28][18]~q\,
	combout => \Mux45~0_combout\);

-- Location: LABCELL_X22_Y3_N12
\Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~1_combout\ = ( \regs[17][18]~q\ & ( \regs[29][18]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[25][18]~q\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[21][18]~q\))) ) ) ) # ( !\regs[17][18]~q\ & ( \regs[29][18]~q\ 
-- & ( (!\radd2[2]~input_o\ & (((\regs[25][18]~q\ & \radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)) # (\regs[21][18]~q\))) ) ) ) # ( \regs[17][18]~q\ & ( !\regs[29][18]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # 
-- (\regs[25][18]~q\)))) # (\radd2[2]~input_o\ & (\regs[21][18]~q\ & ((!\radd2[3]~input_o\)))) ) ) ) # ( !\regs[17][18]~q\ & ( !\regs[29][18]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[25][18]~q\ & \radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (\regs[21][18]~q\ 
-- & ((!\radd2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[21][18]~q\,
	datac => \ALT_INV_regs[25][18]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[17][18]~q\,
	dataf => \ALT_INV_regs[29][18]~q\,
	combout => \Mux45~1_combout\);

-- Location: LABCELL_X23_Y2_N33
\Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~4_combout\ = ( \Mux45~0_combout\ & ( \Mux45~1_combout\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & ((\Mux45~2_combout\))) # (\radd2[0]~input_o\ & (\Mux45~3_combout\))) ) ) ) # ( !\Mux45~0_combout\ & ( \Mux45~1_combout\ & ( 
-- (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\Mux45~2_combout\))) # (\radd2[0]~input_o\ & (\Mux45~3_combout\)))) ) ) ) # ( \Mux45~0_combout\ & ( !\Mux45~1_combout\ & ( (!\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\Mux45~2_combout\))) # (\radd2[0]~input_o\ & (\Mux45~3_combout\)))) ) ) ) # ( !\Mux45~0_combout\ & ( !\Mux45~1_combout\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & 
-- ((\Mux45~2_combout\))) # (\radd2[0]~input_o\ & (\Mux45~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_Mux45~3_combout\,
	datac => \ALT_INV_Mux45~2_combout\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_Mux45~0_combout\,
	dataf => \ALT_INV_Mux45~1_combout\,
	combout => \Mux45~4_combout\);

-- Location: LABCELL_X23_Y3_N48
\Mux45~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~9_combout\ = ( \Mux45~6_combout\ & ( \Mux45~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & ((\Mux45~7_combout\))) # (\out2[18]~2_combout\ & (\Mux45~8_combout\))) ) ) ) # ( !\Mux45~6_combout\ & ( \Mux45~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & (!\out2[18]~2_combout\)) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux45~7_combout\))) # (\out2[18]~2_combout\ & (\Mux45~8_combout\)))) ) ) ) # ( \Mux45~6_combout\ & ( !\Mux45~4_combout\ & ( (!\out2[18]~3_combout\ & 
-- (\out2[18]~2_combout\)) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux45~7_combout\))) # (\out2[18]~2_combout\ & (\Mux45~8_combout\)))) ) ) ) # ( !\Mux45~6_combout\ & ( !\Mux45~4_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & 
-- ((\Mux45~7_combout\))) # (\out2[18]~2_combout\ & (\Mux45~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_Mux45~8_combout\,
	datad => \ALT_INV_Mux45~7_combout\,
	datae => \ALT_INV_Mux45~6_combout\,
	dataf => \ALT_INV_Mux45~4_combout\,
	combout => \Mux45~9_combout\);

-- Location: FF_X23_Y3_N49
\out2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux45~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(18));

-- Location: LABCELL_X24_Y1_N57
\Mux44~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~8_combout\ = ( \regs[15][19]~q\ & ( \regs[12][19]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[13][19]~q\))) # (\radd2[1]~input_o\ & (((\regs[14][19]~q\) # (\radd2[0]~input_o\)))) ) ) ) # ( !\regs[15][19]~q\ & ( \regs[12][19]~q\ 
-- & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[13][19]~q\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\ & \regs[14][19]~q\)))) ) ) ) # ( \regs[15][19]~q\ & ( !\regs[12][19]~q\ & ( (!\radd2[1]~input_o\ & (\regs[13][19]~q\ & 
-- (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (((\regs[14][19]~q\) # (\radd2[0]~input_o\)))) ) ) ) # ( !\regs[15][19]~q\ & ( !\regs[12][19]~q\ & ( (!\radd2[1]~input_o\ & (\regs[13][19]~q\ & (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\ & \regs[14][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[13][19]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[14][19]~q\,
	datae => \ALT_INV_regs[15][19]~q\,
	dataf => \ALT_INV_regs[12][19]~q\,
	combout => \Mux44~8_combout\);

-- Location: LABCELL_X16_Y6_N33
\Mux44~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~7_combout\ = ( \regs[10][19]~q\ & ( \regs[8][19]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[9][19]~q\)) # (\radd2[1]~input_o\ & ((\regs[11][19]~q\)))) ) ) ) # ( !\regs[10][19]~q\ & ( \regs[8][19]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\)) # (\regs[9][19]~q\))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\ & \regs[11][19]~q\)))) ) ) ) # ( \regs[10][19]~q\ & ( !\regs[8][19]~q\ & ( (!\radd2[1]~input_o\ & (\regs[9][19]~q\ & (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ 
-- & (((!\radd2[0]~input_o\) # (\regs[11][19]~q\)))) ) ) ) # ( !\regs[10][19]~q\ & ( !\regs[8][19]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[9][19]~q\)) # (\radd2[1]~input_o\ & ((\regs[11][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[9][19]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[11][19]~q\,
	datae => \ALT_INV_regs[10][19]~q\,
	dataf => \ALT_INV_regs[8][19]~q\,
	combout => \Mux44~7_combout\);

-- Location: LABCELL_X18_Y5_N54
\Mux44~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~5_combout\ = ( \radd2[0]~input_o\ & ( \regs[7][19]~q\ & ( (\radd2[1]~input_o\) # (\regs[5][19]~q\) ) ) ) # ( !\radd2[0]~input_o\ & ( \regs[7][19]~q\ & ( (!\radd2[1]~input_o\ & (\regs[4][19]~q\)) # (\radd2[1]~input_o\ & ((\regs[6][19]~q\))) ) ) ) # 
-- ( \radd2[0]~input_o\ & ( !\regs[7][19]~q\ & ( (\regs[5][19]~q\ & !\radd2[1]~input_o\) ) ) ) # ( !\radd2[0]~input_o\ & ( !\regs[7][19]~q\ & ( (!\radd2[1]~input_o\ & (\regs[4][19]~q\)) # (\radd2[1]~input_o\ & ((\regs[6][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[5][19]~q\,
	datab => \ALT_INV_regs[4][19]~q\,
	datac => \ALT_INV_regs[6][19]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_radd2[0]~input_o\,
	dataf => \ALT_INV_regs[7][19]~q\,
	combout => \Mux44~5_combout\);

-- Location: LABCELL_X19_Y4_N27
\Mux44~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~6_combout\ = ( \regs[3][19]~q\ & ( \Mux44~5_combout\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)) # (\regs[2][19]~q\))) # (\out2[18]~0_combout\ & (((\regs[1][19]~q\) # (\out2[18]~1_combout\)))) ) ) ) # ( !\regs[3][19]~q\ & ( 
-- \Mux44~5_combout\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)) # (\regs[2][19]~q\))) # (\out2[18]~0_combout\ & (((!\out2[18]~1_combout\ & \regs[1][19]~q\)))) ) ) ) # ( \regs[3][19]~q\ & ( !\Mux44~5_combout\ & ( (!\out2[18]~0_combout\ & 
-- (\regs[2][19]~q\ & (\out2[18]~1_combout\))) # (\out2[18]~0_combout\ & (((\regs[1][19]~q\) # (\out2[18]~1_combout\)))) ) ) ) # ( !\regs[3][19]~q\ & ( !\Mux44~5_combout\ & ( (!\out2[18]~0_combout\ & (\regs[2][19]~q\ & (\out2[18]~1_combout\))) # 
-- (\out2[18]~0_combout\ & (((!\out2[18]~1_combout\ & \regs[1][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~0_combout\,
	datab => \ALT_INV_regs[2][19]~q\,
	datac => \ALT_INV_out2[18]~1_combout\,
	datad => \ALT_INV_regs[1][19]~q\,
	datae => \ALT_INV_regs[3][19]~q\,
	dataf => \ALT_INV_Mux44~5_combout\,
	combout => \Mux44~6_combout\);

-- Location: LABCELL_X24_Y6_N9
\Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = ( \regs[24][19]~q\ & ( \regs[20][19]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[16][19]~q\) # (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[28][19]~q\))) ) ) ) # ( !\regs[24][19]~q\ & ( \regs[20][19]~q\ 
-- & ( (!\radd2[3]~input_o\ & (((\regs[16][19]~q\) # (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (\regs[28][19]~q\ & (\radd2[2]~input_o\))) ) ) ) # ( \regs[24][19]~q\ & ( !\regs[20][19]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & 
-- \regs[16][19]~q\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[28][19]~q\))) ) ) ) # ( !\regs[24][19]~q\ & ( !\regs[20][19]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[16][19]~q\)))) # (\radd2[3]~input_o\ & 
-- (\regs[28][19]~q\ & (\radd2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[28][19]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[16][19]~q\,
	datae => \ALT_INV_regs[24][19]~q\,
	dataf => \ALT_INV_regs[20][19]~q\,
	combout => \Mux44~0_combout\);

-- Location: LABCELL_X22_Y2_N15
\Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~3_combout\ = ( \radd2[3]~input_o\ & ( \regs[19][19]~q\ & ( (!\radd2[2]~input_o\ & ((\regs[27][19]~q\))) # (\radd2[2]~input_o\ & (\regs[31][19]~q\)) ) ) ) # ( !\radd2[3]~input_o\ & ( \regs[19][19]~q\ & ( (!\radd2[2]~input_o\) # (\regs[23][19]~q\) ) 
-- ) ) # ( \radd2[3]~input_o\ & ( !\regs[19][19]~q\ & ( (!\radd2[2]~input_o\ & ((\regs[27][19]~q\))) # (\radd2[2]~input_o\ & (\regs[31][19]~q\)) ) ) ) # ( !\radd2[3]~input_o\ & ( !\regs[19][19]~q\ & ( (\radd2[2]~input_o\ & \regs[23][19]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[31][19]~q\,
	datac => \ALT_INV_regs[27][19]~q\,
	datad => \ALT_INV_regs[23][19]~q\,
	datae => \ALT_INV_radd2[3]~input_o\,
	dataf => \ALT_INV_regs[19][19]~q\,
	combout => \Mux44~3_combout\);

-- Location: LABCELL_X22_Y4_N3
\Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~1_combout\ = ( \regs[17][19]~q\ & ( \regs[21][19]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[25][19]~q\))) # (\radd2[2]~input_o\ & (\regs[29][19]~q\))) ) ) ) # ( !\regs[17][19]~q\ & ( \regs[21][19]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\ & \regs[25][19]~q\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[29][19]~q\))) ) ) ) # ( \regs[17][19]~q\ & ( !\regs[21][19]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[25][19]~q\)))) # 
-- (\radd2[2]~input_o\ & (\regs[29][19]~q\ & (\radd2[3]~input_o\))) ) ) ) # ( !\regs[17][19]~q\ & ( !\regs[21][19]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[25][19]~q\))) # (\radd2[2]~input_o\ & (\regs[29][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[29][19]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[25][19]~q\,
	datae => \ALT_INV_regs[17][19]~q\,
	dataf => \ALT_INV_regs[21][19]~q\,
	combout => \Mux44~1_combout\);

-- Location: MLABCELL_X25_Y2_N33
\Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~2_combout\ = ( \regs[26][19]~q\ & ( \regs[18][19]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[22][19]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][19]~q\)))) ) ) ) # ( !\regs[26][19]~q\ & ( \regs[18][19]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][19]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][19]~q\))))) ) ) ) # ( \regs[26][19]~q\ & ( !\regs[18][19]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][19]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][19]~q\))))) ) ) ) # ( !\regs[26][19]~q\ & ( !\regs[18][19]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][19]~q\)) # (\radd2[3]~input_o\ 
-- & ((\regs[30][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[22][19]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[30][19]~q\,
	datae => \ALT_INV_regs[26][19]~q\,
	dataf => \ALT_INV_regs[18][19]~q\,
	combout => \Mux44~2_combout\);

-- Location: MLABCELL_X21_Y4_N42
\Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~4_combout\ = ( \Mux44~1_combout\ & ( \Mux44~2_combout\ & ( (!\radd2[1]~input_o\ & (((\Mux44~0_combout\)) # (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\Mux44~3_combout\)))) ) ) ) # ( !\Mux44~1_combout\ & ( 
-- \Mux44~2_combout\ & ( (!\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & (\Mux44~0_combout\))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\Mux44~3_combout\)))) ) ) ) # ( \Mux44~1_combout\ & ( !\Mux44~2_combout\ & ( (!\radd2[1]~input_o\ & 
-- (((\Mux44~0_combout\)) # (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\Mux44~3_combout\)))) ) ) ) # ( !\Mux44~1_combout\ & ( !\Mux44~2_combout\ & ( (!\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & (\Mux44~0_combout\))) # 
-- (\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\Mux44~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux44~0_combout\,
	datad => \ALT_INV_Mux44~3_combout\,
	datae => \ALT_INV_Mux44~1_combout\,
	dataf => \ALT_INV_Mux44~2_combout\,
	combout => \Mux44~4_combout\);

-- Location: MLABCELL_X21_Y4_N12
\Mux44~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~9_combout\ = ( \Mux44~6_combout\ & ( \Mux44~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & ((\Mux44~7_combout\))) # (\out2[18]~2_combout\ & (\Mux44~8_combout\))) ) ) ) # ( !\Mux44~6_combout\ & ( \Mux44~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux44~7_combout\))) # (\out2[18]~2_combout\ & (\Mux44~8_combout\)))) ) ) ) # ( \Mux44~6_combout\ & ( !\Mux44~4_combout\ & ( (!\out2[18]~3_combout\ 
-- & (((\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux44~7_combout\))) # (\out2[18]~2_combout\ & (\Mux44~8_combout\)))) ) ) ) # ( !\Mux44~6_combout\ & ( !\Mux44~4_combout\ & ( (\out2[18]~3_combout\ & 
-- ((!\out2[18]~2_combout\ & ((\Mux44~7_combout\))) # (\out2[18]~2_combout\ & (\Mux44~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_Mux44~8_combout\,
	datac => \ALT_INV_out2[18]~2_combout\,
	datad => \ALT_INV_Mux44~7_combout\,
	datae => \ALT_INV_Mux44~6_combout\,
	dataf => \ALT_INV_Mux44~4_combout\,
	combout => \Mux44~9_combout\);

-- Location: FF_X21_Y4_N14
\out2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux44~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(19));

-- Location: LABCELL_X16_Y6_N15
\Mux43~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~7_combout\ = ( \regs[9][20]~q\ & ( \regs[8][20]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\regs[10][20]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][20]~q\)))) ) ) ) # ( !\regs[9][20]~q\ & ( \regs[8][20]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[10][20]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][20]~q\))))) ) ) ) # ( \regs[9][20]~q\ & ( !\regs[8][20]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[10][20]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][20]~q\))))) ) ) ) # ( !\regs[9][20]~q\ & ( !\regs[8][20]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[10][20]~q\)) # (\radd2[0]~input_o\ & 
-- ((\regs[11][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[10][20]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[11][20]~q\,
	datae => \ALT_INV_regs[9][20]~q\,
	dataf => \ALT_INV_regs[8][20]~q\,
	combout => \Mux43~7_combout\);

-- Location: LABCELL_X19_Y1_N45
\Mux43~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~8_combout\ = ( \regs[12][20]~q\ & ( \regs[13][20]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\regs[14][20]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][20]~q\)))) ) ) ) # ( !\regs[12][20]~q\ & ( \regs[13][20]~q\ & ( (!\radd2[0]~input_o\ & 
-- (\regs[14][20]~q\ & ((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[15][20]~q\)))) ) ) ) # ( \regs[12][20]~q\ & ( !\regs[13][20]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[14][20]~q\))) # 
-- (\radd2[0]~input_o\ & (((\regs[15][20]~q\ & \radd2[1]~input_o\)))) ) ) ) # ( !\regs[12][20]~q\ & ( !\regs[13][20]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][20]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[14][20]~q\,
	datac => \ALT_INV_regs[15][20]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[12][20]~q\,
	dataf => \ALT_INV_regs[13][20]~q\,
	combout => \Mux43~8_combout\);

-- Location: LABCELL_X18_Y5_N3
\Mux43~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~5_combout\ = ( \regs[6][20]~q\ & ( \regs[7][20]~q\ & ( ((!\radd2[0]~input_o\ & ((\regs[4][20]~q\))) # (\radd2[0]~input_o\ & (\regs[5][20]~q\))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[6][20]~q\ & ( \regs[7][20]~q\ & ( (!\radd2[0]~input_o\ & 
-- (!\radd2[1]~input_o\ & ((\regs[4][20]~q\)))) # (\radd2[0]~input_o\ & (((\regs[5][20]~q\)) # (\radd2[1]~input_o\))) ) ) ) # ( \regs[6][20]~q\ & ( !\regs[7][20]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[4][20]~q\)) # (\radd2[1]~input_o\))) # 
-- (\radd2[0]~input_o\ & (!\radd2[1]~input_o\ & (\regs[5][20]~q\))) ) ) ) # ( !\regs[6][20]~q\ & ( !\regs[7][20]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\regs[4][20]~q\))) # (\radd2[0]~input_o\ & (\regs[5][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[5][20]~q\,
	datad => \ALT_INV_regs[4][20]~q\,
	datae => \ALT_INV_regs[6][20]~q\,
	dataf => \ALT_INV_regs[7][20]~q\,
	combout => \Mux43~5_combout\);

-- Location: LABCELL_X18_Y4_N42
\Mux43~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~6_combout\ = ( \regs[1][20]~q\ & ( \Mux43~5_combout\ & ( (!\out2[18]~1_combout\) # ((!\out2[18]~0_combout\ & (\regs[2][20]~q\)) # (\out2[18]~0_combout\ & ((\regs[3][20]~q\)))) ) ) ) # ( !\regs[1][20]~q\ & ( \Mux43~5_combout\ & ( 
-- (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)) # (\regs[2][20]~q\))) # (\out2[18]~0_combout\ & (((\out2[18]~1_combout\ & \regs[3][20]~q\)))) ) ) ) # ( \regs[1][20]~q\ & ( !\Mux43~5_combout\ & ( (!\out2[18]~0_combout\ & (\regs[2][20]~q\ & 
-- (\out2[18]~1_combout\))) # (\out2[18]~0_combout\ & (((!\out2[18]~1_combout\) # (\regs[3][20]~q\)))) ) ) ) # ( !\regs[1][20]~q\ & ( !\Mux43~5_combout\ & ( (\out2[18]~1_combout\ & ((!\out2[18]~0_combout\ & (\regs[2][20]~q\)) # (\out2[18]~0_combout\ & 
-- ((\regs[3][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][20]~q\,
	datab => \ALT_INV_out2[18]~0_combout\,
	datac => \ALT_INV_out2[18]~1_combout\,
	datad => \ALT_INV_regs[3][20]~q\,
	datae => \ALT_INV_regs[1][20]~q\,
	dataf => \ALT_INV_Mux43~5_combout\,
	combout => \Mux43~6_combout\);

-- Location: LABCELL_X24_Y6_N45
\Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~0_combout\ = ( \radd2[2]~input_o\ & ( \regs[20][20]~q\ & ( (!\radd2[3]~input_o\) # (\regs[28][20]~q\) ) ) ) # ( !\radd2[2]~input_o\ & ( \regs[20][20]~q\ & ( (!\radd2[3]~input_o\ & ((\regs[16][20]~q\))) # (\radd2[3]~input_o\ & (\regs[24][20]~q\)) ) 
-- ) ) # ( \radd2[2]~input_o\ & ( !\regs[20][20]~q\ & ( (\radd2[3]~input_o\ & \regs[28][20]~q\) ) ) ) # ( !\radd2[2]~input_o\ & ( !\regs[20][20]~q\ & ( (!\radd2[3]~input_o\ & ((\regs[16][20]~q\))) # (\radd2[3]~input_o\ & (\regs[24][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[24][20]~q\,
	datac => \ALT_INV_regs[28][20]~q\,
	datad => \ALT_INV_regs[16][20]~q\,
	datae => \ALT_INV_radd2[2]~input_o\,
	dataf => \ALT_INV_regs[20][20]~q\,
	combout => \Mux43~0_combout\);

-- Location: MLABCELL_X25_Y4_N0
\Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~3_combout\ = ( \regs[19][20]~q\ & ( \regs[27][20]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][20]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][20]~q\)))) ) ) ) # ( !\regs[19][20]~q\ & ( \regs[27][20]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][20]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][20]~q\))))) ) ) ) # ( \regs[19][20]~q\ & ( !\regs[27][20]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][20]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][20]~q\))))) ) ) ) # ( !\regs[19][20]~q\ & ( !\regs[27][20]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][20]~q\)) # (\radd2[3]~input_o\ 
-- & ((\regs[31][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[23][20]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[31][20]~q\,
	datae => \ALT_INV_regs[19][20]~q\,
	dataf => \ALT_INV_regs[27][20]~q\,
	combout => \Mux43~3_combout\);

-- Location: LABCELL_X23_Y2_N15
\Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~2_combout\ = ( \regs[22][20]~q\ & ( \regs[18][20]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[26][20]~q\))) # (\radd2[2]~input_o\ & (\regs[30][20]~q\))) ) ) ) # ( !\regs[22][20]~q\ & ( \regs[18][20]~q\ & ( (!\radd2[3]~input_o\ & 
-- (!\radd2[2]~input_o\)) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][20]~q\))) # (\radd2[2]~input_o\ & (\regs[30][20]~q\)))) ) ) ) # ( \regs[22][20]~q\ & ( !\regs[18][20]~q\ & ( (!\radd2[3]~input_o\ & (\radd2[2]~input_o\)) # 
-- (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][20]~q\))) # (\radd2[2]~input_o\ & (\regs[30][20]~q\)))) ) ) ) # ( !\regs[22][20]~q\ & ( !\regs[18][20]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][20]~q\))) # 
-- (\radd2[2]~input_o\ & (\regs[30][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[30][20]~q\,
	datad => \ALT_INV_regs[26][20]~q\,
	datae => \ALT_INV_regs[22][20]~q\,
	dataf => \ALT_INV_regs[18][20]~q\,
	combout => \Mux43~2_combout\);

-- Location: LABCELL_X22_Y4_N45
\Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~1_combout\ = ( \regs[21][20]~q\ & ( \regs[17][20]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & (\regs[25][20]~q\)) # (\radd2[2]~input_o\ & ((\regs[29][20]~q\)))) ) ) ) # ( !\regs[21][20]~q\ & ( \regs[17][20]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[25][20]~q\)) # (\radd2[2]~input_o\ & ((\regs[29][20]~q\))))) ) ) ) # ( \regs[21][20]~q\ & ( !\regs[17][20]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[25][20]~q\)) # (\radd2[2]~input_o\ & ((\regs[29][20]~q\))))) ) ) ) # ( !\regs[21][20]~q\ & ( !\regs[17][20]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[25][20]~q\)) # (\radd2[2]~input_o\ 
-- & ((\regs[29][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[25][20]~q\,
	datac => \ALT_INV_regs[29][20]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[21][20]~q\,
	dataf => \ALT_INV_regs[17][20]~q\,
	combout => \Mux43~1_combout\);

-- Location: MLABCELL_X21_Y4_N6
\Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~4_combout\ = ( \Mux43~2_combout\ & ( \Mux43~1_combout\ & ( (!\radd2[0]~input_o\ & (((\Mux43~0_combout\)) # (\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\) # ((\Mux43~3_combout\)))) ) ) ) # ( !\Mux43~2_combout\ & ( 
-- \Mux43~1_combout\ & ( (!\radd2[0]~input_o\ & (!\radd2[1]~input_o\ & (\Mux43~0_combout\))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\) # ((\Mux43~3_combout\)))) ) ) ) # ( \Mux43~2_combout\ & ( !\Mux43~1_combout\ & ( (!\radd2[0]~input_o\ & 
-- (((\Mux43~0_combout\)) # (\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & (\radd2[1]~input_o\ & ((\Mux43~3_combout\)))) ) ) ) # ( !\Mux43~2_combout\ & ( !\Mux43~1_combout\ & ( (!\radd2[0]~input_o\ & (!\radd2[1]~input_o\ & (\Mux43~0_combout\))) # 
-- (\radd2[0]~input_o\ & (\radd2[1]~input_o\ & ((\Mux43~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_Mux43~0_combout\,
	datad => \ALT_INV_Mux43~3_combout\,
	datae => \ALT_INV_Mux43~2_combout\,
	dataf => \ALT_INV_Mux43~1_combout\,
	combout => \Mux43~4_combout\);

-- Location: MLABCELL_X21_Y4_N24
\Mux43~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~9_combout\ = ( \Mux43~6_combout\ & ( \Mux43~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux43~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux43~8_combout\)))) ) ) ) # ( !\Mux43~6_combout\ & ( \Mux43~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux43~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux43~8_combout\))))) ) ) ) # ( \Mux43~6_combout\ & ( !\Mux43~4_combout\ & ( (!\out2[18]~3_combout\ 
-- & (((\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux43~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux43~8_combout\))))) ) ) ) # ( !\Mux43~6_combout\ & ( !\Mux43~4_combout\ & ( (\out2[18]~3_combout\ & 
-- ((!\out2[18]~2_combout\ & (\Mux43~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux43~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_Mux43~7_combout\,
	datac => \ALT_INV_out2[18]~2_combout\,
	datad => \ALT_INV_Mux43~8_combout\,
	datae => \ALT_INV_Mux43~6_combout\,
	dataf => \ALT_INV_Mux43~4_combout\,
	combout => \Mux43~9_combout\);

-- Location: FF_X21_Y4_N25
\out2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux43~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(20));

-- Location: LABCELL_X17_Y6_N3
\Mux42~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~7_combout\ = ( \regs[9][21]~q\ & ( \regs[10][21]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # (\regs[8][21]~q\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[11][21]~q\)))) ) ) ) # ( !\regs[9][21]~q\ & ( \regs[10][21]~q\ & ( 
-- (!\radd2[1]~input_o\ & (\regs[8][21]~q\ & ((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[11][21]~q\)))) ) ) ) # ( \regs[9][21]~q\ & ( !\regs[10][21]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # 
-- (\regs[8][21]~q\))) # (\radd2[1]~input_o\ & (((\regs[11][21]~q\ & \radd2[0]~input_o\)))) ) ) ) # ( !\regs[9][21]~q\ & ( !\regs[10][21]~q\ & ( (!\radd2[1]~input_o\ & (\regs[8][21]~q\ & ((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((\regs[11][21]~q\ & 
-- \radd2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[8][21]~q\,
	datac => \ALT_INV_regs[11][21]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[9][21]~q\,
	dataf => \ALT_INV_regs[10][21]~q\,
	combout => \Mux42~7_combout\);

-- Location: LABCELL_X19_Y5_N39
\Mux42~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~5_combout\ = ( \regs[5][21]~q\ & ( \regs[6][21]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[4][21]~q\) # (\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[7][21]~q\))) ) ) ) # ( !\regs[5][21]~q\ & ( \regs[6][21]~q\ & ( 
-- (!\radd2[0]~input_o\ & (((\regs[4][21]~q\) # (\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (\regs[7][21]~q\ & (\radd2[1]~input_o\))) ) ) ) # ( \regs[5][21]~q\ & ( !\regs[6][21]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\ & \regs[4][21]~q\)))) # 
-- (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[7][21]~q\))) ) ) ) # ( !\regs[5][21]~q\ & ( !\regs[6][21]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\ & \regs[4][21]~q\)))) # (\radd2[0]~input_o\ & (\regs[7][21]~q\ & (\radd2[1]~input_o\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[7][21]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[4][21]~q\,
	datae => \ALT_INV_regs[5][21]~q\,
	dataf => \ALT_INV_regs[6][21]~q\,
	combout => \Mux42~5_combout\);

-- Location: LABCELL_X22_Y5_N48
\Mux42~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~6_combout\ = ( \regs[1][21]~q\ & ( \Mux42~5_combout\ & ( (!\out2[18]~1_combout\) # ((!\out2[18]~0_combout\ & (\regs[2][21]~q\)) # (\out2[18]~0_combout\ & ((\regs[3][21]~q\)))) ) ) ) # ( !\regs[1][21]~q\ & ( \Mux42~5_combout\ & ( 
-- (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\)))) # (\out2[18]~1_combout\ & ((!\out2[18]~0_combout\ & (\regs[2][21]~q\)) # (\out2[18]~0_combout\ & ((\regs[3][21]~q\))))) ) ) ) # ( \regs[1][21]~q\ & ( !\Mux42~5_combout\ & ( (!\out2[18]~1_combout\ & 
-- (((\out2[18]~0_combout\)))) # (\out2[18]~1_combout\ & ((!\out2[18]~0_combout\ & (\regs[2][21]~q\)) # (\out2[18]~0_combout\ & ((\regs[3][21]~q\))))) ) ) ) # ( !\regs[1][21]~q\ & ( !\Mux42~5_combout\ & ( (\out2[18]~1_combout\ & ((!\out2[18]~0_combout\ & 
-- (\regs[2][21]~q\)) # (\out2[18]~0_combout\ & ((\regs[3][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][21]~q\,
	datab => \ALT_INV_regs[3][21]~q\,
	datac => \ALT_INV_out2[18]~1_combout\,
	datad => \ALT_INV_out2[18]~0_combout\,
	datae => \ALT_INV_regs[1][21]~q\,
	dataf => \ALT_INV_Mux42~5_combout\,
	combout => \Mux42~6_combout\);

-- Location: MLABCELL_X25_Y1_N30
\Mux42~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~8_combout\ = ( \radd2[1]~input_o\ & ( \regs[15][21]~q\ & ( (\regs[14][21]~q\) # (\radd2[0]~input_o\) ) ) ) # ( !\radd2[1]~input_o\ & ( \regs[15][21]~q\ & ( (!\radd2[0]~input_o\ & (\regs[12][21]~q\)) # (\radd2[0]~input_o\ & ((\regs[13][21]~q\))) ) ) 
-- ) # ( \radd2[1]~input_o\ & ( !\regs[15][21]~q\ & ( (!\radd2[0]~input_o\ & \regs[14][21]~q\) ) ) ) # ( !\radd2[1]~input_o\ & ( !\regs[15][21]~q\ & ( (!\radd2[0]~input_o\ & (\regs[12][21]~q\)) # (\radd2[0]~input_o\ & ((\regs[13][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[12][21]~q\,
	datac => \ALT_INV_regs[13][21]~q\,
	datad => \ALT_INV_regs[14][21]~q\,
	datae => \ALT_INV_radd2[1]~input_o\,
	dataf => \ALT_INV_regs[15][21]~q\,
	combout => \Mux42~8_combout\);

-- Location: LABCELL_X22_Y3_N51
\Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~1_combout\ = ( \regs[17][21]~q\ & ( \regs[25][21]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[21][21]~q\))) # (\radd2[3]~input_o\ & (\regs[29][21]~q\))) ) ) ) # ( !\regs[17][21]~q\ & ( \regs[25][21]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[21][21]~q\))) # (\radd2[3]~input_o\ & (\regs[29][21]~q\)))) ) ) ) # ( \regs[17][21]~q\ & ( !\regs[25][21]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[21][21]~q\))) # (\radd2[3]~input_o\ & (\regs[29][21]~q\)))) ) ) ) # ( !\regs[17][21]~q\ & ( !\regs[25][21]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[21][21]~q\))) # 
-- (\radd2[3]~input_o\ & (\regs[29][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[29][21]~q\,
	datac => \ALT_INV_regs[21][21]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[17][21]~q\,
	dataf => \ALT_INV_regs[25][21]~q\,
	combout => \Mux42~1_combout\);

-- Location: LABCELL_X22_Y1_N42
\Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~3_combout\ = ( \regs[27][21]~q\ & ( \regs[23][21]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[19][21]~q\) # (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[31][21]~q\))) ) ) ) # ( !\regs[27][21]~q\ & ( \regs[23][21]~q\ 
-- & ( (!\radd2[3]~input_o\ & (((\regs[19][21]~q\) # (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (\regs[31][21]~q\ & (\radd2[2]~input_o\))) ) ) ) # ( \regs[27][21]~q\ & ( !\regs[23][21]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & 
-- \regs[19][21]~q\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[31][21]~q\))) ) ) ) # ( !\regs[27][21]~q\ & ( !\regs[23][21]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[19][21]~q\)))) # (\radd2[3]~input_o\ & 
-- (\regs[31][21]~q\ & (\radd2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[31][21]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[19][21]~q\,
	datae => \ALT_INV_regs[27][21]~q\,
	dataf => \ALT_INV_regs[23][21]~q\,
	combout => \Mux42~3_combout\);

-- Location: LABCELL_X23_Y2_N57
\Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~0_combout\ = ( \regs[20][21]~q\ & ( \regs[28][21]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[16][21]~q\))) # (\radd2[3]~input_o\ & (\regs[24][21]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[20][21]~q\ & ( \regs[28][21]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\ & \regs[16][21]~q\)))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[24][21]~q\))) ) ) ) # ( \regs[20][21]~q\ & ( !\regs[28][21]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[16][21]~q\) # (\radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & (\regs[24][21]~q\ & (!\radd2[2]~input_o\))) ) ) ) # ( !\regs[20][21]~q\ & ( !\regs[28][21]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[16][21]~q\))) # (\radd2[3]~input_o\ & (\regs[24][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[24][21]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[16][21]~q\,
	datae => \ALT_INV_regs[20][21]~q\,
	dataf => \ALT_INV_regs[28][21]~q\,
	combout => \Mux42~0_combout\);

-- Location: LABCELL_X23_Y2_N24
\Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~2_combout\ = ( \regs[30][21]~q\ & ( \regs[22][21]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[18][21]~q\))) # (\radd2[3]~input_o\ & (\regs[26][21]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[30][21]~q\ & ( \regs[22][21]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\regs[18][21]~q\)) # (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & (\regs[26][21]~q\))) ) ) ) # ( \regs[30][21]~q\ & ( !\regs[22][21]~q\ & ( (!\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & ((\regs[18][21]~q\)))) # 
-- (\radd2[3]~input_o\ & (((\regs[26][21]~q\)) # (\radd2[2]~input_o\))) ) ) ) # ( !\regs[30][21]~q\ & ( !\regs[22][21]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[18][21]~q\))) # (\radd2[3]~input_o\ & (\regs[26][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[26][21]~q\,
	datad => \ALT_INV_regs[18][21]~q\,
	datae => \ALT_INV_regs[30][21]~q\,
	dataf => \ALT_INV_regs[22][21]~q\,
	combout => \Mux42~2_combout\);

-- Location: LABCELL_X23_Y4_N6
\Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~4_combout\ = ( \Mux42~0_combout\ & ( \Mux42~2_combout\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\Mux42~1_combout\)) # (\radd2[1]~input_o\ & ((\Mux42~3_combout\)))) ) ) ) # ( !\Mux42~0_combout\ & ( \Mux42~2_combout\ & ( 
-- (!\radd2[1]~input_o\ & (\radd2[0]~input_o\ & (\Mux42~1_combout\))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # ((\Mux42~3_combout\)))) ) ) ) # ( \Mux42~0_combout\ & ( !\Mux42~2_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\) # 
-- ((\Mux42~1_combout\)))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\Mux42~3_combout\)))) ) ) ) # ( !\Mux42~0_combout\ & ( !\Mux42~2_combout\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\Mux42~1_combout\)) # (\radd2[1]~input_o\ & 
-- ((\Mux42~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux42~1_combout\,
	datad => \ALT_INV_Mux42~3_combout\,
	datae => \ALT_INV_Mux42~0_combout\,
	dataf => \ALT_INV_Mux42~2_combout\,
	combout => \Mux42~4_combout\);

-- Location: LABCELL_X23_Y4_N54
\Mux42~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~9_combout\ = ( \Mux42~8_combout\ & ( \Mux42~4_combout\ & ( (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\) # (\Mux42~6_combout\)))) # (\out2[18]~3_combout\ & (((\out2[18]~2_combout\)) # (\Mux42~7_combout\))) ) ) ) # ( !\Mux42~8_combout\ & ( 
-- \Mux42~4_combout\ & ( (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\) # (\Mux42~6_combout\)))) # (\out2[18]~3_combout\ & (\Mux42~7_combout\ & ((!\out2[18]~2_combout\)))) ) ) ) # ( \Mux42~8_combout\ & ( !\Mux42~4_combout\ & ( (!\out2[18]~3_combout\ & 
-- (((\Mux42~6_combout\ & \out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & (((\out2[18]~2_combout\)) # (\Mux42~7_combout\))) ) ) ) # ( !\Mux42~8_combout\ & ( !\Mux42~4_combout\ & ( (!\out2[18]~3_combout\ & (((\Mux42~6_combout\ & \out2[18]~2_combout\)))) # 
-- (\out2[18]~3_combout\ & (\Mux42~7_combout\ & ((!\out2[18]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_Mux42~7_combout\,
	datac => \ALT_INV_Mux42~6_combout\,
	datad => \ALT_INV_out2[18]~2_combout\,
	datae => \ALT_INV_Mux42~8_combout\,
	dataf => \ALT_INV_Mux42~4_combout\,
	combout => \Mux42~9_combout\);

-- Location: FF_X23_Y4_N55
\out2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux42~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(21));

-- Location: MLABCELL_X25_Y1_N39
\Mux41~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~8_combout\ = ( \regs[15][22]~q\ & ( \regs[12][22]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[13][22]~q\))) # (\radd2[1]~input_o\ & (((\regs[14][22]~q\) # (\radd2[0]~input_o\)))) ) ) ) # ( !\regs[15][22]~q\ & ( \regs[12][22]~q\ 
-- & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[13][22]~q\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\ & \regs[14][22]~q\)))) ) ) ) # ( \regs[15][22]~q\ & ( !\regs[12][22]~q\ & ( (!\radd2[1]~input_o\ & (\regs[13][22]~q\ & 
-- (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (((\regs[14][22]~q\) # (\radd2[0]~input_o\)))) ) ) ) # ( !\regs[15][22]~q\ & ( !\regs[12][22]~q\ & ( (!\radd2[1]~input_o\ & (\regs[13][22]~q\ & (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\ & \regs[14][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[13][22]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[14][22]~q\,
	datae => \ALT_INV_regs[15][22]~q\,
	dataf => \ALT_INV_regs[12][22]~q\,
	combout => \Mux41~8_combout\);

-- Location: MLABCELL_X21_Y7_N6
\Mux41~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~7_combout\ = ( \regs[11][22]~q\ & ( \regs[8][22]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[10][22]~q\))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # (\regs[9][22]~q\)))) ) ) ) # ( !\regs[11][22]~q\ & ( \regs[8][22]~q\ & ( 
-- (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[10][22]~q\))) # (\radd2[0]~input_o\ & (((\regs[9][22]~q\ & !\radd2[1]~input_o\)))) ) ) ) # ( \regs[11][22]~q\ & ( !\regs[8][22]~q\ & ( (!\radd2[0]~input_o\ & (\regs[10][22]~q\ & 
-- ((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # (\regs[9][22]~q\)))) ) ) ) # ( !\regs[11][22]~q\ & ( !\regs[8][22]~q\ & ( (!\radd2[0]~input_o\ & (\regs[10][22]~q\ & ((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & 
-- (((\regs[9][22]~q\ & !\radd2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][22]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[9][22]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[11][22]~q\,
	dataf => \ALT_INV_regs[8][22]~q\,
	combout => \Mux41~7_combout\);

-- Location: LABCELL_X18_Y5_N27
\Mux41~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~5_combout\ = ( \regs[7][22]~q\ & ( \regs[6][22]~q\ & ( ((!\radd2[0]~input_o\ & (\regs[4][22]~q\)) # (\radd2[0]~input_o\ & ((\regs[5][22]~q\)))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[7][22]~q\ & ( \regs[6][22]~q\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & (\regs[4][22]~q\)) # (\radd2[0]~input_o\ & ((\regs[5][22]~q\))))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) ) ) ) # ( \regs[7][22]~q\ & ( !\regs[6][22]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & 
-- (\regs[4][22]~q\)) # (\radd2[0]~input_o\ & ((\regs[5][22]~q\))))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\)))) ) ) ) # ( !\regs[7][22]~q\ & ( !\regs[6][22]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[4][22]~q\)) # (\radd2[0]~input_o\ 
-- & ((\regs[5][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[4][22]~q\,
	datac => \ALT_INV_regs[5][22]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[7][22]~q\,
	dataf => \ALT_INV_regs[6][22]~q\,
	combout => \Mux41~5_combout\);

-- Location: LABCELL_X22_Y5_N27
\Mux41~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~6_combout\ = ( \regs[3][22]~q\ & ( \Mux41~5_combout\ & ( (!\out2[18]~1_combout\ & ((!\out2[18]~0_combout\) # ((\regs[1][22]~q\)))) # (\out2[18]~1_combout\ & (((\regs[2][22]~q\)) # (\out2[18]~0_combout\))) ) ) ) # ( !\regs[3][22]~q\ & ( 
-- \Mux41~5_combout\ & ( (!\out2[18]~1_combout\ & ((!\out2[18]~0_combout\) # ((\regs[1][22]~q\)))) # (\out2[18]~1_combout\ & (!\out2[18]~0_combout\ & ((\regs[2][22]~q\)))) ) ) ) # ( \regs[3][22]~q\ & ( !\Mux41~5_combout\ & ( (!\out2[18]~1_combout\ & 
-- (\out2[18]~0_combout\ & (\regs[1][22]~q\))) # (\out2[18]~1_combout\ & (((\regs[2][22]~q\)) # (\out2[18]~0_combout\))) ) ) ) # ( !\regs[3][22]~q\ & ( !\Mux41~5_combout\ & ( (!\out2[18]~1_combout\ & (\out2[18]~0_combout\ & (\regs[1][22]~q\))) # 
-- (\out2[18]~1_combout\ & (!\out2[18]~0_combout\ & ((\regs[2][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~1_combout\,
	datab => \ALT_INV_out2[18]~0_combout\,
	datac => \ALT_INV_regs[1][22]~q\,
	datad => \ALT_INV_regs[2][22]~q\,
	datae => \ALT_INV_regs[3][22]~q\,
	dataf => \ALT_INV_Mux41~5_combout\,
	combout => \Mux41~6_combout\);

-- Location: MLABCELL_X28_Y4_N51
\Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~3_combout\ = ( \regs[19][22]~q\ & ( \regs[27][22]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][22]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][22]~q\)))) ) ) ) # ( !\regs[19][22]~q\ & ( \regs[27][22]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\radd2[2]~input_o\ & (\regs[23][22]~q\))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[31][22]~q\)))) ) ) ) # ( \regs[19][22]~q\ & ( !\regs[27][22]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[23][22]~q\)))) # 
-- (\radd2[3]~input_o\ & (\radd2[2]~input_o\ & ((\regs[31][22]~q\)))) ) ) ) # ( !\regs[19][22]~q\ & ( !\regs[27][22]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][22]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[23][22]~q\,
	datad => \ALT_INV_regs[31][22]~q\,
	datae => \ALT_INV_regs[19][22]~q\,
	dataf => \ALT_INV_regs[27][22]~q\,
	combout => \Mux41~3_combout\);

-- Location: LABCELL_X22_Y4_N27
\Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~1_combout\ = ( \regs[21][22]~q\ & ( \regs[25][22]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[17][22]~q\)) # (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[29][22]~q\)))) ) ) ) # ( !\regs[21][22]~q\ & ( \regs[25][22]~q\ 
-- & ( (!\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & ((\regs[17][22]~q\)))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[29][22]~q\)))) ) ) ) # ( \regs[21][22]~q\ & ( !\regs[25][22]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[17][22]~q\)) # 
-- (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (\radd2[2]~input_o\ & (\regs[29][22]~q\))) ) ) ) # ( !\regs[21][22]~q\ & ( !\regs[25][22]~q\ & ( (!\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & ((\regs[17][22]~q\)))) # (\radd2[3]~input_o\ & 
-- (\radd2[2]~input_o\ & (\regs[29][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[29][22]~q\,
	datad => \ALT_INV_regs[17][22]~q\,
	datae => \ALT_INV_regs[21][22]~q\,
	dataf => \ALT_INV_regs[25][22]~q\,
	combout => \Mux41~1_combout\);

-- Location: LABCELL_X24_Y4_N27
\Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~0_combout\ = ( \radd2[3]~input_o\ & ( \regs[28][22]~q\ & ( (\regs[24][22]~q\) # (\radd2[2]~input_o\) ) ) ) # ( !\radd2[3]~input_o\ & ( \regs[28][22]~q\ & ( (!\radd2[2]~input_o\ & ((\regs[16][22]~q\))) # (\radd2[2]~input_o\ & (\regs[20][22]~q\)) ) ) 
-- ) # ( \radd2[3]~input_o\ & ( !\regs[28][22]~q\ & ( (!\radd2[2]~input_o\ & \regs[24][22]~q\) ) ) ) # ( !\radd2[3]~input_o\ & ( !\regs[28][22]~q\ & ( (!\radd2[2]~input_o\ & ((\regs[16][22]~q\))) # (\radd2[2]~input_o\ & (\regs[20][22]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[20][22]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[16][22]~q\,
	datad => \ALT_INV_regs[24][22]~q\,
	datae => \ALT_INV_radd2[3]~input_o\,
	dataf => \ALT_INV_regs[28][22]~q\,
	combout => \Mux41~0_combout\);

-- Location: MLABCELL_X28_Y6_N3
\Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~2_combout\ = ( \regs[22][22]~q\ & ( \regs[26][22]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[18][22]~q\) # (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[30][22]~q\))) ) ) ) # ( !\regs[22][22]~q\ & ( \regs[26][22]~q\ 
-- & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[18][22]~q\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[30][22]~q\))) ) ) ) # ( \regs[22][22]~q\ & ( !\regs[26][22]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[18][22]~q\) # 
-- (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (\regs[30][22]~q\ & (\radd2[2]~input_o\))) ) ) ) # ( !\regs[22][22]~q\ & ( !\regs[26][22]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[18][22]~q\)))) # (\radd2[3]~input_o\ & (\regs[30][22]~q\ 
-- & (\radd2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][22]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[18][22]~q\,
	datae => \ALT_INV_regs[22][22]~q\,
	dataf => \ALT_INV_regs[26][22]~q\,
	combout => \Mux41~2_combout\);

-- Location: LABCELL_X23_Y4_N42
\Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~4_combout\ = ( \Mux41~0_combout\ & ( \Mux41~2_combout\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\Mux41~1_combout\))) # (\radd2[1]~input_o\ & (\Mux41~3_combout\))) ) ) ) # ( !\Mux41~0_combout\ & ( \Mux41~2_combout\ & ( 
-- (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\Mux41~1_combout\))) # (\radd2[1]~input_o\ & (\Mux41~3_combout\)))) ) ) ) # ( \Mux41~0_combout\ & ( !\Mux41~2_combout\ & ( (!\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\Mux41~1_combout\))) # (\radd2[1]~input_o\ & (\Mux41~3_combout\)))) ) ) ) # ( !\Mux41~0_combout\ & ( !\Mux41~2_combout\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & 
-- ((\Mux41~1_combout\))) # (\radd2[1]~input_o\ & (\Mux41~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~3_combout\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux41~1_combout\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_Mux41~0_combout\,
	dataf => \ALT_INV_Mux41~2_combout\,
	combout => \Mux41~4_combout\);

-- Location: LABCELL_X23_Y4_N30
\Mux41~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~9_combout\ = ( \Mux41~6_combout\ & ( \Mux41~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & ((\Mux41~7_combout\))) # (\out2[18]~2_combout\ & (\Mux41~8_combout\))) ) ) ) # ( !\Mux41~6_combout\ & ( \Mux41~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux41~7_combout\))) # (\out2[18]~2_combout\ & (\Mux41~8_combout\)))) ) ) ) # ( \Mux41~6_combout\ & ( !\Mux41~4_combout\ & ( (!\out2[18]~3_combout\ 
-- & (((\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux41~7_combout\))) # (\out2[18]~2_combout\ & (\Mux41~8_combout\)))) ) ) ) # ( !\Mux41~6_combout\ & ( !\Mux41~4_combout\ & ( (\out2[18]~3_combout\ & 
-- ((!\out2[18]~2_combout\ & ((\Mux41~7_combout\))) # (\out2[18]~2_combout\ & (\Mux41~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~8_combout\,
	datab => \ALT_INV_Mux41~7_combout\,
	datac => \ALT_INV_out2[18]~3_combout\,
	datad => \ALT_INV_out2[18]~2_combout\,
	datae => \ALT_INV_Mux41~6_combout\,
	dataf => \ALT_INV_Mux41~4_combout\,
	combout => \Mux41~9_combout\);

-- Location: FF_X23_Y4_N31
\out2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux41~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(22));

-- Location: LABCELL_X36_Y6_N30
\Mux40~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~8_combout\ = ( \regs[12][23]~q\ & ( \regs[14][23]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\regs[13][23]~q\))) # (\radd2[1]~input_o\ & (\regs[15][23]~q\))) ) ) ) # ( !\regs[12][23]~q\ & ( \regs[14][23]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\ & \regs[13][23]~q\)))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[15][23]~q\))) ) ) ) # ( \regs[12][23]~q\ & ( !\regs[14][23]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[13][23]~q\)))) # 
-- (\radd2[1]~input_o\ & (\regs[15][23]~q\ & (\radd2[0]~input_o\))) ) ) ) # ( !\regs[12][23]~q\ & ( !\regs[14][23]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[13][23]~q\))) # (\radd2[1]~input_o\ & (\regs[15][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][23]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[13][23]~q\,
	datae => \ALT_INV_regs[12][23]~q\,
	dataf => \ALT_INV_regs[14][23]~q\,
	combout => \Mux40~8_combout\);

-- Location: LABCELL_X29_Y7_N33
\Mux40~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~5_combout\ = ( \regs[6][23]~q\ & ( \regs[4][23]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[5][23]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][23]~q\)))) ) ) ) # ( !\regs[6][23]~q\ & ( \regs[4][23]~q\ & ( (!\radd2[0]~input_o\ & 
-- (!\radd2[1]~input_o\)) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][23]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][23]~q\))))) ) ) ) # ( \regs[6][23]~q\ & ( !\regs[4][23]~q\ & ( (!\radd2[0]~input_o\ & (\radd2[1]~input_o\)) # (\radd2[0]~input_o\ 
-- & ((!\radd2[1]~input_o\ & (\regs[5][23]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][23]~q\))))) ) ) ) # ( !\regs[6][23]~q\ & ( !\regs[4][23]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][23]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][23]~q\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[5][23]~q\,
	datad => \ALT_INV_regs[7][23]~q\,
	datae => \ALT_INV_regs[6][23]~q\,
	dataf => \ALT_INV_regs[4][23]~q\,
	combout => \Mux40~5_combout\);

-- Location: LABCELL_X30_Y8_N12
\Mux40~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~6_combout\ = ( \regs[3][23]~q\ & ( \Mux40~5_combout\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)) # (\regs[2][23]~q\))) # (\out2[18]~0_combout\ & (((\out2[18]~1_combout\) # (\regs[1][23]~q\)))) ) ) ) # ( !\regs[3][23]~q\ & ( 
-- \Mux40~5_combout\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)) # (\regs[2][23]~q\))) # (\out2[18]~0_combout\ & (((\regs[1][23]~q\ & !\out2[18]~1_combout\)))) ) ) ) # ( \regs[3][23]~q\ & ( !\Mux40~5_combout\ & ( (!\out2[18]~0_combout\ & 
-- (\regs[2][23]~q\ & ((\out2[18]~1_combout\)))) # (\out2[18]~0_combout\ & (((\out2[18]~1_combout\) # (\regs[1][23]~q\)))) ) ) ) # ( !\regs[3][23]~q\ & ( !\Mux40~5_combout\ & ( (!\out2[18]~0_combout\ & (\regs[2][23]~q\ & ((\out2[18]~1_combout\)))) # 
-- (\out2[18]~0_combout\ & (((\regs[1][23]~q\ & !\out2[18]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[2][23]~q\,
	datab => \ALT_INV_out2[18]~0_combout\,
	datac => \ALT_INV_regs[1][23]~q\,
	datad => \ALT_INV_out2[18]~1_combout\,
	datae => \ALT_INV_regs[3][23]~q\,
	dataf => \ALT_INV_Mux40~5_combout\,
	combout => \Mux40~6_combout\);

-- Location: MLABCELL_X34_Y6_N45
\Mux40~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~7_combout\ = ( \regs[10][23]~q\ & ( \regs[8][23]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\regs[9][23]~q\))) # (\radd2[1]~input_o\ & (\regs[11][23]~q\))) ) ) ) # ( !\regs[10][23]~q\ & ( \regs[8][23]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[9][23]~q\))) # (\radd2[1]~input_o\ & (\regs[11][23]~q\)))) ) ) ) # ( \regs[10][23]~q\ & ( !\regs[8][23]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) # 
-- (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[9][23]~q\))) # (\radd2[1]~input_o\ & (\regs[11][23]~q\)))) ) ) ) # ( !\regs[10][23]~q\ & ( !\regs[8][23]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[9][23]~q\))) # (\radd2[1]~input_o\ 
-- & (\regs[11][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[11][23]~q\,
	datab => \ALT_INV_regs[9][23]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[10][23]~q\,
	dataf => \ALT_INV_regs[8][23]~q\,
	combout => \Mux40~7_combout\);

-- Location: LABCELL_X29_Y6_N9
\Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~0_combout\ = ( \regs[28][23]~q\ & ( \regs[20][23]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[16][23]~q\))) # (\radd2[3]~input_o\ & (\regs[24][23]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[28][23]~q\ & ( \regs[20][23]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\regs[16][23]~q\) # (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (\regs[24][23]~q\ & (!\radd2[2]~input_o\))) ) ) ) # ( \regs[28][23]~q\ & ( !\regs[20][23]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[16][23]~q\)))) # 
-- (\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[24][23]~q\))) ) ) ) # ( !\regs[28][23]~q\ & ( !\regs[20][23]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[16][23]~q\))) # (\radd2[3]~input_o\ & (\regs[24][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[24][23]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[16][23]~q\,
	datae => \ALT_INV_regs[28][23]~q\,
	dataf => \ALT_INV_regs[20][23]~q\,
	combout => \Mux40~0_combout\);

-- Location: LABCELL_X29_Y6_N39
\Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~2_combout\ = ( \regs[22][23]~q\ & ( \regs[26][23]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[18][23]~q\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[30][23]~q\)))) ) ) ) # ( !\regs[22][23]~q\ & ( \regs[26][23]~q\ 
-- & ( (!\radd2[3]~input_o\ & (\regs[18][23]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[30][23]~q\)))) ) ) ) # ( \regs[22][23]~q\ & ( !\regs[26][23]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # 
-- (\regs[18][23]~q\))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[30][23]~q\)))) ) ) ) # ( !\regs[22][23]~q\ & ( !\regs[26][23]~q\ & ( (!\radd2[3]~input_o\ & (\regs[18][23]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\ & \regs[30][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[18][23]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[30][23]~q\,
	datae => \ALT_INV_regs[22][23]~q\,
	dataf => \ALT_INV_regs[26][23]~q\,
	combout => \Mux40~2_combout\);

-- Location: MLABCELL_X34_Y6_N15
\Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~1_combout\ = ( \regs[21][23]~q\ & ( \regs[29][23]~q\ & ( ((!\radd2[3]~input_o\ & (\regs[17][23]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][23]~q\)))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[21][23]~q\ & ( \regs[29][23]~q\ & ( (!\radd2[2]~input_o\ & 
-- ((!\radd2[3]~input_o\ & (\regs[17][23]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][23]~q\))))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)))) ) ) ) # ( \regs[21][23]~q\ & ( !\regs[29][23]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & 
-- (\regs[17][23]~q\)) # (\radd2[3]~input_o\ & ((\regs[25][23]~q\))))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) ) ) ) # ( !\regs[21][23]~q\ & ( !\regs[29][23]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[17][23]~q\)) # 
-- (\radd2[3]~input_o\ & ((\regs[25][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[17][23]~q\,
	datab => \ALT_INV_regs[25][23]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[21][23]~q\,
	dataf => \ALT_INV_regs[29][23]~q\,
	combout => \Mux40~1_combout\);

-- Location: LABCELL_X31_Y4_N21
\Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~3_combout\ = ( \regs[27][23]~q\ & ( \regs[19][23]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[23][23]~q\))) # (\radd2[3]~input_o\ & (\regs[31][23]~q\))) ) ) ) # ( !\regs[27][23]~q\ & ( \regs[19][23]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((!\radd2[2]~input_o\) # (\regs[23][23]~q\)))) # (\radd2[3]~input_o\ & (\regs[31][23]~q\ & ((\radd2[2]~input_o\)))) ) ) ) # ( \regs[27][23]~q\ & ( !\regs[19][23]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[23][23]~q\ & \radd2[2]~input_o\)))) # 
-- (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[31][23]~q\))) ) ) ) # ( !\regs[27][23]~q\ & ( !\regs[19][23]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[23][23]~q\))) # (\radd2[3]~input_o\ & (\regs[31][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[31][23]~q\,
	datab => \ALT_INV_regs[23][23]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[27][23]~q\,
	dataf => \ALT_INV_regs[19][23]~q\,
	combout => \Mux40~3_combout\);

-- Location: LABCELL_X30_Y6_N51
\Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~4_combout\ = ( \Mux40~1_combout\ & ( \Mux40~3_combout\ & ( ((!\radd2[1]~input_o\ & (\Mux40~0_combout\)) # (\radd2[1]~input_o\ & ((\Mux40~2_combout\)))) # (\radd2[0]~input_o\) ) ) ) # ( !\Mux40~1_combout\ & ( \Mux40~3_combout\ & ( 
-- (!\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & (\Mux40~0_combout\))) # (\radd2[1]~input_o\ & (((\Mux40~2_combout\)) # (\radd2[0]~input_o\))) ) ) ) # ( \Mux40~1_combout\ & ( !\Mux40~3_combout\ & ( (!\radd2[1]~input_o\ & (((\Mux40~0_combout\)) # 
-- (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (!\radd2[0]~input_o\ & ((\Mux40~2_combout\)))) ) ) ) # ( !\Mux40~1_combout\ & ( !\Mux40~3_combout\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\Mux40~0_combout\)) # (\radd2[1]~input_o\ & 
-- ((\Mux40~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux40~0_combout\,
	datad => \ALT_INV_Mux40~2_combout\,
	datae => \ALT_INV_Mux40~1_combout\,
	dataf => \ALT_INV_Mux40~3_combout\,
	combout => \Mux40~4_combout\);

-- Location: LABCELL_X31_Y6_N48
\Mux40~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~9_combout\ = ( \Mux40~7_combout\ & ( \Mux40~4_combout\ & ( (!\out2[18]~2_combout\) # ((!\out2[18]~3_combout\ & ((\Mux40~6_combout\))) # (\out2[18]~3_combout\ & (\Mux40~8_combout\))) ) ) ) # ( !\Mux40~7_combout\ & ( \Mux40~4_combout\ & ( 
-- (!\out2[18]~2_combout\ & (((!\out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & ((\Mux40~6_combout\))) # (\out2[18]~3_combout\ & (\Mux40~8_combout\)))) ) ) ) # ( \Mux40~7_combout\ & ( !\Mux40~4_combout\ & ( (!\out2[18]~2_combout\ 
-- & (((\out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & ((\Mux40~6_combout\))) # (\out2[18]~3_combout\ & (\Mux40~8_combout\)))) ) ) ) # ( !\Mux40~7_combout\ & ( !\Mux40~4_combout\ & ( (\out2[18]~2_combout\ & 
-- ((!\out2[18]~3_combout\ & ((\Mux40~6_combout\))) # (\out2[18]~3_combout\ & (\Mux40~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~2_combout\,
	datab => \ALT_INV_Mux40~8_combout\,
	datac => \ALT_INV_Mux40~6_combout\,
	datad => \ALT_INV_out2[18]~3_combout\,
	datae => \ALT_INV_Mux40~7_combout\,
	dataf => \ALT_INV_Mux40~4_combout\,
	combout => \Mux40~9_combout\);

-- Location: FF_X31_Y6_N49
\out2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux40~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(23));

-- Location: LABCELL_X27_Y6_N45
\Mux39~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~7_combout\ = ( \regs[10][24]~q\ & ( \regs[9][24]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # (\regs[8][24]~q\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[11][24]~q\))) ) ) ) # ( !\regs[10][24]~q\ & ( \regs[9][24]~q\ & ( 
-- (!\radd2[0]~input_o\ & (((\regs[8][24]~q\ & !\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)) # (\regs[11][24]~q\))) ) ) ) # ( \regs[10][24]~q\ & ( !\regs[9][24]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # 
-- (\regs[8][24]~q\)))) # (\radd2[0]~input_o\ & (\regs[11][24]~q\ & ((\radd2[1]~input_o\)))) ) ) ) # ( !\regs[10][24]~q\ & ( !\regs[9][24]~q\ & ( (!\radd2[0]~input_o\ & (((\regs[8][24]~q\ & !\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (\regs[11][24]~q\ & 
-- ((\radd2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[11][24]~q\,
	datac => \ALT_INV_regs[8][24]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[10][24]~q\,
	dataf => \ALT_INV_regs[9][24]~q\,
	combout => \Mux39~7_combout\);

-- Location: MLABCELL_X34_Y7_N45
\Mux39~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~8_combout\ = ( \regs[13][24]~q\ & ( \regs[12][24]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\regs[14][24]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][24]~q\)))) ) ) ) # ( !\regs[13][24]~q\ & ( \regs[12][24]~q\ & ( (!\radd2[1]~input_o\ & 
-- (!\radd2[0]~input_o\)) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][24]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][24]~q\))))) ) ) ) # ( \regs[13][24]~q\ & ( !\regs[12][24]~q\ & ( (!\radd2[1]~input_o\ & (\radd2[0]~input_o\)) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][24]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][24]~q\))))) ) ) ) # ( !\regs[13][24]~q\ & ( !\regs[12][24]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][24]~q\)) # (\radd2[0]~input_o\ 
-- & ((\regs[15][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[14][24]~q\,
	datad => \ALT_INV_regs[15][24]~q\,
	datae => \ALT_INV_regs[13][24]~q\,
	dataf => \ALT_INV_regs[12][24]~q\,
	combout => \Mux39~8_combout\);

-- Location: LABCELL_X30_Y2_N21
\Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~2_combout\ = ( \regs[18][24]~q\ & ( \regs[26][24]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[22][24]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][24]~q\)))) ) ) ) # ( !\regs[18][24]~q\ & ( \regs[26][24]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\regs[22][24]~q\ & (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[30][24]~q\)))) ) ) ) # ( \regs[18][24]~q\ & ( !\regs[26][24]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[22][24]~q\))) # 
-- (\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[30][24]~q\)))) ) ) ) # ( !\regs[18][24]~q\ & ( !\regs[26][24]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][24]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[22][24]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[30][24]~q\,
	datae => \ALT_INV_regs[18][24]~q\,
	dataf => \ALT_INV_regs[26][24]~q\,
	combout => \Mux39~2_combout\);

-- Location: LABCELL_X33_Y3_N45
\Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~1_combout\ = ( \regs[17][24]~q\ & ( \regs[21][24]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[25][24]~q\))) # (\radd2[2]~input_o\ & (\regs[29][24]~q\))) ) ) ) # ( !\regs[17][24]~q\ & ( \regs[21][24]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\ & \regs[25][24]~q\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[29][24]~q\))) ) ) ) # ( \regs[17][24]~q\ & ( !\regs[21][24]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[25][24]~q\)))) # 
-- (\radd2[2]~input_o\ & (\regs[29][24]~q\ & (\radd2[3]~input_o\))) ) ) ) # ( !\regs[17][24]~q\ & ( !\regs[21][24]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[25][24]~q\))) # (\radd2[2]~input_o\ & (\regs[29][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[29][24]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[25][24]~q\,
	datae => \ALT_INV_regs[17][24]~q\,
	dataf => \ALT_INV_regs[21][24]~q\,
	combout => \Mux39~1_combout\);

-- Location: LABCELL_X31_Y2_N15
\Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~3_combout\ = ( \regs[19][24]~q\ & ( \regs[27][24]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[23][24]~q\))) # (\radd2[3]~input_o\ & (\regs[31][24]~q\))) ) ) ) # ( !\regs[19][24]~q\ & ( \regs[27][24]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\regs[23][24]~q\ & \radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[31][24]~q\))) ) ) ) # ( \regs[19][24]~q\ & ( !\regs[27][24]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[23][24]~q\)))) # 
-- (\radd2[3]~input_o\ & (\regs[31][24]~q\ & ((\radd2[2]~input_o\)))) ) ) ) # ( !\regs[19][24]~q\ & ( !\regs[27][24]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[23][24]~q\))) # (\radd2[3]~input_o\ & (\regs[31][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[31][24]~q\,
	datac => \ALT_INV_regs[23][24]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[19][24]~q\,
	dataf => \ALT_INV_regs[27][24]~q\,
	combout => \Mux39~3_combout\);

-- Location: LABCELL_X33_Y6_N45
\Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~0_combout\ = ( \regs[20][24]~q\ & ( \regs[28][24]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[16][24]~q\))) # (\radd2[3]~input_o\ & (\regs[24][24]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[20][24]~q\ & ( \regs[28][24]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\regs[16][24]~q\ & !\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[24][24]~q\))) ) ) ) # ( \regs[20][24]~q\ & ( !\regs[28][24]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\) # (\regs[16][24]~q\)))) # 
-- (\radd2[3]~input_o\ & (\regs[24][24]~q\ & ((!\radd2[2]~input_o\)))) ) ) ) # ( !\regs[20][24]~q\ & ( !\regs[28][24]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[16][24]~q\))) # (\radd2[3]~input_o\ & (\regs[24][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[24][24]~q\,
	datac => \ALT_INV_regs[16][24]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[20][24]~q\,
	dataf => \ALT_INV_regs[28][24]~q\,
	combout => \Mux39~0_combout\);

-- Location: LABCELL_X31_Y3_N27
\Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~4_combout\ = ( \Mux39~3_combout\ & ( \Mux39~0_combout\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\Mux39~1_combout\)))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # (\Mux39~2_combout\))) ) ) ) # ( !\Mux39~3_combout\ & ( 
-- \Mux39~0_combout\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\Mux39~1_combout\)))) # (\radd2[1]~input_o\ & (\Mux39~2_combout\ & ((!\radd2[0]~input_o\)))) ) ) ) # ( \Mux39~3_combout\ & ( !\Mux39~0_combout\ & ( (!\radd2[1]~input_o\ & 
-- (((\Mux39~1_combout\ & \radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # (\Mux39~2_combout\))) ) ) ) # ( !\Mux39~3_combout\ & ( !\Mux39~0_combout\ & ( (!\radd2[1]~input_o\ & (((\Mux39~1_combout\ & \radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & (\Mux39~2_combout\ & ((!\radd2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_Mux39~2_combout\,
	datac => \ALT_INV_Mux39~1_combout\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_Mux39~3_combout\,
	dataf => \ALT_INV_Mux39~0_combout\,
	combout => \Mux39~4_combout\);

-- Location: LABCELL_X24_Y8_N0
\Mux39~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~5_combout\ = ( \regs[6][24]~q\ & ( \regs[5][24]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\regs[4][24]~q\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[7][24]~q\)))) ) ) ) # ( !\regs[6][24]~q\ & ( \regs[5][24]~q\ & ( 
-- (!\radd2[0]~input_o\ & (\regs[4][24]~q\ & ((!\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[7][24]~q\)))) ) ) ) # ( \regs[6][24]~q\ & ( !\regs[5][24]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # 
-- (\regs[4][24]~q\))) # (\radd2[0]~input_o\ & (((\regs[7][24]~q\ & \radd2[1]~input_o\)))) ) ) ) # ( !\regs[6][24]~q\ & ( !\regs[5][24]~q\ & ( (!\radd2[0]~input_o\ & (\regs[4][24]~q\ & ((!\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (((\regs[7][24]~q\ & 
-- \radd2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[4][24]~q\,
	datac => \ALT_INV_regs[7][24]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[6][24]~q\,
	dataf => \ALT_INV_regs[5][24]~q\,
	combout => \Mux39~5_combout\);

-- Location: MLABCELL_X25_Y7_N27
\Mux39~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~6_combout\ = ( \out2[18]~0_combout\ & ( \Mux39~5_combout\ & ( (!\out2[18]~1_combout\ & (\regs[1][24]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][24]~q\))) ) ) ) # ( !\out2[18]~0_combout\ & ( \Mux39~5_combout\ & ( (!\out2[18]~1_combout\) # 
-- (\regs[2][24]~q\) ) ) ) # ( \out2[18]~0_combout\ & ( !\Mux39~5_combout\ & ( (!\out2[18]~1_combout\ & (\regs[1][24]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][24]~q\))) ) ) ) # ( !\out2[18]~0_combout\ & ( !\Mux39~5_combout\ & ( (\out2[18]~1_combout\ & 
-- \regs[2][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[1][24]~q\,
	datab => \ALT_INV_out2[18]~1_combout\,
	datac => \ALT_INV_regs[2][24]~q\,
	datad => \ALT_INV_regs[3][24]~q\,
	datae => \ALT_INV_out2[18]~0_combout\,
	dataf => \ALT_INV_Mux39~5_combout\,
	combout => \Mux39~6_combout\);

-- Location: LABCELL_X31_Y5_N6
\Mux39~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~9_combout\ = ( \Mux39~4_combout\ & ( \Mux39~6_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux39~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux39~8_combout\)))) ) ) ) # ( !\Mux39~4_combout\ & ( \Mux39~6_combout\ & ( 
-- (!\out2[18]~2_combout\ & (\out2[18]~3_combout\ & (\Mux39~7_combout\))) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\) # ((\Mux39~8_combout\)))) ) ) ) # ( \Mux39~4_combout\ & ( !\Mux39~6_combout\ & ( (!\out2[18]~2_combout\ & ((!\out2[18]~3_combout\) # 
-- ((\Mux39~7_combout\)))) # (\out2[18]~2_combout\ & (\out2[18]~3_combout\ & ((\Mux39~8_combout\)))) ) ) ) # ( !\Mux39~4_combout\ & ( !\Mux39~6_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux39~7_combout\)) # (\out2[18]~2_combout\ & 
-- ((\Mux39~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~2_combout\,
	datab => \ALT_INV_out2[18]~3_combout\,
	datac => \ALT_INV_Mux39~7_combout\,
	datad => \ALT_INV_Mux39~8_combout\,
	datae => \ALT_INV_Mux39~4_combout\,
	dataf => \ALT_INV_Mux39~6_combout\,
	combout => \Mux39~9_combout\);

-- Location: FF_X31_Y5_N7
\out2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux39~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(24));

-- Location: LABCELL_X19_Y1_N15
\Mux38~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~8_combout\ = ( \regs[14][25]~q\ & ( \regs[13][25]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\regs[12][25]~q\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[15][25]~q\)))) ) ) ) # ( !\regs[14][25]~q\ & ( \regs[13][25]~q\ 
-- & ( (!\radd2[0]~input_o\ & (\regs[12][25]~q\ & (!\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[15][25]~q\)))) ) ) ) # ( \regs[14][25]~q\ & ( !\regs[13][25]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # 
-- (\regs[12][25]~q\))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\ & \regs[15][25]~q\)))) ) ) ) # ( !\regs[14][25]~q\ & ( !\regs[13][25]~q\ & ( (!\radd2[0]~input_o\ & (\regs[12][25]~q\ & (!\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\ & \regs[15][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[12][25]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[15][25]~q\,
	datae => \ALT_INV_regs[14][25]~q\,
	dataf => \ALT_INV_regs[13][25]~q\,
	combout => \Mux38~8_combout\);

-- Location: LABCELL_X18_Y3_N3
\Mux38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~5_combout\ = ( \regs[4][25]~q\ & ( \regs[6][25]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[5][25]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][25]~q\)))) ) ) ) # ( !\regs[4][25]~q\ & ( \regs[6][25]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][25]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][25]~q\))))) ) ) ) # ( \regs[4][25]~q\ & ( !\regs[6][25]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)))) # 
-- (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][25]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][25]~q\))))) ) ) ) # ( !\regs[4][25]~q\ & ( !\regs[6][25]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][25]~q\)) # (\radd2[1]~input_o\ & 
-- ((\regs[7][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[5][25]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[7][25]~q\,
	datae => \ALT_INV_regs[4][25]~q\,
	dataf => \ALT_INV_regs[6][25]~q\,
	combout => \Mux38~5_combout\);

-- Location: LABCELL_X18_Y3_N39
\Mux38~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~6_combout\ = ( \Mux38~5_combout\ & ( \regs[3][25]~q\ & ( (!\out2[18]~1_combout\ & ((!\out2[18]~0_combout\) # ((\regs[1][25]~q\)))) # (\out2[18]~1_combout\ & (((\regs[2][25]~q\)) # (\out2[18]~0_combout\))) ) ) ) # ( !\Mux38~5_combout\ & ( 
-- \regs[3][25]~q\ & ( (!\out2[18]~1_combout\ & (\out2[18]~0_combout\ & ((\regs[1][25]~q\)))) # (\out2[18]~1_combout\ & (((\regs[2][25]~q\)) # (\out2[18]~0_combout\))) ) ) ) # ( \Mux38~5_combout\ & ( !\regs[3][25]~q\ & ( (!\out2[18]~1_combout\ & 
-- ((!\out2[18]~0_combout\) # ((\regs[1][25]~q\)))) # (\out2[18]~1_combout\ & (!\out2[18]~0_combout\ & (\regs[2][25]~q\))) ) ) ) # ( !\Mux38~5_combout\ & ( !\regs[3][25]~q\ & ( (!\out2[18]~1_combout\ & (\out2[18]~0_combout\ & ((\regs[1][25]~q\)))) # 
-- (\out2[18]~1_combout\ & (!\out2[18]~0_combout\ & (\regs[2][25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~1_combout\,
	datab => \ALT_INV_out2[18]~0_combout\,
	datac => \ALT_INV_regs[2][25]~q\,
	datad => \ALT_INV_regs[1][25]~q\,
	datae => \ALT_INV_Mux38~5_combout\,
	dataf => \ALT_INV_regs[3][25]~q\,
	combout => \Mux38~6_combout\);

-- Location: LABCELL_X17_Y6_N36
\Mux38~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~7_combout\ = ( \regs[11][25]~q\ & ( \regs[10][25]~q\ & ( ((!\radd2[0]~input_o\ & (\regs[8][25]~q\)) # (\radd2[0]~input_o\ & ((\regs[9][25]~q\)))) # (\radd2[1]~input_o\) ) ) ) # ( !\regs[11][25]~q\ & ( \regs[10][25]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\)) # (\regs[8][25]~q\))) # (\radd2[0]~input_o\ & (((\regs[9][25]~q\ & !\radd2[1]~input_o\)))) ) ) ) # ( \regs[11][25]~q\ & ( !\regs[10][25]~q\ & ( (!\radd2[0]~input_o\ & (\regs[8][25]~q\ & ((!\radd2[1]~input_o\)))) # 
-- (\radd2[0]~input_o\ & (((\radd2[1]~input_o\) # (\regs[9][25]~q\)))) ) ) ) # ( !\regs[11][25]~q\ & ( !\regs[10][25]~q\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[8][25]~q\)) # (\radd2[0]~input_o\ & ((\regs[9][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[8][25]~q\,
	datac => \ALT_INV_regs[9][25]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[11][25]~q\,
	dataf => \ALT_INV_regs[10][25]~q\,
	combout => \Mux38~7_combout\);

-- Location: LABCELL_X22_Y3_N30
\Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~1_combout\ = ( \regs[25][25]~q\ & ( \regs[21][25]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[17][25]~q\) # (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[29][25]~q\))) ) ) ) # ( !\regs[25][25]~q\ & ( \regs[21][25]~q\ 
-- & ( (!\radd2[3]~input_o\ & (((\regs[17][25]~q\) # (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (\regs[29][25]~q\ & (\radd2[2]~input_o\))) ) ) ) # ( \regs[25][25]~q\ & ( !\regs[21][25]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & 
-- \regs[17][25]~q\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[29][25]~q\))) ) ) ) # ( !\regs[25][25]~q\ & ( !\regs[21][25]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[17][25]~q\)))) # (\radd2[3]~input_o\ & 
-- (\regs[29][25]~q\ & (\radd2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[29][25]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[17][25]~q\,
	datae => \ALT_INV_regs[25][25]~q\,
	dataf => \ALT_INV_regs[21][25]~q\,
	combout => \Mux38~1_combout\);

-- Location: LABCELL_X23_Y1_N42
\Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~3_combout\ = ( \regs[19][25]~q\ & ( \regs[23][25]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[27][25]~q\))) # (\radd2[2]~input_o\ & (\regs[31][25]~q\))) ) ) ) # ( !\regs[19][25]~q\ & ( \regs[23][25]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\regs[27][25]~q\ & \radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[31][25]~q\))) ) ) ) # ( \regs[19][25]~q\ & ( !\regs[23][25]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[27][25]~q\)))) # 
-- (\radd2[2]~input_o\ & (\regs[31][25]~q\ & ((\radd2[3]~input_o\)))) ) ) ) # ( !\regs[19][25]~q\ & ( !\regs[23][25]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[27][25]~q\))) # (\radd2[2]~input_o\ & (\regs[31][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[31][25]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[27][25]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[19][25]~q\,
	dataf => \ALT_INV_regs[23][25]~q\,
	combout => \Mux38~3_combout\);

-- Location: LABCELL_X23_Y2_N48
\Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~2_combout\ = ( \regs[18][25]~q\ & ( \regs[22][25]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & ((\regs[26][25]~q\))) # (\radd2[2]~input_o\ & (\regs[30][25]~q\))) ) ) ) # ( !\regs[18][25]~q\ & ( \regs[22][25]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\regs[26][25]~q\ & \radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[30][25]~q\))) ) ) ) # ( \regs[18][25]~q\ & ( !\regs[22][25]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[26][25]~q\)))) # 
-- (\radd2[2]~input_o\ & (\regs[30][25]~q\ & ((\radd2[3]~input_o\)))) ) ) ) # ( !\regs[18][25]~q\ & ( !\regs[22][25]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & ((\regs[26][25]~q\))) # (\radd2[2]~input_o\ & (\regs[30][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][25]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[26][25]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[18][25]~q\,
	dataf => \ALT_INV_regs[22][25]~q\,
	combout => \Mux38~2_combout\);

-- Location: LABCELL_X23_Y2_N21
\Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = ( \regs[20][25]~q\ & ( \regs[24][25]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # (\regs[16][25]~q\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[28][25]~q\)))) ) ) ) # ( !\regs[20][25]~q\ & ( \regs[24][25]~q\ 
-- & ( (!\radd2[3]~input_o\ & (\regs[16][25]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[28][25]~q\)))) ) ) ) # ( \regs[20][25]~q\ & ( !\regs[24][25]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\)) # 
-- (\regs[16][25]~q\))) # (\radd2[3]~input_o\ & (((\radd2[2]~input_o\ & \regs[28][25]~q\)))) ) ) ) # ( !\regs[20][25]~q\ & ( !\regs[24][25]~q\ & ( (!\radd2[3]~input_o\ & (\regs[16][25]~q\ & (!\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & 
-- (((\radd2[2]~input_o\ & \regs[28][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[16][25]~q\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[28][25]~q\,
	datae => \ALT_INV_regs[20][25]~q\,
	dataf => \ALT_INV_regs[24][25]~q\,
	combout => \Mux38~0_combout\);

-- Location: LABCELL_X23_Y4_N15
\Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~4_combout\ = ( \Mux38~2_combout\ & ( \Mux38~0_combout\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\Mux38~1_combout\)) # (\radd2[1]~input_o\ & ((\Mux38~3_combout\)))) ) ) ) # ( !\Mux38~2_combout\ & ( \Mux38~0_combout\ & ( 
-- (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\Mux38~1_combout\))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\ & \Mux38~3_combout\)))) ) ) ) # ( \Mux38~2_combout\ & ( !\Mux38~0_combout\ & ( (!\radd2[1]~input_o\ & (\Mux38~1_combout\ & 
-- (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\Mux38~3_combout\)))) ) ) ) # ( !\Mux38~2_combout\ & ( !\Mux38~0_combout\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\Mux38~1_combout\)) # (\radd2[1]~input_o\ & 
-- ((\Mux38~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_Mux38~1_combout\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_Mux38~3_combout\,
	datae => \ALT_INV_Mux38~2_combout\,
	dataf => \ALT_INV_Mux38~0_combout\,
	combout => \Mux38~4_combout\);

-- Location: LABCELL_X23_Y4_N18
\Mux38~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~9_combout\ = ( \Mux38~7_combout\ & ( \Mux38~4_combout\ & ( (!\out2[18]~2_combout\) # ((!\out2[18]~3_combout\ & ((\Mux38~6_combout\))) # (\out2[18]~3_combout\ & (\Mux38~8_combout\))) ) ) ) # ( !\Mux38~7_combout\ & ( \Mux38~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & ((!\out2[18]~2_combout\) # ((\Mux38~6_combout\)))) # (\out2[18]~3_combout\ & (\out2[18]~2_combout\ & (\Mux38~8_combout\))) ) ) ) # ( \Mux38~7_combout\ & ( !\Mux38~4_combout\ & ( (!\out2[18]~3_combout\ & (\out2[18]~2_combout\ & 
-- ((\Mux38~6_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\) # ((\Mux38~8_combout\)))) ) ) ) # ( !\Mux38~7_combout\ & ( !\Mux38~4_combout\ & ( (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\ & ((\Mux38~6_combout\))) # (\out2[18]~3_combout\ & 
-- (\Mux38~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_Mux38~8_combout\,
	datad => \ALT_INV_Mux38~6_combout\,
	datae => \ALT_INV_Mux38~7_combout\,
	dataf => \ALT_INV_Mux38~4_combout\,
	combout => \Mux38~9_combout\);

-- Location: FF_X23_Y4_N19
\out2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux38~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(25));

-- Location: LABCELL_X31_Y8_N15
\Mux37~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~7_combout\ = ( \radd2[0]~input_o\ & ( \regs[9][26]~q\ & ( (!\radd2[1]~input_o\) # (\regs[11][26]~q\) ) ) ) # ( !\radd2[0]~input_o\ & ( \regs[9][26]~q\ & ( (!\radd2[1]~input_o\ & (\regs[8][26]~q\)) # (\radd2[1]~input_o\ & ((\regs[10][26]~q\))) ) ) ) 
-- # ( \radd2[0]~input_o\ & ( !\regs[9][26]~q\ & ( (\regs[11][26]~q\ & \radd2[1]~input_o\) ) ) ) # ( !\radd2[0]~input_o\ & ( !\regs[9][26]~q\ & ( (!\radd2[1]~input_o\ & (\regs[8][26]~q\)) # (\radd2[1]~input_o\ & ((\regs[10][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[8][26]~q\,
	datab => \ALT_INV_regs[11][26]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[10][26]~q\,
	datae => \ALT_INV_radd2[0]~input_o\,
	dataf => \ALT_INV_regs[9][26]~q\,
	combout => \Mux37~7_combout\);

-- Location: LABCELL_X36_Y4_N30
\Mux37~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~8_combout\ = ( \regs[14][26]~q\ & ( \regs[13][26]~q\ & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\) # (\regs[12][26]~q\)))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[15][26]~q\))) ) ) ) # ( !\regs[14][26]~q\ & ( \regs[13][26]~q\ 
-- & ( (!\radd2[1]~input_o\ & (((\radd2[0]~input_o\) # (\regs[12][26]~q\)))) # (\radd2[1]~input_o\ & (\regs[15][26]~q\ & ((\radd2[0]~input_o\)))) ) ) ) # ( \regs[14][26]~q\ & ( !\regs[13][26]~q\ & ( (!\radd2[1]~input_o\ & (((\regs[12][26]~q\ & 
-- !\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[15][26]~q\))) ) ) ) # ( !\regs[14][26]~q\ & ( !\regs[13][26]~q\ & ( (!\radd2[1]~input_o\ & (((\regs[12][26]~q\ & !\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & 
-- (\regs[15][26]~q\ & ((\radd2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[15][26]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[12][26]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[14][26]~q\,
	dataf => \ALT_INV_regs[13][26]~q\,
	combout => \Mux37~8_combout\);

-- Location: LABCELL_X31_Y3_N30
\Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~1_combout\ = ( \regs[25][26]~q\ & ( \regs[17][26]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[21][26]~q\))) # (\radd2[3]~input_o\ & (\regs[29][26]~q\))) ) ) ) # ( !\regs[25][26]~q\ & ( \regs[17][26]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[21][26]~q\))) # (\radd2[3]~input_o\ & (\regs[29][26]~q\)))) ) ) ) # ( \regs[25][26]~q\ & ( !\regs[17][26]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[21][26]~q\))) # (\radd2[3]~input_o\ & (\regs[29][26]~q\)))) ) ) ) # ( !\regs[25][26]~q\ & ( !\regs[17][26]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[21][26]~q\))) # 
-- (\radd2[3]~input_o\ & (\regs[29][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[29][26]~q\,
	datac => \ALT_INV_regs[21][26]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[25][26]~q\,
	dataf => \ALT_INV_regs[17][26]~q\,
	combout => \Mux37~1_combout\);

-- Location: LABCELL_X30_Y3_N54
\Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~0_combout\ = ( \radd2[3]~input_o\ & ( \regs[28][26]~q\ & ( (\regs[24][26]~q\) # (\radd2[2]~input_o\) ) ) ) # ( !\radd2[3]~input_o\ & ( \regs[28][26]~q\ & ( (!\radd2[2]~input_o\ & (\regs[16][26]~q\)) # (\radd2[2]~input_o\ & ((\regs[20][26]~q\))) ) ) 
-- ) # ( \radd2[3]~input_o\ & ( !\regs[28][26]~q\ & ( (!\radd2[2]~input_o\ & \regs[24][26]~q\) ) ) ) # ( !\radd2[3]~input_o\ & ( !\regs[28][26]~q\ & ( (!\radd2[2]~input_o\ & (\regs[16][26]~q\)) # (\radd2[2]~input_o\ & ((\regs[20][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[16][26]~q\,
	datac => \ALT_INV_regs[20][26]~q\,
	datad => \ALT_INV_regs[24][26]~q\,
	datae => \ALT_INV_radd2[3]~input_o\,
	dataf => \ALT_INV_regs[28][26]~q\,
	combout => \Mux37~0_combout\);

-- Location: LABCELL_X30_Y2_N33
\Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~2_combout\ = ( \radd2[2]~input_o\ & ( \regs[18][26]~q\ & ( (!\radd2[3]~input_o\ & ((\regs[22][26]~q\))) # (\radd2[3]~input_o\ & (\regs[30][26]~q\)) ) ) ) # ( !\radd2[2]~input_o\ & ( \regs[18][26]~q\ & ( (!\radd2[3]~input_o\) # (\regs[26][26]~q\) ) 
-- ) ) # ( \radd2[2]~input_o\ & ( !\regs[18][26]~q\ & ( (!\radd2[3]~input_o\ & ((\regs[22][26]~q\))) # (\radd2[3]~input_o\ & (\regs[30][26]~q\)) ) ) ) # ( !\radd2[2]~input_o\ & ( !\regs[18][26]~q\ & ( (\regs[26][26]~q\ & \radd2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[26][26]~q\,
	datab => \ALT_INV_regs[30][26]~q\,
	datac => \ALT_INV_regs[22][26]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_radd2[2]~input_o\,
	dataf => \ALT_INV_regs[18][26]~q\,
	combout => \Mux37~2_combout\);

-- Location: LABCELL_X33_Y2_N24
\Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~3_combout\ = ( \regs[23][26]~q\ & ( \regs[27][26]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[19][26]~q\)) # (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[31][26]~q\)))) ) ) ) # ( !\regs[23][26]~q\ & ( \regs[27][26]~q\ 
-- & ( (!\radd2[2]~input_o\ & (((\regs[19][26]~q\)) # (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & (\radd2[3]~input_o\ & ((\regs[31][26]~q\)))) ) ) ) # ( \regs[23][26]~q\ & ( !\regs[27][26]~q\ & ( (!\radd2[2]~input_o\ & (!\radd2[3]~input_o\ & 
-- (\regs[19][26]~q\))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[31][26]~q\)))) ) ) ) # ( !\regs[23][26]~q\ & ( !\regs[27][26]~q\ & ( (!\radd2[2]~input_o\ & (!\radd2[3]~input_o\ & (\regs[19][26]~q\))) # (\radd2[2]~input_o\ & 
-- (\radd2[3]~input_o\ & ((\regs[31][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[19][26]~q\,
	datad => \ALT_INV_regs[31][26]~q\,
	datae => \ALT_INV_regs[23][26]~q\,
	dataf => \ALT_INV_regs[27][26]~q\,
	combout => \Mux37~3_combout\);

-- Location: LABCELL_X31_Y3_N15
\Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~4_combout\ = ( \Mux37~2_combout\ & ( \Mux37~3_combout\ & ( ((!\radd2[0]~input_o\ & ((\Mux37~0_combout\))) # (\radd2[0]~input_o\ & (\Mux37~1_combout\))) # (\radd2[1]~input_o\) ) ) ) # ( !\Mux37~2_combout\ & ( \Mux37~3_combout\ & ( 
-- (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\Mux37~0_combout\))) # (\radd2[0]~input_o\ & (\Mux37~1_combout\)))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\)) ) ) ) # ( \Mux37~2_combout\ & ( !\Mux37~3_combout\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & ((\Mux37~0_combout\))) # (\radd2[0]~input_o\ & (\Mux37~1_combout\)))) # (\radd2[1]~input_o\ & (!\radd2[0]~input_o\)) ) ) ) # ( !\Mux37~2_combout\ & ( !\Mux37~3_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & 
-- ((\Mux37~0_combout\))) # (\radd2[0]~input_o\ & (\Mux37~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux37~1_combout\,
	datad => \ALT_INV_Mux37~0_combout\,
	datae => \ALT_INV_Mux37~2_combout\,
	dataf => \ALT_INV_Mux37~3_combout\,
	combout => \Mux37~4_combout\);

-- Location: MLABCELL_X25_Y7_N57
\Mux37~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~5_combout\ = ( \regs[4][26]~q\ & ( \regs[6][26]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[5][26]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][26]~q\)))) ) ) ) # ( !\regs[4][26]~q\ & ( \regs[6][26]~q\ & ( (!\radd2[1]~input_o\ & 
-- (\regs[5][26]~q\ & (\radd2[0]~input_o\))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[7][26]~q\)))) ) ) ) # ( \regs[4][26]~q\ & ( !\regs[6][26]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[5][26]~q\))) # (\radd2[1]~input_o\ 
-- & (((\radd2[0]~input_o\ & \regs[7][26]~q\)))) ) ) ) # ( !\regs[4][26]~q\ & ( !\regs[6][26]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][26]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[5][26]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[7][26]~q\,
	datae => \ALT_INV_regs[4][26]~q\,
	dataf => \ALT_INV_regs[6][26]~q\,
	combout => \Mux37~5_combout\);

-- Location: LABCELL_X27_Y7_N6
\Mux37~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~6_combout\ = ( \regs[2][26]~q\ & ( \Mux37~5_combout\ & ( (!\out2[18]~0_combout\) # ((!\out2[18]~1_combout\ & (\regs[1][26]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][26]~q\)))) ) ) ) # ( !\regs[2][26]~q\ & ( \Mux37~5_combout\ & ( 
-- (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)))) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][26]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][26]~q\))))) ) ) ) # ( \regs[2][26]~q\ & ( !\Mux37~5_combout\ & ( (!\out2[18]~0_combout\ & 
-- (((\out2[18]~1_combout\)))) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][26]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][26]~q\))))) ) ) ) # ( !\regs[2][26]~q\ & ( !\Mux37~5_combout\ & ( (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & 
-- (\regs[1][26]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[1][26]~q\,
	datab => \ALT_INV_out2[18]~0_combout\,
	datac => \ALT_INV_out2[18]~1_combout\,
	datad => \ALT_INV_regs[3][26]~q\,
	datae => \ALT_INV_regs[2][26]~q\,
	dataf => \ALT_INV_Mux37~5_combout\,
	combout => \Mux37~6_combout\);

-- Location: LABCELL_X31_Y5_N36
\Mux37~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~9_combout\ = ( \Mux37~4_combout\ & ( \Mux37~6_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux37~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux37~8_combout\)))) ) ) ) # ( !\Mux37~4_combout\ & ( \Mux37~6_combout\ & ( 
-- (!\out2[18]~2_combout\ & (\Mux37~7_combout\ & ((\out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & (((!\out2[18]~3_combout\) # (\Mux37~8_combout\)))) ) ) ) # ( \Mux37~4_combout\ & ( !\Mux37~6_combout\ & ( (!\out2[18]~2_combout\ & 
-- (((!\out2[18]~3_combout\)) # (\Mux37~7_combout\))) # (\out2[18]~2_combout\ & (((\Mux37~8_combout\ & \out2[18]~3_combout\)))) ) ) ) # ( !\Mux37~4_combout\ & ( !\Mux37~6_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux37~7_combout\)) # 
-- (\out2[18]~2_combout\ & ((\Mux37~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~2_combout\,
	datab => \ALT_INV_Mux37~7_combout\,
	datac => \ALT_INV_Mux37~8_combout\,
	datad => \ALT_INV_out2[18]~3_combout\,
	datae => \ALT_INV_Mux37~4_combout\,
	dataf => \ALT_INV_Mux37~6_combout\,
	combout => \Mux37~9_combout\);

-- Location: FF_X31_Y5_N37
\out2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux37~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(26));

-- Location: LABCELL_X33_Y1_N21
\Mux36~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~8_combout\ = ( \regs[14][27]~q\ & ( \regs[12][27]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[13][27]~q\)) # (\radd2[1]~input_o\ & ((\regs[15][27]~q\)))) ) ) ) # ( !\regs[14][27]~q\ & ( \regs[12][27]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((!\radd2[0]~input_o\)) # (\regs[13][27]~q\))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\ & \regs[15][27]~q\)))) ) ) ) # ( \regs[14][27]~q\ & ( !\regs[12][27]~q\ & ( (!\radd2[1]~input_o\ & (\regs[13][27]~q\ & (\radd2[0]~input_o\))) # 
-- (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[15][27]~q\)))) ) ) ) # ( !\regs[14][27]~q\ & ( !\regs[12][27]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[13][27]~q\)) # (\radd2[1]~input_o\ & ((\regs[15][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[13][27]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[15][27]~q\,
	datae => \ALT_INV_regs[14][27]~q\,
	dataf => \ALT_INV_regs[12][27]~q\,
	combout => \Mux36~8_combout\);

-- Location: MLABCELL_X25_Y6_N9
\Mux36~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~7_combout\ = ( \regs[10][27]~q\ & ( \regs[8][27]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[9][27]~q\)) # (\radd2[1]~input_o\ & ((\regs[11][27]~q\)))) ) ) ) # ( !\regs[10][27]~q\ & ( \regs[8][27]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((!\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[9][27]~q\)) # (\radd2[1]~input_o\ & ((\regs[11][27]~q\))))) ) ) ) # ( \regs[10][27]~q\ & ( !\regs[8][27]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) # 
-- (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[9][27]~q\)) # (\radd2[1]~input_o\ & ((\regs[11][27]~q\))))) ) ) ) # ( !\regs[10][27]~q\ & ( !\regs[8][27]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[9][27]~q\)) # (\radd2[1]~input_o\ & 
-- ((\regs[11][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[9][27]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[11][27]~q\,
	datae => \ALT_INV_regs[10][27]~q\,
	dataf => \ALT_INV_regs[8][27]~q\,
	combout => \Mux36~7_combout\);

-- Location: MLABCELL_X25_Y7_N45
\Mux36~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~5_combout\ = ( \regs[4][27]~q\ & ( \regs[7][27]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[5][27]~q\))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\) # (\regs[6][27]~q\)))) ) ) ) # ( !\regs[4][27]~q\ & ( \regs[7][27]~q\ & ( 
-- (!\radd2[1]~input_o\ & (\regs[5][27]~q\ & ((\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\) # (\regs[6][27]~q\)))) ) ) ) # ( \regs[4][27]~q\ & ( !\regs[7][27]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # 
-- (\regs[5][27]~q\))) # (\radd2[1]~input_o\ & (((\regs[6][27]~q\ & !\radd2[0]~input_o\)))) ) ) ) # ( !\regs[4][27]~q\ & ( !\regs[7][27]~q\ & ( (!\radd2[1]~input_o\ & (\regs[5][27]~q\ & ((\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (((\regs[6][27]~q\ & 
-- !\radd2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[5][27]~q\,
	datac => \ALT_INV_regs[6][27]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[4][27]~q\,
	dataf => \ALT_INV_regs[7][27]~q\,
	combout => \Mux36~5_combout\);

-- Location: MLABCELL_X25_Y7_N9
\Mux36~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~6_combout\ = ( \Mux36~5_combout\ & ( \regs[3][27]~q\ & ( (!\out2[18]~0_combout\ & ((!\out2[18]~1_combout\) # ((\regs[2][27]~q\)))) # (\out2[18]~0_combout\ & (((\regs[1][27]~q\)) # (\out2[18]~1_combout\))) ) ) ) # ( !\Mux36~5_combout\ & ( 
-- \regs[3][27]~q\ & ( (!\out2[18]~0_combout\ & (\out2[18]~1_combout\ & ((\regs[2][27]~q\)))) # (\out2[18]~0_combout\ & (((\regs[1][27]~q\)) # (\out2[18]~1_combout\))) ) ) ) # ( \Mux36~5_combout\ & ( !\regs[3][27]~q\ & ( (!\out2[18]~0_combout\ & 
-- ((!\out2[18]~1_combout\) # ((\regs[2][27]~q\)))) # (\out2[18]~0_combout\ & (!\out2[18]~1_combout\ & (\regs[1][27]~q\))) ) ) ) # ( !\Mux36~5_combout\ & ( !\regs[3][27]~q\ & ( (!\out2[18]~0_combout\ & (\out2[18]~1_combout\ & ((\regs[2][27]~q\)))) # 
-- (\out2[18]~0_combout\ & (!\out2[18]~1_combout\ & (\regs[1][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~0_combout\,
	datab => \ALT_INV_out2[18]~1_combout\,
	datac => \ALT_INV_regs[1][27]~q\,
	datad => \ALT_INV_regs[2][27]~q\,
	datae => \ALT_INV_Mux36~5_combout\,
	dataf => \ALT_INV_regs[3][27]~q\,
	combout => \Mux36~6_combout\);

-- Location: LABCELL_X30_Y1_N9
\Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~2_combout\ = ( \regs[22][27]~q\ & ( \regs[26][27]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[18][27]~q\) # (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[30][27]~q\))) ) ) ) # ( !\regs[22][27]~q\ & ( \regs[26][27]~q\ 
-- & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[18][27]~q\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[30][27]~q\))) ) ) ) # ( \regs[22][27]~q\ & ( !\regs[26][27]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[18][27]~q\) # 
-- (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (\regs[30][27]~q\ & (\radd2[2]~input_o\))) ) ) ) # ( !\regs[22][27]~q\ & ( !\regs[26][27]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[18][27]~q\)))) # (\radd2[3]~input_o\ & (\regs[30][27]~q\ 
-- & (\radd2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][27]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[18][27]~q\,
	datae => \ALT_INV_regs[22][27]~q\,
	dataf => \ALT_INV_regs[26][27]~q\,
	combout => \Mux36~2_combout\);

-- Location: LABCELL_X31_Y1_N27
\Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~3_combout\ = ( \regs[19][27]~q\ & ( \regs[27][27]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][27]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][27]~q\)))) ) ) ) # ( !\regs[19][27]~q\ & ( \regs[27][27]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\regs[23][27]~q\ & ((\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[31][27]~q\)))) ) ) ) # ( \regs[19][27]~q\ & ( !\regs[27][27]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[23][27]~q\))) # 
-- (\radd2[3]~input_o\ & (((\regs[31][27]~q\ & \radd2[2]~input_o\)))) ) ) ) # ( !\regs[19][27]~q\ & ( !\regs[27][27]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][27]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[23][27]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[31][27]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[19][27]~q\,
	dataf => \ALT_INV_regs[27][27]~q\,
	combout => \Mux36~3_combout\);

-- Location: LABCELL_X33_Y3_N3
\Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~1_combout\ = ( \regs[25][27]~q\ & ( \regs[21][27]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[17][27]~q\)) # (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[29][27]~q\)))) ) ) ) # ( !\regs[25][27]~q\ & ( \regs[21][27]~q\ 
-- & ( (!\radd2[2]~input_o\ & (!\radd2[3]~input_o\ & ((\regs[17][27]~q\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[29][27]~q\)))) ) ) ) # ( \regs[25][27]~q\ & ( !\regs[21][27]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[17][27]~q\)) # 
-- (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & (\radd2[3]~input_o\ & (\regs[29][27]~q\))) ) ) ) # ( !\regs[25][27]~q\ & ( !\regs[21][27]~q\ & ( (!\radd2[2]~input_o\ & (!\radd2[3]~input_o\ & ((\regs[17][27]~q\)))) # (\radd2[2]~input_o\ & 
-- (\radd2[3]~input_o\ & (\regs[29][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[29][27]~q\,
	datad => \ALT_INV_regs[17][27]~q\,
	datae => \ALT_INV_regs[25][27]~q\,
	dataf => \ALT_INV_regs[21][27]~q\,
	combout => \Mux36~1_combout\);

-- Location: LABCELL_X30_Y3_N3
\Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~0_combout\ = ( \regs[28][27]~q\ & ( \regs[20][27]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[16][27]~q\))) # (\radd2[3]~input_o\ & (\regs[24][27]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[28][27]~q\ & ( \regs[20][27]~q\ & ( (!\radd2[2]~input_o\ & 
-- ((!\radd2[3]~input_o\ & ((\regs[16][27]~q\))) # (\radd2[3]~input_o\ & (\regs[24][27]~q\)))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) ) ) ) # ( \regs[28][27]~q\ & ( !\regs[20][27]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & 
-- ((\regs[16][27]~q\))) # (\radd2[3]~input_o\ & (\regs[24][27]~q\)))) # (\radd2[2]~input_o\ & (((\radd2[3]~input_o\)))) ) ) ) # ( !\regs[28][27]~q\ & ( !\regs[20][27]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[16][27]~q\))) # 
-- (\radd2[3]~input_o\ & (\regs[24][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[24][27]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[16][27]~q\,
	datae => \ALT_INV_regs[28][27]~q\,
	dataf => \ALT_INV_regs[20][27]~q\,
	combout => \Mux36~0_combout\);

-- Location: LABCELL_X30_Y1_N3
\Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~4_combout\ = ( \Mux36~1_combout\ & ( \Mux36~0_combout\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\Mux36~2_combout\)) # (\radd2[0]~input_o\ & ((\Mux36~3_combout\)))) ) ) ) # ( !\Mux36~1_combout\ & ( \Mux36~0_combout\ & ( 
-- (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\) # ((\Mux36~2_combout\)))) # (\radd2[0]~input_o\ & (\radd2[1]~input_o\ & ((\Mux36~3_combout\)))) ) ) ) # ( \Mux36~1_combout\ & ( !\Mux36~0_combout\ & ( (!\radd2[0]~input_o\ & (\radd2[1]~input_o\ & 
-- (\Mux36~2_combout\))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\) # ((\Mux36~3_combout\)))) ) ) ) # ( !\Mux36~1_combout\ & ( !\Mux36~0_combout\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\Mux36~2_combout\)) # (\radd2[0]~input_o\ & 
-- ((\Mux36~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_Mux36~2_combout\,
	datad => \ALT_INV_Mux36~3_combout\,
	datae => \ALT_INV_Mux36~1_combout\,
	dataf => \ALT_INV_Mux36~0_combout\,
	combout => \Mux36~4_combout\);

-- Location: LABCELL_X31_Y5_N42
\Mux36~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~9_combout\ = ( \Mux36~6_combout\ & ( \Mux36~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & ((\Mux36~7_combout\))) # (\out2[18]~2_combout\ & (\Mux36~8_combout\))) ) ) ) # ( !\Mux36~6_combout\ & ( \Mux36~4_combout\ & ( 
-- (!\out2[18]~2_combout\ & ((!\out2[18]~3_combout\) # ((\Mux36~7_combout\)))) # (\out2[18]~2_combout\ & (\out2[18]~3_combout\ & (\Mux36~8_combout\))) ) ) ) # ( \Mux36~6_combout\ & ( !\Mux36~4_combout\ & ( (!\out2[18]~2_combout\ & (\out2[18]~3_combout\ & 
-- ((\Mux36~7_combout\)))) # (\out2[18]~2_combout\ & ((!\out2[18]~3_combout\) # ((\Mux36~8_combout\)))) ) ) ) # ( !\Mux36~6_combout\ & ( !\Mux36~4_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux36~7_combout\))) # (\out2[18]~2_combout\ & 
-- (\Mux36~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~2_combout\,
	datab => \ALT_INV_out2[18]~3_combout\,
	datac => \ALT_INV_Mux36~8_combout\,
	datad => \ALT_INV_Mux36~7_combout\,
	datae => \ALT_INV_Mux36~6_combout\,
	dataf => \ALT_INV_Mux36~4_combout\,
	combout => \Mux36~9_combout\);

-- Location: FF_X31_Y5_N43
\out2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux36~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(27));

-- Location: LABCELL_X33_Y1_N45
\Mux35~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~8_combout\ = ( \regs[15][28]~q\ & ( \regs[13][28]~q\ & ( ((!\radd2[1]~input_o\ & ((\regs[12][28]~q\))) # (\radd2[1]~input_o\ & (\regs[14][28]~q\))) # (\radd2[0]~input_o\) ) ) ) # ( !\regs[15][28]~q\ & ( \regs[13][28]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\regs[12][28]~q\) # (\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (\regs[14][28]~q\ & (!\radd2[0]~input_o\))) ) ) ) # ( \regs[15][28]~q\ & ( !\regs[13][28]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\ & \regs[12][28]~q\)))) # 
-- (\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # (\regs[14][28]~q\))) ) ) ) # ( !\regs[15][28]~q\ & ( !\regs[13][28]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[12][28]~q\))) # (\radd2[1]~input_o\ & (\regs[14][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[14][28]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[12][28]~q\,
	datae => \ALT_INV_regs[15][28]~q\,
	dataf => \ALT_INV_regs[13][28]~q\,
	combout => \Mux35~8_combout\);

-- Location: LABCELL_X27_Y6_N27
\Mux35~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~7_combout\ = ( \regs[8][28]~q\ & ( \regs[9][28]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\regs[10][28]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][28]~q\)))) ) ) ) # ( !\regs[8][28]~q\ & ( \regs[9][28]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[10][28]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][28]~q\))))) ) ) ) # ( \regs[8][28]~q\ & ( !\regs[9][28]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[10][28]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][28]~q\))))) ) ) ) # ( !\regs[8][28]~q\ & ( !\regs[9][28]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[10][28]~q\)) # (\radd2[0]~input_o\ & 
-- ((\regs[11][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[10][28]~q\,
	datac => \ALT_INV_regs[11][28]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[8][28]~q\,
	dataf => \ALT_INV_regs[9][28]~q\,
	combout => \Mux35~7_combout\);

-- Location: LABCELL_X31_Y3_N3
\Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~1_combout\ = ( \regs[25][28]~q\ & ( \regs[17][28]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[21][28]~q\)) # (\radd2[3]~input_o\ & ((\regs[29][28]~q\)))) ) ) ) # ( !\regs[25][28]~q\ & ( \regs[17][28]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[21][28]~q\)) # (\radd2[3]~input_o\ & ((\regs[29][28]~q\))))) ) ) ) # ( \regs[25][28]~q\ & ( !\regs[17][28]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[21][28]~q\)) # (\radd2[3]~input_o\ & ((\regs[29][28]~q\))))) ) ) ) # ( !\regs[25][28]~q\ & ( !\regs[17][28]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[21][28]~q\)) # (\radd2[3]~input_o\ 
-- & ((\regs[29][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[21][28]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[29][28]~q\,
	datae => \ALT_INV_regs[25][28]~q\,
	dataf => \ALT_INV_regs[17][28]~q\,
	combout => \Mux35~1_combout\);

-- Location: LABCELL_X36_Y3_N24
\Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~0_combout\ = ( \regs[24][28]~q\ & ( \regs[20][28]~q\ & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\) # (\regs[16][28]~q\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[28][28]~q\))) ) ) ) # ( !\regs[24][28]~q\ & ( \regs[20][28]~q\ 
-- & ( (!\radd2[3]~input_o\ & (((\radd2[2]~input_o\) # (\regs[16][28]~q\)))) # (\radd2[3]~input_o\ & (\regs[28][28]~q\ & ((\radd2[2]~input_o\)))) ) ) ) # ( \regs[24][28]~q\ & ( !\regs[20][28]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[16][28]~q\ & 
-- !\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[28][28]~q\))) ) ) ) # ( !\regs[24][28]~q\ & ( !\regs[20][28]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[16][28]~q\ & !\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & 
-- (\regs[28][28]~q\ & ((\radd2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[28][28]~q\,
	datac => \ALT_INV_regs[16][28]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[24][28]~q\,
	dataf => \ALT_INV_regs[20][28]~q\,
	combout => \Mux35~0_combout\);

-- Location: LABCELL_X30_Y6_N57
\Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~2_combout\ = ( \regs[26][28]~q\ & ( \regs[22][28]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[18][28]~q\)) # (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[30][28]~q\)))) ) ) ) # ( !\regs[26][28]~q\ & ( \regs[22][28]~q\ 
-- & ( (!\radd2[3]~input_o\ & (((\regs[18][28]~q\)) # (\radd2[2]~input_o\))) # (\radd2[3]~input_o\ & (\radd2[2]~input_o\ & ((\regs[30][28]~q\)))) ) ) ) # ( \regs[26][28]~q\ & ( !\regs[22][28]~q\ & ( (!\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & 
-- (\regs[18][28]~q\))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[30][28]~q\)))) ) ) ) # ( !\regs[26][28]~q\ & ( !\regs[22][28]~q\ & ( (!\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & (\regs[18][28]~q\))) # (\radd2[3]~input_o\ & 
-- (\radd2[2]~input_o\ & ((\regs[30][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[18][28]~q\,
	datad => \ALT_INV_regs[30][28]~q\,
	datae => \ALT_INV_regs[26][28]~q\,
	dataf => \ALT_INV_regs[22][28]~q\,
	combout => \Mux35~2_combout\);

-- Location: LABCELL_X29_Y6_N57
\Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~3_combout\ = ( \regs[19][28]~q\ & ( \regs[27][28]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][28]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][28]~q\)))) ) ) ) # ( !\regs[19][28]~q\ & ( \regs[27][28]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\radd2[2]~input_o\ & (\regs[23][28]~q\))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[31][28]~q\)))) ) ) ) # ( \regs[19][28]~q\ & ( !\regs[27][28]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[23][28]~q\)))) # 
-- (\radd2[3]~input_o\ & (\radd2[2]~input_o\ & ((\regs[31][28]~q\)))) ) ) ) # ( !\regs[19][28]~q\ & ( !\regs[27][28]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][28]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[23][28]~q\,
	datad => \ALT_INV_regs[31][28]~q\,
	datae => \ALT_INV_regs[19][28]~q\,
	dataf => \ALT_INV_regs[27][28]~q\,
	combout => \Mux35~3_combout\);

-- Location: LABCELL_X35_Y3_N54
\Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~4_combout\ = ( \Mux35~2_combout\ & ( \Mux35~3_combout\ & ( ((!\radd2[0]~input_o\ & ((\Mux35~0_combout\))) # (\radd2[0]~input_o\ & (\Mux35~1_combout\))) # (\radd2[1]~input_o\) ) ) ) # ( !\Mux35~2_combout\ & ( \Mux35~3_combout\ & ( 
-- (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\ & \Mux35~0_combout\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\Mux35~1_combout\))) ) ) ) # ( \Mux35~2_combout\ & ( !\Mux35~3_combout\ & ( (!\radd2[0]~input_o\ & (((\Mux35~0_combout\) # 
-- (\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & (\Mux35~1_combout\ & (!\radd2[1]~input_o\))) ) ) ) # ( !\Mux35~2_combout\ & ( !\Mux35~3_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\Mux35~0_combout\))) # (\radd2[0]~input_o\ & 
-- (\Mux35~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_Mux35~1_combout\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_Mux35~0_combout\,
	datae => \ALT_INV_Mux35~2_combout\,
	dataf => \ALT_INV_Mux35~3_combout\,
	combout => \Mux35~4_combout\);

-- Location: MLABCELL_X25_Y7_N33
\Mux35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~5_combout\ = ( \regs[6][28]~q\ & ( \regs[4][28]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[5][28]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][28]~q\)))) ) ) ) # ( !\regs[6][28]~q\ & ( \regs[4][28]~q\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\) # ((\regs[5][28]~q\)))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\ & ((\regs[7][28]~q\)))) ) ) ) # ( \regs[6][28]~q\ & ( !\regs[4][28]~q\ & ( (!\radd2[1]~input_o\ & (\radd2[0]~input_o\ & (\regs[5][28]~q\))) # (\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\) # ((\regs[7][28]~q\)))) ) ) ) # ( !\regs[6][28]~q\ & ( !\regs[4][28]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][28]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[5][28]~q\,
	datad => \ALT_INV_regs[7][28]~q\,
	datae => \ALT_INV_regs[6][28]~q\,
	dataf => \ALT_INV_regs[4][28]~q\,
	combout => \Mux35~5_combout\);

-- Location: MLABCELL_X25_Y7_N3
\Mux35~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~6_combout\ = ( \regs[3][28]~q\ & ( \Mux35~5_combout\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)) # (\regs[2][28]~q\))) # (\out2[18]~0_combout\ & (((\regs[1][28]~q\) # (\out2[18]~1_combout\)))) ) ) ) # ( !\regs[3][28]~q\ & ( 
-- \Mux35~5_combout\ & ( (!\out2[18]~0_combout\ & (((!\out2[18]~1_combout\)) # (\regs[2][28]~q\))) # (\out2[18]~0_combout\ & (((!\out2[18]~1_combout\ & \regs[1][28]~q\)))) ) ) ) # ( \regs[3][28]~q\ & ( !\Mux35~5_combout\ & ( (!\out2[18]~0_combout\ & 
-- (\regs[2][28]~q\ & (\out2[18]~1_combout\))) # (\out2[18]~0_combout\ & (((\regs[1][28]~q\) # (\out2[18]~1_combout\)))) ) ) ) # ( !\regs[3][28]~q\ & ( !\Mux35~5_combout\ & ( (!\out2[18]~0_combout\ & (\regs[2][28]~q\ & (\out2[18]~1_combout\))) # 
-- (\out2[18]~0_combout\ & (((!\out2[18]~1_combout\ & \regs[1][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~0_combout\,
	datab => \ALT_INV_regs[2][28]~q\,
	datac => \ALT_INV_out2[18]~1_combout\,
	datad => \ALT_INV_regs[1][28]~q\,
	datae => \ALT_INV_regs[3][28]~q\,
	dataf => \ALT_INV_Mux35~5_combout\,
	combout => \Mux35~6_combout\);

-- Location: LABCELL_X35_Y3_N24
\Mux35~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~9_combout\ = ( \Mux35~4_combout\ & ( \Mux35~6_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & ((\Mux35~7_combout\))) # (\out2[18]~2_combout\ & (\Mux35~8_combout\))) ) ) ) # ( !\Mux35~4_combout\ & ( \Mux35~6_combout\ & ( 
-- (!\out2[18]~3_combout\ & (((\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux35~7_combout\))) # (\out2[18]~2_combout\ & (\Mux35~8_combout\)))) ) ) ) # ( \Mux35~4_combout\ & ( !\Mux35~6_combout\ & ( (!\out2[18]~3_combout\ 
-- & (((!\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux35~7_combout\))) # (\out2[18]~2_combout\ & (\Mux35~8_combout\)))) ) ) ) # ( !\Mux35~4_combout\ & ( !\Mux35~6_combout\ & ( (\out2[18]~3_combout\ & 
-- ((!\out2[18]~2_combout\ & ((\Mux35~7_combout\))) # (\out2[18]~2_combout\ & (\Mux35~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_Mux35~8_combout\,
	datac => \ALT_INV_out2[18]~2_combout\,
	datad => \ALT_INV_Mux35~7_combout\,
	datae => \ALT_INV_Mux35~4_combout\,
	dataf => \ALT_INV_Mux35~6_combout\,
	combout => \Mux35~9_combout\);

-- Location: FF_X35_Y3_N25
\out2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux35~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(28));

-- Location: LABCELL_X33_Y8_N33
\Mux34~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~8_combout\ = ( \regs[14][29]~q\ & ( \regs[13][29]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # (\regs[12][29]~q\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[15][29]~q\)))) ) ) ) # ( !\regs[14][29]~q\ & ( \regs[13][29]~q\ 
-- & ( (!\radd2[0]~input_o\ & (\regs[12][29]~q\ & (!\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\) # (\regs[15][29]~q\)))) ) ) ) # ( \regs[14][29]~q\ & ( !\regs[13][29]~q\ & ( (!\radd2[0]~input_o\ & (((\radd2[1]~input_o\)) # 
-- (\regs[12][29]~q\))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\ & \regs[15][29]~q\)))) ) ) ) # ( !\regs[14][29]~q\ & ( !\regs[13][29]~q\ & ( (!\radd2[0]~input_o\ & (\regs[12][29]~q\ & (!\radd2[1]~input_o\))) # (\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\ & \regs[15][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_regs[12][29]~q\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[15][29]~q\,
	datae => \ALT_INV_regs[14][29]~q\,
	dataf => \ALT_INV_regs[13][29]~q\,
	combout => \Mux34~8_combout\);

-- Location: LABCELL_X31_Y8_N6
\Mux34~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~7_combout\ = ( \regs[8][29]~q\ & ( \regs[9][29]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\regs[10][29]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][29]~q\)))) ) ) ) # ( !\regs[8][29]~q\ & ( \regs[9][29]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[10][29]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][29]~q\))))) ) ) ) # ( \regs[8][29]~q\ & ( !\regs[9][29]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[10][29]~q\)) # (\radd2[0]~input_o\ & ((\regs[11][29]~q\))))) ) ) ) # ( !\regs[8][29]~q\ & ( !\regs[9][29]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[10][29]~q\)) # (\radd2[0]~input_o\ & 
-- ((\regs[11][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[10][29]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[11][29]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[8][29]~q\,
	dataf => \ALT_INV_regs[9][29]~q\,
	combout => \Mux34~7_combout\);

-- Location: LABCELL_X24_Y8_N42
\Mux34~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~5_combout\ = ( \regs[7][29]~q\ & ( \regs[5][29]~q\ & ( ((!\radd2[1]~input_o\ & (\regs[4][29]~q\)) # (\radd2[1]~input_o\ & ((\regs[6][29]~q\)))) # (\radd2[0]~input_o\) ) ) ) # ( !\regs[7][29]~q\ & ( \regs[5][29]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\)) # (\regs[4][29]~q\))) # (\radd2[1]~input_o\ & (((\regs[6][29]~q\ & !\radd2[0]~input_o\)))) ) ) ) # ( \regs[7][29]~q\ & ( !\regs[5][29]~q\ & ( (!\radd2[1]~input_o\ & (\regs[4][29]~q\ & ((!\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ 
-- & (((\radd2[0]~input_o\) # (\regs[6][29]~q\)))) ) ) ) # ( !\regs[7][29]~q\ & ( !\regs[5][29]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[4][29]~q\)) # (\radd2[1]~input_o\ & ((\regs[6][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[4][29]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_regs[6][29]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_regs[7][29]~q\,
	dataf => \ALT_INV_regs[5][29]~q\,
	combout => \Mux34~5_combout\);

-- Location: LABCELL_X24_Y8_N24
\Mux34~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~6_combout\ = ( \regs[2][29]~q\ & ( \Mux34~5_combout\ & ( (!\out2[18]~0_combout\) # ((!\out2[18]~1_combout\ & (\regs[1][29]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][29]~q\)))) ) ) ) # ( !\regs[2][29]~q\ & ( \Mux34~5_combout\ & ( 
-- (!\out2[18]~0_combout\ & (!\out2[18]~1_combout\)) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][29]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][29]~q\))))) ) ) ) # ( \regs[2][29]~q\ & ( !\Mux34~5_combout\ & ( (!\out2[18]~0_combout\ & 
-- (\out2[18]~1_combout\)) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][29]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][29]~q\))))) ) ) ) # ( !\regs[2][29]~q\ & ( !\Mux34~5_combout\ & ( (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & 
-- (\regs[1][29]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~0_combout\,
	datab => \ALT_INV_out2[18]~1_combout\,
	datac => \ALT_INV_regs[1][29]~q\,
	datad => \ALT_INV_regs[3][29]~q\,
	datae => \ALT_INV_regs[2][29]~q\,
	dataf => \ALT_INV_Mux34~5_combout\,
	combout => \Mux34~6_combout\);

-- Location: LABCELL_X30_Y5_N51
\Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~0_combout\ = ( \regs[16][29]~q\ & ( \regs[20][29]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & (\regs[24][29]~q\)) # (\radd2[2]~input_o\ & ((\regs[28][29]~q\)))) ) ) ) # ( !\regs[16][29]~q\ & ( \regs[20][29]~q\ & ( (!\radd2[2]~input_o\ & 
-- (\regs[24][29]~q\ & (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[28][29]~q\)))) ) ) ) # ( \regs[16][29]~q\ & ( !\regs[20][29]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[24][29]~q\))) # 
-- (\radd2[2]~input_o\ & (((\radd2[3]~input_o\ & \regs[28][29]~q\)))) ) ) ) # ( !\regs[16][29]~q\ & ( !\regs[20][29]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[24][29]~q\)) # (\radd2[2]~input_o\ & ((\regs[28][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[24][29]~q\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[28][29]~q\,
	datae => \ALT_INV_regs[16][29]~q\,
	dataf => \ALT_INV_regs[20][29]~q\,
	combout => \Mux34~0_combout\);

-- Location: LABCELL_X33_Y3_N21
\Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~1_combout\ = ( \regs[25][29]~q\ & ( \regs[21][29]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[17][29]~q\)) # (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[29][29]~q\)))) ) ) ) # ( !\regs[25][29]~q\ & ( \regs[21][29]~q\ 
-- & ( (!\radd2[2]~input_o\ & (!\radd2[3]~input_o\ & ((\regs[17][29]~q\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[29][29]~q\)))) ) ) ) # ( \regs[25][29]~q\ & ( !\regs[21][29]~q\ & ( (!\radd2[2]~input_o\ & (((\regs[17][29]~q\)) # 
-- (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & (\radd2[3]~input_o\ & (\regs[29][29]~q\))) ) ) ) # ( !\regs[25][29]~q\ & ( !\regs[21][29]~q\ & ( (!\radd2[2]~input_o\ & (!\radd2[3]~input_o\ & ((\regs[17][29]~q\)))) # (\radd2[2]~input_o\ & 
-- (\radd2[3]~input_o\ & (\regs[29][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[29][29]~q\,
	datad => \ALT_INV_regs[17][29]~q\,
	datae => \ALT_INV_regs[25][29]~q\,
	dataf => \ALT_INV_regs[21][29]~q\,
	combout => \Mux34~1_combout\);

-- Location: LABCELL_X30_Y1_N45
\Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~2_combout\ = ( \regs[22][29]~q\ & ( \regs[26][29]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[18][29]~q\) # (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[30][29]~q\))) ) ) ) # ( !\regs[22][29]~q\ & ( \regs[26][29]~q\ 
-- & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[18][29]~q\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[30][29]~q\))) ) ) ) # ( \regs[22][29]~q\ & ( !\regs[26][29]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[18][29]~q\) # 
-- (\radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (\regs[30][29]~q\ & (\radd2[2]~input_o\))) ) ) ) # ( !\regs[22][29]~q\ & ( !\regs[26][29]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\ & \regs[18][29]~q\)))) # (\radd2[3]~input_o\ & (\regs[30][29]~q\ 
-- & (\radd2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[30][29]~q\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_radd2[2]~input_o\,
	datad => \ALT_INV_regs[18][29]~q\,
	datae => \ALT_INV_regs[22][29]~q\,
	dataf => \ALT_INV_regs[26][29]~q\,
	combout => \Mux34~2_combout\);

-- Location: LABCELL_X31_Y1_N30
\Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~3_combout\ = ( \regs[19][29]~q\ & ( \regs[27][29]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][29]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][29]~q\)))) ) ) ) # ( !\regs[19][29]~q\ & ( \regs[27][29]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][29]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][29]~q\))))) ) ) ) # ( \regs[19][29]~q\ & ( !\regs[27][29]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][29]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][29]~q\))))) ) ) ) # ( !\regs[19][29]~q\ & ( !\regs[27][29]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][29]~q\)) # (\radd2[3]~input_o\ 
-- & ((\regs[31][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_regs[23][29]~q\,
	datac => \ALT_INV_regs[31][29]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[19][29]~q\,
	dataf => \ALT_INV_regs[27][29]~q\,
	combout => \Mux34~3_combout\);

-- Location: LABCELL_X30_Y5_N30
\Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~4_combout\ = ( \Mux34~2_combout\ & ( \Mux34~3_combout\ & ( ((!\radd2[0]~input_o\ & (\Mux34~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux34~1_combout\)))) # (\radd2[1]~input_o\) ) ) ) # ( !\Mux34~2_combout\ & ( \Mux34~3_combout\ & ( 
-- (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\Mux34~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux34~1_combout\))))) # (\radd2[1]~input_o\ & (\radd2[0]~input_o\)) ) ) ) # ( \Mux34~2_combout\ & ( !\Mux34~3_combout\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & (\Mux34~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux34~1_combout\))))) # (\radd2[1]~input_o\ & (!\radd2[0]~input_o\)) ) ) ) # ( !\Mux34~2_combout\ & ( !\Mux34~3_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & 
-- (\Mux34~0_combout\)) # (\radd2[0]~input_o\ & ((\Mux34~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_Mux34~0_combout\,
	datad => \ALT_INV_Mux34~1_combout\,
	datae => \ALT_INV_Mux34~2_combout\,
	dataf => \ALT_INV_Mux34~3_combout\,
	combout => \Mux34~4_combout\);

-- Location: LABCELL_X31_Y5_N12
\Mux34~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~9_combout\ = ( \Mux34~6_combout\ & ( \Mux34~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & ((\Mux34~7_combout\))) # (\out2[18]~2_combout\ & (\Mux34~8_combout\))) ) ) ) # ( !\Mux34~6_combout\ & ( \Mux34~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux34~7_combout\))) # (\out2[18]~2_combout\ & (\Mux34~8_combout\)))) ) ) ) # ( \Mux34~6_combout\ & ( !\Mux34~4_combout\ & ( (!\out2[18]~3_combout\ 
-- & (((\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & ((\Mux34~7_combout\))) # (\out2[18]~2_combout\ & (\Mux34~8_combout\)))) ) ) ) # ( !\Mux34~6_combout\ & ( !\Mux34~4_combout\ & ( (\out2[18]~3_combout\ & 
-- ((!\out2[18]~2_combout\ & ((\Mux34~7_combout\))) # (\out2[18]~2_combout\ & (\Mux34~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~8_combout\,
	datab => \ALT_INV_out2[18]~3_combout\,
	datac => \ALT_INV_Mux34~7_combout\,
	datad => \ALT_INV_out2[18]~2_combout\,
	datae => \ALT_INV_Mux34~6_combout\,
	dataf => \ALT_INV_Mux34~4_combout\,
	combout => \Mux34~9_combout\);

-- Location: FF_X31_Y5_N13
\out2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux34~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(29));

-- Location: MLABCELL_X21_Y7_N0
\Mux33~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~7_combout\ = ( \radd2[1]~input_o\ & ( \regs[8][30]~q\ & ( (!\radd2[0]~input_o\ & ((\regs[10][30]~q\))) # (\radd2[0]~input_o\ & (\regs[11][30]~q\)) ) ) ) # ( !\radd2[1]~input_o\ & ( \regs[8][30]~q\ & ( (!\radd2[0]~input_o\) # (\regs[9][30]~q\) ) ) ) 
-- # ( \radd2[1]~input_o\ & ( !\regs[8][30]~q\ & ( (!\radd2[0]~input_o\ & ((\regs[10][30]~q\))) # (\radd2[0]~input_o\ & (\regs[11][30]~q\)) ) ) ) # ( !\radd2[1]~input_o\ & ( !\regs[8][30]~q\ & ( (\regs[9][30]~q\ & \radd2[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[11][30]~q\,
	datab => \ALT_INV_regs[9][30]~q\,
	datac => \ALT_INV_regs[10][30]~q\,
	datad => \ALT_INV_radd2[0]~input_o\,
	datae => \ALT_INV_radd2[1]~input_o\,
	dataf => \ALT_INV_regs[8][30]~q\,
	combout => \Mux33~7_combout\);

-- Location: LABCELL_X33_Y1_N3
\Mux33~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~8_combout\ = ( \regs[13][30]~q\ & ( \regs[12][30]~q\ & ( (!\radd2[1]~input_o\) # ((!\radd2[0]~input_o\ & (\regs[14][30]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][30]~q\)))) ) ) ) # ( !\regs[13][30]~q\ & ( \regs[12][30]~q\ & ( (!\radd2[1]~input_o\ & 
-- (!\radd2[0]~input_o\)) # (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][30]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][30]~q\))))) ) ) ) # ( \regs[13][30]~q\ & ( !\regs[12][30]~q\ & ( (!\radd2[1]~input_o\ & (\radd2[0]~input_o\)) # 
-- (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][30]~q\)) # (\radd2[0]~input_o\ & ((\regs[15][30]~q\))))) ) ) ) # ( !\regs[13][30]~q\ & ( !\regs[12][30]~q\ & ( (\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & (\regs[14][30]~q\)) # (\radd2[0]~input_o\ 
-- & ((\regs[15][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[14][30]~q\,
	datad => \ALT_INV_regs[15][30]~q\,
	datae => \ALT_INV_regs[13][30]~q\,
	dataf => \ALT_INV_regs[12][30]~q\,
	combout => \Mux33~8_combout\);

-- Location: LABCELL_X23_Y5_N51
\Mux33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~5_combout\ = ( \regs[4][30]~q\ & ( \regs[6][30]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & (\regs[5][30]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][30]~q\)))) ) ) ) # ( !\regs[4][30]~q\ & ( \regs[6][30]~q\ & ( (!\radd2[0]~input_o\ & 
-- (((\radd2[1]~input_o\)))) # (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][30]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][30]~q\))))) ) ) ) # ( \regs[4][30]~q\ & ( !\regs[6][30]~q\ & ( (!\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)))) # 
-- (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][30]~q\)) # (\radd2[1]~input_o\ & ((\regs[7][30]~q\))))) ) ) ) # ( !\regs[4][30]~q\ & ( !\regs[6][30]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & (\regs[5][30]~q\)) # (\radd2[1]~input_o\ & 
-- ((\regs[7][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[5][30]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_radd2[1]~input_o\,
	datad => \ALT_INV_regs[7][30]~q\,
	datae => \ALT_INV_regs[4][30]~q\,
	dataf => \ALT_INV_regs[6][30]~q\,
	combout => \Mux33~5_combout\);

-- Location: LABCELL_X22_Y5_N36
\Mux33~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~6_combout\ = ( \regs[2][30]~q\ & ( \Mux33~5_combout\ & ( (!\out2[18]~0_combout\) # ((!\out2[18]~1_combout\ & (\regs[1][30]~q\)) # (\out2[18]~1_combout\ & ((\regs[3][30]~q\)))) ) ) ) # ( !\regs[2][30]~q\ & ( \Mux33~5_combout\ & ( 
-- (!\out2[18]~1_combout\ & (((!\out2[18]~0_combout\)) # (\regs[1][30]~q\))) # (\out2[18]~1_combout\ & (((\regs[3][30]~q\ & \out2[18]~0_combout\)))) ) ) ) # ( \regs[2][30]~q\ & ( !\Mux33~5_combout\ & ( (!\out2[18]~1_combout\ & (\regs[1][30]~q\ & 
-- ((\out2[18]~0_combout\)))) # (\out2[18]~1_combout\ & (((!\out2[18]~0_combout\) # (\regs[3][30]~q\)))) ) ) ) # ( !\regs[2][30]~q\ & ( !\Mux33~5_combout\ & ( (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & (\regs[1][30]~q\)) # (\out2[18]~1_combout\ & 
-- ((\regs[3][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~1_combout\,
	datab => \ALT_INV_regs[1][30]~q\,
	datac => \ALT_INV_regs[3][30]~q\,
	datad => \ALT_INV_out2[18]~0_combout\,
	datae => \ALT_INV_regs[2][30]~q\,
	dataf => \ALT_INV_Mux33~5_combout\,
	combout => \Mux33~6_combout\);

-- Location: LABCELL_X27_Y3_N48
\Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~1_combout\ = ( \regs[29][30]~q\ & ( \regs[17][30]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[21][30]~q\)))) # (\radd2[3]~input_o\ & (((\regs[25][30]~q\)) # (\radd2[2]~input_o\))) ) ) ) # ( !\regs[29][30]~q\ & ( \regs[17][30]~q\ 
-- & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[21][30]~q\)))) # (\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & ((\regs[25][30]~q\)))) ) ) ) # ( \regs[29][30]~q\ & ( !\regs[17][30]~q\ & ( (!\radd2[3]~input_o\ & (\radd2[2]~input_o\ & 
-- (\regs[21][30]~q\))) # (\radd2[3]~input_o\ & (((\regs[25][30]~q\)) # (\radd2[2]~input_o\))) ) ) ) # ( !\regs[29][30]~q\ & ( !\regs[17][30]~q\ & ( (!\radd2[3]~input_o\ & (\radd2[2]~input_o\ & (\regs[21][30]~q\))) # (\radd2[3]~input_o\ & 
-- (!\radd2[2]~input_o\ & ((\regs[25][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[21][30]~q\,
	datad => \ALT_INV_regs[25][30]~q\,
	datae => \ALT_INV_regs[29][30]~q\,
	dataf => \ALT_INV_regs[17][30]~q\,
	combout => \Mux33~1_combout\);

-- Location: LABCELL_X29_Y5_N45
\Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~2_combout\ = ( \regs[26][30]~q\ & ( \regs[18][30]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[22][30]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][30]~q\)))) ) ) ) # ( !\regs[26][30]~q\ & ( \regs[18][30]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((!\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][30]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][30]~q\))))) ) ) ) # ( \regs[26][30]~q\ & ( !\regs[18][30]~q\ & ( (!\radd2[2]~input_o\ & (((\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][30]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][30]~q\))))) ) ) ) # ( !\regs[26][30]~q\ & ( !\regs[18][30]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][30]~q\)) # (\radd2[3]~input_o\ 
-- & ((\regs[30][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[22][30]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[30][30]~q\,
	datae => \ALT_INV_regs[26][30]~q\,
	dataf => \ALT_INV_regs[18][30]~q\,
	combout => \Mux33~2_combout\);

-- Location: LABCELL_X29_Y6_N51
\Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~3_combout\ = ( \regs[19][30]~q\ & ( \regs[27][30]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[23][30]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][30]~q\)))) ) ) ) # ( !\regs[19][30]~q\ & ( \regs[27][30]~q\ & ( (!\radd2[3]~input_o\ & 
-- (\radd2[2]~input_o\ & (\regs[23][30]~q\))) # (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[31][30]~q\)))) ) ) ) # ( \regs[19][30]~q\ & ( !\regs[27][30]~q\ & ( (!\radd2[3]~input_o\ & ((!\radd2[2]~input_o\) # ((\regs[23][30]~q\)))) # 
-- (\radd2[3]~input_o\ & (\radd2[2]~input_o\ & ((\regs[31][30]~q\)))) ) ) ) # ( !\regs[19][30]~q\ & ( !\regs[27][30]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[23][30]~q\)) # (\radd2[3]~input_o\ & ((\regs[31][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[23][30]~q\,
	datad => \ALT_INV_regs[31][30]~q\,
	datae => \ALT_INV_regs[19][30]~q\,
	dataf => \ALT_INV_regs[27][30]~q\,
	combout => \Mux33~3_combout\);

-- Location: LABCELL_X29_Y6_N33
\Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = ( \regs[20][30]~q\ & ( \regs[28][30]~q\ & ( ((!\radd2[3]~input_o\ & ((\regs[16][30]~q\))) # (\radd2[3]~input_o\ & (\regs[24][30]~q\))) # (\radd2[2]~input_o\) ) ) ) # ( !\regs[20][30]~q\ & ( \regs[28][30]~q\ & ( (!\radd2[3]~input_o\ & 
-- (!\radd2[2]~input_o\ & ((\regs[16][30]~q\)))) # (\radd2[3]~input_o\ & (((\regs[24][30]~q\)) # (\radd2[2]~input_o\))) ) ) ) # ( \regs[20][30]~q\ & ( !\regs[28][30]~q\ & ( (!\radd2[3]~input_o\ & (((\regs[16][30]~q\)) # (\radd2[2]~input_o\))) # 
-- (\radd2[3]~input_o\ & (!\radd2[2]~input_o\ & (\regs[24][30]~q\))) ) ) ) # ( !\regs[20][30]~q\ & ( !\regs[28][30]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[16][30]~q\))) # (\radd2[3]~input_o\ & (\regs[24][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[24][30]~q\,
	datad => \ALT_INV_regs[16][30]~q\,
	datae => \ALT_INV_regs[20][30]~q\,
	dataf => \ALT_INV_regs[28][30]~q\,
	combout => \Mux33~0_combout\);

-- Location: LABCELL_X19_Y6_N24
\Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~4_combout\ = ( \Mux33~3_combout\ & ( \Mux33~0_combout\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\) # ((\Mux33~2_combout\)))) # (\radd2[0]~input_o\ & (((\Mux33~1_combout\)) # (\radd2[1]~input_o\))) ) ) ) # ( !\Mux33~3_combout\ & ( 
-- \Mux33~0_combout\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\) # ((\Mux33~2_combout\)))) # (\radd2[0]~input_o\ & (!\radd2[1]~input_o\ & (\Mux33~1_combout\))) ) ) ) # ( \Mux33~3_combout\ & ( !\Mux33~0_combout\ & ( (!\radd2[0]~input_o\ & 
-- (\radd2[1]~input_o\ & ((\Mux33~2_combout\)))) # (\radd2[0]~input_o\ & (((\Mux33~1_combout\)) # (\radd2[1]~input_o\))) ) ) ) # ( !\Mux33~3_combout\ & ( !\Mux33~0_combout\ & ( (!\radd2[0]~input_o\ & (\radd2[1]~input_o\ & ((\Mux33~2_combout\)))) # 
-- (\radd2[0]~input_o\ & (!\radd2[1]~input_o\ & (\Mux33~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[0]~input_o\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_Mux33~1_combout\,
	datad => \ALT_INV_Mux33~2_combout\,
	datae => \ALT_INV_Mux33~3_combout\,
	dataf => \ALT_INV_Mux33~0_combout\,
	combout => \Mux33~4_combout\);

-- Location: LABCELL_X19_Y6_N48
\Mux33~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~9_combout\ = ( \Mux33~6_combout\ & ( \Mux33~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux33~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux33~8_combout\)))) ) ) ) # ( !\Mux33~6_combout\ & ( \Mux33~4_combout\ & ( 
-- (!\out2[18]~2_combout\ & (((!\out2[18]~3_combout\)) # (\Mux33~7_combout\))) # (\out2[18]~2_combout\ & (((\Mux33~8_combout\ & \out2[18]~3_combout\)))) ) ) ) # ( \Mux33~6_combout\ & ( !\Mux33~4_combout\ & ( (!\out2[18]~2_combout\ & (\Mux33~7_combout\ & 
-- ((\out2[18]~3_combout\)))) # (\out2[18]~2_combout\ & (((!\out2[18]~3_combout\) # (\Mux33~8_combout\)))) ) ) ) # ( !\Mux33~6_combout\ & ( !\Mux33~4_combout\ & ( (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux33~7_combout\)) # (\out2[18]~2_combout\ 
-- & ((\Mux33~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~7_combout\,
	datab => \ALT_INV_out2[18]~2_combout\,
	datac => \ALT_INV_Mux33~8_combout\,
	datad => \ALT_INV_out2[18]~3_combout\,
	datae => \ALT_INV_Mux33~6_combout\,
	dataf => \ALT_INV_Mux33~4_combout\,
	combout => \Mux33~9_combout\);

-- Location: FF_X19_Y6_N49
\out2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux33~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(30));

-- Location: LABCELL_X27_Y7_N57
\Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~7_combout\ = ( \regs[8][31]~q\ & ( \regs[10][31]~q\ & ( (!\radd2[0]~input_o\) # ((!\radd2[1]~input_o\ & ((\regs[9][31]~q\))) # (\radd2[1]~input_o\ & (\regs[11][31]~q\))) ) ) ) # ( !\regs[8][31]~q\ & ( \regs[10][31]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\radd2[0]~input_o\ & \regs[9][31]~q\)))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)) # (\regs[11][31]~q\))) ) ) ) # ( \regs[8][31]~q\ & ( !\regs[10][31]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\) # (\regs[9][31]~q\)))) # 
-- (\radd2[1]~input_o\ & (\regs[11][31]~q\ & (\radd2[0]~input_o\))) ) ) ) # ( !\regs[8][31]~q\ & ( !\regs[10][31]~q\ & ( (\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[9][31]~q\))) # (\radd2[1]~input_o\ & (\regs[11][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[11][31]~q\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[9][31]~q\,
	datae => \ALT_INV_regs[8][31]~q\,
	dataf => \ALT_INV_regs[10][31]~q\,
	combout => \Mux32~7_combout\);

-- Location: MLABCELL_X34_Y7_N15
\Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~8_combout\ = ( \regs[15][31]~q\ & ( \regs[13][31]~q\ & ( ((!\radd2[1]~input_o\ & ((\regs[12][31]~q\))) # (\radd2[1]~input_o\ & (\regs[14][31]~q\))) # (\radd2[0]~input_o\) ) ) ) # ( !\regs[15][31]~q\ & ( \regs[13][31]~q\ & ( (!\radd2[1]~input_o\ & 
-- (((\regs[12][31]~q\) # (\radd2[0]~input_o\)))) # (\radd2[1]~input_o\ & (\regs[14][31]~q\ & (!\radd2[0]~input_o\))) ) ) ) # ( \regs[15][31]~q\ & ( !\regs[13][31]~q\ & ( (!\radd2[1]~input_o\ & (((!\radd2[0]~input_o\ & \regs[12][31]~q\)))) # 
-- (\radd2[1]~input_o\ & (((\radd2[0]~input_o\)) # (\regs[14][31]~q\))) ) ) ) # ( !\regs[15][31]~q\ & ( !\regs[13][31]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[12][31]~q\))) # (\radd2[1]~input_o\ & (\regs[14][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[1]~input_o\,
	datab => \ALT_INV_regs[14][31]~q\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_regs[12][31]~q\,
	datae => \ALT_INV_regs[15][31]~q\,
	dataf => \ALT_INV_regs[13][31]~q\,
	combout => \Mux32~8_combout\);

-- Location: LABCELL_X29_Y8_N15
\Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~5_combout\ = ( \regs[5][31]~q\ & ( \regs[7][31]~q\ & ( ((!\radd2[1]~input_o\ & ((\regs[4][31]~q\))) # (\radd2[1]~input_o\ & (\regs[6][31]~q\))) # (\radd2[0]~input_o\) ) ) ) # ( !\regs[5][31]~q\ & ( \regs[7][31]~q\ & ( (!\radd2[0]~input_o\ & 
-- ((!\radd2[1]~input_o\ & ((\regs[4][31]~q\))) # (\radd2[1]~input_o\ & (\regs[6][31]~q\)))) # (\radd2[0]~input_o\ & (((\radd2[1]~input_o\)))) ) ) ) # ( \regs[5][31]~q\ & ( !\regs[7][31]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & 
-- ((\regs[4][31]~q\))) # (\radd2[1]~input_o\ & (\regs[6][31]~q\)))) # (\radd2[0]~input_o\ & (((!\radd2[1]~input_o\)))) ) ) ) # ( !\regs[5][31]~q\ & ( !\regs[7][31]~q\ & ( (!\radd2[0]~input_o\ & ((!\radd2[1]~input_o\ & ((\regs[4][31]~q\))) # 
-- (\radd2[1]~input_o\ & (\regs[6][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[6][31]~q\,
	datab => \ALT_INV_radd2[0]~input_o\,
	datac => \ALT_INV_regs[4][31]~q\,
	datad => \ALT_INV_radd2[1]~input_o\,
	datae => \ALT_INV_regs[5][31]~q\,
	dataf => \ALT_INV_regs[7][31]~q\,
	combout => \Mux32~5_combout\);

-- Location: LABCELL_X29_Y8_N21
\Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~6_combout\ = ( \regs[2][31]~q\ & ( \Mux32~5_combout\ & ( (!\out2[18]~0_combout\) # ((!\out2[18]~1_combout\ & ((\regs[1][31]~q\))) # (\out2[18]~1_combout\ & (\regs[3][31]~q\))) ) ) ) # ( !\regs[2][31]~q\ & ( \Mux32~5_combout\ & ( 
-- (!\out2[18]~0_combout\ & (!\out2[18]~1_combout\)) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & ((\regs[1][31]~q\))) # (\out2[18]~1_combout\ & (\regs[3][31]~q\)))) ) ) ) # ( \regs[2][31]~q\ & ( !\Mux32~5_combout\ & ( (!\out2[18]~0_combout\ & 
-- (\out2[18]~1_combout\)) # (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & ((\regs[1][31]~q\))) # (\out2[18]~1_combout\ & (\regs[3][31]~q\)))) ) ) ) # ( !\regs[2][31]~q\ & ( !\Mux32~5_combout\ & ( (\out2[18]~0_combout\ & ((!\out2[18]~1_combout\ & 
-- ((\regs[1][31]~q\))) # (\out2[18]~1_combout\ & (\regs[3][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~0_combout\,
	datab => \ALT_INV_out2[18]~1_combout\,
	datac => \ALT_INV_regs[3][31]~q\,
	datad => \ALT_INV_regs[1][31]~q\,
	datae => \ALT_INV_regs[2][31]~q\,
	dataf => \ALT_INV_Mux32~5_combout\,
	combout => \Mux32~6_combout\);

-- Location: LABCELL_X31_Y3_N39
\Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~1_combout\ = ( \regs[29][31]~q\ & ( \regs[17][31]~q\ & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[25][31]~q\)))) # (\radd2[2]~input_o\ & (((\regs[21][31]~q\)) # (\radd2[3]~input_o\))) ) ) ) # ( !\regs[29][31]~q\ & ( \regs[17][31]~q\ 
-- & ( (!\radd2[2]~input_o\ & ((!\radd2[3]~input_o\) # ((\regs[25][31]~q\)))) # (\radd2[2]~input_o\ & (!\radd2[3]~input_o\ & ((\regs[21][31]~q\)))) ) ) ) # ( \regs[29][31]~q\ & ( !\regs[17][31]~q\ & ( (!\radd2[2]~input_o\ & (\radd2[3]~input_o\ & 
-- (\regs[25][31]~q\))) # (\radd2[2]~input_o\ & (((\regs[21][31]~q\)) # (\radd2[3]~input_o\))) ) ) ) # ( !\regs[29][31]~q\ & ( !\regs[17][31]~q\ & ( (!\radd2[2]~input_o\ & (\radd2[3]~input_o\ & (\regs[25][31]~q\))) # (\radd2[2]~input_o\ & 
-- (!\radd2[3]~input_o\ & ((\regs[21][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[2]~input_o\,
	datab => \ALT_INV_radd2[3]~input_o\,
	datac => \ALT_INV_regs[25][31]~q\,
	datad => \ALT_INV_regs[21][31]~q\,
	datae => \ALT_INV_regs[29][31]~q\,
	dataf => \ALT_INV_regs[17][31]~q\,
	combout => \Mux32~1_combout\);

-- Location: LABCELL_X29_Y6_N42
\Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = ( \regs[16][31]~q\ & ( \regs[20][31]~q\ & ( (!\radd2[3]~input_o\) # ((!\radd2[2]~input_o\ & (\regs[24][31]~q\)) # (\radd2[2]~input_o\ & ((\regs[28][31]~q\)))) ) ) ) # ( !\regs[16][31]~q\ & ( \regs[20][31]~q\ & ( (!\radd2[2]~input_o\ & 
-- (\regs[24][31]~q\ & (\radd2[3]~input_o\))) # (\radd2[2]~input_o\ & (((!\radd2[3]~input_o\) # (\regs[28][31]~q\)))) ) ) ) # ( \regs[16][31]~q\ & ( !\regs[20][31]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)) # (\regs[24][31]~q\))) # 
-- (\radd2[2]~input_o\ & (((\radd2[3]~input_o\ & \regs[28][31]~q\)))) ) ) ) # ( !\regs[16][31]~q\ & ( !\regs[20][31]~q\ & ( (\radd2[3]~input_o\ & ((!\radd2[2]~input_o\ & (\regs[24][31]~q\)) # (\radd2[2]~input_o\ & ((\regs[28][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[24][31]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_radd2[3]~input_o\,
	datad => \ALT_INV_regs[28][31]~q\,
	datae => \ALT_INV_regs[16][31]~q\,
	dataf => \ALT_INV_regs[20][31]~q\,
	combout => \Mux32~0_combout\);

-- Location: LABCELL_X29_Y5_N57
\Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~2_combout\ = ( \regs[18][31]~q\ & ( \regs[26][31]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & (\regs[22][31]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][31]~q\)))) ) ) ) # ( !\regs[18][31]~q\ & ( \regs[26][31]~q\ & ( (!\radd2[2]~input_o\ & 
-- (((\radd2[3]~input_o\)))) # (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][31]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][31]~q\))))) ) ) ) # ( \regs[18][31]~q\ & ( !\regs[26][31]~q\ & ( (!\radd2[2]~input_o\ & (((!\radd2[3]~input_o\)))) # 
-- (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][31]~q\)) # (\radd2[3]~input_o\ & ((\regs[30][31]~q\))))) ) ) ) # ( !\regs[18][31]~q\ & ( !\regs[26][31]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & (\regs[22][31]~q\)) # (\radd2[3]~input_o\ 
-- & ((\regs[30][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_regs[22][31]~q\,
	datab => \ALT_INV_radd2[2]~input_o\,
	datac => \ALT_INV_regs[30][31]~q\,
	datad => \ALT_INV_radd2[3]~input_o\,
	datae => \ALT_INV_regs[18][31]~q\,
	dataf => \ALT_INV_regs[26][31]~q\,
	combout => \Mux32~2_combout\);

-- Location: MLABCELL_X28_Y4_N9
\Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~3_combout\ = ( \regs[19][31]~q\ & ( \regs[27][31]~q\ & ( (!\radd2[2]~input_o\) # ((!\radd2[3]~input_o\ & ((\regs[23][31]~q\))) # (\radd2[3]~input_o\ & (\regs[31][31]~q\))) ) ) ) # ( !\regs[19][31]~q\ & ( \regs[27][31]~q\ & ( (!\radd2[3]~input_o\ & 
-- (((\regs[23][31]~q\ & \radd2[2]~input_o\)))) # (\radd2[3]~input_o\ & (((!\radd2[2]~input_o\)) # (\regs[31][31]~q\))) ) ) ) # ( \regs[19][31]~q\ & ( !\regs[27][31]~q\ & ( (!\radd2[3]~input_o\ & (((!\radd2[2]~input_o\) # (\regs[23][31]~q\)))) # 
-- (\radd2[3]~input_o\ & (\regs[31][31]~q\ & ((\radd2[2]~input_o\)))) ) ) ) # ( !\regs[19][31]~q\ & ( !\regs[27][31]~q\ & ( (\radd2[2]~input_o\ & ((!\radd2[3]~input_o\ & ((\regs[23][31]~q\))) # (\radd2[3]~input_o\ & (\regs[31][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_radd2[3]~input_o\,
	datab => \ALT_INV_regs[31][31]~q\,
	datac => \ALT_INV_regs[23][31]~q\,
	datad => \ALT_INV_radd2[2]~input_o\,
	datae => \ALT_INV_regs[19][31]~q\,
	dataf => \ALT_INV_regs[27][31]~q\,
	combout => \Mux32~3_combout\);

-- Location: LABCELL_X31_Y6_N30
\Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~4_combout\ = ( \Mux32~2_combout\ & ( \Mux32~3_combout\ & ( ((!\radd2[0]~input_o\ & ((\Mux32~0_combout\))) # (\radd2[0]~input_o\ & (\Mux32~1_combout\))) # (\radd2[1]~input_o\) ) ) ) # ( !\Mux32~2_combout\ & ( \Mux32~3_combout\ & ( 
-- (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & ((\Mux32~0_combout\))) # (\radd2[0]~input_o\ & (\Mux32~1_combout\)))) # (\radd2[1]~input_o\ & (((\radd2[0]~input_o\)))) ) ) ) # ( \Mux32~2_combout\ & ( !\Mux32~3_combout\ & ( (!\radd2[1]~input_o\ & 
-- ((!\radd2[0]~input_o\ & ((\Mux32~0_combout\))) # (\radd2[0]~input_o\ & (\Mux32~1_combout\)))) # (\radd2[1]~input_o\ & (((!\radd2[0]~input_o\)))) ) ) ) # ( !\Mux32~2_combout\ & ( !\Mux32~3_combout\ & ( (!\radd2[1]~input_o\ & ((!\radd2[0]~input_o\ & 
-- ((\Mux32~0_combout\))) # (\radd2[0]~input_o\ & (\Mux32~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~1_combout\,
	datab => \ALT_INV_radd2[1]~input_o\,
	datac => \ALT_INV_radd2[0]~input_o\,
	datad => \ALT_INV_Mux32~0_combout\,
	datae => \ALT_INV_Mux32~2_combout\,
	dataf => \ALT_INV_Mux32~3_combout\,
	combout => \Mux32~4_combout\);

-- Location: LABCELL_X31_Y6_N36
\Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~9_combout\ = ( \Mux32~6_combout\ & ( \Mux32~4_combout\ & ( (!\out2[18]~3_combout\) # ((!\out2[18]~2_combout\ & (\Mux32~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux32~8_combout\)))) ) ) ) # ( !\Mux32~6_combout\ & ( \Mux32~4_combout\ & ( 
-- (!\out2[18]~3_combout\ & (((!\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux32~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux32~8_combout\))))) ) ) ) # ( \Mux32~6_combout\ & ( !\Mux32~4_combout\ & ( (!\out2[18]~3_combout\ 
-- & (((\out2[18]~2_combout\)))) # (\out2[18]~3_combout\ & ((!\out2[18]~2_combout\ & (\Mux32~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux32~8_combout\))))) ) ) ) # ( !\Mux32~6_combout\ & ( !\Mux32~4_combout\ & ( (\out2[18]~3_combout\ & 
-- ((!\out2[18]~2_combout\ & (\Mux32~7_combout\)) # (\out2[18]~2_combout\ & ((\Mux32~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_out2[18]~3_combout\,
	datab => \ALT_INV_Mux32~7_combout\,
	datac => \ALT_INV_out2[18]~2_combout\,
	datad => \ALT_INV_Mux32~8_combout\,
	datae => \ALT_INV_Mux32~6_combout\,
	dataf => \ALT_INV_Mux32~4_combout\,
	combout => \Mux32~9_combout\);

-- Location: FF_X31_Y6_N37
\out2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux32~9_combout\,
	sclr => \out2[18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => out2(31));

-- Location: MLABCELL_X3_Y9_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


