// Seed: 1290779021
module module_0 #(
    parameter id_0 = 32'd92,
    parameter id_1 = 32'd49,
    parameter id_3 = 32'd21
) (
    output supply1 _id_0,
    input  supply0 _id_1
);
  parameter id_3 = 1;
  logic [-1 : id_0] id_4;
  wire [1 'b0 : (  id_1  )  ?  id_3 : id_3] id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_3 = 32'd23
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_1 = id_1;
  wire [id_3 : id_1] id_4;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_6 = id_5;
endmodule
