$comment
	File created using the following command:
		vcd file Estudar.msim.vcd -direction
$end
$date
	Sun Nov 24 00:50:04 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module Estudar_vlg_vec_tst $end
$var reg 1 ! E0_L $end
$var reg 1 " E1 $end
$var reg 1 # x0 $end
$var reg 1 $ x1 $end
$var wire 1 % y0 $end
$var wire 1 & y1 $end
$var wire 1 ' y2 $end
$var wire 1 ( y3 $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / y0~output_o $end
$var wire 1 0 y1~output_o $end
$var wire 1 1 y2~output_o $end
$var wire 1 2 y3~output_o $end
$var wire 1 3 E1~input_o $end
$var wire 1 4 x0~input_o $end
$var wire 1 5 x1~input_o $end
$var wire 1 6 E0_L~input_o $end
$var wire 1 7 inst~0_combout $end
$var wire 1 8 inst7~0_combout $end
$var wire 1 9 inst8~0_combout $end
$var wire 1 : inst9~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#50000
1!
16
#100000
1"
0!
13
06
17
1/
1%
#150000
1!
16
07
0/
0%
#200000
1#
0"
0!
14
03
06
#250000
1!
16
#300000
1"
0!
13
06
18
10
1&
#350000
1!
16
08
00
0&
#400000
1$
0#
0"
0!
15
04
03
06
#450000
1!
16
#500000
1"
0!
13
06
19
11
1'
#550000
1!
16
09
01
0'
#600000
1#
0"
0!
14
03
06
#650000
1!
16
#700000
1"
0!
13
06
1:
12
1(
#750000
1!
16
0:
02
0(
#800000
0$
0#
0"
0!
05
04
03
06
#850000
1!
16
#900000
1"
0!
13
06
17
1/
1%
#950000
1!
16
07
0/
0%
#1000000
