$date
  Thu Dec 16 20:46:06 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_2 $end
$var reg 8 ! port_in1[7:0] $end
$var reg 8 " port_in2[7:0] $end
$var reg 1 # sel $end
$var reg 8 $ port_out[7:0] $end
$upscope $end
$enddefinitions $end
#0
b11111111 !
b00001100 "
0#
b11111111 $
#5000000
#5000001
1#
b00001100 $
#10000001
