(export (version D)
 (components ((comp (ref C10)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C11)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C12)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C13)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C14)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C15)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C16)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C17)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C18)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C19)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C20)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C21)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C22)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C23)
 (value 100n)
 (footprint Capacitors_SMD:C_0402)
)
 (comp (ref C8)
 (value 1u)
 (footprint Capacitors_SMD:C_0805)
)
 (comp (ref C9)
 (value 1u)
 (footprint Capacitors_SMD:C_0805)
)
 (comp (ref CON1)
 (value top)
 (footprint header_4x10_100mil)
)
 (comp (ref CON2)
 (value left)
 (footprint header_2x06_100mil)
)
 (comp (ref CON3)
 (value right)
 (footprint header_2x06_100mil)
)
 (comp (ref CON4)
 (value bottom)
 (footprint header_4x10_100mil)
)
 (comp (ref FPGA)
 (value 10M08SCU169)
 (footprint myelin-kicad:lattice_ubga169_smallpads)
)
 (comp (ref R1)
 (value 10k)
 (footprint Resistors_SMD:R_0805)
)
 (comp (ref R2)
 (value 10k)
 (footprint Resistors_SMD:R_0805)
)
 (comp (ref R3)
 (value 1-10k)
 (footprint Resistors_SMD:R_0805)
)
)
)
 (nets ((net (code 1)
 (name 3V3)
 (node (ref FPGA)
 (pin E7)
)
 (node (ref FPGA)
 (pin E8)
)
 (node (ref FPGA)
 (pin H8)
)
 (node (ref FPGA)
 (pin D9)
)
 (node (ref FPGA)
 (pin K7)
)
 (node (ref FPGA)
 (pin K8)
)
 (node (ref FPGA)
 (pin E6)
)
 (node (ref FPGA)
 (pin F8)
)
 (node (ref FPGA)
 (pin G4)
)
 (node (ref FPGA)
 (pin L4)
)
 (node (ref FPGA)
 (pin G9)
)
 (node (ref FPGA)
 (pin G10)
)
 (node (ref FPGA)
 (pin F2)
)
 (node (ref FPGA)
 (pin G3)
)
 (node (ref FPGA)
 (pin K3)
)
 (node (ref FPGA)
 (pin J3)
)
 (node (ref FPGA)
 (pin L8)
)
 (node (ref FPGA)
 (pin L7)
)
 (node (ref FPGA)
 (pin L6)
)
 (node (ref FPGA)
 (pin J11)
)
 (node (ref FPGA)
 (pin H11)
)
 (node (ref FPGA)
 (pin G11)
)
 (node (ref FPGA)
 (pin F11)
)
 (node (ref FPGA)
 (pin C8)
)
 (node (ref FPGA)
 (pin C7)
)
 (node (ref FPGA)
 (pin C6)
)
 (node (ref FPGA)
 (pin K4)
)
 (node (ref FPGA)
 (pin D10)
)
 (node (ref FPGA)
 (pin D3)
)
 (node (ref FPGA)
 (pin D4)
)
 (node (ref FPGA)
 (pin K9)
)
 (node (ref FPGA)
 (pin H7)
)
 (node (ref FPGA)
 (pin G8)
)
 (node (ref FPGA)
 (pin G6)
)
 (node (ref FPGA)
 (pin F7)
)
 (node (ref R1)
 (pin 2)
)
 (node (ref R2)
 (pin 2)
)
 (node (ref C10)
 (pin 1)
)
 (node (ref C11)
 (pin 1)
)
 (node (ref C12)
 (pin 1)
)
 (node (ref C13)
 (pin 1)
)
 (node (ref C14)
 (pin 1)
)
 (node (ref C15)
 (pin 1)
)
 (node (ref C16)
 (pin 1)
)
 (node (ref C17)
 (pin 1)
)
 (node (ref C18)
 (pin 1)
)
 (node (ref C19)
 (pin 1)
)
 (node (ref C20)
 (pin 1)
)
 (node (ref C21)
 (pin 1)
)
 (node (ref C22)
 (pin 1)
)
 (node (ref C23)
 (pin 1)
)
 (node (ref C8)
 (pin 1)
)
 (node (ref C9)
 (pin 1)
)
 (node (ref CON1)
 (pin 32)
)
 (node (ref CON1)
 (pin 35)
)
 (node (ref CON4)
 (pin 1)
)
 (node (ref CON4)
 (pin 5)
)
)
 (net (code 2)
 (name C1_1)
 (node (ref FPGA)
 (pin C1)
)
 (node (ref CON1)
 (pin 1)
)
)
 (net (code 3)
 (name C1_10)
 (node (ref FPGA)
 (pin B4)
)
 (node (ref CON1)
 (pin 10)
)
)
 (net (code 4)
 (name C1_11)
 (node (ref FPGA)
 (pin A2)
)
 (node (ref CON1)
 (pin 11)
)
)
 (net (code 5)
 (name C1_12)
 (node (ref FPGA)
 (pin B7)
)
 (node (ref CON1)
 (pin 12)
)
)
 (net (code 6)
 (name C1_13)
 (node (ref FPGA)
 (pin B5)
)
 (node (ref CON1)
 (pin 13)
)
)
 (net (code 7)
 (name C1_14)
 (node (ref FPGA)
 (pin A4)
)
 (node (ref CON1)
 (pin 14)
)
)
 (net (code 8)
 (name C1_16)
 (node (ref FPGA)
 (pin A8)
)
 (node (ref CON1)
 (pin 16)
)
)
 (net (code 9)
 (name C1_17)
 (node (ref FPGA)
 (pin A6)
)
 (node (ref CON1)
 (pin 17)
)
)
 (net (code 10)
 (name C1_18)
 (node (ref FPGA)
 (pin B6)
)
 (node (ref CON1)
 (pin 18)
)
)
 (net (code 11)
 (name C1_19)
 (node (ref FPGA)
 (pin A5)
)
 (node (ref CON1)
 (pin 19)
)
)
 (net (code 12)
 (name C1_2)
 (node (ref FPGA)
 (pin B1)
)
 (node (ref CON1)
 (pin 2)
)
)
 (net (code 13)
 (name C1_20)
 (node (ref FPGA)
 (pin A9)
)
 (node (ref CON1)
 (pin 20)
)
)
 (net (code 14)
 (name C1_22)
 (node (ref FPGA)
 (pin C9)
)
 (node (ref CON1)
 (pin 22)
)
)
 (net (code 15)
 (name C1_23)
 (node (ref FPGA)
 (pin A7)
)
 (node (ref CON1)
 (pin 23)
)
)
 (net (code 16)
 (name C1_24)
 (node (ref FPGA)
 (pin B10)
)
 (node (ref CON1)
 (pin 24)
)
)
 (net (code 17)
 (name C1_25)
 (node (ref FPGA)
 (pin A11)
)
 (node (ref CON1)
 (pin 25)
)
)
 (net (code 18)
 (name C1_26)
 (node (ref FPGA)
 (pin A10)
)
 (node (ref CON1)
 (pin 26)
)
)
 (net (code 19)
 (name C1_27)
 (node (ref FPGA)
 (pin C10)
)
 (node (ref CON1)
 (pin 27)
)
)
 (net (code 20)
 (name C1_28)
 (node (ref FPGA)
 (pin C11)
)
 (node (ref CON1)
 (pin 28)
)
)
 (net (code 21)
 (name C1_29)
 (node (ref FPGA)
 (pin B12)
)
 (node (ref CON1)
 (pin 29)
)
)
 (net (code 22)
 (name C1_3)
 (node (ref FPGA)
 (pin H1)
)
 (node (ref CON1)
 (pin 3)
)
)
 (net (code 23)
 (name C1_30)
 (node (ref FPGA)
 (pin A12)
)
 (node (ref CON1)
 (pin 30)
)
)
 (net (code 24)
 (name C1_31)
 (node (ref FPGA)
 (pin B11)
)
 (node (ref CON1)
 (pin 31)
)
)
 (net (code 25)
 (name C1_33)
 (node (ref FPGA)
 (pin C13)
)
 (node (ref CON1)
 (pin 33)
)
)
 (net (code 26)
 (name C1_34)
 (node (ref FPGA)
 (pin C12)
)
 (node (ref CON1)
 (pin 34)
)
)
 (net (code 27)
 (name C1_36)
 (node (ref FPGA)
 (pin B13)
)
 (node (ref CON1)
 (pin 36)
)
)
 (net (code 28)
 (name C1_37)
 (node (ref FPGA)
 (pin D13)
)
 (node (ref CON1)
 (pin 37)
)
)
 (net (code 29)
 (name C1_38)
 (node (ref FPGA)
 (pin D11)
)
 (node (ref CON1)
 (pin 38)
)
)
 (net (code 30)
 (name C1_5)
 (node (ref FPGA)
 (pin B3)
)
 (node (ref CON1)
 (pin 5)
)
)
 (net (code 31)
 (name C1_6)
 (node (ref FPGA)
 (pin B2)
)
 (node (ref CON1)
 (pin 6)
)
)
 (net (code 32)
 (name C1_7)
 (node (ref FPGA)
 (pin H2)
)
 (node (ref CON1)
 (pin 7)
)
)
 (net (code 33)
 (name C1_9)
 (node (ref FPGA)
 (pin A3)
)
 (node (ref CON1)
 (pin 9)
)
)
 (net (code 34)
 (name C2_1)
 (node (ref FPGA)
 (pin D1)
)
 (node (ref CON2)
 (pin 1)
)
)
 (net (code 35)
 (name C2_12)
 (node (ref FPGA)
 (pin K1)
)
 (node (ref CON2)
 (pin 12)
)
)
 (net (code 36)
 (name C2_3)
 (node (ref FPGA)
 (pin E3)
)
 (node (ref CON2)
 (pin 3)
)
)
 (net (code 37)
 (name C2_4)
 (node (ref FPGA)
 (pin C2)
)
 (node (ref CON2)
 (pin 4)
)
)
 (net (code 38)
 (name C2_5)
 (node (ref FPGA)
 (pin E1)
)
 (node (ref CON2)
 (pin 5)
)
)
 (net (code 39)
 (name C2_8)
 (node (ref FPGA)
 (pin F1)
)
 (node (ref CON2)
 (pin 8)
)
)
 (net (code 40)
 (name C3_1)
 (node (ref FPGA)
 (pin E12)
)
 (node (ref CON3)
 (pin 1)
)
)
 (net (code 41)
 (name C3_10)
 (node (ref FPGA)
 (pin J13)
)
 (node (ref CON3)
 (pin 10)
)
)
 (net (code 42)
 (name C3_11)
 (node (ref FPGA)
 (pin L11)
)
 (node (ref CON3)
 (pin 11)
)
)
 (net (code 43)
 (name C3_12)
 (node (ref FPGA)
 (pin K11)
)
 (node (ref CON3)
 (pin 12)
)
)
 (net (code 44)
 (name C3_2_CLK3n)
 (node (ref FPGA)
 (pin E13)
)
 (node (ref CON3)
 (pin 2)
)
)
 (net (code 45)
 (name C3_3)
 (node (ref FPGA)
 (pin D12)
)
 (node (ref CON3)
 (pin 3)
)
)
 (net (code 46)
 (name C3_4)
 (node (ref FPGA)
 (pin G13)
)
 (node (ref CON3)
 (pin 4)
)
)
 (net (code 47)
 (name C3_5_CLK3p)
 (node (ref FPGA)
 (pin F13)
)
 (node (ref CON3)
 (pin 5)
)
)
 (net (code 48)
 (name C3_6)
 (node (ref FPGA)
 (pin F12)
)
 (node (ref CON3)
 (pin 6)
)
)
 (net (code 49)
 (name C3_7)
 (node (ref FPGA)
 (pin J12)
)
 (node (ref CON3)
 (pin 7)
)
)
 (net (code 50)
 (name C3_8)
 (node (ref FPGA)
 (pin G12)
)
 (node (ref CON3)
 (pin 8)
)
)
 (net (code 51)
 (name C3_9)
 (node (ref FPGA)
 (pin K12)
)
 (node (ref CON3)
 (pin 9)
)
)
 (net (code 52)
 (name C4_10)
 (node (ref FPGA)
 (pin L3)
)
 (node (ref CON4)
 (pin 10)
)
)
 (net (code 53)
 (name C4_11)
 (node (ref FPGA)
 (pin M2)
)
 (node (ref CON4)
 (pin 11)
)
)
 (net (code 54)
 (name C4_12)
 (node (ref FPGA)
 (pin M1)
)
 (node (ref CON4)
 (pin 12)
)
)
 (net (code 55)
 (name C4_13)
 (node (ref FPGA)
 (pin M3)
)
 (node (ref CON4)
 (pin 13)
)
)
 (net (code 56)
 (name C4_14)
 (node (ref FPGA)
 (pin M4)
)
 (node (ref CON4)
 (pin 14)
)
)
 (net (code 57)
 (name C4_15_DPCLK1)
 (node (ref FPGA)
 (pin N3)
)
 (node (ref CON4)
 (pin 15)
)
)
 (net (code 58)
 (name C4_16_DPCLK0)
 (node (ref FPGA)
 (pin N2)
)
 (node (ref CON4)
 (pin 16)
)
)
 (net (code 59)
 (name C4_17)
 (node (ref FPGA)
 (pin N4)
)
 (node (ref CON4)
 (pin 17)
)
)
 (net (code 60)
 (name C4_18)
 (node (ref FPGA)
 (pin L5)
)
 (node (ref CON4)
 (pin 18)
)
)
 (net (code 61)
 (name C4_19)
 (node (ref FPGA)
 (pin N5)
)
 (node (ref CON4)
 (pin 19)
)
)
 (net (code 62)
 (name C4_20)
 (node (ref FPGA)
 (pin M5)
)
 (node (ref CON4)
 (pin 20)
)
)
 (net (code 63)
 (name C4_21)
 (node (ref FPGA)
 (pin M7)
)
 (node (ref CON4)
 (pin 21)
)
)
 (net (code 64)
 (name C4_22)
 (node (ref FPGA)
 (pin N8)
)
 (node (ref CON4)
 (pin 22)
)
)
 (net (code 65)
 (name C4_23)
 (node (ref FPGA)
 (pin M8)
)
 (node (ref CON4)
 (pin 23)
)
)
 (net (code 66)
 (name C4_24)
 (node (ref FPGA)
 (pin N6)
)
 (node (ref CON4)
 (pin 24)
)
)
 (net (code 67)
 (name C4_25)
 (node (ref FPGA)
 (pin N7)
)
 (node (ref CON4)
 (pin 25)
)
)
 (net (code 68)
 (name C4_26)
 (node (ref FPGA)
 (pin N10)
)
 (node (ref CON4)
 (pin 26)
)
)
 (net (code 69)
 (name C4_27)
 (node (ref FPGA)
 (pin M10)
)
 (node (ref CON4)
 (pin 27)
)
)
 (net (code 70)
 (name C4_28)
 (node (ref FPGA)
 (pin N9)
)
 (node (ref CON4)
 (pin 28)
)
)
 (net (code 71)
 (name C4_30)
 (node (ref FPGA)
 (pin M11)
)
 (node (ref CON4)
 (pin 30)
)
)
 (net (code 72)
 (name C4_31)
 (node (ref FPGA)
 (pin N11)
)
 (node (ref CON4)
 (pin 31)
)
)
 (net (code 73)
 (name C4_32)
 (node (ref FPGA)
 (pin L10)
)
 (node (ref CON4)
 (pin 32)
)
)
 (net (code 74)
 (name C4_33)
 (node (ref FPGA)
 (pin M9)
)
 (node (ref CON4)
 (pin 33)
)
)
 (net (code 75)
 (name C4_34)
 (node (ref FPGA)
 (pin H13)
)
 (node (ref CON4)
 (pin 34)
)
)
 (net (code 76)
 (name C4_35)
 (node (ref FPGA)
 (pin K13)
)
 (node (ref CON4)
 (pin 35)
)
)
 (net (code 77)
 (name C4_36)
 (node (ref FPGA)
 (pin N12)
)
 (node (ref CON4)
 (pin 36)
)
)
 (net (code 78)
 (name C4_37)
 (node (ref FPGA)
 (pin L13)
)
 (node (ref CON4)
 (pin 37)
)
)
 (net (code 79)
 (name C4_38)
 (node (ref FPGA)
 (pin M12)
)
 (node (ref CON4)
 (pin 38)
)
)
 (net (code 80)
 (name C4_39)
 (node (ref FPGA)
 (pin M13)
)
 (node (ref CON4)
 (pin 39)
)
)
 (net (code 81)
 (name C4_3_VREFB2N0)
 (node (ref FPGA)
 (pin L1)
)
 (node (ref CON4)
 (pin 3)
)
)
 (net (code 82)
 (name C4_4)
 (node (ref FPGA)
 (pin J1)
)
 (node (ref CON4)
 (pin 4)
)
)
 (net (code 83)
 (name C4_40)
 (node (ref FPGA)
 (pin L12)
)
 (node (ref CON4)
 (pin 40)
)
)
 (net (code 84)
 (name C4_6)
 (node (ref FPGA)
 (pin L2)
)
 (node (ref CON4)
 (pin 6)
)
)
 (net (code 85)
 (name C4_7)
 (node (ref FPGA)
 (pin J2)
)
 (node (ref CON4)
 (pin 7)
)
)
 (net (code 86)
 (name C4_8)
 (node (ref FPGA)
 (pin K2)
)
 (node (ref CON4)
 (pin 8)
)
)
 (net (code 87)
 (name CLK0n)
 (node (ref FPGA)
 (pin G5)
)
)
 (net (code 88)
 (name CLK0p)
 (node (ref FPGA)
 (pin H6)
)
)
 (net (code 89)
 (name CLK1n)
 (node (ref FPGA)
 (pin H5)
)
)
 (net (code 90)
 (name CLK1p)
 (node (ref FPGA)
 (pin H4)
)
)
 (net (code 91)
 (name DPCLK2)
 (node (ref FPGA)
 (pin F10)
)
)
 (net (code 92)
 (name DPCLK3)
 (node (ref FPGA)
 (pin F9)
)
)
 (net (code 93)
 (name GND)
 (node (ref FPGA)
 (pin D7)
)
 (node (ref FPGA)
 (pin D6)
)
 (node (ref FPGA)
 (pin E4)
)
 (node (ref FPGA)
 (pin J5)
)
 (node (ref FPGA)
 (pin J6)
)
 (node (ref FPGA)
 (pin K10)
)
 (node (ref FPGA)
 (pin E10)
)
 (node (ref FPGA)
 (pin J10)
)
 (node (ref FPGA)
 (pin D2)
)
 (node (ref FPGA)
 (pin E2)
)
 (node (ref FPGA)
 (pin N13)
)
 (node (ref FPGA)
 (pin N1)
)
 (node (ref FPGA)
 (pin M6)
)
 (node (ref FPGA)
 (pin L9)
)
 (node (ref FPGA)
 (pin J4)
)
 (node (ref FPGA)
 (pin H12)
)
 (node (ref FPGA)
 (pin G7)
)
 (node (ref FPGA)
 (pin F3)
)
 (node (ref FPGA)
 (pin E11)
)
 (node (ref FPGA)
 (pin D5)
)
 (node (ref FPGA)
 (pin C3)
)
 (node (ref FPGA)
 (pin B8)
)
 (node (ref FPGA)
 (pin A13)
)
 (node (ref FPGA)
 (pin A1)
)
 (node (ref R3)
 (pin 2)
)
 (node (ref C10)
 (pin 2)
)
 (node (ref C11)
 (pin 2)
)
 (node (ref C12)
 (pin 2)
)
 (node (ref C13)
 (pin 2)
)
 (node (ref C14)
 (pin 2)
)
 (node (ref C15)
 (pin 2)
)
 (node (ref C16)
 (pin 2)
)
 (node (ref C17)
 (pin 2)
)
 (node (ref C18)
 (pin 2)
)
 (node (ref C19)
 (pin 2)
)
 (node (ref C20)
 (pin 2)
)
 (node (ref C21)
 (pin 2)
)
 (node (ref C22)
 (pin 2)
)
 (node (ref C23)
 (pin 2)
)
 (node (ref C8)
 (pin 2)
)
 (node (ref C9)
 (pin 2)
)
 (node (ref CON1)
 (pin 4)
)
 (node (ref CON1)
 (pin 8)
)
 (node (ref CON1)
 (pin 40)
)
 (node (ref CON2)
 (pin 6)
)
 (node (ref CON4)
 (pin 2)
)
 (node (ref CON4)
 (pin 9)
)
)
 (net (code 94)
 (name NC-1-39)
 (node (ref CON1)
 (pin 39)
)
)
 (net (code 95)
 (name NC-4-29)
 (node (ref CON4)
 (pin 29)
)
)
 (net (code 96)
 (name fpga_CONF_DONE)
 (node (ref FPGA)
 (pin C5)
)
 (node (ref R1)
 (pin 1)
)
 (node (ref CON1)
 (pin 15)
)
)
 (net (code 97)
 (name fpga_DEV_CLRn)
 (node (ref FPGA)
 (pin B9)
)
 (node (ref CON1)
 (pin 21)
)
)
 (net (code 98)
 (name fpga_DEV_OE)
 (node (ref FPGA)
 (pin D8)
)
)
 (net (code 99)
 (name fpga_JTAGEN)
 (node (ref FPGA)
 (pin E5)
)
)
 (net (code 100)
 (name fpga_TCK)
 (node (ref FPGA)
 (pin G2)
)
 (node (ref R3)
 (pin 1)
)
 (node (ref CON2)
 (pin 7)
)
)
 (net (code 101)
 (name fpga_TDI)
 (node (ref FPGA)
 (pin F5)
)
 (node (ref CON2)
 (pin 9)
)
)
 (net (code 102)
 (name fpga_TDO)
 (node (ref FPGA)
 (pin F6)
)
 (node (ref CON2)
 (pin 10)
)
)
 (net (code 103)
 (name fpga_TMS)
 (node (ref FPGA)
 (pin G1)
)
 (node (ref CON2)
 (pin 11)
)
)
 (net (code 104)
 (name fpga_nSTATUS)
 (node (ref FPGA)
 (pin C4)
)
 (node (ref R2)
 (pin 1)
)
 (node (ref CON2)
 (pin 2)
)
)
)
)
)

