Circuit: * C:\Users\rafus\Documents\Progetto microelettronica analogica\Spice\sch-home\Draft3.asc

Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
WARNING: Node X1:N003 is floating.
WARNING: Node X1:N004 is floating.
WARNING: Node X1:N002 is floating.
WARNING: Node X1:N005 is floating.

WARNING: Less than two connections to node X1:N003.  This node is used by M:X1:6.
WARNING: Less than two connections to node X1:N004.  This node is used by M:X1:7.
WARNING: Less than two connections to node X1:N002.  This node is used by M:X1:5.
WARNING: Less than two connections to node X1:N005.  This node is used by M:X1:8.
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.

Date: Mon Jul 22 15:49:31 2019
Total elapsed time: 0.248 seconds.

tnom = 27
temp = 27
method = trap
totiter = 1229
traniter = 0
tranpoints = 0
accept = 0
rejected = 0
matrix size = 21
fillins = 16
solver = Normal
Matrix Compiler1: 2.13 KB object code size  0.9/0.6/[0.4]
Matrix Compiler2: 2.17 KB object code size  0.4/0.8/[0.4]

