# system info soc on 2024.05.24.15:49:24
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1716536912
#
#
# Files generated for soc on 2024.05.24.15:49:24
files:
filepath,kind,attributes,module,is_top
simulation/soc.v,VERILOG,,soc,true
simulation/submodules/Dijkstra.qip,OTHER,,DijkstraCore,false
simulation/submodules/DijkstraCore.sv,SYSTEM_VERILOG,,DijkstraCore,false
simulation/submodules/visited.qip,OTHER,,DijkstraCore,false
simulation/submodules/Dijkstra.v,VERILOG,,DijkstraCore,false
simulation/submodules/visited.v,VERILOG,,DijkstraCore,false
simulation/submodules/queue.qip,OTHER,,DijkstraCore,false
simulation/submodules/queue.v,VERILOG,,DijkstraCore,false
simulation/submodules/soc_jtag_uart_0.v,VERILOG,,soc_jtag_uart_0,false
simulation/submodules/soc_keycode.v,VERILOG,,soc_keycode,false
simulation/submodules/soc_nios2_gen2_0.v,VERILOG,,soc_nios2_gen2_0,false
simulation/submodules/soc_onchip_memory2_0.hex,HEX,,soc_onchip_memory2_0,false
simulation/submodules/soc_onchip_memory2_0.v,VERILOG,,soc_onchip_memory2_0,false
simulation/submodules/soc_otg_hpi_address.v,VERILOG,,soc_otg_hpi_address,false
simulation/submodules/soc_otg_hpi_cs.v,VERILOG,,soc_otg_hpi_cs,false
simulation/submodules/soc_otg_hpi_data.v,VERILOG,,soc_otg_hpi_data,false
simulation/submodules/PixelRender.sv,SYSTEM_VERILOG,,PixelRender,false
simulation/submodules/PixelOCM.qip,OTHER,,PixelRender,false
simulation/submodules/Palette.sv,SYSTEM_VERILOG,,PixelRender,false
simulation/submodules/PixelOCM.v,VERILOG,,PixelRender,false
simulation/submodules/soc_sdram.v,VERILOG,,soc_sdram,false
simulation/submodules/soc_sdram_pll.vo,VERILOG,,soc_sdram_pll,false
simulation/submodules/soc_sysid_qsys_0.v,VERILOG,,soc_sysid_qsys_0,false
simulation/submodules/soc_mm_interconnect_1.v,VERILOG,,soc_mm_interconnect_1,false
simulation/submodules/soc_irq_mapper.sv,SYSTEM_VERILOG,,soc_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/soc_nios2_gen2_0_cpu.sdc,SDC,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu.v,VERILOG,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_test_bench.v,VERILOG,,soc_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/soc_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_router,false
simulation/submodules/soc_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_router_001,false
simulation/submodules/soc_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_router_002,false
simulation/submodules/soc_mm_interconnect_1_router_008.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_router_008,false
simulation/submodules/soc_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_cmd_demux,false
simulation/submodules/soc_mm_interconnect_1_cmd_demux_001.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_cmd_demux_001,false
simulation/submodules/soc_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_cmd_mux,false
simulation/submodules/soc_mm_interconnect_1_cmd_mux_006.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_cmd_mux_006,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_cmd_mux_006,false
simulation/submodules/soc_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_rsp_demux,false
simulation/submodules/soc_mm_interconnect_1_rsp_demux_006.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_rsp_demux_006,false
simulation/submodules/soc_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_rsp_mux,false
simulation/submodules/soc_mm_interconnect_1_rsp_mux_001.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_rsp_mux_001,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/soc_mm_interconnect_1_avalon_st_adapter.v,VERILOG,,soc_mm_interconnect_1_avalon_st_adapter,false
simulation/submodules/soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc.dijkstra_core_0,DijkstraCore
soc.jtag_uart_0,soc_jtag_uart_0
soc.keycode,soc_keycode
soc.nios2_gen2_0,soc_nios2_gen2_0
soc.nios2_gen2_0.cpu,soc_nios2_gen2_0_cpu
soc.onchip_memory2_0,soc_onchip_memory2_0
soc.otg_hpi_address,soc_otg_hpi_address
soc.otg_hpi_cs,soc_otg_hpi_cs
soc.otg_hpi_r,soc_otg_hpi_cs
soc.otg_hpi_reset,soc_otg_hpi_cs
soc.otg_hpi_w,soc_otg_hpi_cs
soc.otg_hpi_data,soc_otg_hpi_data
soc.pixel_render_0,PixelRender
soc.sdram,soc_sdram
soc.sdram_pll,soc_sdram_pll
soc.sysid_qsys_0,soc_sysid_qsys_0
soc.mm_interconnect_1,soc_mm_interconnect_1
soc.mm_interconnect_1.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
soc.mm_interconnect_1.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
soc.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.sdram_pll_pll_slave_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.sdram_s1_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.keycode_s1_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.otg_hpi_address_s1_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.otg_hpi_data_s1_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.otg_hpi_r_s1_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.otg_hpi_w_s1_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.otg_hpi_cs_s1_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.otg_hpi_reset_s1_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.onchip_memory2_0_s2_translator,altera_merlin_slave_translator
soc.mm_interconnect_1.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
soc.mm_interconnect_1.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
soc.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.sdram_pll_pll_slave_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.sdram_s1_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.keycode_s1_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.otg_hpi_address_s1_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.otg_hpi_data_s1_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.otg_hpi_r_s1_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.otg_hpi_w_s1_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.otg_hpi_cs_s1_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.otg_hpi_reset_s1_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.onchip_memory2_0_s2_agent,altera_merlin_slave_agent
soc.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.sdram_pll_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.keycode_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.otg_hpi_address_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.otg_hpi_data_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.otg_hpi_r_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.otg_hpi_w_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.otg_hpi_cs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.otg_hpi_reset_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.onchip_memory2_0_s2_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_1.router,soc_mm_interconnect_1_router
soc.mm_interconnect_1.router_001,soc_mm_interconnect_1_router_001
soc.mm_interconnect_1.router_002,soc_mm_interconnect_1_router_002
soc.mm_interconnect_1.router_003,soc_mm_interconnect_1_router_002
soc.mm_interconnect_1.router_004,soc_mm_interconnect_1_router_002
soc.mm_interconnect_1.router_005,soc_mm_interconnect_1_router_002
soc.mm_interconnect_1.router_006,soc_mm_interconnect_1_router_002
soc.mm_interconnect_1.router_007,soc_mm_interconnect_1_router_002
soc.mm_interconnect_1.router_015,soc_mm_interconnect_1_router_002
soc.mm_interconnect_1.router_008,soc_mm_interconnect_1_router_008
soc.mm_interconnect_1.router_009,soc_mm_interconnect_1_router_008
soc.mm_interconnect_1.router_010,soc_mm_interconnect_1_router_008
soc.mm_interconnect_1.router_011,soc_mm_interconnect_1_router_008
soc.mm_interconnect_1.router_012,soc_mm_interconnect_1_router_008
soc.mm_interconnect_1.router_013,soc_mm_interconnect_1_router_008
soc.mm_interconnect_1.router_014,soc_mm_interconnect_1_router_008
soc.mm_interconnect_1.cmd_demux,soc_mm_interconnect_1_cmd_demux
soc.mm_interconnect_1.cmd_demux_001,soc_mm_interconnect_1_cmd_demux_001
soc.mm_interconnect_1.cmd_mux,soc_mm_interconnect_1_cmd_mux
soc.mm_interconnect_1.cmd_mux_001,soc_mm_interconnect_1_cmd_mux
soc.mm_interconnect_1.cmd_mux_002,soc_mm_interconnect_1_cmd_mux
soc.mm_interconnect_1.cmd_mux_003,soc_mm_interconnect_1_cmd_mux
soc.mm_interconnect_1.cmd_mux_004,soc_mm_interconnect_1_cmd_mux
soc.mm_interconnect_1.cmd_mux_005,soc_mm_interconnect_1_cmd_mux
soc.mm_interconnect_1.cmd_mux_013,soc_mm_interconnect_1_cmd_mux
soc.mm_interconnect_1.cmd_mux_006,soc_mm_interconnect_1_cmd_mux_006
soc.mm_interconnect_1.cmd_mux_007,soc_mm_interconnect_1_cmd_mux_006
soc.mm_interconnect_1.cmd_mux_008,soc_mm_interconnect_1_cmd_mux_006
soc.mm_interconnect_1.cmd_mux_009,soc_mm_interconnect_1_cmd_mux_006
soc.mm_interconnect_1.cmd_mux_010,soc_mm_interconnect_1_cmd_mux_006
soc.mm_interconnect_1.cmd_mux_011,soc_mm_interconnect_1_cmd_mux_006
soc.mm_interconnect_1.cmd_mux_012,soc_mm_interconnect_1_cmd_mux_006
soc.mm_interconnect_1.rsp_demux,soc_mm_interconnect_1_rsp_demux
soc.mm_interconnect_1.rsp_demux_001,soc_mm_interconnect_1_rsp_demux
soc.mm_interconnect_1.rsp_demux_002,soc_mm_interconnect_1_rsp_demux
soc.mm_interconnect_1.rsp_demux_003,soc_mm_interconnect_1_rsp_demux
soc.mm_interconnect_1.rsp_demux_004,soc_mm_interconnect_1_rsp_demux
soc.mm_interconnect_1.rsp_demux_005,soc_mm_interconnect_1_rsp_demux
soc.mm_interconnect_1.rsp_demux_013,soc_mm_interconnect_1_rsp_demux
soc.mm_interconnect_1.rsp_demux_006,soc_mm_interconnect_1_rsp_demux_006
soc.mm_interconnect_1.rsp_demux_007,soc_mm_interconnect_1_rsp_demux_006
soc.mm_interconnect_1.rsp_demux_008,soc_mm_interconnect_1_rsp_demux_006
soc.mm_interconnect_1.rsp_demux_009,soc_mm_interconnect_1_rsp_demux_006
soc.mm_interconnect_1.rsp_demux_010,soc_mm_interconnect_1_rsp_demux_006
soc.mm_interconnect_1.rsp_demux_011,soc_mm_interconnect_1_rsp_demux_006
soc.mm_interconnect_1.rsp_demux_012,soc_mm_interconnect_1_rsp_demux_006
soc.mm_interconnect_1.rsp_mux,soc_mm_interconnect_1_rsp_mux
soc.mm_interconnect_1.rsp_mux_001,soc_mm_interconnect_1_rsp_mux_001
soc.mm_interconnect_1.crosser,altera_avalon_st_handshake_clock_crosser
soc.mm_interconnect_1.crosser_001,altera_avalon_st_handshake_clock_crosser
soc.mm_interconnect_1.crosser_002,altera_avalon_st_handshake_clock_crosser
soc.mm_interconnect_1.crosser_003,altera_avalon_st_handshake_clock_crosser
soc.mm_interconnect_1.avalon_st_adapter,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_001,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_002,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_003,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_004,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_005,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_006,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_006.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_007,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_007.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_008,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_008.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_009,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_009.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_010,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_010.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_011,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_011.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_012,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_012.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_1.avalon_st_adapter_013,soc_mm_interconnect_1_avalon_st_adapter
soc.mm_interconnect_1.avalon_st_adapter_013.error_adapter_0,soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc.irq_mapper,soc_irq_mapper
soc.rst_controller,altera_reset_controller
soc.rst_controller_001,altera_reset_controller
soc.rst_controller_002,altera_reset_controller
