# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 22:59:26 on Apr 09,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/pe.v 
# -- Skipping module PE
# 
# Top level modules:
# 	PE
# End time: 22:59:26 on Apr 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 22:59:26 on Apr 09,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/pe_arr.v 
# -- Skipping module PE_ARR
# 
# Top level modules:
# 	PE_ARR
# End time: 22:59:27 on Apr 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 22:59:27 on Apr 09,2022
# vlog -reportprogress 300 "+acc" -incr ./pe_arr_test.v 
# -- Compiling module pe_arr_test
# 
# Top level modules:
# 	pe_arr_test
# End time: 22:59:27 on Apr 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work pe_arr_test 
# Start time: 22:59:27 on Apr 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.pe_arr_test(fast)
# Loading work.PE_ARR(fast)
# Loading work.PE(fast)
# Break key hit
# Break at ./pe_arr_test.v line 33
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 23:01:14 on Apr 09,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/pe.v 
# -- Skipping module PE
# 
# Top level modules:
# 	PE
# End time: 23:01:14 on Apr 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 23:01:14 on Apr 09,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/pe_arr.v 
# -- Skipping module PE_ARR
# 
# Top level modules:
# 	PE_ARR
# End time: 23:01:15 on Apr 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 23:01:15 on Apr 09,2022
# vlog -reportprogress 300 "+acc" -incr ./pe_arr_test.v 
# -- Compiling module pe_arr_test
# 
# Top level modules:
# 	pe_arr_test
# End time: 23:01:15 on Apr 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:01:16 on Apr 09,2022, Elapsed time: 0:01:49
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work pe_arr_test 
# Start time: 23:01:16 on Apr 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.pe_arr_test(fast)
# Loading work.PE_ARR(fast)
# Loading work.PE(fast)
# ** Note: $finish    : ./pe_arr_test.v(75)
#    Time: 1 us  Iteration: 1  Instance: /pe_arr_test
# 1
# Break in Module pe_arr_test at ./pe_arr_test.v line 75
# End time: 23:06:50 on Apr 09,2022, Elapsed time: 0:05:34
# Errors: 0, Warnings: 1
