{"Junjun Gu": [0.7352852821350098, ["Peak current reduction by simultaneous state replication and re-encoding", ["Junjun Gu", "Gang Qu", "Lin Yuan", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2010.5654204", 4, "iccad", 2010]], "Naehyuck Chang": [0.999998927116394, ["Hierarchical memory scheduling for multimedia MPSoCs", ["Ye-Jyun Lin", "Chia-Lin Yang", "Tay-Jyi Lin", "Jiao-Wei Huang", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2010.5654145", 7, "iccad", 2010]], "Gi-Joon Nam": [0.9842500239610672, ["New placement prediction and mitigation techniques for local routing congestion", ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"], "https://doi.org/10.1109/ICCAD.2010.5654225", 4, "iccad", 2010], ["Design-hierarchy aware mixed-size placement for routability optimization", ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2010.5654234", 6, "iccad", 2010]], "Young Moon Kim": [0.9995688796043396, ["Cross-layer error resilience for robust systems", ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2010.5654129", 4, "iccad", 2010]], "Sung Kyu Lim": [0.9975332617759705, ["Through-silicon-via management during 3D physical design: When to add and how many?", ["Mohit Pathak", "Young-Joon Lee", "Thomas Moon", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5653703", 8, "iccad", 2010], ["Stress-driven 3D-IC placement with TSV keep-out zone and regularity study", ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jae-Seok Yang", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5654245", 6, "iccad", 2010], ["Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system", ["Minki Cho", "Chang Liu", "Daehyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ICCAD.2010.5654255", 4, "iccad", 2010]], "Chun-Ju Yang": [0.5, ["A robust functional ECO engine by SAT proof minimization and interpolation techniques", ["Bo-Han Wu", "Chun-Ju Yang", "Chung-Yang Huang", "Jie-Hong Roland Jiang"], "https://doi.org/10.1109/ICCAD.2010.5654265", 6, "iccad", 2010]], "Danbee Park": [0.9573974907398224, ["Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors", ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2010.5653652", 4, "iccad", 2010]], "Jae-Seok Yang": [0.9992186725139618, ["Stress-driven 3D-IC placement with TSV keep-out zone and regularity study", ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jae-Seok Yang", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5654245", 6, "iccad", 2010]], "Young-Joon Lee": [0.9998951256275177, ["Through-silicon-via management during 3D physical design: When to add and how many?", ["Mohit Pathak", "Young-Joon Lee", "Thomas Moon", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5653703", 8, "iccad", 2010]], "Daehyun Kim": [0.9972383975982666, ["Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system", ["Minki Cho", "Chang Liu", "Daehyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ICCAD.2010.5654255", 4, "iccad", 2010]], "Nam Sung Kim": [0.9872660338878632, ["Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors", ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2010.5653652", 4, "iccad", 2010]], "Minsik Cho": [0.5, ["Novel binary linear programming for high performance clock mesh synthesis", ["Minsik Cho", "David Z. Pan", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2010.5653737", 6, "iccad", 2010]], "Myung-Chul Kim": [0.9949226677417755, ["Low-power clock trees for CPUs", ["Dongjin Lee", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5653738", 8, "iccad", 2010], ["SimPL: An effective placement algorithm", ["Myung-Chul Kim", "Dongjin Lee", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5654229", 8, "iccad", 2010]], "Hyungmin Cho": [0.9681252092123032, ["Cross-layer error resilience for robust systems", ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2010.5654129", 4, "iccad", 2010]], "Jungseob Lee": [0.9999361634254456, ["Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors", ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2010.5653652", 4, "iccad", 2010]], "Minki Cho": [0.8578444868326187, ["Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system", ["Minki Cho", "Chang Liu", "Daehyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ICCAD.2010.5654255", 4, "iccad", 2010]], "Taewhan Kim": [1, ["Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors", ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2010.5653652", 4, "iccad", 2010]]}