/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2016 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Thursday 1/7/16 17:24:50
*  /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl -C -R -ST mnh_opio -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr Manor_Hill/Product_HAS/Manor Hill/xml/142_OPIO_Partition_Registers.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_MNH_OPIO_SW_DEF
#define DEF_MNH_OPIO_SW_DEF

#ifndef MNH_OPIO_CSRS
#define MNH_OPIO_CSRS						0x000000000000
#endif
#define OPIO_CSRS_BASE						0
#define OPIO_PART_DP_CFG_OFFSET					0
#define OPIO_PART_CFG_OFFSET					32
#define OPIO_PART_DBG_OFFSET					128
#define OPIO_PART_ERR_FLG_OFFSET				256
#define OPIO_PART_ERR_INFO_OFFSET				320
#define OPIO_PART_STS_OFFSET					384
/*
* Table #3 of 142_OPIO_Partition_Registers.xml - DWNSTRM_CFG_FRAMING_RESET
* 
*/
#define MNH_DWNSTRM_CFG_FRAMING_RESET				(MNH_OPIO_CSRS + 0x000000000000)
#define MNH_DWNSTRM_CFG_FRAMING_RESET_RESETCSR			0x0000000000000001ull
#define MNH_DWNSTRM_CFG_FRAMING_RESET_UNUSED_63_1_SHIFT		1
#define MNH_DWNSTRM_CFG_FRAMING_RESET_UNUSED_63_1_MASK		0x7FFFFFFFFFFFFFFFull
#define MNH_DWNSTRM_CFG_FRAMING_RESET_UNUSED_63_1_SMASK		0xFFFFFFFFFFFFFFFEull
#define MNH_DWNSTRM_CFG_FRAMING_RESET_VAL_SHIFT			0
#define MNH_DWNSTRM_CFG_FRAMING_RESET_VAL_MASK			0x1ull
#define MNH_DWNSTRM_CFG_FRAMING_RESET_VAL_SMASK			0x1ull
/*
* Table #4 of 142_OPIO_Partition_Registers.xml - UPSTRM_CFG_FIFOS_RADR
* This register provides the read address reset value for the upstream (from the 
* serdes) fifo.
*/
#define MNH_UPSTRM_CFG_FIFOS_RADR				(MNH_OPIO_CSRS + 0x000000000008)
#define MNH_UPSTRM_CFG_FIFOS_RADR_RESETCSR			0x0000000000000004ull
#define MNH_UPSTRM_CFG_FIFOS_RADR_UNUSED_63_3_SHIFT		3
#define MNH_UPSTRM_CFG_FIFOS_RADR_UNUSED_63_3_MASK		0x1FFFFFFFFFFFFFFFull
#define MNH_UPSTRM_CFG_FIFOS_RADR_UNUSED_63_3_SMASK		0xFFFFFFFFFFFFFFF8ull
#define MNH_UPSTRM_CFG_FIFOS_RADR_RST_VAL_SHIFT			0
#define MNH_UPSTRM_CFG_FIFOS_RADR_RST_VAL_MASK			0x7ull
#define MNH_UPSTRM_CFG_FIFOS_RADR_RST_VAL_SMASK			0x7ull
/*
* Table #5 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_CFG_IRDY
* This register is used indicate to the Physical Layer that the Link Layer is 
* ready to transfer data.
*/
#define MNH_OPIO_PHY_CFG_IRDY					(MNH_OPIO_CSRS + 0x000000000028)
#define MNH_OPIO_PHY_CFG_IRDY_RESETCSR				0x0000000000000000ull
#define MNH_OPIO_PHY_CFG_IRDY_UNUSED_63_1_SHIFT			1
#define MNH_OPIO_PHY_CFG_IRDY_UNUSED_63_1_MASK			0x7FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_CFG_IRDY_UNUSED_63_1_SMASK			0xFFFFFFFFFFFFFFFEull
#define MNH_OPIO_PHY_CFG_IRDY_VAL_SHIFT				0
#define MNH_OPIO_PHY_CFG_IRDY_VAL_MASK				0x1ull
#define MNH_OPIO_PHY_CFG_IRDY_VAL_SMASK				0x1ull
/*
* Table #6 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_CFG_PRI
* This register is used to indicate to the Physical Layer that the Link Layer is 
* ready to transfer data with low priority (When 1). This is useful when running 
* in multi-protocol case where the link layer can indicate the priority of the 
* request.
*/
#define MNH_OPIO_PHY_CFG_PRI					(MNH_OPIO_CSRS + 0x000000000030)
#define MNH_OPIO_PHY_CFG_PRI_RESETCSR				0x0000000000000000ull
#define MNH_OPIO_PHY_CFG_PRI_UNUSED_63_1_SHIFT			1
#define MNH_OPIO_PHY_CFG_PRI_UNUSED_63_1_MASK			0x7FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_CFG_PRI_UNUSED_63_1_SMASK			0xFFFFFFFFFFFFFFFEull
#define MNH_OPIO_PHY_CFG_PRI_VAL_SHIFT				0
#define MNH_OPIO_PHY_CFG_PRI_VAL_MASK				0x1ull
#define MNH_OPIO_PHY_CFG_PRI_VAL_SMASK				0x1ull
/*
* Table #7 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_CFG_STATE_REQ
* This register is used by the Link Layer to the Physical Layer to request a 
* state change.
*/
#define MNH_OPIO_PHY_CFG_STATE_REQ				(MNH_OPIO_CSRS + 0x000000000040)
#define MNH_OPIO_PHY_CFG_STATE_REQ_RESETCSR			0x0000000000000000ull
#define MNH_OPIO_PHY_CFG_STATE_REQ_UNUSED_63_4_SHIFT		4
#define MNH_OPIO_PHY_CFG_STATE_REQ_UNUSED_63_4_MASK		0xFFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_CFG_STATE_REQ_UNUSED_63_4_SMASK		0xFFFFFFFFFFFFFFF0ull
#define MNH_OPIO_PHY_CFG_STATE_REQ_VAL_SHIFT			0
#define MNH_OPIO_PHY_CFG_STATE_REQ_VAL_MASK			0xFull
#define MNH_OPIO_PHY_CFG_STATE_REQ_VAL_SMASK			0xFull
/*
* Table #8 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_CFG_STREAM
* This register is used to indicate the stream ID to use with data.
*/
#define MNH_OPIO_PHY_CFG_STREAM					(MNH_OPIO_CSRS + 0x000000000048)
#define MNH_OPIO_PHY_CFG_STREAM_RESETCSR			0x0000000000000033ull
#define MNH_OPIO_PHY_CFG_STREAM_UNUSED_63_8_SHIFT		8
#define MNH_OPIO_PHY_CFG_STREAM_UNUSED_63_8_MASK		0xFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_CFG_STREAM_UNUSED_63_8_SMASK		0xFFFFFFFFFFFFFF00ull
#define MNH_OPIO_PHY_CFG_STREAM_ID_SHIFT			0
#define MNH_OPIO_PHY_CFG_STREAM_ID_MASK				0xFFull
#define MNH_OPIO_PHY_CFG_STREAM_ID_SMASK			0xFFull
/*
* Table #9 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_CFG_VALID
* 
*/
#define MNH_OPIO_PHY_CFG_VALID					(MNH_OPIO_CSRS + 0x000000000050)
#define MNH_OPIO_PHY_CFG_VALID_RESETCSR				0x0000000000000003ull
#define MNH_OPIO_PHY_CFG_VALID_UNUSED_63_2_SHIFT		2
#define MNH_OPIO_PHY_CFG_VALID_UNUSED_63_2_MASK			0x3FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_CFG_VALID_UNUSED_63_2_SMASK		0xFFFFFFFFFFFFFFFCull
#define MNH_OPIO_PHY_CFG_VALID_VAL_SHIFT			0
#define MNH_OPIO_PHY_CFG_VALID_VAL_MASK				0x3ull
#define MNH_OPIO_PHY_CFG_VALID_VAL_SMASK			0x3ull
/*
* Table #10 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_CFG_RESET
* 
*/
#define MNH_OPIO_PHY_CFG_RESET					(MNH_OPIO_CSRS + 0x000000000058)
#define MNH_OPIO_PHY_CFG_RESET_RESETCSR				0x0000000000000100ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_63_61_SHIFT		61
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_63_61_MASK		0x7ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_63_61_SMASK		0xE000000000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_WAKE_SHIFT			60
#define MNH_OPIO_PHY_CFG_RESET_APHY_WAKE_MASK			0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_WAKE_SMASK			0x1000000000000000ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_59_58_SHIFT		58
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_59_58_MASK		0x3ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_59_58_SMASK		0xC00000000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_FP_CRI_PWRGOOD_RST_B_SHIFT	57
#define MNH_OPIO_PHY_CFG_RESET_APHY_FP_CRI_PWRGOOD_RST_B_MASK	0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_FP_CRI_PWRGOOD_RST_B_SMASK	0x200000000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_FP_CRI_RST_B_SHIFT		56
#define MNH_OPIO_PHY_CFG_RESET_APHY_FP_CRI_RST_B_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_FP_CRI_RST_B_SMASK		0x100000000000000ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_55_54_SHIFT		54
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_55_54_MASK		0x3ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_55_54_SMASK		0xC0000000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_APLL_PWRGOOD_SHIFT		53
#define MNH_OPIO_PHY_CFG_RESET_APHY_APLL_PWRGOOD_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_APLL_PWRGOOD_SMASK		0x20000000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_APLL_PWRGOOD_CK_SHIFT	52
#define MNH_OPIO_PHY_CFG_RESET_APHY_APLL_PWRGOOD_CK_MASK	0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_APLL_PWRGOOD_CK_SMASK	0x10000000000000ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_51_49_SHIFT		49
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_51_49_MASK		0x7ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_51_49_SMASK		0xE000000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_CMLN_RST_B_SHIFT		48
#define MNH_OPIO_PHY_CFG_RESET_APHY_CMLN_RST_B_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_CMLN_RST_B_SMASK		0x1000000000000ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_47_45_SHIFT		45
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_47_45_MASK		0x7ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_47_45_SMASK		0xE00000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_LANE_RST_B_SHIFT		44
#define MNH_OPIO_PHY_CFG_RESET_APHY_LANE_RST_B_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_LANE_RST_B_SMASK		0x100000000000ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_43_41_SHIFT		41
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_43_41_MASK		0x7ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_43_41_SMASK		0xE0000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_GPSB_RST_B_SHIFT		40
#define MNH_OPIO_PHY_CFG_RESET_APHY_GPSB_RST_B_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_GPSB_RST_B_SMASK		0x10000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_DFX_PWRGOOD_SHIFT		39
#define MNH_OPIO_PHY_CFG_RESET_APHY_DFX_PWRGOOD_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_DFX_PWRGOOD_SMASK		0x8000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_CK_SHIFT	38
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_CK_MASK	0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_CK_SMASK	0x4000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_INF_SHIFT	37
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_INF_MASK	0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_INF_SMASK	0x2000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_PRIM_SHIFT	36
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_PRIM_MASK	0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_PRIM_SMASK	0x1000000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_RST_B_SHIFT	35
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_RST_B_MASK	0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_AOPI_PWRGOOD_RST_B_SMASK	0x800000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_LSMSB_PWRGOOD_SHIFT		34
#define MNH_OPIO_PHY_CFG_RESET_APHY_LSMSB_PWRGOOD_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_LSMSB_PWRGOOD_SMASK		0x400000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_CORE_PWRGOOD_SHIFT		33
#define MNH_OPIO_PHY_CFG_RESET_APHY_CORE_PWRGOOD_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_CORE_PWRGOOD_SMASK		0x200000000ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_GPSB_PWRGOOD_SHIFT		32
#define MNH_OPIO_PHY_CFG_RESET_APHY_GPSB_PWRGOOD_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_APHY_GPSB_PWRGOOD_SMASK		0x100000000ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_31_21_SHIFT		21
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_31_21_MASK		0x7FFull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_31_21_SMASK		0xFFE00000ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_WAKE_SHIFT			20
#define MNH_OPIO_PHY_CFG_RESET_LPHY_WAKE_MASK			0x1ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_WAKE_SMASK			0x100000ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_19_17_SHIFT		17
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_19_17_MASK		0x7ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_19_17_SMASK		0xE0000ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_PGCB_RST_B_SHIFT		16
#define MNH_OPIO_PHY_CFG_RESET_LPHY_PGCB_RST_B_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_PGCB_RST_B_SMASK		0x10000ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_15_13_SHIFT		13
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_15_13_MASK		0x7ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_15_13_SMASK		0xE000ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_PRIM_RST_B_SHIFT		12
#define MNH_OPIO_PHY_CFG_RESET_LPHY_PRIM_RST_B_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_PRIM_RST_B_SMASK		0x1000ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_11_9_SHIFT		9
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_11_9_MASK			0x7ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_11_9_SMASK		0xE00ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_CDIE_BRIDGE_RST_B_SHIFT	8
#define MNH_OPIO_PHY_CFG_RESET_LPHY_CDIE_BRIDGE_RST_B_MASK	0x1ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_CDIE_BRIDGE_RST_B_SMASK	0x100ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_7_5_SHIFT			5
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_7_5_MASK			0x7ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_7_5_SMASK			0xE0ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_SIDE_EPOINT_RST_B_SHIFT	4
#define MNH_OPIO_PHY_CFG_RESET_LPHY_SIDE_EPOINT_RST_B_MASK	0x1ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_SIDE_EPOINT_RST_B_SMASK	0x10ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_3_SHIFT			3
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_3_MASK			0x1ull
#define MNH_OPIO_PHY_CFG_RESET_UNUSED_3_SMASK			0x8ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_DFX_PWRGOOD_SHIFT		2
#define MNH_OPIO_PHY_CFG_RESET_LPHY_DFX_PWRGOOD_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_DFX_PWRGOOD_SMASK		0x4ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_DFX_RST_B_SHIFT		1
#define MNH_OPIO_PHY_CFG_RESET_LPHY_DFX_RST_B_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_DFX_RST_B_SMASK		0x2ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_STICKY_RST_B_SHIFT		0
#define MNH_OPIO_PHY_CFG_RESET_LPHY_STICKY_RST_B_MASK		0x1ull
#define MNH_OPIO_PHY_CFG_RESET_LPHY_STICKY_RST_B_SMASK		0x1ull
/*
* Table #11 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_ERR_STS
* This is the error flag CSR.
*/
#define MNH_OPIO_PHY_ERR_STS					(MNH_OPIO_CSRS + 0x000000000100)
#define MNH_OPIO_PHY_ERR_STS_RESETCSR				0x0000000000000000ull
#define MNH_OPIO_PHY_ERR_STS_UNUSED_63_3_SHIFT			3
#define MNH_OPIO_PHY_ERR_STS_UNUSED_63_3_MASK			0x1FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_ERR_STS_UNUSED_63_3_SMASK			0xFFFFFFFFFFFFFFF8ull
#define MNH_OPIO_PHY_ERR_STS_TRAINERROR_SHIFT			2
#define MNH_OPIO_PHY_ERR_STS_TRAINERROR_MASK			0x1ull
#define MNH_OPIO_PHY_ERR_STS_TRAINERROR_SMASK			0x4ull
#define MNH_OPIO_PHY_ERR_STS_CERROR_SHIFT			1
#define MNH_OPIO_PHY_ERR_STS_CERROR_MASK			0x1ull
#define MNH_OPIO_PHY_ERR_STS_CERROR_SMASK			0x2ull
#define MNH_OPIO_PHY_ERR_STS_ERROR_SHIFT			0
#define MNH_OPIO_PHY_ERR_STS_ERROR_MASK				0x1ull
#define MNH_OPIO_PHY_ERR_STS_ERROR_SMASK			0x1ull
/*
* Table #12 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_ERR_CLR
* This is the error flag CSR.
*/
#define MNH_OPIO_PHY_ERR_CLR					(MNH_OPIO_CSRS + 0x000000000108)
#define MNH_OPIO_PHY_ERR_CLR_RESETCSR				0x0000000000000000ull
#define MNH_OPIO_PHY_ERR_CLR_UNUSED_63_3_SHIFT			3
#define MNH_OPIO_PHY_ERR_CLR_UNUSED_63_3_MASK			0x1FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_ERR_CLR_UNUSED_63_3_SMASK			0xFFFFFFFFFFFFFFF8ull
#define MNH_OPIO_PHY_ERR_CLR_TRAINERROR_SHIFT			2
#define MNH_OPIO_PHY_ERR_CLR_TRAINERROR_MASK			0x1ull
#define MNH_OPIO_PHY_ERR_CLR_TRAINERROR_SMASK			0x4ull
#define MNH_OPIO_PHY_ERR_CLR_CERROR_SHIFT			1
#define MNH_OPIO_PHY_ERR_CLR_CERROR_MASK			0x1ull
#define MNH_OPIO_PHY_ERR_CLR_CERROR_SMASK			0x2ull
#define MNH_OPIO_PHY_ERR_CLR_ERROR_SHIFT			0
#define MNH_OPIO_PHY_ERR_CLR_ERROR_MASK				0x1ull
#define MNH_OPIO_PHY_ERR_CLR_ERROR_SMASK			0x1ull
/*
* Table #13 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_ERR_FRC
* This is the error flag CSR.
*/
#define MNH_OPIO_PHY_ERR_FRC					(MNH_OPIO_CSRS + 0x000000000110)
#define MNH_OPIO_PHY_ERR_FRC_RESETCSR				0x0000000000000000ull
#define MNH_OPIO_PHY_ERR_FRC_UNUSED_63_3_SHIFT			3
#define MNH_OPIO_PHY_ERR_FRC_UNUSED_63_3_MASK			0x1FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_ERR_FRC_UNUSED_63_3_SMASK			0xFFFFFFFFFFFFFFF8ull
#define MNH_OPIO_PHY_ERR_FRC_TRAINERROR_SHIFT			2
#define MNH_OPIO_PHY_ERR_FRC_TRAINERROR_MASK			0x1ull
#define MNH_OPIO_PHY_ERR_FRC_TRAINERROR_SMASK			0x4ull
#define MNH_OPIO_PHY_ERR_FRC_CERROR_SHIFT			1
#define MNH_OPIO_PHY_ERR_FRC_CERROR_MASK			0x1ull
#define MNH_OPIO_PHY_ERR_FRC_CERROR_SMASK			0x2ull
#define MNH_OPIO_PHY_ERR_FRC_ERROR_SHIFT			0
#define MNH_OPIO_PHY_ERR_FRC_ERROR_MASK				0x1ull
#define MNH_OPIO_PHY_ERR_FRC_ERROR_SMASK			0x1ull
/*
* Table #14 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_ERR_EN_HOST
* This is the error flag CSR.
*/
#define MNH_OPIO_PHY_ERR_EN_HOST				(MNH_OPIO_CSRS + 0x000000000118)
#define MNH_OPIO_PHY_ERR_EN_HOST_RESETCSR			0x0000000000000000ull
#define MNH_OPIO_PHY_ERR_EN_HOST_UNUSED_63_3_SHIFT		3
#define MNH_OPIO_PHY_ERR_EN_HOST_UNUSED_63_3_MASK		0x1FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_ERR_EN_HOST_UNUSED_63_3_SMASK		0xFFFFFFFFFFFFFFF8ull
#define MNH_OPIO_PHY_ERR_EN_HOST_TRAINERROR_SHIFT		2
#define MNH_OPIO_PHY_ERR_EN_HOST_TRAINERROR_MASK		0x1ull
#define MNH_OPIO_PHY_ERR_EN_HOST_TRAINERROR_SMASK		0x4ull
#define MNH_OPIO_PHY_ERR_EN_HOST_CERROR_SHIFT			1
#define MNH_OPIO_PHY_ERR_EN_HOST_CERROR_MASK			0x1ull
#define MNH_OPIO_PHY_ERR_EN_HOST_CERROR_SMASK			0x2ull
#define MNH_OPIO_PHY_ERR_EN_HOST_ERROR_SHIFT			0
#define MNH_OPIO_PHY_ERR_EN_HOST_ERROR_MASK			0x1ull
#define MNH_OPIO_PHY_ERR_EN_HOST_ERROR_SMASK			0x1ull
/*
* Table #15 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_ERR_FIRST_HOST
* This is the error flag CSR.
*/
#define MNH_OPIO_PHY_ERR_FIRST_HOST				(MNH_OPIO_CSRS + 0x000000000120)
#define MNH_OPIO_PHY_ERR_FIRST_HOST_RESETCSR			0x0000000000000000ull
#define MNH_OPIO_PHY_ERR_FIRST_HOST_UNUSED_63_3_SHIFT		3
#define MNH_OPIO_PHY_ERR_FIRST_HOST_UNUSED_63_3_MASK		0x1FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_ERR_FIRST_HOST_UNUSED_63_3_SMASK		0xFFFFFFFFFFFFFFF8ull
#define MNH_OPIO_PHY_ERR_FIRST_HOST_TRAINERROR_SHIFT		2
#define MNH_OPIO_PHY_ERR_FIRST_HOST_TRAINERROR_MASK		0x1ull
#define MNH_OPIO_PHY_ERR_FIRST_HOST_TRAINERROR_SMASK		0x4ull
#define MNH_OPIO_PHY_ERR_FIRST_HOST_CERROR_SHIFT		1
#define MNH_OPIO_PHY_ERR_FIRST_HOST_CERROR_MASK			0x1ull
#define MNH_OPIO_PHY_ERR_FIRST_HOST_CERROR_SMASK		0x2ull
#define MNH_OPIO_PHY_ERR_FIRST_HOST_ERROR_SHIFT			0
#define MNH_OPIO_PHY_ERR_FIRST_HOST_ERROR_MASK			0x1ull
#define MNH_OPIO_PHY_ERR_FIRST_HOST_ERROR_SMASK			0x1ull
/*
* Table #16 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_STS_EXIT_CG_REQ
* This register, when asserted, indicates a request to the Upper level protocol 
* stacks to exit clock gated state ASAP. 
*/
#define MNH_OPIO_PHY_STS_EXIT_CG_REQ				(MNH_OPIO_CSRS + 0x000000000180)
#define MNH_OPIO_PHY_STS_EXIT_CG_REQ_RESETCSR			0x0000000000000000ull
#define MNH_OPIO_PHY_STS_EXIT_CG_REQ_UNUSED_63_1_SHIFT		1
#define MNH_OPIO_PHY_STS_EXIT_CG_REQ_UNUSED_63_1_MASK		0x7FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_STS_EXIT_CG_REQ_UNUSED_63_1_SMASK		0xFFFFFFFFFFFFFFFEull
#define MNH_OPIO_PHY_STS_EXIT_CG_REQ_VAL_SHIFT			0
#define MNH_OPIO_PHY_STS_EXIT_CG_REQ_VAL_MASK			0x1ull
#define MNH_OPIO_PHY_STS_EXIT_CG_REQ_VAL_SMASK			0x1ull
/*
* Table #17 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_STS_STALLREQ
* This register is used by the Physical Layer to request to the Link Layer to 
* align packets at LPIF width boundary
*/
#define MNH_OPIO_PHY_STS_STALLREQ				(MNH_OPIO_CSRS + 0x000000000190)
#define MNH_OPIO_PHY_STS_STALLREQ_RESETCSR			0x0000000000000000ull
#define MNH_OPIO_PHY_STS_STALLREQ_UNUSED_63_1_SHIFT		1
#define MNH_OPIO_PHY_STS_STALLREQ_UNUSED_63_1_MASK		0x7FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_STS_STALLREQ_UNUSED_63_1_SMASK		0xFFFFFFFFFFFFFFFEull
#define MNH_OPIO_PHY_STS_STALLREQ_VAL_SHIFT			0
#define MNH_OPIO_PHY_STS_STALLREQ_VAL_MASK			0x1ull
#define MNH_OPIO_PHY_STS_STALLREQ_VAL_SMASK			0x1ull
/*
* Table #18 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_STS_STATE_STS
* This register is used to indicate to the Link Layer the Physical Layer Status 
* indication.
*/
#define MNH_OPIO_PHY_STS_STATE_STS				(MNH_OPIO_CSRS + 0x000000000198)
#define MNH_OPIO_PHY_STS_STATE_STS_RESETCSR			0x0000000000000000ull
#define MNH_OPIO_PHY_STS_STATE_STS_UNUSED_63_4_SHIFT		4
#define MNH_OPIO_PHY_STS_STATE_STS_UNUSED_63_4_MASK		0xFFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_STS_STATE_STS_UNUSED_63_4_SMASK		0xFFFFFFFFFFFFFFF0ull
#define MNH_OPIO_PHY_STS_STATE_STS_VAL_SHIFT			0
#define MNH_OPIO_PHY_STS_STATE_STS_VAL_MASK			0xFull
#define MNH_OPIO_PHY_STS_STATE_STS_VAL_SMASK			0xFull
/*
* Table #19 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_STS_STREAM
* This register indicates which Physical Layer stream ID is received with 
* data
*/
#define MNH_OPIO_PHY_STS_STREAM					(MNH_OPIO_CSRS + 0x0000000001A0)
#define MNH_OPIO_PHY_STS_STREAM_RESETCSR			0x0000000000000000ull
#define MNH_OPIO_PHY_STS_STREAM_UNUSED_63_8_SHIFT		8
#define MNH_OPIO_PHY_STS_STREAM_UNUSED_63_8_MASK		0xFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_STS_STREAM_UNUSED_63_8_SMASK		0xFFFFFFFFFFFFFF00ull
#define MNH_OPIO_PHY_STS_STREAM_ID_SHIFT			0
#define MNH_OPIO_PHY_STS_STREAM_ID_MASK				0xFFull
#define MNH_OPIO_PHY_STS_STREAM_ID_SMASK			0xFFull
/*
* Table #20 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_STS_TRDY
* Physical Layer is ready to accept data, data is accepted by Physical layer 
* when Pl_trdy and Lp_valid are both asserted.
*/
#define MNH_OPIO_PHY_STS_TRDY					(MNH_OPIO_CSRS + 0x0000000001A8)
#define MNH_OPIO_PHY_STS_TRDY_RESETCSR				0x0000000000000000ull
#define MNH_OPIO_PHY_STS_TRDY_UNUSED_63_1_SHIFT			1
#define MNH_OPIO_PHY_STS_TRDY_UNUSED_63_1_MASK			0x7FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_STS_TRDY_UNUSED_63_1_SMASK			0xFFFFFFFFFFFFFFFEull
#define MNH_OPIO_PHY_STS_TRDY_VAL_SHIFT				0
#define MNH_OPIO_PHY_STS_TRDY_VAL_MASK				0x1ull
#define MNH_OPIO_PHY_STS_TRDY_VAL_SMASK				0x1ull
/*
* Table #21 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_STS_VALID
* Indicates which valid vs. Idle data. Valid de-asserted indicates idle data.  
* This is used by MNH configuration only where LPIF_TXVALID_WIDTH==2 and this 
* must match with NCLUSTER value.
*/
#define MNH_OPIO_PHY_STS_VALID					(MNH_OPIO_CSRS + 0x0000000001B0)
#define MNH_OPIO_PHY_STS_VALID_RESETCSR				0x0000000000000000ull
#define MNH_OPIO_PHY_STS_VALID_UNUSED_63_2_SHIFT		2
#define MNH_OPIO_PHY_STS_VALID_UNUSED_63_2_MASK			0x3FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_STS_VALID_UNUSED_63_2_SMASK		0xFFFFFFFFFFFFFFFCull
#define MNH_OPIO_PHY_STS_VALID_VAL_SHIFT			0
#define MNH_OPIO_PHY_STS_VALID_VAL_MASK				0x3ull
#define MNH_OPIO_PHY_STS_VALID_VAL_SMASK			0x3ull
/*
* Table #22 of 142_OPIO_Partition_Registers.xml - OPIO_PHY_STS_PLL_LOCK
* PLL_LOCK
*/
#define MNH_OPIO_PHY_STS_PLL_LOCK				(MNH_OPIO_CSRS + 0x0000000001B8)
#define MNH_OPIO_PHY_STS_PLL_LOCK_RESETCSR			0x0000000000000000ull
#define MNH_OPIO_PHY_STS_PLL_LOCK_UNUSED_63_1_SHIFT		1
#define MNH_OPIO_PHY_STS_PLL_LOCK_UNUSED_63_1_MASK		0x7FFFFFFFFFFFFFFFull
#define MNH_OPIO_PHY_STS_PLL_LOCK_UNUSED_63_1_SMASK		0xFFFFFFFFFFFFFFFEull
#define MNH_OPIO_PHY_STS_PLL_LOCK_VAL_SHIFT			0
#define MNH_OPIO_PHY_STS_PLL_LOCK_VAL_MASK			0x1ull
#define MNH_OPIO_PHY_STS_PLL_LOCK_VAL_SMASK			0x1ull

#endif 		/* DEF_MNH_OPIO_SW_DEF */
