#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May  8 21:37:06 2022
# Process ID: 12540
# Current directory: D:/Courses/COD/CPU_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4036 D:\Courses\COD\CPU_2\CPU_2.xpr
# Log file: D:/Courses/COD/CPU_2/vivado.log
# Journal file: D:/Courses/COD/CPU_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Courses/COD/CPU_2/CPU_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/product/vivado2019.2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 780.391 ; gain = 143.594
update_compile_order -fileset sources_1
add_files {D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.xci D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem/D_mem.xci D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem_1/I_mem.xci}
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem/D_mem.xci': IP name 'D_mem' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem/D_mem.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem_1/I_mem.xci': IP name 'I_mem' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem_1/I_mem.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-2162] IP 'I_mem' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a12ticsg325-1L' used to customize the IP 'I_mem' do not match.
export_ip_user_files -of_objects  [get_files  {D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.xci D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci}] -lib_map_path [list {modelsim=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/modelsim} {questa=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/questa} {riviera=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/riviera} {activehdl=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 [get_ips  I_mem] -log ip_upgrade.log
Upgrading 'I_mem'
INFO: [IP_Flow 19-3420] Updated I_mem to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'I_mem'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Courses/COD/CPU_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips I_mem] -no_script -sync -force -quiet
generate_target all [get_files  D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'I_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'I_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'I_mem'...
catch { config_ip_cache -export [get_ips -all I_mem] }
export_ip_user_files -of_objects [get_files D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.xci]
launch_runs -jobs 4 I_mem_synth_1
[Sun May  8 21:39:34 2022] Launched I_mem_synth_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/I_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem/I_mem.xci] -directory D:/Courses/COD/CPU_2/CPU_2.ip_user_files/sim_scripts -ip_user_files_dir D:/Courses/COD/CPU_2/CPU_2.ip_user_files -ipstatic_source_dir D:/Courses/COD/CPU_2/CPU_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/modelsim} {questa=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/questa} {riviera=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/riviera} {activehdl=D:/Courses/COD/CPU_2/CPU_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem_1/I_mem.xci
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem_1/I_mem.xci': IP name 'I_mem' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/I_mem_1/I_mem.xci' cannot be added to the fileset 'sources_1'.
add_files -norecurse D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/imm.v
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/imm.v' cannot be added to the project because it already exists in the project, skipping this file
set_property source_mgmt_mode All [current_project]
add_files -norecurse {D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Imm.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Forwarding_Unit.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PDU_PL.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Segment_reg.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCregister.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/control.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/top.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/mux2.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/alu.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/mux3.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/reg.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/register.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/add.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/SegmentRegister.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/cpu_pl.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Hazard_Detection_Unit.v D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCreg.v}
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Imm.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Forwarding_Unit.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PDU_PL.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Segment_reg.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/control.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/top.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/mux2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/mux3.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/reg.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/add.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/cpu_pl.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Hazard_Detection_Unit.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCreg.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci' is already up-to-date
WARNING: [HDL 9-3756] overwriting previous definition of module 'PCregister' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCregister.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SegmentRegister' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Segment_reg.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register' [D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/register.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PCregister()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCreg.v
	(Active) Duplicate found at line 23 of file D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCregister.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'SegmentRegister()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/SegmentRegister.v
	(Active) Duplicate found at line 23 of file D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/Segment_reg.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/reg.v
	(Active) Duplicate found at line 1 of file D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/register.v
[Sun May  8 21:57:58 2022] Launched synth_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCreg.v] -no_script -reset -force -quiet
remove_files  D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/PCreg.v
export_ip_user_files -of_objects  [get_files D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/reg.v] -no_script -reset -force -quiet
remove_files  D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/reg.v
export_ip_user_files -of_objects  [get_files D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/SegmentRegister.v] -no_script -reset -force -quiet
remove_files  D:/Courses/COD/CPU_2/CPU_2.srcs/sources_1/new/SegmentRegister.v
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci' is already up-to-date
[Sun May  8 21:59:23 2022] Launched impl_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci' is already up-to-date
[Sun May  8 21:59:30 2022] Launched impl_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1267.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 1356.590 ; gain = 3.086
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1356.590 ; gain = 3.086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 1496.148 ; gain = 474.918
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci' is already up-to-date
[Sun May  8 22:05:25 2022] Launched impl_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse D:/Courses/COD/CPU_2/CPU_2.srcs/constrs_1/top.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Courses/COD/CPU_2/CPU_2.ip_user_files/D_mem_1/D_mem.xci' is already up-to-date
[Sun May  8 22:11:10 2022] Launched synth_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/synth_1/runme.log
[Sun May  8 22:11:10 2022] Launched impl_1...
Run output will be captured here: D:/Courses/COD/CPU_2/CPU_2.runs/impl_1/runme.log
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  8 22:23:42 2022...
