Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:26:44 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postPlace.timing.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 st/key5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.829ns (28.755%)  route 2.054ns (71.245%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 6.684 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X123Y180                                                    r  st/key5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[1]/Q
                         net (fo=3, estimated)        0.485     4.769    st/O19[1]
    SLICE_X121Y180       LUT4 (Prop_lut4_I0_O)        0.043     4.812 r  st/full6_i_74/O
                         net (fo=1, routed)           0.000     4.812    ri/I7[0]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.063 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, estimated)        0.000     5.063    ri/n_24_full6_reg_i_50
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.112 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, estimated)        0.000     5.112    ri/n_24_full6_reg_i_32
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.161 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, estimated)        0.000     5.161    ri/n_24_full6_reg_i_14
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.210 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, estimated)        0.429     5.639    ri/st/location22_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.682 f  ri/full1_i_5/O
                         net (fo=1, estimated)        0.379     6.061    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.104 f  ri/full1_i_3/O
                         net (fo=8, estimated)        0.204     6.308    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.351 f  ri/full3_i_2/O
                         net (fo=5, estimated)        0.193     6.544    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.587 r  ri/full3_i_1/O
                         net (fo=85, estimated)       0.364     6.951    st/E[0]
    SLICE_X119Y187       FDRE                                         r  st/key2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.992     5.482    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.554 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, estimated)     1.130     6.684    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X119Y187                                                    r  st/key2_reg[24]/C
                         clock pessimism              0.293     6.978    
                         clock uncertainty           -0.035     6.942    
    SLICE_X119Y187       FDRE (Setup_fdre_C_CE)      -0.194     6.748    st/key2_reg[24]
  -------------------------------------------------------------------
                         required time                          6.748    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                 -0.202    




