============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 30 2024  08:06:22 pm
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (15822 ps) Setup Check with Pin U4/pc_reg[31]/CK->D
          Group: CLK
     Startpoint: (R) U4/U0_rs2_data_internal_reg[1]/CK
          Clock: (R) CLK
       Endpoint: (R) U4/pc_reg[31]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+  109000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=  109200          200     
                                              
             Setup:-    1276                  
       Uncertainty:-     300                  
     Required Time:=  107624                  
      Launch Clock:-     200                  
         Data Path:-   91602                  
             Slack:=   15822                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags     Arc     Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  U4/U0_rs2_data_internal_reg[1]/CK                                  -       -         R     (arrival)   1466     -     0     0     200    (-,-) 
  U4/U0_rs2_data_internal_reg[1]/Q                                   -       CK->Q     R     DFFX1          1  35.9   511  1760    1960    (-,-) 
  U4/drc_bufs383819/Y                                                -       A->Y      R     BUFX2          9 534.0   946  1715    3674    (-,-) 
  U4/g381099/Y                                                       -       A->Y      F     INVX2          6 355.3   557   996    4671    (-,-) 
  U4/g307313/Y                                                       -       A->Y      R     NAND2X2        7 514.6   945  1512    6183    (-,-) 
  U4/g307229/Y                                                       -       B->Y      F     NOR2X3         8 464.6   514   945    7128    (-,-) 
  U4/g307216/Y                                                       -       A->Y      R     INVX3          1  36.8   118   434    7562    (-,-) 
  U4/g305814/Y                                                       -       B->Y      R     OR2X1          4 226.4   818  1379    8941    (-,-) 
  U4/g305780/Y                                                       -       A->Y      F     INVX3         13 508.1   502   910    9851    (-,-) 
  U4/g303917/Y                                                       -       A->Y      R     NAND2X1        1  35.3   302   662   10512    (-,-) 
  U4/g302586__7098/Y                                                 -       C->Y      F     NAND4X1        1  32.6   521   748   11260    (-,-) 
  U4/g302106__7098/Y                                                 -       B->Y      R     NOR4X1         1  36.7   936  1626   12887    (-,-) 
  U4/g384371/Y                                                       -       C->Y      F     NAND3X1        1  33.1   448   691   13577    (-,-) 
  U4/g384370/Y                                                       -       A->Y      F     OR3X1          5 372.3  1032  2788   16365    (-,-) 
  U4/sub_3361_39_g937/Y                                              -       A->Y      R     INVX3          5 374.4   510  1299   17664    (-,-) 
  U4/g301807__5526/Y                                                 -       B->Y      F     AOI21X1        1  31.9   271   505   18170    (-,-) 
  U4/g301787__6131/Y                                                 -       C->Y      F     AO21X1         1 163.0   492  1696   19865    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g779/COUT -       A->COUT   F     ADDFX1         1 116.3   586  2623   22489    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g778/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   24900    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g777/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   27311    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g776/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   29722    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g775/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   32133    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g774/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   34545    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g773/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   36956    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g772/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   39367    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g771/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   41778    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g770/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   44189    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g769/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   46601    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g768/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   49012    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g767/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   51423    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g766/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   53834    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g765/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   56245    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g764/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   58657    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g763/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   61068    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g762/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   63479    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g761/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   65890    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g760/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   68301    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g759/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   70713    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g758/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   73124    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g757/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   75535    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g756/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   77946    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g755/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   80357    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g754/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   82769    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g753/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   85180    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g752/COUT -       CIN->COUT F     ADDFX1         1 116.3   586  2411   87591    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g751/COUT -       CIN->COUT F     ADDFX1         1  67.4   461  2183   89774    (-,-) 
  U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g750/Y    -       B->Y      R     XNOR2X1        1  56.9   620  1246   91020    (-,-) 
  U4/g372551/Y                                                       -       B->Y      F     NAND2X2        1  36.3   194   336   91356    (-,-) 
  U4/g371006/Y                                                       -       C->Y      R     NAND3X1        1  33.0   253   446   91802    (-,-) 
  U4/pc_reg[31]/D                                                    <<<     -         R     DFFX1          1     -     -     0   91802    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

