# VLSI DESIGN AUTOMATION

## Graph Initialization

![image](https://user-images.githubusercontent.com/58945374/121311951-886f5200-c922-11eb-8cf8-e4e735972419.png)

## K-L Partitioning

![image](https://user-images.githubusercontent.com/58945374/121311882-77bedc00-c922-11eb-8260-a973ac5fb08e.png)

![image](https://user-images.githubusercontent.com/58945374/121312115-adfc5b80-c922-11eb-921a-b44316ae2edc.png)

## Partitioning using Simulated Annealing

![image](https://user-images.githubusercontent.com/58945374/121312437-ff0c4f80-c922-11eb-8000-9091248dc5e5.png)

![image](https://user-images.githubusercontent.com/58945374/121340812-a39b8b00-c93d-11eb-9978-5460f3f60a07.png)

## Floorplan

![image](https://user-images.githubusercontent.com/58945374/121340884-b910b500-c93d-11eb-9ccc-fee907038f72.png)

![image](https://user-images.githubusercontent.com/58945374/121340967-d180cf80-c93d-11eb-80a0-e1205da5b623.png)

## Placement

![image](https://user-images.githubusercontent.com/58945374/121341066-ed847100-c93d-11eb-9c0e-838ba5979b14.png)

![image](https://user-images.githubusercontent.com/58945374/121341146-fffeaa80-c93d-11eb-82f9-40d7c992d3e3.png)

## Routing

![image](https://user-images.githubusercontent.com/58945374/121341224-16a50180-c93e-11eb-8475-36051e069b86.png)
