13:39:53 INFO  : Registering command handlers for SDK TCF services
13:39:56 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
13:40:00 INFO  : XSCT server has started successfully.
13:40:09 INFO  : Successfully done setting XSCT server connection channel  
13:40:09 INFO  : Successfully done setting SDK workspace  
13:40:09 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
14:28:22 INFO  : Inferring section assignments and sizes from elf file: /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
14:28:34 INFO  : Successfully generated /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/src/lscript.ld.
14:28:34 INFO  : Applying linker script to all configurations of project BandwidthAssessment.
14:28:34 INFO  : Setting rebuild state to true for all configurations of project BandwidthAssessment.
14:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:12 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
14:33:12 INFO  : 'jtag frequency' command is executed.
14:33:12 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:12 INFO  : Context for 'APU' is selected.
14:33:13 INFO  : System reset is completed.
14:33:16 INFO  : 'after 3000' command is executed.
14:33:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
14:33:17 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:17 INFO  : Context for 'APU' is selected.
14:33:17 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:33:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:17 INFO  : Context for 'APU' is selected.
14:33:18 INFO  : 'ps7_init' command is executed.
14:33:18 INFO  : 'ps7_post_config' command is executed.
14:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:18 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:18 INFO  : Memory regions updated for context APU
14:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:19 INFO  : 'con' command is executed.
14:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

14:33:19 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
14:34:22 INFO  : Disconnected from the channel tcfchan#1.
14:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:24 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
14:34:24 INFO  : 'jtag frequency' command is executed.
14:34:24 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:24 INFO  : Context for 'APU' is selected.
14:34:24 INFO  : System reset is completed.
14:34:27 INFO  : 'after 3000' command is executed.
14:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
14:34:29 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:29 INFO  : Context for 'APU' is selected.
14:34:33 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:33 INFO  : Context for 'APU' is selected.
14:34:33 INFO  : 'ps7_init' command is executed.
14:34:33 INFO  : 'ps7_post_config' command is executed.
14:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:34 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:34 INFO  : Memory regions updated for context APU
14:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:34 INFO  : 'con' command is executed.
14:34:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

14:34:34 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
14:36:40 INFO  : Disconnected from the channel tcfchan#2.
17:53:56 INFO  : Registering command handlers for SDK TCF services
17:54:01 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
17:54:08 INFO  : XSCT server has started successfully.
17:54:13 INFO  : Successfully done setting XSCT server connection channel  
17:54:13 INFO  : Successfully done setting SDK workspace  
17:54:13 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
17:54:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:55:18 INFO  : Successfully generated /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/src/lscript.ld.
17:55:18 INFO  : Applying linker script to all configurations of project BandwidthAssessment.
17:55:18 INFO  : Setting rebuild state to true for all configurations of project BandwidthAssessment.
17:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:52 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
17:55:52 INFO  : 'jtag frequency' command is executed.
17:55:52 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:53 INFO  : Context for 'APU' is selected.
17:55:53 INFO  : System reset is completed.
17:55:56 INFO  : 'after 3000' command is executed.
17:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
17:55:57 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:55:57 INFO  : Context for 'APU' is selected.
17:55:57 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:58 INFO  : Context for 'APU' is selected.
17:55:58 INFO  : 'ps7_init' command is executed.
17:55:58 INFO  : 'ps7_post_config' command is executed.
17:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:59 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:59 INFO  : Memory regions updated for context APU
17:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:59 INFO  : 'con' command is executed.
17:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

17:55:59 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
18:00:29 INFO  : Disconnected from the channel tcfchan#1.
18:00:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:31 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
18:00:31 INFO  : 'jtag frequency' command is executed.
18:00:31 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:00:31 INFO  : Context for 'APU' is selected.
18:00:31 INFO  : System reset is completed.
18:00:34 INFO  : 'after 3000' command is executed.
18:00:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
18:00:35 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:00:35 INFO  : Context for 'APU' is selected.
18:00:40 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:00:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:40 INFO  : Context for 'APU' is selected.
18:00:40 INFO  : 'ps7_init' command is executed.
18:00:40 INFO  : 'ps7_post_config' command is executed.
18:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:41 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:41 INFO  : Memory regions updated for context APU
18:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:41 INFO  : 'con' command is executed.
18:00:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

18:00:41 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/circular_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
18:02:44 INFO  : Disconnected from the channel tcfchan#2.
20:33:34 INFO  : Registering command handlers for SDK TCF services
20:33:38 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/duplex_32bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:33:43 INFO  : XSCT server has started successfully.
20:33:43 INFO  : Successfully done setting XSCT server connection channel  
20:33:45 INFO  : Successfully done setting SDK workspace  
20:33:45 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:35:10 INFO  : Registering command handlers for SDK TCF services
20:35:12 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/duplex_32bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:35:16 INFO  : XSCT server has started successfully.
20:35:17 INFO  : Successfully done setting XSCT server connection channel  
20:35:17 INFO  : Successfully done setting SDK workspace  
20:35:17 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:35:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:47 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
20:35:47 INFO  : 'jtag frequency' command is executed.
20:35:47 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:35:47 INFO  : Context for 'APU' is selected.
20:35:47 INFO  : System reset is completed.
20:35:50 INFO  : 'after 3000' command is executed.
20:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
20:35:51 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:35:51 INFO  : Context for 'APU' is selected.
20:35:52 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:35:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:52 INFO  : Context for 'APU' is selected.
20:35:52 ERROR : Memory read error at 0xF8000100. Invalid DAP IDCODE. Invalid DAP ACK value: 0
20:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
----------------End of Script----------------

10:25:35 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
10:25:43 INFO  : XSCT server has started successfully.
11:02:40 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
11:03:59 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
11:04:03 INFO  : XSCT server has started successfully.
11:04:03 INFO  : Successfully done setting XSCT server connection channel  
11:04:15 INFO  : Successfully done setting SDK workspace  
11:04:24 INFO  : Registering command handlers for SDK TCF services
11:04:30 INFO  : Processing command line option -hwspec /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
11:05:44 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
11:05:48 INFO  : XSCT server has started successfully.
11:05:50 INFO  : Successfully done setting XSCT server connection channel  
11:05:50 INFO  : Successfully done setting SDK workspace  
11:05:51 INFO  : Registering command handlers for SDK TCF services
11:05:51 INFO  : Processing command line option -hwspec /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
11:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:49 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
11:16:49 INFO  : 'jtag frequency' command is executed.
11:16:49 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:50 INFO  : Context for 'APU' is selected.
11:16:50 INFO  : System reset is completed.
11:16:53 INFO  : 'after 3000' command is executed.
11:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
11:16:54 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:16:54 INFO  : Context for 'APU' is selected.
11:16:54 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:16:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:54 INFO  : Context for 'APU' is selected.
11:16:55 INFO  : 'ps7_init' command is executed.
11:16:55 INFO  : 'ps7_post_config' command is executed.
11:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:55 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:55 INFO  : Memory regions updated for context APU
11:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:56 INFO  : 'con' command is executed.
11:16:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

11:16:56 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
11:48:33 INFO  : Disconnected from the channel tcfchan#1.
11:48:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:35 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
11:48:35 INFO  : 'jtag frequency' command is executed.
11:48:35 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:35 INFO  : Context for 'APU' is selected.
11:48:35 INFO  : System reset is completed.
11:48:38 INFO  : 'after 3000' command is executed.
11:48:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
11:48:40 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:40 INFO  : Context for 'APU' is selected.
11:48:42 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:48:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:42 INFO  : Context for 'APU' is selected.
11:48:43 INFO  : 'ps7_init' command is executed.
11:48:43 INFO  : 'ps7_post_config' command is executed.
11:48:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:43 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:43 INFO  : Memory regions updated for context APU
11:48:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:43 INFO  : 'con' command is executed.
11:48:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

11:48:43 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
11:51:23 INFO  : Disconnected from the channel tcfchan#2.
11:51:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:24 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
11:51:24 INFO  : 'jtag frequency' command is executed.
11:51:24 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:24 INFO  : Context for 'APU' is selected.
11:51:25 INFO  : System reset is completed.
11:51:28 INFO  : 'after 3000' command is executed.
11:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
11:51:29 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:29 INFO  : Context for 'APU' is selected.
11:51:32 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:51:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:32 INFO  : Context for 'APU' is selected.
11:51:32 INFO  : 'ps7_init' command is executed.
11:51:32 INFO  : 'ps7_post_config' command is executed.
11:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:32 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:33 INFO  : Memory regions updated for context APU
11:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:33 INFO  : 'con' command is executed.
11:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

11:51:33 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
11:54:20 INFO  : Disconnected from the channel tcfchan#3.
11:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:21 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
11:54:21 INFO  : 'jtag frequency' command is executed.
11:54:21 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:21 INFO  : Context for 'APU' is selected.
11:54:22 INFO  : System reset is completed.
11:54:25 INFO  : 'after 3000' command is executed.
11:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
11:54:26 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:54:26 INFO  : Context for 'APU' is selected.
11:54:29 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:29 INFO  : Context for 'APU' is selected.
11:54:29 INFO  : 'ps7_init' command is executed.
11:54:29 INFO  : 'ps7_post_config' command is executed.
11:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:30 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:30 INFO  : Memory regions updated for context APU
11:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:30 INFO  : 'con' command is executed.
11:54:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

11:54:30 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
11:58:07 INFO  : Disconnected from the channel tcfchan#4.
11:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:08 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
11:58:08 INFO  : 'jtag frequency' command is executed.
11:58:08 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:08 INFO  : Context for 'APU' is selected.
11:58:08 INFO  : System reset is completed.
11:58:11 INFO  : 'after 3000' command is executed.
11:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
11:58:13 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:58:13 INFO  : Context for 'APU' is selected.
11:58:16 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:58:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:16 INFO  : Context for 'APU' is selected.
11:58:16 INFO  : 'ps7_init' command is executed.
11:58:16 INFO  : 'ps7_post_config' command is executed.
11:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:16 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:16 INFO  : Memory regions updated for context APU
11:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:17 INFO  : 'con' command is executed.
11:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

11:58:17 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
11:59:15 INFO  : Disconnected from the channel tcfchan#5.
11:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:17 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
11:59:17 INFO  : 'jtag frequency' command is executed.
11:59:17 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:17 INFO  : Context for 'APU' is selected.
11:59:17 INFO  : System reset is completed.
11:59:20 INFO  : 'after 3000' command is executed.
11:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
11:59:21 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:21 INFO  : Context for 'APU' is selected.
11:59:24 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:59:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:24 INFO  : Context for 'APU' is selected.
11:59:24 INFO  : 'ps7_init' command is executed.
11:59:24 INFO  : 'ps7_post_config' command is executed.
11:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:25 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:25 INFO  : Memory regions updated for context APU
11:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:25 INFO  : 'con' command is executed.
11:59:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

11:59:25 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
12:06:57 INFO  : Disconnected from the channel tcfchan#6.
12:06:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:58 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
12:06:58 INFO  : 'jtag frequency' command is executed.
12:06:58 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:58 INFO  : Context for 'APU' is selected.
12:06:58 INFO  : System reset is completed.
12:07:01 INFO  : 'after 3000' command is executed.
12:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
12:07:03 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:07:03 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:06 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : 'ps7_init' command is executed.
12:07:06 INFO  : 'ps7_post_config' command is executed.
12:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:06 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:06 INFO  : Memory regions updated for context APU
12:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:07 INFO  : 'con' command is executed.
12:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

12:07:07 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
12:11:50 INFO  : Disconnected from the channel tcfchan#7.
20:26:38 INFO  : Registering command handlers for SDK TCF services
20:26:42 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:26:48 INFO  : XSCT server has started successfully.
20:26:48 INFO  : Successfully done setting XSCT server connection channel  
20:26:49 INFO  : Successfully done setting SDK workspace  
20:26:49 INFO  : Processing command line option -hwspec /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:26:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:27 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
20:28:27 INFO  : 'jtag frequency' command is executed.
20:28:27 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:27 INFO  : Context for 'APU' is selected.
20:28:27 INFO  : System reset is completed.
20:28:30 INFO  : 'after 3000' command is executed.
20:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
20:28:32 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:28:32 INFO  : Context for 'APU' is selected.
20:28:32 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:32 INFO  : Context for 'APU' is selected.
20:28:32 INFO  : 'ps7_init' command is executed.
20:28:32 INFO  : 'ps7_post_config' command is executed.
20:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:33 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:33 INFO  : Memory regions updated for context APU
20:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:33 INFO  : 'con' command is executed.
20:28:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

20:28:33 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/duplex_32bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
20:32:17 INFO  : Disconnected from the channel tcfchan#1.
