

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling20be9959047424737a0422e874fccc2e  /home/pars/Documents/sim_8/cc_afforest
Extracting PTX file and ptxas options    1: cc_afforest.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_8/cc_afforest
self exe links to: /home/pars/Documents/sim_8/cc_afforest
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_8/cc_afforest
Running md5sum using "md5sum /home/pars/Documents/sim_8/cc_afforest "
self exe links to: /home/pars/Documents/sim_8/cc_afforest
Extracting specific PTX file named cc_afforest.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17afforest_directediiPKmPKiS0_S2_Pii : hostFun 0x0x55ef17f8c5b6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z8compressiPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8afforestiPKmPKiPii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19afforest_undirectediiPKmPKiPii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17afforest_directediiPKmPKiS0_S2_Pii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z17afforest_directediiPKmPKiS0_S2_Pii' : regs=16, lmem=0, smem=0, cmem=404
GPGPU-Sim PTX: Kernel '_Z19afforest_undirectediiPKmPKiPii' : regs=16, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z8afforestiPKmPKiPii' : regs=12, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z8compressiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z19afforest_undirectediiPKmPKiPii : hostFun 0x0x55ef17f8c382, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8afforestiPKmPKiPii : hostFun 0x0x55ef17f8c19c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compressiPi : hostFun 0x0x55ef17f8bff7, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/italy_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 6686493 |E| 7013978
This graph maintains both incomming and outgoing edge-list
Launching CUDA CC solver (26120 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffe8fc8cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc8c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc8b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc8b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffe8fc8c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ef17f8c19c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding dominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: reconvergence points for _Z8afforestiPKmPKiPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x120 (cc_afforest.1.sm_75.ptx:82) @%p1 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x170 (cc_afforest.1.sm_75.ptx:93) @%p2 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1d0 (cc_afforest.1.sm_75.ptx:106) @%p3 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x210 (cc_afforest.1.sm_75.ptx:116) @%p4 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x220 (cc_afforest.1.sm_75.ptx:119) @%p5 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (cc_afforest.1.sm_75.ptx:123) @%p6 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x280 (cc_afforest.1.sm_75.ptx:135) @%p7 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8afforestiPKmPKiPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8afforestiPKmPKiPii'.
GPGPU-Sim PTX: pushing kernel '_Z8afforestiPKmPKiPii' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8afforestiPKmPKiPii'
Destroy streams for kernel 1: size 0
kernel_name = _Z8afforestiPKmPKiPii 
kernel_launch_uid = 1 
gpu_sim_cycle = 643080
gpu_sim_insn = 284256461
gpu_ipc =     442.0235
gpu_tot_sim_cycle = 643080
gpu_tot_sim_insn = 284256461
gpu_tot_ipc =     442.0235
gpu_tot_issued_cta = 26120
gpu_occupancy = 87.8417% 
gpu_tot_occupancy = 87.8417% 
max_total_param_size = 0
gpu_stall_dramfull = 8684
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.3796
partiton_level_parallism_total  =       7.3796
partiton_level_parallism_util =       7.4507
partiton_level_parallism_util_total  =       7.4507
L2_BW  =     322.3412 GB/Sec
L2_BW_total  =     322.3412 GB/Sec
gpu_total_sim_rate=41479

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 260771, Miss = 129853, Miss_rate = 0.498, Pending_hits = 102110, Reservation_fails = 50871
	L1D_cache_core[1]: Access = 260522, Miss = 129489, Miss_rate = 0.497, Pending_hits = 102168, Reservation_fails = 51874
	L1D_cache_core[2]: Access = 262331, Miss = 130967, Miss_rate = 0.499, Pending_hits = 102459, Reservation_fails = 51224
	L1D_cache_core[3]: Access = 260323, Miss = 129700, Miss_rate = 0.498, Pending_hits = 101831, Reservation_fails = 51021
	L1D_cache_core[4]: Access = 260822, Miss = 130088, Miss_rate = 0.499, Pending_hits = 101985, Reservation_fails = 51610
	L1D_cache_core[5]: Access = 262626, Miss = 131050, Miss_rate = 0.499, Pending_hits = 102552, Reservation_fails = 51858
	L1D_cache_core[6]: Access = 262198, Miss = 130730, Miss_rate = 0.499, Pending_hits = 102591, Reservation_fails = 51691
	L1D_cache_core[7]: Access = 260720, Miss = 129966, Miss_rate = 0.498, Pending_hits = 101895, Reservation_fails = 50425
	L1D_cache_core[8]: Access = 261848, Miss = 130165, Miss_rate = 0.497, Pending_hits = 102683, Reservation_fails = 52636
	L1D_cache_core[9]: Access = 260904, Miss = 130016, Miss_rate = 0.498, Pending_hits = 102065, Reservation_fails = 51061
	L1D_cache_core[10]: Access = 261991, Miss = 130298, Miss_rate = 0.497, Pending_hits = 102730, Reservation_fails = 51264
	L1D_cache_core[11]: Access = 261946, Miss = 130417, Miss_rate = 0.498, Pending_hits = 102553, Reservation_fails = 51551
	L1D_cache_core[12]: Access = 263408, Miss = 131133, Miss_rate = 0.498, Pending_hits = 103177, Reservation_fails = 52370
	L1D_cache_core[13]: Access = 261177, Miss = 129963, Miss_rate = 0.498, Pending_hits = 102296, Reservation_fails = 51037
	L1D_cache_core[14]: Access = 261937, Miss = 130347, Miss_rate = 0.498, Pending_hits = 102614, Reservation_fails = 51333
	L1D_cache_core[15]: Access = 261233, Miss = 129955, Miss_rate = 0.497, Pending_hits = 102360, Reservation_fails = 51933
	L1D_cache_core[16]: Access = 262910, Miss = 130939, Miss_rate = 0.498, Pending_hits = 103003, Reservation_fails = 51572
	L1D_cache_core[17]: Access = 261102, Miss = 130138, Miss_rate = 0.498, Pending_hits = 102163, Reservation_fails = 51927
	L1D_cache_core[18]: Access = 262643, Miss = 130809, Miss_rate = 0.498, Pending_hits = 102831, Reservation_fails = 51921
	L1D_cache_core[19]: Access = 262062, Miss = 130414, Miss_rate = 0.498, Pending_hits = 102625, Reservation_fails = 51599
	L1D_cache_core[20]: Access = 261480, Miss = 130276, Miss_rate = 0.498, Pending_hits = 102261, Reservation_fails = 51586
	L1D_cache_core[21]: Access = 260692, Miss = 129942, Miss_rate = 0.498, Pending_hits = 101915, Reservation_fails = 51013
	L1D_cache_core[22]: Access = 261640, Miss = 130374, Miss_rate = 0.498, Pending_hits = 102336, Reservation_fails = 52234
	L1D_cache_core[23]: Access = 261928, Miss = 130634, Miss_rate = 0.499, Pending_hits = 102423, Reservation_fails = 50482
	L1D_cache_core[24]: Access = 262670, Miss = 131044, Miss_rate = 0.499, Pending_hits = 102641, Reservation_fails = 51886
	L1D_cache_core[25]: Access = 263289, Miss = 131319, Miss_rate = 0.499, Pending_hits = 103042, Reservation_fails = 52238
	L1D_cache_core[26]: Access = 260554, Miss = 129556, Miss_rate = 0.497, Pending_hits = 102093, Reservation_fails = 51587
	L1D_cache_core[27]: Access = 262144, Miss = 130636, Miss_rate = 0.498, Pending_hits = 102519, Reservation_fails = 52307
	L1D_cache_core[28]: Access = 259744, Miss = 129445, Miss_rate = 0.498, Pending_hits = 101586, Reservation_fails = 51641
	L1D_cache_core[29]: Access = 261216, Miss = 130202, Miss_rate = 0.498, Pending_hits = 102222, Reservation_fails = 51747
	L1D_total_cache_accesses = 7848831
	L1D_total_cache_misses = 3909865
	L1D_total_cache_miss_rate = 0.4981
	L1D_total_cache_pending_hits = 3071729
	L1D_total_cache_reservation_fails = 1547499
	L1D_cache_data_port_util = 0.045
	L1D_cache_fill_port_util = 0.204
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 867237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3071729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1309369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1547499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2600496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3071729
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7848831

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1527706
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19793
ctas_completed 26120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10368, 10368, 10368, 10368, 10368, 10368, 10368, 10368, 10512, 10512, 10512, 10512, 10512, 10512, 10512, 10512, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 
gpgpu_n_tot_thrd_icount = 320954720
gpgpu_n_tot_w_icount = 10029835
gpgpu_n_stall_shd_mem = 1944813
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4745677
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 46027906
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284533
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1660280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3579894	W0_Idle:87608	W0_Scoreboard:62830943	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:25	W20:25	W21:50	W22:275	W23:750	W24:2075	W25:6575	W26:16100	W27:43275	W28:107000	W29:258860	W30:572175	W31:1152625	W32:7870025
single_issue_nums: WS0:2507485	WS1:2507450	WS2:2507450	WS3:2507450	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31278920 {8:3909865,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 33432480 {40:835812,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 156394600 {40:3909865,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 33432480 {40:835812,}
maxmflatency = 2657 
max_icnt2mem_latency = 622 
maxmrqlatency = 2009 
max_icnt2sh_latency = 159 
averagemflatency = 492 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 111 
avg_icnt2sh_latency = 2 
mrq_lat_table:488726 	70322 	108272 	201424 	391188 	605445 	800142 	703872 	450950 	53990 	621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	950060 	1709566 	2026419 	59617 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	508723 	207224 	83986 	27878 	3218876 	684873 	7894 	5440 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4054052 	493488 	139107 	45422 	11662 	1890 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	429 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6075      6262      8240      8244      8425      8417      5642      5643      5649      5650      5808      5808      5980      5910      6064      6175 
dram[1]:      6311      6328      8201      8189      8423      8415      5746      5745      5753      5753      5808      5805      6030      6042      6199      6216 
dram[2]:      6286      6270      8195      8190      8398      8398      5734      5703      5741      5710      5839      5850      6008      6006      6187      6174 
dram[3]:      6189      6151      8206      8221      8403      8398      5611      5580      5618      5587      5807      5806      5998      5969      6098      6079 
dram[4]:      6074      6278      8212      8206      8407      8407      5641      5642      5648      5649      5808      5808      5972      5918      6063      6177 
dram[5]:      6253      6261      8229      8251      8394      8391      5746      5745      5753      5753      5807      5807      6030      6038      6225      6233 
dram[6]:      6254      6217      8235      8226      8383      8369      5734      5703      5741      5710      5839      5850      5994      5993      6215      6182 
dram[7]:      6193      6156      8252      8247      8398      8398      5611      5580      5618      5587      5808      5808      5997      5965      6109      6084 
dram[8]:      6089      6356      8229      8213      8395      8391      5641      5642      5648      5650      5809      5808      5972      5930      6063      6160 
dram[9]:      6538      6543      8240      8257      8408      8408      5746      5745      5754      5753      5810      5810      6030      6038      6209      6215 
dram[10]:      6539      6635      8203      8190      8401      8401      5734      5703      5742      5711      5838      5850      5995      5994      6173      6175 
dram[11]:      6180      6089      8212      8206      8433      8433      5611      5580      5619      5588      5806      5806      6007      5968      6135      6060 
average row accesses per activate:
dram[0]:  8.229441  8.499787  7.772464  7.979842  7.954295  7.940205  7.568343  8.151088  7.842758  7.706105  8.063625  8.078769  7.700114  7.953828  7.698970  7.896484 
dram[1]:  7.932096  8.505953  7.699695  7.928236  7.816705  7.696049  7.874515  8.231997  7.755948  8.077569  7.949921  8.159502  7.981290  8.104393  7.471677  7.908735 
dram[2]:  8.127029  8.515036  7.711018  8.057063  7.766718  7.816247  8.024701  8.196023  7.938286  8.230612  8.304169  8.198216  7.963932  7.994052  7.753746  7.934774 
dram[3]:  7.843008  8.256979  7.694275  7.883132  8.006779  8.094339  7.964511  7.953260  8.163017  8.065122  7.765044  8.329475  7.714340  8.170722  7.736538  7.821526 
dram[4]:  7.983737  8.457577  7.769349  8.017495  7.327319  7.806028  7.960962  8.317976  8.037833  8.232340  7.972419  8.410663  7.949112  8.041019  7.462278  7.828483 
dram[5]:  8.229663  8.348169  7.776965  7.935269  7.782155  7.944006  7.858641  7.763699  7.957397  7.954063  8.271005  8.087390  7.700000  8.088934  7.572659  7.838548 
dram[6]:  8.084207  8.478445  7.897567  7.894840  7.749236  7.901876  8.037713  7.850214  7.818813  8.164240  8.348982  8.441646  8.012381  8.206699  7.495926  7.571961 
dram[7]:  8.057429  8.232939  7.712758  7.699129  7.645810  7.955477  7.838286  8.104400  8.320183  7.950511  8.162348  7.909516  7.887490  8.081624  7.700343  7.808124 
dram[8]:  7.952550  8.049180  8.032271  8.006354  7.727933  7.545218  7.992886  8.326303  7.920579  8.059316  7.850718  8.201864  8.070999  8.079582  7.445792  7.655614 
dram[9]:  7.882100  8.197964  7.899255  7.961886  7.578435  8.165587  7.975504  8.021808  7.857586  8.137640  7.948959  8.157195  7.822067  8.268914  7.409854  8.135572 
dram[10]:  8.060995  8.397741  7.619533  8.041352  7.858535  8.175112  7.687997  8.013407  7.732293  8.139460  8.029868  8.090692  7.888279  8.330709  7.752788  7.994839 
dram[11]:  8.104200  8.299545  7.783211  7.997228  7.890497  7.957514  7.860023  7.922807  7.845469  8.029738  7.998024  8.355013  7.941571  8.220360  7.604599  8.113526 
average row locality = 3874952/486729 = 7.961210
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18944     18911     19085     19119     19123     19116     19256     19163     19188     19258     19093     19148     19114     19088     19108     19144 
dram[1]:     19020     18935     19133     19146     19146     19188     19202     19054     19151     19140     19104     19250     18981     19039     19111     19119 
dram[2]:     18954     19035     19155     19124     19138     19138     19076     19132     19135     19103     19065     19161     19023     19090     19114     19123 
dram[3]:     19062     19044     19089     19165     19014     19098     19137     19183     19071     19130     19201     19090     19103     19078     19045     19134 
dram[4]:     19056     18966     19107     19095     19238     19133     19122     19155     19119     19101     19175     19138     19084     19122     19107     19103 
dram[5]:     18962     18998     19120     19159     19082     19080     19173     19337     19107     19194     19022     19211     19105     19032     19148     19223 
dram[6]:     18994     18989     19054     19125     19203     19143     19183     19165     19219     19116     19036     19048     18994     19020     19170     19237 
dram[7]:     18992     19076     19126     19250     19095     19123     19243     19194     18972     19178     19102     19222     18982     19029     19127     19112 
dram[8]:     19042     19061     19092     19094     19157     19206     19156     19066     19182     19181     19189     19172     19051     19032     19190     19248 
dram[9]:     19056     19054     19082     19194     19173     19101     19122     19167     19188     19215     19187     19178     19067     19042     19234     19032 
dram[10]:     19018     19007     19137     19152     19103     19096     19239     19259     19243     19129     19105     19192     19055     19033     19094     19069 
dram[11]:     18994     18991     19141     19125     19109     19161     19204     19258     19196     19190     19181     19108     19047     19039     19106     19084 
total dram reads = 3670156
bank skew: 19337/18911 = 1.02
chip skew: 306119/305566 = 1.00
number of total write accesses:
dram[0]:      4280      4288      4276      4280      4260      4272      4260      4272      4248      4252      4232      4228      4272      4268      4284      4284 
dram[1]:      4288      4284      4284      4284      4272      4272      4268      4260      4244      4248      4228      4236      4272      4272      4280      4288 
dram[2]:      4284      4276      4284      4268      4284      4268      4264      4252      4240      4248      4224      4256      4280      4284      4276      4284 
dram[3]:      4284      4280      4280      4284      4268      4260      4244      4264      4236      4228      4232      4236      4280      4284      4280      4276 
dram[4]:      4284      4280      4280      4276      4264      4276      4268      4264      4256      4240      4236      4224      4268      4276      4284      4284 
dram[5]:      4276      4284      4276      4272      4264      4264      4252      4264      4260      4260      4240      4224      4276      4276      4284      4284 
dram[6]:      4284      4284      4276      4280      4276      4280      4256      4260      4252      4264      4240      4240      4276      4280      4276      4284 
dram[7]:      4284      4280      4264      4272      4268      4272      4264      4268      4252      4256      4236      4232      4272      4280      4284      4288 
dram[8]:      4280      4280      4276      4264      4268      4272      4264      4268      4252      4256      4232      4248      4280      4280      4280      4280 
dram[9]:      4268      4288      4276      4276      4276      4272      4256      4256      4244      4256      4236      4240      4268      4272      4276      4284 
dram[10]:      4280      4288      4280      4288      4248      4288      4260      4252      4248      4260      4232      4236      4272      4276      4284      4280 
dram[11]:      4288      4276      4288      4272      4268      4268      4268      4256      4244      4244      4248      4244      4276      4272      4276      4280 
total dram writes = 819184
bank skew: 4288/4224 = 1.02
chip skew: 68308/68216 = 1.00
average mf latency per bank:
dram[0]:        498       513       497       506       507       512       505       506       500       502       502       521       511       523       513       524
dram[1]:        495       523       500       518       501       531       496       516       496       529       498       535       502       543       505       542
dram[2]:        516       538       513       526       519       527       510       528       521       522       523       536       525       539       532       548
dram[3]:        522       511       516       503       509       500       515       505       513       500       520       509       521       510       524       518
dram[4]:        511       520       504       512       506       515       505       517       507       515       509       522       520       532       518       532
dram[5]:        513       552       505       535       512       535       509       533       510       532       521       544       521       559       525       559
dram[6]:        519       535       516       531       521       528       520       530       521       519       519       533       529       534       534       546
dram[7]:        521       515       514       508       516       508       523       505       520       509       531       515       538       521       539       527
dram[8]:        512       524       500       517       509       516       508       516       511       519       512       522       513       529       522       538
dram[9]:        513       553       504       532       508       546       506       545       513       548       511       549       516       553       524       556
dram[10]:        509       522       501       511       502       509       503       514       506       511       508       519       512       528       519       526
dram[11]:        535       522       521       516       538       526       528       521       537       513       538       524       540       523       546       532
maximum mf latency per bank:
dram[0]:       1386      1476      1609      2310      1855      1729      1581      1403      1515      1835      1560      1694      1625      1679      1686      1451
dram[1]:       1564      1718      1562      1395      1568      1950      1477      1515      1466      2046      1510      1639      1501      1667      1564      1596
dram[2]:       1514      1662      2156      1555      1627      1825      1453      1750      1635      1761      1423      2076      1890      1706      1754      1733
dram[3]:       1436      1606      1690      1516      1426      1781      1689      1591      1721      1719      1847      1665      1315      1584      1729      1911
dram[4]:       1400      2371      1763      2206      1710      1559      1499      1519      1878      1679      1628      1549      1630      1813      1951      1683
dram[5]:       1516      1602      1557      1565      1600      1725      1579      1594      1658      2021      1642      1787      1413      1537      1477      1678
dram[6]:       1495      1523      1708      2161      1638      1689      1608      2024      1785      1803      1595      1820      2044      1724      1818      1630
dram[7]:       1782      1802      1343      1913      1797      1792      1693      1671      1592      1521      1650      1428      1592      2028      1681      1762
dram[8]:       1650      1700      2126      1621      1493      1534      1610      1961      1916      1621      1566      1596      1515      1516      1419      1890
dram[9]:       1815      1595      1527      1673      1422      2657      1833      1947      1601      1950      1467      1671      1581      1610      1629      1696
dram[10]:       1737      1506      1540      1665      1472      1570      1635      1772      1656      1520      1554      1834      1681      1754      1540      1508
dram[11]:       1504      1712      1480      1772      1349      1854      1862      1612      2000      1515      1677      1452      1607      1634      1555      1884

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1201885 n_act=40708 n_pre=40692 n_ref_event=0 n_req=322922 n_rd=305858 n_rd_L2_A=0 n_write=0 n_wr_bk=68256 bw_util=0.9074
n_activity=1627817 dram_eff=0.9193
bk0: 18944a 828974i bk1: 18911a 814551i bk2: 19085a 803217i bk3: 19119a 785819i bk4: 19123a 783294i bk5: 19116a 788016i bk6: 19256a 758666i bk7: 19163a 772793i bk8: 19188a 816303i bk9: 19258a 775112i bk10: 19093a 803202i bk11: 19148a 783962i bk12: 19114a 814643i bk13: 19088a 814039i bk14: 19108a 831020i bk15: 19144a 815464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873939
Row_Buffer_Locality_read = 0.894762
Row_Buffer_Locality_write = 0.500703
Bank_Level_Parallism = 8.559346
Bank_Level_Parallism_Col = 7.578934
Bank_Level_Parallism_Ready = 2.724735
write_to_read_ratio_blp_rw_average = 0.450960
GrpLevelPara = 3.716182 

BW Util details:
bwutil = 0.907407 
total_CMD = 1649157 
util_bw = 1496456 
Wasted_Col = 128053 
Wasted_Row = 1263 
Idle = 23385 

BW Util Bottlenecks: 
RCDc_limit = 77257 
RCDWRc_limit = 10534 
WTRc_limit = 223816 
RTWc_limit = 454304 
CCDLc_limit = 142614 
rwq = 0 
CCDLc_limit_alone = 78261 
WTRc_limit_alone = 207403 
RTWc_limit_alone = 406364 

Commands details: 
total_CMD = 1649157 
n_nop = 1201885 
Read = 305858 
Write = 0 
L2_Alloc = 0 
L2_WB = 68256 
n_act = 40708 
n_pre = 40692 
n_ref = 0 
n_req = 322922 
total_req = 374114 

Dual Bus Interface Util: 
issued_total_row = 81400 
issued_total_col = 374114 
Row_Bus_Util =  0.049359 
CoL_Bus_Util = 0.226852 
Either_Row_CoL_Bus_Util = 0.271213 
Issued_on_Two_Bus_Simul_Util = 0.004998 
issued_two_Eff = 0.018427 
queue_avg = 55.883049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.883
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1202051 n_act=40674 n_pre=40658 n_ref_event=0 n_req=322789 n_rd=305719 n_rd_L2_A=0 n_write=0 n_wr_bk=68280 bw_util=0.9071
n_activity=1628058 dram_eff=0.9189
bk0: 19020a 828861i bk1: 18935a 826289i bk2: 19133a 785539i bk3: 19146a 779455i bk4: 19146a 804825i bk5: 19188a 766349i bk6: 19202a 785816i bk7: 19054a 798273i bk8: 19151a 808469i bk9: 19140a 777246i bk10: 19104a 818085i bk11: 19250a 787410i bk12: 18981a 822430i bk13: 19039a 809158i bk14: 19111a 809134i bk15: 19119a 827662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873992
Row_Buffer_Locality_read = 0.894603
Row_Buffer_Locality_write = 0.504862
Bank_Level_Parallism = 8.530026
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.735286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.907128 
total_CMD = 1649157 
util_bw = 1495996 
Wasted_Col = 128577 
Wasted_Row = 1414 
Idle = 23170 

BW Util Bottlenecks: 
RCDc_limit = 77989 
RCDWRc_limit = 10727 
WTRc_limit = 226831 
RTWc_limit = 444785 
CCDLc_limit = 142479 
rwq = 0 
CCDLc_limit_alone = 77121 
WTRc_limit_alone = 209804 
RTWc_limit_alone = 396454 

Commands details: 
total_CMD = 1649157 
n_nop = 1202051 
Read = 305719 
Write = 0 
L2_Alloc = 0 
L2_WB = 68280 
n_act = 40674 
n_pre = 40658 
n_ref = 0 
n_req = 322789 
total_req = 373999 

Dual Bus Interface Util: 
issued_total_row = 81332 
issued_total_col = 373999 
Row_Bus_Util =  0.049317 
CoL_Bus_Util = 0.226782 
Either_Row_CoL_Bus_Util = 0.271112 
Issued_on_Two_Bus_Simul_Util = 0.004987 
issued_two_Eff = 0.018396 
queue_avg = 54.950058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.9501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1202927 n_act=40192 n_pre=40176 n_ref_event=0 n_req=322634 n_rd=305566 n_rd_L2_A=0 n_write=0 n_wr_bk=68272 bw_util=0.9067
n_activity=1627841 dram_eff=0.9186
bk0: 18954a 843836i bk1: 19035a 819194i bk2: 19155a 801802i bk3: 19124a 791099i bk4: 19138a 798852i bk5: 19138a 774155i bk6: 19076a 805227i bk7: 19132a 780417i bk8: 19135a 802563i bk9: 19103a 811680i bk10: 19065a 811486i bk11: 19161a 806232i bk12: 19023a 821765i bk13: 19090a 801452i bk14: 19114a 820961i bk15: 19123a 806512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875425
Row_Buffer_Locality_read = 0.896032
Row_Buffer_Locality_write = 0.506503
Bank_Level_Parallism = 8.493726
Bank_Level_Parallism_Col = 7.527733
Bank_Level_Parallism_Ready = 2.713621
write_to_read_ratio_blp_rw_average = 0.450015
GrpLevelPara = 3.705723 

BW Util details:
bwutil = 0.906737 
total_CMD = 1649157 
util_bw = 1495352 
Wasted_Col = 129094 
Wasted_Row = 1281 
Idle = 23430 

BW Util Bottlenecks: 
RCDc_limit = 77558 
RCDWRc_limit = 10648 
WTRc_limit = 220323 
RTWc_limit = 453302 
CCDLc_limit = 143579 
rwq = 0 
CCDLc_limit_alone = 78526 
WTRc_limit_alone = 203002 
RTWc_limit_alone = 405570 

Commands details: 
total_CMD = 1649157 
n_nop = 1202927 
Read = 305566 
Write = 0 
L2_Alloc = 0 
L2_WB = 68272 
n_act = 40192 
n_pre = 40176 
n_ref = 0 
n_req = 322634 
total_req = 373838 

Dual Bus Interface Util: 
issued_total_row = 80368 
issued_total_col = 373838 
Row_Bus_Util =  0.048733 
CoL_Bus_Util = 0.226684 
Either_Row_CoL_Bus_Util = 0.270581 
Issued_on_Two_Bus_Simul_Util = 0.004836 
issued_two_Eff = 0.017874 
queue_avg = 55.782360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.7824
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1202409 n_act=40532 n_pre=40516 n_ref_event=0 n_req=322698 n_rd=305644 n_rd_L2_A=0 n_write=0 n_wr_bk=68216 bw_util=0.9068
n_activity=1628037 dram_eff=0.9186
bk0: 19062a 811478i bk1: 19044a 811376i bk2: 19089a 796913i bk3: 19165a 783193i bk4: 19014a 805155i bk5: 19098a 778535i bk6: 19137a 787789i bk7: 19183a 773615i bk8: 19071a 821525i bk9: 19130a 785848i bk10: 19201a 802630i bk11: 19090a 799167i bk12: 19103a 818874i bk13: 19078a 816495i bk14: 19045a 823425i bk15: 19134a 806289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874397
Row_Buffer_Locality_read = 0.895342
Row_Buffer_Locality_write = 0.499003
Bank_Level_Parallism = 8.536665
Bank_Level_Parallism_Col = 7.559927
Bank_Level_Parallism_Ready = 2.721630
write_to_read_ratio_blp_rw_average = 0.450515
GrpLevelPara = 3.718069 

BW Util details:
bwutil = 0.906791 
total_CMD = 1649157 
util_bw = 1495440 
Wasted_Col = 129279 
Wasted_Row = 1441 
Idle = 22997 

BW Util Bottlenecks: 
RCDc_limit = 76848 
RCDWRc_limit = 10660 
WTRc_limit = 226512 
RTWc_limit = 462268 
CCDLc_limit = 143459 
rwq = 0 
CCDLc_limit_alone = 76942 
WTRc_limit_alone = 209572 
RTWc_limit_alone = 412691 

Commands details: 
total_CMD = 1649157 
n_nop = 1202409 
Read = 305644 
Write = 0 
L2_Alloc = 0 
L2_WB = 68216 
n_act = 40532 
n_pre = 40516 
n_ref = 0 
n_req = 322698 
total_req = 373860 

Dual Bus Interface Util: 
issued_total_row = 81048 
issued_total_col = 373860 
Row_Bus_Util =  0.049145 
CoL_Bus_Util = 0.226698 
Either_Row_CoL_Bus_Util = 0.270895 
Issued_on_Two_Bus_Simul_Util = 0.004948 
issued_two_Eff = 0.018265 
queue_avg = 55.171833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.1718
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1202331 n_act=40554 n_pre=40538 n_ref_event=0 n_req=322886 n_rd=305821 n_rd_L2_A=0 n_write=0 n_wr_bk=68260 bw_util=0.9073
n_activity=1628073 dram_eff=0.9191
bk0: 19056a 820752i bk1: 18966a 807718i bk2: 19107a 804557i bk3: 19095a 775026i bk4: 19238a 781281i bk5: 19133a 779167i bk6: 19122a 798173i bk7: 19155a 769729i bk8: 19119a 790376i bk9: 19101a 787593i bk10: 19175a 785087i bk11: 19138a 798916i bk12: 19084a 809153i bk13: 19122a 784857i bk14: 19107a 827415i bk15: 19103a 804909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874402
Row_Buffer_Locality_read = 0.895161
Row_Buffer_Locality_write = 0.502373
Bank_Level_Parallism = 8.595975
Bank_Level_Parallism_Col = 7.615878
Bank_Level_Parallism_Ready = 2.747349
write_to_read_ratio_blp_rw_average = 0.452235
GrpLevelPara = 3.713112 

BW Util details:
bwutil = 0.907327 
total_CMD = 1649157 
util_bw = 1496324 
Wasted_Col = 128550 
Wasted_Row = 1365 
Idle = 22918 

BW Util Bottlenecks: 
RCDc_limit = 77936 
RCDWRc_limit = 10274 
WTRc_limit = 220258 
RTWc_limit = 463062 
CCDLc_limit = 146295 
rwq = 0 
CCDLc_limit_alone = 79225 
WTRc_limit_alone = 203533 
RTWc_limit_alone = 412717 

Commands details: 
total_CMD = 1649157 
n_nop = 1202331 
Read = 305821 
Write = 0 
L2_Alloc = 0 
L2_WB = 68260 
n_act = 40554 
n_pre = 40538 
n_ref = 0 
n_req = 322886 
total_req = 374081 

Dual Bus Interface Util: 
issued_total_row = 81092 
issued_total_col = 374081 
Row_Bus_Util =  0.049172 
CoL_Bus_Util = 0.226832 
Either_Row_CoL_Bus_Util = 0.270942 
Issued_on_Two_Bus_Simul_Util = 0.005061 
issued_two_Eff = 0.018681 
queue_avg = 56.079288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0793
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1201813 n_act=40691 n_pre=40675 n_ref_event=0 n_req=323017 n_rd=305953 n_rd_L2_A=0 n_write=0 n_wr_bk=68256 bw_util=0.9076
n_activity=1627849 dram_eff=0.9195
bk0: 18962a 828649i bk1: 18998a 797326i bk2: 19120a 806426i bk3: 19159a 791894i bk4: 19082a 798343i bk5: 19080a 773040i bk6: 19173a 797818i bk7: 19337a 765696i bk8: 19107a 803410i bk9: 19194a 782611i bk10: 19022a 800786i bk11: 19211a 794746i bk12: 19105a 829518i bk13: 19032a 785713i bk14: 19148a 808264i bk15: 19223a 802627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874028
Row_Buffer_Locality_read = 0.894706
Row_Buffer_Locality_write = 0.503282
Bank_Level_Parallism = 8.571199
Bank_Level_Parallism_Col = 7.585977
Bank_Level_Parallism_Ready = 2.728512
write_to_read_ratio_blp_rw_average = 0.450027
GrpLevelPara = 3.710566 

BW Util details:
bwutil = 0.907637 
total_CMD = 1649157 
util_bw = 1496836 
Wasted_Col = 128220 
Wasted_Row = 1113 
Idle = 22988 

BW Util Bottlenecks: 
RCDc_limit = 78888 
RCDWRc_limit = 10550 
WTRc_limit = 220598 
RTWc_limit = 460611 
CCDLc_limit = 144468 
rwq = 0 
CCDLc_limit_alone = 77834 
WTRc_limit_alone = 203038 
RTWc_limit_alone = 411537 

Commands details: 
total_CMD = 1649157 
n_nop = 1201813 
Read = 305953 
Write = 0 
L2_Alloc = 0 
L2_WB = 68256 
n_act = 40691 
n_pre = 40675 
n_ref = 0 
n_req = 323017 
total_req = 374209 

Dual Bus Interface Util: 
issued_total_row = 81366 
issued_total_col = 374209 
Row_Bus_Util =  0.049338 
CoL_Bus_Util = 0.226909 
Either_Row_CoL_Bus_Util = 0.271256 
Issued_on_Two_Bus_Simul_Util = 0.004991 
issued_two_Eff = 0.018400 
queue_avg = 56.347599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3476
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1202369 n_act=40413 n_pre=40397 n_ref_event=0 n_req=322773 n_rd=305696 n_rd_L2_A=0 n_write=0 n_wr_bk=68308 bw_util=0.9071
n_activity=1627665 dram_eff=0.9191
bk0: 18994a 826310i bk1: 18989a 808731i bk2: 19054a 821867i bk3: 19125a 770780i bk4: 19203a 803729i bk5: 19143a 790402i bk6: 19183a 793186i bk7: 19165a 781957i bk8: 19219a 802447i bk9: 19116a 796814i bk10: 19036a 805244i bk11: 19048a 769775i bk12: 18994a 803334i bk13: 19020a 819896i bk14: 19170a 805176i bk15: 19237a 780629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874794
Row_Buffer_Locality_read = 0.895530
Row_Buffer_Locality_write = 0.503601
Bank_Level_Parallism = 8.563705
Bank_Level_Parallism_Col = 7.587772
Bank_Level_Parallism_Ready = 2.713176
write_to_read_ratio_blp_rw_average = 0.453994
GrpLevelPara = 3.723880 

BW Util details:
bwutil = 0.907140 
total_CMD = 1649157 
util_bw = 1496016 
Wasted_Col = 128853 
Wasted_Row = 1075 
Idle = 23213 

BW Util Bottlenecks: 
RCDc_limit = 78014 
RCDWRc_limit = 10263 
WTRc_limit = 222947 
RTWc_limit = 466304 
CCDLc_limit = 146645 
rwq = 0 
CCDLc_limit_alone = 78545 
WTRc_limit_alone = 205978 
RTWc_limit_alone = 415173 

Commands details: 
total_CMD = 1649157 
n_nop = 1202369 
Read = 305696 
Write = 0 
L2_Alloc = 0 
L2_WB = 68308 
n_act = 40413 
n_pre = 40397 
n_ref = 0 
n_req = 322773 
total_req = 374004 

Dual Bus Interface Util: 
issued_total_row = 80810 
issued_total_col = 374004 
Row_Bus_Util =  0.049001 
CoL_Bus_Util = 0.226785 
Either_Row_CoL_Bus_Util = 0.270919 
Issued_on_Two_Bus_Simul_Util = 0.004867 
issued_two_Eff = 0.017964 
queue_avg = 55.835468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.8355
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1201864 n_act=40685 n_pre=40669 n_ref_event=0 n_req=322891 n_rd=305823 n_rd_L2_A=0 n_write=0 n_wr_bk=68272 bw_util=0.9074
n_activity=1627814 dram_eff=0.9193
bk0: 18992a 831266i bk1: 19076a 810018i bk2: 19126a 809270i bk3: 19250a 778932i bk4: 19095a 807517i bk5: 19123a 778966i bk6: 19243a 781529i bk7: 19194a 781468i bk8: 18972a 811627i bk9: 19178a 786963i bk10: 19102a 819019i bk11: 19222a 785269i bk12: 18982a 820674i bk13: 19029a 807463i bk14: 19127a 814878i bk15: 19112a 805645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873998
Row_Buffer_Locality_read = 0.894495
Row_Buffer_Locality_write = 0.506738
Bank_Level_Parallism = 8.534510
Bank_Level_Parallism_Col = 7.553006
Bank_Level_Parallism_Ready = 2.707856
write_to_read_ratio_blp_rw_average = 0.449643
GrpLevelPara = 3.711976 

BW Util details:
bwutil = 0.907361 
total_CMD = 1649157 
util_bw = 1496380 
Wasted_Col = 127940 
Wasted_Row = 1387 
Idle = 23450 

BW Util Bottlenecks: 
RCDc_limit = 78769 
RCDWRc_limit = 10283 
WTRc_limit = 224184 
RTWc_limit = 448436 
CCDLc_limit = 143397 
rwq = 0 
CCDLc_limit_alone = 78670 
WTRc_limit_alone = 207247 
RTWc_limit_alone = 400646 

Commands details: 
total_CMD = 1649157 
n_nop = 1201864 
Read = 305823 
Write = 0 
L2_Alloc = 0 
L2_WB = 68272 
n_act = 40685 
n_pre = 40669 
n_ref = 0 
n_req = 322891 
total_req = 374095 

Dual Bus Interface Util: 
issued_total_row = 81354 
issued_total_col = 374095 
Row_Bus_Util =  0.049331 
CoL_Bus_Util = 0.226840 
Either_Row_CoL_Bus_Util = 0.271225 
Issued_on_Two_Bus_Simul_Util = 0.004946 
issued_two_Eff = 0.018234 
queue_avg = 55.258972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=55.259
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1201438 n_act=40780 n_pre=40764 n_ref_event=0 n_req=323189 n_rd=306119 n_rd_L2_A=0 n_write=0 n_wr_bk=68280 bw_util=0.9081
n_activity=1628393 dram_eff=0.9197
bk0: 19042a 815007i bk1: 19061a 812910i bk2: 19092a 825575i bk3: 19094a 791550i bk4: 19157a 789116i bk5: 19206a 766117i bk6: 19156a 780351i bk7: 19066a 792936i bk8: 19182a 801213i bk9: 19181a 778303i bk10: 19189a 797995i bk11: 19172a 808294i bk12: 19051a 821998i bk13: 19032a 795239i bk14: 19190a 813469i bk15: 19248a 793159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873820
Row_Buffer_Locality_read = 0.894417
Row_Buffer_Locality_write = 0.504452
Bank_Level_Parallism = 8.559155
Bank_Level_Parallism_Col = 7.571991
Bank_Level_Parallism_Ready = 2.726274
write_to_read_ratio_blp_rw_average = 0.449275
GrpLevelPara = 3.718133 

BW Util details:
bwutil = 0.908098 
total_CMD = 1649157 
util_bw = 1497596 
Wasted_Col = 127800 
Wasted_Row = 1078 
Idle = 22683 

BW Util Bottlenecks: 
RCDc_limit = 77507 
RCDWRc_limit = 10268 
WTRc_limit = 223121 
RTWc_limit = 456738 
CCDLc_limit = 144554 
rwq = 0 
CCDLc_limit_alone = 79484 
WTRc_limit_alone = 205983 
RTWc_limit_alone = 408806 

Commands details: 
total_CMD = 1649157 
n_nop = 1201438 
Read = 306119 
Write = 0 
L2_Alloc = 0 
L2_WB = 68280 
n_act = 40780 
n_pre = 40764 
n_ref = 0 
n_req = 323189 
total_req = 374399 

Dual Bus Interface Util: 
issued_total_row = 81544 
issued_total_col = 374399 
Row_Bus_Util =  0.049446 
CoL_Bus_Util = 0.227024 
Either_Row_CoL_Bus_Util = 0.271484 
Issued_on_Two_Bus_Simul_Util = 0.004987 
issued_two_Eff = 0.018369 
queue_avg = 56.321930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3219
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1201765 n_act=40612 n_pre=40596 n_ref_event=0 n_req=323153 n_rd=306092 n_rd_L2_A=0 n_write=0 n_wr_bk=68244 bw_util=0.9079
n_activity=1627728 dram_eff=0.9199
bk0: 19056a 803157i bk1: 19054a 790575i bk2: 19082a 819902i bk3: 19194a 804794i bk4: 19173a 780344i bk5: 19101a 773455i bk6: 19122a 799383i bk7: 19167a 775517i bk8: 19188a 807144i bk9: 19215a 798389i bk10: 19187a 806819i bk11: 19178a 797832i bk12: 19067a 817817i bk13: 19042a 810331i bk14: 19234a 807395i bk15: 19032a 805308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874326
Row_Buffer_Locality_read = 0.894731
Row_Buffer_Locality_write = 0.508235
Bank_Level_Parallism = 8.556286
Bank_Level_Parallism_Col = 7.575525
Bank_Level_Parallism_Ready = 2.715658
write_to_read_ratio_blp_rw_average = 0.451578
GrpLevelPara = 3.722161 

BW Util details:
bwutil = 0.907945 
total_CMD = 1649157 
util_bw = 1497344 
Wasted_Col = 126874 
Wasted_Row = 1293 
Idle = 23646 

BW Util Bottlenecks: 
RCDc_limit = 75851 
RCDWRc_limit = 10336 
WTRc_limit = 221820 
RTWc_limit = 458206 
CCDLc_limit = 146136 
rwq = 0 
CCDLc_limit_alone = 79630 
WTRc_limit_alone = 204861 
RTWc_limit_alone = 408659 

Commands details: 
total_CMD = 1649157 
n_nop = 1201765 
Read = 306092 
Write = 0 
L2_Alloc = 0 
L2_WB = 68244 
n_act = 40612 
n_pre = 40596 
n_ref = 0 
n_req = 323153 
total_req = 374336 

Dual Bus Interface Util: 
issued_total_row = 81208 
issued_total_col = 374336 
Row_Bus_Util =  0.049242 
CoL_Bus_Util = 0.226986 
Either_Row_CoL_Bus_Util = 0.271285 
Issued_on_Two_Bus_Simul_Util = 0.004943 
issued_two_Eff = 0.018221 
queue_avg = 56.346218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3462
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1201999 n_act=40465 n_pre=40449 n_ref_event=0 n_req=322999 n_rd=305931 n_rd_L2_A=0 n_write=0 n_wr_bk=68272 bw_util=0.9076
n_activity=1627773 dram_eff=0.9195
bk0: 19018a 822595i bk1: 19007a 787601i bk2: 19137a 797495i bk3: 19152a 767955i bk4: 19103a 815263i bk5: 19096a 772226i bk6: 19239a 762117i bk7: 19259a 766917i bk8: 19243a 782927i bk9: 19129a 787414i bk10: 19105a 790030i bk11: 19192a 759222i bk12: 19055a 840783i bk13: 19033a 804998i bk14: 19094a 806175i bk15: 19069a 800811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874721
Row_Buffer_Locality_read = 0.895025
Row_Buffer_Locality_write = 0.510780
Bank_Level_Parallism = 8.635764
Bank_Level_Parallism_Col = 7.658944
Bank_Level_Parallism_Ready = 2.736421
write_to_read_ratio_blp_rw_average = 0.453475
GrpLevelPara = 3.725808 

BW Util details:
bwutil = 0.907623 
total_CMD = 1649157 
util_bw = 1496812 
Wasted_Col = 128038 
Wasted_Row = 1086 
Idle = 23221 

BW Util Bottlenecks: 
RCDc_limit = 79531 
RCDWRc_limit = 10447 
WTRc_limit = 226007 
RTWc_limit = 467267 
CCDLc_limit = 146701 
rwq = 0 
CCDLc_limit_alone = 78336 
WTRc_limit_alone = 207750 
RTWc_limit_alone = 417159 

Commands details: 
total_CMD = 1649157 
n_nop = 1201999 
Read = 305931 
Write = 0 
L2_Alloc = 0 
L2_WB = 68272 
n_act = 40465 
n_pre = 40449 
n_ref = 0 
n_req = 322999 
total_req = 374203 

Dual Bus Interface Util: 
issued_total_row = 80914 
issued_total_col = 374203 
Row_Bus_Util =  0.049064 
CoL_Bus_Util = 0.226906 
Either_Row_CoL_Bus_Util = 0.271143 
Issued_on_Two_Bus_Simul_Util = 0.004826 
issued_two_Eff = 0.017799 
queue_avg = 56.035797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.0358
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1649157 n_nop=1202091 n_act=40423 n_pre=40407 n_ref_event=0 n_req=323001 n_rd=305934 n_rd_L2_A=0 n_write=0 n_wr_bk=68268 bw_util=0.9076
n_activity=1628365 dram_eff=0.9192
bk0: 18994a 833418i bk1: 18991a 795280i bk2: 19141a 808430i bk3: 19125a 798014i bk4: 19109a 785498i bk5: 19161a 779671i bk6: 19204a 776660i bk7: 19258a 751830i bk8: 19196a 795521i bk9: 19190a 771450i bk10: 19181a 800659i bk11: 19108a 798970i bk12: 19047a 822018i bk13: 19039a 841834i bk14: 19106a 816818i bk15: 19084a 812399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874852
Row_Buffer_Locality_read = 0.895239
Row_Buffer_Locality_write = 0.509404
Bank_Level_Parallism = 8.556548
Bank_Level_Parallism_Col = 7.584836
Bank_Level_Parallism_Ready = 2.730330
write_to_read_ratio_blp_rw_average = 0.450423
GrpLevelPara = 3.719338 

BW Util details:
bwutil = 0.907620 
total_CMD = 1649157 
util_bw = 1496808 
Wasted_Col = 128237 
Wasted_Row = 1351 
Idle = 22761 

BW Util Bottlenecks: 
RCDc_limit = 78014 
RCDWRc_limit = 10300 
WTRc_limit = 223652 
RTWc_limit = 452101 
CCDLc_limit = 143510 
rwq = 0 
CCDLc_limit_alone = 78131 
WTRc_limit_alone = 205958 
RTWc_limit_alone = 404416 

Commands details: 
total_CMD = 1649157 
n_nop = 1202091 
Read = 305934 
Write = 0 
L2_Alloc = 0 
L2_WB = 68268 
n_act = 40423 
n_pre = 40407 
n_ref = 0 
n_req = 323001 
total_req = 374202 

Dual Bus Interface Util: 
issued_total_row = 80830 
issued_total_col = 374202 
Row_Bus_Util =  0.049013 
CoL_Bus_Util = 0.226905 
Either_Row_CoL_Bus_Util = 0.271088 
Issued_on_Two_Bus_Simul_Util = 0.004830 
issued_two_Eff = 0.017818 
queue_avg = 56.222523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 195740, Miss = 152911, Miss_rate = 0.781, Pending_hits = 2347, Reservation_fails = 0
L2_cache_bank[1]: Access = 195841, Miss = 152947, Miss_rate = 0.781, Pending_hits = 2617, Reservation_fails = 262
L2_cache_bank[2]: Access = 196371, Miss = 152848, Miss_rate = 0.778, Pending_hits = 2941, Reservation_fails = 188
L2_cache_bank[3]: Access = 204524, Miss = 152871, Miss_rate = 0.747, Pending_hits = 9283, Reservation_fails = 49
L2_cache_bank[4]: Access = 194481, Miss = 152660, Miss_rate = 0.785, Pending_hits = 1946, Reservation_fails = 306
L2_cache_bank[5]: Access = 195280, Miss = 152906, Miss_rate = 0.783, Pending_hits = 2238, Reservation_fails = 484
L2_cache_bank[6]: Access = 203486, Miss = 152722, Miss_rate = 0.751, Pending_hits = 10557, Reservation_fails = 0
L2_cache_bank[7]: Access = 195164, Miss = 152922, Miss_rate = 0.784, Pending_hits = 2195, Reservation_fails = 0
L2_cache_bank[8]: Access = 195512, Miss = 153008, Miss_rate = 0.783, Pending_hits = 2403, Reservation_fails = 0
L2_cache_bank[9]: Access = 195601, Miss = 152813, Miss_rate = 0.781, Pending_hits = 2595, Reservation_fails = 0
L2_cache_bank[10]: Access = 196192, Miss = 152719, Miss_rate = 0.778, Pending_hits = 3015, Reservation_fails = 0
L2_cache_bank[11]: Access = 205112, Miss = 153234, Miss_rate = 0.747, Pending_hits = 9617, Reservation_fails = 293
L2_cache_bank[12]: Access = 194975, Miss = 152853, Miss_rate = 0.784, Pending_hits = 2116, Reservation_fails = 0
L2_cache_bank[13]: Access = 195121, Miss = 152843, Miss_rate = 0.783, Pending_hits = 2303, Reservation_fails = 0
L2_cache_bank[14]: Access = 203417, Miss = 152639, Miss_rate = 0.750, Pending_hits = 10646, Reservation_fails = 379
L2_cache_bank[15]: Access = 195809, Miss = 153184, Miss_rate = 0.782, Pending_hits = 2313, Reservation_fails = 94
L2_cache_bank[16]: Access = 195839, Miss = 153059, Miss_rate = 0.782, Pending_hits = 2460, Reservation_fails = 237
L2_cache_bank[17]: Access = 195870, Miss = 153060, Miss_rate = 0.781, Pending_hits = 2635, Reservation_fails = 270
L2_cache_bank[18]: Access = 196726, Miss = 153109, Miss_rate = 0.778, Pending_hits = 3036, Reservation_fails = 251
L2_cache_bank[19]: Access = 204806, Miss = 152983, Miss_rate = 0.747, Pending_hits = 9714, Reservation_fails = 73
L2_cache_bank[20]: Access = 195155, Miss = 152994, Miss_rate = 0.784, Pending_hits = 2090, Reservation_fails = 0
L2_cache_bank[21]: Access = 195244, Miss = 152937, Miss_rate = 0.783, Pending_hits = 2214, Reservation_fails = 246
L2_cache_bank[22]: Access = 203923, Miss = 152978, Miss_rate = 0.750, Pending_hits = 10678, Reservation_fails = 320
L2_cache_bank[23]: Access = 195488, Miss = 152956, Miss_rate = 0.782, Pending_hits = 2262, Reservation_fails = 150
L2_total_cache_accesses = 4745677
L2_total_cache_misses = 3670156
L2_total_cache_miss_rate = 0.7734
L2_total_cache_pending_hits = 104221
L2_total_cache_reservation_fails = 3602
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 971300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 104221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1062846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2607310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 104221
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4745677
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 588
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3014
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.238

icnt_total_pkts_mem_to_simt=4745677
icnt_total_pkts_simt_to_mem=4745677
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4745677
Req_Network_cycles = 643080
Req_Network_injected_packets_per_cycle =       7.3796 
Req_Network_conflicts_per_cycle =       2.1685
Req_Network_conflicts_per_cycle_util =       2.1894
Req_Bank_Level_Parallism =       7.4507
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.1947
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3227

Reply_Network_injected_packets_num = 4745677
Reply_Network_cycles = 643080
Reply_Network_injected_packets_per_cycle =        7.3796
Reply_Network_conflicts_per_cycle =        2.2990
Reply_Network_conflicts_per_cycle_util =       2.3202
Reply_Bank_Level_Parallism =       7.4476
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2999
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2460
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 13 sec (6853 sec)
gpgpu_simulation_rate = 41479 (inst/sec)
gpgpu_simulation_rate = 93 (cycle/sec)
gpgpu_silicon_slowdown = 14677419x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffe8fc8ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc8e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ef17f8bff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compressiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compressiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8compressiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (cc_afforest.1.sm_75.ptx:33) @%p1 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x080 (cc_afforest.1.sm_75.ptx:42) @%p2 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (cc_afforest.1.sm_75.ptx:51) @%p3 bra $L__BB0_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8compressiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compressiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8compressiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 540648
gpu_sim_insn = 372986819
gpu_ipc =     689.8885
gpu_tot_sim_cycle = 1183728
gpu_tot_sim_insn = 657243280
gpu_tot_ipc =     555.2317
gpu_tot_issued_cta = 52240
gpu_occupancy = 84.6581% 
gpu_tot_occupancy = 86.3896% 
max_total_param_size = 0
gpu_stall_dramfull = 8826
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.2680
partiton_level_parallism_total  =      10.0690
partiton_level_parallism_util =      13.4115
partiton_level_parallism_util_total  =      10.1715
L2_BW  =     579.5449 GB/Sec
L2_BW_total  =     439.8147 GB/Sec
gpu_total_sim_rate=47678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 724504, Miss = 181444, Miss_rate = 0.250, Pending_hits = 107941, Reservation_fails = 101884
	L1D_cache_core[1]: Access = 722867, Miss = 181805, Miss_rate = 0.252, Pending_hits = 108360, Reservation_fails = 95966
	L1D_cache_core[2]: Access = 728366, Miss = 183185, Miss_rate = 0.252, Pending_hits = 108228, Reservation_fails = 95398
	L1D_cache_core[3]: Access = 726869, Miss = 183094, Miss_rate = 0.252, Pending_hits = 108055, Reservation_fails = 94307
	L1D_cache_core[4]: Access = 726781, Miss = 182881, Miss_rate = 0.252, Pending_hits = 108049, Reservation_fails = 98490
	L1D_cache_core[5]: Access = 726041, Miss = 183162, Miss_rate = 0.252, Pending_hits = 108585, Reservation_fails = 98360
	L1D_cache_core[6]: Access = 729176, Miss = 183685, Miss_rate = 0.252, Pending_hits = 108771, Reservation_fails = 97444
	L1D_cache_core[7]: Access = 725930, Miss = 181698, Miss_rate = 0.250, Pending_hits = 107841, Reservation_fails = 99380
	L1D_cache_core[8]: Access = 727063, Miss = 182692, Miss_rate = 0.251, Pending_hits = 108778, Reservation_fails = 100528
	L1D_cache_core[9]: Access = 721802, Miss = 182894, Miss_rate = 0.253, Pending_hits = 108134, Reservation_fails = 98442
	L1D_cache_core[10]: Access = 725454, Miss = 182253, Miss_rate = 0.251, Pending_hits = 108786, Reservation_fails = 100369
	L1D_cache_core[11]: Access = 730804, Miss = 183317, Miss_rate = 0.251, Pending_hits = 108902, Reservation_fails = 100079
	L1D_cache_core[12]: Access = 726446, Miss = 182804, Miss_rate = 0.252, Pending_hits = 109287, Reservation_fails = 99698
	L1D_cache_core[13]: Access = 721703, Miss = 182493, Miss_rate = 0.253, Pending_hits = 108113, Reservation_fails = 95891
	L1D_cache_core[14]: Access = 724995, Miss = 182128, Miss_rate = 0.251, Pending_hits = 108478, Reservation_fails = 96347
	L1D_cache_core[15]: Access = 727965, Miss = 183034, Miss_rate = 0.251, Pending_hits = 108388, Reservation_fails = 97251
	L1D_cache_core[16]: Access = 732390, Miss = 183105, Miss_rate = 0.250, Pending_hits = 109064, Reservation_fails = 100213
	L1D_cache_core[17]: Access = 725341, Miss = 182803, Miss_rate = 0.252, Pending_hits = 108081, Reservation_fails = 101425
	L1D_cache_core[18]: Access = 726430, Miss = 183158, Miss_rate = 0.252, Pending_hits = 108712, Reservation_fails = 96992
	L1D_cache_core[19]: Access = 730656, Miss = 183308, Miss_rate = 0.251, Pending_hits = 108735, Reservation_fails = 100827
	L1D_cache_core[20]: Access = 732419, Miss = 182456, Miss_rate = 0.249, Pending_hits = 108530, Reservation_fails = 104396
	L1D_cache_core[21]: Access = 724083, Miss = 182650, Miss_rate = 0.252, Pending_hits = 107711, Reservation_fails = 95327
	L1D_cache_core[22]: Access = 726859, Miss = 182422, Miss_rate = 0.251, Pending_hits = 108387, Reservation_fails = 98287
	L1D_cache_core[23]: Access = 729587, Miss = 183726, Miss_rate = 0.252, Pending_hits = 108691, Reservation_fails = 97535
	L1D_cache_core[24]: Access = 729609, Miss = 184123, Miss_rate = 0.252, Pending_hits = 108757, Reservation_fails = 98364
	L1D_cache_core[25]: Access = 728383, Miss = 183934, Miss_rate = 0.253, Pending_hits = 108929, Reservation_fails = 97867
	L1D_cache_core[26]: Access = 729919, Miss = 182393, Miss_rate = 0.250, Pending_hits = 108287, Reservation_fails = 99574
	L1D_cache_core[27]: Access = 724793, Miss = 183093, Miss_rate = 0.253, Pending_hits = 108501, Reservation_fails = 98642
	L1D_cache_core[28]: Access = 718315, Miss = 181117, Miss_rate = 0.252, Pending_hits = 107595, Reservation_fails = 98695
	L1D_cache_core[29]: Access = 726289, Miss = 182167, Miss_rate = 0.251, Pending_hits = 108331, Reservation_fails = 99662
	L1D_total_cache_accesses = 21801839
	L1D_total_cache_misses = 5483024
	L1D_total_cache_miss_rate = 0.2515
	L1D_total_cache_pending_hits = 3253007
	L1D_total_cache_reservation_fails = 2957640
	L1D_cache_data_port_util = 0.371
	L1D_cache_fill_port_util = 0.156
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7465666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3253007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2107329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2358717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3375695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3253007
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5600142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 598923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16201697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5600142

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2338924
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19793
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 598923
ctas_completed 52240, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23210, 27270, 26871, 25968, 25478, 25891, 25814, 25793, 23042, 26171, 25604, 25947, 26150, 26003, 25576, 25779, 23322, 26955, 26451, 26388, 26171, 25905, 25814, 25709, 22968, 26657, 26608, 26272, 26300, 26132, 25810, 25481, 
gpgpu_n_tot_thrd_icount = 791475168
gpgpu_n_tot_w_icount = 24733599
gpgpu_n_stall_shd_mem = 3546304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6318836
gpgpu_n_mem_write_global = 5600142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 98206896
gpgpu_n_store_insn = 38806004
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46807040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1206122
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2340182
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4113614	W0_Idle:568286	W0_Scoreboard:111299425	W1:226380	W2:151935	W3:131096	W4:131089	W5:125944	W6:168924	W7:121835	W8:132825	W9:121499	W10:132713	W11:122493	W12:136836	W13:125160	W14:137991	W15:155785	W16:211148	W17:148638	W18:143654	W19:149237	W20:170181	W21:168379	W22:200615	W23:215265	W24:233733	W25:226389	W26:301847	W27:314434	W28:408126	W29:547324	W30:911934	W31:1466120	W32:16794070
single_issue_nums: WS0:5898091	WS1:6328639	WS2:6276930	WS3:6229939	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 43864192 {8:5483024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 224005680 {40:5600142,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 33432480 {40:835812,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 219320960 {40:5483024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 44801136 {8:5600142,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 33432480 {40:835812,}
maxmflatency = 2657 
max_icnt2mem_latency = 1278 
maxmrqlatency = 2009 
max_icnt2sh_latency = 165 
averagemflatency = 443 
avg_icnt2mem_latency = 124 
avg_mrq_latency = 90 
avg_icnt2sh_latency = 7 
mrq_lat_table:1122551 	109196 	157707 	288533 	554499 	780527 	919495 	750969 	466944 	56201 	626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2201960 	6022796 	3595069 	99138 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	508723 	207224 	83986 	27878 	5575775 	2342244 	1335949 	1401311 	434008 	1880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6882930 	1990907 	1374887 	1027248 	539721 	102320 	965 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	906 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8239      8159      8240      8244      8425      8417      7470      7439      8134      8178      7876      7863      8072      7927      8045      8112 
dram[1]:      8240      8266      8201      8189      8423      8415      8054      8055      8124      8111      7437      7874      8063      8097      8130      8017 
dram[2]:      8197      8137      8195      8190      8398      8398      7975      7353      7924      8207      7976      8132      8064      8162      8075      8090 
dram[3]:      8202      8170      8206      8221      8403      8398      7501      8008      7569      8134      8162      8173      7919      8167      7570      8065 
dram[4]:      8166      8159      8212      8206      8407      8407      7994      7431      8178      7761      8149      8191      7589      8149      8054      7902 
dram[5]:      6576      8177      8229      8251      8394      8391      7988      8005      8153      8144      8139      7968      8163      8175      8081      8099 
dram[6]:      8137      8194      8235      8226      8383      8369      7329      8071      8114      8157      8062      8076      8051      8075      8087      8079 
dram[7]:      8194      8167      8252      8247      8398      8398      7599      8065      8152      8101      8023      7641      8058      8061      8079      8163 
dram[8]:      8134      8151      8229      8213      8395      8391      8093      8070      8086      7793      8081      8149      8073      8052      8127      8122 
dram[9]:      8141      8161      8240      8257      8408      8408      8064      8065      8120      7907      8039      8057      7939      8102      7794      8147 
dram[10]:      7994      8228      8203      8190      8401      8401      7952      7989      7943      7632      8166      8187      8041      8102      7921      7598 
dram[11]:      8182      8183      8212      8206      8433      8433      7986      7947      7970      7945      8243      8236      8057      8021      8033      7967 
average row accesses per activate:
dram[0]:  5.788894  5.944321  5.405071  5.539105  5.454892  5.519837  5.333983  5.674676  5.455328  5.363565  5.507943  5.613057  5.384097  5.506810  5.354902  5.383643 
dram[1]:  5.597754  5.869097  5.322120  5.498988  5.467190  5.300194  5.469371  5.635302  5.433593  5.587325  5.488461  5.580507  5.585598  5.610187  5.309994  5.467700 
dram[2]:  5.761342  5.858384  5.469605  5.526060  5.451134  5.446515  5.614265  5.597647  5.572574  5.654956  5.717710  5.537177  5.488722  5.543114  5.495130  5.491604 
dram[3]:  5.442416  5.685762  5.395941  5.449000  5.630576  5.519748  5.452744  5.548644  5.619613  5.558292  5.322222  5.715373  5.497054  5.622245  5.450313  5.387711 
dram[4]:  5.563517  5.811541  5.439117  5.471668  5.194566  5.428457  5.568229  5.643495  5.586015  5.682620  5.558330  5.665901  5.472610  5.535059  5.278392  5.442771 
dram[5]:  5.724388  5.686986  5.381188  5.482557  5.375000  5.409807  5.458869  5.395605  5.554370  5.500202  5.685678  5.619520  5.314151  5.575031  5.312707  5.393886 
dram[6]:  5.622989  5.791254  5.519298  5.495246  5.415311  5.481002  5.545121  5.425778  5.473854  5.608444  5.855117  5.799139  5.567679  5.657784  5.224181  5.260284 
dram[7]:  5.620380  5.628274  5.444422  5.362035  5.337856  5.396753  5.483029  5.597083  5.751392  5.511656  5.692162  5.521527  5.539839  5.599875  5.373935  5.329154 
dram[8]:  5.598714  5.582490  5.563386  5.463704  5.370736  5.224747  5.563498  5.704306  5.466881  5.534567  5.485075  5.622618  5.604067  5.623487  5.232893  5.319302 
dram[9]:  5.448664  5.686341  5.508843  5.465852  5.317021  5.620897  5.559934  5.561669  5.591387  5.575138  5.521633  5.591199  5.523118  5.772902  5.236430  5.581833 
dram[10]:  5.608406  5.794358  5.328244  5.468851  5.440216  5.545621  5.312949  5.495982  5.392463  5.621291  5.547297  5.499798  5.462066  5.697994  5.407304  5.504987 
dram[11]:  5.739966  5.766574  5.437475  5.541369  5.489779  5.520504  5.480514  5.443981  5.441094  5.500303  5.517843  5.673020  5.598963  5.679924  5.332810  5.523625 
average row locality = 5207248/943461 = 5.519304
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     24641     24542     24926     24980     25065     24986     25199     25017     25094     25183     24903     24939     24998     24937     24992     25097 
dram[1]:     24762     24571     25064     25030     25017     25156     25095     24867     25065     24923     24971     25171     24761     24832     24999     25016 
dram[2]:     24645     24820     25029     25101     25016     25047     24854     24975     24965     24900     24821     25039     24851     24973     24930     24994 
dram[3]:     24970     24845     24974     25097     24750     24972     25089     25062     24851     24938     25163     24885     24896     24888     24886     25030 
dram[4]:     24875     24735     24971     24992     25194     25061     24950     25053     24941     24931     25016     24979     24919     24997     25038     24954 
dram[5]:     24726     24810     25029     25040     24990     24998     25067     25356     24929     25117     24775     25036     24995     24816     25061     25192 
dram[6]:     24756     24732     24878     25012     25165     24976     25082     25052     25072     24960     24693     24797     24785     24808     25115     25213 
dram[7]:     24765     24920     24990     25252     25001     25112     25159     25098     24722     25052     24877     25049     24754     24814     24984     25045 
dram[8]:     24847     24885     24927     25025     25090     25215     25022     24885     25097     25075     25054     25005     24850     24803     25145     25272 
dram[9]:     24964     24823     24947     25138     25128     24914     24947     25050     24994     25126     25040     25048     24840     24818     25245     24824 
dram[10]:     24802     24758     25069     25065     25024     25018     25225     25220     25191     24950     24951     25117     24917     24824     24945     24893 
dram[11]:     24734     24731     25068     24982     24980     25057     25136     25260     25111     25083     25073     24941     24834     24838     25024     24970 
total dram reads = 4795122
bank skew: 25356/24542 = 1.03
chip skew: 400197/398960 = 1.00
number of total write accesses:
dram[0]:      8598      8591      8591      8580      8575      8576      8572      8568      8556      8556      8564      8576      8616      8603      8608      8620 
dram[1]:      8606      8604      8591      8584      8576      8560      8548      8572      8563      8568      8568      8560      8624      8612      8604      8612 
dram[2]:      8604      8607      8576      8592      8588      8567      8580      8560      8560      8568      8552      8572      8636      8620      8600      8604 
dram[3]:      8620      8604      8584      8592      8544      8564      8567      8571      8560      8568      8560      8572      8620      8620      8612      8604 
dram[4]:      8588      8620      8572      8568      8580      8564      8580      8571      8559      8563      8568      8552      8615      8632      8603      8603 
dram[5]:      8600      8608      8584      8592      8572      8571      8560      8560      8571      8568      8564      8559      8620      8624      8624      8620 
dram[6]:      8598      8604      8600      8604      8556      8576      8556      8568      8575      8560      8564      8559      8628      8627      8600      8603 
dram[7]:      8604      8608      8580      8592      8568      8588      8563      8572      8548      8548      8550      8556      8612      8620      8596      8620 
dram[8]:      8600      8604      8600      8583      8580      8587      8556      8568      8555      8576      8563      8563      8624      8624      8620      8596 
dram[9]:      8616      8611      8604      8612      8571      8580      8563      8562      8564      8568      8572      8568      8628      8612      8608      8612 
dram[10]:      8608      8603      8612      8592      8556      8600      8568      8556      8551      8555      8566      8560      8612      8624      8604      8612 
dram[11]:      8608      8587      8607      8572      8580      8548      8583      8580      8551      8552      8564      8567      8612      8612      8607      8603 
total dram writes = 1648450
bank skew: 8636/8544 = 1.01
chip skew: 137451/137325 = 1.00
average mf latency per bank:
dram[0]:        842       846       809       815       799       795       801       806       820       813       834       838       833       836       824       831
dram[1]:        832       863       815       838       799       823       799       825       816       846       814       856       826       865       823       857
dram[2]:        701       881       688       861       696       843       689       846       701       862       704       857       698       838       705       854
dram[3]:        860       846       855       845       838       821       829       822       850       829       836       830       834       819       835       835
dram[4]:        870       865       845       848       814       822       832       828       847       848       826       845       836       839       834       844
dram[5]:        851       884       841       869       827       833       827       843       843       857       843       864       832       861       837       872
dram[6]:        700       861       694       869       691       840       693       854       694       844       696       866       705       860       711       864
dram[7]:        846       834       844       833       824       816       841       817       841       837       853       831       863       845       854       838
dram[8]:        832       837       835       842       810       818       829       834       823       837       824       830       834       832       839       851
dram[9]:        829       860       834       851       813       860       831       861       819       855       823       868       831       862       836       868
dram[10]:        695       846       684       830       671       813       679       815       685       830       688       850       691       859       696       856
dram[11]:        840       829       827       827       824       811       820       809       842       826       852       847       848       843       850       824
maximum mf latency per bank:
dram[0]:       1386      1476      1609      2310      1855      1729      1581      1403      1515      1835      1560      1694      1625      1679      1686      1451
dram[1]:       1564      1772      1562      1395      1580      1950      1477      1515      1482      2046      1552      1639      1501      1667      1564      1596
dram[2]:       1514      1662      2156      1555      1627      1825      1466      1750      1635      1761      1423      2076      1890      1706      1754      1733
dram[3]:       1436      1606      1690      1516      1426      1781      1689      1591      1721      1719      1847      1665      1315      1584      1729      1911
dram[4]:       1400      2371      1763      2206      1710      1559      1499      1519      1878      1679      1628      1549      1630      1813      1951      1683
dram[5]:       1710      1602      1557      1565      1600      1725      1579      1650      1658      2021      1642      1787      1413      1537      1477      1678
dram[6]:       1495      1523      1708      2161      1638      1689      1608      2024      1785      1803      1595      1820      2044      1724      1818      1630
dram[7]:       1782      1802      1417      1913      1797      1792      1693      1671      1592      1521      1650      1428      1592      2028      1681      1762
dram[8]:       1650      1700      2126      1621      1493      1534      1610      1961      1916      1621      1566      1596      1515      1516      1419      1890
dram[9]:       1815      1595      1527      1673      1665      2657      1833      1947      1601      1950      1467      1671      1581      1610      1629      1696
dram[10]:       1737      1506      1540      1665      1472      1570      1635      1772      1656      1520      1554      1834      1681      1754      1540      1508
dram[11]:       1504      1712      1480      1772      1349      1854      1862      1612      2000      1515      1677      1452      1607      1634      1555      1884

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2354347 n_act=78753 n_pre=78737 n_ref_event=0 n_req=433838 n_rd=399499 n_rd_L2_A=0 n_write=0 n_wr_bk=137350 bw_util=0.7074
n_activity=2842524 dram_eff=0.7555
bk0: 24641a 1928355i bk1: 24542a 1916680i bk2: 24926a 1887960i bk3: 24980a 1863153i bk4: 25065a 1858507i bk5: 24986a 1871035i bk6: 25199a 1837427i bk7: 25017a 1865586i bk8: 25094a 1897669i bk9: 25183a 1852925i bk10: 24903a 1888584i bk11: 24939a 1869717i bk12: 24998a 1895668i bk13: 24937a 1892924i bk14: 24992a 1914284i bk15: 25097a 1889927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818474
Row_Buffer_Locality_read = 0.858861
Row_Buffer_Locality_write = 0.348612
Bank_Level_Parallism = 6.847204
Bank_Level_Parallism_Col = 5.860868
Bank_Level_Parallism_Ready = 2.342717
write_to_read_ratio_blp_rw_average = 0.447445
GrpLevelPara = 3.152305 

BW Util details:
bwutil = 0.707397 
total_CMD = 3035630 
util_bw = 2147396 
Wasted_Col = 553088 
Wasted_Row = 69045 
Idle = 266101 

BW Util Bottlenecks: 
RCDc_limit = 336885 
RCDWRc_limit = 100378 
WTRc_limit = 576986 
RTWc_limit = 823332 
CCDLc_limit = 299987 
rwq = 0 
CCDLc_limit_alone = 191337 
WTRc_limit_alone = 538363 
RTWc_limit_alone = 753305 

Commands details: 
total_CMD = 3035630 
n_nop = 2354347 
Read = 399499 
Write = 0 
L2_Alloc = 0 
L2_WB = 137350 
n_act = 78753 
n_pre = 78737 
n_ref = 0 
n_req = 433838 
total_req = 536849 

Dual Bus Interface Util: 
issued_total_row = 157490 
issued_total_col = 536849 
Row_Bus_Util =  0.051880 
CoL_Bus_Util = 0.176849 
Either_Row_CoL_Bus_Util = 0.224429 
Issued_on_Two_Bus_Simul_Util = 0.004301 
issued_two_Eff = 0.019164 
queue_avg = 33.064930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0649
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2354857 n_act=78702 n_pre=78686 n_ref_event=0 n_req=433639 n_rd=399300 n_rd_L2_A=0 n_write=0 n_wr_bk=137352 bw_util=0.7071
n_activity=2847495 dram_eff=0.7539
bk0: 24762a 1921566i bk1: 24571a 1922997i bk2: 25064a 1860359i bk3: 25030a 1858492i bk4: 25017a 1882913i bk5: 25156a 1832432i bk6: 25095a 1866481i bk7: 24867a 1886096i bk8: 25065a 1895607i bk9: 24923a 1863451i bk10: 24971a 1901291i bk11: 25171a 1868276i bk12: 24761a 1911467i bk13: 24832a 1900087i bk14: 24999a 1889022i bk15: 25016a 1907807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818508
Row_Buffer_Locality_read = 0.858683
Row_Buffer_Locality_write = 0.351350
Bank_Level_Parallism = 6.821932
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.352029
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.707138 
total_CMD = 3035630 
util_bw = 2146608 
Wasted_Col = 560457 
Wasted_Row = 67387 
Idle = 261178 

BW Util Bottlenecks: 
RCDc_limit = 340360 
RCDWRc_limit = 101020 
WTRc_limit = 581292 
RTWc_limit = 821120 
CCDLc_limit = 298981 
rwq = 0 
CCDLc_limit_alone = 189022 
WTRc_limit_alone = 541477 
RTWc_limit_alone = 750976 

Commands details: 
total_CMD = 3035630 
n_nop = 2354857 
Read = 399300 
Write = 0 
L2_Alloc = 0 
L2_WB = 137352 
n_act = 78702 
n_pre = 78686 
n_ref = 0 
n_req = 433639 
total_req = 536652 

Dual Bus Interface Util: 
issued_total_row = 157388 
issued_total_col = 536652 
Row_Bus_Util =  0.051847 
CoL_Bus_Util = 0.176784 
Either_Row_CoL_Bus_Util = 0.224261 
Issued_on_Two_Bus_Simul_Util = 0.004370 
issued_two_Eff = 0.019488 
queue_avg = 32.601048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2356598 n_act=77738 n_pre=77722 n_ref_event=0 n_req=433307 n_rd=398960 n_rd_L2_A=0 n_write=0 n_wr_bk=137386 bw_util=0.7067
n_activity=2844511 dram_eff=0.7542
bk0: 24645a 1946528i bk1: 24820a 1908937i bk2: 25029a 1883566i bk3: 25101a 1862296i bk4: 25016a 1881839i bk5: 25047a 1855766i bk6: 24854a 1893919i bk7: 24975a 1865403i bk8: 24965a 1886838i bk9: 24900a 1898591i bk10: 24821a 1902662i bk11: 25039a 1881335i bk12: 24851a 1902474i bk13: 24973a 1888382i bk14: 24930a 1906323i bk15: 24994a 1884961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820594
Row_Buffer_Locality_read = 0.860665
Row_Buffer_Locality_write = 0.355140
Bank_Level_Parallism = 6.801879
Bank_Level_Parallism_Col = 5.830463
Bank_Level_Parallism_Ready = 2.338975
write_to_read_ratio_blp_rw_average = 0.446613
GrpLevelPara = 3.143358 

BW Util details:
bwutil = 0.706734 
total_CMD = 3035630 
util_bw = 2145384 
Wasted_Col = 554719 
Wasted_Row = 70378 
Idle = 265149 

BW Util Bottlenecks: 
RCDc_limit = 333549 
RCDWRc_limit = 99690 
WTRc_limit = 573336 
RTWc_limit = 819304 
CCDLc_limit = 306115 
rwq = 0 
CCDLc_limit_alone = 195626 
WTRc_limit_alone = 532997 
RTWc_limit_alone = 749154 

Commands details: 
total_CMD = 3035630 
n_nop = 2356598 
Read = 398960 
Write = 0 
L2_Alloc = 0 
L2_WB = 137386 
n_act = 77738 
n_pre = 77722 
n_ref = 0 
n_req = 433307 
total_req = 536346 

Dual Bus Interface Util: 
issued_total_row = 155460 
issued_total_col = 536346 
Row_Bus_Util =  0.051212 
CoL_Bus_Util = 0.176684 
Either_Row_CoL_Bus_Util = 0.223687 
Issued_on_Two_Bus_Simul_Util = 0.004208 
issued_two_Eff = 0.018812 
queue_avg = 33.069817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0698
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2354617 n_act=78613 n_pre=78597 n_ref_event=0 n_req=433637 n_rd=399296 n_rd_L2_A=0 n_write=0 n_wr_bk=137362 bw_util=0.7071
n_activity=2850512 dram_eff=0.7531
bk0: 24970a 1893207i bk1: 24845a 1899772i bk2: 24974a 1881960i bk3: 25097a 1859735i bk4: 24750a 1895442i bk5: 24972a 1858585i bk6: 25089a 1869269i bk7: 25062a 1857567i bk8: 24851a 1907442i bk9: 24938a 1866394i bk10: 25163a 1878419i bk11: 24885a 1888835i bk12: 24896a 1908938i bk13: 24888a 1902025i bk14: 24886a 1914969i bk15: 25030a 1883418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818712
Row_Buffer_Locality_read = 0.859240
Row_Buffer_Locality_write = 0.347486
Bank_Level_Parallism = 6.819115
Bank_Level_Parallism_Col = 5.832355
Bank_Level_Parallism_Ready = 2.339772
write_to_read_ratio_blp_rw_average = 0.448382
GrpLevelPara = 3.150932 

BW Util details:
bwutil = 0.707145 
total_CMD = 3035630 
util_bw = 2146632 
Wasted_Col = 560995 
Wasted_Row = 68648 
Idle = 259355 

BW Util Bottlenecks: 
RCDc_limit = 339916 
RCDWRc_limit = 101177 
WTRc_limit = 580014 
RTWc_limit = 836019 
CCDLc_limit = 299875 
rwq = 0 
CCDLc_limit_alone = 189003 
WTRc_limit_alone = 540970 
RTWc_limit_alone = 764191 

Commands details: 
total_CMD = 3035630 
n_nop = 2354617 
Read = 399296 
Write = 0 
L2_Alloc = 0 
L2_WB = 137362 
n_act = 78613 
n_pre = 78597 
n_ref = 0 
n_req = 433637 
total_req = 536658 

Dual Bus Interface Util: 
issued_total_row = 157210 
issued_total_col = 536658 
Row_Bus_Util =  0.051788 
CoL_Bus_Util = 0.176786 
Either_Row_CoL_Bus_Util = 0.224340 
Issued_on_Two_Bus_Simul_Util = 0.004235 
issued_two_Eff = 0.018876 
queue_avg = 32.603733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6037
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2354357 n_act=78655 n_pre=78639 n_ref_event=0 n_req=433942 n_rd=399606 n_rd_L2_A=0 n_write=0 n_wr_bk=137338 bw_util=0.7075
n_activity=2846528 dram_eff=0.7545
bk0: 24875a 1909276i bk1: 24735a 1905165i bk2: 24971a 1890023i bk3: 24992a 1850403i bk4: 25194a 1856067i bk5: 25061a 1857648i bk6: 24950a 1884831i bk7: 25053a 1849960i bk8: 24941a 1875182i bk9: 24931a 1874562i bk10: 25016a 1875595i bk11: 24979a 1885830i bk12: 24919a 1893477i bk13: 24997a 1865584i bk14: 25038a 1906892i bk15: 24954a 1887493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818743
Row_Buffer_Locality_read = 0.859079
Row_Buffer_Locality_write = 0.349313
Bank_Level_Parallism = 6.857469
Bank_Level_Parallism_Col = 5.877771
Bank_Level_Parallism_Ready = 2.360026
write_to_read_ratio_blp_rw_average = 0.448883
GrpLevelPara = 3.149861 

BW Util details:
bwutil = 0.707522 
total_CMD = 3035630 
util_bw = 2147776 
Wasted_Col = 557030 
Wasted_Row = 69705 
Idle = 261119 

BW Util Bottlenecks: 
RCDc_limit = 340933 
RCDWRc_limit = 99594 
WTRc_limit = 571543 
RTWc_limit = 836360 
CCDLc_limit = 303157 
rwq = 0 
CCDLc_limit_alone = 190625 
WTRc_limit_alone = 531736 
RTWc_limit_alone = 763635 

Commands details: 
total_CMD = 3035630 
n_nop = 2354357 
Read = 399606 
Write = 0 
L2_Alloc = 0 
L2_WB = 137338 
n_act = 78655 
n_pre = 78639 
n_ref = 0 
n_req = 433942 
total_req = 536944 

Dual Bus Interface Util: 
issued_total_row = 157294 
issued_total_col = 536944 
Row_Bus_Util =  0.051816 
CoL_Bus_Util = 0.176881 
Either_Row_CoL_Bus_Util = 0.224426 
Issued_on_Two_Bus_Simul_Util = 0.004271 
issued_two_Eff = 0.019031 
queue_avg = 33.021736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2353163 n_act=79130 n_pre=79114 n_ref_event=0 n_req=434287 n_rd=399937 n_rd_L2_A=0 n_write=0 n_wr_bk=137397 bw_util=0.708
n_activity=2852044 dram_eff=0.7536
bk0: 24726a 1919931i bk1: 24810a 1880933i bk2: 25029a 1878417i bk3: 25040a 1867456i bk4: 24990a 1872781i bk5: 24998a 1849019i bk6: 25067a 1875905i bk7: 25356a 1839437i bk8: 24929a 1885851i bk9: 25117a 1866679i bk10: 24775a 1898265i bk11: 25036a 1881215i bk12: 24995a 1904535i bk13: 24816a 1872909i bk14: 25061a 1888702i bk15: 25192a 1875492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817793
Row_Buffer_Locality_read = 0.857990
Row_Buffer_Locality_write = 0.349782
Bank_Level_Parallism = 6.852814
Bank_Level_Parallism_Col = 5.860385
Bank_Level_Parallism_Ready = 2.348188
write_to_read_ratio_blp_rw_average = 0.447298
GrpLevelPara = 3.147547 

BW Util details:
bwutil = 0.708036 
total_CMD = 3035630 
util_bw = 2149336 
Wasted_Col = 560259 
Wasted_Row = 68922 
Idle = 257113 

BW Util Bottlenecks: 
RCDc_limit = 345499 
RCDWRc_limit = 100966 
WTRc_limit = 580732 
RTWc_limit = 835774 
CCDLc_limit = 302510 
rwq = 0 
CCDLc_limit_alone = 190612 
WTRc_limit_alone = 540341 
RTWc_limit_alone = 764267 

Commands details: 
total_CMD = 3035630 
n_nop = 2353163 
Read = 399937 
Write = 0 
L2_Alloc = 0 
L2_WB = 137397 
n_act = 79130 
n_pre = 79114 
n_ref = 0 
n_req = 434287 
total_req = 537334 

Dual Bus Interface Util: 
issued_total_row = 158244 
issued_total_col = 537334 
Row_Bus_Util =  0.052129 
CoL_Bus_Util = 0.177009 
Either_Row_CoL_Bus_Util = 0.224819 
Issued_on_Two_Bus_Simul_Util = 0.004319 
issued_two_Eff = 0.019211 
queue_avg = 33.383202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3832
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2355401 n_act=78236 n_pre=78220 n_ref_event=0 n_req=433442 n_rd=399096 n_rd_L2_A=0 n_write=0 n_wr_bk=137378 bw_util=0.7069
n_activity=2844594 dram_eff=0.7544
bk0: 24756a 1917276i bk1: 24732a 1904090i bk2: 24878a 1913548i bk3: 25012a 1858244i bk4: 25165a 1885801i bk5: 24976a 1877283i bk6: 25082a 1872498i bk7: 25052a 1860207i bk8: 25072a 1884819i bk9: 24960a 1883047i bk10: 24693a 1911773i bk11: 24797a 1863264i bk12: 24785a 1891298i bk13: 24808a 1913202i bk14: 25115a 1884901i bk15: 25213a 1854318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819501
Row_Buffer_Locality_read = 0.859803
Row_Buffer_Locality_write = 0.351191
Bank_Level_Parallism = 6.825648
Bank_Level_Parallism_Col = 5.850144
Bank_Level_Parallism_Ready = 2.333401
write_to_read_ratio_blp_rw_average = 0.449108
GrpLevelPara = 3.149660 

BW Util details:
bwutil = 0.706903 
total_CMD = 3035630 
util_bw = 2145896 
Wasted_Col = 556446 
Wasted_Row = 69444 
Idle = 263844 

BW Util Bottlenecks: 
RCDc_limit = 336809 
RCDWRc_limit = 100604 
WTRc_limit = 576371 
RTWc_limit = 823642 
CCDLc_limit = 306335 
rwq = 0 
CCDLc_limit_alone = 194548 
WTRc_limit_alone = 537276 
RTWc_limit_alone = 750950 

Commands details: 
total_CMD = 3035630 
n_nop = 2355401 
Read = 399096 
Write = 0 
L2_Alloc = 0 
L2_WB = 137378 
n_act = 78236 
n_pre = 78220 
n_ref = 0 
n_req = 433442 
total_req = 536474 

Dual Bus Interface Util: 
issued_total_row = 156456 
issued_total_col = 536474 
Row_Bus_Util =  0.051540 
CoL_Bus_Util = 0.176726 
Either_Row_CoL_Bus_Util = 0.224082 
Issued_on_Two_Bus_Simul_Util = 0.004184 
issued_two_Eff = 0.018672 
queue_avg = 32.916901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.9169
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2354171 n_act=78774 n_pre=78758 n_ref_event=0 n_req=433926 n_rd=399594 n_rd_L2_A=0 n_write=0 n_wr_bk=137325 bw_util=0.7075
n_activity=2848654 dram_eff=0.7539
bk0: 24765a 1921866i bk1: 24920a 1892140i bk2: 24990a 1892870i bk3: 25252a 1854225i bk4: 25001a 1883001i bk5: 25112a 1850652i bk6: 25159a 1858207i bk7: 25098a 1866693i bk8: 24722a 1903840i bk9: 25052a 1868563i bk10: 24877a 1913202i bk11: 25049a 1869163i bk12: 24754a 1909495i bk13: 24814a 1898614i bk14: 24984a 1896394i bk15: 25045a 1877611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818462
Row_Buffer_Locality_read = 0.858456
Row_Buffer_Locality_write = 0.352965
Bank_Level_Parallism = 6.830730
Bank_Level_Parallism_Col = 5.846811
Bank_Level_Parallism_Ready = 2.334920
write_to_read_ratio_blp_rw_average = 0.447555
GrpLevelPara = 3.151150 

BW Util details:
bwutil = 0.707489 
total_CMD = 3035630 
util_bw = 2147676 
Wasted_Col = 555986 
Wasted_Row = 69872 
Idle = 262096 

BW Util Bottlenecks: 
RCDc_limit = 342237 
RCDWRc_limit = 99221 
WTRc_limit = 575435 
RTWc_limit = 824062 
CCDLc_limit = 298406 
rwq = 0 
CCDLc_limit_alone = 189496 
WTRc_limit_alone = 536613 
RTWc_limit_alone = 753974 

Commands details: 
total_CMD = 3035630 
n_nop = 2354171 
Read = 399594 
Write = 0 
L2_Alloc = 0 
L2_WB = 137325 
n_act = 78774 
n_pre = 78758 
n_ref = 0 
n_req = 433926 
total_req = 536919 

Dual Bus Interface Util: 
issued_total_row = 157532 
issued_total_col = 536919 
Row_Bus_Util =  0.051894 
CoL_Bus_Util = 0.176872 
Either_Row_CoL_Bus_Util = 0.224487 
Issued_on_Two_Bus_Simul_Util = 0.004280 
issued_two_Eff = 0.019065 
queue_avg = 32.683811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6838
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2352954 n_act=79104 n_pre=79088 n_ref_event=0 n_req=434548 n_rd=400197 n_rd_L2_A=0 n_write=0 n_wr_bk=137399 bw_util=0.7084
n_activity=2846291 dram_eff=0.7555
bk0: 24847a 1903265i bk1: 24885a 1897294i bk2: 24927a 1910000i bk3: 25025a 1863872i bk4: 25090a 1865822i bk5: 25215a 1833148i bk6: 25022a 1859706i bk7: 24885a 1878367i bk8: 25097a 1880348i bk9: 25075a 1853771i bk10: 25054a 1883965i bk11: 25005a 1895938i bk12: 24850a 1912995i bk13: 24803a 1880312i bk14: 25145a 1888031i bk15: 25272a 1862634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817963
Row_Buffer_Locality_read = 0.857927
Row_Buffer_Locality_write = 0.352362
Bank_Level_Parallism = 6.859839
Bank_Level_Parallism_Col = 5.862216
Bank_Level_Parallism_Ready = 2.344914
write_to_read_ratio_blp_rw_average = 0.446577
GrpLevelPara = 3.157057 

BW Util details:
bwutil = 0.708381 
total_CMD = 3035630 
util_bw = 2150384 
Wasted_Col = 553838 
Wasted_Row = 69552 
Idle = 261856 

BW Util Bottlenecks: 
RCDc_limit = 341863 
RCDWRc_limit = 99401 
WTRc_limit = 582463 
RTWc_limit = 827048 
CCDLc_limit = 303025 
rwq = 0 
CCDLc_limit_alone = 191850 
WTRc_limit_alone = 541624 
RTWc_limit_alone = 756712 

Commands details: 
total_CMD = 3035630 
n_nop = 2352954 
Read = 400197 
Write = 0 
L2_Alloc = 0 
L2_WB = 137399 
n_act = 79104 
n_pre = 79088 
n_ref = 0 
n_req = 434548 
total_req = 537596 

Dual Bus Interface Util: 
issued_total_row = 158192 
issued_total_col = 537596 
Row_Bus_Util =  0.052112 
CoL_Bus_Util = 0.177095 
Either_Row_CoL_Bus_Util = 0.224888 
Issued_on_Two_Bus_Simul_Util = 0.004319 
issued_two_Eff = 0.019207 
queue_avg = 33.338154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3382
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2354480 n_act=78492 n_pre=78476 n_ref_event=0 n_req=434210 n_rd=399846 n_rd_L2_A=0 n_write=0 n_wr_bk=137451 bw_util=0.708
n_activity=2844844 dram_eff=0.7555
bk0: 24964a 1881066i bk1: 24823a 1876647i bk2: 24947a 1897978i bk3: 25138a 1873026i bk4: 25128a 1853652i bk5: 24914a 1851671i bk6: 24947a 1887687i bk7: 25050a 1854583i bk8: 24994a 1893242i bk9: 25126a 1879207i bk10: 25040a 1885857i bk11: 25048a 1879646i bk12: 24840a 1907124i bk13: 24818a 1900247i bk14: 25245a 1872471i bk15: 24824a 1888715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819230
Row_Buffer_Locality_read = 0.859081
Row_Buffer_Locality_write = 0.355547
Bank_Level_Parallism = 6.863001
Bank_Level_Parallism_Col = 5.870160
Bank_Level_Parallism_Ready = 2.341723
write_to_read_ratio_blp_rw_average = 0.449273
GrpLevelPara = 3.159950 

BW Util details:
bwutil = 0.707987 
total_CMD = 3035630 
util_bw = 2149188 
Wasted_Col = 553778 
Wasted_Row = 68258 
Idle = 264406 

BW Util Bottlenecks: 
RCDc_limit = 334037 
RCDWRc_limit = 98774 
WTRc_limit = 580043 
RTWc_limit = 835520 
CCDLc_limit = 304623 
rwq = 0 
CCDLc_limit_alone = 192826 
WTRc_limit_alone = 540409 
RTWc_limit_alone = 763357 

Commands details: 
total_CMD = 3035630 
n_nop = 2354480 
Read = 399846 
Write = 0 
L2_Alloc = 0 
L2_WB = 137451 
n_act = 78492 
n_pre = 78476 
n_ref = 0 
n_req = 434210 
total_req = 537297 

Dual Bus Interface Util: 
issued_total_row = 156968 
issued_total_col = 537297 
Row_Bus_Util =  0.051709 
CoL_Bus_Util = 0.176997 
Either_Row_CoL_Bus_Util = 0.224385 
Issued_on_Two_Bus_Simul_Util = 0.004320 
issued_two_Eff = 0.019254 
queue_avg = 33.397854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3979
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2353270 n_act=78898 n_pre=78882 n_ref_event=0 n_req=434315 n_rd=399969 n_rd_L2_A=0 n_write=0 n_wr_bk=137379 bw_util=0.7081
n_activity=2850110 dram_eff=0.7541
bk0: 24802a 1913462i bk1: 24758a 1883771i bk2: 25069a 1873129i bk3: 25065a 1845955i bk4: 25024a 1892897i bk5: 25018a 1849101i bk6: 25225a 1830549i bk7: 25220a 1843615i bk8: 25191a 1857286i bk9: 24950a 1870551i bk10: 24951a 1874463i bk11: 25117a 1841907i bk12: 24917a 1921254i bk13: 24824a 1894775i bk14: 24945a 1889275i bk15: 24893a 1887492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818339
Row_Buffer_Locality_read = 0.858151
Row_Buffer_Locality_write = 0.354714
Bank_Level_Parallism = 6.882091
Bank_Level_Parallism_Col = 5.892269
Bank_Level_Parallism_Ready = 2.349348
write_to_read_ratio_blp_rw_average = 0.447164
GrpLevelPara = 3.151208 

BW Util details:
bwutil = 0.708055 
total_CMD = 3035630 
util_bw = 2149392 
Wasted_Col = 559622 
Wasted_Row = 69477 
Idle = 257139 

BW Util Bottlenecks: 
RCDc_limit = 343992 
RCDWRc_limit = 100435 
WTRc_limit = 583686 
RTWc_limit = 830870 
CCDLc_limit = 309937 
rwq = 0 
CCDLc_limit_alone = 196466 
WTRc_limit_alone = 542821 
RTWc_limit_alone = 758264 

Commands details: 
total_CMD = 3035630 
n_nop = 2353270 
Read = 399969 
Write = 0 
L2_Alloc = 0 
L2_WB = 137379 
n_act = 78898 
n_pre = 78882 
n_ref = 0 
n_req = 434315 
total_req = 537348 

Dual Bus Interface Util: 
issued_total_row = 157780 
issued_total_col = 537348 
Row_Bus_Util =  0.051976 
CoL_Bus_Util = 0.177014 
Either_Row_CoL_Bus_Util = 0.224784 
Issued_on_Two_Bus_Simul_Util = 0.004206 
issued_two_Eff = 0.018712 
queue_avg = 33.223782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.2238
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3035630 n_nop=2354708 n_act=78366 n_pre=78350 n_ref_event=0 n_req=434157 n_rd=399822 n_rd_L2_A=0 n_write=0 n_wr_bk=137333 bw_util=0.7078
n_activity=2845218 dram_eff=0.7552
bk0: 24734a 1931529i bk1: 24731a 1890244i bk2: 25068a 1887922i bk3: 24982a 1876735i bk4: 24980a 1864149i bk5: 25057a 1862603i bk6: 25136a 1850728i bk7: 25260a 1823150i bk8: 25111a 1873612i bk9: 25083a 1849810i bk10: 25073a 1881770i bk11: 24941a 1883186i bk12: 24834a 1903848i bk13: 24838a 1929060i bk14: 25024a 1896482i bk15: 24970a 1891077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819498
Row_Buffer_Locality_read = 0.859285
Row_Buffer_Locality_write = 0.356196
Bank_Level_Parallism = 6.859642
Bank_Level_Parallism_Col = 5.869709
Bank_Level_Parallism_Ready = 2.349724
write_to_read_ratio_blp_rw_average = 0.447597
GrpLevelPara = 3.155991 

BW Util details:
bwutil = 0.707800 
total_CMD = 3035630 
util_bw = 2148620 
Wasted_Col = 554389 
Wasted_Row = 67365 
Idle = 265256 

BW Util Bottlenecks: 
RCDc_limit = 336976 
RCDWRc_limit = 97987 
WTRc_limit = 581824 
RTWc_limit = 822428 
CCDLc_limit = 301999 
rwq = 0 
CCDLc_limit_alone = 191345 
WTRc_limit_alone = 540890 
RTWc_limit_alone = 752708 

Commands details: 
total_CMD = 3035630 
n_nop = 2354708 
Read = 399822 
Write = 0 
L2_Alloc = 0 
L2_WB = 137333 
n_act = 78366 
n_pre = 78350 
n_ref = 0 
n_req = 434157 
total_req = 537155 

Dual Bus Interface Util: 
issued_total_row = 156716 
issued_total_col = 537155 
Row_Bus_Util =  0.051626 
CoL_Bus_Util = 0.176950 
Either_Row_CoL_Bus_Util = 0.224310 
Issued_on_Two_Bus_Simul_Util = 0.004266 
issued_two_Eff = 0.019017 
queue_avg = 33.298660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.2987

========= L2 cache stats =========
L2_cache_bank[0]: Access = 500410, Miss = 199818, Miss_rate = 0.399, Pending_hits = 2959, Reservation_fails = 14
L2_cache_bank[1]: Access = 498055, Miss = 199681, Miss_rate = 0.401, Pending_hits = 3182, Reservation_fails = 400
L2_cache_bank[2]: Access = 500022, Miss = 199734, Miss_rate = 0.399, Pending_hits = 3523, Reservation_fails = 188
L2_cache_bank[3]: Access = 516218, Miss = 199566, Miss_rate = 0.387, Pending_hits = 10063, Reservation_fails = 49
L2_cache_bank[4]: Access = 428169, Miss = 199111, Miss_rate = 0.465, Pending_hits = 2483, Reservation_fails = 306
L2_cache_bank[5]: Access = 510390, Miss = 199849, Miss_rate = 0.392, Pending_hits = 2861, Reservation_fails = 577
L2_cache_bank[6]: Access = 514363, Miss = 199579, Miss_rate = 0.388, Pending_hits = 11154, Reservation_fails = 0
L2_cache_bank[7]: Access = 500325, Miss = 199717, Miss_rate = 0.399, Pending_hits = 2761, Reservation_fails = 137
L2_cache_bank[8]: Access = 505641, Miss = 199904, Miss_rate = 0.395, Pending_hits = 2938, Reservation_fails = 0
L2_cache_bank[9]: Access = 502930, Miss = 199702, Miss_rate = 0.397, Pending_hits = 3162, Reservation_fails = 0
L2_cache_bank[10]: Access = 504836, Miss = 199572, Miss_rate = 0.395, Pending_hits = 3680, Reservation_fails = 0
L2_cache_bank[11]: Access = 518945, Miss = 200365, Miss_rate = 0.386, Pending_hits = 10449, Reservation_fails = 293
L2_cache_bank[12]: Access = 427887, Miss = 199546, Miss_rate = 0.466, Pending_hits = 2685, Reservation_fails = 109
L2_cache_bank[13]: Access = 512469, Miss = 199550, Miss_rate = 0.389, Pending_hits = 2873, Reservation_fails = 0
L2_cache_bank[14]: Access = 513959, Miss = 199252, Miss_rate = 0.388, Pending_hits = 11229, Reservation_fails = 413
L2_cache_bank[15]: Access = 501380, Miss = 200342, Miss_rate = 0.400, Pending_hits = 2935, Reservation_fails = 189
L2_cache_bank[16]: Access = 501118, Miss = 200032, Miss_rate = 0.399, Pending_hits = 3056, Reservation_fails = 430
L2_cache_bank[17]: Access = 500314, Miss = 200165, Miss_rate = 0.400, Pending_hits = 3240, Reservation_fails = 270
L2_cache_bank[18]: Access = 501432, Miss = 200105, Miss_rate = 0.399, Pending_hits = 3645, Reservation_fails = 413
L2_cache_bank[19]: Access = 517886, Miss = 199741, Miss_rate = 0.386, Pending_hits = 10490, Reservation_fails = 73
L2_cache_bank[20]: Access = 429581, Miss = 200124, Miss_rate = 0.466, Pending_hits = 2671, Reservation_fails = 6
L2_cache_bank[21]: Access = 508447, Miss = 199845, Miss_rate = 0.393, Pending_hits = 2742, Reservation_fails = 246
L2_cache_bank[22]: Access = 507909, Miss = 199960, Miss_rate = 0.394, Pending_hits = 11233, Reservation_fails = 385
L2_cache_bank[23]: Access = 496292, Miss = 199862, Miss_rate = 0.403, Pending_hits = 2811, Reservation_fails = 458
L2_total_cache_accesses = 11918978
L2_total_cache_misses = 4795122
L2_total_cache_miss_rate = 0.4023
L2_total_cache_pending_hits = 118825
L2_total_cache_reservation_fails = 4956
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1404889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 118825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1474262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3320860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 118825
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5600142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6318836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5600142
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 588
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4368
L2_cache_data_port_util = 0.247
L2_cache_fill_port_util = 0.169

icnt_total_pkts_mem_to_simt=11918978
icnt_total_pkts_simt_to_mem=11918978
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11918978
Req_Network_cycles = 1183728
Req_Network_injected_packets_per_cycle =      10.0690 
Req_Network_conflicts_per_cycle =       6.2748
Req_Network_conflicts_per_cycle_util =       6.3386
Req_Bank_Level_Parallism =      10.1715
Req_Network_in_buffer_full_per_cycle =       0.0029
Req_Network_in_buffer_avg_util =      28.3963
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4279

Reply_Network_injected_packets_num = 11918978
Reply_Network_cycles = 1183728
Reply_Network_injected_packets_per_cycle =       10.0690
Reply_Network_conflicts_per_cycle =        4.6671
Reply_Network_conflicts_per_cycle_util =       4.7135
Reply_Bank_Level_Parallism =      10.1689
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4819
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3356
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 49 min, 45 sec (13785 sec)
gpgpu_simulation_rate = 47678 (inst/sec)
gpgpu_simulation_rate = 85 (cycle/sec)
gpgpu_silicon_slowdown = 16058823x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffe8fc8cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc8c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc8b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc8b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffe8fc8c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ef17f8c19c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8afforestiPKmPKiPii 
GPGPU-Sim PTX: pushing kernel '_Z8afforestiPKmPKiPii' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z8afforestiPKmPKiPii'
Destroy streams for kernel 3: size 0
kernel_name = _Z8afforestiPKmPKiPii 
kernel_launch_uid = 3 
gpu_sim_cycle = 920957
gpu_sim_insn = 160495589
gpu_ipc =     174.2704
gpu_tot_sim_cycle = 2104685
gpu_tot_sim_insn = 817738869
gpu_tot_ipc =     388.5327
gpu_tot_issued_cta = 78360
gpu_occupancy = 46.3708% 
gpu_tot_occupancy = 68.8675% 
max_total_param_size = 0
gpu_stall_dramfull = 8826
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3933
partiton_level_parallism_total  =       7.1479
partiton_level_parallism_util =       3.5351
partiton_level_parallism_util_total  =       7.3178
L2_BW  =     148.2190 GB/Sec
L2_BW_total  =     312.2198 GB/Sec
gpu_total_sim_rate=38413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 911798, Miss = 277914, Miss_rate = 0.305, Pending_hits = 181734, Reservation_fails = 149109
	L1D_cache_core[1]: Access = 911508, Miss = 278499, Miss_rate = 0.306, Pending_hits = 181600, Reservation_fails = 142455
	L1D_cache_core[2]: Access = 918103, Miss = 280544, Miss_rate = 0.306, Pending_hits = 183005, Reservation_fails = 143119
	L1D_cache_core[3]: Access = 913301, Miss = 278801, Miss_rate = 0.305, Pending_hits = 180448, Reservation_fails = 139888
	L1D_cache_core[4]: Access = 914788, Miss = 279489, Miss_rate = 0.306, Pending_hits = 180976, Reservation_fails = 144885
	L1D_cache_core[5]: Access = 915490, Miss = 280183, Miss_rate = 0.306, Pending_hits = 181648, Reservation_fails = 143934
	L1D_cache_core[6]: Access = 912061, Miss = 277483, Miss_rate = 0.304, Pending_hits = 179351, Reservation_fails = 142443
	L1D_cache_core[7]: Access = 914016, Miss = 278199, Miss_rate = 0.304, Pending_hits = 181435, Reservation_fails = 146070
	L1D_cache_core[8]: Access = 915322, Miss = 279103, Miss_rate = 0.305, Pending_hits = 181787, Reservation_fails = 146956
	L1D_cache_core[9]: Access = 909943, Miss = 279175, Miss_rate = 0.307, Pending_hits = 181786, Reservation_fails = 144972
	L1D_cache_core[10]: Access = 913751, Miss = 278942, Miss_rate = 0.305, Pending_hits = 181957, Reservation_fails = 146843
	L1D_cache_core[11]: Access = 916467, Miss = 278235, Miss_rate = 0.304, Pending_hits = 181385, Reservation_fails = 146215
	L1D_cache_core[12]: Access = 913883, Miss = 279165, Miss_rate = 0.305, Pending_hits = 181504, Reservation_fails = 145381
	L1D_cache_core[13]: Access = 913671, Miss = 280193, Miss_rate = 0.307, Pending_hits = 183185, Reservation_fails = 143282
	L1D_cache_core[14]: Access = 912605, Miss = 278144, Miss_rate = 0.305, Pending_hits = 181389, Reservation_fails = 142732
	L1D_cache_core[15]: Access = 918132, Miss = 280778, Miss_rate = 0.306, Pending_hits = 182435, Reservation_fails = 144968
	L1D_cache_core[16]: Access = 919269, Miss = 278761, Miss_rate = 0.303, Pending_hits = 182473, Reservation_fails = 146926
	L1D_cache_core[17]: Access = 916199, Miss = 280997, Miss_rate = 0.307, Pending_hits = 182716, Reservation_fails = 148247
	L1D_cache_core[18]: Access = 916238, Miss = 280518, Miss_rate = 0.306, Pending_hits = 183342, Reservation_fails = 144446
	L1D_cache_core[19]: Access = 918043, Miss = 278991, Miss_rate = 0.304, Pending_hits = 180646, Reservation_fails = 145958
	L1D_cache_core[20]: Access = 915860, Miss = 276454, Miss_rate = 0.302, Pending_hits = 179229, Reservation_fails = 149219
	L1D_cache_core[21]: Access = 913975, Miss = 279917, Miss_rate = 0.306, Pending_hits = 181153, Reservation_fails = 141706
	L1D_cache_core[22]: Access = 912076, Miss = 277413, Miss_rate = 0.304, Pending_hits = 180489, Reservation_fails = 144270
	L1D_cache_core[23]: Access = 914842, Miss = 279066, Miss_rate = 0.305, Pending_hits = 180137, Reservation_fails = 142753
	L1D_cache_core[24]: Access = 918205, Miss = 281267, Miss_rate = 0.306, Pending_hits = 182285, Reservation_fails = 144921
	L1D_cache_core[25]: Access = 914201, Miss = 279021, Miss_rate = 0.305, Pending_hits = 180517, Reservation_fails = 142668
	L1D_cache_core[26]: Access = 913563, Miss = 276644, Miss_rate = 0.303, Pending_hits = 179232, Reservation_fails = 144729
	L1D_cache_core[27]: Access = 912244, Miss = 279254, Miss_rate = 0.306, Pending_hits = 181413, Reservation_fails = 144876
	L1D_cache_core[28]: Access = 909268, Miss = 279102, Miss_rate = 0.307, Pending_hits = 181022, Reservation_fails = 145139
	L1D_cache_core[29]: Access = 914248, Miss = 279022, Miss_rate = 0.305, Pending_hits = 181897, Reservation_fails = 146625
	L1D_total_cache_accesses = 27433070
	L1D_total_cache_misses = 8371274
	L1D_total_cache_miss_rate = 0.3052
	L1D_total_cache_pending_hits = 5442176
	L1D_total_cache_reservation_fails = 4345735
	L1D_cache_data_port_util = 0.218
	L1D_cache_fill_port_util = 0.134
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8019478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5442176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3350532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3746812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5020742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5442176
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5600142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 598923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21832928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5600142

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3720708
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 26104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 598923
ctas_completed 78360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
34810, 38812, 39074, 38665, 37914, 39610, 38071, 38576, 33657, 38496, 38203, 37972, 38531, 39377, 37922, 37641, 35159, 39554, 38445, 38538, 37296, 37656, 38103, 37729, 35500, 38987, 38634, 38210, 38014, 37459, 38453, 37695, 
gpgpu_n_tot_thrd_icount = 1169455552
gpgpu_n_tot_w_icount = 36545486
gpgpu_n_stall_shd_mem = 4491327
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9443913
gpgpu_n_mem_write_global = 5600142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 114604196
gpgpu_n_store_insn = 38806004
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80240640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1384261
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3107066
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7385833	W0_Idle:4012632	W0_Scoreboard:202369933	W1:4133672	W2:1492014	W3:784861	W4:518853	W5:372381	W6:329998	W7:227895	W8:200861	W9:167921	W10:163328	W11:142373	W12:149473	W13:133629	W14:143325	W15:159620	W16:213744	W17:150561	W18:144909	W19:149973	W20:170709	W21:168763	W22:200855	W23:215409	W24:233889	W25:226485	W26:301907	W27:314482	W28:408126	W29:547334	W30:911934	W31:1466120	W32:21600082
single_issue_nums: WS0:8854552	WS1:9283819	WS2:9223149	WS3:9183966	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66970192 {8:8371274,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 224005680 {40:5600142,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 42905560 {40:1072639,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 334850960 {40:8371274,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 44801136 {8:5600142,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 42905560 {40:1072639,}
maxmflatency = 2657 
max_icnt2mem_latency = 1278 
maxmrqlatency = 2009 
max_icnt2sh_latency = 165 
averagemflatency = 423 
avg_icnt2mem_latency = 107 
avg_mrq_latency = 63 
avg_icnt2sh_latency = 7 
mrq_lat_table:2665476 	264029 	329686 	470553 	888631 	950370 	959561 	754873 	467932 	56321 	644 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2778402 	8563510 	3599939 	102189 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	726761 	224490 	85437 	27950 	8185011 	2615945 	1340234 	1402339 	434008 	1880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8751062 	2569564 	1814904 	1231916 	572423 	103221 	965 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	1817 	269 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8239      8159      8240      8244      8425      8417      7470      7439      8134      8178      7876      7863      8072      7927      8045      8112 
dram[1]:      8240      8266      8201      8189      8423      8415      8054      8055      8124      8111      7437      7874      8063      8097      8130      8017 
dram[2]:      8197      8137      8195      8190      8398      8398      7975      7353      7924      8207      7976      8132      8064      8162      8075      8090 
dram[3]:      8202      8170      8206      8221      8403      8398      7501      8008      7569      8134      8162      8173      7919      8167      7570      8065 
dram[4]:      8166      8159      8212      8206      8407      8407      7994      7431      8178      7761      8149      8191      7589      8149      8054      7902 
dram[5]:      6576      8177      8229      8251      8394      8391      7988      8005      8153      8144      8139      7968      8163      8175      8081      8099 
dram[6]:      8137      8194      8235      8226      8383      8369      7329      8071      8114      8157      8062      8076      8051      8075      8087      8079 
dram[7]:      8194      8167      8252      8247      8398      8398      7599      8065      8152      8101      8023      7641      8058      8061      8079      8163 
dram[8]:      8134      8151      8229      8213      8395      8391      8093      8070      8086      7793      8081      8149      8073      8052      8127      8122 
dram[9]:      8141      8161      8240      8257      8408      8408      8064      8065      8120      7907      8039      8057      7939      8102      7794      8147 
dram[10]:      7994      8228      8203      8190      8401      8401      7952      7989      7943      7632      8166      8187      8041      8102      7921      7598 
dram[11]:      8182      8183      8212      8206      8433      8433      7986      7947      7970      7945      8243      8236      8057      8021      8033      7967 
average row accesses per activate:
dram[0]:  5.369594  5.694758  5.331889  5.355794  5.304015  5.508217  5.266889  5.635079  5.396415  5.315455  5.426660  5.565194  5.388536  5.491544  5.110902  5.076332 
dram[1]:  5.337700  5.605878  5.236660  5.333594  5.382948  5.275907  5.445523  5.544176  5.419016  5.633752  5.432800  5.447372  5.522584  5.661728  5.127357  5.291379 
dram[2]:  5.600952  5.512019  5.386064  5.416589  5.472065  5.369231  5.596180  5.460198  5.592133  5.627729  5.683211  5.404944  5.510174  5.449954  5.268483  5.227180 
dram[3]:  5.171909  5.418555  5.366244  5.294880  5.625384  5.588406  5.365693  5.474483  5.615256  5.579832  5.222619  5.625468  5.564930  5.507457  5.172243  5.194608 
dram[4]:  5.323723  5.433990  5.414230  5.373103  5.170239  5.353798  5.580556  5.545665  5.616727  5.664989  5.579591  5.639465  5.414225  5.519496  5.135057  5.198213 
dram[5]:  5.416858  5.364371  5.343824  5.370370  5.361444  5.409212  5.443762  5.361147  5.512420  5.443765  5.738523  5.581798  5.240520  5.528268  5.186974  5.185914 
dram[6]:  5.340366  5.533471  5.410284  5.343037  5.327773  5.548073  5.471352  5.419676  5.454691  5.608203  5.900943  5.665403  5.565744  5.587675  5.109168  5.030366 
dram[7]:  5.360202  5.392781  5.407506  5.268133  5.350244  5.318040  5.424371  5.415840  5.722025  5.538818  5.691972  5.472409  5.520674  5.574105  5.157774  5.073946 
dram[8]:  5.389579  5.341110  5.511777  5.371421  5.372467  5.258618  5.669828  5.703208  5.423659  5.542593  5.424150  5.512248  5.475684  5.549419  5.037500  5.073315 
dram[9]:  5.191774  5.425903  5.439341  5.469459  5.234979  5.593417  5.509350  5.447797  5.628370  5.605350  5.448128  5.473280  5.451803  5.583173  5.013175  5.420467 
dram[10]:  5.424059  5.479003  5.273338  5.334682  5.341847  5.402940  5.299664  5.356455  5.376802  5.677013  5.521360  5.441439  5.378354  5.705318  5.133022  5.270214 
dram[11]:  5.490661  5.456930  5.343795  5.480205  5.407103  5.488166  5.379808  5.251332  5.445558  5.422087  5.411601  5.585500  5.646821  5.626924  5.102230  5.244719 
average row locality = 7808076/1440755 = 5.419434
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     37579     37253     37934     38171     38141     37900     38393     38002     38244     38346     37856     38024     38034     37927     38128     38280 
dram[1]:     37675     37410     38147     38265     38049     38341     38216     37913     38060     37738     38069     38242     37683     37836     38099     38031 
dram[2]:     37414     37696     38200     38266     38070     38147     37758     38062     37869     37808     37754     38186     37950     38194     37947     38189 
dram[3]:     37956     37748     37952     38164     37579     37851     38112     38063     37704     37846     38349     37882     37814     37933     37987     37992 
dram[4]:     37793     37588     37923     38045     38316     38137     37867     37989     37892     37898     37979     37838     37995     38100     38040     38015 
dram[5]:     37515     37818     37921     38076     38014     38069     38083     38421     37929     38262     37617     37930     38090     37737     38025     38169 
dram[6]:     37575     37598     37955     38050     38190     37798     38198     38150     38117     37929     37389     37682     37768     37796     38215     38394 
dram[7]:     37634     37833     37968     38271     37935     38220     38269     38255     37584     37999     37775     38017     37669     37825     38013     38215 
dram[8]:     37699     37876     37839     38042     38125     38354     37983     37863     38165     38013     38152     38055     37952     37912     38395     38434 
dram[9]:     38078     37719     37962     38077     38334     37789     37987     38104     38043     38184     38105     37990     37986     37988     38410     37746 
dram[10]:     37686     37754     38164     38175     38091     38091     38336     38451     38352     37931     37927     38147     37996     37773     37969     37944 
dram[11]:     37631     37689     38168     38039     38096     38092     38280     38668     38087     38196     38169     37949     37740     37900     38049     38044 
total dram reads = 7294750
bank skew: 38668/37253 = 1.04
chip skew: 608859/606804 = 1.00
number of total write accesses:
dram[0]:      9339      9299      9392      9413      9405      9358      9416      9377      9426      9390      9386      9380      9415      9412      9423      9411 
dram[1]:      9356      9343      9388      9412      9379      9409      9429      9427      9418      9361      9398      9457      9372      9414      9385      9368 
dram[2]:      9306      9364      9422      9430      9375      9407      9381      9398      9361      9374      9377      9411      9408      9450      9383      9432 
dram[3]:      9351      9393      9353      9403      9367      9335      9396      9426      9321      9353      9402      9384      9436      9430      9377      9394 
dram[4]:      9356      9371      9376      9393      9391      9382      9356      9415      9367      9320      9373      9389      9379      9402      9402      9439 
dram[5]:      9363      9414      9369      9394      9388      9408      9407      9414      9377      9395      9359      9389      9403      9380      9412      9411 
dram[6]:      9377      9381      9373      9440      9407      9350      9429      9386      9413      9409      9331      9375      9378      9364      9409      9439 
dram[7]:      9363      9352      9384      9395      9380      9441      9405      9446      9384      9374      9332      9344      9391      9358      9414      9415 
dram[8]:      9352      9368      9336      9381      9417      9386      9380      9368      9426      9374      9405      9361      9433      9413      9460      9407 
dram[9]:      9398      9374      9396      9376      9437      9351      9386      9435      9382      9387      9369      9378      9396      9421      9398      9391 
dram[10]:      9384      9424      9400      9429      9421      9438      9398      9453      9397      9376      9381      9416      9439      9423      9397      9369 
dram[11]:      9348      9382      9432      9329      9427      9435      9409      9488      9400      9374      9409      9362      9379      9399      9398      9400 
total dram writes = 1803249
bank skew: 9488/9299 = 1.02
chip skew: 150545/150111 = 1.00
average mf latency per bank:
dram[0]:        713       718       692       693       683       680       682       685       694       690       705       707       715       711       702       707
dram[1]:        706       727       695       710       684       701       680       700       692       715       691       722       713       740       702       725
dram[2]:        611       739       606       727       609       713       603       714       611       726       613       723       621       713       619       722
dram[3]:        733       715       733       716       719       700       709       697       724       701       718       701       723       702       716       714
dram[4]:        733       729       721       715       695       699       704       701       714       716       701       715       714       718       710       715
dram[5]:        718       745       714       741       705       709       702       713       712       723       714       728       718       737       711       737
dram[6]:        611       725       612       735       606       710       606       721       606       712       607       732       625       728       620       732
dram[7]:        722       707       723       708       708       695       717       694       717       708       727       706       744       722       729       710
dram[8]:        705       709       709       715       689       698       701       706       697       709       699       705       706       710       711       723
dram[9]:        702       726       713       722       692       726       707       725       694       722       699       730       712       732       713       734
dram[10]:        608       713       605       704       591       695       595       691       599       701       602       717       615       735       613       725
dram[11]:        719       702       713       702       707       689       703       689       717       700       723       716       732       722       727       701
maximum mf latency per bank:
dram[0]:       1510      1476      1609      2310      1855      1729      1581      1403      1656      1835      1560      1694      1625      1679      1686      1451
dram[1]:       1564      1772      1562      1395      1580      1950      1681      1515      1482      2046      1552      1639      1501      1667      1564      1596
dram[2]:       1514      1662      2156      1555      1627      1825      1466      1750      1635      1761      1454      2076      1890      1706      1754      1733
dram[3]:       1436      1606      1690      1516      1426      1781      1689      1591      1721      1719      1847      1665      1315      1584      1729      1911
dram[4]:       1550      2371      1763      2206      1710      1559      1499      1519      1878      1679      1628      1549      1630      1813      1951      1683
dram[5]:       1710      1602      1557      1565      1600      1725      1579      1650      1658      2021      1642      1787      1413      1537      1477      1678
dram[6]:       1495      1523      1708      2161      1638      1689      1608      2024      1785      1803      1595      1820      2044      1724      1818      1630
dram[7]:       1782      1802      1417      1913      1797      1792      1693      1671      1592      1601      1650      1511      1592      2028      1681      1762
dram[8]:       1650      1700      2126      1621      1493      1534      1610      1961      1916      1621      1566      1596      1515      1516      1419      1890
dram[9]:       1815      1595      1527      1673      1665      2657      1833      1947      1601      1950      1467      1671      1581      1610      1629      1696
dram[10]:       1737      1506      1540      1665      1472      1570      1635      1772      1656      1520      1554      1834      1681      1754      1540      1508
dram[11]:       1504      1712      1480      1772      1349      1854      1862      1612      2000      1515      1677      1452      1607      1634      1555      1884

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4412591 n_act=120909 n_pre=120893 n_ref_event=0 n_req=651000 n_rd=608212 n_rd_L2_A=0 n_write=0 n_wr_bk=150242 bw_util=0.5621
n_activity=4972498 dram_eff=0.6101
bk0: 37579a 4036049i bk1: 37253a 4049246i bk2: 37934a 4011588i bk3: 38171a 3979049i bk4: 38141a 3976369i bk5: 37900a 4004643i bk6: 38393a 3955847i bk7: 38002a 3999214i bk8: 38244a 4017344i bk9: 38346a 3972707i bk10: 37856a 4012157i bk11: 38024a 4002051i bk12: 38034a 4025960i bk13: 37927a 4021733i bk14: 38128a 4015473i bk15: 38280a 3986781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814272
Row_Buffer_Locality_read = 0.849985
Row_Buffer_Locality_write = 0.306628
Bank_Level_Parallism = 5.047978
Bank_Level_Parallism_Col = 4.450806
Bank_Level_Parallism_Ready = 2.002457
write_to_read_ratio_blp_rw_average = 0.364283
GrpLevelPara = 2.614601 

BW Util details:
bwutil = 0.562089 
total_CMD = 5397393 
util_bw = 3033816 
Wasted_Col = 1233358 
Wasted_Row = 346502 
Idle = 783717 

BW Util Bottlenecks: 
RCDc_limit = 877170 
RCDWRc_limit = 154490 
WTRc_limit = 704598 
RTWc_limit = 1062364 
CCDLc_limit = 443054 
rwq = 0 
CCDLc_limit_alone = 316678 
WTRc_limit_alone = 662470 
RTWc_limit_alone = 978116 

Commands details: 
total_CMD = 5397393 
n_nop = 4412591 
Read = 608212 
Write = 0 
L2_Alloc = 0 
L2_WB = 150242 
n_act = 120909 
n_pre = 120893 
n_ref = 0 
n_req = 651000 
total_req = 758454 

Dual Bus Interface Util: 
issued_total_row = 241802 
issued_total_col = 758454 
Row_Bus_Util =  0.044800 
CoL_Bus_Util = 0.140522 
Either_Row_CoL_Bus_Util = 0.182459 
Issued_on_Two_Bus_Simul_Util = 0.002863 
issued_two_Eff = 0.015692 
queue_avg = 19.504509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4414539 n_act=120171 n_pre=120155 n_ref_event=0 n_req=650629 n_rd=607774 n_rd_L2_A=0 n_write=0 n_wr_bk=150316 bw_util=0.5618
n_activity=4966227 dram_eff=0.6106
bk0: 37675a 4040355i bk1: 37410a 4048567i bk2: 38147a 3981525i bk3: 38265a 3971768i bk4: 38049a 4008775i bk5: 38341a 3952749i bk6: 38216a 3989387i bk7: 37913a 4009957i bk8: 38060a 4021602i bk9: 37738a 4001511i bk10: 38069a 4028814i bk11: 38242a 3990027i bk12: 37683a 4044087i bk13: 37836a 4036554i bk14: 38099a 3999570i bk15: 38031a 4025056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815300
Row_Buffer_Locality_read = 0.850981
Row_Buffer_Locality_write = 0.309275
Bank_Level_Parallism = 5.042026
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.009688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.561819 
total_CMD = 5397393 
util_bw = 3032360 
Wasted_Col = 1235502 
Wasted_Row = 336059 
Idle = 793472 

BW Util Bottlenecks: 
RCDc_limit = 871354 
RCDWRc_limit = 155158 
WTRc_limit = 710588 
RTWc_limit = 1061537 
CCDLc_limit = 440786 
rwq = 0 
CCDLc_limit_alone = 313204 
WTRc_limit_alone = 667179 
RTWc_limit_alone = 977364 

Commands details: 
total_CMD = 5397393 
n_nop = 4414539 
Read = 607774 
Write = 0 
L2_Alloc = 0 
L2_WB = 150316 
n_act = 120171 
n_pre = 120155 
n_ref = 0 
n_req = 650629 
total_req = 758090 

Dual Bus Interface Util: 
issued_total_row = 240326 
issued_total_col = 758090 
Row_Bus_Util =  0.044526 
CoL_Bus_Util = 0.140455 
Either_Row_CoL_Bus_Util = 0.182098 
Issued_on_Two_Bus_Simul_Util = 0.002883 
issued_two_Eff = 0.015833 
queue_avg = 19.215843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4416796 n_act=118878 n_pre=118862 n_ref_event=0 n_req=650289 n_rd=607510 n_rd_L2_A=0 n_write=0 n_wr_bk=150279 bw_util=0.5616
n_activity=4967879 dram_eff=0.6102
bk0: 37414a 4079296i bk1: 37696a 4025802i bk2: 38200a 4006955i bk3: 38266a 3980681i bk4: 38070a 4019710i bk5: 38147a 3981264i bk6: 37758a 4028355i bk7: 38062a 3988099i bk8: 37869a 4025233i bk9: 37808a 4030909i bk10: 37754a 4037804i bk11: 38186a 3999837i bk12: 37950a 4034855i bk13: 38194a 4007179i bk14: 37947a 4019107i bk15: 38189a 3989392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817192
Row_Buffer_Locality_read = 0.852804
Row_Buffer_Locality_write = 0.311461
Bank_Level_Parallism = 5.023885
Bank_Level_Parallism_Col = 4.438361
Bank_Level_Parallism_Ready = 1.999965
write_to_read_ratio_blp_rw_average = 0.365945
GrpLevelPara = 2.610407 

BW Util details:
bwutil = 0.561596 
total_CMD = 5397393 
util_bw = 3031156 
Wasted_Col = 1225743 
Wasted_Row = 344505 
Idle = 795989 

BW Util Bottlenecks: 
RCDc_limit = 859379 
RCDWRc_limit = 154330 
WTRc_limit = 699329 
RTWc_limit = 1059648 
CCDLc_limit = 445347 
rwq = 0 
CCDLc_limit_alone = 316995 
WTRc_limit_alone = 655723 
RTWc_limit_alone = 974902 

Commands details: 
total_CMD = 5397393 
n_nop = 4416796 
Read = 607510 
Write = 0 
L2_Alloc = 0 
L2_WB = 150279 
n_act = 118878 
n_pre = 118862 
n_ref = 0 
n_req = 650289 
total_req = 757789 

Dual Bus Interface Util: 
issued_total_row = 237740 
issued_total_col = 757789 
Row_Bus_Util =  0.044047 
CoL_Bus_Util = 0.140399 
Either_Row_CoL_Bus_Util = 0.181680 
Issued_on_Two_Bus_Simul_Util = 0.002767 
issued_two_Eff = 0.015227 
queue_avg = 19.471514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4715
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4415749 n_act=119884 n_pre=119868 n_ref_event=0 n_req=649605 n_rd=606932 n_rd_L2_A=0 n_write=0 n_wr_bk=150121 bw_util=0.5611
n_activity=4980707 dram_eff=0.608
bk0: 37956a 4001945i bk1: 37748a 4019179i bk2: 37952a 4013768i bk3: 38164a 3974627i bk4: 37579a 4036334i bk5: 37851a 3998648i bk6: 38112a 3995751i bk7: 38063a 3983354i bk8: 37704a 4048663i bk9: 37846a 4002572i bk10: 38349a 3999082i bk11: 37882a 4017442i bk12: 37814a 4051634i bk13: 37933a 4024049i bk14: 37987a 4024122i bk15: 37992a 3996312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815451
Row_Buffer_Locality_read = 0.851285
Row_Buffer_Locality_write = 0.305791
Bank_Level_Parallism = 5.027460
Bank_Level_Parallism_Col = 4.435215
Bank_Level_Parallism_Ready = 1.999993
write_to_read_ratio_blp_rw_average = 0.366061
GrpLevelPara = 2.611435 

BW Util details:
bwutil = 0.561051 
total_CMD = 5397393 
util_bw = 3028212 
Wasted_Col = 1239016 
Wasted_Row = 345188 
Idle = 784977 

BW Util Bottlenecks: 
RCDc_limit = 872426 
RCDWRc_limit = 155516 
WTRc_limit = 708290 
RTWc_limit = 1074330 
CCDLc_limit = 442636 
rwq = 0 
CCDLc_limit_alone = 314525 
WTRc_limit_alone = 665860 
RTWc_limit_alone = 988649 

Commands details: 
total_CMD = 5397393 
n_nop = 4415749 
Read = 606932 
Write = 0 
L2_Alloc = 0 
L2_WB = 150121 
n_act = 119884 
n_pre = 119868 
n_ref = 0 
n_req = 649605 
total_req = 757053 

Dual Bus Interface Util: 
issued_total_row = 239752 
issued_total_col = 757053 
Row_Bus_Util =  0.044420 
CoL_Bus_Util = 0.140263 
Either_Row_CoL_Bus_Util = 0.181874 
Issued_on_Two_Bus_Simul_Util = 0.002809 
issued_two_Eff = 0.015444 
queue_avg = 19.195734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4415584 n_act=119721 n_pre=119705 n_ref_event=0 n_req=650070 n_rd=607415 n_rd_L2_A=0 n_write=0 n_wr_bk=150111 bw_util=0.5614
n_activity=4965394 dram_eff=0.6102
bk0: 37793a 4027004i bk1: 37588a 4020273i bk2: 37923a 4023101i bk3: 38045a 3971588i bk4: 38316a 3977068i bk5: 38137a 3981586i bk6: 37867a 4022582i bk7: 37989a 3977977i bk8: 37892a 4012522i bk9: 37898a 4010138i bk10: 37979a 4011917i bk11: 37838a 4023107i bk12: 37995a 4023299i bk13: 38100a 3995247i bk14: 38040a 4016608i bk15: 38015a 3988790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815834
Row_Buffer_Locality_read = 0.851558
Row_Buffer_Locality_write = 0.307115
Bank_Level_Parallism = 5.058946
Bank_Level_Parallism_Col = 4.466759
Bank_Level_Parallism_Ready = 2.014263
write_to_read_ratio_blp_rw_average = 0.367027
GrpLevelPara = 2.613954 

BW Util details:
bwutil = 0.561401 
total_CMD = 5397393 
util_bw = 3030104 
Wasted_Col = 1230738 
Wasted_Row = 341351 
Idle = 795200 

BW Util Bottlenecks: 
RCDc_limit = 870989 
RCDWRc_limit = 153178 
WTRc_limit = 696542 
RTWc_limit = 1074433 
CCDLc_limit = 444568 
rwq = 0 
CCDLc_limit_alone = 314843 
WTRc_limit_alone = 653433 
RTWc_limit_alone = 987817 

Commands details: 
total_CMD = 5397393 
n_nop = 4415584 
Read = 607415 
Write = 0 
L2_Alloc = 0 
L2_WB = 150111 
n_act = 119721 
n_pre = 119705 
n_ref = 0 
n_req = 650070 
total_req = 757526 

Dual Bus Interface Util: 
issued_total_row = 239426 
issued_total_col = 757526 
Row_Bus_Util =  0.044360 
CoL_Bus_Util = 0.140350 
Either_Row_CoL_Bus_Util = 0.181904 
Issued_on_Two_Bus_Simul_Util = 0.002806 
issued_two_Eff = 0.015424 
queue_avg = 19.482887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4829
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4414010 n_act=120412 n_pre=120396 n_ref_event=0 n_req=650428 n_rd=607676 n_rd_L2_A=0 n_write=0 n_wr_bk=150283 bw_util=0.5617
n_activity=4968018 dram_eff=0.6103
bk0: 37515a 4040689i bk1: 37818a 3990701i bk2: 37921a 4010867i bk3: 38076a 3992312i bk4: 38014a 4003159i bk5: 38069a 3976132i bk6: 38083a 4005158i bk7: 38421a 3961962i bk8: 37929a 4016965i bk9: 38262a 3989366i bk10: 37617a 4043611i bk11: 37930a 4015703i bk12: 38090a 4028415i bk13: 37737a 4004346i bk14: 38025a 4006299i bk15: 38169a 3983751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814873
Row_Buffer_Locality_read = 0.850550
Row_Buffer_Locality_write = 0.307752
Bank_Level_Parallism = 5.062137
Bank_Level_Parallism_Col = 4.459774
Bank_Level_Parallism_Ready = 2.006887
write_to_read_ratio_blp_rw_average = 0.365181
GrpLevelPara = 2.614454 

BW Util details:
bwutil = 0.561722 
total_CMD = 5397393 
util_bw = 3031836 
Wasted_Col = 1230153 
Wasted_Row = 340595 
Idle = 794809 

BW Util Bottlenecks: 
RCDc_limit = 874510 
RCDWRc_limit = 155583 
WTRc_limit = 709095 
RTWc_limit = 1069496 
CCDLc_limit = 441577 
rwq = 0 
CCDLc_limit_alone = 312313 
WTRc_limit_alone = 665324 
RTWc_limit_alone = 984003 

Commands details: 
total_CMD = 5397393 
n_nop = 4414010 
Read = 607676 
Write = 0 
L2_Alloc = 0 
L2_WB = 150283 
n_act = 120412 
n_pre = 120396 
n_ref = 0 
n_req = 650428 
total_req = 757959 

Dual Bus Interface Util: 
issued_total_row = 240808 
issued_total_col = 757959 
Row_Bus_Util =  0.044616 
CoL_Bus_Util = 0.140431 
Either_Row_CoL_Bus_Util = 0.182196 
Issued_on_Two_Bus_Simul_Util = 0.002850 
issued_two_Eff = 0.015644 
queue_avg = 19.663258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6633
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4416924 n_act=119212 n_pre=119196 n_ref_event=0 n_req=649536 n_rd=606804 n_rd_L2_A=0 n_write=0 n_wr_bk=150261 bw_util=0.5611
n_activity=4962592 dram_eff=0.6102
bk0: 37575a 4032917i bk1: 37598a 4026102i bk2: 37955a 4038219i bk3: 38050a 3977978i bk4: 38190a 4012744i bk5: 37798a 4016944i bk6: 38198a 3998648i bk7: 38150a 3988839i bk8: 38117a 4016357i bk9: 37929a 4016032i bk10: 37389a 4062171i bk11: 37682a 3995611i bk12: 37768a 4030210i bk13: 37796a 4046068i bk14: 38215a 3997562i bk15: 38394a 3957739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816466
Row_Buffer_Locality_read = 0.852239
Row_Buffer_Locality_write = 0.308481
Bank_Level_Parallism = 5.040027
Bank_Level_Parallism_Col = 4.452950
Bank_Level_Parallism_Ready = 1.995771
write_to_read_ratio_blp_rw_average = 0.367893
GrpLevelPara = 2.615960 

BW Util details:
bwutil = 0.561060 
total_CMD = 5397393 
util_bw = 3028260 
Wasted_Col = 1225293 
Wasted_Row = 342826 
Idle = 801014 

BW Util Bottlenecks: 
RCDc_limit = 862738 
RCDWRc_limit = 154858 
WTRc_limit = 704342 
RTWc_limit = 1063434 
CCDLc_limit = 444783 
rwq = 0 
CCDLc_limit_alone = 315195 
WTRc_limit_alone = 661714 
RTWc_limit_alone = 976474 

Commands details: 
total_CMD = 5397393 
n_nop = 4416924 
Read = 606804 
Write = 0 
L2_Alloc = 0 
L2_WB = 150261 
n_act = 119212 
n_pre = 119196 
n_ref = 0 
n_req = 649536 
total_req = 757065 

Dual Bus Interface Util: 
issued_total_row = 238408 
issued_total_col = 757065 
Row_Bus_Util =  0.044171 
CoL_Bus_Util = 0.140265 
Either_Row_CoL_Bus_Util = 0.181656 
Issued_on_Two_Bus_Simul_Util = 0.002780 
issued_two_Eff = 0.015303 
queue_avg = 19.378792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3788
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4414641 n_act=120132 n_pre=120116 n_ref_event=0 n_req=650187 n_rd=607482 n_rd_L2_A=0 n_write=0 n_wr_bk=150178 bw_util=0.5615
n_activity=4972858 dram_eff=0.6094
bk0: 37634a 4041201i bk1: 37833a 4009816i bk2: 37968a 4027660i bk3: 38271a 3972318i bk4: 37935a 4016553i bk5: 38220a 3971774i bk6: 38269a 3984802i bk7: 38255a 3979016i bk8: 37584a 4043322i bk9: 37999a 4004234i bk10: 37775a 4056273i bk11: 38017a 3996650i bk12: 37669a 4044846i bk13: 37825a 4030393i bk14: 38013a 4006333i bk15: 38215a 3980399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815235
Row_Buffer_Locality_read = 0.850726
Row_Buffer_Locality_write = 0.310362
Bank_Level_Parallism = 5.043091
Bank_Level_Parallism_Col = 4.444800
Bank_Level_Parallism_Ready = 1.997593
write_to_read_ratio_blp_rw_average = 0.365296
GrpLevelPara = 2.611771 

BW Util details:
bwutil = 0.561501 
total_CMD = 5397393 
util_bw = 3030640 
Wasted_Col = 1233153 
Wasted_Row = 339811 
Idle = 793789 

BW Util Bottlenecks: 
RCDc_limit = 873820 
RCDWRc_limit = 153520 
WTRc_limit = 704616 
RTWc_limit = 1060703 
CCDLc_limit = 440914 
rwq = 0 
CCDLc_limit_alone = 314145 
WTRc_limit_alone = 662393 
RTWc_limit_alone = 976157 

Commands details: 
total_CMD = 5397393 
n_nop = 4414641 
Read = 607482 
Write = 0 
L2_Alloc = 0 
L2_WB = 150178 
n_act = 120132 
n_pre = 120116 
n_ref = 0 
n_req = 650187 
total_req = 757660 

Dual Bus Interface Util: 
issued_total_row = 240248 
issued_total_col = 757660 
Row_Bus_Util =  0.044512 
CoL_Bus_Util = 0.140375 
Either_Row_CoL_Bus_Util = 0.182079 
Issued_on_Two_Bus_Simul_Util = 0.002808 
issued_two_Eff = 0.015422 
queue_avg = 19.256508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2565
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4412751 n_act=120458 n_pre=120442 n_ref_event=0 n_req=651615 n_rd=608859 n_rd_L2_A=0 n_write=0 n_wr_bk=150267 bw_util=0.5626
n_activity=4972853 dram_eff=0.6106
bk0: 37699a 4025442i bk1: 37876a 4011006i bk2: 37839a 4042035i bk3: 38042a 3987714i bk4: 38125a 3993458i bk5: 38354a 3958579i bk6: 37983a 4004005i bk7: 37863a 4018339i bk8: 38165a 4004397i bk9: 38013a 3987735i bk10: 38152a 4010187i bk11: 38055a 4018532i bk12: 37952a 4035808i bk13: 37912a 4004242i bk14: 38395a 3992657i bk15: 38434a 3965946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815139
Row_Buffer_Locality_read = 0.850547
Row_Buffer_Locality_write = 0.310927
Bank_Level_Parallism = 5.056074
Bank_Level_Parallism_Col = 4.455379
Bank_Level_Parallism_Ready = 2.004699
write_to_read_ratio_blp_rw_average = 0.365026
GrpLevelPara = 2.618299 

BW Util details:
bwutil = 0.562587 
total_CMD = 5397393 
util_bw = 3036504 
Wasted_Col = 1229230 
Wasted_Row = 344923 
Idle = 786736 

BW Util Bottlenecks: 
RCDc_limit = 872046 
RCDWRc_limit = 153582 
WTRc_limit = 710812 
RTWc_limit = 1062875 
CCDLc_limit = 446316 
rwq = 0 
CCDLc_limit_alone = 317373 
WTRc_limit_alone = 666416 
RTWc_limit_alone = 978328 

Commands details: 
total_CMD = 5397393 
n_nop = 4412751 
Read = 608859 
Write = 0 
L2_Alloc = 0 
L2_WB = 150267 
n_act = 120458 
n_pre = 120442 
n_ref = 0 
n_req = 651615 
total_req = 759126 

Dual Bus Interface Util: 
issued_total_row = 240900 
issued_total_col = 759126 
Row_Bus_Util =  0.044633 
CoL_Bus_Util = 0.140647 
Either_Row_CoL_Bus_Util = 0.182429 
Issued_on_Two_Bus_Simul_Util = 0.002850 
issued_two_Eff = 0.015624 
queue_avg = 19.640724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6407
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4414144 n_act=119983 n_pre=119967 n_ref_event=0 n_req=651303 n_rd=608502 n_rd_L2_A=0 n_write=0 n_wr_bk=150275 bw_util=0.5623
n_activity=4961391 dram_eff=0.6117
bk0: 38078a 3989094i bk1: 37719a 3992883i bk2: 37962a 4026204i bk3: 38077a 4003778i bk4: 38334a 3969834i bk5: 37789a 3984778i bk6: 37987a 4018263i bk7: 38104a 3975416i bk8: 38043a 4032724i bk9: 38184a 4012257i bk10: 38105a 4015505i bk11: 37990a 4002964i bk12: 37986a 4033547i bk13: 37988a 4022386i bk14: 38410a 3976002i bk15: 37746a 4010386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815780
Row_Buffer_Locality_read = 0.851197
Row_Buffer_Locality_write = 0.312259
Bank_Level_Parallism = 5.068205
Bank_Level_Parallism_Col = 4.463209
Bank_Level_Parallism_Ready = 2.001785
write_to_read_ratio_blp_rw_average = 0.366465
GrpLevelPara = 2.622666 

BW Util details:
bwutil = 0.562329 
total_CMD = 5397393 
util_bw = 3035108 
Wasted_Col = 1225754 
Wasted_Row = 338273 
Idle = 798258 

BW Util Bottlenecks: 
RCDc_limit = 864203 
RCDWRc_limit = 152956 
WTRc_limit = 707926 
RTWc_limit = 1073202 
CCDLc_limit = 445845 
rwq = 0 
CCDLc_limit_alone = 316821 
WTRc_limit_alone = 664858 
RTWc_limit_alone = 987246 

Commands details: 
total_CMD = 5397393 
n_nop = 4414144 
Read = 608502 
Write = 0 
L2_Alloc = 0 
L2_WB = 150275 
n_act = 119983 
n_pre = 119967 
n_ref = 0 
n_req = 651303 
total_req = 758777 

Dual Bus Interface Util: 
issued_total_row = 239950 
issued_total_col = 758777 
Row_Bus_Util =  0.044457 
CoL_Bus_Util = 0.140582 
Either_Row_CoL_Bus_Util = 0.182171 
Issued_on_Two_Bus_Simul_Util = 0.002868 
issued_two_Eff = 0.015742 
queue_avg = 19.680477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6805
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4411777 n_act=120758 n_pre=120742 n_ref_event=0 n_req=651735 n_rd=608787 n_rd_L2_A=0 n_write=0 n_wr_bk=150545 bw_util=0.5627
n_activity=4974547 dram_eff=0.6106
bk0: 37686a 4036774i bk1: 37754a 3999553i bk2: 38164a 3997470i bk3: 38175a 3958411i bk4: 38091a 4014781i bk5: 38091a 3968880i bk6: 38336a 3954974i bk7: 38451a 3952629i bk8: 38352a 3982188i bk9: 37931a 4009253i bk10: 37927a 4011456i bk11: 38147a 3967678i bk12: 37996a 4046039i bk13: 37773a 4034472i bk14: 37969a 3996333i bk15: 37944a 3999434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814713
Row_Buffer_Locality_read = 0.850345
Row_Buffer_Locality_write = 0.309630
Bank_Level_Parallism = 5.075706
Bank_Level_Parallism_Col = 4.473844
Bank_Level_Parallism_Ready = 2.006850
write_to_read_ratio_blp_rw_average = 0.367003
GrpLevelPara = 2.614007 

BW Util details:
bwutil = 0.562740 
total_CMD = 5397393 
util_bw = 3037328 
Wasted_Col = 1239387 
Wasted_Row = 340888 
Idle = 779790 

BW Util Bottlenecks: 
RCDc_limit = 875891 
RCDWRc_limit = 157077 
WTRc_limit = 715164 
RTWc_limit = 1078681 
CCDLc_limit = 451599 
rwq = 0 
CCDLc_limit_alone = 319668 
WTRc_limit_alone = 670631 
RTWc_limit_alone = 991283 

Commands details: 
total_CMD = 5397393 
n_nop = 4411777 
Read = 608787 
Write = 0 
L2_Alloc = 0 
L2_WB = 150545 
n_act = 120758 
n_pre = 120742 
n_ref = 0 
n_req = 651735 
total_req = 759332 

Dual Bus Interface Util: 
issued_total_row = 241500 
issued_total_col = 759332 
Row_Bus_Util =  0.044744 
CoL_Bus_Util = 0.140685 
Either_Row_CoL_Bus_Util = 0.182610 
Issued_on_Two_Bus_Simul_Util = 0.002819 
issued_two_Eff = 0.015438 
queue_avg = 19.561329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5613
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5397393 n_nop=4413048 n_act=120237 n_pre=120221 n_ref_event=0 n_req=651679 n_rd=608797 n_rd_L2_A=0 n_write=0 n_wr_bk=150371 bw_util=0.5626
n_activity=4984533 dram_eff=0.6092
bk0: 37631a 4055590i bk1: 37689a 4006102i bk2: 38168a 4009482i bk3: 38039a 4008467i bk4: 38096a 3990962i bk5: 38092a 3987399i bk6: 38280a 3973392i bk7: 38668a 3929234i bk8: 38087a 4010368i bk9: 38196a 3973015i bk10: 38169a 4005523i bk11: 37949a 4012768i bk12: 37740a 4046103i bk13: 37900a 4058473i bk14: 38049a 4002707i bk15: 38044a 3998990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815497
Row_Buffer_Locality_read = 0.850922
Row_Buffer_Locality_write = 0.312555
Bank_Level_Parallism = 5.040589
Bank_Level_Parallism_Col = 4.448387
Bank_Level_Parallism_Ready = 2.006539
write_to_read_ratio_blp_rw_average = 0.365415
GrpLevelPara = 2.611341 

BW Util details:
bwutil = 0.562618 
total_CMD = 5397393 
util_bw = 3036672 
Wasted_Col = 1240734 
Wasted_Row = 345674 
Idle = 774313 

BW Util Bottlenecks: 
RCDc_limit = 872628 
RCDWRc_limit = 154127 
WTRc_limit = 713666 
RTWc_limit = 1063739 
CCDLc_limit = 446966 
rwq = 0 
CCDLc_limit_alone = 318581 
WTRc_limit_alone = 669126 
RTWc_limit_alone = 979894 

Commands details: 
total_CMD = 5397393 
n_nop = 4413048 
Read = 608797 
Write = 0 
L2_Alloc = 0 
L2_WB = 150371 
n_act = 120237 
n_pre = 120221 
n_ref = 0 
n_req = 651679 
total_req = 759168 

Dual Bus Interface Util: 
issued_total_row = 240458 
issued_total_col = 759168 
Row_Bus_Util =  0.044551 
CoL_Bus_Util = 0.140655 
Either_Row_CoL_Bus_Util = 0.182374 
Issued_on_Two_Bus_Simul_Util = 0.002831 
issued_two_Eff = 0.015524 
queue_avg = 19.609692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 630369, Miss = 304309, Miss_rate = 0.483, Pending_hits = 3584, Reservation_fails = 14
L2_cache_bank[1]: Access = 625505, Miss = 303903, Miss_rate = 0.486, Pending_hits = 3842, Reservation_fails = 495
L2_cache_bank[2]: Access = 630039, Miss = 303998, Miss_rate = 0.483, Pending_hits = 4266, Reservation_fails = 377
L2_cache_bank[3]: Access = 646731, Miss = 303776, Miss_rate = 0.470, Pending_hits = 11275, Reservation_fails = 49
L2_cache_bank[4]: Access = 556510, Miss = 302962, Miss_rate = 0.544, Pending_hits = 2957, Reservation_fails = 306
L2_cache_bank[5]: Access = 639282, Miss = 304548, Miss_rate = 0.476, Pending_hits = 3362, Reservation_fails = 577
L2_cache_bank[6]: Access = 652037, Miss = 303453, Miss_rate = 0.465, Pending_hits = 19849, Reservation_fails = 0
L2_cache_bank[7]: Access = 628339, Miss = 303479, Miss_rate = 0.483, Pending_hits = 3319, Reservation_fails = 473
L2_cache_bank[8]: Access = 635137, Miss = 303805, Miss_rate = 0.478, Pending_hits = 3509, Reservation_fails = 0
L2_cache_bank[9]: Access = 630770, Miss = 303610, Miss_rate = 0.481, Pending_hits = 3795, Reservation_fails = 0
L2_cache_bank[10]: Access = 634117, Miss = 303194, Miss_rate = 0.478, Pending_hits = 4416, Reservation_fails = 0
L2_cache_bank[11]: Access = 651367, Miss = 304482, Miss_rate = 0.467, Pending_hits = 11751, Reservation_fails = 293
L2_cache_bank[12]: Access = 555814, Miss = 303407, Miss_rate = 0.546, Pending_hits = 3193, Reservation_fails = 109
L2_cache_bank[13]: Access = 640521, Miss = 303397, Miss_rate = 0.474, Pending_hits = 3374, Reservation_fails = 0
L2_cache_bank[14]: Access = 649867, Miss = 302847, Miss_rate = 0.466, Pending_hits = 19906, Reservation_fails = 413
L2_cache_bank[15]: Access = 630406, Miss = 304635, Miss_rate = 0.483, Pending_hits = 3446, Reservation_fails = 296
L2_cache_bank[16]: Access = 627554, Miss = 304310, Miss_rate = 0.485, Pending_hits = 3587, Reservation_fails = 430
L2_cache_bank[17]: Access = 630719, Miss = 304549, Miss_rate = 0.483, Pending_hits = 3844, Reservation_fails = 357
L2_cache_bank[18]: Access = 633681, Miss = 304905, Miss_rate = 0.481, Pending_hits = 4382, Reservation_fails = 464
L2_cache_bank[19]: Access = 646534, Miss = 303597, Miss_rate = 0.470, Pending_hits = 11728, Reservation_fails = 257
L2_cache_bank[20]: Access = 559509, Miss = 304521, Miss_rate = 0.544, Pending_hits = 3190, Reservation_fails = 80
L2_cache_bank[21]: Access = 638135, Miss = 304266, Miss_rate = 0.477, Pending_hits = 3228, Reservation_fails = 252
L2_cache_bank[22]: Access = 645140, Miss = 304220, Miss_rate = 0.472, Pending_hits = 19891, Reservation_fails = 489
L2_cache_bank[23]: Access = 625972, Miss = 304577, Miss_rate = 0.487, Pending_hits = 3346, Reservation_fails = 544
L2_total_cache_accesses = 15044055
L2_total_cache_misses = 7294750
L2_total_cache_miss_rate = 0.4849
L2_total_cache_pending_hits = 159040
L2_total_cache_reservation_fails = 6275
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1990123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 159040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2335214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4959536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 159040
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5600142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9443913
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5600142
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 588
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5687
L2_cache_data_port_util = 0.150
L2_cache_fill_port_util = 0.144

icnt_total_pkts_mem_to_simt=15044055
icnt_total_pkts_simt_to_mem=15044055
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15044055
Req_Network_cycles = 2104685
Req_Network_injected_packets_per_cycle =       7.1479 
Req_Network_conflicts_per_cycle =       3.6556
Req_Network_conflicts_per_cycle_util =       3.7425
Req_Bank_Level_Parallism =       7.3178
Req_Network_in_buffer_full_per_cycle =       0.0017
Req_Network_in_buffer_avg_util =      16.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3025

Reply_Network_injected_packets_num = 15044055
Reply_Network_cycles = 2104685
Reply_Network_injected_packets_per_cycle =        7.1479
Reply_Network_conflicts_per_cycle =        4.5955
Reply_Network_conflicts_per_cycle_util =       4.6940
Reply_Bank_Level_Parallism =       7.3011
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.6179
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2383
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 54 min, 48 sec (21288 sec)
gpgpu_simulation_rate = 38413 (inst/sec)
gpgpu_simulation_rate = 98 (cycle/sec)
gpgpu_silicon_slowdown = 13928571x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffe8fc8ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc8e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ef17f8bff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8compressiPi 
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8compressiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 328879
gpu_sim_insn = 169166178
gpu_ipc =     514.3721
gpu_tot_sim_cycle = 2433564
gpu_tot_sim_insn = 986905047
gpu_tot_ipc =     405.5390
gpu_tot_issued_cta = 104480
gpu_occupancy = 85.8192% 
gpu_tot_occupancy = 71.1432% 
max_total_param_size = 0
gpu_stall_dramfull = 32129
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.8607
partiton_level_parallism_total  =       7.2442
partiton_level_parallism_util =       8.0054
partiton_level_parallism_util_total  =       7.4112
L2_BW  =     343.3573 GB/Sec
L2_BW_total  =     316.4278 GB/Sec
gpu_total_sim_rate=39311

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1032226, Miss = 319437, Miss_rate = 0.309, Pending_hits = 189423, Reservation_fails = 171175
	L1D_cache_core[1]: Access = 1031450, Miss = 319914, Miss_rate = 0.310, Pending_hits = 189296, Reservation_fails = 164115
	L1D_cache_core[2]: Access = 1040381, Miss = 322542, Miss_rate = 0.310, Pending_hits = 190713, Reservation_fails = 164889
	L1D_cache_core[3]: Access = 1032797, Miss = 320053, Miss_rate = 0.310, Pending_hits = 188110, Reservation_fails = 160900
	L1D_cache_core[4]: Access = 1034657, Miss = 321278, Miss_rate = 0.311, Pending_hits = 188617, Reservation_fails = 167169
	L1D_cache_core[5]: Access = 1036318, Miss = 321542, Miss_rate = 0.310, Pending_hits = 189399, Reservation_fails = 165520
	L1D_cache_core[6]: Access = 1032060, Miss = 318933, Miss_rate = 0.309, Pending_hits = 187032, Reservation_fails = 164176
	L1D_cache_core[7]: Access = 1033307, Miss = 319933, Miss_rate = 0.310, Pending_hits = 189001, Reservation_fails = 167889
	L1D_cache_core[8]: Access = 1035003, Miss = 320940, Miss_rate = 0.310, Pending_hits = 189367, Reservation_fails = 167719
	L1D_cache_core[9]: Access = 1029884, Miss = 320690, Miss_rate = 0.311, Pending_hits = 189564, Reservation_fails = 166709
	L1D_cache_core[10]: Access = 1034617, Miss = 320282, Miss_rate = 0.310, Pending_hits = 189624, Reservation_fails = 168567
	L1D_cache_core[11]: Access = 1036471, Miss = 319643, Miss_rate = 0.308, Pending_hits = 189029, Reservation_fails = 167401
	L1D_cache_core[12]: Access = 1034524, Miss = 321054, Miss_rate = 0.310, Pending_hits = 189083, Reservation_fails = 167637
	L1D_cache_core[13]: Access = 1034092, Miss = 321578, Miss_rate = 0.311, Pending_hits = 190947, Reservation_fails = 163748
	L1D_cache_core[14]: Access = 1033505, Miss = 319825, Miss_rate = 0.309, Pending_hits = 189108, Reservation_fails = 163499
	L1D_cache_core[15]: Access = 1039373, Miss = 322199, Miss_rate = 0.310, Pending_hits = 190084, Reservation_fails = 167775
	L1D_cache_core[16]: Access = 1039794, Miss = 320415, Miss_rate = 0.308, Pending_hits = 190330, Reservation_fails = 170015
	L1D_cache_core[17]: Access = 1036773, Miss = 322870, Miss_rate = 0.311, Pending_hits = 190316, Reservation_fails = 171149
	L1D_cache_core[18]: Access = 1036086, Miss = 322400, Miss_rate = 0.311, Pending_hits = 190995, Reservation_fails = 164943
	L1D_cache_core[19]: Access = 1036926, Miss = 320272, Miss_rate = 0.309, Pending_hits = 188189, Reservation_fails = 168289
	L1D_cache_core[20]: Access = 1035949, Miss = 318013, Miss_rate = 0.307, Pending_hits = 186860, Reservation_fails = 171292
	L1D_cache_core[21]: Access = 1034525, Miss = 321578, Miss_rate = 0.311, Pending_hits = 188868, Reservation_fails = 162610
	L1D_cache_core[22]: Access = 1034545, Miss = 319156, Miss_rate = 0.308, Pending_hits = 188220, Reservation_fails = 166017
	L1D_cache_core[23]: Access = 1034665, Miss = 320642, Miss_rate = 0.310, Pending_hits = 187773, Reservation_fails = 164187
	L1D_cache_core[24]: Access = 1038304, Miss = 322871, Miss_rate = 0.311, Pending_hits = 189757, Reservation_fails = 167467
	L1D_cache_core[25]: Access = 1034776, Miss = 320959, Miss_rate = 0.310, Pending_hits = 188119, Reservation_fails = 163844
	L1D_cache_core[26]: Access = 1033473, Miss = 318091, Miss_rate = 0.308, Pending_hits = 187101, Reservation_fails = 167218
	L1D_cache_core[27]: Access = 1031594, Miss = 320545, Miss_rate = 0.311, Pending_hits = 189113, Reservation_fails = 166730
	L1D_cache_core[28]: Access = 1028823, Miss = 320365, Miss_rate = 0.311, Pending_hits = 188713, Reservation_fails = 166504
	L1D_cache_core[29]: Access = 1034258, Miss = 320456, Miss_rate = 0.310, Pending_hits = 189488, Reservation_fails = 167368
	L1D_total_cache_accesses = 31041156
	L1D_total_cache_misses = 9618476
	L1D_total_cache_miss_rate = 0.3099
	L1D_total_cache_pending_hits = 5672239
	L1D_total_cache_reservation_fails = 4996521
	L1D_cache_data_port_util = 0.218
	L1D_cache_fill_port_util = 0.133
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8812267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5672239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3947370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4288108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5671106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5672239
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6938174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 708413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24102982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6938174

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4262004
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 26104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 708413
ctas_completed 104480, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41423, 45607, 45848, 45404, 44534, 46244, 44775, 45350, 40383, 45215, 44936, 44824, 45306, 46075, 44676, 44507, 41718, 46148, 45095, 45188, 43855, 44222, 44669, 44274, 42165, 45659, 45390, 45015, 44840, 44257, 45195, 44430, 
gpgpu_n_tot_thrd_icount = 1374044544
gpgpu_n_tot_w_icount = 42938892
gpgpu_n_stall_shd_mem = 4805343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10691115
gpgpu_n_mem_write_global = 6938174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137813979
gpgpu_n_store_insn = 48642801
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93614080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1680698
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3124645
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7652464	W0_Idle:4264238	W0_Scoreboard:234272890	W1:4194075	W2:1533965	W3:822143	W4:554147	W5:406219	W6:361848	W7:259374	W8:231157	W9:196985	W10:192182	W11:170716	W12:176500	W13:160369	W14:168931	W15:185065	W16:238832	W17:173955	W18:168401	W19:172842	W20:193662	W21:189686	W22:222429	W23:236031	W24:253979	W25:246519	W26:321983	W27:333872	W28:428902	W29:569973	W30:944967	W31:1520734	W32:27108449
single_issue_nums: WS0:10450372	WS1:10883684	WS2:10821817	WS3:10783019	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 76947808 {8:9618476,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 277526960 {40:6938174,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 42905560 {40:1072639,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 384739040 {40:9618476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55505392 {8:6938174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 42905560 {40:1072639,}
maxmflatency = 2657 
max_icnt2mem_latency = 1278 
maxmrqlatency = 2009 
max_icnt2sh_latency = 165 
averagemflatency = 409 
avg_icnt2mem_latency = 98 
avg_mrq_latency = 64 
avg_icnt2sh_latency = 7 
mrq_lat_table:2951731 	294967 	370184 	532453 	1006036 	1114142 	1176449 	918908 	539351 	61515 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4062050 	9644459 	3817572 	105188 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	726761 	224490 	85437 	27950 	10527408 	2849787 	1347742 	1403819 	434015 	1880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10437103 	3011193 	2069209 	1379004 	623355 	108456 	969 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	2138 	271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8239      8159      8240      8244      8425      8417      7470      7439      8134      8178      7876      7863      8072      7927      8045      8112 
dram[1]:      8240      8266      8201      8189      8423      8415      8054      8055      8124      8111      7437      7874      8063      8097      8130      8017 
dram[2]:      8197      8137      8195      8190      8398      8398      7975      7353      7924      8207      7976      8132      8064      8162      8075      8090 
dram[3]:      8202      8170      8206      8221      8403      8398      7501      8008      7569      8134      8162      8173      7919      8167      7570      8065 
dram[4]:      8166      8159      8212      8206      8407      8407      7994      7431      8178      7761      8149      8191      7589      8149      8054      7902 
dram[5]:      6576      8177      8229      8251      8394      8391      7988      8005      8153      8144      8139      7968      8163      8175      8081      8099 
dram[6]:      8137      8194      8235      8226      8383      8369      7329      8071      8114      8157      8062      8076      8051      8075      8087      8079 
dram[7]:      8194      8167      8252      8247      8398      8398      7599      8065      8152      8101      8023      7641      8058      8061      8079      8163 
dram[8]:      8134      8151      8229      8213      8395      8391      8093      8070      8086      7793      8081      8149      8073      8052      8127      8122 
dram[9]:      8141      8161      8240      8257      8408      8408      8064      8065      8120      7907      8039      8057      7939      8102      7794      8147 
dram[10]:      7994      8228      8203      8190      8401      8401      7952      7989      7943      7632      8166      8187      8041      8102      7921      7598 
dram[11]:      8182      8183      8212      8206      8433      8433      7986      7947      7970      7945      8243      8236      8057      8021      8033      7967 
average row accesses per activate:
dram[0]:  5.218147  5.540648  5.149371  5.187202  5.118809  5.307324  5.114016  5.425169  5.215038  5.116095  5.229094  5.374166  5.192543  5.297159  4.969482  4.930598 
dram[1]:  5.190343  5.438860  5.065241  5.172736  5.222011  5.134148  5.293057  5.338254  5.226628  5.417659  5.232360  5.251760  5.302576  5.453554  4.990408  5.153320 
dram[2]:  5.414488  5.334139  5.204367  5.206084  5.296863  5.204929  5.437646  5.301348  5.367662  5.412580  5.488991  5.181598  5.292229  5.226449  5.159043  5.067242 
dram[3]:  5.038470  5.253424  5.176105  5.127007  5.448944  5.412416  5.160722  5.277258  5.425290  5.358047  5.024632  5.407734  5.368184  5.305192  5.015031  5.063992 
dram[4]:  5.165165  5.256530  5.234105  5.190386  5.028324  5.185107  5.396382  5.331927  5.388085  5.435493  5.408310  5.412874  5.253267  5.310400  4.991251  5.046679 
dram[5]:  5.244207  5.187326  5.167738  5.188976  5.178251  5.233505  5.255472  5.187582  5.321583  5.221568  5.514674  5.389435  5.051240  5.332835  5.039966  5.040490 
dram[6]:  5.201868  5.356588  5.219946  5.146816  5.153804  5.382547  5.279784  5.246894  5.269924  5.412284  5.666584  5.468318  5.338161  5.390340  4.983018  4.892842 
dram[7]:  5.198764  5.210691  5.249690  5.093182  5.153074  5.142263  5.224372  5.233207  5.492280  5.329412  5.504930  5.311177  5.315777  5.370751  5.021379  4.934796 
dram[8]:  5.251502  5.158927  5.333372  5.169244  5.175717  5.103587  5.453377  5.511077  5.237574  5.339435  5.228160  5.292713  5.284582  5.339636  4.897654  4.934685 
dram[9]:  5.033416  5.294984  5.243258  5.284213  5.052953  5.407196  5.305054  5.235485  5.425218  5.393260  5.261138  5.280276  5.286248  5.412562  4.869969  5.248276 
dram[10]:  5.255129  5.312672  5.110651  5.151442  5.158045  5.189465  5.141079  5.159738  5.188754  5.454822  5.313006  5.245918  5.189192  5.482767  4.984942  5.115975 
dram[11]:  5.339416  5.276734  5.154606  5.287316  5.231499  5.292316  5.188885  5.081338  5.251797  5.214556  5.207784  5.378678  5.440652  5.401598  4.964975  5.099575 
average row locality = 8966408/1711855 = 5.237832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     42531     42121     42909     43113     43174     42877     43391     42954     43266     43367     42835     42971     43062     42895     43138     43350 
dram[1]:     42613     42293     43154     43262     43003     43317     43181     42903     43055     42669     43058     43246     42596     42765     43084     43001 
dram[2]:     42301     42628     43212     43334     43033     43144     42660     43049     42843     42755     42653     43223     42926     43228     42854     43198 
dram[3]:     42910     42690     42908     43203     42439     42781     43150     43049     42600     42825     43406     42840     42732     42941     42984     42972 
dram[4]:     42736     42564     42911     43037     43312     43139     42817     43020     42848     42853     42906     42790     42916     43054     43041     43040 
dram[5]:     42459     42836     42896     43058     42983     43056     43090     43452     42914     43271     42536     42898     43085     42680     43053     43176 
dram[6]:     42504     42512     42920     43042     43195     42740     43205     43153     43069     42881     42259     42612     42727     42727     43205     43422 
dram[7]:     42558     42784     42894     43312     42976     43277     43251     43291     42533     42933     42653     42971     42623     42758     42992     43258 
dram[8]:     42634     42839     42758     43063     43145     43359     42945     42796     43148     42954     43118     43040     42929     42855     43409     43492 
dram[9]:     43097     42623     42947     43036     43379     42725     42973     43140     42961     43149     43052     43010     42930     42952     43444     42702 
dram[10]:     42640     42705     43190     43215     43115     43123     43332     43523     43331     42876     42898     43156     42997     42717     42955     42912 
dram[11]:     42541     42612     43187     42972     43100     43068     43303     43756     43039     43223     43207     42906     42663     42888     43050     43023 
total dram reads = 8250116
bank skew: 43756/42121 = 1.04
chip skew: 688685/686173 = 1.00
number of total write accesses:
dram[0]:     13535     13504     13580     13602     13590     13543     13589     13568     13588     13576     13575     13557     13618     13607     13624     13632 
dram[1]:     13541     13526     13583     13594     13575     13609     13605     13611     13567     13544     13570     13620     13576     13622     13585     13555 
dram[2]:     13478     13543     13596     13601     13555     13579     13544     13585     13511     13533     13538     13561     13594     13659     13575     13615 
dram[3]:     13550     13588     13551     13593     13537     13497     13553     13586     13492     13524     13576     13555     13623     13634     13569     13591 
dram[4]:     13548     13568     13527     13554     13554     13523     13534     13607     13548     13525     13516     13536     13570     13581     13587     13639 
dram[5]:     13558     13612     13555     13595     13563     13599     13605     13584     13533     13571     13522     13562     13608     13578     13627     13614 
dram[6]:     13558     13539     13557     13647     13590     13522     13591     13553     13578     13563     13490     13580     13581     13560     13597     13619 
dram[7]:     13515     13542     13553     13577     13530     13606     13567     13629     13531     13556     13499     13514     13566     13548     13611     13621 
dram[8]:     13542     13571     13526     13577     13581     13581     13561     13551     13601     13574     13596     13541     13646     13623     13672     13609 
dram[9]:     13590     13564     13596     13563     13618     13518     13591     13581     13557     13573     13560     13559     13594     13619     13616     13552 
dram[10]:     13576     13626     13590     13605     13601     13623     13570     13621     13570     13546     13567     13596     13656     13631     13601     13556 
dram[11]:     13509     13569     13640     13516     13632     13601     13584     13667     13550     13538     13612     13536     13586     13581     13582     13607 
total dram writes = 2606398
bank skew: 13672/13478 = 1.01
chip skew: 217535/216917 = 1.00
average mf latency per bank:
dram[0]:        674       677       658       659       653       649       650       651       661       657       669       670       677       674       665       670
dram[1]:        669       687       660       676       654       671       649       668       658       676       657       686       675       699       667       688
dram[2]:        587       695       585       686       589       677       581       677       587       684       591       685       597       675       594       683
dram[3]:        691       675       692       679       682       666       672       663       683       666       681       668       683       668       676       674
dram[4]:        691       687       683       677       662       665       668       666       676       677       666       677       676       679       673       676
dram[5]:        678       704       676       700       670       675       668       678       675       685       676       687       679       696       673       695
dram[6]:        587       683       589       694       585       671       584       681       583       675       583       690       600       687       596       691
dram[7]:        682       669       684       674       673       665       681       661       678       671       686       670       702       683       688       674
dram[8]:        667       672       671       678       656       664       664       669       661       671       664       669       668       673       673       684
dram[9]:        668       687       678       685       661       689       670       688       660       684       665       692       675       692       676       695
dram[10]:        585       674       585       668       574       663       577       658       580       665       582       681       593       693       591       683
dram[11]:        677       665       675       666       670       656       668       657       677       663       684       679       690       684       685       665
maximum mf latency per bank:
dram[0]:       1510      1476      1609      2310      1855      1729      1581      1403      1656      1835      1560      1694      1625      1679      1686      1451
dram[1]:       1564      1772      1700      1395      2156      1950      1681      1515      1484      2046      1552      1639      1501      1667      1564      1596
dram[2]:       1514      1662      2156      1688      1627      1825      1466      1750      1635      1761      1454      2076      1890      1706      1754      1733
dram[3]:       1436      1606      1690      1516      1619      1781      1689      1591      1721      1719      1847      1665      1315      1584      1729      1911
dram[4]:       1550      2371      1763      2206      1710      1621      1499      1519      1878      1679      1628      1549      1630      1813      1951      1683
dram[5]:       1710      1602      1557      1565      1600      1725      1579      1650      1658      2021      1642      1787      1413      1537      1477      1678
dram[6]:       1495      1523      1708      2161      1914      1689      1608      2024      1785      1803      1595      1820      2044      1724      1818      1630
dram[7]:       1782      1802      1446      1913      1797      2048      1703      1671      1592      1601      1650      1511      1592      2028      1681      1762
dram[8]:       1650      1700      2126      1621      1984      1534      1610      1961      1916      1621      1566      1596      1634      1516      1419      1890
dram[9]:       1815      1595      1527      1673      1665      2657      1833      1947      1601      1950      1467      1671      1581      1610      1629      1696
dram[10]:       1737      1506      1680      1665      1806      1570      1691      1772      1656      1549      1696      1834      2116      1754      1832      1508
dram[11]:       1504      1712      1480      1772      1446      1854      1862      1612      2000      1515      1677      1452      1607      1634      1555      1884

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5068296 n_act=143608 n_pre=143592 n_ref_event=0 n_req=747681 n_rd=687954 n_rd_L2_A=0 n_write=0 n_wr_bk=217288 bw_util=0.5802
n_activity=5760743 dram_eff=0.6286
bk0: 42531a 4557033i bk1: 42121a 4577264i bk2: 42909a 4531158i bk3: 43113a 4498065i bk4: 43174a 4486880i bk5: 42877a 4514604i bk6: 43391a 4479432i bk7: 42954a 4528539i bk8: 43266a 4533711i bk9: 43367a 4469256i bk10: 42835a 4531783i bk11: 42971a 4531566i bk12: 43062a 4533236i bk13: 42895a 4535042i bk14: 43138a 4537697i bk15: 43350a 4496526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807929
Row_Buffer_Locality_read = 0.851250
Row_Buffer_Locality_write = 0.308939
Bank_Level_Parallism = 5.326076
Bank_Level_Parallism_Col = 4.649434
Bank_Level_Parallism_Ready = 2.013599
write_to_read_ratio_blp_rw_average = 0.390569
GrpLevelPara = 2.692445 

BW Util details:
bwutil = 0.580210 
total_CMD = 6240791 
util_bw = 3620968 
Wasted_Col = 1395544 
Wasted_Row = 363176 
Idle = 861103 

BW Util Bottlenecks: 
RCDc_limit = 948980 
RCDWRc_limit = 193881 
WTRc_limit = 926670 
RTWc_limit = 1349146 
CCDLc_limit = 545878 
rwq = 0 
CCDLc_limit_alone = 378952 
WTRc_limit_alone = 868437 
RTWc_limit_alone = 1240453 

Commands details: 
total_CMD = 6240791 
n_nop = 5068296 
Read = 687954 
Write = 0 
L2_Alloc = 0 
L2_WB = 217288 
n_act = 143608 
n_pre = 143592 
n_ref = 0 
n_req = 747681 
total_req = 905242 

Dual Bus Interface Util: 
issued_total_row = 287200 
issued_total_col = 905242 
Row_Bus_Util =  0.046020 
CoL_Bus_Util = 0.145052 
Either_Row_CoL_Bus_Util = 0.187876 
Issued_on_Two_Bus_Simul_Util = 0.003196 
issued_two_Eff = 0.017012 
queue_avg = 19.860712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8607
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5071132 n_act=142576 n_pre=142560 n_ref_event=0 n_req=746983 n_rd=687200 n_rd_L2_A=0 n_write=0 n_wr_bk=217283 bw_util=0.5797
n_activity=5755026 dram_eff=0.6287
bk0: 42613a 4562459i bk1: 42293a 4564302i bk2: 43154a 4494137i bk3: 43262a 4489829i bk4: 43003a 4523521i bk5: 43317a 4470175i bk6: 43181a 4506386i bk7: 42903a 4525038i bk8: 43055a 4534225i bk9: 42669a 4520888i bk10: 43058a 4545372i bk11: 43246a 4506491i bk12: 42596a 4567546i bk13: 42765a 4559208i bk14: 43084a 4505274i bk15: 43001a 4540776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809131
Row_Buffer_Locality_read = 0.852401
Row_Buffer_Locality_write = 0.311744
Bank_Level_Parallism = 5.322848
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.018365
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.579723 
total_CMD = 6240791 
util_bw = 3617932 
Wasted_Col = 1399240 
Wasted_Row = 353459 
Idle = 870160 

BW Util Bottlenecks: 
RCDc_limit = 941046 
RCDWRc_limit = 194881 
WTRc_limit = 927069 
RTWc_limit = 1362516 
CCDLc_limit = 546125 
rwq = 0 
CCDLc_limit_alone = 377172 
WTRc_limit_alone = 867875 
RTWc_limit_alone = 1252757 

Commands details: 
total_CMD = 6240791 
n_nop = 5071132 
Read = 687200 
Write = 0 
L2_Alloc = 0 
L2_WB = 217283 
n_act = 142576 
n_pre = 142560 
n_ref = 0 
n_req = 746983 
total_req = 904483 

Dual Bus Interface Util: 
issued_total_row = 285136 
issued_total_col = 904483 
Row_Bus_Util =  0.045689 
CoL_Bus_Util = 0.144931 
Either_Row_CoL_Bus_Util = 0.187422 
Issued_on_Two_Bus_Simul_Util = 0.003198 
issued_two_Eff = 0.017065 
queue_avg = 19.671461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5073310 n_act=141305 n_pre=141289 n_ref_event=0 n_req=746693 n_rd=687041 n_rd_L2_A=0 n_write=0 n_wr_bk=217067 bw_util=0.5795
n_activity=5756393 dram_eff=0.6282
bk0: 42301a 4607032i bk1: 42628a 4544677i bk2: 43212a 4524778i bk3: 43334a 4507468i bk4: 43033a 4544097i bk5: 43144a 4501396i bk6: 42660a 4557369i bk7: 43049a 4506079i bk8: 42843a 4546576i bk9: 42755a 4549417i bk10: 42653a 4572788i bk11: 43223a 4515008i bk12: 42926a 4559659i bk13: 43228a 4517737i bk14: 42854a 4547917i bk15: 43198a 4504588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810759
Row_Buffer_Locality_read = 0.854045
Row_Buffer_Locality_write = 0.312211
Bank_Level_Parallism = 5.290618
Bank_Level_Parallism_Col = 4.626908
Bank_Level_Parallism_Ready = 2.008676
write_to_read_ratio_blp_rw_average = 0.392442
GrpLevelPara = 2.686458 

BW Util details:
bwutil = 0.579483 
total_CMD = 6240791 
util_bw = 3616432 
Wasted_Col = 1391041 
Wasted_Row = 360812 
Idle = 872506 

BW Util Bottlenecks: 
RCDc_limit = 930914 
RCDWRc_limit = 194649 
WTRc_limit = 909112 
RTWc_limit = 1357336 
CCDLc_limit = 550922 
rwq = 0 
CCDLc_limit_alone = 382206 
WTRc_limit_alone = 850330 
RTWc_limit_alone = 1247402 

Commands details: 
total_CMD = 6240791 
n_nop = 5073310 
Read = 687041 
Write = 0 
L2_Alloc = 0 
L2_WB = 217067 
n_act = 141305 
n_pre = 141289 
n_ref = 0 
n_req = 746693 
total_req = 904108 

Dual Bus Interface Util: 
issued_total_row = 282594 
issued_total_col = 904108 
Row_Bus_Util =  0.045282 
CoL_Bus_Util = 0.144871 
Either_Row_CoL_Bus_Util = 0.187073 
Issued_on_Two_Bus_Simul_Util = 0.003080 
issued_two_Eff = 0.016464 
queue_avg = 19.847515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8475
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5071973 n_act=142461 n_pre=142445 n_ref_event=0 n_req=745996 n_rd=686430 n_rd_L2_A=0 n_write=0 n_wr_bk=217019 bw_util=0.5791
n_activity=5769868 dram_eff=0.6263
bk0: 42910a 4519799i bk1: 42690a 4547701i bk2: 42908a 4538687i bk3: 43203a 4489239i bk4: 42439a 4567267i bk5: 42781a 4522717i bk6: 43150a 4508854i bk7: 43049a 4505813i bk8: 42600a 4569927i bk9: 42825a 4519307i bk10: 43406a 4516477i bk11: 42840a 4544794i bk12: 42732a 4574354i bk13: 42941a 4539165i bk14: 42984a 4540070i bk15: 42972a 4519781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809032
Row_Buffer_Locality_read = 0.852534
Row_Buffer_Locality_write = 0.307726
Bank_Level_Parallism = 5.296602
Bank_Level_Parallism_Col = 4.624728
Bank_Level_Parallism_Ready = 2.008525
write_to_read_ratio_blp_rw_average = 0.392206
GrpLevelPara = 2.684850 

BW Util details:
bwutil = 0.579061 
total_CMD = 6240791 
util_bw = 3613796 
Wasted_Col = 1404400 
Wasted_Row = 360879 
Idle = 861716 

BW Util Bottlenecks: 
RCDc_limit = 944785 
RCDWRc_limit = 195903 
WTRc_limit = 922062 
RTWc_limit = 1365684 
CCDLc_limit = 547679 
rwq = 0 
CCDLc_limit_alone = 378758 
WTRc_limit_alone = 863622 
RTWc_limit_alone = 1255203 

Commands details: 
total_CMD = 6240791 
n_nop = 5071973 
Read = 686430 
Write = 0 
L2_Alloc = 0 
L2_WB = 217019 
n_act = 142461 
n_pre = 142445 
n_ref = 0 
n_req = 745996 
total_req = 903449 

Dual Bus Interface Util: 
issued_total_row = 284906 
issued_total_col = 903449 
Row_Bus_Util =  0.045652 
CoL_Bus_Util = 0.144765 
Either_Row_CoL_Bus_Util = 0.187287 
Issued_on_Two_Bus_Simul_Util = 0.003131 
issued_two_Eff = 0.016715 
queue_avg = 19.520878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5209
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5071959 n_act=142246 n_pre=142230 n_ref_event=0 n_req=746524 n_rd=686984 n_rd_L2_A=0 n_write=0 n_wr_bk=216917 bw_util=0.5794
n_activity=5751865 dram_eff=0.6286
bk0: 42736a 4551833i bk1: 42564a 4532894i bk2: 42911a 4545355i bk3: 43037a 4488158i bk4: 43312a 4499720i bk5: 43139a 4494117i bk6: 42817a 4551573i bk7: 43020a 4492344i bk8: 42848a 4530867i bk9: 42853a 4526340i bk10: 42906a 4551997i bk11: 42790a 4546304i bk12: 42916a 4556423i bk13: 43054a 4518158i bk14: 43041a 4535829i bk15: 43040a 4499573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809456
Row_Buffer_Locality_read = 0.852835
Row_Buffer_Locality_write = 0.308935
Bank_Level_Parallism = 5.325924
Bank_Level_Parallism_Col = 4.654065
Bank_Level_Parallism_Ready = 2.019676
write_to_read_ratio_blp_rw_average = 0.392985
GrpLevelPara = 2.691678 

BW Util details:
bwutil = 0.579350 
total_CMD = 6240791 
util_bw = 3615604 
Wasted_Col = 1394094 
Wasted_Row = 356781 
Idle = 874312 

BW Util Bottlenecks: 
RCDc_limit = 942885 
RCDWRc_limit = 194063 
WTRc_limit = 914426 
RTWc_limit = 1358455 
CCDLc_limit = 547167 
rwq = 0 
CCDLc_limit_alone = 377760 
WTRc_limit_alone = 855466 
RTWc_limit_alone = 1248008 

Commands details: 
total_CMD = 6240791 
n_nop = 5071959 
Read = 686984 
Write = 0 
L2_Alloc = 0 
L2_WB = 216917 
n_act = 142246 
n_pre = 142230 
n_ref = 0 
n_req = 746524 
total_req = 903901 

Dual Bus Interface Util: 
issued_total_row = 284476 
issued_total_col = 903901 
Row_Bus_Util =  0.045583 
CoL_Bus_Util = 0.144838 
Either_Row_CoL_Bus_Util = 0.187289 
Issued_on_Two_Bus_Simul_Util = 0.003132 
issued_two_Eff = 0.016722 
queue_avg = 19.843115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8431
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5069638 n_act=143157 n_pre=143141 n_ref_event=0 n_req=747128 n_rd=687443 n_rd_L2_A=0 n_write=0 n_wr_bk=217286 bw_util=0.5799
n_activity=5757253 dram_eff=0.6286
bk0: 42459a 4563422i bk1: 42836a 4498654i bk2: 42896a 4526087i bk3: 43058a 4514030i bk4: 42983a 4520082i bk5: 43056a 4496863i bk6: 43090a 4523563i bk7: 43452a 4476510i bk8: 42914a 4532103i bk9: 43271a 4500048i bk10: 42536a 4573975i bk11: 42898a 4546324i bk12: 43085a 4539897i bk13: 42680a 4527314i bk14: 43053a 4527878i bk15: 43176a 4498244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808390
Row_Buffer_Locality_read = 0.851768
Row_Buffer_Locality_write = 0.308771
Bank_Level_Parallism = 5.333233
Bank_Level_Parallism_Col = 4.651785
Bank_Level_Parallism_Ready = 2.015525
write_to_read_ratio_blp_rw_average = 0.391246
GrpLevelPara = 2.691864 

BW Util details:
bwutil = 0.579881 
total_CMD = 6240791 
util_bw = 3618916 
Wasted_Col = 1394866 
Wasted_Row = 356627 
Idle = 870382 

BW Util Bottlenecks: 
RCDc_limit = 948632 
RCDWRc_limit = 195758 
WTRc_limit = 931167 
RTWc_limit = 1358831 
CCDLc_limit = 544056 
rwq = 0 
CCDLc_limit_alone = 374706 
WTRc_limit_alone = 870596 
RTWc_limit_alone = 1250052 

Commands details: 
total_CMD = 6240791 
n_nop = 5069638 
Read = 687443 
Write = 0 
L2_Alloc = 0 
L2_WB = 217286 
n_act = 143157 
n_pre = 143141 
n_ref = 0 
n_req = 747128 
total_req = 904729 

Dual Bus Interface Util: 
issued_total_row = 286298 
issued_total_col = 904729 
Row_Bus_Util =  0.045875 
CoL_Bus_Util = 0.144970 
Either_Row_CoL_Bus_Util = 0.187661 
Issued_on_Two_Bus_Simul_Util = 0.003185 
issued_two_Eff = 0.016970 
queue_avg = 19.974192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9742
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5073617 n_act=141562 n_pre=141546 n_ref_event=0 n_req=745811 n_rd=686173 n_rd_L2_A=0 n_write=0 n_wr_bk=217125 bw_util=0.579
n_activity=5753968 dram_eff=0.6279
bk0: 42504a 4558495i bk1: 42512a 4550099i bk2: 42920a 4564639i bk3: 43042a 4492296i bk4: 43195a 4533659i bk5: 42740a 4542698i bk6: 43205a 4525028i bk7: 43153a 4520373i bk8: 43069a 4538734i bk9: 42881a 4540168i bk10: 42259a 4600737i bk11: 42612a 4525877i bk12: 42727a 4556502i bk13: 42727a 4577031i bk14: 43205a 4523490i bk15: 43422a 4464922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810190
Row_Buffer_Locality_read = 0.853639
Row_Buffer_Locality_write = 0.310289
Bank_Level_Parallism = 5.292433
Bank_Level_Parallism_Col = 4.628003
Bank_Level_Parallism_Ready = 2.001593
write_to_read_ratio_blp_rw_average = 0.393861
GrpLevelPara = 2.689363 

BW Util details:
bwutil = 0.578964 
total_CMD = 6240791 
util_bw = 3613192 
Wasted_Col = 1393052 
Wasted_Row = 359948 
Idle = 874599 

BW Util Bottlenecks: 
RCDc_limit = 933739 
RCDWRc_limit = 196204 
WTRc_limit = 919229 
RTWc_limit = 1351356 
CCDLc_limit = 549200 
rwq = 0 
CCDLc_limit_alone = 380574 
WTRc_limit_alone = 861247 
RTWc_limit_alone = 1240712 

Commands details: 
total_CMD = 6240791 
n_nop = 5073617 
Read = 686173 
Write = 0 
L2_Alloc = 0 
L2_WB = 217125 
n_act = 141562 
n_pre = 141546 
n_ref = 0 
n_req = 745811 
total_req = 903298 

Dual Bus Interface Util: 
issued_total_row = 283108 
issued_total_col = 903298 
Row_Bus_Util =  0.045364 
CoL_Bus_Util = 0.144741 
Either_Row_CoL_Bus_Util = 0.187023 
Issued_on_Two_Bus_Simul_Util = 0.003082 
issued_two_Eff = 0.016477 
queue_avg = 19.647335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6473
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5070841 n_act=142711 n_pre=142695 n_ref_event=0 n_req=746636 n_rd=687064 n_rd_L2_A=0 n_write=0 n_wr_bk=216965 bw_util=0.5794
n_activity=5763359 dram_eff=0.6274
bk0: 42558a 4564094i bk1: 42784a 4530454i bk2: 42894a 4554115i bk3: 43312a 4486052i bk4: 42976a 4534336i bk5: 43277a 4476442i bk6: 43251a 4506653i bk7: 43291a 4494593i bk8: 42533a 4566456i bk9: 42933a 4525211i bk10: 42653a 4592361i bk11: 42971a 4530851i bk12: 42623a 4570265i bk13: 42758a 4554066i bk14: 42992a 4520969i bk15: 43258a 4494833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808861
Row_Buffer_Locality_read = 0.851982
Row_Buffer_Locality_write = 0.311539
Bank_Level_Parallism = 5.309059
Bank_Level_Parallism_Col = 4.632090
Bank_Level_Parallism_Ready = 2.004270
write_to_read_ratio_blp_rw_average = 0.391465
GrpLevelPara = 2.688045 

BW Util details:
bwutil = 0.579432 
total_CMD = 6240791 
util_bw = 3616116 
Wasted_Col = 1400062 
Wasted_Row = 355528 
Idle = 869085 

BW Util Bottlenecks: 
RCDc_limit = 946938 
RCDWRc_limit = 193890 
WTRc_limit = 925015 
RTWc_limit = 1356180 
CCDLc_limit = 547195 
rwq = 0 
CCDLc_limit_alone = 379564 
WTRc_limit_alone = 865998 
RTWc_limit_alone = 1247566 

Commands details: 
total_CMD = 6240791 
n_nop = 5070841 
Read = 687064 
Write = 0 
L2_Alloc = 0 
L2_WB = 216965 
n_act = 142711 
n_pre = 142695 
n_ref = 0 
n_req = 746636 
total_req = 904029 

Dual Bus Interface Util: 
issued_total_row = 285406 
issued_total_col = 904029 
Row_Bus_Util =  0.045732 
CoL_Bus_Util = 0.144858 
Either_Row_CoL_Bus_Util = 0.187468 
Issued_on_Two_Bus_Simul_Util = 0.003122 
issued_two_Eff = 0.016655 
queue_avg = 19.630329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6303
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5068526 n_act=143156 n_pre=143140 n_ref_event=0 n_req=748204 n_rd=688484 n_rd_L2_A=0 n_write=0 n_wr_bk=217352 bw_util=0.5806
n_activity=5759490 dram_eff=0.6291
bk0: 42634a 4542076i bk1: 42839a 4519110i bk2: 42758a 4571099i bk3: 43063a 4496899i bk4: 43145a 4506953i bk5: 43359a 4471670i bk6: 42945a 4533798i bk7: 42796a 4555384i bk8: 43148a 4514852i bk9: 42954a 4506957i bk10: 43118a 4534750i bk11: 43040a 4544366i bk12: 42929a 4556454i bk13: 42855a 4514108i bk14: 43409a 4509265i bk15: 43492a 4476823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808667
Row_Buffer_Locality_read = 0.851816
Row_Buffer_Locality_write = 0.311219
Bank_Level_Parallism = 5.330412
Bank_Level_Parallism_Col = 4.647727
Bank_Level_Parallism_Ready = 2.012259
write_to_read_ratio_blp_rw_average = 0.391396
GrpLevelPara = 2.695816 

BW Util details:
bwutil = 0.580590 
total_CMD = 6240791 
util_bw = 3623344 
Wasted_Col = 1391491 
Wasted_Row = 360895 
Idle = 865061 

BW Util Bottlenecks: 
RCDc_limit = 942935 
RCDWRc_limit = 193066 
WTRc_limit = 930931 
RTWc_limit = 1351905 
CCDLc_limit = 549308 
rwq = 0 
CCDLc_limit_alone = 380009 
WTRc_limit_alone = 870347 
RTWc_limit_alone = 1243190 

Commands details: 
total_CMD = 6240791 
n_nop = 5068526 
Read = 688484 
Write = 0 
L2_Alloc = 0 
L2_WB = 217352 
n_act = 143156 
n_pre = 143140 
n_ref = 0 
n_req = 748204 
total_req = 905836 

Dual Bus Interface Util: 
issued_total_row = 286296 
issued_total_col = 905836 
Row_Bus_Util =  0.045875 
CoL_Bus_Util = 0.145148 
Either_Row_CoL_Bus_Util = 0.187839 
Issued_on_Two_Bus_Simul_Util = 0.003183 
issued_two_Eff = 0.016948 
queue_avg = 20.002169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.0022
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5070412 n_act=142518 n_pre=142502 n_ref_event=0 n_req=747852 n_rd=688120 n_rd_L2_A=0 n_write=0 n_wr_bk=217251 bw_util=0.5803
n_activity=5751592 dram_eff=0.6296
bk0: 43097a 4496372i bk1: 42623a 4517552i bk2: 42947a 4538191i bk3: 43036a 4528189i bk4: 43379a 4473555i bk5: 42725a 4502883i bk6: 42973a 4533016i bk7: 43140a 4489721i bk8: 42961a 4557307i bk9: 43149a 4522254i bk10: 43052a 4541265i bk11: 43010a 4515930i bk12: 42930a 4557154i bk13: 42952a 4545223i bk14: 43444a 4490586i bk15: 42702a 4535825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809430
Row_Buffer_Locality_read = 0.852486
Row_Buffer_Locality_write = 0.313417
Bank_Level_Parallism = 5.340615
Bank_Level_Parallism_Col = 4.656480
Bank_Level_Parallism_Ready = 2.012569
write_to_read_ratio_blp_rw_average = 0.392931
GrpLevelPara = 2.697858 

BW Util details:
bwutil = 0.580292 
total_CMD = 6240791 
util_bw = 3621484 
Wasted_Col = 1392115 
Wasted_Row = 354406 
Idle = 872786 

BW Util Bottlenecks: 
RCDc_limit = 935994 
RCDWRc_limit = 192971 
WTRc_limit = 927973 
RTWc_limit = 1372288 
CCDLc_limit = 553196 
rwq = 0 
CCDLc_limit_alone = 382169 
WTRc_limit_alone = 868835 
RTWc_limit_alone = 1260399 

Commands details: 
total_CMD = 6240791 
n_nop = 5070412 
Read = 688120 
Write = 0 
L2_Alloc = 0 
L2_WB = 217251 
n_act = 142518 
n_pre = 142502 
n_ref = 0 
n_req = 747852 
total_req = 905371 

Dual Bus Interface Util: 
issued_total_row = 285020 
issued_total_col = 905371 
Row_Bus_Util =  0.045670 
CoL_Bus_Util = 0.145073 
Either_Row_CoL_Bus_Util = 0.187537 
Issued_on_Two_Bus_Simul_Util = 0.003207 
issued_two_Eff = 0.017099 
queue_avg = 20.089241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.0892
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5067178 n_act=143604 n_pre=143588 n_ref_event=0 n_req=748560 n_rd=688685 n_rd_L2_A=0 n_write=0 n_wr_bk=217535 bw_util=0.5808
n_activity=5764080 dram_eff=0.6289
bk0: 42640a 4553867i bk1: 42705a 4511254i bk2: 43190a 4513925i bk3: 43215a 4469130i bk4: 43115a 4522040i bk5: 43123a 4470725i bk6: 43332a 4467327i bk7: 43523a 4459525i bk8: 43331a 4505228i bk9: 42876a 4520775i bk10: 42898a 4529596i bk11: 43156a 4480738i bk12: 42997a 4558187i bk13: 42717a 4549712i bk14: 42955a 4504910i bk15: 42912a 4518767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808160
Row_Buffer_Locality_read = 0.851410
Row_Buffer_Locality_write = 0.310697
Bank_Level_Parallism = 5.359425
Bank_Level_Parallism_Col = 4.676247
Bank_Level_Parallism_Ready = 2.018310
write_to_read_ratio_blp_rw_average = 0.392821
GrpLevelPara = 2.692155 

BW Util details:
bwutil = 0.580837 
total_CMD = 6240791 
util_bw = 3624880 
Wasted_Col = 1403479 
Wasted_Row = 358301 
Idle = 854131 

BW Util Bottlenecks: 
RCDc_limit = 949212 
RCDWRc_limit = 196771 
WTRc_limit = 936342 
RTWc_limit = 1371066 
CCDLc_limit = 558220 
rwq = 0 
CCDLc_limit_alone = 384315 
WTRc_limit_alone = 875292 
RTWc_limit_alone = 1258211 

Commands details: 
total_CMD = 6240791 
n_nop = 5067178 
Read = 688685 
Write = 0 
L2_Alloc = 0 
L2_WB = 217535 
n_act = 143604 
n_pre = 143588 
n_ref = 0 
n_req = 748560 
total_req = 906220 

Dual Bus Interface Util: 
issued_total_row = 287192 
issued_total_col = 906220 
Row_Bus_Util =  0.046019 
CoL_Bus_Util = 0.145209 
Either_Row_CoL_Bus_Util = 0.188055 
Issued_on_Two_Bus_Simul_Util = 0.003173 
issued_two_Eff = 0.016870 
queue_avg = 20.071077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.0711
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6240791 n_nop=5068967 n_act=142951 n_pre=142935 n_ref_event=0 n_req=748340 n_rd=688538 n_rd_L2_A=0 n_write=0 n_wr_bk=217310 bw_util=0.5806
n_activity=5773973 dram_eff=0.6275
bk0: 42541a 4589750i bk1: 42612a 4521221i bk2: 43187a 4522916i bk3: 42972a 4530278i bk4: 43100a 4517444i bk5: 43068a 4498117i bk6: 43303a 4488662i bk7: 43756a 4438114i bk8: 43039a 4525351i bk9: 43223a 4480270i bk10: 43207a 4512448i bk11: 42906a 4541403i bk12: 42663a 4575268i bk13: 42888a 4564522i bk14: 43050a 4512736i bk15: 43023a 4508692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808976
Row_Buffer_Locality_read = 0.852184
Row_Buffer_Locality_write = 0.311495
Bank_Level_Parallism = 5.321020
Bank_Level_Parallism_Col = 4.649367
Bank_Level_Parallism_Ready = 2.018565
write_to_read_ratio_blp_rw_average = 0.391612
GrpLevelPara = 2.688863 

BW Util details:
bwutil = 0.580598 
total_CMD = 6240791 
util_bw = 3623392 
Wasted_Col = 1404569 
Wasted_Row = 362634 
Idle = 850196 

BW Util Bottlenecks: 
RCDc_limit = 943830 
RCDWRc_limit = 194577 
WTRc_limit = 933349 
RTWc_limit = 1360536 
CCDLc_limit = 551634 
rwq = 0 
CCDLc_limit_alone = 381526 
WTRc_limit_alone = 872310 
RTWc_limit_alone = 1251467 

Commands details: 
total_CMD = 6240791 
n_nop = 5068967 
Read = 688538 
Write = 0 
L2_Alloc = 0 
L2_WB = 217310 
n_act = 142951 
n_pre = 142935 
n_ref = 0 
n_req = 748340 
total_req = 905848 

Dual Bus Interface Util: 
issued_total_row = 285886 
issued_total_col = 905848 
Row_Bus_Util =  0.045809 
CoL_Bus_Util = 0.145150 
Either_Row_CoL_Bus_Util = 0.187769 
Issued_on_Two_Bus_Simul_Util = 0.003190 
issued_two_Eff = 0.016991 
queue_avg = 19.977020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.977

========= L2 cache stats =========
L2_cache_bank[0]: Access = 738957, Miss = 344306, Miss_rate = 0.466, Pending_hits = 4671, Reservation_fails = 4133
L2_cache_bank[1]: Access = 732822, Miss = 343648, Miss_rate = 0.469, Pending_hits = 4762, Reservation_fails = 3419
L2_cache_bank[2]: Access = 738164, Miss = 343744, Miss_rate = 0.466, Pending_hits = 5234, Reservation_fails = 3048
L2_cache_bank[3]: Access = 756188, Miss = 343456, Miss_rate = 0.454, Pending_hits = 12271, Reservation_fails = 3820
L2_cache_bank[4]: Access = 662375, Miss = 342482, Miss_rate = 0.517, Pending_hits = 3800, Reservation_fails = 3198
L2_cache_bank[5]: Access = 746594, Miss = 344559, Miss_rate = 0.462, Pending_hits = 4380, Reservation_fails = 3584
L2_cache_bank[6]: Access = 759256, Miss = 343129, Miss_rate = 0.452, Pending_hits = 20859, Reservation_fails = 4949
L2_cache_bank[7]: Access = 735493, Miss = 343301, Miss_rate = 0.467, Pending_hits = 4298, Reservation_fails = 5882
L2_cache_bank[8]: Access = 742422, Miss = 343487, Miss_rate = 0.463, Pending_hits = 4457, Reservation_fails = 2421
L2_cache_bank[9]: Access = 738290, Miss = 343497, Miss_rate = 0.465, Pending_hits = 4753, Reservation_fails = 2519
L2_cache_bank[10]: Access = 742373, Miss = 343016, Miss_rate = 0.462, Pending_hits = 5457, Reservation_fails = 3183
L2_cache_bank[11]: Access = 761679, Miss = 344427, Miss_rate = 0.452, Pending_hits = 12827, Reservation_fails = 1643
L2_cache_bank[12]: Access = 661835, Miss = 343084, Miss_rate = 0.518, Pending_hits = 4021, Reservation_fails = 1553
L2_cache_bank[13]: Access = 747524, Miss = 343089, Miss_rate = 0.459, Pending_hits = 4295, Reservation_fails = 2938
L2_cache_bank[14]: Access = 756972, Miss = 342480, Miss_rate = 0.452, Pending_hits = 20856, Reservation_fails = 3942
L2_cache_bank[15]: Access = 738371, Miss = 344584, Miss_rate = 0.467, Pending_hits = 4478, Reservation_fails = 4854
L2_cache_bank[16]: Access = 734881, Miss = 344086, Miss_rate = 0.468, Pending_hits = 4565, Reservation_fails = 2804
L2_cache_bank[17]: Access = 738742, Miss = 344398, Miss_rate = 0.466, Pending_hits = 4841, Reservation_fails = 3423
L2_cache_bank[18]: Access = 742883, Miss = 344783, Miss_rate = 0.464, Pending_hits = 5458, Reservation_fails = 5859
L2_cache_bank[19]: Access = 755738, Miss = 343337, Miss_rate = 0.454, Pending_hits = 12732, Reservation_fails = 3864
L2_cache_bank[20]: Access = 666287, Miss = 344458, Miss_rate = 0.517, Pending_hits = 4187, Reservation_fails = 2219
L2_cache_bank[21]: Access = 745645, Miss = 344227, Miss_rate = 0.462, Pending_hits = 4217, Reservation_fails = 2199
L2_cache_bank[22]: Access = 752464, Miss = 344090, Miss_rate = 0.457, Pending_hits = 20849, Reservation_fails = 2139
L2_cache_bank[23]: Access = 733334, Miss = 344448, Miss_rate = 0.470, Pending_hits = 4330, Reservation_fails = 2558
L2_total_cache_accesses = 17629289
L2_total_cache_misses = 8250116
L2_total_cache_miss_rate = 0.4680
L2_total_cache_pending_hits = 182598
L2_total_cache_reservation_fails = 80151
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2258401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 182598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2645951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 80151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5604165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 182598
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6938174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10691115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6938174
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 588
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 79563
L2_cache_data_port_util = 0.157
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=17629289
icnt_total_pkts_simt_to_mem=17629289
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17629289
Req_Network_cycles = 2433564
Req_Network_injected_packets_per_cycle =       7.2442 
Req_Network_conflicts_per_cycle =       3.5108
Req_Network_conflicts_per_cycle_util =       3.5918
Req_Bank_Level_Parallism =       7.4112
Req_Network_in_buffer_full_per_cycle =       0.0014
Req_Network_in_buffer_avg_util =      14.0022
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3236

Reply_Network_injected_packets_num = 17629289
Reply_Network_cycles = 2433564
Reply_Network_injected_packets_per_cycle =        7.2442
Reply_Network_conflicts_per_cycle =        4.5308
Reply_Network_conflicts_per_cycle_util =       4.6256
Reply_Bank_Level_Parallism =       7.3959
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.5575
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2415
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 58 min, 25 sec (25105 sec)
gpgpu_simulation_rate = 39311 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
gpgpu_silicon_slowdown = 14218750x
Skipping largest intermediate component (ID: 0, approx. 0% of the graph)
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffe8fc87c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffe8fc878..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc870..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc868..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc860..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc858..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc850..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffe8fc918..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ef17f8c5b6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17afforest_directediiPKmPKiS0_S2_Pii'...
GPGPU-Sim PTX: Finding dominators for '_Z17afforest_directediiPKmPKiS0_S2_Pii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17afforest_directediiPKmPKiS0_S2_Pii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17afforest_directediiPKmPKiS0_S2_Pii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17afforest_directediiPKmPKiS0_S2_Pii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17afforest_directediiPKmPKiS0_S2_Pii'...
GPGPU-Sim PTX: reconvergence points for _Z17afforest_directediiPKmPKiS0_S2_Pii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x510 (cc_afforest.1.sm_75.ptx:273) @%p1 bra $L__BB3_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (cc_afforest.1.sm_75.ptx:398) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x538 (cc_afforest.1.sm_75.ptx:279) @%p2 bra $L__BB3_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (cc_afforest.1.sm_75.ptx:398) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x588 (cc_afforest.1.sm_75.ptx:290) @%p3 bra $L__BB3_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cc_afforest.1.sm_75.ptx:343) cvta.to.global.u64 %rd25, %rd7;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x598 (cc_afforest.1.sm_75.ptx:293) bra.uni $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a8 (cc_afforest.1.sm_75.ptx:299) mul.wide.s32 %rd16, %r50, 4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5e0 (cc_afforest.1.sm_75.ptx:306) @%p4 bra $L__BB3_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (cc_afforest.1.sm_75.ptx:338) add.s32 %r50, %r50, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x620 (cc_afforest.1.sm_75.ptx:316) @%p5 bra $L__BB3_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (cc_afforest.1.sm_75.ptx:338) add.s32 %r50, %r50, 1;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x630 (cc_afforest.1.sm_75.ptx:319) @%p6 bra $L__BB3_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (cc_afforest.1.sm_75.ptx:338) add.s32 %r50, %r50, 1;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x648 (cc_afforest.1.sm_75.ptx:323) @%p7 bra $L__BB3_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (cc_afforest.1.sm_75.ptx:338) add.s32 %r50, %r50, 1;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x690 (cc_afforest.1.sm_75.ptx:335) @%p8 bra $L__BB3_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (cc_afforest.1.sm_75.ptx:338) add.s32 %r50, %r50, 1;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6a8 (cc_afforest.1.sm_75.ptx:340) @%p9 bra $L__BB3_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cc_afforest.1.sm_75.ptx:343) cvta.to.global.u64 %rd25, %rd7;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6d8 (cc_afforest.1.sm_75.ptx:348) @%p10 bra $L__BB3_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (cc_afforest.1.sm_75.ptx:398) ret;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x728 (cc_afforest.1.sm_75.ptx:361) @%p11 bra $L__BB3_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (cc_afforest.1.sm_75.ptx:393) add.s32 %r54, %r54, 1;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x768 (cc_afforest.1.sm_75.ptx:371) @%p12 bra $L__BB3_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (cc_afforest.1.sm_75.ptx:393) add.s32 %r54, %r54, 1;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x778 (cc_afforest.1.sm_75.ptx:374) @%p13 bra $L__BB3_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (cc_afforest.1.sm_75.ptx:393) add.s32 %r54, %r54, 1;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x790 (cc_afforest.1.sm_75.ptx:378) @%p14 bra $L__BB3_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (cc_afforest.1.sm_75.ptx:393) add.s32 %r54, %r54, 1;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7d8 (cc_afforest.1.sm_75.ptx:390) @%p15 bra $L__BB3_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (cc_afforest.1.sm_75.ptx:393) add.s32 %r54, %r54, 1;

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7f0 (cc_afforest.1.sm_75.ptx:395) @%p16 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (cc_afforest.1.sm_75.ptx:398) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z17afforest_directediiPKmPKiS0_S2_Pii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17afforest_directediiPKmPKiS0_S2_Pii'.
GPGPU-Sim PTX: pushing kernel '_Z17afforest_directediiPKmPKiS0_S2_Pii' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z17afforest_directediiPKmPKiS0_S2_Pii'
Destroy streams for kernel 5: size 0
kernel_name = _Z17afforest_directediiPKmPKiS0_S2_Pii 
kernel_launch_uid = 5 
gpu_sim_cycle = 165867
gpu_sim_insn = 133934246
gpu_ipc =     807.4798
gpu_tot_sim_cycle = 2599431
gpu_tot_sim_insn = 1120839293
gpu_tot_ipc =     431.1864
gpu_tot_issued_cta = 130600
gpu_occupancy = 85.3255% 
gpu_tot_occupancy = 72.0224% 
max_total_param_size = 0
gpu_stall_dramfull = 32129
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1063
partiton_level_parallism_total  =       7.1078
partiton_level_parallism_util =       5.3889
partiton_level_parallism_util_total  =       7.2858
L2_BW  =     223.0412 GB/Sec
L2_BW_total  =     310.4689 GB/Sec
gpu_total_sim_rate=40905

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1059848, Miss = 346631, Miss_rate = 0.327, Pending_hits = 189614, Reservation_fails = 191632
	L1D_cache_core[1]: Access = 1060804, Miss = 348771, Miss_rate = 0.329, Pending_hits = 189499, Reservation_fails = 184197
	L1D_cache_core[2]: Access = 1068501, Miss = 350261, Miss_rate = 0.328, Pending_hits = 190851, Reservation_fails = 185401
	L1D_cache_core[3]: Access = 1061881, Miss = 348641, Miss_rate = 0.328, Pending_hits = 188316, Reservation_fails = 182150
	L1D_cache_core[4]: Access = 1063024, Miss = 348891, Miss_rate = 0.328, Pending_hits = 188925, Reservation_fails = 188488
	L1D_cache_core[5]: Access = 1064386, Miss = 349234, Miss_rate = 0.328, Pending_hits = 189561, Reservation_fails = 185958
	L1D_cache_core[6]: Access = 1061164, Miss = 347626, Miss_rate = 0.328, Pending_hits = 187214, Reservation_fails = 184567
	L1D_cache_core[7]: Access = 1061954, Miss = 348190, Miss_rate = 0.328, Pending_hits = 189137, Reservation_fails = 187916
	L1D_cache_core[8]: Access = 1063260, Miss = 348902, Miss_rate = 0.328, Pending_hits = 189472, Reservation_fails = 187907
	L1D_cache_core[9]: Access = 1057929, Miss = 348272, Miss_rate = 0.329, Pending_hits = 189752, Reservation_fails = 186859
	L1D_cache_core[10]: Access = 1063324, Miss = 348629, Miss_rate = 0.328, Pending_hits = 189762, Reservation_fails = 188683
	L1D_cache_core[11]: Access = 1065103, Miss = 347726, Miss_rate = 0.326, Pending_hits = 189243, Reservation_fails = 187664
	L1D_cache_core[12]: Access = 1063002, Miss = 349121, Miss_rate = 0.328, Pending_hits = 189250, Reservation_fails = 187749
	L1D_cache_core[13]: Access = 1063910, Miss = 350938, Miss_rate = 0.330, Pending_hits = 191143, Reservation_fails = 184223
	L1D_cache_core[14]: Access = 1061705, Miss = 347612, Miss_rate = 0.327, Pending_hits = 189268, Reservation_fails = 183833
	L1D_cache_core[15]: Access = 1067719, Miss = 350201, Miss_rate = 0.328, Pending_hits = 190207, Reservation_fails = 187281
	L1D_cache_core[16]: Access = 1068631, Miss = 348682, Miss_rate = 0.326, Pending_hits = 190549, Reservation_fails = 190892
	L1D_cache_core[17]: Access = 1066072, Miss = 351883, Miss_rate = 0.330, Pending_hits = 190427, Reservation_fails = 191555
	L1D_cache_core[18]: Access = 1064770, Miss = 350399, Miss_rate = 0.329, Pending_hits = 191230, Reservation_fails = 184376
	L1D_cache_core[19]: Access = 1064911, Miss = 347587, Miss_rate = 0.326, Pending_hits = 188420, Reservation_fails = 188124
	L1D_cache_core[20]: Access = 1064762, Miss = 346363, Miss_rate = 0.325, Pending_hits = 187037, Reservation_fails = 191096
	L1D_cache_core[21]: Access = 1063270, Miss = 349917, Miss_rate = 0.329, Pending_hits = 189035, Reservation_fails = 183377
	L1D_cache_core[22]: Access = 1062804, Miss = 347033, Miss_rate = 0.327, Pending_hits = 188357, Reservation_fails = 186060
	L1D_cache_core[23]: Access = 1064027, Miss = 349437, Miss_rate = 0.328, Pending_hits = 187981, Reservation_fails = 184212
	L1D_cache_core[24]: Access = 1067174, Miss = 351230, Miss_rate = 0.329, Pending_hits = 189973, Reservation_fails = 187371
	L1D_cache_core[25]: Access = 1063929, Miss = 349484, Miss_rate = 0.328, Pending_hits = 188386, Reservation_fails = 183698
	L1D_cache_core[26]: Access = 1062572, Miss = 346795, Miss_rate = 0.326, Pending_hits = 187251, Reservation_fails = 186468
	L1D_cache_core[27]: Access = 1060203, Miss = 348677, Miss_rate = 0.329, Pending_hits = 189290, Reservation_fails = 186331
	L1D_cache_core[28]: Access = 1057235, Miss = 348156, Miss_rate = 0.329, Pending_hits = 188969, Reservation_fails = 186415
	L1D_cache_core[29]: Access = 1063105, Miss = 348857, Miss_rate = 0.328, Pending_hits = 189675, Reservation_fails = 187176
	L1D_total_cache_accesses = 31900979
	L1D_total_cache_misses = 10464146
	L1D_total_cache_miss_rate = 0.3280
	L1D_total_cache_pending_hits = 5677794
	L1D_total_cache_reservation_fails = 5601659
	L1D_cache_data_port_util = 0.205
	L1D_cache_fill_port_util = 0.136
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8820865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5677794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4162495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4893246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6301651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5677794
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6938174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 708413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24962805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6938174

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4867142
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 26104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 708413
ctas_completed 130600, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
46034, 50164, 50489, 49960, 49194, 50801, 49332, 49965, 44604, 49520, 49228, 49233, 49724, 50367, 48997, 48799, 46485, 50999, 49862, 49997, 48622, 49031, 49478, 49070, 46490, 49934, 49527, 49152, 49059, 48501, 49444, 48708, 
gpgpu_n_tot_thrd_icount = 1516829760
gpgpu_n_tot_w_icount = 47400930
gpgpu_n_stall_shd_mem = 4806375
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11538074
gpgpu_n_mem_write_global = 6938174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 144553032
gpgpu_n_store_insn = 48642801
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147107840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1681111
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3125264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12295062	W0_Idle:4346230	W0_Scoreboard:244194210	W1:4241055	W2:1542411	W3:826154	W4:557065	W5:408130	W6:363293	W7:260212	W8:232306	W9:197705	W10:193135	W11:171387	W12:176911	W13:160655	W14:169272	W15:185258	W16:239022	W17:174264	W18:168536	W19:172942	W20:193794	W21:189773	W22:222703	W23:236124	W24:254037	W25:246703	W26:322070	W27:333972	W28:429083	W29:570091	W30:945041	W31:1520802	W32:31497024
single_issue_nums: WS0:11565798	WS1:11998583	WS2:11938461	WS3:11898088	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83713168 {8:10464146,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 277526960 {40:6938174,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 42957120 {40:1073928,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 418565840 {40:10464146,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55505392 {8:6938174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 42957120 {40:1073928,}
maxmflatency = 2657 
max_icnt2mem_latency = 1278 
maxmrqlatency = 2009 
max_icnt2sh_latency = 165 
averagemflatency = 407 
avg_icnt2mem_latency = 96 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 7 
mrq_lat_table:3281593 	373656 	476884 	651524 	1147474 	1174015 	1185674 	920121 	539528 	61515 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4063735 	10485857 	3821448 	105188 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	727882 	224604 	85484 	27957 	11213797 	3004950 	1351846 	1403833 	434015 	1880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10763650 	3192812 	2238726 	1502983 	665470 	111638 	969 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	2298 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8239      8159      8240      8244      8425      8417      7470      7439      8134      8178      7876      7863      8072      7927      8045      8112 
dram[1]:      8240      8266      8201      8189      8423      8415      8054      8055      8124      8111      7437      7874      8063      8097      8130      8017 
dram[2]:      8197      8137      8195      8190      8398      8398      7975      7353      7924      8207      7976      8132      8064      8162      8075      8090 
dram[3]:      8202      8170      8206      8221      8403      8398      7501      8008      7569      8134      8162      8173      7919      8167      7570      8065 
dram[4]:      8166      8159      8212      8206      8407      8407      7994      7431      8178      7761      8149      8191      7589      8149      8054      7902 
dram[5]:      6576      8177      8229      8251      8394      8391      7988      8005      8153      8144      8139      7968      8163      8175      8081      8099 
dram[6]:      8137      8194      8235      8226      8383      8369      7329      8071      8114      8157      8062      8076      8051      8075      8087      8079 
dram[7]:      8194      8167      8252      8247      8398      8398      7599      8065      8152      8101      8023      7641      8058      8061      8079      8163 
dram[8]:      8134      8151      8229      8213      8395      8391      8093      8070      8086      7793      8081      8149      8073      8052      8127      8122 
dram[9]:      8141      8161      8240      8257      8408      8408      8064      8065      8120      7907      8039      8057      7939      8102      7794      8147 
dram[10]:      7994      8228      8203      8190      8401      8401      7952      7989      7943      7632      8166      8187      8041      8102      7921      7598 
dram[11]:      8182      8183      8212      8206      8433      8433      7986      7947      7970      7945      8243      8236      8057      8021      8033      7967 
average row accesses per activate:
dram[0]:  5.649303  6.001793  5.571429  5.611233  5.537765  5.746872  5.528264  5.865212  5.636015  5.533082  5.661039  5.817084  5.614803  5.733985  5.379195  5.333644 
dram[1]:  5.612322  5.886125  5.473179  5.595930  5.651304  5.549197  5.719247  5.771170  5.657970  5.857472  5.654666  5.681070  5.737449  5.896699  5.401497  5.576961 
dram[2]:  5.865680  5.772241  5.634269  5.632005  5.723918  5.626262  5.878819  5.728707  5.808302  5.856172  5.935593  5.596646  5.723891  5.651275  5.583050  5.479415 
dram[3]:  5.457794  5.687416  5.603581  5.547419  5.891879  5.854315  5.575388  5.707962  5.867824  5.783980  5.433421  5.847425  5.813600  5.740454  5.421393  5.479417 
dram[4]:  5.592014  5.689226  5.661486  5.609144  5.432327  5.610351  5.835472  5.765409  5.822011  5.877481  5.849621  5.858870  5.682471  5.747249  5.393429  5.459768 
dram[5]:  5.678419  5.612793  5.586599  5.610673  5.608734  5.659372  5.682418  5.606867  5.750845  5.641909  5.961620  5.830971  5.467257  5.777172  5.455185  5.452315 
dram[6]:  5.628501  5.801903  5.649396  5.567700  5.567682  5.820023  5.709455  5.674303  5.691479  5.848005  6.128224  5.916521  5.779002  5.828558  5.390241  5.295555 
dram[7]:  5.627416  5.641685  5.678357  5.512211  5.569576  5.553913  5.643359  5.657030  5.932537  5.765131  5.955287  5.749465  5.759450  5.808105  5.436650  5.343763 
dram[8]:  5.687563  5.585069  5.769536  5.586888  5.593808  5.516119  5.895982  5.955220  5.659901  5.766253  5.658607  5.727252  5.719995  5.774909  5.297638  5.335675 
dram[9]:  5.444338  5.728924  5.670441  5.706480  5.461009  5.848286  5.736895  5.656374  5.865901  5.827766  5.685812  5.711908  5.718012  5.853281  5.270814  5.682539 
dram[10]:  5.692946  5.753084  5.522427  5.568953  5.573136  5.607256  5.555340  5.575944  5.605467  5.897596  5.744623  5.676734  5.611757  5.931895  5.396685  5.537035 
dram[11]:  5.785257  5.706941  5.568408  5.723118  5.649813  5.724308  5.608677  5.490014  5.675280  5.632544  5.628725  5.824732  5.886880  5.846930  5.375184  5.519094 
average row locality = 9812656/1732078 = 5.665251
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46934     46518     47314     47506     47574     47272     47783     47350     47660     47765     47216     47359     47471     47295     47529     47745 
dram[1]:     47019     46698     47571     47663     47392     47725     47584     47294     47438     47074     47464     47654     47013     47177     47496     47396 
dram[2]:     46680     47018     47613     47722     47452     47541     47053     47431     47230     47139     47057     47642     47351     47636     47256     47618 
dram[3]:     47293     47069     47302     47611     46845     47177     47552     47428     47001     47258     47812     47236     47132     47358     47403     47389 
dram[4]:     47129     46962     47301     47441     47714     47543     47209     47402     47260     47242     47298     47179     47338     47460     47467     47453 
dram[5]:     46858     47232     47305     47468     47386     47459     47491     47838     47318     47677     46936     47291     47514     47109     47447     47573 
dram[6]:     46903     46894     47313     47431     47619     47152     47595     47541     47474     47273     46671     47008     47140     47152     47616     47834 
dram[7]:     46941     47173     47279     47710     47386     47702     47667     47690     46935     47326     47046     47364     47027     47169     47397     47659 
dram[8]:     47015     47235     47161     47482     47556     47757     47339     47207     47557     47366     47503     47428     47332     47253     47817     47909 
dram[9]:     47500     47032     47363     47442     47773     47125     47367     47533     47362     47553     47463     47397     47337     47345     47847     47113 
dram[10]:     47036     47089     47599     47641     47528     47533     47738     47914     47739     47292     47298     47556     47393     47127     47383     47338 
dram[11]:     46926     47002     47601     47376     47512     47470     47684     48157     47447     47622     47608     47301     47060     47282     47470     47423 
total dram reads = 9095255
bank skew: 48157/46518 = 1.04
chip skew: 759204/756616 = 1.00
number of total write accesses:
dram[0]:     13540     13508     13584     13607     13596     13547     13596     13569     13593     13582     13580     13563     13626     13613     13633     13642 
dram[1]:     13547     13529     13595     13599     13582     13618     13618     13615     13572     13549     13574     13622     13583     13631     13592     13564 
dram[2]:     13481     13548     13598     13604     13559     13585     13550     13594     13515     13537     13542     13570     13599     13664     13582     13622 
dram[3]:     13555     13595     13556     13595     13544     13504     13559     13592     13495     13531     13585     13565     13625     13639     13580     13596 
dram[4]:     13552     13572     13536     13556     13562     13529     13541     13616     13551     13527     13523     13542     13577     13586     13599     13643 
dram[5]:     13561     13620     13561     13599     13565     13604     13610     13591     13536     13576     13536     13567     13615     13580     13633     13624 
dram[6]:     13564     13545     13560     13653     13593     13531     13597     13557     13585     13573     13496     13587     13587     13569     13606     13624 
dram[7]:     13521     13546     13559     13581     13540     13612     13574     13635     13537     13560     13505     13519     13570     13559     13615     13628 
dram[8]:     13543     13573     13535     13581     13590     13586     13568     13556     13607     13579     13601     13549     13650     13630     13679     13618 
dram[9]:     13594     13572     13600     13568     13626     13527     13596     13591     13564     13576     13567     13564     13599     13626     13619     13556 
dram[10]:     13578     13628     13597     13610     13606     13634     13580     13630     13575     13550     13574     13599     13664     13637     13606     13560 
dram[11]:     13511     13573     13646     13521     13643     13607     13599     13677     13554     13543     13621     13537     13594     13588     13586     13611 
total dram writes = 2607542
bank skew: 13679/13481 = 1.01
chip skew: 217628/217012 = 1.00
average mf latency per bank:
dram[0]:        653       656       638       639       634       630       631       632       641       637       648       649       656       654       645       650
dram[1]:        648       665       640       655       634       650       630       648       638       655       637       664       654       676       647       666
dram[2]:        572       672       570       664       574       655       566       656       572       662       576       663       581       654       578       661
dram[3]:        669       654       669       658       660       645       651       643       661       645       659       647       661       647       655       653
dram[4]:        669       665       661       656       642       645       647       646       654       656       645       656       655       658       652       655
dram[5]:        657       681       655       677       649       655       647       657       654       664       654       665       658       674       652       673
dram[6]:        571       661       573       671       570       650       569       660       568       653       568       667       583       665       580       668
dram[7]:        660       649       662       653       651       645       659       641       656       650       664       649       679       661       666       653
dram[8]:        646       652       650       657       636       644       644       649       641       650       644       649       648       652       652       663
dram[9]:        648       665       657       663       641       667       649       667       639       662       645       670       654       670       655       672
dram[10]:        570       653       570       647       560       643       563       638       565       644       567       659       578       671       575       661
dram[11]:        656       645       653       645       649       636       647       638       655       643       662       657       668       662       663       645
maximum mf latency per bank:
dram[0]:       1510      1476      1609      2310      1855      1729      1581      1403      1656      1835      1560      1694      1625      1679      1686      1451
dram[1]:       1564      1772      1700      1395      2156      1950      1681      1515      1484      2046      1552      1639      1501      1667      1564      1596
dram[2]:       1514      1662      2156      1688      1627      1825      1466      1750      1635      1761      1454      2076      1890      1706      1754      1733
dram[3]:       1436      1606      1690      1516      1619      1781      1689      1591      1721      1719      1847      1665      1315      1584      1729      1911
dram[4]:       1550      2371      1763      2206      1710      1621      1499      1519      1878      1679      1628      1549      1630      1813      1951      1683
dram[5]:       1710      1602      1557      1565      1600      1725      1579      1650      1658      2021      1642      1787      1413      1537      1477      1678
dram[6]:       1495      1523      1708      2161      1914      1689      1608      2024      1785      1803      1595      1820      2044      1724      1818      1630
dram[7]:       1782      1802      1446      1913      1797      2048      1703      1671      1592      1601      1650      1511      1592      2028      1681      1762
dram[8]:       1650      1700      2126      1621      1984      1534      1610      1961      1916      1621      1566      1596      1634      1516      1419      1890
dram[9]:       1815      1595      1527      1673      1665      2657      1833      1947      1601      1950      1467      1671      1581      1610      1629      1696
dram[10]:       1737      1506      1680      1665      1806      1570      1691      1772      1656      1549      1696      1834      2116      1754      1832      1508
dram[11]:       1504      1712      1480      1772      1446      1854      1862      1612      2000      1515      1677      1452      1607      1634      1555      1884

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5420039 n_act=145229 n_pre=145213 n_ref_event=0 n_req=818104 n_rd=758291 n_rd_L2_A=0 n_write=0 n_wr_bk=217379 bw_util=0.5854
n_activity=6131464 dram_eff=0.6365
bk0: 46934a 4949114i bk1: 46518a 4967452i bk2: 47314a 4924916i bk3: 47506a 4888818i bk4: 47574a 4879661i bk5: 47272a 4905561i bk6: 47783a 4872262i bk7: 47350a 4920116i bk8: 47660a 4926624i bk9: 47765a 4859373i bk10: 47216a 4925623i bk11: 47359a 4922697i bk12: 47471a 4925529i bk13: 47295a 4924930i bk14: 47529a 4931744i bk15: 47745a 4886729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822481
Row_Buffer_Locality_read = 0.863017
Row_Buffer_Locality_write = 0.308578
Bank_Level_Parallism = 5.148104
Bank_Level_Parallism_Col = 4.496524
Bank_Level_Parallism_Ready = 1.961512
write_to_read_ratio_blp_rw_average = 0.370015
GrpLevelPara = 2.647927 

BW Util details:
bwutil = 0.585447 
total_CMD = 6666150 
util_bw = 3902680 
Wasted_Col = 1426613 
Wasted_Row = 372038 
Idle = 964819 

BW Util Bottlenecks: 
RCDc_limit = 963595 
RCDWRc_limit = 194059 
WTRc_limit = 927605 
RTWc_limit = 1352871 
CCDLc_limit = 564901 
rwq = 0 
CCDLc_limit_alone = 397770 
WTRc_limit_alone = 869358 
RTWc_limit_alone = 1243987 

Commands details: 
total_CMD = 6666150 
n_nop = 5420039 
Read = 758291 
Write = 0 
L2_Alloc = 0 
L2_WB = 217379 
n_act = 145229 
n_pre = 145213 
n_ref = 0 
n_req = 818104 
total_req = 975670 

Dual Bus Interface Util: 
issued_total_row = 290442 
issued_total_col = 975670 
Row_Bus_Util =  0.043570 
CoL_Bus_Util = 0.146362 
Either_Row_CoL_Bus_Util = 0.186931 
Issued_on_Two_Bus_Simul_Util = 0.003000 
issued_two_Eff = 0.016051 
queue_avg = 18.865215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5422572 n_act=144279 n_pre=144263 n_ref_event=0 n_req=817544 n_rd=757658 n_rd_L2_A=0 n_write=0 n_wr_bk=217390 bw_util=0.5851
n_activity=6128398 dram_eff=0.6364
bk0: 47019a 4953435i bk1: 46698a 4953742i bk2: 47571a 4886655i bk3: 47663a 4880993i bk4: 47392a 4916261i bk5: 47725a 4859502i bk6: 47584a 4897454i bk7: 47294a 4915699i bk8: 47438a 4928022i bk9: 47074a 4911641i bk10: 47464a 4938179i bk11: 47654a 4897341i bk12: 47013a 4960662i bk13: 47177a 4948876i bk14: 47496a 4898759i bk15: 47396a 4930307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823521
Row_Buffer_Locality_read = 0.864005
Row_Buffer_Locality_write = 0.311342
Bank_Level_Parallism = 5.143233
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.966303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.585074 
total_CMD = 6666150 
util_bw = 3900192 
Wasted_Col = 1432259 
Wasted_Row = 362880 
Idle = 970819 

BW Util Bottlenecks: 
RCDc_limit = 956914 
RCDWRc_limit = 195127 
WTRc_limit = 928109 
RTWc_limit = 1366850 
CCDLc_limit = 565585 
rwq = 0 
CCDLc_limit_alone = 396406 
WTRc_limit_alone = 868903 
RTWc_limit_alone = 1256877 

Commands details: 
total_CMD = 6666150 
n_nop = 5422572 
Read = 757658 
Write = 0 
L2_Alloc = 0 
L2_WB = 217390 
n_act = 144279 
n_pre = 144263 
n_ref = 0 
n_req = 817544 
total_req = 975048 

Dual Bus Interface Util: 
issued_total_row = 288542 
issued_total_col = 975048 
Row_Bus_Util =  0.043285 
CoL_Bus_Util = 0.146269 
Either_Row_CoL_Bus_Util = 0.186551 
Issued_on_Two_Bus_Simul_Util = 0.003002 
issued_two_Eff = 0.016092 
queue_avg = 18.685551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6856
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5424885 n_act=142980 n_pre=142964 n_ref_event=0 n_req=817172 n_rd=757439 n_rd_L2_A=0 n_write=0 n_wr_bk=217150 bw_util=0.5848
n_activity=6128147 dram_eff=0.6361
bk0: 46680a 4999965i bk1: 47018a 4934143i bk2: 47613a 4918626i bk3: 47722a 4898364i bk4: 47452a 4935033i bk5: 47541a 4890235i bk6: 47053a 4948392i bk7: 47431a 4894987i bk8: 47230a 4941032i bk9: 47139a 4940536i bk10: 47057a 4964974i bk11: 47642a 4903606i bk12: 47351a 4951402i bk13: 47636a 4907361i bk14: 47256a 4940482i bk15: 47618a 4894606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825031
Row_Buffer_Locality_read = 0.865503
Row_Buffer_Locality_write = 0.311821
Bank_Level_Parallism = 5.107882
Bank_Level_Parallism_Col = 4.469413
Bank_Level_Parallism_Ready = 1.955895
write_to_read_ratio_blp_rw_average = 0.371146
GrpLevelPara = 2.640031 

BW Util details:
bwutil = 0.584799 
total_CMD = 6666150 
util_bw = 3898356 
Wasted_Col = 1427053 
Wasted_Row = 370037 
Idle = 970704 

BW Util Bottlenecks: 
RCDc_limit = 946650 
RCDWRc_limit = 194903 
WTRc_limit = 910153 
RTWc_limit = 1360782 
CCDLc_limit = 574399 
rwq = 0 
CCDLc_limit_alone = 405462 
WTRc_limit_alone = 851359 
RTWc_limit_alone = 1250639 

Commands details: 
total_CMD = 6666150 
n_nop = 5424885 
Read = 757439 
Write = 0 
L2_Alloc = 0 
L2_WB = 217150 
n_act = 142980 
n_pre = 142964 
n_ref = 0 
n_req = 817172 
total_req = 974589 

Dual Bus Interface Util: 
issued_total_row = 285944 
issued_total_col = 974589 
Row_Bus_Util =  0.042895 
CoL_Bus_Util = 0.146200 
Either_Row_CoL_Bus_Util = 0.186204 
Issued_on_Two_Bus_Simul_Util = 0.002890 
issued_two_Eff = 0.015523 
queue_avg = 18.868330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8683
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5423457 n_act=144152 n_pre=144136 n_ref_event=0 n_req=816528 n_rd=756866 n_rd_L2_A=0 n_write=0 n_wr_bk=217116 bw_util=0.5844
n_activity=6142185 dram_eff=0.6343
bk0: 47293a 4912385i bk1: 47069a 4936829i bk2: 47302a 4931686i bk3: 47611a 4879770i bk4: 46845a 4957609i bk5: 47177a 4912067i bk6: 47552a 4900338i bk7: 47428a 4896294i bk8: 47001a 4963300i bk9: 47258a 4908108i bk10: 47812a 4908375i bk11: 47236a 4933864i bk12: 47132a 4967370i bk13: 47358a 4929427i bk14: 47403a 4931216i bk15: 47389a 4910982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823457
Row_Buffer_Locality_read = 0.864142
Row_Buffer_Locality_write = 0.307331
Bank_Level_Parallism = 5.113064
Bank_Level_Parallism_Col = 4.466649
Bank_Level_Parallism_Ready = 1.955858
write_to_read_ratio_blp_rw_average = 0.371078
GrpLevelPara = 2.637949 

BW Util details:
bwutil = 0.584435 
total_CMD = 6666150 
util_bw = 3895928 
Wasted_Col = 1441558 
Wasted_Row = 369881 
Idle = 958783 

BW Util Bottlenecks: 
RCDc_limit = 960309 
RCDWRc_limit = 196138 
WTRc_limit = 923239 
RTWc_limit = 1369630 
CCDLc_limit = 571962 
rwq = 0 
CCDLc_limit_alone = 402836 
WTRc_limit_alone = 864786 
RTWc_limit_alone = 1258957 

Commands details: 
total_CMD = 6666150 
n_nop = 5423457 
Read = 756866 
Write = 0 
L2_Alloc = 0 
L2_WB = 217116 
n_act = 144152 
n_pre = 144136 
n_ref = 0 
n_req = 816528 
total_req = 973982 

Dual Bus Interface Util: 
issued_total_row = 288288 
issued_total_col = 973982 
Row_Bus_Util =  0.043247 
CoL_Bus_Util = 0.146109 
Either_Row_CoL_Bus_Util = 0.186418 
Issued_on_Two_Bus_Simul_Util = 0.002937 
issued_two_Eff = 0.015754 
queue_avg = 18.561537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5615
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5423450 n_act=143945 n_pre=143929 n_ref_event=0 n_req=817031 n_rd=757398 n_rd_L2_A=0 n_write=0 n_wr_bk=217012 bw_util=0.5847
n_activity=6123608 dram_eff=0.6365
bk0: 47129a 4944510i bk1: 46962a 4922035i bk2: 47301a 4937735i bk3: 47441a 4878496i bk4: 47714a 4890521i bk5: 47543a 4883493i bk6: 47209a 4943936i bk7: 47402a 4880232i bk8: 47260a 4924110i bk9: 47242a 4917680i bk10: 47298a 4944522i bk11: 47179a 4936957i bk12: 47338a 4948043i bk13: 47460a 4907855i bk14: 47467a 4927937i bk15: 47453a 4891185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823819
Row_Buffer_Locality_read = 0.864391
Row_Buffer_Locality_write = 0.308520
Bank_Level_Parallism = 5.146995
Bank_Level_Parallism_Col = 4.500637
Bank_Level_Parallism_Ready = 1.968478
write_to_read_ratio_blp_rw_average = 0.372360
GrpLevelPara = 2.647454 

BW Util details:
bwutil = 0.584691 
total_CMD = 6666150 
util_bw = 3897640 
Wasted_Col = 1426635 
Wasted_Row = 366036 
Idle = 975839 

BW Util Bottlenecks: 
RCDc_limit = 958574 
RCDWRc_limit = 194330 
WTRc_limit = 915366 
RTWc_limit = 1362513 
CCDLc_limit = 566605 
rwq = 0 
CCDLc_limit_alone = 396967 
WTRc_limit_alone = 856400 
RTWc_limit_alone = 1251841 

Commands details: 
total_CMD = 6666150 
n_nop = 5423450 
Read = 757398 
Write = 0 
L2_Alloc = 0 
L2_WB = 217012 
n_act = 143945 
n_pre = 143929 
n_ref = 0 
n_req = 817031 
total_req = 974410 

Dual Bus Interface Util: 
issued_total_row = 287874 
issued_total_col = 974410 
Row_Bus_Util =  0.043184 
CoL_Bus_Util = 0.146173 
Either_Row_CoL_Bus_Util = 0.186419 
Issued_on_Two_Bus_Simul_Util = 0.002938 
issued_two_Eff = 0.015759 
queue_avg = 18.858940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8589
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5421134 n_act=144837 n_pre=144821 n_ref_event=0 n_req=817678 n_rd=757902 n_rd_L2_A=0 n_write=0 n_wr_bk=217378 bw_util=0.5852
n_activity=6129181 dram_eff=0.6365
bk0: 46858a 4956166i bk1: 47232a 4886423i bk2: 47305a 4917172i bk3: 47468a 4903922i bk4: 47386a 4913380i bk5: 47459a 4886391i bk6: 47491a 4915663i bk7: 47838a 4866335i bk8: 47318a 4925349i bk9: 47677a 4889503i bk10: 46936a 4964240i bk11: 47291a 4936785i bk12: 47514a 4932202i bk13: 47109a 4917255i bk14: 47447a 4922623i bk15: 47573a 4888955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822868
Row_Buffer_Locality_read = 0.863444
Row_Buffer_Locality_write = 0.308401
Bank_Level_Parallism = 5.154834
Bank_Level_Parallism_Col = 4.499535
Bank_Level_Parallism_Ready = 1.964504
write_to_read_ratio_blp_rw_average = 0.370879
GrpLevelPara = 2.648200 

BW Util details:
bwutil = 0.585213 
total_CMD = 6666150 
util_bw = 3901120 
Wasted_Col = 1426957 
Wasted_Row = 365935 
Idle = 972138 

BW Util Bottlenecks: 
RCDc_limit = 964267 
RCDWRc_limit = 195964 
WTRc_limit = 932098 
RTWc_limit = 1362317 
CCDLc_limit = 563363 
rwq = 0 
CCDLc_limit_alone = 393827 
WTRc_limit_alone = 871521 
RTWc_limit_alone = 1253358 

Commands details: 
total_CMD = 6666150 
n_nop = 5421134 
Read = 757902 
Write = 0 
L2_Alloc = 0 
L2_WB = 217378 
n_act = 144837 
n_pre = 144821 
n_ref = 0 
n_req = 817678 
total_req = 975280 

Dual Bus Interface Util: 
issued_total_row = 289658 
issued_total_col = 975280 
Row_Bus_Util =  0.043452 
CoL_Bus_Util = 0.146303 
Either_Row_CoL_Bus_Util = 0.186767 
Issued_on_Two_Bus_Simul_Util = 0.002989 
issued_two_Eff = 0.016001 
queue_avg = 18.974361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9744
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5425089 n_act=143260 n_pre=143244 n_ref_event=0 n_req=816352 n_rd=756616 n_rd_L2_A=0 n_write=0 n_wr_bk=217227 bw_util=0.5844
n_activity=6125859 dram_eff=0.6359
bk0: 46903a 4950109i bk1: 46894a 4939963i bk2: 47313a 4958212i bk3: 47431a 4881545i bk4: 47619a 4926239i bk5: 47152a 4931852i bk6: 47595a 4916939i bk7: 47541a 4909888i bk8: 47474a 4930773i bk9: 47273a 4929817i bk10: 46671a 4993326i bk11: 47008a 4916208i bk12: 47140a 4948618i bk13: 47152a 4964031i bk14: 47616a 4915426i bk15: 47834a 4855385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824512
Row_Buffer_Locality_read = 0.865146
Row_Buffer_Locality_write = 0.309847
Bank_Level_Parallism = 5.109480
Bank_Level_Parallism_Col = 4.470013
Bank_Level_Parallism_Ready = 1.948826
write_to_read_ratio_blp_rw_average = 0.372581
GrpLevelPara = 2.642274 

BW Util details:
bwutil = 0.584351 
total_CMD = 6666150 
util_bw = 3895372 
Wasted_Col = 1429459 
Wasted_Row = 368843 
Idle = 972476 

BW Util Bottlenecks: 
RCDc_limit = 949418 
RCDWRc_limit = 196449 
WTRc_limit = 920214 
RTWc_limit = 1355015 
CCDLc_limit = 572936 
rwq = 0 
CCDLc_limit_alone = 404140 
WTRc_limit_alone = 862221 
RTWc_limit_alone = 1244212 

Commands details: 
total_CMD = 6666150 
n_nop = 5425089 
Read = 756616 
Write = 0 
L2_Alloc = 0 
L2_WB = 217227 
n_act = 143260 
n_pre = 143244 
n_ref = 0 
n_req = 816352 
total_req = 973843 

Dual Bus Interface Util: 
issued_total_row = 286504 
issued_total_col = 973843 
Row_Bus_Util =  0.042979 
CoL_Bus_Util = 0.146088 
Either_Row_CoL_Bus_Util = 0.186174 
Issued_on_Two_Bus_Simul_Util = 0.002893 
issued_two_Eff = 0.015540 
queue_avg = 18.672806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6728
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5422407 n_act=144382 n_pre=144366 n_ref_event=0 n_req=817136 n_rd=757471 n_rd_L2_A=0 n_write=0 n_wr_bk=217061 bw_util=0.5848
n_activity=6136369 dram_eff=0.6352
bk0: 46941a 4956616i bk1: 47173a 4920941i bk2: 47279a 4947377i bk3: 47710a 4877485i bk4: 47386a 4925281i bk5: 47702a 4865751i bk6: 47667a 4896243i bk7: 47690a 4883318i bk8: 46935a 4957602i bk9: 47326a 4916391i bk10: 47046a 4985616i bk11: 47364a 4921735i bk12: 47027a 4963321i bk13: 47169a 4942323i bk14: 47397a 4914630i bk15: 47659a 4885630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823307
Row_Buffer_Locality_read = 0.863650
Row_Buffer_Locality_write = 0.311137
Bank_Level_Parallism = 5.124041
Bank_Level_Parallism_Col = 4.472983
Bank_Level_Parallism_Ready = 1.950837
write_to_read_ratio_blp_rw_average = 0.370449
GrpLevelPara = 2.640198 

BW Util details:
bwutil = 0.584765 
total_CMD = 6666150 
util_bw = 3898128 
Wasted_Col = 1437533 
Wasted_Row = 364565 
Idle = 965924 

BW Util Bottlenecks: 
RCDc_limit = 963181 
RCDWRc_limit = 194087 
WTRc_limit = 926038 
RTWc_limit = 1360081 
CCDLc_limit = 571662 
rwq = 0 
CCDLc_limit_alone = 403770 
WTRc_limit_alone = 867005 
RTWc_limit_alone = 1251222 

Commands details: 
total_CMD = 6666150 
n_nop = 5422407 
Read = 757471 
Write = 0 
L2_Alloc = 0 
L2_WB = 217061 
n_act = 144382 
n_pre = 144366 
n_ref = 0 
n_req = 817136 
total_req = 974532 

Dual Bus Interface Util: 
issued_total_row = 288748 
issued_total_col = 974532 
Row_Bus_Util =  0.043316 
CoL_Bus_Util = 0.146191 
Either_Row_CoL_Bus_Util = 0.186576 
Issued_on_Two_Bus_Simul_Util = 0.002931 
issued_two_Eff = 0.015708 
queue_avg = 18.666906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6669
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5420029 n_act=144848 n_pre=144832 n_ref_event=0 n_req=818727 n_rd=758917 n_rd_L2_A=0 n_write=0 n_wr_bk=217445 bw_util=0.5859
n_activity=6132417 dram_eff=0.6369
bk0: 47015a 4935287i bk1: 47235a 4910038i bk2: 47161a 4964497i bk3: 47482a 4886448i bk4: 47556a 4899650i bk5: 47757a 4861530i bk6: 47339a 4925426i bk7: 47207a 4944445i bk8: 47557a 4907152i bk9: 47366a 4896362i bk10: 47503a 4928968i bk11: 47428a 4936577i bk12: 47332a 4949273i bk13: 47253a 4902999i bk14: 47817a 4902688i bk15: 47909a 4867194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823081
Row_Buffer_Locality_read = 0.863454
Row_Buffer_Locality_write = 0.310801
Bank_Level_Parallism = 5.150453
Bank_Level_Parallism_Col = 4.494040
Bank_Level_Parallism_Ready = 1.960303
write_to_read_ratio_blp_rw_average = 0.370820
GrpLevelPara = 2.650749 

BW Util details:
bwutil = 0.585863 
total_CMD = 6666150 
util_bw = 3905448 
Wasted_Col = 1423754 
Wasted_Row = 370600 
Idle = 966348 

BW Util Bottlenecks: 
RCDc_limit = 958814 
RCDWRc_limit = 193279 
WTRc_limit = 931883 
RTWc_limit = 1355673 
CCDLc_limit = 568679 
rwq = 0 
CCDLc_limit_alone = 399154 
WTRc_limit_alone = 871285 
RTWc_limit_alone = 1246746 

Commands details: 
total_CMD = 6666150 
n_nop = 5420029 
Read = 758917 
Write = 0 
L2_Alloc = 0 
L2_WB = 217445 
n_act = 144848 
n_pre = 144832 
n_ref = 0 
n_req = 818727 
total_req = 976362 

Dual Bus Interface Util: 
issued_total_row = 289680 
issued_total_col = 976362 
Row_Bus_Util =  0.043455 
CoL_Bus_Util = 0.146466 
Either_Row_CoL_Bus_Util = 0.186933 
Issued_on_Two_Bus_Simul_Util = 0.002988 
issued_two_Eff = 0.015986 
queue_avg = 18.994120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9941
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5421887 n_act=144224 n_pre=144208 n_ref_event=0 n_req=818375 n_rd=758552 n_rd_L2_A=0 n_write=0 n_wr_bk=217345 bw_util=0.5856
n_activity=6124168 dram_eff=0.6374
bk0: 47500a 4889109i bk1: 47032a 4906269i bk2: 47363a 4930639i bk3: 47442a 4917957i bk4: 47773a 4866152i bk5: 47125a 4893107i bk6: 47367a 4923787i bk7: 47533a 4878027i bk8: 47362a 4950415i bk9: 47553a 4913653i bk10: 47463a 4934995i bk11: 47397a 4906923i bk12: 47337a 4949564i bk13: 47345a 4935378i bk14: 47847a 4883796i bk15: 47113a 4926374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823768
Row_Buffer_Locality_read = 0.864040
Row_Buffer_Locality_write = 0.313124
Bank_Level_Parallism = 5.159607
Bank_Level_Parallism_Col = 4.501887
Bank_Level_Parallism_Ready = 1.960843
write_to_read_ratio_blp_rw_average = 0.372311
GrpLevelPara = 2.652660 

BW Util details:
bwutil = 0.585584 
total_CMD = 6666150 
util_bw = 3903588 
Wasted_Col = 1425267 
Wasted_Row = 364003 
Idle = 973292 

BW Util Bottlenecks: 
RCDc_limit = 951907 
RCDWRc_limit = 193188 
WTRc_limit = 928962 
RTWc_limit = 1375886 
CCDLc_limit = 573524 
rwq = 0 
CCDLc_limit_alone = 402377 
WTRc_limit_alone = 869820 
RTWc_limit_alone = 1263881 

Commands details: 
total_CMD = 6666150 
n_nop = 5421887 
Read = 758552 
Write = 0 
L2_Alloc = 0 
L2_WB = 217345 
n_act = 144224 
n_pre = 144208 
n_ref = 0 
n_req = 818375 
total_req = 975897 

Dual Bus Interface Util: 
issued_total_row = 288432 
issued_total_col = 975897 
Row_Bus_Util =  0.043268 
CoL_Bus_Util = 0.146396 
Either_Row_CoL_Bus_Util = 0.186654 
Issued_on_Two_Bus_Simul_Util = 0.003010 
issued_two_Eff = 0.016127 
queue_avg = 19.077518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0775
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5418550 n_act=145315 n_pre=145299 n_ref_event=0 n_req=819170 n_rd=759204 n_rd_L2_A=0 n_write=0 n_wr_bk=217628 bw_util=0.5861
n_activity=6137415 dram_eff=0.6366
bk0: 47036a 4946354i bk1: 47089a 4901331i bk2: 47599a 4904812i bk3: 47641a 4858652i bk4: 47528a 4913210i bk5: 47533a 4857588i bk6: 47738a 4858851i bk7: 47914a 4849291i bk8: 47739a 4897279i bk9: 47292a 4911206i bk10: 47298a 4922243i bk11: 47556a 4871784i bk12: 47393a 4950683i bk13: 47127a 4939019i bk14: 47383a 4896451i bk15: 47338a 4908767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822607
Row_Buffer_Locality_read = 0.863072
Row_Buffer_Locality_write = 0.310293
Bank_Level_Parallism = 5.173252
Bank_Level_Parallism_Col = 4.516360
Bank_Level_Parallism_Ready = 1.964190
write_to_read_ratio_blp_rw_average = 0.371719
GrpLevelPara = 2.644907 

BW Util details:
bwutil = 0.586145 
total_CMD = 6666150 
util_bw = 3907328 
Wasted_Col = 1440283 
Wasted_Row = 367649 
Idle = 950890 

BW Util Bottlenecks: 
RCDc_limit = 965449 
RCDWRc_limit = 197072 
WTRc_limit = 937360 
RTWc_limit = 1375050 
CCDLc_limit = 582051 
rwq = 0 
CCDLc_limit_alone = 407834 
WTRc_limit_alone = 876295 
RTWc_limit_alone = 1261898 

Commands details: 
total_CMD = 6666150 
n_nop = 5418550 
Read = 759204 
Write = 0 
L2_Alloc = 0 
L2_WB = 217628 
n_act = 145315 
n_pre = 145299 
n_ref = 0 
n_req = 819170 
total_req = 976832 

Dual Bus Interface Util: 
issued_total_row = 290614 
issued_total_col = 976832 
Row_Bus_Util =  0.043595 
CoL_Bus_Util = 0.146536 
Either_Row_CoL_Bus_Util = 0.187155 
Issued_on_Two_Bus_Simul_Util = 0.002977 
issued_two_Eff = 0.015907 
queue_avg = 19.074686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0747
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6666150 n_nop=5420517 n_act=144627 n_pre=144611 n_ref_event=0 n_req=818839 n_rd=758941 n_rd_L2_A=0 n_write=0 n_wr_bk=217411 bw_util=0.5859
n_activity=6146741 dram_eff=0.6354
bk0: 46926a 4982984i bk1: 47002a 4910267i bk2: 47601a 4914310i bk3: 47376a 4919594i bk4: 47512a 4908775i bk5: 47470a 4888750i bk6: 47684a 4881102i bk7: 48157a 4827810i bk8: 47447a 4918134i bk9: 47622a 4870075i bk10: 47608a 4904029i bk11: 47301a 4933045i bk12: 47060a 4968122i bk13: 47282a 4956383i bk14: 47470a 4905272i bk15: 47423a 4899608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823376
Row_Buffer_Locality_read = 0.863808
Row_Buffer_Locality_write = 0.311079
Bank_Level_Parallism = 5.136677
Bank_Level_Parallism_Col = 4.490084
Bank_Level_Parallism_Ready = 1.964420
write_to_read_ratio_blp_rw_average = 0.370482
GrpLevelPara = 2.641189 

BW Util details:
bwutil = 0.585857 
total_CMD = 6666150 
util_bw = 3905408 
Wasted_Col = 1441260 
Wasted_Row = 371453 
Idle = 948029 

BW Util Bottlenecks: 
RCDc_limit = 959220 
RCDWRc_limit = 194832 
WTRc_limit = 934342 
RTWc_limit = 1364351 
CCDLc_limit = 575855 
rwq = 0 
CCDLc_limit_alone = 405493 
WTRc_limit_alone = 873294 
RTWc_limit_alone = 1255037 

Commands details: 
total_CMD = 6666150 
n_nop = 5420517 
Read = 758941 
Write = 0 
L2_Alloc = 0 
L2_WB = 217411 
n_act = 144627 
n_pre = 144611 
n_ref = 0 
n_req = 818839 
total_req = 976352 

Dual Bus Interface Util: 
issued_total_row = 289238 
issued_total_col = 976352 
Row_Bus_Util =  0.043389 
CoL_Bus_Util = 0.146464 
Either_Row_CoL_Bus_Util = 0.186859 
Issued_on_Two_Bus_Simul_Util = 0.002994 
issued_two_Eff = 0.016022 
queue_avg = 18.993340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9933

========= L2 cache stats =========
L2_cache_bank[0]: Access = 774216, Miss = 379481, Miss_rate = 0.490, Pending_hits = 4677, Reservation_fails = 4133
L2_cache_bank[1]: Access = 768047, Miss = 378810, Miss_rate = 0.493, Pending_hits = 4763, Reservation_fails = 3419
L2_cache_bank[2]: Access = 773485, Miss = 378977, Miss_rate = 0.490, Pending_hits = 5234, Reservation_fails = 3048
L2_cache_bank[3]: Access = 791491, Miss = 378681, Miss_rate = 0.478, Pending_hits = 12271, Reservation_fails = 3820
L2_cache_bank[4]: Access = 697670, Miss = 377692, Miss_rate = 0.541, Pending_hits = 3800, Reservation_fails = 3198
L2_cache_bank[5]: Access = 781867, Miss = 379747, Miss_rate = 0.486, Pending_hits = 4380, Reservation_fails = 3584
L2_cache_bank[6]: Access = 794534, Miss = 378340, Miss_rate = 0.476, Pending_hits = 20862, Reservation_fails = 4949
L2_cache_bank[7]: Access = 770784, Miss = 378526, Miss_rate = 0.491, Pending_hits = 4298, Reservation_fails = 5882
L2_cache_bank[8]: Access = 777736, Miss = 378716, Miss_rate = 0.487, Pending_hits = 4463, Reservation_fails = 2421
L2_cache_bank[9]: Access = 773527, Miss = 378682, Miss_rate = 0.490, Pending_hits = 4754, Reservation_fails = 2519
L2_cache_bank[10]: Access = 777679, Miss = 378255, Miss_rate = 0.486, Pending_hits = 5458, Reservation_fails = 3183
L2_cache_bank[11]: Access = 796969, Miss = 379647, Miss_rate = 0.476, Pending_hits = 12827, Reservation_fails = 1643
L2_cache_bank[12]: Access = 697152, Miss = 378331, Miss_rate = 0.543, Pending_hits = 4023, Reservation_fails = 1553
L2_cache_bank[13]: Access = 782809, Miss = 378285, Miss_rate = 0.483, Pending_hits = 4301, Reservation_fails = 2938
L2_cache_bank[14]: Access = 792259, Miss = 377678, Miss_rate = 0.477, Pending_hits = 20862, Reservation_fails = 3942
L2_cache_bank[15]: Access = 773648, Miss = 379793, Miss_rate = 0.491, Pending_hits = 4478, Reservation_fails = 4854
L2_cache_bank[16]: Access = 770143, Miss = 379280, Miss_rate = 0.492, Pending_hits = 4567, Reservation_fails = 2804
L2_cache_bank[17]: Access = 774045, Miss = 379637, Miss_rate = 0.490, Pending_hits = 4841, Reservation_fails = 3423
L2_cache_bank[18]: Access = 778178, Miss = 380012, Miss_rate = 0.488, Pending_hits = 5459, Reservation_fails = 5859
L2_cache_bank[19]: Access = 791025, Miss = 378540, Miss_rate = 0.479, Pending_hits = 12733, Reservation_fails = 3864
L2_cache_bank[20]: Access = 701639, Miss = 379714, Miss_rate = 0.541, Pending_hits = 4188, Reservation_fails = 2219
L2_cache_bank[21]: Access = 780971, Miss = 379490, Miss_rate = 0.486, Pending_hits = 4219, Reservation_fails = 2199
L2_cache_bank[22]: Access = 787784, Miss = 379308, Miss_rate = 0.481, Pending_hits = 20858, Reservation_fails = 2139
L2_cache_bank[23]: Access = 768590, Miss = 379633, Miss_rate = 0.494, Pending_hits = 4330, Reservation_fails = 2558
L2_total_cache_accesses = 18476248
L2_total_cache_misses = 9095255
L2_total_cache_miss_rate = 0.4923
L2_total_cache_pending_hits = 182646
L2_total_cache_reservation_fails = 80151
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2260173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 182646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2860636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 80151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6234619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 182646
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6938174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11538074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6938174
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 588
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 79563
L2_cache_data_port_util = 0.147
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=18476248
icnt_total_pkts_simt_to_mem=18476248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18476248
Req_Network_cycles = 2599431
Req_Network_injected_packets_per_cycle =       7.1078 
Req_Network_conflicts_per_cycle =       3.3355
Req_Network_conflicts_per_cycle_util =       3.4190
Req_Bank_Level_Parallism =       7.2859
Req_Network_in_buffer_full_per_cycle =       0.0013
Req_Network_in_buffer_avg_util =      13.1319
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3166

Reply_Network_injected_packets_num = 18476248
Reply_Network_cycles = 2599431
Reply_Network_injected_packets_per_cycle =        7.1078
Reply_Network_conflicts_per_cycle =        4.8528
Reply_Network_conflicts_per_cycle_util =       4.9634
Reply_Bank_Level_Parallism =       7.2698
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.5629
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2369
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 36 min, 41 sec (27401 sec)
gpgpu_simulation_rate = 40905 (inst/sec)
gpgpu_simulation_rate = 94 (cycle/sec)
gpgpu_silicon_slowdown = 14521276x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffe8fc8ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffe8fc8e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ef17f8bff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8compressiPi 
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8compressiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 129311
gpu_sim_insn = 113700859
gpu_ipc =     879.2822
gpu_tot_sim_cycle = 2728742
gpu_tot_sim_insn = 1234540152
gpu_tot_ipc =     452.4210
gpu_tot_issued_cta = 156720
gpu_occupancy = 94.6491% 
gpu_tot_occupancy = 73.0623% 
max_total_param_size = 0
gpu_stall_dramfull = 32129
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.4766
partiton_level_parallism_total  =       7.0779
partiton_level_parallism_util =       6.8256
partiton_level_parallism_util_total  =       7.2646
L2_BW  =     282.8990 GB/Sec
L2_BW_total  =     309.1624 GB/Sec
gpu_total_sim_rate=42583

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1094647, Miss = 374380, Miss_rate = 0.342, Pending_hits = 189620, Reservation_fails = 204774
	L1D_cache_core[1]: Access = 1096149, Miss = 376940, Miss_rate = 0.344, Pending_hits = 189515, Reservation_fails = 195432
	L1D_cache_core[2]: Access = 1103646, Miss = 378298, Miss_rate = 0.343, Pending_hits = 190859, Reservation_fails = 197378
	L1D_cache_core[3]: Access = 1097028, Miss = 376681, Miss_rate = 0.343, Pending_hits = 188331, Reservation_fails = 193937
	L1D_cache_core[4]: Access = 1098144, Miss = 376864, Miss_rate = 0.343, Pending_hits = 188945, Reservation_fails = 200221
	L1D_cache_core[5]: Access = 1098750, Miss = 376604, Miss_rate = 0.343, Pending_hits = 189568, Reservation_fails = 199580
	L1D_cache_core[6]: Access = 1096021, Miss = 375441, Miss_rate = 0.343, Pending_hits = 187218, Reservation_fails = 197302
	L1D_cache_core[7]: Access = 1097240, Miss = 376354, Miss_rate = 0.343, Pending_hits = 189144, Reservation_fails = 199394
	L1D_cache_core[8]: Access = 1098306, Miss = 376849, Miss_rate = 0.343, Pending_hits = 189483, Reservation_fails = 199461
	L1D_cache_core[9]: Access = 1092750, Miss = 376051, Miss_rate = 0.344, Pending_hits = 189761, Reservation_fails = 199739
	L1D_cache_core[10]: Access = 1098449, Miss = 376666, Miss_rate = 0.343, Pending_hits = 189766, Reservation_fails = 200289
	L1D_cache_core[11]: Access = 1099463, Miss = 375162, Miss_rate = 0.341, Pending_hits = 189246, Reservation_fails = 200469
	L1D_cache_core[12]: Access = 1097808, Miss = 376843, Miss_rate = 0.343, Pending_hits = 189265, Reservation_fails = 200277
	L1D_cache_core[13]: Access = 1099214, Miss = 379137, Miss_rate = 0.345, Pending_hits = 191147, Reservation_fails = 195252
	L1D_cache_core[14]: Access = 1096647, Miss = 375492, Miss_rate = 0.342, Pending_hits = 189277, Reservation_fails = 196210
	L1D_cache_core[15]: Access = 1102713, Miss = 378144, Miss_rate = 0.343, Pending_hits = 190216, Reservation_fails = 199391
	L1D_cache_core[16]: Access = 1103317, Miss = 376396, Miss_rate = 0.341, Pending_hits = 190555, Reservation_fails = 204771
	L1D_cache_core[17]: Access = 1100981, Miss = 379765, Miss_rate = 0.345, Pending_hits = 190433, Reservation_fails = 204063
	L1D_cache_core[18]: Access = 1099221, Miss = 377866, Miss_rate = 0.344, Pending_hits = 191239, Reservation_fails = 197807
	L1D_cache_core[19]: Access = 1098956, Miss = 374733, Miss_rate = 0.341, Pending_hits = 188423, Reservation_fails = 202688
	L1D_cache_core[20]: Access = 1099881, Miss = 374400, Miss_rate = 0.340, Pending_hits = 187043, Reservation_fails = 204304
	L1D_cache_core[21]: Access = 1098316, Miss = 377864, Miss_rate = 0.344, Pending_hits = 189049, Reservation_fails = 195153
	L1D_cache_core[22]: Access = 1097696, Miss = 374883, Miss_rate = 0.342, Pending_hits = 188364, Reservation_fails = 198550
	L1D_cache_core[23]: Access = 1099096, Miss = 377382, Miss_rate = 0.343, Pending_hits = 187994, Reservation_fails = 195388
	L1D_cache_core[24]: Access = 1102482, Miss = 379428, Miss_rate = 0.344, Pending_hits = 189977, Reservation_fails = 199317
	L1D_cache_core[25]: Access = 1098862, Miss = 377364, Miss_rate = 0.343, Pending_hits = 188400, Reservation_fails = 195716
	L1D_cache_core[26]: Access = 1097538, Miss = 374709, Miss_rate = 0.341, Pending_hits = 187258, Reservation_fails = 198561
	L1D_cache_core[27]: Access = 1095000, Miss = 376402, Miss_rate = 0.344, Pending_hits = 189304, Reservation_fails = 198949
	L1D_cache_core[28]: Access = 1092358, Miss = 376200, Miss_rate = 0.344, Pending_hits = 188977, Reservation_fails = 198429
	L1D_cache_core[29]: Access = 1098278, Miss = 376896, Miss_rate = 0.343, Pending_hits = 189681, Reservation_fails = 198496
	L1D_total_cache_accesses = 32948957
	L1D_total_cache_misses = 11300194
	L1D_total_cache_miss_rate = 0.3430
	L1D_total_cache_pending_hits = 5678058
	L1D_total_cache_reservation_fails = 5971298
	L1D_cache_data_port_util = 0.198
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9031080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5678058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4371683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5262843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6928511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5678058
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6939625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 708455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26009332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6939625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5236739
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 26104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 708455
ctas_completed 156720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
49947, 54084, 54402, 53873, 53100, 54707, 53245, 53878, 48517, 53433, 53148, 53139, 53630, 54280, 52910, 52705, 50373, 54887, 53750, 53899, 52517, 52926, 53373, 52965, 50417, 53854, 53440, 53072, 52965, 52414, 53357, 52628, 
gpgpu_n_tot_thrd_icount = 1637386720
gpgpu_n_tot_w_icount = 51168335
gpgpu_n_stall_shd_mem = 4806560
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12374122
gpgpu_n_mem_write_global = 6939625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 157931650
gpgpu_n_store_insn = 48648433
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 160481280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1681296
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3125264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12529409	W0_Idle:4353309	W0_Scoreboard:255034771	W1:4242679	W2:1543258	W3:826847	W4:557611	W5:408459	W6:363510	W7:260464	W8:232467	W9:197922	W10:193317	W11:171548	W12:176988	W13:160746	W14:169328	W15:185293	W16:239085	W17:174341	W18:168564	W19:172970	W20:193829	W21:189794	W22:222773	W23:236159	W24:254037	W25:246738	W26:322098	W27:333986	W28:429111	W29:570120	W30:945062	W31:1520809	W32:35258422
single_issue_nums: WS0:12507685	WS1:12940406	WS2:12880270	WS3:12839974	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90401552 {8:11300194,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 277585000 {40:6939625,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 42957120 {40:1073928,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 452007760 {40:11300194,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55517000 {8:6939625,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 42957120 {40:1073928,}
maxmflatency = 2657 
max_icnt2mem_latency = 1278 
maxmrqlatency = 2009 
max_icnt2sh_latency = 165 
averagemflatency = 406 
avg_icnt2mem_latency = 94 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 7 
mrq_lat_table:3417736 	426776 	574396 	816760 	1414270 	1278806 	1196309 	922458 	539681 	61521 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4065177 	11317749 	3825613 	105188 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	727882 	224604 	85484 	27957 	11996075 	3057777 	1354137 	1403936 	434015 	1880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11177209 	3383193 	2384345 	1579964 	676273 	111794 	969 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	2421 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8239      8159      8240      8244      8425      8417      7470      7439      8134      8178      7876      7863      8072      7927      8045      8112 
dram[1]:      8240      8266      8201      8189      8423      8415      8054      8055      8124      8111      7437      7874      8063      8097      8130      8017 
dram[2]:      8197      8137      8195      8190      8398      8398      7975      7353      7924      8207      7976      8132      8064      8162      8075      8090 
dram[3]:      8202      8170      8206      8221      8403      8398      7501      8008      7569      8134      8162      8173      7919      8167      7570      8065 
dram[4]:      8166      8159      8212      8206      8407      8407      7994      7431      8178      7761      8149      8191      7589      8149      8054      7902 
dram[5]:      6576      8177      8229      8251      8394      8391      7988      8005      8153      8144      8139      7968      8163      8175      8081      8099 
dram[6]:      8137      8194      8235      8226      8383      8369      7329      8071      8114      8157      8062      8076      8051      8075      8087      8079 
dram[7]:      8194      8167      8252      8247      8398      8398      7599      8065      8152      8101      8023      7641      8058      8061      8079      8163 
dram[8]:      8134      8151      8229      8213      8395      8391      8093      8070      8086      7793      8081      8149      8073      8052      8127      8122 
dram[9]:      8141      8161      8240      8257      8408      8408      8064      8065      8120      7907      8039      8057      7939      8102      7794      8147 
dram[10]:      7994      8228      8203      8190      8401      8401      7952      7989      7943      7632      8166      8187      8041      8102      7921      7598 
dram[11]:      8182      8183      8212      8206      8433      8433      7986      7947      7970      7945      8243      8236      8057      8021      8033      7967 
average row accesses per activate:
dram[0]:  6.086874  6.467694  6.000216  6.038658  5.961349  6.188171  5.947021  6.313140  6.064912  5.953857  6.093722  6.260192  6.043937  6.173205  5.791259  5.741418 
dram[1]:  6.047640  6.342794  5.890923  6.022784  6.084320  5.972302  6.154263  6.213188  6.091029  6.308018  6.087433  6.114925  6.178832  6.345960  5.817012  6.004979 
dram[2]:  6.320739  6.217470  6.064765  6.060925  6.161397  6.054619  6.329622  6.166075  6.253705  6.307323  6.391839  6.022251  6.160187  6.081670  6.013691  5.898709 
dram[3]:  5.878543  6.126861  6.033780  5.973089  6.345425  6.304680  6.001079  6.143900  6.321162  6.223797  5.848891  6.293562  6.259150  6.176556  5.837085  5.900851 
dram[4]:  6.023464  6.129161  6.096938  6.041245  5.848371  6.038207  6.283928  6.205297  6.266727  6.327955  6.296895  6.307420  6.117206  6.184571  5.806603  5.878384 
dram[5]:  6.117955  6.042804  6.015423  6.039896  6.040070  6.092325  6.115524  6.031907  6.191285  6.069525  6.418884  6.277746  5.888430  6.222824  5.873837  5.869638 
dram[6]:  6.063065  6.249687  6.083031  5.994605  5.993547  6.265003  6.145916  6.106586  6.124724  6.291865  6.600338  6.370910  6.223099  6.273285  5.803979  5.701560 
dram[7]:  6.062817  6.077228  6.114314  5.934609  5.997729  5.975484  6.071856  6.086577  6.390102  6.206541  6.411683  6.190928  6.202972  6.253566  5.853828  5.751650 
dram[8]:  6.128311  6.016756  6.212847  6.015371  6.019245  5.937394  6.344283  6.411178  6.093158  6.206179  6.090580  6.164520  6.158929  6.217157  5.702232  5.743974 
dram[9]:  5.860681  6.169222  6.105165  6.142936  5.877090  6.297057  6.178233  6.088512  6.314429  6.272543  6.120234  6.149047  6.155417  6.300772  5.674069  6.119069 
dram[10]:  6.130227  6.196699  5.944397  5.995162  6.000108  6.035234  5.980938  5.998181  6.030892  6.347851  6.182072  6.110648  6.042324  6.386563  5.812428  5.963943 
dram[11]:  6.232400  6.144323  5.993331  6.160760  6.081421  6.160886  6.035579  5.902620  6.108569  6.063147  6.056171  6.269958  6.337316  6.292480  5.788207  5.941781 
average row locality = 10649385/1746045 = 6.099147
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     51286     50870     51666     51859     51926     51624     52135     51702     52012     52118     51568     51711     51832     51655     51881     52098 
dram[1]:     51371     51050     51924     52015     51746     52077     51936     51646     51790     51426     51816     52006     51373     51538     51848     51748 
dram[2]:     51032     51370     51965     52074     51804     51895     51405     51783     51582     51491     51409     51994     51716     52001     51608     51970 
dram[3]:     51646     51421     51655     51963     51197     51529     51905     51781     51353     51611     52164     51588     51496     51724     51755     51741 
dram[4]:     51481     51314     51653     51793     52066     51895     51561     51755     51613     51594     51650     51531     51703     51826     51819     51805 
dram[5]:     51210     51584     51658     51821     51738     51811     51843     52190     51670     52030     51288     51643     51878     51473     51799     51926 
dram[6]:     51255     51246     51665     51783     51971     51504     51947     51894     51827     51626     51024     51360     51504     51515     51968     52186 
dram[7]:     51293     51525     51631     52062     51738     52056     52021     52042     51287     51679     51398     51716     51388     51529     51749     52013 
dram[8]:     51367     51587     51513     51834     51909     52109     51691     51559     51909     51718     51855     51780     51692     51613     52170     52261 
dram[9]:     51852     51384     51716     51795     52125     51477     51719     51885     51715     51905     51815     51749     51697     51705     52200     51466 
dram[10]:     51389     51441     51952     51993     51881     51886     52090     52266     52092     51644     51651     51908     51753     51487     51735     51690 
dram[11]:     51278     51356     51955     51728     51864     51823     52036     52510     51801     51975     51963     51653     51420     51642     51822     51775 
total dram reads = 9931135
bank skew: 52510/50870 = 1.03
chip skew: 828858/826275 = 1.00
number of total write accesses:
dram[0]:     13545     13512     13588     13613     13601     13550     13608     13575     13598     13587     13593     13577     13635     13624     13643     13650 
dram[1]:     13549     13533     13603     13605     13586     13622     13623     13621     13577     13553     13583     13627     13596     13646     13595     13569 
dram[2]:     13486     13554     13601     13607     13565     13593     13559     13603     13521     13541     13550     13586     13616     13677     13587     13626 
dram[3]:     13558     13599     13561     13596     13549     13509     13566     13598     13497     13544     13592     13578     13631     13648     13589     13601 
dram[4]:     13556     13575     13539     13556     13569     13536     13543     13621     13558     13531     13535     13550     13587     13593     13606     13650 
dram[5]:     13568     13630     13565     13607     13568     13610     13617     13598     13541     13584     13548     13574     13622     13587     13640     13629 
dram[6]:     13575     13555     13564     13659     13597     13542     13599     13563     13593     13587     13502     13595     13595     13578     13609     13626 
dram[7]:     13526     13548     13565     13582     13544     13619     13581     13645     13540     13568     13514     13524     13584     13569     13625     13637 
dram[8]:     13544     13574     13542     13585     13600     13591     13578     13560     13609     13585     13608     13558     13657     13648     13683     13621 
dram[9]:     13603     13581     13603     13572     13632     13533     13596     13597     13567     13578     13576     13573     13617     13641     13623     13564 
dram[10]:     13586     13630     13601     13612     13609     13640     13580     13637     13582     13559     13589     13610     13678     13646     13613     13562 
dram[11]:     13515     13581     13653     13527     13649     13612     13606     13683     13560     13548     13631     13546     13606     13600     13593     13624 
total dram writes = 2608845
bank skew: 13683/13486 = 1.01
chip skew: 217734/217105 = 1.00
average mf latency per bank:
dram[0]:        635       638       620       622       617       613       615       616       623       620       630       631       637       635       627       633
dram[1]:        630       646       623       637       617       633       613       630       620       637       620       645       636       657       629       648
dram[2]:        559       653       558       645       561       637       554       637       558       643       562       644       568       635       565       642
dram[3]:        649       636       650       640       641       628       633       625       641       627       640       629       642       630       636       635
dram[4]:        650       647       643       637       625       628       629       628       636       637       627       637       636       640       634       637
dram[5]:        638       661       636       657       631       637       629       639       636       645       636       646       639       654       634       654
dram[6]:        558       642       560       652       557       632       556       641       555       635       555       648       569       645       566       650
dram[7]:        641       631       643       635       633       628       640       624       637       632       644       631       658       642       647       635
dram[8]:        629       634       632       638       619       627       626       631       624       632       626       631       630       634       634       644
dram[9]:        630       646       638       644       624       648       631       648       622       644       627       651       635       651       637       653
dram[10]:        557       634       557       629       548       625       550       621       553       626       554       640       564       651       562       643
dram[11]:        637       628       635       628       631       619       629       621       637       626       643       639       648       643       644       627
maximum mf latency per bank:
dram[0]:       1510      1476      1609      2310      1855      1729      1581      1403      1656      1835      1560      1694      1625      1679      1686      1451
dram[1]:       1564      1772      1700      1395      2156      1950      1681      1515      1484      2046      1552      1639      1501      1667      1564      1596
dram[2]:       1514      1662      2156      1688      1627      1825      1466      1750      1635      1761      1454      2076      1890      1706      1754      1733
dram[3]:       1436      1606      1690      1516      1619      1781      1689      1591      1721      1719      1847      1665      1315      1584      1729      1911
dram[4]:       1550      2371      1763      2206      1710      1621      1499      1519      1878      1679      1628      1549      1630      1813      1951      1683
dram[5]:       1710      1602      1557      1565      1600      1725      1579      1650      1658      2021      1642      1787      1413      1537      1477      1678
dram[6]:       1495      1523      1708      2161      1914      1689      1608      2024      1785      1803      1595      1820      2044      1724      1818      1630
dram[7]:       1782      1802      1446      1913      1797      2048      1703      1671      1592      1601      1650      1511      1592      2028      1681      1762
dram[8]:       1650      1700      2126      1621      1984      1534      1610      1961      1916      1621      1566      1596      1634      1516      1419      1890
dram[9]:       1815      1595      1527      1673      1665      2657      1833      1947      1601      1950      1467      1671      1581      1610      1629      1696
dram[10]:       1737      1506      1680      1665      1806      1570      1691      1772      1656      1549      1696      1834      2116      1754      1832      1508
dram[11]:       1504      1712      1480      1772      1446      1854      1862      1612      2000      1515      1677      1452      1607      1634      1555      1884

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5679552 n_act=146403 n_pre=146387 n_ref_event=0 n_req=887835 n_rd=827943 n_rd_L2_A=0 n_write=0 n_wr_bk=217499 bw_util=0.5976
n_activity=6443563 dram_eff=0.649
bk0: 51286a 5246656i bk1: 50870a 5263631i bk2: 51666a 5222318i bk3: 51859a 5185717i bk4: 51926a 5177753i bk5: 51624a 5202951i bk6: 52135a 5167268i bk7: 51702a 5216007i bk8: 52012a 5223343i bk9: 52118a 5154790i bk10: 51568a 5223750i bk11: 51711a 5216862i bk12: 51832a 5221823i bk13: 51655a 5222352i bk14: 51881a 5227318i bk15: 52098a 5183446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835101
Row_Buffer_Locality_read = 0.873212
Row_Buffer_Locality_write = 0.308255
Bank_Level_Parallism = 4.993145
Bank_Level_Parallism_Col = 4.361391
Bank_Level_Parallism_Ready = 1.904213
write_to_read_ratio_blp_rw_average = 0.352394
GrpLevelPara = 2.610802 

BW Util details:
bwutil = 0.597587 
total_CMD = 6997762 
util_bw = 4181768 
Wasted_Col = 1448259 
Wasted_Row = 374683 
Idle = 993052 

BW Util Bottlenecks: 
RCDc_limit = 972055 
RCDWRc_limit = 194163 
WTRc_limit = 928676 
RTWc_limit = 1357208 
CCDLc_limit = 580095 
rwq = 0 
CCDLc_limit_alone = 412559 
WTRc_limit_alone = 870395 
RTWc_limit_alone = 1247953 

Commands details: 
total_CMD = 6997762 
n_nop = 5679552 
Read = 827943 
Write = 0 
L2_Alloc = 0 
L2_WB = 217499 
n_act = 146403 
n_pre = 146387 
n_ref = 0 
n_req = 887835 
total_req = 1045442 

Dual Bus Interface Util: 
issued_total_row = 292790 
issued_total_col = 1045442 
Row_Bus_Util =  0.041841 
CoL_Bus_Util = 0.149397 
Either_Row_CoL_Bus_Util = 0.188376 
Issued_on_Two_Bus_Simul_Util = 0.002861 
issued_two_Eff = 0.015189 
queue_avg = 18.413982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.414
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5682141 n_act=145434 n_pre=145418 n_ref_event=0 n_req=887260 n_rd=827310 n_rd_L2_A=0 n_write=0 n_wr_bk=217488 bw_util=0.5972
n_activity=6440343 dram_eff=0.6489
bk0: 51371a 5251618i bk1: 51050a 5250528i bk2: 51924a 5181435i bk3: 52015a 5177726i bk4: 51746a 5214842i bk5: 52077a 5156084i bk6: 51936a 5195319i bk7: 51646a 5212113i bk8: 51790a 5224661i bk9: 51426a 5208813i bk10: 51816a 5235896i bk11: 52006a 5195023i bk12: 51373a 5259098i bk13: 51538a 5245260i bk14: 51848a 5196166i bk15: 51748a 5226757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836086
Row_Buffer_Locality_read = 0.874131
Row_Buffer_Locality_write = 0.311076
Bank_Level_Parallism = 4.987316
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.908114
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.597218 
total_CMD = 6997762 
util_bw = 4179192 
Wasted_Col = 1453597 
Wasted_Row = 365483 
Idle = 999490 

BW Util Bottlenecks: 
RCDc_limit = 965411 
RCDWRc_limit = 195229 
WTRc_limit = 928897 
RTWc_limit = 1370627 
CCDLc_limit = 580786 
rwq = 0 
CCDLc_limit_alone = 411291 
WTRc_limit_alone = 869673 
RTWc_limit_alone = 1260356 

Commands details: 
total_CMD = 6997762 
n_nop = 5682141 
Read = 827310 
Write = 0 
L2_Alloc = 0 
L2_WB = 217488 
n_act = 145434 
n_pre = 145418 
n_ref = 0 
n_req = 887260 
total_req = 1044798 

Dual Bus Interface Util: 
issued_total_row = 290852 
issued_total_col = 1044798 
Row_Bus_Util =  0.041564 
CoL_Bus_Util = 0.149305 
Either_Row_CoL_Bus_Util = 0.188006 
Issued_on_Two_Bus_Simul_Util = 0.002862 
issued_two_Eff = 0.015224 
queue_avg = 18.225204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2252
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5684413 n_act=144140 n_pre=144124 n_ref_event=0 n_req=886903 n_rd=827099 n_rd_L2_A=0 n_write=0 n_wr_bk=217272 bw_util=0.597
n_activity=6440492 dram_eff=0.6486
bk0: 51032a 5296493i bk1: 51370a 5230655i bk2: 51965a 5216408i bk3: 52074a 5193922i bk4: 51804a 5232835i bk5: 51895a 5187743i bk6: 51405a 5246475i bk7: 51783a 5190739i bk8: 51582a 5238999i bk9: 51491a 5238618i bk10: 51409a 5263104i bk11: 51994a 5197959i bk12: 51716a 5245744i bk13: 52001a 5203053i bk14: 51608a 5239446i bk15: 51970a 5191697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837479
Row_Buffer_Locality_read = 0.875502
Row_Buffer_Locality_write = 0.311618
Bank_Level_Parallism = 4.953044
Bank_Level_Parallism_Col = 4.333911
Bank_Level_Parallism_Ready = 1.898213
write_to_read_ratio_blp_rw_average = 0.353104
GrpLevelPara = 2.602207 

BW Util details:
bwutil = 0.596974 
total_CMD = 6997762 
util_bw = 4177484 
Wasted_Col = 1449300 
Wasted_Row = 372666 
Idle = 998312 

BW Util Bottlenecks: 
RCDc_limit = 955364 
RCDWRc_limit = 194968 
WTRc_limit = 911008 
RTWc_limit = 1364752 
CCDLc_limit = 590552 
rwq = 0 
CCDLc_limit_alone = 421125 
WTRc_limit_alone = 852189 
RTWc_limit_alone = 1254144 

Commands details: 
total_CMD = 6997762 
n_nop = 5684413 
Read = 827099 
Write = 0 
L2_Alloc = 0 
L2_WB = 217272 
n_act = 144140 
n_pre = 144124 
n_ref = 0 
n_req = 886903 
total_req = 1044371 

Dual Bus Interface Util: 
issued_total_row = 288264 
issued_total_col = 1044371 
Row_Bus_Util =  0.041194 
CoL_Bus_Util = 0.149244 
Either_Row_CoL_Bus_Util = 0.187681 
Issued_on_Two_Bus_Simul_Util = 0.002756 
issued_two_Eff = 0.014685 
queue_avg = 18.400202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4002
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5682999 n_act=145320 n_pre=145304 n_ref_event=0 n_req=886263 n_rd=826529 n_rd_L2_A=0 n_write=0 n_wr_bk=217216 bw_util=0.5966
n_activity=6454892 dram_eff=0.6468
bk0: 51646a 5209252i bk1: 51421a 5234876i bk2: 51655a 5226710i bk3: 51963a 5176710i bk4: 51197a 5254599i bk5: 51529a 5210228i bk6: 51905a 5196587i bk7: 51781a 5192301i bk8: 51353a 5262835i bk9: 51611a 5203513i bk10: 52164a 5208081i bk11: 51588a 5228310i bk12: 51496a 5264515i bk13: 51724a 5225937i bk14: 51755a 5225579i bk15: 51741a 5206993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836031
Row_Buffer_Locality_read = 0.874257
Row_Buffer_Locality_write = 0.307095
Bank_Level_Parallism = 4.958465
Bank_Level_Parallism_Col = 4.331569
Bank_Level_Parallism_Ready = 1.898577
write_to_read_ratio_blp_rw_average = 0.353563
GrpLevelPara = 2.600471 

BW Util details:
bwutil = 0.596616 
total_CMD = 6997762 
util_bw = 4174980 
Wasted_Col = 1464526 
Wasted_Row = 372329 
Idle = 985927 

BW Util Bottlenecks: 
RCDc_limit = 968493 
RCDWRc_limit = 196237 
WTRc_limit = 924032 
RTWc_limit = 1374342 
CCDLc_limit = 588537 
rwq = 0 
CCDLc_limit_alone = 419065 
WTRc_limit_alone = 865565 
RTWc_limit_alone = 1263337 

Commands details: 
total_CMD = 6997762 
n_nop = 5682999 
Read = 826529 
Write = 0 
L2_Alloc = 0 
L2_WB = 217216 
n_act = 145320 
n_pre = 145304 
n_ref = 0 
n_req = 886263 
total_req = 1043745 

Dual Bus Interface Util: 
issued_total_row = 290624 
issued_total_col = 1043745 
Row_Bus_Util =  0.041531 
CoL_Bus_Util = 0.149154 
Either_Row_CoL_Bus_Util = 0.187883 
Issued_on_Two_Bus_Simul_Util = 0.002802 
issued_two_Eff = 0.014912 
queue_avg = 18.100517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5683000 n_act=145107 n_pre=145091 n_ref_event=0 n_req=886760 n_rd=827059 n_rd_L2_A=0 n_write=0 n_wr_bk=217105 bw_util=0.5969
n_activity=6435185 dram_eff=0.649
bk0: 51481a 5238730i bk1: 51314a 5217941i bk2: 51653a 5235445i bk3: 51793a 5177466i bk4: 52066a 5189547i bk5: 51895a 5179646i bk6: 51561a 5242508i bk7: 51755a 5174275i bk8: 51613a 5220159i bk9: 51594a 5216138i bk10: 51650a 5242140i bk11: 51531a 5233043i bk12: 51703a 5245356i bk13: 51826a 5204504i bk14: 51819a 5223415i bk15: 51805a 5185815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836363
Row_Buffer_Locality_read = 0.874485
Row_Buffer_Locality_write = 0.308236
Bank_Level_Parallism = 4.991488
Bank_Level_Parallism_Col = 4.364987
Bank_Level_Parallism_Ready = 1.910791
write_to_read_ratio_blp_rw_average = 0.354604
GrpLevelPara = 2.610545 

BW Util details:
bwutil = 0.596856 
total_CMD = 6997762 
util_bw = 4176656 
Wasted_Col = 1447863 
Wasted_Row = 368882 
Idle = 1004361 

BW Util Bottlenecks: 
RCDc_limit = 966939 
RCDWRc_limit = 194365 
WTRc_limit = 915958 
RTWc_limit = 1366732 
CCDLc_limit = 581336 
rwq = 0 
CCDLc_limit_alone = 411374 
WTRc_limit_alone = 856982 
RTWc_limit_alone = 1255746 

Commands details: 
total_CMD = 6997762 
n_nop = 5683000 
Read = 827059 
Write = 0 
L2_Alloc = 0 
L2_WB = 217105 
n_act = 145107 
n_pre = 145091 
n_ref = 0 
n_req = 886760 
total_req = 1044164 

Dual Bus Interface Util: 
issued_total_row = 290198 
issued_total_col = 1044164 
Row_Bus_Util =  0.041470 
CoL_Bus_Util = 0.149214 
Either_Row_CoL_Bus_Util = 0.187883 
Issued_on_Two_Bus_Simul_Util = 0.002801 
issued_two_Eff = 0.014908 
queue_avg = 18.411339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4113
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5680665 n_act=146002 n_pre=145986 n_ref_event=0 n_req=887410 n_rd=827562 n_rd_L2_A=0 n_write=0 n_wr_bk=217488 bw_util=0.5974
n_activity=6441382 dram_eff=0.649
bk0: 51210a 5253490i bk1: 51584a 5181378i bk2: 51658a 5214951i bk3: 51821a 5201565i bk4: 51738a 5212100i bk5: 51811a 5183004i bk6: 51843a 5213762i bk7: 52190a 5160816i bk8: 51670a 5221364i bk9: 52030a 5186167i bk10: 51288a 5261176i bk11: 51643a 5235078i bk12: 51878a 5231518i bk13: 51473a 5215597i bk14: 51799a 5220596i bk15: 51926a 5184552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835474
Row_Buffer_Locality_read = 0.873609
Row_Buffer_Locality_write = 0.308147
Bank_Level_Parallism = 4.997641
Bank_Level_Parallism_Col = 4.362283
Bank_Level_Parallism_Ready = 1.906933
write_to_read_ratio_blp_rw_average = 0.352889
GrpLevelPara = 2.609875 

BW Util details:
bwutil = 0.597362 
total_CMD = 6997762 
util_bw = 4180200 
Wasted_Col = 1448861 
Wasted_Row = 368438 
Idle = 1000263 

BW Util Bottlenecks: 
RCDc_limit = 972472 
RCDWRc_limit = 196066 
WTRc_limit = 933043 
RTWc_limit = 1366007 
CCDLc_limit = 579030 
rwq = 0 
CCDLc_limit_alone = 409170 
WTRc_limit_alone = 872437 
RTWc_limit_alone = 1256753 

Commands details: 
total_CMD = 6997762 
n_nop = 5680665 
Read = 827562 
Write = 0 
L2_Alloc = 0 
L2_WB = 217488 
n_act = 146002 
n_pre = 145986 
n_ref = 0 
n_req = 887410 
total_req = 1045050 

Dual Bus Interface Util: 
issued_total_row = 291988 
issued_total_col = 1045050 
Row_Bus_Util =  0.041726 
CoL_Bus_Util = 0.149341 
Either_Row_CoL_Bus_Util = 0.188217 
Issued_on_Two_Bus_Simul_Util = 0.002850 
issued_two_Eff = 0.015140 
queue_avg = 18.500765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5008
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5684609 n_act=144430 n_pre=144414 n_ref_event=0 n_req=886086 n_rd=826275 n_rd_L2_A=0 n_write=0 n_wr_bk=217339 bw_util=0.5965
n_activity=6438448 dram_eff=0.6484
bk0: 51255a 5245193i bk1: 51246a 5237288i bk2: 51665a 5255875i bk3: 51783a 5178261i bk4: 51971a 5225388i bk5: 51504a 5228262i bk6: 51947a 5216213i bk7: 51894a 5205724i bk8: 51827a 5226429i bk9: 51626a 5221278i bk10: 51024a 5291434i bk11: 51360a 5212819i bk12: 51504a 5246834i bk13: 51515a 5260825i bk14: 51968a 5213252i bk15: 52186a 5151993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837002
Row_Buffer_Locality_read = 0.875184
Row_Buffer_Locality_write = 0.309525
Bank_Level_Parallism = 4.954175
Bank_Level_Parallism_Col = 4.333897
Bank_Level_Parallism_Ready = 1.891444
write_to_read_ratio_blp_rw_average = 0.354618
GrpLevelPara = 2.603968 

BW Util details:
bwutil = 0.596542 
total_CMD = 6997762 
util_bw = 4174456 
Wasted_Col = 1452776 
Wasted_Row = 371190 
Idle = 999340 

BW Util Bottlenecks: 
RCDc_limit = 957755 
RCDWRc_limit = 196563 
WTRc_limit = 921188 
RTWc_limit = 1359493 
CCDLc_limit = 590015 
rwq = 0 
CCDLc_limit_alone = 420796 
WTRc_limit_alone = 863172 
RTWc_limit_alone = 1248290 

Commands details: 
total_CMD = 6997762 
n_nop = 5684609 
Read = 826275 
Write = 0 
L2_Alloc = 0 
L2_WB = 217339 
n_act = 144430 
n_pre = 144414 
n_ref = 0 
n_req = 886086 
total_req = 1043614 

Dual Bus Interface Util: 
issued_total_row = 288844 
issued_total_col = 1043614 
Row_Bus_Util =  0.041277 
CoL_Bus_Util = 0.149135 
Either_Row_CoL_Bus_Util = 0.187653 
Issued_on_Two_Bus_Simul_Util = 0.002759 
issued_two_Eff = 0.014701 
queue_avg = 18.215349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2153
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5681947 n_act=145544 n_pre=145528 n_ref_event=0 n_req=886858 n_rd=827127 n_rd_L2_A=0 n_write=0 n_wr_bk=217171 bw_util=0.5969
n_activity=6449069 dram_eff=0.6477
bk0: 51293a 5252992i bk1: 51525a 5218435i bk2: 51631a 5244966i bk3: 52062a 5176454i bk4: 51738a 5224059i bk5: 52056a 5160387i bk6: 52021a 5190669i bk7: 52042a 5179479i bk8: 51287a 5257394i bk9: 51679a 5213251i bk10: 51398a 5281227i bk11: 51716a 5220935i bk12: 51388a 5261469i bk13: 51529a 5239320i bk14: 51749a 5210284i bk15: 52013a 5181858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835888
Row_Buffer_Locality_read = 0.873804
Row_Buffer_Locality_write = 0.310844
Bank_Level_Parallism = 4.967782
Bank_Level_Parallism_Col = 4.336565
Bank_Level_Parallism_Ready = 1.893721
write_to_read_ratio_blp_rw_average = 0.352561
GrpLevelPara = 2.601796 

BW Util details:
bwutil = 0.596933 
total_CMD = 6997762 
util_bw = 4177192 
Wasted_Col = 1460541 
Wasted_Row = 367012 
Idle = 993017 

BW Util Bottlenecks: 
RCDc_limit = 971293 
RCDWRc_limit = 194182 
WTRc_limit = 926907 
RTWc_limit = 1364280 
CCDLc_limit = 588581 
rwq = 0 
CCDLc_limit_alone = 420408 
WTRc_limit_alone = 867860 
RTWc_limit_alone = 1255154 

Commands details: 
total_CMD = 6997762 
n_nop = 5681947 
Read = 827127 
Write = 0 
L2_Alloc = 0 
L2_WB = 217171 
n_act = 145544 
n_pre = 145528 
n_ref = 0 
n_req = 886858 
total_req = 1044298 

Dual Bus Interface Util: 
issued_total_row = 291072 
issued_total_col = 1044298 
Row_Bus_Util =  0.041595 
CoL_Bus_Util = 0.149233 
Either_Row_CoL_Bus_Util = 0.188034 
Issued_on_Two_Bus_Simul_Util = 0.002794 
issued_two_Eff = 0.014862 
queue_avg = 18.220392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2204
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5679609 n_act=146001 n_pre=145985 n_ref_event=0 n_req=888439 n_rd=828567 n_rd_L2_A=0 n_write=0 n_wr_bk=217543 bw_util=0.598
n_activity=6444377 dram_eff=0.6493
bk0: 51367a 5233182i bk1: 51587a 5205887i bk2: 51513a 5261806i bk3: 51834a 5183635i bk4: 51909a 5196134i bk5: 52109a 5159624i bk6: 51691a 5223397i bk7: 51559a 5242299i bk8: 51909a 5205453i bk9: 51718a 5192650i bk10: 51855a 5226660i bk11: 51780a 5233212i bk12: 51692a 5247351i bk13: 51613a 5199727i bk14: 52170a 5199663i bk15: 52261a 5164801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835666
Row_Buffer_Locality_read = 0.873611
Row_Buffer_Locality_write = 0.310546
Bank_Level_Parallism = 4.993765
Bank_Level_Parallism_Col = 4.357230
Bank_Level_Parallism_Ready = 1.902951
write_to_read_ratio_blp_rw_average = 0.352672
GrpLevelPara = 2.612312 

BW Util details:
bwutil = 0.597968 
total_CMD = 6997762 
util_bw = 4184440 
Wasted_Col = 1445250 
Wasted_Row = 373017 
Idle = 995055 

BW Util Bottlenecks: 
RCDc_limit = 967472 
RCDWRc_limit = 193328 
WTRc_limit = 932832 
RTWc_limit = 1359157 
CCDLc_limit = 583969 
rwq = 0 
CCDLc_limit_alone = 414138 
WTRc_limit_alone = 872198 
RTWc_limit_alone = 1249960 

Commands details: 
total_CMD = 6997762 
n_nop = 5679609 
Read = 828567 
Write = 0 
L2_Alloc = 0 
L2_WB = 217543 
n_act = 146001 
n_pre = 145985 
n_ref = 0 
n_req = 888439 
total_req = 1046110 

Dual Bus Interface Util: 
issued_total_row = 291986 
issued_total_col = 1046110 
Row_Bus_Util =  0.041726 
CoL_Bus_Util = 0.149492 
Either_Row_CoL_Bus_Util = 0.188368 
Issued_on_Two_Bus_Simul_Util = 0.002850 
issued_two_Eff = 0.015130 
queue_avg = 18.509876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5099
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5681435 n_act=145382 n_pre=145366 n_ref_event=0 n_req=888096 n_rd=828205 n_rd_L2_A=0 n_write=0 n_wr_bk=217456 bw_util=0.5977
n_activity=6436574 dram_eff=0.6498
bk0: 51852a 5183255i bk1: 51384a 5201145i bk2: 51716a 5226757i bk3: 51795a 5215840i bk4: 52125a 5164561i bk5: 51477a 5190873i bk6: 51719a 5223890i bk7: 51885a 5171611i bk8: 51715a 5249017i bk9: 51905a 5209922i bk10: 51815a 5232579i bk11: 51749a 5202764i bk12: 51697a 5246981i bk13: 51705a 5233138i bk14: 52200a 5182182i bk15: 51466a 5222675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836299
Row_Buffer_Locality_read = 0.874150
Row_Buffer_Locality_write = 0.312885
Bank_Level_Parallism = 5.002525
Bank_Level_Parallism_Col = 4.365115
Bank_Level_Parallism_Ready = 1.903193
write_to_read_ratio_blp_rw_average = 0.354341
GrpLevelPara = 2.614531 

BW Util details:
bwutil = 0.597712 
total_CMD = 6997762 
util_bw = 4182644 
Wasted_Col = 1447446 
Wasted_Row = 366512 
Idle = 1001160 

BW Util Bottlenecks: 
RCDc_limit = 960573 
RCDWRc_limit = 193256 
WTRc_limit = 929934 
RTWc_limit = 1379850 
CCDLc_limit = 589395 
rwq = 0 
CCDLc_limit_alone = 417955 
WTRc_limit_alone = 870773 
RTWc_limit_alone = 1267571 

Commands details: 
total_CMD = 6997762 
n_nop = 5681435 
Read = 828205 
Write = 0 
L2_Alloc = 0 
L2_WB = 217456 
n_act = 145382 
n_pre = 145366 
n_ref = 0 
n_req = 888096 
total_req = 1045661 

Dual Bus Interface Util: 
issued_total_row = 290748 
issued_total_col = 1045661 
Row_Bus_Util =  0.041549 
CoL_Bus_Util = 0.149428 
Either_Row_CoL_Bus_Util = 0.188107 
Issued_on_Two_Bus_Simul_Util = 0.002870 
issued_two_Eff = 0.015256 
queue_avg = 18.598009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.598
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5678104 n_act=146473 n_pre=146457 n_ref_event=0 n_req=888893 n_rd=828858 n_rd_L2_A=0 n_write=0 n_wr_bk=217734 bw_util=0.5982
n_activity=6449615 dram_eff=0.6491
bk0: 51389a 5243333i bk1: 51441a 5199198i bk2: 51952a 5202335i bk3: 51993a 5156887i bk4: 51881a 5212649i bk5: 51886a 5155269i bk6: 52090a 5158388i bk7: 52266a 5144856i bk8: 52092a 5192072i bk9: 51644a 5205780i bk10: 51651a 5217470i bk11: 51908a 5170114i bk12: 51753a 5247574i bk13: 51487a 5236327i bk14: 51735a 5194141i bk15: 51690a 5206687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835219
Row_Buffer_Locality_read = 0.873256
Row_Buffer_Locality_write = 0.310069
Bank_Level_Parallism = 5.014906
Bank_Level_Parallism_Col = 4.378023
Bank_Level_Parallism_Ready = 1.906255
write_to_read_ratio_blp_rw_average = 0.353588
GrpLevelPara = 2.606519 

BW Util details:
bwutil = 0.598244 
total_CMD = 6997762 
util_bw = 4186368 
Wasted_Col = 1462479 
Wasted_Row = 370286 
Idle = 978629 

BW Util Bottlenecks: 
RCDc_limit = 974097 
RCDWRc_limit = 197197 
WTRc_limit = 938241 
RTWc_limit = 1378488 
CCDLc_limit = 597889 
rwq = 0 
CCDLc_limit_alone = 423460 
WTRc_limit_alone = 877162 
RTWc_limit_alone = 1265138 

Commands details: 
total_CMD = 6997762 
n_nop = 5678104 
Read = 828858 
Write = 0 
L2_Alloc = 0 
L2_WB = 217734 
n_act = 146473 
n_pre = 146457 
n_ref = 0 
n_req = 888893 
total_req = 1046592 

Dual Bus Interface Util: 
issued_total_row = 292930 
issued_total_col = 1046592 
Row_Bus_Util =  0.041861 
CoL_Bus_Util = 0.149561 
Either_Row_CoL_Bus_Util = 0.188583 
Issued_on_Two_Bus_Simul_Util = 0.002839 
issued_two_Eff = 0.015052 
queue_avg = 18.594830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5948
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6997762 n_nop=5680003 n_act=145809 n_pre=145793 n_ref_event=0 n_req=888582 n_rd=828601 n_rd_L2_A=0 n_write=0 n_wr_bk=217534 bw_util=0.598
n_activity=6459389 dram_eff=0.6478
bk0: 51278a 5280681i bk1: 51356a 5203903i bk2: 51955a 5211753i bk3: 51728a 5214104i bk4: 51864a 5206917i bk5: 51823a 5185624i bk6: 52036a 5177641i bk7: 52510a 5123079i bk8: 51801a 5215840i bk9: 51975a 5167708i bk10: 51963a 5200881i bk11: 51653a 5231362i bk12: 51420a 5264929i bk13: 51642a 5250213i bk14: 51822a 5201519i bk15: 51775a 5194925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835908
Row_Buffer_Locality_read = 0.873922
Row_Buffer_Locality_write = 0.310765
Bank_Level_Parallism = 4.981941
Bank_Level_Parallism_Col = 4.354746
Bank_Level_Parallism_Ready = 1.906734
write_to_read_ratio_blp_rw_average = 0.353076
GrpLevelPara = 2.604394 

BW Util details:
bwutil = 0.597983 
total_CMD = 6997762 
util_bw = 4184540 
Wasted_Col = 1464230 
Wasted_Row = 373932 
Idle = 975060 

BW Util Bottlenecks: 
RCDc_limit = 967470 
RCDWRc_limit = 194917 
WTRc_limit = 935335 
RTWc_limit = 1369158 
CCDLc_limit = 592604 
rwq = 0 
CCDLc_limit_alone = 421860 
WTRc_limit_alone = 874263 
RTWc_limit_alone = 1259486 

Commands details: 
total_CMD = 6997762 
n_nop = 5680003 
Read = 828601 
Write = 0 
L2_Alloc = 0 
L2_WB = 217534 
n_act = 145809 
n_pre = 145793 
n_ref = 0 
n_req = 888582 
total_req = 1046135 

Dual Bus Interface Util: 
issued_total_row = 291602 
issued_total_col = 1046135 
Row_Bus_Util =  0.041671 
CoL_Bus_Util = 0.149496 
Either_Row_CoL_Bus_Util = 0.188311 
Issued_on_Two_Bus_Simul_Util = 0.002855 
issued_two_Eff = 0.015161 
queue_avg = 18.536966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 809119, Miss = 414306, Miss_rate = 0.512, Pending_hits = 4677, Reservation_fails = 4133
L2_cache_bank[1]: Access = 802942, Miss = 413637, Miss_rate = 0.515, Pending_hits = 4763, Reservation_fails = 3419
L2_cache_bank[2]: Access = 808376, Miss = 413804, Miss_rate = 0.512, Pending_hits = 5234, Reservation_fails = 3048
L2_cache_bank[3]: Access = 826379, Miss = 413506, Miss_rate = 0.500, Pending_hits = 12271, Reservation_fails = 3820
L2_cache_bank[4]: Access = 732597, Miss = 412521, Miss_rate = 0.563, Pending_hits = 3800, Reservation_fails = 3198
L2_cache_bank[5]: Access = 816770, Miss = 414578, Miss_rate = 0.508, Pending_hits = 4380, Reservation_fails = 3584
L2_cache_bank[6]: Access = 829417, Miss = 413171, Miss_rate = 0.498, Pending_hits = 20862, Reservation_fails = 4949
L2_cache_bank[7]: Access = 805689, Miss = 413358, Miss_rate = 0.513, Pending_hits = 4298, Reservation_fails = 5882
L2_cache_bank[8]: Access = 812620, Miss = 413546, Miss_rate = 0.509, Pending_hits = 4463, Reservation_fails = 2421
L2_cache_bank[9]: Access = 808406, Miss = 413513, Miss_rate = 0.512, Pending_hits = 4754, Reservation_fails = 2519
L2_cache_bank[10]: Access = 812567, Miss = 413084, Miss_rate = 0.508, Pending_hits = 5458, Reservation_fails = 3183
L2_cache_bank[11]: Access = 831873, Miss = 414478, Miss_rate = 0.498, Pending_hits = 12827, Reservation_fails = 1643
L2_cache_bank[12]: Access = 732037, Miss = 413161, Miss_rate = 0.564, Pending_hits = 4023, Reservation_fails = 1553
L2_cache_bank[13]: Access = 817711, Miss = 413114, Miss_rate = 0.505, Pending_hits = 4301, Reservation_fails = 2938
L2_cache_bank[14]: Access = 827157, Miss = 412505, Miss_rate = 0.499, Pending_hits = 20863, Reservation_fails = 3942
L2_cache_bank[15]: Access = 808543, Miss = 414622, Miss_rate = 0.513, Pending_hits = 4480, Reservation_fails = 4854
L2_cache_bank[16]: Access = 805028, Miss = 414106, Miss_rate = 0.514, Pending_hits = 4567, Reservation_fails = 2804
L2_cache_bank[17]: Access = 808937, Miss = 414461, Miss_rate = 0.512, Pending_hits = 4841, Reservation_fails = 3423
L2_cache_bank[18]: Access = 813070, Miss = 414839, Miss_rate = 0.510, Pending_hits = 5459, Reservation_fails = 5859
L2_cache_bank[19]: Access = 825931, Miss = 413366, Miss_rate = 0.500, Pending_hits = 12733, Reservation_fails = 3864
L2_cache_bank[20]: Access = 736546, Miss = 414543, Miss_rate = 0.563, Pending_hits = 4188, Reservation_fails = 2219
L2_cache_bank[21]: Access = 815851, Miss = 414315, Miss_rate = 0.508, Pending_hits = 4219, Reservation_fails = 2199
L2_cache_bank[22]: Access = 822690, Miss = 414139, Miss_rate = 0.503, Pending_hits = 20860, Reservation_fails = 2139
L2_cache_bank[23]: Access = 803491, Miss = 414462, Miss_rate = 0.516, Pending_hits = 4330, Reservation_fails = 2558
L2_total_cache_accesses = 19313747
L2_total_cache_misses = 9931135
L2_total_cache_miss_rate = 0.5142
L2_total_cache_pending_hits = 182651
L2_total_cache_reservation_fails = 80151
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2260336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 182651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3069657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 80151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6861478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 182651
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6939625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12374122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6939625
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 588
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 79563
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.152

icnt_total_pkts_mem_to_simt=19313747
icnt_total_pkts_simt_to_mem=19313747
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 19313747
Req_Network_cycles = 2728742
Req_Network_injected_packets_per_cycle =       7.0779 
Req_Network_conflicts_per_cycle =       3.2403
Req_Network_conflicts_per_cycle_util =       3.3258
Req_Bank_Level_Parallism =       7.2646
Req_Network_in_buffer_full_per_cycle =       0.0013
Req_Network_in_buffer_avg_util =      12.5412
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3143

Reply_Network_injected_packets_num = 19313747
Reply_Network_cycles = 2728742
Reply_Network_injected_packets_per_cycle =        7.0779
Reply_Network_conflicts_per_cycle =        5.0366
Reply_Network_conflicts_per_cycle_util =       5.1578
Reply_Bank_Level_Parallism =       7.2482
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.5481
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2359
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 3 min, 11 sec (28991 sec)
gpgpu_simulation_rate = 42583 (inst/sec)
gpgpu_simulation_rate = 94 (cycle/sec)
gpgpu_silicon_slowdown = 14521276x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_afforest] = 28937458.536000 ms.
Verifying...
	runtime [serial] = 725.487000 ms.
Wrong
GPGPU-Sim: *** exit detected ***
