// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Layer1_Pooling,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xazu3eg-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.382000,HLS_SYN_LAT=14,HLS_SYN_TPT=13,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5174,HLS_SYN_LUT=6507,HLS_VERSION=2018_3}" *)

module Layer1_Pooling (
        ap_clk,
        ap_rst_n,
        a0_Data_TDATA,
        a0_Data_TVALID,
        a0_Data_TREADY,
        a1_Data_TDATA,
        a1_Data_TVALID,
        a1_Data_TREADY,
        a2_Data_TDATA,
        a2_Data_TVALID,
        a2_Data_TREADY,
        a3_Data_TDATA,
        a3_Data_TVALID,
        a3_Data_TREADY,
        Pa_Data_TDATA,
        Pa_Data_TVALID,
        Pa_Data_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 13'd1;
parameter    ap_ST_fsm_pp0_stage1 = 13'd2;
parameter    ap_ST_fsm_pp0_stage2 = 13'd4;
parameter    ap_ST_fsm_pp0_stage3 = 13'd8;
parameter    ap_ST_fsm_pp0_stage4 = 13'd16;
parameter    ap_ST_fsm_pp0_stage5 = 13'd32;
parameter    ap_ST_fsm_pp0_stage6 = 13'd64;
parameter    ap_ST_fsm_pp0_stage7 = 13'd128;
parameter    ap_ST_fsm_pp0_stage8 = 13'd256;
parameter    ap_ST_fsm_pp0_stage9 = 13'd512;
parameter    ap_ST_fsm_pp0_stage10 = 13'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 13'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 13'd4096;

input   ap_clk;
input   ap_rst_n;
input  [415:0] a0_Data_TDATA;
input   a0_Data_TVALID;
output   a0_Data_TREADY;
input  [415:0] a1_Data_TDATA;
input   a1_Data_TVALID;
output   a1_Data_TREADY;
input  [415:0] a2_Data_TDATA;
input   a2_Data_TVALID;
output   a2_Data_TREADY;
input  [415:0] a3_Data_TDATA;
input   a3_Data_TVALID;
output   a3_Data_TREADY;
output  [63:0] Pa_Data_TDATA;
output   Pa_Data_TVALID;
input   Pa_Data_TREADY;

 reg    ap_rst_n_inv;
reg   [415:0] a0_Data_0_data_out;
wire    a0_Data_0_vld_in;
wire    a0_Data_0_vld_out;
wire    a0_Data_0_ack_in;
reg    a0_Data_0_ack_out;
reg   [415:0] a0_Data_0_payload_A;
reg   [415:0] a0_Data_0_payload_B;
reg    a0_Data_0_sel_rd;
reg    a0_Data_0_sel_wr;
wire    a0_Data_0_sel;
wire    a0_Data_0_load_A;
wire    a0_Data_0_load_B;
reg   [1:0] a0_Data_0_state;
wire    a0_Data_0_state_cmp_full;
reg   [415:0] a1_Data_0_data_out;
wire    a1_Data_0_vld_in;
wire    a1_Data_0_vld_out;
wire    a1_Data_0_ack_in;
reg    a1_Data_0_ack_out;
reg   [415:0] a1_Data_0_payload_A;
reg   [415:0] a1_Data_0_payload_B;
reg    a1_Data_0_sel_rd;
reg    a1_Data_0_sel_wr;
wire    a1_Data_0_sel;
wire    a1_Data_0_load_A;
wire    a1_Data_0_load_B;
reg   [1:0] a1_Data_0_state;
wire    a1_Data_0_state_cmp_full;
reg   [415:0] a2_Data_0_data_out;
wire    a2_Data_0_vld_in;
wire    a2_Data_0_vld_out;
wire    a2_Data_0_ack_in;
reg    a2_Data_0_ack_out;
reg   [415:0] a2_Data_0_payload_A;
reg   [415:0] a2_Data_0_payload_B;
reg    a2_Data_0_sel_rd;
reg    a2_Data_0_sel_wr;
wire    a2_Data_0_sel;
wire    a2_Data_0_load_A;
wire    a2_Data_0_load_B;
reg   [1:0] a2_Data_0_state;
wire    a2_Data_0_state_cmp_full;
reg   [415:0] a3_Data_0_data_out;
wire    a3_Data_0_vld_in;
wire    a3_Data_0_vld_out;
wire    a3_Data_0_ack_in;
reg    a3_Data_0_ack_out;
reg   [415:0] a3_Data_0_payload_A;
reg   [415:0] a3_Data_0_payload_B;
reg    a3_Data_0_sel_rd;
reg    a3_Data_0_sel_wr;
wire    a3_Data_0_sel;
wire    a3_Data_0_load_A;
wire    a3_Data_0_load_B;
reg   [1:0] a3_Data_0_state;
wire    a3_Data_0_state_cmp_full;
reg   [63:0] Pa_Data_1_data_in;
reg   [63:0] Pa_Data_1_data_out;
reg    Pa_Data_1_vld_in;
wire    Pa_Data_1_vld_out;
wire    Pa_Data_1_ack_in;
wire    Pa_Data_1_ack_out;
reg   [63:0] Pa_Data_1_payload_A;
reg   [63:0] Pa_Data_1_payload_B;
reg    Pa_Data_1_sel_rd;
reg    Pa_Data_1_sel_wr;
wire    Pa_Data_1_sel;
wire    Pa_Data_1_load_A;
wire    Pa_Data_1_load_B;
reg   [1:0] Pa_Data_1_state;
wire    Pa_Data_1_state_cmp_full;
reg   [3:0] C0_0_address1;
reg    C0_0_ce1;
reg    C0_0_we1;
reg   [15:0] C0_0_d1;
reg   [3:0] C0_1_address1;
reg    C0_1_ce1;
reg    C0_1_we1;
reg   [15:0] C0_1_d1;
reg   [3:0] C0_2_address1;
reg    C0_2_ce1;
reg    C0_2_we1;
reg   [15:0] C0_2_d1;
reg   [3:0] C0_3_address1;
reg    C0_3_ce1;
reg    C0_3_we1;
reg   [15:0] C0_3_d1;
reg    a0_Data_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    a1_Data_TDATA_blk_n;
reg    a2_Data_TDATA_blk_n;
reg    a3_Data_TDATA_blk_n;
reg    Pa_Data_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] tmp_4_fu_1689_p2;
reg   [0:0] tmp_4_reg_5190;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state14_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] p_phi1_fu_1695_p3;
reg   [15:0] p_phi1_reg_5195;
wire   [0:0] tmp_7_fu_1704_p2;
reg   [0:0] tmp_7_reg_5200;
wire   [15:0] p_phi2_fu_1710_p3;
reg   [15:0] p_phi2_reg_5205;
wire   [0:0] tmp_9_fu_1719_p2;
reg   [0:0] tmp_9_reg_5210;
wire   [15:0] p_phi3_fu_1725_p3;
reg   [15:0] p_phi3_reg_5215;
wire   [0:0] tmp_s_fu_1734_p2;
reg   [0:0] tmp_s_reg_5220;
wire   [15:0] p_phi4_fu_1740_p3;
reg   [15:0] p_phi4_reg_5225;
wire   [15:0] p_phi5_fu_1755_p3;
reg   [15:0] p_phi5_reg_5230;
wire   [15:0] p_phi6_fu_1769_p3;
reg   [15:0] p_phi6_reg_5237;
wire   [15:0] p_phi7_fu_1783_p3;
reg   [15:0] p_phi7_reg_5244;
wire   [15:0] p_phi8_fu_1797_p3;
reg   [15:0] p_phi8_reg_5251;
wire   [15:0] p_phi9_fu_1811_p3;
reg   [15:0] p_phi9_reg_5258;
wire   [15:0] p_phi10_fu_1825_p3;
reg   [15:0] p_phi10_reg_5265;
wire   [15:0] p_phi11_fu_1839_p3;
reg   [15:0] p_phi11_reg_5272;
wire   [15:0] p_phi12_fu_1853_p3;
reg   [15:0] p_phi12_reg_5279;
wire   [15:0] p_phi13_fu_1867_p3;
reg   [15:0] p_phi13_reg_5286;
wire   [15:0] p_phi14_fu_1881_p3;
reg   [15:0] p_phi14_reg_5293;
wire   [15:0] p_phi15_fu_1895_p3;
reg   [15:0] p_phi15_reg_5300;
wire   [15:0] p_phi16_fu_1909_p3;
reg   [15:0] p_phi16_reg_5307;
wire   [15:0] p_phi17_fu_1923_p3;
reg   [15:0] p_phi17_reg_5314;
wire   [15:0] p_phi18_fu_1937_p3;
reg   [15:0] p_phi18_reg_5321;
wire   [15:0] p_phi19_fu_1951_p3;
reg   [15:0] p_phi19_reg_5328;
wire   [15:0] p_phi20_fu_1965_p3;
reg   [15:0] p_phi20_reg_5335;
wire   [15:0] p_phi21_fu_1979_p3;
reg   [15:0] p_phi21_reg_5342;
wire   [15:0] p_phi22_fu_1993_p3;
reg   [15:0] p_phi22_reg_5349;
wire   [15:0] p_phi23_fu_2007_p3;
reg   [15:0] p_phi23_reg_5356;
wire   [15:0] p_phi24_fu_2021_p3;
reg   [15:0] p_phi24_reg_5363;
wire   [15:0] p_phi25_fu_2035_p3;
reg   [15:0] p_phi25_reg_5370;
wire   [15:0] p_phi26_fu_2049_p3;
reg   [15:0] p_phi26_reg_5377;
wire   [15:0] p_phi27_fu_2063_p3;
reg   [15:0] p_phi27_reg_5384;
wire   [15:0] p_phi28_fu_2077_p3;
reg   [15:0] p_phi28_reg_5391;
wire   [15:0] p_phi29_fu_2091_p3;
reg   [15:0] p_phi29_reg_5398;
wire   [15:0] p_phi30_fu_2105_p3;
reg   [15:0] p_phi30_reg_5405;
wire   [15:0] p_phi31_fu_2119_p3;
reg   [15:0] p_phi31_reg_5412;
wire   [15:0] p_phi32_fu_2133_p3;
reg   [15:0] p_phi32_reg_5419;
wire   [15:0] p_phi33_fu_2147_p3;
reg   [15:0] p_phi33_reg_5426;
wire   [15:0] p_phi34_fu_2161_p3;
reg   [15:0] p_phi34_reg_5433;
wire   [15:0] p_phi35_fu_2175_p3;
reg   [15:0] p_phi35_reg_5440;
wire   [15:0] p_phi36_fu_2189_p3;
reg   [15:0] p_phi36_reg_5447;
wire   [15:0] p_phi37_fu_2203_p3;
reg   [15:0] p_phi37_reg_5454;
wire   [15:0] p_phi38_fu_2217_p3;
reg   [15:0] p_phi38_reg_5461;
wire   [15:0] p_phi39_fu_2231_p3;
reg   [15:0] p_phi39_reg_5468;
wire   [15:0] p_phi40_fu_2245_p3;
reg   [15:0] p_phi40_reg_5475;
wire   [15:0] p_phi41_fu_2259_p3;
reg   [15:0] p_phi41_reg_5482;
wire   [15:0] p_phi42_fu_2273_p3;
reg   [15:0] p_phi42_reg_5489;
wire   [15:0] p_phi43_fu_2287_p3;
reg   [15:0] p_phi43_reg_5496;
wire   [15:0] p_phi44_fu_2301_p3;
reg   [15:0] p_phi44_reg_5503;
wire   [15:0] p_phi45_fu_2315_p3;
reg   [15:0] p_phi45_reg_5510;
wire   [15:0] p_phi46_fu_2329_p3;
reg   [15:0] p_phi46_reg_5517;
wire   [15:0] p_phi47_fu_2343_p3;
reg   [15:0] p_phi47_reg_5524;
wire   [15:0] p_phi48_fu_2357_p3;
reg   [15:0] p_phi48_reg_5531;
wire   [15:0] p_phi49_fu_2371_p3;
reg   [15:0] p_phi49_reg_5538;
wire   [15:0] p_phi50_fu_2385_p3;
reg   [15:0] p_phi50_reg_5545;
wire   [15:0] p_phi51_fu_2399_p3;
reg   [15:0] p_phi51_reg_5552;
wire   [15:0] p_phi52_fu_2413_p3;
reg   [15:0] p_phi52_reg_5559;
wire   [63:0] tmp_fu_2677_p1;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state15_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire   [14:0] tmp_34_1_fu_2810_p3;
reg   [14:0] tmp_34_1_reg_5571;
wire   [14:0] tmp_36_1_fu_2826_p3;
reg   [14:0] tmp_36_1_reg_5576;
wire   [14:0] tmp_38_1_fu_2842_p3;
reg   [14:0] tmp_38_1_reg_5581;
wire   [14:0] tmp_40_1_fu_2858_p3;
reg   [14:0] tmp_40_1_reg_5586;
wire   [14:0] tmp_34_2_fu_2994_p3;
reg   [14:0] tmp_34_2_reg_5591;
wire   [14:0] tmp_36_2_fu_3010_p3;
reg   [14:0] tmp_36_2_reg_5596;
wire   [14:0] tmp_38_2_fu_3026_p3;
reg   [14:0] tmp_38_2_reg_5601;
wire   [14:0] tmp_40_2_fu_3042_p3;
reg   [14:0] tmp_40_2_reg_5606;
wire   [14:0] tmp_34_3_fu_3178_p3;
reg   [14:0] tmp_34_3_reg_5611;
wire   [14:0] tmp_36_3_fu_3194_p3;
reg   [14:0] tmp_36_3_reg_5616;
wire   [14:0] tmp_38_3_fu_3210_p3;
reg   [14:0] tmp_38_3_reg_5621;
wire   [14:0] tmp_40_3_fu_3226_p3;
reg   [14:0] tmp_40_3_reg_5626;
wire   [14:0] tmp_34_4_fu_3362_p3;
reg   [14:0] tmp_34_4_reg_5631;
wire   [14:0] tmp_36_4_fu_3378_p3;
reg   [14:0] tmp_36_4_reg_5636;
wire   [14:0] tmp_38_4_fu_3394_p3;
reg   [14:0] tmp_38_4_reg_5641;
wire   [14:0] tmp_40_4_fu_3410_p3;
reg   [14:0] tmp_40_4_reg_5646;
wire   [14:0] tmp_34_5_fu_3546_p3;
reg   [14:0] tmp_34_5_reg_5651;
wire   [14:0] tmp_36_5_fu_3562_p3;
reg   [14:0] tmp_36_5_reg_5656;
wire   [14:0] tmp_38_5_fu_3578_p3;
reg   [14:0] tmp_38_5_reg_5661;
wire   [14:0] tmp_40_5_fu_3594_p3;
reg   [14:0] tmp_40_5_reg_5666;
wire   [14:0] tmp_34_6_fu_3730_p3;
reg   [14:0] tmp_34_6_reg_5671;
wire   [14:0] tmp_36_6_fu_3746_p3;
reg   [14:0] tmp_36_6_reg_5676;
wire   [14:0] tmp_38_6_fu_3762_p3;
reg   [14:0] tmp_38_6_reg_5681;
wire   [14:0] tmp_40_6_fu_3778_p3;
reg   [14:0] tmp_40_6_reg_5686;
wire   [14:0] tmp_34_7_fu_3914_p3;
reg   [14:0] tmp_34_7_reg_5691;
wire   [14:0] tmp_36_7_fu_3930_p3;
reg   [14:0] tmp_36_7_reg_5696;
wire   [14:0] tmp_38_7_fu_3946_p3;
reg   [14:0] tmp_38_7_reg_5701;
wire   [14:0] tmp_40_7_fu_3962_p3;
reg   [14:0] tmp_40_7_reg_5706;
wire   [14:0] tmp_34_8_fu_4098_p3;
reg   [14:0] tmp_34_8_reg_5711;
wire   [14:0] tmp_36_8_fu_4114_p3;
reg   [14:0] tmp_36_8_reg_5716;
wire   [14:0] tmp_38_8_fu_4130_p3;
reg   [14:0] tmp_38_8_reg_5721;
wire   [14:0] tmp_40_8_fu_4146_p3;
reg   [14:0] tmp_40_8_reg_5726;
wire   [14:0] tmp_34_9_fu_4282_p3;
reg   [14:0] tmp_34_9_reg_5731;
wire   [14:0] tmp_36_9_fu_4298_p3;
reg   [14:0] tmp_36_9_reg_5736;
wire   [14:0] tmp_38_9_fu_4314_p3;
reg   [14:0] tmp_38_9_reg_5741;
wire   [14:0] tmp_40_9_fu_4330_p3;
reg   [14:0] tmp_40_9_reg_5746;
wire   [14:0] tmp_34_s_fu_4466_p3;
reg   [14:0] tmp_34_s_reg_5751;
wire   [14:0] tmp_36_s_fu_4482_p3;
reg   [14:0] tmp_36_s_reg_5756;
wire   [14:0] tmp_38_s_fu_4498_p3;
reg   [14:0] tmp_38_s_reg_5761;
wire   [14:0] tmp_40_s_fu_4514_p3;
reg   [14:0] tmp_40_s_reg_5766;
wire   [14:0] tmp_34_10_fu_4650_p3;
reg   [14:0] tmp_34_10_reg_5771;
wire   [14:0] tmp_36_10_fu_4666_p3;
reg   [14:0] tmp_36_10_reg_5776;
wire   [14:0] tmp_38_10_fu_4682_p3;
reg   [14:0] tmp_38_10_reg_5781;
wire   [14:0] tmp_40_10_fu_4698_p3;
reg   [14:0] tmp_40_10_reg_5786;
wire   [14:0] tmp_34_11_fu_4834_p3;
reg   [14:0] tmp_34_11_reg_5791;
wire   [14:0] tmp_36_11_fu_4850_p3;
reg   [14:0] tmp_36_11_reg_5796;
wire   [14:0] tmp_38_11_fu_4866_p3;
reg   [14:0] tmp_38_11_reg_5801;
wire   [14:0] tmp_40_11_fu_4882_p3;
reg   [14:0] tmp_40_11_reg_5806;
wire   [63:0] tmp_1_fu_4910_p1;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire   [63:0] tmp_2_fu_4935_p1;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
wire   [63:0] tmp_3_fu_4960_p1;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire   [63:0] tmp_5_fu_4985_p1;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire   [63:0] tmp_6_fu_5010_p1;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
wire   [63:0] tmp_8_fu_5035_p1;
wire    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
wire   [63:0] tmp_11_fu_5060_p1;
wire    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_pp0_stage8_11001;
wire   [63:0] tmp_12_fu_5085_p1;
wire    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_pp0_stage9_11001;
wire   [63:0] tmp_13_fu_5110_p1;
wire    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_pp0_stage10_11001;
wire   [63:0] tmp_14_fu_5135_p1;
wire    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_11001;
wire   [63:0] tmp_15_fu_5160_p1;
wire    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_pp0_stage12_11001;
wire   [63:0] tmp_17_fu_5185_p1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage2_01001;
wire    ap_block_pp0_stage3_01001;
wire    ap_block_pp0_stage4_01001;
wire    ap_block_pp0_stage5_01001;
wire    ap_block_pp0_stage6_01001;
wire    ap_block_pp0_stage7_01001;
wire    ap_block_pp0_stage8_01001;
wire    ap_block_pp0_stage9_01001;
wire    ap_block_pp0_stage10_01001;
wire    ap_block_pp0_stage11_01001;
wire    ap_block_pp0_stage12_01001;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] grp_fu_395_p4;
wire   [15:0] grp_fu_405_p4;
wire   [15:0] grp_fu_645_p4;
wire   [15:0] grp_fu_655_p4;
wire   [15:0] grp_fu_895_p4;
wire   [15:0] grp_fu_905_p4;
wire   [15:0] grp_fu_1145_p4;
wire   [15:0] grp_fu_1155_p4;
wire   [15:0] grp_fu_415_p4;
wire   [15:0] grp_fu_425_p4;
wire   [15:0] grp_fu_665_p4;
wire   [15:0] grp_fu_675_p4;
wire   [15:0] grp_fu_915_p4;
wire   [15:0] grp_fu_925_p4;
wire   [15:0] grp_fu_1165_p4;
wire   [15:0] grp_fu_1175_p4;
wire   [15:0] grp_fu_435_p4;
wire   [15:0] grp_fu_445_p4;
wire   [15:0] grp_fu_685_p4;
wire   [15:0] grp_fu_695_p4;
wire   [15:0] grp_fu_935_p4;
wire   [15:0] grp_fu_945_p4;
wire   [15:0] grp_fu_1185_p4;
wire   [15:0] grp_fu_1195_p4;
wire   [15:0] grp_fu_455_p4;
wire   [15:0] grp_fu_465_p4;
wire   [15:0] grp_fu_705_p4;
wire   [15:0] grp_fu_715_p4;
wire   [15:0] grp_fu_955_p4;
wire   [15:0] grp_fu_965_p4;
wire   [15:0] grp_fu_1205_p4;
wire   [15:0] grp_fu_1215_p4;
wire   [15:0] grp_fu_475_p4;
wire   [15:0] grp_fu_485_p4;
wire   [15:0] grp_fu_725_p4;
wire   [15:0] grp_fu_735_p4;
wire   [15:0] grp_fu_975_p4;
wire   [15:0] grp_fu_985_p4;
wire   [15:0] grp_fu_1225_p4;
wire   [15:0] grp_fu_1235_p4;
wire   [15:0] grp_fu_495_p4;
wire   [15:0] grp_fu_505_p4;
wire   [15:0] grp_fu_745_p4;
wire   [15:0] grp_fu_755_p4;
wire   [15:0] grp_fu_995_p4;
wire   [15:0] grp_fu_1005_p4;
wire   [15:0] grp_fu_1245_p4;
wire   [15:0] grp_fu_1255_p4;
wire   [15:0] grp_fu_515_p4;
wire   [15:0] grp_fu_525_p4;
wire   [15:0] grp_fu_765_p4;
wire   [15:0] grp_fu_775_p4;
wire   [15:0] grp_fu_1015_p4;
wire   [15:0] grp_fu_1025_p4;
wire   [15:0] grp_fu_1265_p4;
wire   [15:0] grp_fu_1275_p4;
wire   [15:0] grp_fu_535_p4;
wire   [15:0] grp_fu_545_p4;
wire   [15:0] grp_fu_785_p4;
wire   [15:0] grp_fu_795_p4;
wire   [15:0] grp_fu_1035_p4;
wire   [15:0] grp_fu_1045_p4;
wire   [15:0] grp_fu_1285_p4;
wire   [15:0] grp_fu_1295_p4;
wire   [15:0] grp_fu_555_p4;
wire   [15:0] grp_fu_565_p4;
wire   [15:0] grp_fu_805_p4;
wire   [15:0] grp_fu_815_p4;
wire   [15:0] grp_fu_1055_p4;
wire   [15:0] grp_fu_1065_p4;
wire   [15:0] grp_fu_1305_p4;
wire   [15:0] grp_fu_1315_p4;
wire   [15:0] grp_fu_575_p4;
wire   [15:0] grp_fu_585_p4;
wire   [15:0] grp_fu_825_p4;
wire   [15:0] grp_fu_835_p4;
wire   [15:0] grp_fu_1075_p4;
wire   [15:0] grp_fu_1085_p4;
wire   [15:0] grp_fu_1325_p4;
wire   [15:0] grp_fu_1335_p4;
wire   [15:0] grp_fu_595_p4;
wire   [15:0] grp_fu_605_p4;
wire   [15:0] grp_fu_845_p4;
wire   [15:0] grp_fu_855_p4;
wire   [15:0] grp_fu_1095_p4;
wire   [15:0] grp_fu_1105_p4;
wire   [15:0] grp_fu_1345_p4;
wire   [15:0] grp_fu_1355_p4;
wire   [15:0] grp_fu_615_p4;
wire   [15:0] grp_fu_625_p4;
wire   [15:0] grp_fu_865_p4;
wire   [15:0] grp_fu_875_p4;
wire   [15:0] grp_fu_1115_p4;
wire   [15:0] grp_fu_1125_p4;
wire   [15:0] grp_fu_1365_p4;
wire   [15:0] grp_fu_1375_p4;
wire   [15:0] a_t0_Data_0_fu_1673_p1;
wire   [15:0] grp_fu_385_p4;
wire   [15:0] a_t1_Data_0_fu_1677_p1;
wire   [15:0] grp_fu_635_p4;
wire   [15:0] a_t2_Data_0_fu_1681_p1;
wire   [15:0] grp_fu_885_p4;
wire   [15:0] a_t3_Data_0_fu_1685_p1;
wire   [15:0] grp_fu_1135_p4;
wire   [0:0] grp_fu_1385_p2;
wire   [0:0] rev_fu_1749_p2;
wire   [0:0] grp_fu_1391_p2;
wire   [0:0] rev1_fu_1763_p2;
wire   [0:0] grp_fu_1397_p2;
wire   [0:0] rev2_fu_1777_p2;
wire   [0:0] grp_fu_1403_p2;
wire   [0:0] rev3_fu_1791_p2;
wire   [0:0] grp_fu_1409_p2;
wire   [0:0] rev4_fu_1805_p2;
wire   [0:0] grp_fu_1415_p2;
wire   [0:0] rev5_fu_1819_p2;
wire   [0:0] grp_fu_1421_p2;
wire   [0:0] rev6_fu_1833_p2;
wire   [0:0] grp_fu_1427_p2;
wire   [0:0] rev7_fu_1847_p2;
wire   [0:0] grp_fu_1433_p2;
wire   [0:0] rev8_fu_1861_p2;
wire   [0:0] grp_fu_1439_p2;
wire   [0:0] rev9_fu_1875_p2;
wire   [0:0] grp_fu_1445_p2;
wire   [0:0] rev10_fu_1889_p2;
wire   [0:0] grp_fu_1451_p2;
wire   [0:0] rev11_fu_1903_p2;
wire   [0:0] grp_fu_1457_p2;
wire   [0:0] rev12_fu_1917_p2;
wire   [0:0] grp_fu_1463_p2;
wire   [0:0] rev13_fu_1931_p2;
wire   [0:0] grp_fu_1469_p2;
wire   [0:0] rev14_fu_1945_p2;
wire   [0:0] grp_fu_1475_p2;
wire   [0:0] rev15_fu_1959_p2;
wire   [0:0] grp_fu_1481_p2;
wire   [0:0] rev16_fu_1973_p2;
wire   [0:0] grp_fu_1487_p2;
wire   [0:0] rev17_fu_1987_p2;
wire   [0:0] grp_fu_1493_p2;
wire   [0:0] rev18_fu_2001_p2;
wire   [0:0] grp_fu_1499_p2;
wire   [0:0] rev19_fu_2015_p2;
wire   [0:0] grp_fu_1505_p2;
wire   [0:0] rev20_fu_2029_p2;
wire   [0:0] grp_fu_1511_p2;
wire   [0:0] rev21_fu_2043_p2;
wire   [0:0] grp_fu_1517_p2;
wire   [0:0] rev22_fu_2057_p2;
wire   [0:0] grp_fu_1523_p2;
wire   [0:0] rev23_fu_2071_p2;
wire   [0:0] grp_fu_1529_p2;
wire   [0:0] rev24_fu_2085_p2;
wire   [0:0] grp_fu_1535_p2;
wire   [0:0] rev25_fu_2099_p2;
wire   [0:0] grp_fu_1541_p2;
wire   [0:0] rev26_fu_2113_p2;
wire   [0:0] grp_fu_1547_p2;
wire   [0:0] rev27_fu_2127_p2;
wire   [0:0] grp_fu_1553_p2;
wire   [0:0] rev28_fu_2141_p2;
wire   [0:0] grp_fu_1559_p2;
wire   [0:0] rev29_fu_2155_p2;
wire   [0:0] grp_fu_1565_p2;
wire   [0:0] rev30_fu_2169_p2;
wire   [0:0] grp_fu_1571_p2;
wire   [0:0] rev31_fu_2183_p2;
wire   [0:0] grp_fu_1577_p2;
wire   [0:0] rev32_fu_2197_p2;
wire   [0:0] grp_fu_1583_p2;
wire   [0:0] rev33_fu_2211_p2;
wire   [0:0] grp_fu_1589_p2;
wire   [0:0] rev34_fu_2225_p2;
wire   [0:0] grp_fu_1595_p2;
wire   [0:0] rev35_fu_2239_p2;
wire   [0:0] grp_fu_1601_p2;
wire   [0:0] rev36_fu_2253_p2;
wire   [0:0] grp_fu_1607_p2;
wire   [0:0] rev37_fu_2267_p2;
wire   [0:0] grp_fu_1613_p2;
wire   [0:0] rev38_fu_2281_p2;
wire   [0:0] grp_fu_1619_p2;
wire   [0:0] rev39_fu_2295_p2;
wire   [0:0] grp_fu_1625_p2;
wire   [0:0] rev40_fu_2309_p2;
wire   [0:0] grp_fu_1631_p2;
wire   [0:0] rev41_fu_2323_p2;
wire   [0:0] grp_fu_1637_p2;
wire   [0:0] rev42_fu_2337_p2;
wire   [0:0] grp_fu_1643_p2;
wire   [0:0] rev43_fu_2351_p2;
wire   [0:0] grp_fu_1649_p2;
wire   [0:0] rev44_fu_2365_p2;
wire   [0:0] grp_fu_1655_p2;
wire   [0:0] rev45_fu_2379_p2;
wire   [0:0] grp_fu_1661_p2;
wire   [0:0] rev46_fu_2393_p2;
wire   [0:0] grp_fu_1667_p2;
wire   [0:0] rev47_fu_2407_p2;
wire   [15:0] a_t0_Data_0_1_fu_2421_p1;
wire   [0:0] tmp_10_fu_2437_p2;
wire   [15:0] a_t1_Data_0_1_fu_2425_p1;
wire   [0:0] tmp_16_fu_2451_p2;
wire   [15:0] a_t2_Data_0_1_fu_2429_p1;
wire   [0:0] tmp_18_fu_2465_p2;
wire   [15:0] a_t3_Data_0_1_fu_2433_p1;
wire   [0:0] tmp_19_fu_2479_p2;
wire   [15:0] p_phi53_fu_2443_p3;
wire   [0:0] tmp_20_fu_2493_p2;
wire   [0:0] tmp_26_0_v_fu_2498_p3;
wire   [15:0] p_phi_fu_2505_p3;
wire   [15:0] p_phi54_fu_2457_p3;
wire   [0:0] tmp_21_fu_2517_p2;
wire   [0:0] tmp_28_0_v_fu_2522_p3;
wire   [15:0] p_phi57_fu_2529_p3;
wire   [15:0] p_phi55_fu_2471_p3;
wire   [0:0] tmp_22_fu_2541_p2;
wire   [0:0] tmp_30_0_v_fu_2546_p3;
wire   [15:0] p_phi58_fu_2553_p3;
wire   [15:0] p_phi56_fu_2485_p3;
wire   [0:0] tmp_23_fu_2565_p2;
wire   [0:0] tmp_32_0_v_fu_2570_p3;
wire   [15:0] p_phi59_fu_2577_p3;
wire   [0:0] tmp_53_fu_2589_p3;
wire   [14:0] tmp_49_fu_2513_p1;
wire   [14:0] tmp_24_fu_2597_p3;
wire   [0:0] tmp_54_fu_2609_p3;
wire   [14:0] tmp_50_fu_2537_p1;
wire   [14:0] tmp_25_fu_2617_p3;
wire   [0:0] tmp_55_fu_2629_p3;
wire   [14:0] tmp_51_fu_2561_p1;
wire   [14:0] tmp_26_fu_2637_p3;
wire   [0:0] tmp_56_fu_2649_p3;
wire   [14:0] tmp_52_fu_2585_p1;
wire   [14:0] tmp_27_fu_2657_p3;
wire   [15:0] tmp_29_cast_fu_2645_p1;
wire   [15:0] tmp_27_cast_fu_2625_p1;
wire   [15:0] tmp_25_cast_fu_2605_p1;
wire   [62:0] tmp_28_fu_2665_p5;
wire   [0:0] rev48_fu_2682_p2;
wire   [0:0] rev49_fu_2696_p2;
wire   [0:0] rev50_fu_2710_p2;
wire   [0:0] rev51_fu_2724_p2;
wire   [15:0] p_phi60_fu_2688_p3;
wire   [0:0] tmp_25_1_fu_2738_p2;
wire   [15:0] tmp_26_1_fu_2743_p3;
wire   [15:0] p_phi61_fu_2702_p3;
wire   [0:0] tmp_27_1_fu_2754_p2;
wire   [15:0] tmp_28_1_fu_2759_p3;
wire   [15:0] p_phi62_fu_2716_p3;
wire   [0:0] tmp_29_1_fu_2770_p2;
wire   [15:0] tmp_30_1_fu_2775_p3;
wire   [15:0] p_phi63_fu_2730_p3;
wire   [0:0] tmp_31_1_fu_2786_p2;
wire   [15:0] tmp_32_1_fu_2791_p3;
wire   [0:0] tmp_61_fu_2802_p3;
wire   [14:0] tmp_57_fu_2750_p1;
wire   [0:0] tmp_62_fu_2818_p3;
wire   [14:0] tmp_58_fu_2766_p1;
wire   [0:0] tmp_63_fu_2834_p3;
wire   [14:0] tmp_59_fu_2782_p1;
wire   [0:0] tmp_64_fu_2850_p3;
wire   [14:0] tmp_60_fu_2798_p1;
wire   [0:0] rev52_fu_2866_p2;
wire   [0:0] rev53_fu_2880_p2;
wire   [0:0] rev54_fu_2894_p2;
wire   [0:0] rev55_fu_2908_p2;
wire   [15:0] p_phi64_fu_2872_p3;
wire   [0:0] tmp_25_2_fu_2922_p2;
wire   [15:0] tmp_26_2_fu_2927_p3;
wire   [15:0] p_phi65_fu_2886_p3;
wire   [0:0] tmp_27_2_fu_2938_p2;
wire   [15:0] tmp_28_2_fu_2943_p3;
wire   [15:0] p_phi66_fu_2900_p3;
wire   [0:0] tmp_29_2_fu_2954_p2;
wire   [15:0] tmp_30_2_fu_2959_p3;
wire   [15:0] p_phi67_fu_2914_p3;
wire   [0:0] tmp_31_2_fu_2970_p2;
wire   [15:0] tmp_32_2_fu_2975_p3;
wire   [0:0] tmp_69_fu_2986_p3;
wire   [14:0] tmp_65_fu_2934_p1;
wire   [0:0] tmp_70_fu_3002_p3;
wire   [14:0] tmp_66_fu_2950_p1;
wire   [0:0] tmp_71_fu_3018_p3;
wire   [14:0] tmp_67_fu_2966_p1;
wire   [0:0] tmp_72_fu_3034_p3;
wire   [14:0] tmp_68_fu_2982_p1;
wire   [0:0] rev56_fu_3050_p2;
wire   [0:0] rev57_fu_3064_p2;
wire   [0:0] rev58_fu_3078_p2;
wire   [0:0] rev59_fu_3092_p2;
wire   [15:0] p_phi68_fu_3056_p3;
wire   [0:0] tmp_25_3_fu_3106_p2;
wire   [15:0] tmp_26_3_fu_3111_p3;
wire   [15:0] p_phi69_fu_3070_p3;
wire   [0:0] tmp_27_3_fu_3122_p2;
wire   [15:0] tmp_28_3_fu_3127_p3;
wire   [15:0] p_phi70_fu_3084_p3;
wire   [0:0] tmp_29_3_fu_3138_p2;
wire   [15:0] tmp_30_3_fu_3143_p3;
wire   [15:0] p_phi71_fu_3098_p3;
wire   [0:0] tmp_31_3_fu_3154_p2;
wire   [15:0] tmp_32_3_fu_3159_p3;
wire   [0:0] tmp_77_fu_3170_p3;
wire   [14:0] tmp_73_fu_3118_p1;
wire   [0:0] tmp_78_fu_3186_p3;
wire   [14:0] tmp_74_fu_3134_p1;
wire   [0:0] tmp_79_fu_3202_p3;
wire   [14:0] tmp_75_fu_3150_p1;
wire   [0:0] tmp_80_fu_3218_p3;
wire   [14:0] tmp_76_fu_3166_p1;
wire   [0:0] rev60_fu_3234_p2;
wire   [0:0] rev61_fu_3248_p2;
wire   [0:0] rev62_fu_3262_p2;
wire   [0:0] rev63_fu_3276_p2;
wire   [15:0] p_phi72_fu_3240_p3;
wire   [0:0] tmp_25_4_fu_3290_p2;
wire   [15:0] tmp_26_4_fu_3295_p3;
wire   [15:0] p_phi73_fu_3254_p3;
wire   [0:0] tmp_27_4_fu_3306_p2;
wire   [15:0] tmp_28_4_fu_3311_p3;
wire   [15:0] p_phi74_fu_3268_p3;
wire   [0:0] tmp_29_4_fu_3322_p2;
wire   [15:0] tmp_30_4_fu_3327_p3;
wire   [15:0] p_phi75_fu_3282_p3;
wire   [0:0] tmp_31_4_fu_3338_p2;
wire   [15:0] tmp_32_4_fu_3343_p3;
wire   [0:0] tmp_85_fu_3354_p3;
wire   [14:0] tmp_81_fu_3302_p1;
wire   [0:0] tmp_86_fu_3370_p3;
wire   [14:0] tmp_82_fu_3318_p1;
wire   [0:0] tmp_87_fu_3386_p3;
wire   [14:0] tmp_83_fu_3334_p1;
wire   [0:0] tmp_88_fu_3402_p3;
wire   [14:0] tmp_84_fu_3350_p1;
wire   [0:0] rev64_fu_3418_p2;
wire   [0:0] rev65_fu_3432_p2;
wire   [0:0] rev66_fu_3446_p2;
wire   [0:0] rev67_fu_3460_p2;
wire   [15:0] p_phi76_fu_3424_p3;
wire   [0:0] tmp_25_5_fu_3474_p2;
wire   [15:0] tmp_26_5_fu_3479_p3;
wire   [15:0] p_phi77_fu_3438_p3;
wire   [0:0] tmp_27_5_fu_3490_p2;
wire   [15:0] tmp_28_5_fu_3495_p3;
wire   [15:0] p_phi78_fu_3452_p3;
wire   [0:0] tmp_29_5_fu_3506_p2;
wire   [15:0] tmp_30_5_fu_3511_p3;
wire   [15:0] p_phi79_fu_3466_p3;
wire   [0:0] tmp_31_5_fu_3522_p2;
wire   [15:0] tmp_32_5_fu_3527_p3;
wire   [0:0] tmp_93_fu_3538_p3;
wire   [14:0] tmp_89_fu_3486_p1;
wire   [0:0] tmp_94_fu_3554_p3;
wire   [14:0] tmp_90_fu_3502_p1;
wire   [0:0] tmp_95_fu_3570_p3;
wire   [14:0] tmp_91_fu_3518_p1;
wire   [0:0] tmp_96_fu_3586_p3;
wire   [14:0] tmp_92_fu_3534_p1;
wire   [0:0] rev68_fu_3602_p2;
wire   [0:0] rev69_fu_3616_p2;
wire   [0:0] rev70_fu_3630_p2;
wire   [0:0] rev71_fu_3644_p2;
wire   [15:0] p_phi80_fu_3608_p3;
wire   [0:0] tmp_25_6_fu_3658_p2;
wire   [15:0] tmp_26_6_fu_3663_p3;
wire   [15:0] p_phi81_fu_3622_p3;
wire   [0:0] tmp_27_6_fu_3674_p2;
wire   [15:0] tmp_28_6_fu_3679_p3;
wire   [15:0] p_phi82_fu_3636_p3;
wire   [0:0] tmp_29_6_fu_3690_p2;
wire   [15:0] tmp_30_6_fu_3695_p3;
wire   [15:0] p_phi83_fu_3650_p3;
wire   [0:0] tmp_31_6_fu_3706_p2;
wire   [15:0] tmp_32_6_fu_3711_p3;
wire   [0:0] tmp_101_fu_3722_p3;
wire   [14:0] tmp_97_fu_3670_p1;
wire   [0:0] tmp_102_fu_3738_p3;
wire   [14:0] tmp_98_fu_3686_p1;
wire   [0:0] tmp_103_fu_3754_p3;
wire   [14:0] tmp_99_fu_3702_p1;
wire   [0:0] tmp_104_fu_3770_p3;
wire   [14:0] tmp_100_fu_3718_p1;
wire   [0:0] rev72_fu_3786_p2;
wire   [0:0] rev73_fu_3800_p2;
wire   [0:0] rev74_fu_3814_p2;
wire   [0:0] rev75_fu_3828_p2;
wire   [15:0] p_phi84_fu_3792_p3;
wire   [0:0] tmp_25_7_fu_3842_p2;
wire   [15:0] tmp_26_7_fu_3847_p3;
wire   [15:0] p_phi85_fu_3806_p3;
wire   [0:0] tmp_27_7_fu_3858_p2;
wire   [15:0] tmp_28_7_fu_3863_p3;
wire   [15:0] p_phi86_fu_3820_p3;
wire   [0:0] tmp_29_7_fu_3874_p2;
wire   [15:0] tmp_30_7_fu_3879_p3;
wire   [15:0] p_phi87_fu_3834_p3;
wire   [0:0] tmp_31_7_fu_3890_p2;
wire   [15:0] tmp_32_7_fu_3895_p3;
wire   [0:0] tmp_109_fu_3906_p3;
wire   [14:0] tmp_105_fu_3854_p1;
wire   [0:0] tmp_110_fu_3922_p3;
wire   [14:0] tmp_106_fu_3870_p1;
wire   [0:0] tmp_111_fu_3938_p3;
wire   [14:0] tmp_107_fu_3886_p1;
wire   [0:0] tmp_112_fu_3954_p3;
wire   [14:0] tmp_108_fu_3902_p1;
wire   [0:0] rev76_fu_3970_p2;
wire   [0:0] rev77_fu_3984_p2;
wire   [0:0] rev78_fu_3998_p2;
wire   [0:0] rev79_fu_4012_p2;
wire   [15:0] p_phi88_fu_3976_p3;
wire   [0:0] tmp_25_8_fu_4026_p2;
wire   [15:0] tmp_26_8_fu_4031_p3;
wire   [15:0] p_phi89_fu_3990_p3;
wire   [0:0] tmp_27_8_fu_4042_p2;
wire   [15:0] tmp_28_8_fu_4047_p3;
wire   [15:0] p_phi90_fu_4004_p3;
wire   [0:0] tmp_29_8_fu_4058_p2;
wire   [15:0] tmp_30_8_fu_4063_p3;
wire   [15:0] p_phi91_fu_4018_p3;
wire   [0:0] tmp_31_8_fu_4074_p2;
wire   [15:0] tmp_32_8_fu_4079_p3;
wire   [0:0] tmp_117_fu_4090_p3;
wire   [14:0] tmp_113_fu_4038_p1;
wire   [0:0] tmp_118_fu_4106_p3;
wire   [14:0] tmp_114_fu_4054_p1;
wire   [0:0] tmp_119_fu_4122_p3;
wire   [14:0] tmp_115_fu_4070_p1;
wire   [0:0] tmp_120_fu_4138_p3;
wire   [14:0] tmp_116_fu_4086_p1;
wire   [0:0] rev80_fu_4154_p2;
wire   [0:0] rev81_fu_4168_p2;
wire   [0:0] rev82_fu_4182_p2;
wire   [0:0] rev83_fu_4196_p2;
wire   [15:0] p_phi92_fu_4160_p3;
wire   [0:0] tmp_25_9_fu_4210_p2;
wire   [15:0] tmp_26_9_fu_4215_p3;
wire   [15:0] p_phi93_fu_4174_p3;
wire   [0:0] tmp_27_9_fu_4226_p2;
wire   [15:0] tmp_28_9_fu_4231_p3;
wire   [15:0] p_phi94_fu_4188_p3;
wire   [0:0] tmp_29_9_fu_4242_p2;
wire   [15:0] tmp_30_9_fu_4247_p3;
wire   [15:0] p_phi95_fu_4202_p3;
wire   [0:0] tmp_31_9_fu_4258_p2;
wire   [15:0] tmp_32_9_fu_4263_p3;
wire   [0:0] tmp_125_fu_4274_p3;
wire   [14:0] tmp_121_fu_4222_p1;
wire   [0:0] tmp_126_fu_4290_p3;
wire   [14:0] tmp_122_fu_4238_p1;
wire   [0:0] tmp_127_fu_4306_p3;
wire   [14:0] tmp_123_fu_4254_p1;
wire   [0:0] tmp_128_fu_4322_p3;
wire   [14:0] tmp_124_fu_4270_p1;
wire   [0:0] rev84_fu_4338_p2;
wire   [0:0] rev85_fu_4352_p2;
wire   [0:0] rev86_fu_4366_p2;
wire   [0:0] rev87_fu_4380_p2;
wire   [15:0] p_phi96_fu_4344_p3;
wire   [0:0] tmp_25_s_fu_4394_p2;
wire   [15:0] tmp_26_s_fu_4399_p3;
wire   [15:0] p_phi97_fu_4358_p3;
wire   [0:0] tmp_27_s_fu_4410_p2;
wire   [15:0] tmp_28_s_fu_4415_p3;
wire   [15:0] p_phi98_fu_4372_p3;
wire   [0:0] tmp_29_s_fu_4426_p2;
wire   [15:0] tmp_30_s_fu_4431_p3;
wire   [15:0] p_phi99_fu_4386_p3;
wire   [0:0] tmp_31_s_fu_4442_p2;
wire   [15:0] tmp_32_s_fu_4447_p3;
wire   [0:0] tmp_133_fu_4458_p3;
wire   [14:0] tmp_129_fu_4406_p1;
wire   [0:0] tmp_134_fu_4474_p3;
wire   [14:0] tmp_130_fu_4422_p1;
wire   [0:0] tmp_135_fu_4490_p3;
wire   [14:0] tmp_131_fu_4438_p1;
wire   [0:0] tmp_136_fu_4506_p3;
wire   [14:0] tmp_132_fu_4454_p1;
wire   [0:0] rev88_fu_4522_p2;
wire   [0:0] rev89_fu_4536_p2;
wire   [0:0] rev90_fu_4550_p2;
wire   [0:0] rev91_fu_4564_p2;
wire   [15:0] p_phi100_fu_4528_p3;
wire   [0:0] tmp_25_10_fu_4578_p2;
wire   [15:0] tmp_26_10_fu_4583_p3;
wire   [15:0] p_phi101_fu_4542_p3;
wire   [0:0] tmp_27_10_fu_4594_p2;
wire   [15:0] tmp_28_10_fu_4599_p3;
wire   [15:0] p_phi102_fu_4556_p3;
wire   [0:0] tmp_29_10_fu_4610_p2;
wire   [15:0] tmp_30_10_fu_4615_p3;
wire   [15:0] p_phi103_fu_4570_p3;
wire   [0:0] tmp_31_10_fu_4626_p2;
wire   [15:0] tmp_32_10_fu_4631_p3;
wire   [0:0] tmp_141_fu_4642_p3;
wire   [14:0] tmp_137_fu_4590_p1;
wire   [0:0] tmp_142_fu_4658_p3;
wire   [14:0] tmp_138_fu_4606_p1;
wire   [0:0] tmp_143_fu_4674_p3;
wire   [14:0] tmp_139_fu_4622_p1;
wire   [0:0] tmp_144_fu_4690_p3;
wire   [14:0] tmp_140_fu_4638_p1;
wire   [0:0] rev92_fu_4706_p2;
wire   [0:0] rev93_fu_4720_p2;
wire   [0:0] rev94_fu_4734_p2;
wire   [0:0] rev95_fu_4748_p2;
wire   [15:0] p_phi104_fu_4712_p3;
wire   [0:0] tmp_25_11_fu_4762_p2;
wire   [15:0] tmp_26_11_fu_4767_p3;
wire   [15:0] p_phi105_fu_4726_p3;
wire   [0:0] tmp_27_11_fu_4778_p2;
wire   [15:0] tmp_28_11_fu_4783_p3;
wire   [15:0] p_phi106_fu_4740_p3;
wire   [0:0] tmp_29_11_fu_4794_p2;
wire   [15:0] tmp_30_11_fu_4799_p3;
wire   [15:0] p_phi107_fu_4754_p3;
wire   [0:0] tmp_31_11_fu_4810_p2;
wire   [15:0] tmp_32_11_fu_4815_p3;
wire   [0:0] tmp_149_fu_4826_p3;
wire   [14:0] tmp_145_fu_4774_p1;
wire   [0:0] tmp_150_fu_4842_p3;
wire   [14:0] tmp_146_fu_4790_p1;
wire   [0:0] tmp_151_fu_4858_p3;
wire   [14:0] tmp_147_fu_4806_p1;
wire   [0:0] tmp_152_fu_4874_p3;
wire   [14:0] tmp_148_fu_4822_p1;
wire   [15:0] tmp_38_1_cast_fu_4896_p1;
wire   [15:0] tmp_36_1_cast_fu_4893_p1;
wire   [15:0] tmp_34_1_cast_fu_4890_p1;
wire   [62:0] tmp_29_fu_4899_p5;
wire   [15:0] tmp_38_2_cast_fu_4921_p1;
wire   [15:0] tmp_36_2_cast_fu_4918_p1;
wire   [15:0] tmp_34_2_cast_fu_4915_p1;
wire   [62:0] tmp_30_fu_4924_p5;
wire   [15:0] tmp_38_3_cast_fu_4946_p1;
wire   [15:0] tmp_36_3_cast_fu_4943_p1;
wire   [15:0] tmp_34_3_cast_fu_4940_p1;
wire   [62:0] tmp_31_fu_4949_p5;
wire   [15:0] tmp_38_4_cast_fu_4971_p1;
wire   [15:0] tmp_36_4_cast_fu_4968_p1;
wire   [15:0] tmp_34_4_cast_fu_4965_p1;
wire   [62:0] tmp_32_fu_4974_p5;
wire   [15:0] tmp_38_5_cast_fu_4996_p1;
wire   [15:0] tmp_36_5_cast_fu_4993_p1;
wire   [15:0] tmp_34_5_cast_fu_4990_p1;
wire   [62:0] tmp_33_fu_4999_p5;
wire   [15:0] tmp_38_6_cast_fu_5021_p1;
wire   [15:0] tmp_36_6_cast_fu_5018_p1;
wire   [15:0] tmp_34_6_cast_fu_5015_p1;
wire   [62:0] tmp_34_fu_5024_p5;
wire   [15:0] tmp_38_7_cast_fu_5046_p1;
wire   [15:0] tmp_36_7_cast_fu_5043_p1;
wire   [15:0] tmp_34_7_cast_fu_5040_p1;
wire   [62:0] tmp_35_fu_5049_p5;
wire   [15:0] tmp_38_8_cast_fu_5071_p1;
wire   [15:0] tmp_36_8_cast_fu_5068_p1;
wire   [15:0] tmp_34_8_cast_fu_5065_p1;
wire   [62:0] tmp_36_fu_5074_p5;
wire   [15:0] tmp_38_9_cast_fu_5096_p1;
wire   [15:0] tmp_36_9_cast_fu_5093_p1;
wire   [15:0] tmp_34_9_cast_fu_5090_p1;
wire   [62:0] tmp_37_fu_5099_p5;
wire   [15:0] tmp_38_cast_fu_5121_p1;
wire   [15:0] tmp_36_cast_fu_5118_p1;
wire   [15:0] tmp_34_cast_fu_5115_p1;
wire   [62:0] tmp_38_fu_5124_p5;
wire   [15:0] tmp_38_10_cast_fu_5146_p1;
wire   [15:0] tmp_36_10_cast_fu_5143_p1;
wire   [15:0] tmp_34_10_cast_fu_5140_p1;
wire   [62:0] tmp_39_fu_5149_p5;
wire   [15:0] tmp_38_11_cast_fu_5171_p1;
wire   [15:0] tmp_36_11_cast_fu_5168_p1;
wire   [15:0] tmp_34_11_cast_fu_5165_p1;
wire   [62:0] tmp_40_fu_5174_p5;
reg   [12:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
wire    ap_reset_idle_pp0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 a0_Data_0_sel_rd = 1'b0;
#0 a0_Data_0_sel_wr = 1'b0;
#0 a0_Data_0_state = 2'd0;
#0 a1_Data_0_sel_rd = 1'b0;
#0 a1_Data_0_sel_wr = 1'b0;
#0 a1_Data_0_state = 2'd0;
#0 a2_Data_0_sel_rd = 1'b0;
#0 a2_Data_0_sel_wr = 1'b0;
#0 a2_Data_0_state = 2'd0;
#0 a3_Data_0_sel_rd = 1'b0;
#0 a3_Data_0_sel_wr = 1'b0;
#0 a3_Data_0_state = 2'd0;
#0 Pa_Data_1_sel_rd = 1'b0;
#0 Pa_Data_1_sel_wr = 1'b0;
#0 Pa_Data_1_state = 2'd0;
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

Layer1_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
C0_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address1(C0_0_address1),
    .ce1(C0_0_ce1),
    .we1(C0_0_we1),
    .d1(C0_0_d1)
);

Layer1_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
C0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address1(C0_1_address1),
    .ce1(C0_1_ce1),
    .we1(C0_1_we1),
    .d1(C0_1_d1)
);

Layer1_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
C0_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address1(C0_2_address1),
    .ce1(C0_2_ce1),
    .we1(C0_2_we1),
    .d1(C0_2_d1)
);

Layer1_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
C0_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address1(C0_3_address1),
    .ce1(C0_3_ce1),
    .we1(C0_3_we1),
    .d1(C0_3_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        Pa_Data_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == Pa_Data_1_ack_out) & (1'b1 == Pa_Data_1_vld_out))) begin
            Pa_Data_1_sel_rd <= ~Pa_Data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        Pa_Data_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == Pa_Data_1_ack_in) & (1'b1 == Pa_Data_1_vld_in))) begin
            Pa_Data_1_sel_wr <= ~Pa_Data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        Pa_Data_1_state <= 2'd0;
    end else begin
        if ((((2'd2 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_vld_in)) | ((2'd3 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_vld_in) & (1'b1 == Pa_Data_1_ack_out)))) begin
            Pa_Data_1_state <= 2'd2;
        end else if ((((2'd1 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_ack_out)) | ((2'd3 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_ack_out) & (1'b1 == Pa_Data_1_vld_in)))) begin
            Pa_Data_1_state <= 2'd1;
        end else if (((~((1'b0 == Pa_Data_1_vld_in) & (1'b1 == Pa_Data_1_ack_out)) & ~((1'b0 == Pa_Data_1_ack_out) & (1'b1 == Pa_Data_1_vld_in)) & (2'd3 == Pa_Data_1_state)) | ((2'd1 == Pa_Data_1_state) & (1'b1 == Pa_Data_1_ack_out)) | ((2'd2 == Pa_Data_1_state) & (1'b1 == Pa_Data_1_vld_in)))) begin
            Pa_Data_1_state <= 2'd3;
        end else begin
            Pa_Data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a0_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == a0_Data_0_ack_out) & (1'b1 == a0_Data_0_vld_out))) begin
            a0_Data_0_sel_rd <= ~a0_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a0_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == a0_Data_0_ack_in) & (1'b1 == a0_Data_0_vld_in))) begin
            a0_Data_0_sel_wr <= ~a0_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a0_Data_0_state <= 2'd0;
    end else begin
        if ((((2'd2 == a0_Data_0_state) & (1'b0 == a0_Data_0_vld_in)) | ((2'd3 == a0_Data_0_state) & (1'b0 == a0_Data_0_vld_in) & (1'b1 == a0_Data_0_ack_out)))) begin
            a0_Data_0_state <= 2'd2;
        end else if ((((2'd1 == a0_Data_0_state) & (1'b0 == a0_Data_0_ack_out)) | ((2'd3 == a0_Data_0_state) & (1'b0 == a0_Data_0_ack_out) & (1'b1 == a0_Data_0_vld_in)))) begin
            a0_Data_0_state <= 2'd1;
        end else if (((~((1'b0 == a0_Data_0_vld_in) & (1'b1 == a0_Data_0_ack_out)) & ~((1'b0 == a0_Data_0_ack_out) & (1'b1 == a0_Data_0_vld_in)) & (2'd3 == a0_Data_0_state)) | ((2'd1 == a0_Data_0_state) & (1'b1 == a0_Data_0_ack_out)) | ((2'd2 == a0_Data_0_state) & (1'b1 == a0_Data_0_vld_in)))) begin
            a0_Data_0_state <= 2'd3;
        end else begin
            a0_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a1_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == a1_Data_0_ack_out) & (1'b1 == a1_Data_0_vld_out))) begin
            a1_Data_0_sel_rd <= ~a1_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a1_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == a1_Data_0_ack_in) & (1'b1 == a1_Data_0_vld_in))) begin
            a1_Data_0_sel_wr <= ~a1_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a1_Data_0_state <= 2'd0;
    end else begin
        if ((((2'd2 == a1_Data_0_state) & (1'b0 == a1_Data_0_vld_in)) | ((2'd3 == a1_Data_0_state) & (1'b0 == a1_Data_0_vld_in) & (1'b1 == a1_Data_0_ack_out)))) begin
            a1_Data_0_state <= 2'd2;
        end else if ((((2'd1 == a1_Data_0_state) & (1'b0 == a1_Data_0_ack_out)) | ((2'd3 == a1_Data_0_state) & (1'b0 == a1_Data_0_ack_out) & (1'b1 == a1_Data_0_vld_in)))) begin
            a1_Data_0_state <= 2'd1;
        end else if (((~((1'b0 == a1_Data_0_vld_in) & (1'b1 == a1_Data_0_ack_out)) & ~((1'b0 == a1_Data_0_ack_out) & (1'b1 == a1_Data_0_vld_in)) & (2'd3 == a1_Data_0_state)) | ((2'd1 == a1_Data_0_state) & (1'b1 == a1_Data_0_ack_out)) | ((2'd2 == a1_Data_0_state) & (1'b1 == a1_Data_0_vld_in)))) begin
            a1_Data_0_state <= 2'd3;
        end else begin
            a1_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a2_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == a2_Data_0_ack_out) & (1'b1 == a2_Data_0_vld_out))) begin
            a2_Data_0_sel_rd <= ~a2_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a2_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == a2_Data_0_ack_in) & (1'b1 == a2_Data_0_vld_in))) begin
            a2_Data_0_sel_wr <= ~a2_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a2_Data_0_state <= 2'd0;
    end else begin
        if ((((2'd2 == a2_Data_0_state) & (1'b0 == a2_Data_0_vld_in)) | ((2'd3 == a2_Data_0_state) & (1'b0 == a2_Data_0_vld_in) & (1'b1 == a2_Data_0_ack_out)))) begin
            a2_Data_0_state <= 2'd2;
        end else if ((((2'd1 == a2_Data_0_state) & (1'b0 == a2_Data_0_ack_out)) | ((2'd3 == a2_Data_0_state) & (1'b0 == a2_Data_0_ack_out) & (1'b1 == a2_Data_0_vld_in)))) begin
            a2_Data_0_state <= 2'd1;
        end else if (((~((1'b0 == a2_Data_0_vld_in) & (1'b1 == a2_Data_0_ack_out)) & ~((1'b0 == a2_Data_0_ack_out) & (1'b1 == a2_Data_0_vld_in)) & (2'd3 == a2_Data_0_state)) | ((2'd1 == a2_Data_0_state) & (1'b1 == a2_Data_0_ack_out)) | ((2'd2 == a2_Data_0_state) & (1'b1 == a2_Data_0_vld_in)))) begin
            a2_Data_0_state <= 2'd3;
        end else begin
            a2_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a3_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == a3_Data_0_ack_out) & (1'b1 == a3_Data_0_vld_out))) begin
            a3_Data_0_sel_rd <= ~a3_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a3_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == a3_Data_0_ack_in) & (1'b1 == a3_Data_0_vld_in))) begin
            a3_Data_0_sel_wr <= ~a3_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a3_Data_0_state <= 2'd0;
    end else begin
        if ((((2'd2 == a3_Data_0_state) & (1'b0 == a3_Data_0_vld_in)) | ((2'd3 == a3_Data_0_state) & (1'b0 == a3_Data_0_vld_in) & (1'b1 == a3_Data_0_ack_out)))) begin
            a3_Data_0_state <= 2'd2;
        end else if ((((2'd1 == a3_Data_0_state) & (1'b0 == a3_Data_0_ack_out)) | ((2'd3 == a3_Data_0_state) & (1'b0 == a3_Data_0_ack_out) & (1'b1 == a3_Data_0_vld_in)))) begin
            a3_Data_0_state <= 2'd1;
        end else if (((~((1'b0 == a3_Data_0_vld_in) & (1'b1 == a3_Data_0_ack_out)) & ~((1'b0 == a3_Data_0_ack_out) & (1'b1 == a3_Data_0_vld_in)) & (2'd3 == a3_Data_0_state)) | ((2'd1 == a3_Data_0_state) & (1'b1 == a3_Data_0_ack_out)) | ((2'd2 == a3_Data_0_state) & (1'b1 == a3_Data_0_vld_in)))) begin
            a3_Data_0_state <= 2'd3;
        end else begin
            a3_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == Pa_Data_1_load_A)) begin
        Pa_Data_1_payload_A <= Pa_Data_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == Pa_Data_1_load_B)) begin
        Pa_Data_1_payload_B <= Pa_Data_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a0_Data_0_load_A)) begin
        a0_Data_0_payload_A <= a0_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a0_Data_0_load_B)) begin
        a0_Data_0_payload_B <= a0_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a1_Data_0_load_A)) begin
        a1_Data_0_payload_A <= a1_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a1_Data_0_load_B)) begin
        a1_Data_0_payload_B <= a1_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a2_Data_0_load_A)) begin
        a2_Data_0_payload_A <= a2_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a2_Data_0_load_B)) begin
        a2_Data_0_payload_B <= a2_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a3_Data_0_load_A)) begin
        a3_Data_0_payload_A <= a3_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a3_Data_0_load_B)) begin
        a3_Data_0_payload_B <= a3_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_phi10_reg_5265 <= p_phi10_fu_1825_p3;
        p_phi11_reg_5272 <= p_phi11_fu_1839_p3;
        p_phi12_reg_5279 <= p_phi12_fu_1853_p3;
        p_phi13_reg_5286 <= p_phi13_fu_1867_p3;
        p_phi14_reg_5293 <= p_phi14_fu_1881_p3;
        p_phi15_reg_5300 <= p_phi15_fu_1895_p3;
        p_phi16_reg_5307 <= p_phi16_fu_1909_p3;
        p_phi17_reg_5314 <= p_phi17_fu_1923_p3;
        p_phi18_reg_5321 <= p_phi18_fu_1937_p3;
        p_phi19_reg_5328 <= p_phi19_fu_1951_p3;
        p_phi1_reg_5195 <= p_phi1_fu_1695_p3;
        p_phi20_reg_5335 <= p_phi20_fu_1965_p3;
        p_phi21_reg_5342 <= p_phi21_fu_1979_p3;
        p_phi22_reg_5349 <= p_phi22_fu_1993_p3;
        p_phi23_reg_5356 <= p_phi23_fu_2007_p3;
        p_phi24_reg_5363 <= p_phi24_fu_2021_p3;
        p_phi25_reg_5370 <= p_phi25_fu_2035_p3;
        p_phi26_reg_5377 <= p_phi26_fu_2049_p3;
        p_phi27_reg_5384 <= p_phi27_fu_2063_p3;
        p_phi28_reg_5391 <= p_phi28_fu_2077_p3;
        p_phi29_reg_5398 <= p_phi29_fu_2091_p3;
        p_phi2_reg_5205 <= p_phi2_fu_1710_p3;
        p_phi30_reg_5405 <= p_phi30_fu_2105_p3;
        p_phi31_reg_5412 <= p_phi31_fu_2119_p3;
        p_phi32_reg_5419 <= p_phi32_fu_2133_p3;
        p_phi33_reg_5426 <= p_phi33_fu_2147_p3;
        p_phi34_reg_5433 <= p_phi34_fu_2161_p3;
        p_phi35_reg_5440 <= p_phi35_fu_2175_p3;
        p_phi36_reg_5447 <= p_phi36_fu_2189_p3;
        p_phi37_reg_5454 <= p_phi37_fu_2203_p3;
        p_phi38_reg_5461 <= p_phi38_fu_2217_p3;
        p_phi39_reg_5468 <= p_phi39_fu_2231_p3;
        p_phi3_reg_5215 <= p_phi3_fu_1725_p3;
        p_phi40_reg_5475 <= p_phi40_fu_2245_p3;
        p_phi41_reg_5482 <= p_phi41_fu_2259_p3;
        p_phi42_reg_5489 <= p_phi42_fu_2273_p3;
        p_phi43_reg_5496 <= p_phi43_fu_2287_p3;
        p_phi44_reg_5503 <= p_phi44_fu_2301_p3;
        p_phi45_reg_5510 <= p_phi45_fu_2315_p3;
        p_phi46_reg_5517 <= p_phi46_fu_2329_p3;
        p_phi47_reg_5524 <= p_phi47_fu_2343_p3;
        p_phi48_reg_5531 <= p_phi48_fu_2357_p3;
        p_phi49_reg_5538 <= p_phi49_fu_2371_p3;
        p_phi4_reg_5225 <= p_phi4_fu_1740_p3;
        p_phi50_reg_5545 <= p_phi50_fu_2385_p3;
        p_phi51_reg_5552 <= p_phi51_fu_2399_p3;
        p_phi52_reg_5559 <= p_phi52_fu_2413_p3;
        p_phi5_reg_5230 <= p_phi5_fu_1755_p3;
        p_phi6_reg_5237 <= p_phi6_fu_1769_p3;
        p_phi7_reg_5244 <= p_phi7_fu_1783_p3;
        p_phi8_reg_5251 <= p_phi8_fu_1797_p3;
        p_phi9_reg_5258 <= p_phi9_fu_1811_p3;
        tmp_4_reg_5190 <= tmp_4_fu_1689_p2;
        tmp_7_reg_5200 <= tmp_7_fu_1704_p2;
        tmp_9_reg_5210 <= tmp_9_fu_1719_p2;
        tmp_s_reg_5220 <= tmp_s_fu_1734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_34_10_reg_5771 <= tmp_34_10_fu_4650_p3;
        tmp_34_11_reg_5791 <= tmp_34_11_fu_4834_p3;
        tmp_34_1_reg_5571 <= tmp_34_1_fu_2810_p3;
        tmp_34_2_reg_5591 <= tmp_34_2_fu_2994_p3;
        tmp_34_3_reg_5611 <= tmp_34_3_fu_3178_p3;
        tmp_34_4_reg_5631 <= tmp_34_4_fu_3362_p3;
        tmp_34_5_reg_5651 <= tmp_34_5_fu_3546_p3;
        tmp_34_6_reg_5671 <= tmp_34_6_fu_3730_p3;
        tmp_34_7_reg_5691 <= tmp_34_7_fu_3914_p3;
        tmp_34_8_reg_5711 <= tmp_34_8_fu_4098_p3;
        tmp_34_9_reg_5731 <= tmp_34_9_fu_4282_p3;
        tmp_34_s_reg_5751 <= tmp_34_s_fu_4466_p3;
        tmp_36_10_reg_5776 <= tmp_36_10_fu_4666_p3;
        tmp_36_11_reg_5796 <= tmp_36_11_fu_4850_p3;
        tmp_36_1_reg_5576 <= tmp_36_1_fu_2826_p3;
        tmp_36_2_reg_5596 <= tmp_36_2_fu_3010_p3;
        tmp_36_3_reg_5616 <= tmp_36_3_fu_3194_p3;
        tmp_36_4_reg_5636 <= tmp_36_4_fu_3378_p3;
        tmp_36_5_reg_5656 <= tmp_36_5_fu_3562_p3;
        tmp_36_6_reg_5676 <= tmp_36_6_fu_3746_p3;
        tmp_36_7_reg_5696 <= tmp_36_7_fu_3930_p3;
        tmp_36_8_reg_5716 <= tmp_36_8_fu_4114_p3;
        tmp_36_9_reg_5736 <= tmp_36_9_fu_4298_p3;
        tmp_36_s_reg_5756 <= tmp_36_s_fu_4482_p3;
        tmp_38_10_reg_5781 <= tmp_38_10_fu_4682_p3;
        tmp_38_11_reg_5801 <= tmp_38_11_fu_4866_p3;
        tmp_38_1_reg_5581 <= tmp_38_1_fu_2842_p3;
        tmp_38_2_reg_5601 <= tmp_38_2_fu_3026_p3;
        tmp_38_3_reg_5621 <= tmp_38_3_fu_3210_p3;
        tmp_38_4_reg_5641 <= tmp_38_4_fu_3394_p3;
        tmp_38_5_reg_5661 <= tmp_38_5_fu_3578_p3;
        tmp_38_6_reg_5681 <= tmp_38_6_fu_3762_p3;
        tmp_38_7_reg_5701 <= tmp_38_7_fu_3946_p3;
        tmp_38_8_reg_5721 <= tmp_38_8_fu_4130_p3;
        tmp_38_9_reg_5741 <= tmp_38_9_fu_4314_p3;
        tmp_38_s_reg_5761 <= tmp_38_s_fu_4498_p3;
        tmp_40_10_reg_5786 <= tmp_40_10_fu_4698_p3;
        tmp_40_11_reg_5806 <= tmp_40_11_fu_4882_p3;
        tmp_40_1_reg_5586 <= tmp_40_1_fu_2858_p3;
        tmp_40_2_reg_5606 <= tmp_40_2_fu_3042_p3;
        tmp_40_3_reg_5626 <= tmp_40_3_fu_3226_p3;
        tmp_40_4_reg_5646 <= tmp_40_4_fu_3410_p3;
        tmp_40_5_reg_5666 <= tmp_40_5_fu_3594_p3;
        tmp_40_6_reg_5686 <= tmp_40_6_fu_3778_p3;
        tmp_40_7_reg_5706 <= tmp_40_7_fu_3962_p3;
        tmp_40_8_reg_5726 <= tmp_40_8_fu_4146_p3;
        tmp_40_9_reg_5746 <= tmp_40_9_fu_4330_p3;
        tmp_40_s_reg_5766 <= tmp_40_s_fu_4514_p3;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            C0_0_address1 = 4'd12;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            C0_0_address1 = 4'd11;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            C0_0_address1 = 4'd10;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            C0_0_address1 = 4'd9;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            C0_0_address1 = 4'd8;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            C0_0_address1 = 4'd7;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            C0_0_address1 = 4'd6;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            C0_0_address1 = 4'd5;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            C0_0_address1 = 4'd4;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            C0_0_address1 = 4'd3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            C0_0_address1 = 4'd2;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C0_0_address1 = 4'd1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C0_0_address1 = 4'd0;
        end else begin
            C0_0_address1 = 'bx;
        end
    end else begin
        C0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C0_0_ce1 = 1'b1;
    end else begin
        C0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            C0_0_d1 = p_phi49_reg_5538;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            C0_0_d1 = p_phi45_reg_5510;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            C0_0_d1 = p_phi41_reg_5482;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            C0_0_d1 = p_phi37_reg_5454;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            C0_0_d1 = p_phi33_reg_5426;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            C0_0_d1 = p_phi29_reg_5398;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            C0_0_d1 = p_phi25_reg_5370;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            C0_0_d1 = p_phi21_reg_5342;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            C0_0_d1 = p_phi17_reg_5314;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            C0_0_d1 = p_phi13_reg_5286;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            C0_0_d1 = p_phi9_reg_5258;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C0_0_d1 = p_phi5_reg_5230;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C0_0_d1 = p_phi1_fu_1695_p3;
        end else begin
            C0_0_d1 = 'bx;
        end
    end else begin
        C0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C0_0_we1 = 1'b1;
    end else begin
        C0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            C0_1_address1 = 4'd12;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            C0_1_address1 = 4'd11;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            C0_1_address1 = 4'd10;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            C0_1_address1 = 4'd9;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            C0_1_address1 = 4'd8;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            C0_1_address1 = 4'd7;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            C0_1_address1 = 4'd6;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            C0_1_address1 = 4'd5;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            C0_1_address1 = 4'd4;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            C0_1_address1 = 4'd3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            C0_1_address1 = 4'd2;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C0_1_address1 = 4'd1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C0_1_address1 = 4'd0;
        end else begin
            C0_1_address1 = 'bx;
        end
    end else begin
        C0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C0_1_ce1 = 1'b1;
    end else begin
        C0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            C0_1_d1 = p_phi50_reg_5545;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            C0_1_d1 = p_phi46_reg_5517;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            C0_1_d1 = p_phi42_reg_5489;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            C0_1_d1 = p_phi38_reg_5461;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            C0_1_d1 = p_phi34_reg_5433;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            C0_1_d1 = p_phi30_reg_5405;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            C0_1_d1 = p_phi26_reg_5377;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            C0_1_d1 = p_phi22_reg_5349;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            C0_1_d1 = p_phi18_reg_5321;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            C0_1_d1 = p_phi14_reg_5293;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            C0_1_d1 = p_phi10_reg_5265;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C0_1_d1 = p_phi6_reg_5237;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C0_1_d1 = p_phi2_fu_1710_p3;
        end else begin
            C0_1_d1 = 'bx;
        end
    end else begin
        C0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C0_1_we1 = 1'b1;
    end else begin
        C0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            C0_2_address1 = 4'd12;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            C0_2_address1 = 4'd11;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            C0_2_address1 = 4'd10;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            C0_2_address1 = 4'd9;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            C0_2_address1 = 4'd8;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            C0_2_address1 = 4'd7;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            C0_2_address1 = 4'd6;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            C0_2_address1 = 4'd5;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            C0_2_address1 = 4'd4;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            C0_2_address1 = 4'd3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            C0_2_address1 = 4'd2;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C0_2_address1 = 4'd1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C0_2_address1 = 4'd0;
        end else begin
            C0_2_address1 = 'bx;
        end
    end else begin
        C0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C0_2_ce1 = 1'b1;
    end else begin
        C0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            C0_2_d1 = p_phi51_reg_5552;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            C0_2_d1 = p_phi47_reg_5524;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            C0_2_d1 = p_phi43_reg_5496;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            C0_2_d1 = p_phi39_reg_5468;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            C0_2_d1 = p_phi35_reg_5440;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            C0_2_d1 = p_phi31_reg_5412;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            C0_2_d1 = p_phi27_reg_5384;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            C0_2_d1 = p_phi23_reg_5356;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            C0_2_d1 = p_phi19_reg_5328;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            C0_2_d1 = p_phi15_reg_5300;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            C0_2_d1 = p_phi11_reg_5272;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C0_2_d1 = p_phi7_reg_5244;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C0_2_d1 = p_phi3_fu_1725_p3;
        end else begin
            C0_2_d1 = 'bx;
        end
    end else begin
        C0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C0_2_we1 = 1'b1;
    end else begin
        C0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            C0_3_address1 = 4'd12;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            C0_3_address1 = 4'd11;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            C0_3_address1 = 4'd10;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            C0_3_address1 = 4'd9;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            C0_3_address1 = 4'd8;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            C0_3_address1 = 4'd7;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            C0_3_address1 = 4'd6;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            C0_3_address1 = 4'd5;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            C0_3_address1 = 4'd4;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            C0_3_address1 = 4'd3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            C0_3_address1 = 4'd2;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C0_3_address1 = 4'd1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C0_3_address1 = 4'd0;
        end else begin
            C0_3_address1 = 'bx;
        end
    end else begin
        C0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C0_3_ce1 = 1'b1;
    end else begin
        C0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            C0_3_d1 = p_phi52_reg_5559;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            C0_3_d1 = p_phi48_reg_5531;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            C0_3_d1 = p_phi44_reg_5503;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            C0_3_d1 = p_phi40_reg_5475;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            C0_3_d1 = p_phi36_reg_5447;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            C0_3_d1 = p_phi32_reg_5419;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            C0_3_d1 = p_phi28_reg_5391;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            C0_3_d1 = p_phi24_reg_5363;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            C0_3_d1 = p_phi20_reg_5335;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            C0_3_d1 = p_phi16_reg_5307;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            C0_3_d1 = p_phi12_reg_5279;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C0_3_d1 = p_phi8_reg_5251;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C0_3_d1 = p_phi4_fu_1740_p3;
        end else begin
            C0_3_d1 = 'bx;
        end
    end else begin
        C0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C0_3_we1 = 1'b1;
    end else begin
        C0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Pa_Data_1_data_in = tmp_17_fu_5185_p1;
    end else if (((1'b0 == ap_block_pp0_stage12_01001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_15_fu_5160_p1;
    end else if (((1'b0 == ap_block_pp0_stage11_01001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_14_fu_5135_p1;
    end else if (((1'b0 == ap_block_pp0_stage10_01001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_13_fu_5110_p1;
    end else if (((1'b0 == ap_block_pp0_stage9_01001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_12_fu_5085_p1;
    end else if (((1'b0 == ap_block_pp0_stage8_01001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_11_fu_5060_p1;
    end else if (((1'b0 == ap_block_pp0_stage7_01001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_8_fu_5035_p1;
    end else if (((1'b0 == ap_block_pp0_stage6_01001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_6_fu_5010_p1;
    end else if (((1'b0 == ap_block_pp0_stage5_01001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_5_fu_4985_p1;
    end else if (((1'b0 == ap_block_pp0_stage4_01001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_3_fu_4960_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_01001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_2_fu_4935_p1;
    end else if (((1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_1_fu_4910_p1;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1))) begin
        Pa_Data_1_data_in = tmp_fu_2677_p1;
    end else begin
        Pa_Data_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == Pa_Data_1_sel)) begin
        Pa_Data_1_data_out = Pa_Data_1_payload_B;
    end else begin
        Pa_Data_1_data_out = Pa_Data_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Pa_Data_1_vld_in = 1'b1;
    end else begin
        Pa_Data_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Pa_Data_TDATA_blk_n = Pa_Data_1_state[1'd1];
    end else begin
        Pa_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a0_Data_0_ack_out = 1'b1;
    end else begin
        a0_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == a0_Data_0_sel)) begin
        a0_Data_0_data_out = a0_Data_0_payload_B;
    end else begin
        a0_Data_0_data_out = a0_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a0_Data_TDATA_blk_n = a0_Data_0_state[1'd0];
    end else begin
        a0_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a1_Data_0_ack_out = 1'b1;
    end else begin
        a1_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == a1_Data_0_sel)) begin
        a1_Data_0_data_out = a1_Data_0_payload_B;
    end else begin
        a1_Data_0_data_out = a1_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a1_Data_TDATA_blk_n = a1_Data_0_state[1'd0];
    end else begin
        a1_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a2_Data_0_ack_out = 1'b1;
    end else begin
        a2_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == a2_Data_0_sel)) begin
        a2_Data_0_data_out = a2_Data_0_payload_B;
    end else begin
        a2_Data_0_data_out = a2_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a2_Data_TDATA_blk_n = a2_Data_0_state[1'd0];
    end else begin
        a2_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a3_Data_0_ack_out = 1'b1;
    end else begin
        a3_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == a3_Data_0_sel)) begin
        a3_Data_0_data_out = a3_Data_0_payload_B;
    end else begin
        a3_Data_0_data_out = a3_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a3_Data_TDATA_blk_n = a3_Data_0_state[1'd0];
    end else begin
        a3_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Pa_Data_1_ack_in = Pa_Data_1_state[1'd1];

assign Pa_Data_1_ack_out = Pa_Data_TREADY;

assign Pa_Data_1_load_A = (~Pa_Data_1_sel_wr & Pa_Data_1_state_cmp_full);

assign Pa_Data_1_load_B = (Pa_Data_1_state_cmp_full & Pa_Data_1_sel_wr);

assign Pa_Data_1_sel = Pa_Data_1_sel_rd;

assign Pa_Data_1_state_cmp_full = ((Pa_Data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign Pa_Data_1_vld_out = Pa_Data_1_state[1'd0];

assign Pa_Data_TDATA = Pa_Data_1_data_out;

assign Pa_Data_TVALID = Pa_Data_1_state[1'd0];

assign a0_Data_0_ack_in = a0_Data_0_state[1'd1];

assign a0_Data_0_load_A = (~a0_Data_0_sel_wr & a0_Data_0_state_cmp_full);

assign a0_Data_0_load_B = (a0_Data_0_state_cmp_full & a0_Data_0_sel_wr);

assign a0_Data_0_sel = a0_Data_0_sel_rd;

assign a0_Data_0_state_cmp_full = ((a0_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign a0_Data_0_vld_in = a0_Data_TVALID;

assign a0_Data_0_vld_out = a0_Data_0_state[1'd0];

assign a0_Data_TREADY = a0_Data_0_state[1'd1];

assign a1_Data_0_ack_in = a1_Data_0_state[1'd1];

assign a1_Data_0_load_A = (~a1_Data_0_sel_wr & a1_Data_0_state_cmp_full);

assign a1_Data_0_load_B = (a1_Data_0_state_cmp_full & a1_Data_0_sel_wr);

assign a1_Data_0_sel = a1_Data_0_sel_rd;

assign a1_Data_0_state_cmp_full = ((a1_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign a1_Data_0_vld_in = a1_Data_TVALID;

assign a1_Data_0_vld_out = a1_Data_0_state[1'd0];

assign a1_Data_TREADY = a1_Data_0_state[1'd1];

assign a2_Data_0_ack_in = a2_Data_0_state[1'd1];

assign a2_Data_0_load_A = (~a2_Data_0_sel_wr & a2_Data_0_state_cmp_full);

assign a2_Data_0_load_B = (a2_Data_0_state_cmp_full & a2_Data_0_sel_wr);

assign a2_Data_0_sel = a2_Data_0_sel_rd;

assign a2_Data_0_state_cmp_full = ((a2_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign a2_Data_0_vld_in = a2_Data_TVALID;

assign a2_Data_0_vld_out = a2_Data_0_state[1'd0];

assign a2_Data_TREADY = a2_Data_0_state[1'd1];

assign a3_Data_0_ack_in = a3_Data_0_state[1'd1];

assign a3_Data_0_load_A = (~a3_Data_0_sel_wr & a3_Data_0_state_cmp_full);

assign a3_Data_0_load_B = (a3_Data_0_state_cmp_full & a3_Data_0_sel_wr);

assign a3_Data_0_sel = a3_Data_0_sel_rd;

assign a3_Data_0_state_cmp_full = ((a3_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign a3_Data_0_vld_in = a3_Data_TVALID;

assign a3_Data_0_vld_out = a3_Data_0_state[1'd0];

assign a3_Data_TREADY = a3_Data_0_state[1'd1];

assign a_t0_Data_0_1_fu_2421_p1 = a0_Data_0_data_out[15:0];

assign a_t0_Data_0_fu_1673_p1 = a0_Data_0_data_out[15:0];

assign a_t1_Data_0_1_fu_2425_p1 = a1_Data_0_data_out[15:0];

assign a_t1_Data_0_fu_1677_p1 = a1_Data_0_data_out[15:0];

assign a_t2_Data_0_1_fu_2429_p1 = a2_Data_0_data_out[15:0];

assign a_t2_Data_0_fu_1681_p1 = a2_Data_0_data_out[15:0];

assign a_t3_Data_0_1_fu_2433_p1 = a3_Data_0_data_out[15:0];

assign a_t3_Data_0_fu_1685_p1 = a3_Data_0_data_out[15:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == 1'b1) & ((1'b0 == a1_Data_0_vld_out) | (1'b0 == a0_Data_0_vld_out) | (1'b0 == a3_Data_0_vld_out) | (1'b0 == a2_Data_0_vld_out)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b0 == Pa_Data_1_ack_in) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & ((1'b0 == a1_Data_0_vld_out) | (1'b0 == a0_Data_0_vld_out) | (1'b0 == a3_Data_0_vld_out) | (1'b0 == a2_Data_0_vld_out))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b0 == Pa_Data_1_ack_in) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & ((1'b0 == a1_Data_0_vld_out) | (1'b0 == a0_Data_0_vld_out) | (1'b0 == a3_Data_0_vld_out) | (1'b0 == a2_Data_0_vld_out))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((1'b0 == Pa_Data_1_ack_in) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & ((1'b0 == a1_Data_0_vld_out) | (1'b0 == a0_Data_0_vld_out) | (1'b0 == a3_Data_0_vld_out) | (1'b0 == a2_Data_0_vld_out))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b0 == Pa_Data_1_ack_in) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & ((1'b0 == a1_Data_0_vld_out) | (1'b0 == a0_Data_0_vld_out) | (1'b0 == Pa_Data_1_ack_in) | (1'b0 == a3_Data_0_vld_out) | (1'b0 == a2_Data_0_vld_out))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b0 == Pa_Data_1_ack_in) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & ((1'b0 == a1_Data_0_vld_out) | (1'b0 == a0_Data_0_vld_out) | (1'b0 == Pa_Data_1_ack_in) | (1'b0 == a3_Data_0_vld_out) | (1'b0 == a2_Data_0_vld_out))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((1'b0 == Pa_Data_1_ack_in) & (1'b1 == 1'b1));
end

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage1_iter1 = (1'b0 == Pa_Data_1_ack_in);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((1'b0 == a1_Data_0_vld_out) | (1'b0 == a0_Data_0_vld_out) | (1'b0 == a3_Data_0_vld_out) | (1'b0 == a2_Data_0_vld_out));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((1'b0 == a1_Data_0_vld_out) | (1'b0 == a0_Data_0_vld_out) | (1'b0 == a3_Data_0_vld_out) | (1'b0 == a2_Data_0_vld_out));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_fu_1005_p4 = {{a2_Data_0_data_out[223:208]}};

assign grp_fu_1015_p4 = {{a2_Data_0_data_out[239:224]}};

assign grp_fu_1025_p4 = {{a2_Data_0_data_out[255:240]}};

assign grp_fu_1035_p4 = {{a2_Data_0_data_out[271:256]}};

assign grp_fu_1045_p4 = {{a2_Data_0_data_out[287:272]}};

assign grp_fu_1055_p4 = {{a2_Data_0_data_out[303:288]}};

assign grp_fu_1065_p4 = {{a2_Data_0_data_out[319:304]}};

assign grp_fu_1075_p4 = {{a2_Data_0_data_out[335:320]}};

assign grp_fu_1085_p4 = {{a2_Data_0_data_out[351:336]}};

assign grp_fu_1095_p4 = {{a2_Data_0_data_out[367:352]}};

assign grp_fu_1105_p4 = {{a2_Data_0_data_out[383:368]}};

assign grp_fu_1115_p4 = {{a2_Data_0_data_out[399:384]}};

assign grp_fu_1125_p4 = {{a2_Data_0_data_out[415:400]}};

assign grp_fu_1135_p4 = {{a3_Data_0_data_out[31:16]}};

assign grp_fu_1145_p4 = {{a3_Data_0_data_out[47:32]}};

assign grp_fu_1155_p4 = {{a3_Data_0_data_out[63:48]}};

assign grp_fu_1165_p4 = {{a3_Data_0_data_out[79:64]}};

assign grp_fu_1175_p4 = {{a3_Data_0_data_out[95:80]}};

assign grp_fu_1185_p4 = {{a3_Data_0_data_out[111:96]}};

assign grp_fu_1195_p4 = {{a3_Data_0_data_out[127:112]}};

assign grp_fu_1205_p4 = {{a3_Data_0_data_out[143:128]}};

assign grp_fu_1215_p4 = {{a3_Data_0_data_out[159:144]}};

assign grp_fu_1225_p4 = {{a3_Data_0_data_out[175:160]}};

assign grp_fu_1235_p4 = {{a3_Data_0_data_out[191:176]}};

assign grp_fu_1245_p4 = {{a3_Data_0_data_out[207:192]}};

assign grp_fu_1255_p4 = {{a3_Data_0_data_out[223:208]}};

assign grp_fu_1265_p4 = {{a3_Data_0_data_out[239:224]}};

assign grp_fu_1275_p4 = {{a3_Data_0_data_out[255:240]}};

assign grp_fu_1285_p4 = {{a3_Data_0_data_out[271:256]}};

assign grp_fu_1295_p4 = {{a3_Data_0_data_out[287:272]}};

assign grp_fu_1305_p4 = {{a3_Data_0_data_out[303:288]}};

assign grp_fu_1315_p4 = {{a3_Data_0_data_out[319:304]}};

assign grp_fu_1325_p4 = {{a3_Data_0_data_out[335:320]}};

assign grp_fu_1335_p4 = {{a3_Data_0_data_out[351:336]}};

assign grp_fu_1345_p4 = {{a3_Data_0_data_out[367:352]}};

assign grp_fu_1355_p4 = {{a3_Data_0_data_out[383:368]}};

assign grp_fu_1365_p4 = {{a3_Data_0_data_out[399:384]}};

assign grp_fu_1375_p4 = {{a3_Data_0_data_out[415:400]}};

assign grp_fu_1385_p2 = (($signed(grp_fu_395_p4) < $signed(grp_fu_405_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1391_p2 = (($signed(grp_fu_645_p4) < $signed(grp_fu_655_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1397_p2 = (($signed(grp_fu_895_p4) < $signed(grp_fu_905_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1403_p2 = (($signed(grp_fu_1145_p4) < $signed(grp_fu_1155_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1409_p2 = (($signed(grp_fu_415_p4) < $signed(grp_fu_425_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1415_p2 = (($signed(grp_fu_665_p4) < $signed(grp_fu_675_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1421_p2 = (($signed(grp_fu_915_p4) < $signed(grp_fu_925_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1427_p2 = (($signed(grp_fu_1165_p4) < $signed(grp_fu_1175_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1433_p2 = (($signed(grp_fu_435_p4) < $signed(grp_fu_445_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1439_p2 = (($signed(grp_fu_685_p4) < $signed(grp_fu_695_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1445_p2 = (($signed(grp_fu_935_p4) < $signed(grp_fu_945_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1451_p2 = (($signed(grp_fu_1185_p4) < $signed(grp_fu_1195_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1457_p2 = (($signed(grp_fu_455_p4) < $signed(grp_fu_465_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1463_p2 = (($signed(grp_fu_705_p4) < $signed(grp_fu_715_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1469_p2 = (($signed(grp_fu_955_p4) < $signed(grp_fu_965_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1475_p2 = (($signed(grp_fu_1205_p4) < $signed(grp_fu_1215_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1481_p2 = (($signed(grp_fu_475_p4) < $signed(grp_fu_485_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1487_p2 = (($signed(grp_fu_725_p4) < $signed(grp_fu_735_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1493_p2 = (($signed(grp_fu_975_p4) < $signed(grp_fu_985_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1499_p2 = (($signed(grp_fu_1225_p4) < $signed(grp_fu_1235_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1505_p2 = (($signed(grp_fu_495_p4) < $signed(grp_fu_505_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1511_p2 = (($signed(grp_fu_745_p4) < $signed(grp_fu_755_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1517_p2 = (($signed(grp_fu_995_p4) < $signed(grp_fu_1005_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1523_p2 = (($signed(grp_fu_1245_p4) < $signed(grp_fu_1255_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1529_p2 = (($signed(grp_fu_515_p4) < $signed(grp_fu_525_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1535_p2 = (($signed(grp_fu_765_p4) < $signed(grp_fu_775_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1541_p2 = (($signed(grp_fu_1015_p4) < $signed(grp_fu_1025_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1547_p2 = (($signed(grp_fu_1265_p4) < $signed(grp_fu_1275_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1553_p2 = (($signed(grp_fu_535_p4) < $signed(grp_fu_545_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1559_p2 = (($signed(grp_fu_785_p4) < $signed(grp_fu_795_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1565_p2 = (($signed(grp_fu_1035_p4) < $signed(grp_fu_1045_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1571_p2 = (($signed(grp_fu_1285_p4) < $signed(grp_fu_1295_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1577_p2 = (($signed(grp_fu_555_p4) < $signed(grp_fu_565_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1583_p2 = (($signed(grp_fu_805_p4) < $signed(grp_fu_815_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1589_p2 = (($signed(grp_fu_1055_p4) < $signed(grp_fu_1065_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1595_p2 = (($signed(grp_fu_1305_p4) < $signed(grp_fu_1315_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1601_p2 = (($signed(grp_fu_575_p4) < $signed(grp_fu_585_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1607_p2 = (($signed(grp_fu_825_p4) < $signed(grp_fu_835_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1613_p2 = (($signed(grp_fu_1075_p4) < $signed(grp_fu_1085_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1619_p2 = (($signed(grp_fu_1325_p4) < $signed(grp_fu_1335_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1625_p2 = (($signed(grp_fu_595_p4) < $signed(grp_fu_605_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1631_p2 = (($signed(grp_fu_845_p4) < $signed(grp_fu_855_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1637_p2 = (($signed(grp_fu_1095_p4) < $signed(grp_fu_1105_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1643_p2 = (($signed(grp_fu_1345_p4) < $signed(grp_fu_1355_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1649_p2 = (($signed(grp_fu_615_p4) < $signed(grp_fu_625_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1655_p2 = (($signed(grp_fu_865_p4) < $signed(grp_fu_875_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1661_p2 = (($signed(grp_fu_1115_p4) < $signed(grp_fu_1125_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1667_p2 = (($signed(grp_fu_1365_p4) < $signed(grp_fu_1375_p4)) ? 1'b1 : 1'b0);

assign grp_fu_385_p4 = {{a0_Data_0_data_out[31:16]}};

assign grp_fu_395_p4 = {{a0_Data_0_data_out[47:32]}};

assign grp_fu_405_p4 = {{a0_Data_0_data_out[63:48]}};

assign grp_fu_415_p4 = {{a0_Data_0_data_out[79:64]}};

assign grp_fu_425_p4 = {{a0_Data_0_data_out[95:80]}};

assign grp_fu_435_p4 = {{a0_Data_0_data_out[111:96]}};

assign grp_fu_445_p4 = {{a0_Data_0_data_out[127:112]}};

assign grp_fu_455_p4 = {{a0_Data_0_data_out[143:128]}};

assign grp_fu_465_p4 = {{a0_Data_0_data_out[159:144]}};

assign grp_fu_475_p4 = {{a0_Data_0_data_out[175:160]}};

assign grp_fu_485_p4 = {{a0_Data_0_data_out[191:176]}};

assign grp_fu_495_p4 = {{a0_Data_0_data_out[207:192]}};

assign grp_fu_505_p4 = {{a0_Data_0_data_out[223:208]}};

assign grp_fu_515_p4 = {{a0_Data_0_data_out[239:224]}};

assign grp_fu_525_p4 = {{a0_Data_0_data_out[255:240]}};

assign grp_fu_535_p4 = {{a0_Data_0_data_out[271:256]}};

assign grp_fu_545_p4 = {{a0_Data_0_data_out[287:272]}};

assign grp_fu_555_p4 = {{a0_Data_0_data_out[303:288]}};

assign grp_fu_565_p4 = {{a0_Data_0_data_out[319:304]}};

assign grp_fu_575_p4 = {{a0_Data_0_data_out[335:320]}};

assign grp_fu_585_p4 = {{a0_Data_0_data_out[351:336]}};

assign grp_fu_595_p4 = {{a0_Data_0_data_out[367:352]}};

assign grp_fu_605_p4 = {{a0_Data_0_data_out[383:368]}};

assign grp_fu_615_p4 = {{a0_Data_0_data_out[399:384]}};

assign grp_fu_625_p4 = {{a0_Data_0_data_out[415:400]}};

assign grp_fu_635_p4 = {{a1_Data_0_data_out[31:16]}};

assign grp_fu_645_p4 = {{a1_Data_0_data_out[47:32]}};

assign grp_fu_655_p4 = {{a1_Data_0_data_out[63:48]}};

assign grp_fu_665_p4 = {{a1_Data_0_data_out[79:64]}};

assign grp_fu_675_p4 = {{a1_Data_0_data_out[95:80]}};

assign grp_fu_685_p4 = {{a1_Data_0_data_out[111:96]}};

assign grp_fu_695_p4 = {{a1_Data_0_data_out[127:112]}};

assign grp_fu_705_p4 = {{a1_Data_0_data_out[143:128]}};

assign grp_fu_715_p4 = {{a1_Data_0_data_out[159:144]}};

assign grp_fu_725_p4 = {{a1_Data_0_data_out[175:160]}};

assign grp_fu_735_p4 = {{a1_Data_0_data_out[191:176]}};

assign grp_fu_745_p4 = {{a1_Data_0_data_out[207:192]}};

assign grp_fu_755_p4 = {{a1_Data_0_data_out[223:208]}};

assign grp_fu_765_p4 = {{a1_Data_0_data_out[239:224]}};

assign grp_fu_775_p4 = {{a1_Data_0_data_out[255:240]}};

assign grp_fu_785_p4 = {{a1_Data_0_data_out[271:256]}};

assign grp_fu_795_p4 = {{a1_Data_0_data_out[287:272]}};

assign grp_fu_805_p4 = {{a1_Data_0_data_out[303:288]}};

assign grp_fu_815_p4 = {{a1_Data_0_data_out[319:304]}};

assign grp_fu_825_p4 = {{a1_Data_0_data_out[335:320]}};

assign grp_fu_835_p4 = {{a1_Data_0_data_out[351:336]}};

assign grp_fu_845_p4 = {{a1_Data_0_data_out[367:352]}};

assign grp_fu_855_p4 = {{a1_Data_0_data_out[383:368]}};

assign grp_fu_865_p4 = {{a1_Data_0_data_out[399:384]}};

assign grp_fu_875_p4 = {{a1_Data_0_data_out[415:400]}};

assign grp_fu_885_p4 = {{a2_Data_0_data_out[31:16]}};

assign grp_fu_895_p4 = {{a2_Data_0_data_out[47:32]}};

assign grp_fu_905_p4 = {{a2_Data_0_data_out[63:48]}};

assign grp_fu_915_p4 = {{a2_Data_0_data_out[79:64]}};

assign grp_fu_925_p4 = {{a2_Data_0_data_out[95:80]}};

assign grp_fu_935_p4 = {{a2_Data_0_data_out[111:96]}};

assign grp_fu_945_p4 = {{a2_Data_0_data_out[127:112]}};

assign grp_fu_955_p4 = {{a2_Data_0_data_out[143:128]}};

assign grp_fu_965_p4 = {{a2_Data_0_data_out[159:144]}};

assign grp_fu_975_p4 = {{a2_Data_0_data_out[175:160]}};

assign grp_fu_985_p4 = {{a2_Data_0_data_out[191:176]}};

assign grp_fu_995_p4 = {{a2_Data_0_data_out[207:192]}};

assign p_phi100_fu_4528_p3 = ((rev88_fu_4522_p2[0:0] === 1'b1) ? grp_fu_595_p4 : grp_fu_605_p4);

assign p_phi101_fu_4542_p3 = ((rev89_fu_4536_p2[0:0] === 1'b1) ? grp_fu_845_p4 : grp_fu_855_p4);

assign p_phi102_fu_4556_p3 = ((rev90_fu_4550_p2[0:0] === 1'b1) ? grp_fu_1095_p4 : grp_fu_1105_p4);

assign p_phi103_fu_4570_p3 = ((rev91_fu_4564_p2[0:0] === 1'b1) ? grp_fu_1345_p4 : grp_fu_1355_p4);

assign p_phi104_fu_4712_p3 = ((rev92_fu_4706_p2[0:0] === 1'b1) ? grp_fu_615_p4 : grp_fu_625_p4);

assign p_phi105_fu_4726_p3 = ((rev93_fu_4720_p2[0:0] === 1'b1) ? grp_fu_865_p4 : grp_fu_875_p4);

assign p_phi106_fu_4740_p3 = ((rev94_fu_4734_p2[0:0] === 1'b1) ? grp_fu_1115_p4 : grp_fu_1125_p4);

assign p_phi107_fu_4754_p3 = ((rev95_fu_4748_p2[0:0] === 1'b1) ? grp_fu_1365_p4 : grp_fu_1375_p4);

assign p_phi10_fu_1825_p3 = ((rev5_fu_1819_p2[0:0] === 1'b1) ? grp_fu_665_p4 : grp_fu_675_p4);

assign p_phi11_fu_1839_p3 = ((rev6_fu_1833_p2[0:0] === 1'b1) ? grp_fu_915_p4 : grp_fu_925_p4);

assign p_phi12_fu_1853_p3 = ((rev7_fu_1847_p2[0:0] === 1'b1) ? grp_fu_1165_p4 : grp_fu_1175_p4);

assign p_phi13_fu_1867_p3 = ((rev8_fu_1861_p2[0:0] === 1'b1) ? grp_fu_435_p4 : grp_fu_445_p4);

assign p_phi14_fu_1881_p3 = ((rev9_fu_1875_p2[0:0] === 1'b1) ? grp_fu_685_p4 : grp_fu_695_p4);

assign p_phi15_fu_1895_p3 = ((rev10_fu_1889_p2[0:0] === 1'b1) ? grp_fu_935_p4 : grp_fu_945_p4);

assign p_phi16_fu_1909_p3 = ((rev11_fu_1903_p2[0:0] === 1'b1) ? grp_fu_1185_p4 : grp_fu_1195_p4);

assign p_phi17_fu_1923_p3 = ((rev12_fu_1917_p2[0:0] === 1'b1) ? grp_fu_455_p4 : grp_fu_465_p4);

assign p_phi18_fu_1937_p3 = ((rev13_fu_1931_p2[0:0] === 1'b1) ? grp_fu_705_p4 : grp_fu_715_p4);

assign p_phi19_fu_1951_p3 = ((rev14_fu_1945_p2[0:0] === 1'b1) ? grp_fu_955_p4 : grp_fu_965_p4);

assign p_phi1_fu_1695_p3 = ((tmp_4_fu_1689_p2[0:0] === 1'b1) ? grp_fu_385_p4 : a_t0_Data_0_fu_1673_p1);

assign p_phi20_fu_1965_p3 = ((rev15_fu_1959_p2[0:0] === 1'b1) ? grp_fu_1205_p4 : grp_fu_1215_p4);

assign p_phi21_fu_1979_p3 = ((rev16_fu_1973_p2[0:0] === 1'b1) ? grp_fu_475_p4 : grp_fu_485_p4);

assign p_phi22_fu_1993_p3 = ((rev17_fu_1987_p2[0:0] === 1'b1) ? grp_fu_725_p4 : grp_fu_735_p4);

assign p_phi23_fu_2007_p3 = ((rev18_fu_2001_p2[0:0] === 1'b1) ? grp_fu_975_p4 : grp_fu_985_p4);

assign p_phi24_fu_2021_p3 = ((rev19_fu_2015_p2[0:0] === 1'b1) ? grp_fu_1225_p4 : grp_fu_1235_p4);

assign p_phi25_fu_2035_p3 = ((rev20_fu_2029_p2[0:0] === 1'b1) ? grp_fu_495_p4 : grp_fu_505_p4);

assign p_phi26_fu_2049_p3 = ((rev21_fu_2043_p2[0:0] === 1'b1) ? grp_fu_745_p4 : grp_fu_755_p4);

assign p_phi27_fu_2063_p3 = ((rev22_fu_2057_p2[0:0] === 1'b1) ? grp_fu_995_p4 : grp_fu_1005_p4);

assign p_phi28_fu_2077_p3 = ((rev23_fu_2071_p2[0:0] === 1'b1) ? grp_fu_1245_p4 : grp_fu_1255_p4);

assign p_phi29_fu_2091_p3 = ((rev24_fu_2085_p2[0:0] === 1'b1) ? grp_fu_515_p4 : grp_fu_525_p4);

assign p_phi2_fu_1710_p3 = ((tmp_7_fu_1704_p2[0:0] === 1'b1) ? grp_fu_635_p4 : a_t1_Data_0_fu_1677_p1);

assign p_phi30_fu_2105_p3 = ((rev25_fu_2099_p2[0:0] === 1'b1) ? grp_fu_765_p4 : grp_fu_775_p4);

assign p_phi31_fu_2119_p3 = ((rev26_fu_2113_p2[0:0] === 1'b1) ? grp_fu_1015_p4 : grp_fu_1025_p4);

assign p_phi32_fu_2133_p3 = ((rev27_fu_2127_p2[0:0] === 1'b1) ? grp_fu_1265_p4 : grp_fu_1275_p4);

assign p_phi33_fu_2147_p3 = ((rev28_fu_2141_p2[0:0] === 1'b1) ? grp_fu_535_p4 : grp_fu_545_p4);

assign p_phi34_fu_2161_p3 = ((rev29_fu_2155_p2[0:0] === 1'b1) ? grp_fu_785_p4 : grp_fu_795_p4);

assign p_phi35_fu_2175_p3 = ((rev30_fu_2169_p2[0:0] === 1'b1) ? grp_fu_1035_p4 : grp_fu_1045_p4);

assign p_phi36_fu_2189_p3 = ((rev31_fu_2183_p2[0:0] === 1'b1) ? grp_fu_1285_p4 : grp_fu_1295_p4);

assign p_phi37_fu_2203_p3 = ((rev32_fu_2197_p2[0:0] === 1'b1) ? grp_fu_555_p4 : grp_fu_565_p4);

assign p_phi38_fu_2217_p3 = ((rev33_fu_2211_p2[0:0] === 1'b1) ? grp_fu_805_p4 : grp_fu_815_p4);

assign p_phi39_fu_2231_p3 = ((rev34_fu_2225_p2[0:0] === 1'b1) ? grp_fu_1055_p4 : grp_fu_1065_p4);

assign p_phi3_fu_1725_p3 = ((tmp_9_fu_1719_p2[0:0] === 1'b1) ? grp_fu_885_p4 : a_t2_Data_0_fu_1681_p1);

assign p_phi40_fu_2245_p3 = ((rev35_fu_2239_p2[0:0] === 1'b1) ? grp_fu_1305_p4 : grp_fu_1315_p4);

assign p_phi41_fu_2259_p3 = ((rev36_fu_2253_p2[0:0] === 1'b1) ? grp_fu_575_p4 : grp_fu_585_p4);

assign p_phi42_fu_2273_p3 = ((rev37_fu_2267_p2[0:0] === 1'b1) ? grp_fu_825_p4 : grp_fu_835_p4);

assign p_phi43_fu_2287_p3 = ((rev38_fu_2281_p2[0:0] === 1'b1) ? grp_fu_1075_p4 : grp_fu_1085_p4);

assign p_phi44_fu_2301_p3 = ((rev39_fu_2295_p2[0:0] === 1'b1) ? grp_fu_1325_p4 : grp_fu_1335_p4);

assign p_phi45_fu_2315_p3 = ((rev40_fu_2309_p2[0:0] === 1'b1) ? grp_fu_595_p4 : grp_fu_605_p4);

assign p_phi46_fu_2329_p3 = ((rev41_fu_2323_p2[0:0] === 1'b1) ? grp_fu_845_p4 : grp_fu_855_p4);

assign p_phi47_fu_2343_p3 = ((rev42_fu_2337_p2[0:0] === 1'b1) ? grp_fu_1095_p4 : grp_fu_1105_p4);

assign p_phi48_fu_2357_p3 = ((rev43_fu_2351_p2[0:0] === 1'b1) ? grp_fu_1345_p4 : grp_fu_1355_p4);

assign p_phi49_fu_2371_p3 = ((rev44_fu_2365_p2[0:0] === 1'b1) ? grp_fu_615_p4 : grp_fu_625_p4);

assign p_phi4_fu_1740_p3 = ((tmp_s_fu_1734_p2[0:0] === 1'b1) ? grp_fu_1135_p4 : a_t3_Data_0_fu_1685_p1);

assign p_phi50_fu_2385_p3 = ((rev45_fu_2379_p2[0:0] === 1'b1) ? grp_fu_865_p4 : grp_fu_875_p4);

assign p_phi51_fu_2399_p3 = ((rev46_fu_2393_p2[0:0] === 1'b1) ? grp_fu_1115_p4 : grp_fu_1125_p4);

assign p_phi52_fu_2413_p3 = ((rev47_fu_2407_p2[0:0] === 1'b1) ? grp_fu_1365_p4 : grp_fu_1375_p4);

assign p_phi53_fu_2443_p3 = ((tmp_10_fu_2437_p2[0:0] === 1'b1) ? grp_fu_385_p4 : a_t0_Data_0_1_fu_2421_p1);

assign p_phi54_fu_2457_p3 = ((tmp_16_fu_2451_p2[0:0] === 1'b1) ? grp_fu_635_p4 : a_t1_Data_0_1_fu_2425_p1);

assign p_phi55_fu_2471_p3 = ((tmp_18_fu_2465_p2[0:0] === 1'b1) ? grp_fu_885_p4 : a_t2_Data_0_1_fu_2429_p1);

assign p_phi56_fu_2485_p3 = ((tmp_19_fu_2479_p2[0:0] === 1'b1) ? grp_fu_1135_p4 : a_t3_Data_0_1_fu_2433_p1);

assign p_phi57_fu_2529_p3 = ((tmp_28_0_v_fu_2522_p3[0:0] === 1'b1) ? grp_fu_635_p4 : a_t1_Data_0_1_fu_2425_p1);

assign p_phi58_fu_2553_p3 = ((tmp_30_0_v_fu_2546_p3[0:0] === 1'b1) ? grp_fu_885_p4 : a_t2_Data_0_1_fu_2429_p1);

assign p_phi59_fu_2577_p3 = ((tmp_32_0_v_fu_2570_p3[0:0] === 1'b1) ? grp_fu_1135_p4 : a_t3_Data_0_1_fu_2433_p1);

assign p_phi5_fu_1755_p3 = ((rev_fu_1749_p2[0:0] === 1'b1) ? grp_fu_395_p4 : grp_fu_405_p4);

assign p_phi60_fu_2688_p3 = ((rev48_fu_2682_p2[0:0] === 1'b1) ? grp_fu_395_p4 : grp_fu_405_p4);

assign p_phi61_fu_2702_p3 = ((rev49_fu_2696_p2[0:0] === 1'b1) ? grp_fu_645_p4 : grp_fu_655_p4);

assign p_phi62_fu_2716_p3 = ((rev50_fu_2710_p2[0:0] === 1'b1) ? grp_fu_895_p4 : grp_fu_905_p4);

assign p_phi63_fu_2730_p3 = ((rev51_fu_2724_p2[0:0] === 1'b1) ? grp_fu_1145_p4 : grp_fu_1155_p4);

assign p_phi64_fu_2872_p3 = ((rev52_fu_2866_p2[0:0] === 1'b1) ? grp_fu_415_p4 : grp_fu_425_p4);

assign p_phi65_fu_2886_p3 = ((rev53_fu_2880_p2[0:0] === 1'b1) ? grp_fu_665_p4 : grp_fu_675_p4);

assign p_phi66_fu_2900_p3 = ((rev54_fu_2894_p2[0:0] === 1'b1) ? grp_fu_915_p4 : grp_fu_925_p4);

assign p_phi67_fu_2914_p3 = ((rev55_fu_2908_p2[0:0] === 1'b1) ? grp_fu_1165_p4 : grp_fu_1175_p4);

assign p_phi68_fu_3056_p3 = ((rev56_fu_3050_p2[0:0] === 1'b1) ? grp_fu_435_p4 : grp_fu_445_p4);

assign p_phi69_fu_3070_p3 = ((rev57_fu_3064_p2[0:0] === 1'b1) ? grp_fu_685_p4 : grp_fu_695_p4);

assign p_phi6_fu_1769_p3 = ((rev1_fu_1763_p2[0:0] === 1'b1) ? grp_fu_645_p4 : grp_fu_655_p4);

assign p_phi70_fu_3084_p3 = ((rev58_fu_3078_p2[0:0] === 1'b1) ? grp_fu_935_p4 : grp_fu_945_p4);

assign p_phi71_fu_3098_p3 = ((rev59_fu_3092_p2[0:0] === 1'b1) ? grp_fu_1185_p4 : grp_fu_1195_p4);

assign p_phi72_fu_3240_p3 = ((rev60_fu_3234_p2[0:0] === 1'b1) ? grp_fu_455_p4 : grp_fu_465_p4);

assign p_phi73_fu_3254_p3 = ((rev61_fu_3248_p2[0:0] === 1'b1) ? grp_fu_705_p4 : grp_fu_715_p4);

assign p_phi74_fu_3268_p3 = ((rev62_fu_3262_p2[0:0] === 1'b1) ? grp_fu_955_p4 : grp_fu_965_p4);

assign p_phi75_fu_3282_p3 = ((rev63_fu_3276_p2[0:0] === 1'b1) ? grp_fu_1205_p4 : grp_fu_1215_p4);

assign p_phi76_fu_3424_p3 = ((rev64_fu_3418_p2[0:0] === 1'b1) ? grp_fu_475_p4 : grp_fu_485_p4);

assign p_phi77_fu_3438_p3 = ((rev65_fu_3432_p2[0:0] === 1'b1) ? grp_fu_725_p4 : grp_fu_735_p4);

assign p_phi78_fu_3452_p3 = ((rev66_fu_3446_p2[0:0] === 1'b1) ? grp_fu_975_p4 : grp_fu_985_p4);

assign p_phi79_fu_3466_p3 = ((rev67_fu_3460_p2[0:0] === 1'b1) ? grp_fu_1225_p4 : grp_fu_1235_p4);

assign p_phi7_fu_1783_p3 = ((rev2_fu_1777_p2[0:0] === 1'b1) ? grp_fu_895_p4 : grp_fu_905_p4);

assign p_phi80_fu_3608_p3 = ((rev68_fu_3602_p2[0:0] === 1'b1) ? grp_fu_495_p4 : grp_fu_505_p4);

assign p_phi81_fu_3622_p3 = ((rev69_fu_3616_p2[0:0] === 1'b1) ? grp_fu_745_p4 : grp_fu_755_p4);

assign p_phi82_fu_3636_p3 = ((rev70_fu_3630_p2[0:0] === 1'b1) ? grp_fu_995_p4 : grp_fu_1005_p4);

assign p_phi83_fu_3650_p3 = ((rev71_fu_3644_p2[0:0] === 1'b1) ? grp_fu_1245_p4 : grp_fu_1255_p4);

assign p_phi84_fu_3792_p3 = ((rev72_fu_3786_p2[0:0] === 1'b1) ? grp_fu_515_p4 : grp_fu_525_p4);

assign p_phi85_fu_3806_p3 = ((rev73_fu_3800_p2[0:0] === 1'b1) ? grp_fu_765_p4 : grp_fu_775_p4);

assign p_phi86_fu_3820_p3 = ((rev74_fu_3814_p2[0:0] === 1'b1) ? grp_fu_1015_p4 : grp_fu_1025_p4);

assign p_phi87_fu_3834_p3 = ((rev75_fu_3828_p2[0:0] === 1'b1) ? grp_fu_1265_p4 : grp_fu_1275_p4);

assign p_phi88_fu_3976_p3 = ((rev76_fu_3970_p2[0:0] === 1'b1) ? grp_fu_535_p4 : grp_fu_545_p4);

assign p_phi89_fu_3990_p3 = ((rev77_fu_3984_p2[0:0] === 1'b1) ? grp_fu_785_p4 : grp_fu_795_p4);

assign p_phi8_fu_1797_p3 = ((rev3_fu_1791_p2[0:0] === 1'b1) ? grp_fu_1145_p4 : grp_fu_1155_p4);

assign p_phi90_fu_4004_p3 = ((rev78_fu_3998_p2[0:0] === 1'b1) ? grp_fu_1035_p4 : grp_fu_1045_p4);

assign p_phi91_fu_4018_p3 = ((rev79_fu_4012_p2[0:0] === 1'b1) ? grp_fu_1285_p4 : grp_fu_1295_p4);

assign p_phi92_fu_4160_p3 = ((rev80_fu_4154_p2[0:0] === 1'b1) ? grp_fu_555_p4 : grp_fu_565_p4);

assign p_phi93_fu_4174_p3 = ((rev81_fu_4168_p2[0:0] === 1'b1) ? grp_fu_805_p4 : grp_fu_815_p4);

assign p_phi94_fu_4188_p3 = ((rev82_fu_4182_p2[0:0] === 1'b1) ? grp_fu_1055_p4 : grp_fu_1065_p4);

assign p_phi95_fu_4202_p3 = ((rev83_fu_4196_p2[0:0] === 1'b1) ? grp_fu_1305_p4 : grp_fu_1315_p4);

assign p_phi96_fu_4344_p3 = ((rev84_fu_4338_p2[0:0] === 1'b1) ? grp_fu_575_p4 : grp_fu_585_p4);

assign p_phi97_fu_4358_p3 = ((rev85_fu_4352_p2[0:0] === 1'b1) ? grp_fu_825_p4 : grp_fu_835_p4);

assign p_phi98_fu_4372_p3 = ((rev86_fu_4366_p2[0:0] === 1'b1) ? grp_fu_1075_p4 : grp_fu_1085_p4);

assign p_phi99_fu_4386_p3 = ((rev87_fu_4380_p2[0:0] === 1'b1) ? grp_fu_1325_p4 : grp_fu_1335_p4);

assign p_phi9_fu_1811_p3 = ((rev4_fu_1805_p2[0:0] === 1'b1) ? grp_fu_415_p4 : grp_fu_425_p4);

assign p_phi_fu_2505_p3 = ((tmp_26_0_v_fu_2498_p3[0:0] === 1'b1) ? grp_fu_385_p4 : a_t0_Data_0_1_fu_2421_p1);

assign rev10_fu_1889_p2 = (grp_fu_1445_p2 ^ 1'd1);

assign rev11_fu_1903_p2 = (grp_fu_1451_p2 ^ 1'd1);

assign rev12_fu_1917_p2 = (grp_fu_1457_p2 ^ 1'd1);

assign rev13_fu_1931_p2 = (grp_fu_1463_p2 ^ 1'd1);

assign rev14_fu_1945_p2 = (grp_fu_1469_p2 ^ 1'd1);

assign rev15_fu_1959_p2 = (grp_fu_1475_p2 ^ 1'd1);

assign rev16_fu_1973_p2 = (grp_fu_1481_p2 ^ 1'd1);

assign rev17_fu_1987_p2 = (grp_fu_1487_p2 ^ 1'd1);

assign rev18_fu_2001_p2 = (grp_fu_1493_p2 ^ 1'd1);

assign rev19_fu_2015_p2 = (grp_fu_1499_p2 ^ 1'd1);

assign rev1_fu_1763_p2 = (grp_fu_1391_p2 ^ 1'd1);

assign rev20_fu_2029_p2 = (grp_fu_1505_p2 ^ 1'd1);

assign rev21_fu_2043_p2 = (grp_fu_1511_p2 ^ 1'd1);

assign rev22_fu_2057_p2 = (grp_fu_1517_p2 ^ 1'd1);

assign rev23_fu_2071_p2 = (grp_fu_1523_p2 ^ 1'd1);

assign rev24_fu_2085_p2 = (grp_fu_1529_p2 ^ 1'd1);

assign rev25_fu_2099_p2 = (grp_fu_1535_p2 ^ 1'd1);

assign rev26_fu_2113_p2 = (grp_fu_1541_p2 ^ 1'd1);

assign rev27_fu_2127_p2 = (grp_fu_1547_p2 ^ 1'd1);

assign rev28_fu_2141_p2 = (grp_fu_1553_p2 ^ 1'd1);

assign rev29_fu_2155_p2 = (grp_fu_1559_p2 ^ 1'd1);

assign rev2_fu_1777_p2 = (grp_fu_1397_p2 ^ 1'd1);

assign rev30_fu_2169_p2 = (grp_fu_1565_p2 ^ 1'd1);

assign rev31_fu_2183_p2 = (grp_fu_1571_p2 ^ 1'd1);

assign rev32_fu_2197_p2 = (grp_fu_1577_p2 ^ 1'd1);

assign rev33_fu_2211_p2 = (grp_fu_1583_p2 ^ 1'd1);

assign rev34_fu_2225_p2 = (grp_fu_1589_p2 ^ 1'd1);

assign rev35_fu_2239_p2 = (grp_fu_1595_p2 ^ 1'd1);

assign rev36_fu_2253_p2 = (grp_fu_1601_p2 ^ 1'd1);

assign rev37_fu_2267_p2 = (grp_fu_1607_p2 ^ 1'd1);

assign rev38_fu_2281_p2 = (grp_fu_1613_p2 ^ 1'd1);

assign rev39_fu_2295_p2 = (grp_fu_1619_p2 ^ 1'd1);

assign rev3_fu_1791_p2 = (grp_fu_1403_p2 ^ 1'd1);

assign rev40_fu_2309_p2 = (grp_fu_1625_p2 ^ 1'd1);

assign rev41_fu_2323_p2 = (grp_fu_1631_p2 ^ 1'd1);

assign rev42_fu_2337_p2 = (grp_fu_1637_p2 ^ 1'd1);

assign rev43_fu_2351_p2 = (grp_fu_1643_p2 ^ 1'd1);

assign rev44_fu_2365_p2 = (grp_fu_1649_p2 ^ 1'd1);

assign rev45_fu_2379_p2 = (grp_fu_1655_p2 ^ 1'd1);

assign rev46_fu_2393_p2 = (grp_fu_1661_p2 ^ 1'd1);

assign rev47_fu_2407_p2 = (grp_fu_1667_p2 ^ 1'd1);

assign rev48_fu_2682_p2 = (grp_fu_1385_p2 ^ 1'd1);

assign rev49_fu_2696_p2 = (grp_fu_1391_p2 ^ 1'd1);

assign rev4_fu_1805_p2 = (grp_fu_1409_p2 ^ 1'd1);

assign rev50_fu_2710_p2 = (grp_fu_1397_p2 ^ 1'd1);

assign rev51_fu_2724_p2 = (grp_fu_1403_p2 ^ 1'd1);

assign rev52_fu_2866_p2 = (grp_fu_1409_p2 ^ 1'd1);

assign rev53_fu_2880_p2 = (grp_fu_1415_p2 ^ 1'd1);

assign rev54_fu_2894_p2 = (grp_fu_1421_p2 ^ 1'd1);

assign rev55_fu_2908_p2 = (grp_fu_1427_p2 ^ 1'd1);

assign rev56_fu_3050_p2 = (grp_fu_1433_p2 ^ 1'd1);

assign rev57_fu_3064_p2 = (grp_fu_1439_p2 ^ 1'd1);

assign rev58_fu_3078_p2 = (grp_fu_1445_p2 ^ 1'd1);

assign rev59_fu_3092_p2 = (grp_fu_1451_p2 ^ 1'd1);

assign rev5_fu_1819_p2 = (grp_fu_1415_p2 ^ 1'd1);

assign rev60_fu_3234_p2 = (grp_fu_1457_p2 ^ 1'd1);

assign rev61_fu_3248_p2 = (grp_fu_1463_p2 ^ 1'd1);

assign rev62_fu_3262_p2 = (grp_fu_1469_p2 ^ 1'd1);

assign rev63_fu_3276_p2 = (grp_fu_1475_p2 ^ 1'd1);

assign rev64_fu_3418_p2 = (grp_fu_1481_p2 ^ 1'd1);

assign rev65_fu_3432_p2 = (grp_fu_1487_p2 ^ 1'd1);

assign rev66_fu_3446_p2 = (grp_fu_1493_p2 ^ 1'd1);

assign rev67_fu_3460_p2 = (grp_fu_1499_p2 ^ 1'd1);

assign rev68_fu_3602_p2 = (grp_fu_1505_p2 ^ 1'd1);

assign rev69_fu_3616_p2 = (grp_fu_1511_p2 ^ 1'd1);

assign rev6_fu_1833_p2 = (grp_fu_1421_p2 ^ 1'd1);

assign rev70_fu_3630_p2 = (grp_fu_1517_p2 ^ 1'd1);

assign rev71_fu_3644_p2 = (grp_fu_1523_p2 ^ 1'd1);

assign rev72_fu_3786_p2 = (grp_fu_1529_p2 ^ 1'd1);

assign rev73_fu_3800_p2 = (grp_fu_1535_p2 ^ 1'd1);

assign rev74_fu_3814_p2 = (grp_fu_1541_p2 ^ 1'd1);

assign rev75_fu_3828_p2 = (grp_fu_1547_p2 ^ 1'd1);

assign rev76_fu_3970_p2 = (grp_fu_1553_p2 ^ 1'd1);

assign rev77_fu_3984_p2 = (grp_fu_1559_p2 ^ 1'd1);

assign rev78_fu_3998_p2 = (grp_fu_1565_p2 ^ 1'd1);

assign rev79_fu_4012_p2 = (grp_fu_1571_p2 ^ 1'd1);

assign rev7_fu_1847_p2 = (grp_fu_1427_p2 ^ 1'd1);

assign rev80_fu_4154_p2 = (grp_fu_1577_p2 ^ 1'd1);

assign rev81_fu_4168_p2 = (grp_fu_1583_p2 ^ 1'd1);

assign rev82_fu_4182_p2 = (grp_fu_1589_p2 ^ 1'd1);

assign rev83_fu_4196_p2 = (grp_fu_1595_p2 ^ 1'd1);

assign rev84_fu_4338_p2 = (grp_fu_1601_p2 ^ 1'd1);

assign rev85_fu_4352_p2 = (grp_fu_1607_p2 ^ 1'd1);

assign rev86_fu_4366_p2 = (grp_fu_1613_p2 ^ 1'd1);

assign rev87_fu_4380_p2 = (grp_fu_1619_p2 ^ 1'd1);

assign rev88_fu_4522_p2 = (grp_fu_1625_p2 ^ 1'd1);

assign rev89_fu_4536_p2 = (grp_fu_1631_p2 ^ 1'd1);

assign rev8_fu_1861_p2 = (grp_fu_1433_p2 ^ 1'd1);

assign rev90_fu_4550_p2 = (grp_fu_1637_p2 ^ 1'd1);

assign rev91_fu_4564_p2 = (grp_fu_1643_p2 ^ 1'd1);

assign rev92_fu_4706_p2 = (grp_fu_1649_p2 ^ 1'd1);

assign rev93_fu_4720_p2 = (grp_fu_1655_p2 ^ 1'd1);

assign rev94_fu_4734_p2 = (grp_fu_1661_p2 ^ 1'd1);

assign rev95_fu_4748_p2 = (grp_fu_1667_p2 ^ 1'd1);

assign rev9_fu_1875_p2 = (grp_fu_1439_p2 ^ 1'd1);

assign rev_fu_1749_p2 = (grp_fu_1385_p2 ^ 1'd1);

assign tmp_100_fu_3718_p1 = tmp_32_6_fu_3711_p3[14:0];

assign tmp_101_fu_3722_p3 = tmp_26_6_fu_3663_p3[32'd15];

assign tmp_102_fu_3738_p3 = tmp_28_6_fu_3679_p3[32'd15];

assign tmp_103_fu_3754_p3 = tmp_30_6_fu_3695_p3[32'd15];

assign tmp_104_fu_3770_p3 = tmp_32_6_fu_3711_p3[32'd15];

assign tmp_105_fu_3854_p1 = tmp_26_7_fu_3847_p3[14:0];

assign tmp_106_fu_3870_p1 = tmp_28_7_fu_3863_p3[14:0];

assign tmp_107_fu_3886_p1 = tmp_30_7_fu_3879_p3[14:0];

assign tmp_108_fu_3902_p1 = tmp_32_7_fu_3895_p3[14:0];

assign tmp_109_fu_3906_p3 = tmp_26_7_fu_3847_p3[32'd15];

assign tmp_10_fu_2437_p2 = (($signed(a_t0_Data_0_1_fu_2421_p1) < $signed(grp_fu_385_p4)) ? 1'b1 : 1'b0);

assign tmp_110_fu_3922_p3 = tmp_28_7_fu_3863_p3[32'd15];

assign tmp_111_fu_3938_p3 = tmp_30_7_fu_3879_p3[32'd15];

assign tmp_112_fu_3954_p3 = tmp_32_7_fu_3895_p3[32'd15];

assign tmp_113_fu_4038_p1 = tmp_26_8_fu_4031_p3[14:0];

assign tmp_114_fu_4054_p1 = tmp_28_8_fu_4047_p3[14:0];

assign tmp_115_fu_4070_p1 = tmp_30_8_fu_4063_p3[14:0];

assign tmp_116_fu_4086_p1 = tmp_32_8_fu_4079_p3[14:0];

assign tmp_117_fu_4090_p3 = tmp_26_8_fu_4031_p3[32'd15];

assign tmp_118_fu_4106_p3 = tmp_28_8_fu_4047_p3[32'd15];

assign tmp_119_fu_4122_p3 = tmp_30_8_fu_4063_p3[32'd15];

assign tmp_11_fu_5060_p1 = tmp_35_fu_5049_p5;

assign tmp_120_fu_4138_p3 = tmp_32_8_fu_4079_p3[32'd15];

assign tmp_121_fu_4222_p1 = tmp_26_9_fu_4215_p3[14:0];

assign tmp_122_fu_4238_p1 = tmp_28_9_fu_4231_p3[14:0];

assign tmp_123_fu_4254_p1 = tmp_30_9_fu_4247_p3[14:0];

assign tmp_124_fu_4270_p1 = tmp_32_9_fu_4263_p3[14:0];

assign tmp_125_fu_4274_p3 = tmp_26_9_fu_4215_p3[32'd15];

assign tmp_126_fu_4290_p3 = tmp_28_9_fu_4231_p3[32'd15];

assign tmp_127_fu_4306_p3 = tmp_30_9_fu_4247_p3[32'd15];

assign tmp_128_fu_4322_p3 = tmp_32_9_fu_4263_p3[32'd15];

assign tmp_129_fu_4406_p1 = tmp_26_s_fu_4399_p3[14:0];

assign tmp_12_fu_5085_p1 = tmp_36_fu_5074_p5;

assign tmp_130_fu_4422_p1 = tmp_28_s_fu_4415_p3[14:0];

assign tmp_131_fu_4438_p1 = tmp_30_s_fu_4431_p3[14:0];

assign tmp_132_fu_4454_p1 = tmp_32_s_fu_4447_p3[14:0];

assign tmp_133_fu_4458_p3 = tmp_26_s_fu_4399_p3[32'd15];

assign tmp_134_fu_4474_p3 = tmp_28_s_fu_4415_p3[32'd15];

assign tmp_135_fu_4490_p3 = tmp_30_s_fu_4431_p3[32'd15];

assign tmp_136_fu_4506_p3 = tmp_32_s_fu_4447_p3[32'd15];

assign tmp_137_fu_4590_p1 = tmp_26_10_fu_4583_p3[14:0];

assign tmp_138_fu_4606_p1 = tmp_28_10_fu_4599_p3[14:0];

assign tmp_139_fu_4622_p1 = tmp_30_10_fu_4615_p3[14:0];

assign tmp_13_fu_5110_p1 = tmp_37_fu_5099_p5;

assign tmp_140_fu_4638_p1 = tmp_32_10_fu_4631_p3[14:0];

assign tmp_141_fu_4642_p3 = tmp_26_10_fu_4583_p3[32'd15];

assign tmp_142_fu_4658_p3 = tmp_28_10_fu_4599_p3[32'd15];

assign tmp_143_fu_4674_p3 = tmp_30_10_fu_4615_p3[32'd15];

assign tmp_144_fu_4690_p3 = tmp_32_10_fu_4631_p3[32'd15];

assign tmp_145_fu_4774_p1 = tmp_26_11_fu_4767_p3[14:0];

assign tmp_146_fu_4790_p1 = tmp_28_11_fu_4783_p3[14:0];

assign tmp_147_fu_4806_p1 = tmp_30_11_fu_4799_p3[14:0];

assign tmp_148_fu_4822_p1 = tmp_32_11_fu_4815_p3[14:0];

assign tmp_149_fu_4826_p3 = tmp_26_11_fu_4767_p3[32'd15];

assign tmp_14_fu_5135_p1 = tmp_38_fu_5124_p5;

assign tmp_150_fu_4842_p3 = tmp_28_11_fu_4783_p3[32'd15];

assign tmp_151_fu_4858_p3 = tmp_30_11_fu_4799_p3[32'd15];

assign tmp_152_fu_4874_p3 = tmp_32_11_fu_4815_p3[32'd15];

assign tmp_15_fu_5160_p1 = tmp_39_fu_5149_p5;

assign tmp_16_fu_2451_p2 = (($signed(a_t1_Data_0_1_fu_2425_p1) < $signed(grp_fu_635_p4)) ? 1'b1 : 1'b0);

assign tmp_17_fu_5185_p1 = tmp_40_fu_5174_p5;

assign tmp_18_fu_2465_p2 = (($signed(a_t2_Data_0_1_fu_2429_p1) < $signed(grp_fu_885_p4)) ? 1'b1 : 1'b0);

assign tmp_19_fu_2479_p2 = (($signed(a_t3_Data_0_1_fu_2433_p1) < $signed(grp_fu_1135_p4)) ? 1'b1 : 1'b0);

assign tmp_1_fu_4910_p1 = tmp_29_fu_4899_p5;

assign tmp_20_fu_2493_p2 = (($signed(p_phi53_fu_2443_p3) < $signed(p_phi1_reg_5195)) ? 1'b1 : 1'b0);

assign tmp_21_fu_2517_p2 = (($signed(p_phi54_fu_2457_p3) < $signed(p_phi2_reg_5205)) ? 1'b1 : 1'b0);

assign tmp_22_fu_2541_p2 = (($signed(p_phi55_fu_2471_p3) < $signed(p_phi3_reg_5215)) ? 1'b1 : 1'b0);

assign tmp_23_fu_2565_p2 = (($signed(p_phi56_fu_2485_p3) < $signed(p_phi4_reg_5225)) ? 1'b1 : 1'b0);

assign tmp_24_fu_2597_p3 = ((tmp_53_fu_2589_p3[0:0] === 1'b1) ? 15'd0 : tmp_49_fu_2513_p1);

assign tmp_25_10_fu_4578_p2 = (($signed(p_phi100_fu_4528_p3) < $signed(p_phi45_reg_5510)) ? 1'b1 : 1'b0);

assign tmp_25_11_fu_4762_p2 = (($signed(p_phi104_fu_4712_p3) < $signed(p_phi49_reg_5538)) ? 1'b1 : 1'b0);

assign tmp_25_1_fu_2738_p2 = (($signed(p_phi60_fu_2688_p3) < $signed(p_phi5_reg_5230)) ? 1'b1 : 1'b0);

assign tmp_25_2_fu_2922_p2 = (($signed(p_phi64_fu_2872_p3) < $signed(p_phi9_reg_5258)) ? 1'b1 : 1'b0);

assign tmp_25_3_fu_3106_p2 = (($signed(p_phi68_fu_3056_p3) < $signed(p_phi13_reg_5286)) ? 1'b1 : 1'b0);

assign tmp_25_4_fu_3290_p2 = (($signed(p_phi72_fu_3240_p3) < $signed(p_phi17_reg_5314)) ? 1'b1 : 1'b0);

assign tmp_25_5_fu_3474_p2 = (($signed(p_phi76_fu_3424_p3) < $signed(p_phi21_reg_5342)) ? 1'b1 : 1'b0);

assign tmp_25_6_fu_3658_p2 = (($signed(p_phi80_fu_3608_p3) < $signed(p_phi25_reg_5370)) ? 1'b1 : 1'b0);

assign tmp_25_7_fu_3842_p2 = (($signed(p_phi84_fu_3792_p3) < $signed(p_phi29_reg_5398)) ? 1'b1 : 1'b0);

assign tmp_25_8_fu_4026_p2 = (($signed(p_phi88_fu_3976_p3) < $signed(p_phi33_reg_5426)) ? 1'b1 : 1'b0);

assign tmp_25_9_fu_4210_p2 = (($signed(p_phi92_fu_4160_p3) < $signed(p_phi37_reg_5454)) ? 1'b1 : 1'b0);

assign tmp_25_cast_fu_2605_p1 = tmp_24_fu_2597_p3;

assign tmp_25_fu_2617_p3 = ((tmp_54_fu_2609_p3[0:0] === 1'b1) ? 15'd0 : tmp_50_fu_2537_p1);

assign tmp_25_s_fu_4394_p2 = (($signed(p_phi96_fu_4344_p3) < $signed(p_phi41_reg_5482)) ? 1'b1 : 1'b0);

assign tmp_26_0_v_fu_2498_p3 = ((tmp_20_fu_2493_p2[0:0] === 1'b1) ? tmp_4_reg_5190 : tmp_10_fu_2437_p2);

assign tmp_26_10_fu_4583_p3 = ((tmp_25_10_fu_4578_p2[0:0] === 1'b1) ? p_phi45_reg_5510 : p_phi100_fu_4528_p3);

assign tmp_26_11_fu_4767_p3 = ((tmp_25_11_fu_4762_p2[0:0] === 1'b1) ? p_phi49_reg_5538 : p_phi104_fu_4712_p3);

assign tmp_26_1_fu_2743_p3 = ((tmp_25_1_fu_2738_p2[0:0] === 1'b1) ? p_phi5_reg_5230 : p_phi60_fu_2688_p3);

assign tmp_26_2_fu_2927_p3 = ((tmp_25_2_fu_2922_p2[0:0] === 1'b1) ? p_phi9_reg_5258 : p_phi64_fu_2872_p3);

assign tmp_26_3_fu_3111_p3 = ((tmp_25_3_fu_3106_p2[0:0] === 1'b1) ? p_phi13_reg_5286 : p_phi68_fu_3056_p3);

assign tmp_26_4_fu_3295_p3 = ((tmp_25_4_fu_3290_p2[0:0] === 1'b1) ? p_phi17_reg_5314 : p_phi72_fu_3240_p3);

assign tmp_26_5_fu_3479_p3 = ((tmp_25_5_fu_3474_p2[0:0] === 1'b1) ? p_phi21_reg_5342 : p_phi76_fu_3424_p3);

assign tmp_26_6_fu_3663_p3 = ((tmp_25_6_fu_3658_p2[0:0] === 1'b1) ? p_phi25_reg_5370 : p_phi80_fu_3608_p3);

assign tmp_26_7_fu_3847_p3 = ((tmp_25_7_fu_3842_p2[0:0] === 1'b1) ? p_phi29_reg_5398 : p_phi84_fu_3792_p3);

assign tmp_26_8_fu_4031_p3 = ((tmp_25_8_fu_4026_p2[0:0] === 1'b1) ? p_phi33_reg_5426 : p_phi88_fu_3976_p3);

assign tmp_26_9_fu_4215_p3 = ((tmp_25_9_fu_4210_p2[0:0] === 1'b1) ? p_phi37_reg_5454 : p_phi92_fu_4160_p3);

assign tmp_26_fu_2637_p3 = ((tmp_55_fu_2629_p3[0:0] === 1'b1) ? 15'd0 : tmp_51_fu_2561_p1);

assign tmp_26_s_fu_4399_p3 = ((tmp_25_s_fu_4394_p2[0:0] === 1'b1) ? p_phi41_reg_5482 : p_phi96_fu_4344_p3);

assign tmp_27_10_fu_4594_p2 = (($signed(p_phi101_fu_4542_p3) < $signed(p_phi46_reg_5517)) ? 1'b1 : 1'b0);

assign tmp_27_11_fu_4778_p2 = (($signed(p_phi105_fu_4726_p3) < $signed(p_phi50_reg_5545)) ? 1'b1 : 1'b0);

assign tmp_27_1_fu_2754_p2 = (($signed(p_phi61_fu_2702_p3) < $signed(p_phi6_reg_5237)) ? 1'b1 : 1'b0);

assign tmp_27_2_fu_2938_p2 = (($signed(p_phi65_fu_2886_p3) < $signed(p_phi10_reg_5265)) ? 1'b1 : 1'b0);

assign tmp_27_3_fu_3122_p2 = (($signed(p_phi69_fu_3070_p3) < $signed(p_phi14_reg_5293)) ? 1'b1 : 1'b0);

assign tmp_27_4_fu_3306_p2 = (($signed(p_phi73_fu_3254_p3) < $signed(p_phi18_reg_5321)) ? 1'b1 : 1'b0);

assign tmp_27_5_fu_3490_p2 = (($signed(p_phi77_fu_3438_p3) < $signed(p_phi22_reg_5349)) ? 1'b1 : 1'b0);

assign tmp_27_6_fu_3674_p2 = (($signed(p_phi81_fu_3622_p3) < $signed(p_phi26_reg_5377)) ? 1'b1 : 1'b0);

assign tmp_27_7_fu_3858_p2 = (($signed(p_phi85_fu_3806_p3) < $signed(p_phi30_reg_5405)) ? 1'b1 : 1'b0);

assign tmp_27_8_fu_4042_p2 = (($signed(p_phi89_fu_3990_p3) < $signed(p_phi34_reg_5433)) ? 1'b1 : 1'b0);

assign tmp_27_9_fu_4226_p2 = (($signed(p_phi93_fu_4174_p3) < $signed(p_phi38_reg_5461)) ? 1'b1 : 1'b0);

assign tmp_27_cast_fu_2625_p1 = tmp_25_fu_2617_p3;

assign tmp_27_fu_2657_p3 = ((tmp_56_fu_2649_p3[0:0] === 1'b1) ? 15'd0 : tmp_52_fu_2585_p1);

assign tmp_27_s_fu_4410_p2 = (($signed(p_phi97_fu_4358_p3) < $signed(p_phi42_reg_5489)) ? 1'b1 : 1'b0);

assign tmp_28_0_v_fu_2522_p3 = ((tmp_21_fu_2517_p2[0:0] === 1'b1) ? tmp_7_reg_5200 : tmp_16_fu_2451_p2);

assign tmp_28_10_fu_4599_p3 = ((tmp_27_10_fu_4594_p2[0:0] === 1'b1) ? p_phi46_reg_5517 : p_phi101_fu_4542_p3);

assign tmp_28_11_fu_4783_p3 = ((tmp_27_11_fu_4778_p2[0:0] === 1'b1) ? p_phi50_reg_5545 : p_phi105_fu_4726_p3);

assign tmp_28_1_fu_2759_p3 = ((tmp_27_1_fu_2754_p2[0:0] === 1'b1) ? p_phi6_reg_5237 : p_phi61_fu_2702_p3);

assign tmp_28_2_fu_2943_p3 = ((tmp_27_2_fu_2938_p2[0:0] === 1'b1) ? p_phi10_reg_5265 : p_phi65_fu_2886_p3);

assign tmp_28_3_fu_3127_p3 = ((tmp_27_3_fu_3122_p2[0:0] === 1'b1) ? p_phi14_reg_5293 : p_phi69_fu_3070_p3);

assign tmp_28_4_fu_3311_p3 = ((tmp_27_4_fu_3306_p2[0:0] === 1'b1) ? p_phi18_reg_5321 : p_phi73_fu_3254_p3);

assign tmp_28_5_fu_3495_p3 = ((tmp_27_5_fu_3490_p2[0:0] === 1'b1) ? p_phi22_reg_5349 : p_phi77_fu_3438_p3);

assign tmp_28_6_fu_3679_p3 = ((tmp_27_6_fu_3674_p2[0:0] === 1'b1) ? p_phi26_reg_5377 : p_phi81_fu_3622_p3);

assign tmp_28_7_fu_3863_p3 = ((tmp_27_7_fu_3858_p2[0:0] === 1'b1) ? p_phi30_reg_5405 : p_phi85_fu_3806_p3);

assign tmp_28_8_fu_4047_p3 = ((tmp_27_8_fu_4042_p2[0:0] === 1'b1) ? p_phi34_reg_5433 : p_phi89_fu_3990_p3);

assign tmp_28_9_fu_4231_p3 = ((tmp_27_9_fu_4226_p2[0:0] === 1'b1) ? p_phi38_reg_5461 : p_phi93_fu_4174_p3);

assign tmp_28_fu_2665_p5 = {{{{tmp_27_fu_2657_p3}, {tmp_29_cast_fu_2645_p1}}, {tmp_27_cast_fu_2625_p1}}, {tmp_25_cast_fu_2605_p1}};

assign tmp_28_s_fu_4415_p3 = ((tmp_27_s_fu_4410_p2[0:0] === 1'b1) ? p_phi42_reg_5489 : p_phi97_fu_4358_p3);

assign tmp_29_10_fu_4610_p2 = (($signed(p_phi102_fu_4556_p3) < $signed(p_phi47_reg_5524)) ? 1'b1 : 1'b0);

assign tmp_29_11_fu_4794_p2 = (($signed(p_phi106_fu_4740_p3) < $signed(p_phi51_reg_5552)) ? 1'b1 : 1'b0);

assign tmp_29_1_fu_2770_p2 = (($signed(p_phi62_fu_2716_p3) < $signed(p_phi7_reg_5244)) ? 1'b1 : 1'b0);

assign tmp_29_2_fu_2954_p2 = (($signed(p_phi66_fu_2900_p3) < $signed(p_phi11_reg_5272)) ? 1'b1 : 1'b0);

assign tmp_29_3_fu_3138_p2 = (($signed(p_phi70_fu_3084_p3) < $signed(p_phi15_reg_5300)) ? 1'b1 : 1'b0);

assign tmp_29_4_fu_3322_p2 = (($signed(p_phi74_fu_3268_p3) < $signed(p_phi19_reg_5328)) ? 1'b1 : 1'b0);

assign tmp_29_5_fu_3506_p2 = (($signed(p_phi78_fu_3452_p3) < $signed(p_phi23_reg_5356)) ? 1'b1 : 1'b0);

assign tmp_29_6_fu_3690_p2 = (($signed(p_phi82_fu_3636_p3) < $signed(p_phi27_reg_5384)) ? 1'b1 : 1'b0);

assign tmp_29_7_fu_3874_p2 = (($signed(p_phi86_fu_3820_p3) < $signed(p_phi31_reg_5412)) ? 1'b1 : 1'b0);

assign tmp_29_8_fu_4058_p2 = (($signed(p_phi90_fu_4004_p3) < $signed(p_phi35_reg_5440)) ? 1'b1 : 1'b0);

assign tmp_29_9_fu_4242_p2 = (($signed(p_phi94_fu_4188_p3) < $signed(p_phi39_reg_5468)) ? 1'b1 : 1'b0);

assign tmp_29_cast_fu_2645_p1 = tmp_26_fu_2637_p3;

assign tmp_29_fu_4899_p5 = {{{{tmp_40_1_reg_5586}, {tmp_38_1_cast_fu_4896_p1}}, {tmp_36_1_cast_fu_4893_p1}}, {tmp_34_1_cast_fu_4890_p1}};

assign tmp_29_s_fu_4426_p2 = (($signed(p_phi98_fu_4372_p3) < $signed(p_phi43_reg_5496)) ? 1'b1 : 1'b0);

assign tmp_2_fu_4935_p1 = tmp_30_fu_4924_p5;

assign tmp_30_0_v_fu_2546_p3 = ((tmp_22_fu_2541_p2[0:0] === 1'b1) ? tmp_9_reg_5210 : tmp_18_fu_2465_p2);

assign tmp_30_10_fu_4615_p3 = ((tmp_29_10_fu_4610_p2[0:0] === 1'b1) ? p_phi47_reg_5524 : p_phi102_fu_4556_p3);

assign tmp_30_11_fu_4799_p3 = ((tmp_29_11_fu_4794_p2[0:0] === 1'b1) ? p_phi51_reg_5552 : p_phi106_fu_4740_p3);

assign tmp_30_1_fu_2775_p3 = ((tmp_29_1_fu_2770_p2[0:0] === 1'b1) ? p_phi7_reg_5244 : p_phi62_fu_2716_p3);

assign tmp_30_2_fu_2959_p3 = ((tmp_29_2_fu_2954_p2[0:0] === 1'b1) ? p_phi11_reg_5272 : p_phi66_fu_2900_p3);

assign tmp_30_3_fu_3143_p3 = ((tmp_29_3_fu_3138_p2[0:0] === 1'b1) ? p_phi15_reg_5300 : p_phi70_fu_3084_p3);

assign tmp_30_4_fu_3327_p3 = ((tmp_29_4_fu_3322_p2[0:0] === 1'b1) ? p_phi19_reg_5328 : p_phi74_fu_3268_p3);

assign tmp_30_5_fu_3511_p3 = ((tmp_29_5_fu_3506_p2[0:0] === 1'b1) ? p_phi23_reg_5356 : p_phi78_fu_3452_p3);

assign tmp_30_6_fu_3695_p3 = ((tmp_29_6_fu_3690_p2[0:0] === 1'b1) ? p_phi27_reg_5384 : p_phi82_fu_3636_p3);

assign tmp_30_7_fu_3879_p3 = ((tmp_29_7_fu_3874_p2[0:0] === 1'b1) ? p_phi31_reg_5412 : p_phi86_fu_3820_p3);

assign tmp_30_8_fu_4063_p3 = ((tmp_29_8_fu_4058_p2[0:0] === 1'b1) ? p_phi35_reg_5440 : p_phi90_fu_4004_p3);

assign tmp_30_9_fu_4247_p3 = ((tmp_29_9_fu_4242_p2[0:0] === 1'b1) ? p_phi39_reg_5468 : p_phi94_fu_4188_p3);

assign tmp_30_fu_4924_p5 = {{{{tmp_40_2_reg_5606}, {tmp_38_2_cast_fu_4921_p1}}, {tmp_36_2_cast_fu_4918_p1}}, {tmp_34_2_cast_fu_4915_p1}};

assign tmp_30_s_fu_4431_p3 = ((tmp_29_s_fu_4426_p2[0:0] === 1'b1) ? p_phi43_reg_5496 : p_phi98_fu_4372_p3);

assign tmp_31_10_fu_4626_p2 = (($signed(p_phi103_fu_4570_p3) < $signed(p_phi48_reg_5531)) ? 1'b1 : 1'b0);

assign tmp_31_11_fu_4810_p2 = (($signed(p_phi107_fu_4754_p3) < $signed(p_phi52_reg_5559)) ? 1'b1 : 1'b0);

assign tmp_31_1_fu_2786_p2 = (($signed(p_phi63_fu_2730_p3) < $signed(p_phi8_reg_5251)) ? 1'b1 : 1'b0);

assign tmp_31_2_fu_2970_p2 = (($signed(p_phi67_fu_2914_p3) < $signed(p_phi12_reg_5279)) ? 1'b1 : 1'b0);

assign tmp_31_3_fu_3154_p2 = (($signed(p_phi71_fu_3098_p3) < $signed(p_phi16_reg_5307)) ? 1'b1 : 1'b0);

assign tmp_31_4_fu_3338_p2 = (($signed(p_phi75_fu_3282_p3) < $signed(p_phi20_reg_5335)) ? 1'b1 : 1'b0);

assign tmp_31_5_fu_3522_p2 = (($signed(p_phi79_fu_3466_p3) < $signed(p_phi24_reg_5363)) ? 1'b1 : 1'b0);

assign tmp_31_6_fu_3706_p2 = (($signed(p_phi83_fu_3650_p3) < $signed(p_phi28_reg_5391)) ? 1'b1 : 1'b0);

assign tmp_31_7_fu_3890_p2 = (($signed(p_phi87_fu_3834_p3) < $signed(p_phi32_reg_5419)) ? 1'b1 : 1'b0);

assign tmp_31_8_fu_4074_p2 = (($signed(p_phi91_fu_4018_p3) < $signed(p_phi36_reg_5447)) ? 1'b1 : 1'b0);

assign tmp_31_9_fu_4258_p2 = (($signed(p_phi95_fu_4202_p3) < $signed(p_phi40_reg_5475)) ? 1'b1 : 1'b0);

assign tmp_31_fu_4949_p5 = {{{{tmp_40_3_reg_5626}, {tmp_38_3_cast_fu_4946_p1}}, {tmp_36_3_cast_fu_4943_p1}}, {tmp_34_3_cast_fu_4940_p1}};

assign tmp_31_s_fu_4442_p2 = (($signed(p_phi99_fu_4386_p3) < $signed(p_phi44_reg_5503)) ? 1'b1 : 1'b0);

assign tmp_32_0_v_fu_2570_p3 = ((tmp_23_fu_2565_p2[0:0] === 1'b1) ? tmp_s_reg_5220 : tmp_19_fu_2479_p2);

assign tmp_32_10_fu_4631_p3 = ((tmp_31_10_fu_4626_p2[0:0] === 1'b1) ? p_phi48_reg_5531 : p_phi103_fu_4570_p3);

assign tmp_32_11_fu_4815_p3 = ((tmp_31_11_fu_4810_p2[0:0] === 1'b1) ? p_phi52_reg_5559 : p_phi107_fu_4754_p3);

assign tmp_32_1_fu_2791_p3 = ((tmp_31_1_fu_2786_p2[0:0] === 1'b1) ? p_phi8_reg_5251 : p_phi63_fu_2730_p3);

assign tmp_32_2_fu_2975_p3 = ((tmp_31_2_fu_2970_p2[0:0] === 1'b1) ? p_phi12_reg_5279 : p_phi67_fu_2914_p3);

assign tmp_32_3_fu_3159_p3 = ((tmp_31_3_fu_3154_p2[0:0] === 1'b1) ? p_phi16_reg_5307 : p_phi71_fu_3098_p3);

assign tmp_32_4_fu_3343_p3 = ((tmp_31_4_fu_3338_p2[0:0] === 1'b1) ? p_phi20_reg_5335 : p_phi75_fu_3282_p3);

assign tmp_32_5_fu_3527_p3 = ((tmp_31_5_fu_3522_p2[0:0] === 1'b1) ? p_phi24_reg_5363 : p_phi79_fu_3466_p3);

assign tmp_32_6_fu_3711_p3 = ((tmp_31_6_fu_3706_p2[0:0] === 1'b1) ? p_phi28_reg_5391 : p_phi83_fu_3650_p3);

assign tmp_32_7_fu_3895_p3 = ((tmp_31_7_fu_3890_p2[0:0] === 1'b1) ? p_phi32_reg_5419 : p_phi87_fu_3834_p3);

assign tmp_32_8_fu_4079_p3 = ((tmp_31_8_fu_4074_p2[0:0] === 1'b1) ? p_phi36_reg_5447 : p_phi91_fu_4018_p3);

assign tmp_32_9_fu_4263_p3 = ((tmp_31_9_fu_4258_p2[0:0] === 1'b1) ? p_phi40_reg_5475 : p_phi95_fu_4202_p3);

assign tmp_32_fu_4974_p5 = {{{{tmp_40_4_reg_5646}, {tmp_38_4_cast_fu_4971_p1}}, {tmp_36_4_cast_fu_4968_p1}}, {tmp_34_4_cast_fu_4965_p1}};

assign tmp_32_s_fu_4447_p3 = ((tmp_31_s_fu_4442_p2[0:0] === 1'b1) ? p_phi44_reg_5503 : p_phi99_fu_4386_p3);

assign tmp_33_fu_4999_p5 = {{{{tmp_40_5_reg_5666}, {tmp_38_5_cast_fu_4996_p1}}, {tmp_36_5_cast_fu_4993_p1}}, {tmp_34_5_cast_fu_4990_p1}};

assign tmp_34_10_cast_fu_5140_p1 = tmp_34_10_reg_5771;

assign tmp_34_10_fu_4650_p3 = ((tmp_141_fu_4642_p3[0:0] === 1'b1) ? 15'd0 : tmp_137_fu_4590_p1);

assign tmp_34_11_cast_fu_5165_p1 = tmp_34_11_reg_5791;

assign tmp_34_11_fu_4834_p3 = ((tmp_149_fu_4826_p3[0:0] === 1'b1) ? 15'd0 : tmp_145_fu_4774_p1);

assign tmp_34_1_cast_fu_4890_p1 = tmp_34_1_reg_5571;

assign tmp_34_1_fu_2810_p3 = ((tmp_61_fu_2802_p3[0:0] === 1'b1) ? 15'd0 : tmp_57_fu_2750_p1);

assign tmp_34_2_cast_fu_4915_p1 = tmp_34_2_reg_5591;

assign tmp_34_2_fu_2994_p3 = ((tmp_69_fu_2986_p3[0:0] === 1'b1) ? 15'd0 : tmp_65_fu_2934_p1);

assign tmp_34_3_cast_fu_4940_p1 = tmp_34_3_reg_5611;

assign tmp_34_3_fu_3178_p3 = ((tmp_77_fu_3170_p3[0:0] === 1'b1) ? 15'd0 : tmp_73_fu_3118_p1);

assign tmp_34_4_cast_fu_4965_p1 = tmp_34_4_reg_5631;

assign tmp_34_4_fu_3362_p3 = ((tmp_85_fu_3354_p3[0:0] === 1'b1) ? 15'd0 : tmp_81_fu_3302_p1);

assign tmp_34_5_cast_fu_4990_p1 = tmp_34_5_reg_5651;

assign tmp_34_5_fu_3546_p3 = ((tmp_93_fu_3538_p3[0:0] === 1'b1) ? 15'd0 : tmp_89_fu_3486_p1);

assign tmp_34_6_cast_fu_5015_p1 = tmp_34_6_reg_5671;

assign tmp_34_6_fu_3730_p3 = ((tmp_101_fu_3722_p3[0:0] === 1'b1) ? 15'd0 : tmp_97_fu_3670_p1);

assign tmp_34_7_cast_fu_5040_p1 = tmp_34_7_reg_5691;

assign tmp_34_7_fu_3914_p3 = ((tmp_109_fu_3906_p3[0:0] === 1'b1) ? 15'd0 : tmp_105_fu_3854_p1);

assign tmp_34_8_cast_fu_5065_p1 = tmp_34_8_reg_5711;

assign tmp_34_8_fu_4098_p3 = ((tmp_117_fu_4090_p3[0:0] === 1'b1) ? 15'd0 : tmp_113_fu_4038_p1);

assign tmp_34_9_cast_fu_5090_p1 = tmp_34_9_reg_5731;

assign tmp_34_9_fu_4282_p3 = ((tmp_125_fu_4274_p3[0:0] === 1'b1) ? 15'd0 : tmp_121_fu_4222_p1);

assign tmp_34_cast_fu_5115_p1 = tmp_34_s_reg_5751;

assign tmp_34_fu_5024_p5 = {{{{tmp_40_6_reg_5686}, {tmp_38_6_cast_fu_5021_p1}}, {tmp_36_6_cast_fu_5018_p1}}, {tmp_34_6_cast_fu_5015_p1}};

assign tmp_34_s_fu_4466_p3 = ((tmp_133_fu_4458_p3[0:0] === 1'b1) ? 15'd0 : tmp_129_fu_4406_p1);

assign tmp_35_fu_5049_p5 = {{{{tmp_40_7_reg_5706}, {tmp_38_7_cast_fu_5046_p1}}, {tmp_36_7_cast_fu_5043_p1}}, {tmp_34_7_cast_fu_5040_p1}};

assign tmp_36_10_cast_fu_5143_p1 = tmp_36_10_reg_5776;

assign tmp_36_10_fu_4666_p3 = ((tmp_142_fu_4658_p3[0:0] === 1'b1) ? 15'd0 : tmp_138_fu_4606_p1);

assign tmp_36_11_cast_fu_5168_p1 = tmp_36_11_reg_5796;

assign tmp_36_11_fu_4850_p3 = ((tmp_150_fu_4842_p3[0:0] === 1'b1) ? 15'd0 : tmp_146_fu_4790_p1);

assign tmp_36_1_cast_fu_4893_p1 = tmp_36_1_reg_5576;

assign tmp_36_1_fu_2826_p3 = ((tmp_62_fu_2818_p3[0:0] === 1'b1) ? 15'd0 : tmp_58_fu_2766_p1);

assign tmp_36_2_cast_fu_4918_p1 = tmp_36_2_reg_5596;

assign tmp_36_2_fu_3010_p3 = ((tmp_70_fu_3002_p3[0:0] === 1'b1) ? 15'd0 : tmp_66_fu_2950_p1);

assign tmp_36_3_cast_fu_4943_p1 = tmp_36_3_reg_5616;

assign tmp_36_3_fu_3194_p3 = ((tmp_78_fu_3186_p3[0:0] === 1'b1) ? 15'd0 : tmp_74_fu_3134_p1);

assign tmp_36_4_cast_fu_4968_p1 = tmp_36_4_reg_5636;

assign tmp_36_4_fu_3378_p3 = ((tmp_86_fu_3370_p3[0:0] === 1'b1) ? 15'd0 : tmp_82_fu_3318_p1);

assign tmp_36_5_cast_fu_4993_p1 = tmp_36_5_reg_5656;

assign tmp_36_5_fu_3562_p3 = ((tmp_94_fu_3554_p3[0:0] === 1'b1) ? 15'd0 : tmp_90_fu_3502_p1);

assign tmp_36_6_cast_fu_5018_p1 = tmp_36_6_reg_5676;

assign tmp_36_6_fu_3746_p3 = ((tmp_102_fu_3738_p3[0:0] === 1'b1) ? 15'd0 : tmp_98_fu_3686_p1);

assign tmp_36_7_cast_fu_5043_p1 = tmp_36_7_reg_5696;

assign tmp_36_7_fu_3930_p3 = ((tmp_110_fu_3922_p3[0:0] === 1'b1) ? 15'd0 : tmp_106_fu_3870_p1);

assign tmp_36_8_cast_fu_5068_p1 = tmp_36_8_reg_5716;

assign tmp_36_8_fu_4114_p3 = ((tmp_118_fu_4106_p3[0:0] === 1'b1) ? 15'd0 : tmp_114_fu_4054_p1);

assign tmp_36_9_cast_fu_5093_p1 = tmp_36_9_reg_5736;

assign tmp_36_9_fu_4298_p3 = ((tmp_126_fu_4290_p3[0:0] === 1'b1) ? 15'd0 : tmp_122_fu_4238_p1);

assign tmp_36_cast_fu_5118_p1 = tmp_36_s_reg_5756;

assign tmp_36_fu_5074_p5 = {{{{tmp_40_8_reg_5726}, {tmp_38_8_cast_fu_5071_p1}}, {tmp_36_8_cast_fu_5068_p1}}, {tmp_34_8_cast_fu_5065_p1}};

assign tmp_36_s_fu_4482_p3 = ((tmp_134_fu_4474_p3[0:0] === 1'b1) ? 15'd0 : tmp_130_fu_4422_p1);

assign tmp_37_fu_5099_p5 = {{{{tmp_40_9_reg_5746}, {tmp_38_9_cast_fu_5096_p1}}, {tmp_36_9_cast_fu_5093_p1}}, {tmp_34_9_cast_fu_5090_p1}};

assign tmp_38_10_cast_fu_5146_p1 = tmp_38_10_reg_5781;

assign tmp_38_10_fu_4682_p3 = ((tmp_143_fu_4674_p3[0:0] === 1'b1) ? 15'd0 : tmp_139_fu_4622_p1);

assign tmp_38_11_cast_fu_5171_p1 = tmp_38_11_reg_5801;

assign tmp_38_11_fu_4866_p3 = ((tmp_151_fu_4858_p3[0:0] === 1'b1) ? 15'd0 : tmp_147_fu_4806_p1);

assign tmp_38_1_cast_fu_4896_p1 = tmp_38_1_reg_5581;

assign tmp_38_1_fu_2842_p3 = ((tmp_63_fu_2834_p3[0:0] === 1'b1) ? 15'd0 : tmp_59_fu_2782_p1);

assign tmp_38_2_cast_fu_4921_p1 = tmp_38_2_reg_5601;

assign tmp_38_2_fu_3026_p3 = ((tmp_71_fu_3018_p3[0:0] === 1'b1) ? 15'd0 : tmp_67_fu_2966_p1);

assign tmp_38_3_cast_fu_4946_p1 = tmp_38_3_reg_5621;

assign tmp_38_3_fu_3210_p3 = ((tmp_79_fu_3202_p3[0:0] === 1'b1) ? 15'd0 : tmp_75_fu_3150_p1);

assign tmp_38_4_cast_fu_4971_p1 = tmp_38_4_reg_5641;

assign tmp_38_4_fu_3394_p3 = ((tmp_87_fu_3386_p3[0:0] === 1'b1) ? 15'd0 : tmp_83_fu_3334_p1);

assign tmp_38_5_cast_fu_4996_p1 = tmp_38_5_reg_5661;

assign tmp_38_5_fu_3578_p3 = ((tmp_95_fu_3570_p3[0:0] === 1'b1) ? 15'd0 : tmp_91_fu_3518_p1);

assign tmp_38_6_cast_fu_5021_p1 = tmp_38_6_reg_5681;

assign tmp_38_6_fu_3762_p3 = ((tmp_103_fu_3754_p3[0:0] === 1'b1) ? 15'd0 : tmp_99_fu_3702_p1);

assign tmp_38_7_cast_fu_5046_p1 = tmp_38_7_reg_5701;

assign tmp_38_7_fu_3946_p3 = ((tmp_111_fu_3938_p3[0:0] === 1'b1) ? 15'd0 : tmp_107_fu_3886_p1);

assign tmp_38_8_cast_fu_5071_p1 = tmp_38_8_reg_5721;

assign tmp_38_8_fu_4130_p3 = ((tmp_119_fu_4122_p3[0:0] === 1'b1) ? 15'd0 : tmp_115_fu_4070_p1);

assign tmp_38_9_cast_fu_5096_p1 = tmp_38_9_reg_5741;

assign tmp_38_9_fu_4314_p3 = ((tmp_127_fu_4306_p3[0:0] === 1'b1) ? 15'd0 : tmp_123_fu_4254_p1);

assign tmp_38_cast_fu_5121_p1 = tmp_38_s_reg_5761;

assign tmp_38_fu_5124_p5 = {{{{tmp_40_s_reg_5766}, {tmp_38_cast_fu_5121_p1}}, {tmp_36_cast_fu_5118_p1}}, {tmp_34_cast_fu_5115_p1}};

assign tmp_38_s_fu_4498_p3 = ((tmp_135_fu_4490_p3[0:0] === 1'b1) ? 15'd0 : tmp_131_fu_4438_p1);

assign tmp_39_fu_5149_p5 = {{{{tmp_40_10_reg_5786}, {tmp_38_10_cast_fu_5146_p1}}, {tmp_36_10_cast_fu_5143_p1}}, {tmp_34_10_cast_fu_5140_p1}};

assign tmp_3_fu_4960_p1 = tmp_31_fu_4949_p5;

assign tmp_40_10_fu_4698_p3 = ((tmp_144_fu_4690_p3[0:0] === 1'b1) ? 15'd0 : tmp_140_fu_4638_p1);

assign tmp_40_11_fu_4882_p3 = ((tmp_152_fu_4874_p3[0:0] === 1'b1) ? 15'd0 : tmp_148_fu_4822_p1);

assign tmp_40_1_fu_2858_p3 = ((tmp_64_fu_2850_p3[0:0] === 1'b1) ? 15'd0 : tmp_60_fu_2798_p1);

assign tmp_40_2_fu_3042_p3 = ((tmp_72_fu_3034_p3[0:0] === 1'b1) ? 15'd0 : tmp_68_fu_2982_p1);

assign tmp_40_3_fu_3226_p3 = ((tmp_80_fu_3218_p3[0:0] === 1'b1) ? 15'd0 : tmp_76_fu_3166_p1);

assign tmp_40_4_fu_3410_p3 = ((tmp_88_fu_3402_p3[0:0] === 1'b1) ? 15'd0 : tmp_84_fu_3350_p1);

assign tmp_40_5_fu_3594_p3 = ((tmp_96_fu_3586_p3[0:0] === 1'b1) ? 15'd0 : tmp_92_fu_3534_p1);

assign tmp_40_6_fu_3778_p3 = ((tmp_104_fu_3770_p3[0:0] === 1'b1) ? 15'd0 : tmp_100_fu_3718_p1);

assign tmp_40_7_fu_3962_p3 = ((tmp_112_fu_3954_p3[0:0] === 1'b1) ? 15'd0 : tmp_108_fu_3902_p1);

assign tmp_40_8_fu_4146_p3 = ((tmp_120_fu_4138_p3[0:0] === 1'b1) ? 15'd0 : tmp_116_fu_4086_p1);

assign tmp_40_9_fu_4330_p3 = ((tmp_128_fu_4322_p3[0:0] === 1'b1) ? 15'd0 : tmp_124_fu_4270_p1);

assign tmp_40_fu_5174_p5 = {{{{tmp_40_11_reg_5806}, {tmp_38_11_cast_fu_5171_p1}}, {tmp_36_11_cast_fu_5168_p1}}, {tmp_34_11_cast_fu_5165_p1}};

assign tmp_40_s_fu_4514_p3 = ((tmp_136_fu_4506_p3[0:0] === 1'b1) ? 15'd0 : tmp_132_fu_4454_p1);

assign tmp_49_fu_2513_p1 = p_phi_fu_2505_p3[14:0];

assign tmp_4_fu_1689_p2 = (($signed(a_t0_Data_0_fu_1673_p1) < $signed(grp_fu_385_p4)) ? 1'b1 : 1'b0);

assign tmp_50_fu_2537_p1 = p_phi57_fu_2529_p3[14:0];

assign tmp_51_fu_2561_p1 = p_phi58_fu_2553_p3[14:0];

assign tmp_52_fu_2585_p1 = p_phi59_fu_2577_p3[14:0];

assign tmp_53_fu_2589_p3 = p_phi_fu_2505_p3[32'd15];

assign tmp_54_fu_2609_p3 = p_phi57_fu_2529_p3[32'd15];

assign tmp_55_fu_2629_p3 = p_phi58_fu_2553_p3[32'd15];

assign tmp_56_fu_2649_p3 = p_phi59_fu_2577_p3[32'd15];

assign tmp_57_fu_2750_p1 = tmp_26_1_fu_2743_p3[14:0];

assign tmp_58_fu_2766_p1 = tmp_28_1_fu_2759_p3[14:0];

assign tmp_59_fu_2782_p1 = tmp_30_1_fu_2775_p3[14:0];

assign tmp_5_fu_4985_p1 = tmp_32_fu_4974_p5;

assign tmp_60_fu_2798_p1 = tmp_32_1_fu_2791_p3[14:0];

assign tmp_61_fu_2802_p3 = tmp_26_1_fu_2743_p3[32'd15];

assign tmp_62_fu_2818_p3 = tmp_28_1_fu_2759_p3[32'd15];

assign tmp_63_fu_2834_p3 = tmp_30_1_fu_2775_p3[32'd15];

assign tmp_64_fu_2850_p3 = tmp_32_1_fu_2791_p3[32'd15];

assign tmp_65_fu_2934_p1 = tmp_26_2_fu_2927_p3[14:0];

assign tmp_66_fu_2950_p1 = tmp_28_2_fu_2943_p3[14:0];

assign tmp_67_fu_2966_p1 = tmp_30_2_fu_2959_p3[14:0];

assign tmp_68_fu_2982_p1 = tmp_32_2_fu_2975_p3[14:0];

assign tmp_69_fu_2986_p3 = tmp_26_2_fu_2927_p3[32'd15];

assign tmp_6_fu_5010_p1 = tmp_33_fu_4999_p5;

assign tmp_70_fu_3002_p3 = tmp_28_2_fu_2943_p3[32'd15];

assign tmp_71_fu_3018_p3 = tmp_30_2_fu_2959_p3[32'd15];

assign tmp_72_fu_3034_p3 = tmp_32_2_fu_2975_p3[32'd15];

assign tmp_73_fu_3118_p1 = tmp_26_3_fu_3111_p3[14:0];

assign tmp_74_fu_3134_p1 = tmp_28_3_fu_3127_p3[14:0];

assign tmp_75_fu_3150_p1 = tmp_30_3_fu_3143_p3[14:0];

assign tmp_76_fu_3166_p1 = tmp_32_3_fu_3159_p3[14:0];

assign tmp_77_fu_3170_p3 = tmp_26_3_fu_3111_p3[32'd15];

assign tmp_78_fu_3186_p3 = tmp_28_3_fu_3127_p3[32'd15];

assign tmp_79_fu_3202_p3 = tmp_30_3_fu_3143_p3[32'd15];

assign tmp_7_fu_1704_p2 = (($signed(a_t1_Data_0_fu_1677_p1) < $signed(grp_fu_635_p4)) ? 1'b1 : 1'b0);

assign tmp_80_fu_3218_p3 = tmp_32_3_fu_3159_p3[32'd15];

assign tmp_81_fu_3302_p1 = tmp_26_4_fu_3295_p3[14:0];

assign tmp_82_fu_3318_p1 = tmp_28_4_fu_3311_p3[14:0];

assign tmp_83_fu_3334_p1 = tmp_30_4_fu_3327_p3[14:0];

assign tmp_84_fu_3350_p1 = tmp_32_4_fu_3343_p3[14:0];

assign tmp_85_fu_3354_p3 = tmp_26_4_fu_3295_p3[32'd15];

assign tmp_86_fu_3370_p3 = tmp_28_4_fu_3311_p3[32'd15];

assign tmp_87_fu_3386_p3 = tmp_30_4_fu_3327_p3[32'd15];

assign tmp_88_fu_3402_p3 = tmp_32_4_fu_3343_p3[32'd15];

assign tmp_89_fu_3486_p1 = tmp_26_5_fu_3479_p3[14:0];

assign tmp_8_fu_5035_p1 = tmp_34_fu_5024_p5;

assign tmp_90_fu_3502_p1 = tmp_28_5_fu_3495_p3[14:0];

assign tmp_91_fu_3518_p1 = tmp_30_5_fu_3511_p3[14:0];

assign tmp_92_fu_3534_p1 = tmp_32_5_fu_3527_p3[14:0];

assign tmp_93_fu_3538_p3 = tmp_26_5_fu_3479_p3[32'd15];

assign tmp_94_fu_3554_p3 = tmp_28_5_fu_3495_p3[32'd15];

assign tmp_95_fu_3570_p3 = tmp_30_5_fu_3511_p3[32'd15];

assign tmp_96_fu_3586_p3 = tmp_32_5_fu_3527_p3[32'd15];

assign tmp_97_fu_3670_p1 = tmp_26_6_fu_3663_p3[14:0];

assign tmp_98_fu_3686_p1 = tmp_28_6_fu_3679_p3[14:0];

assign tmp_99_fu_3702_p1 = tmp_30_6_fu_3695_p3[14:0];

assign tmp_9_fu_1719_p2 = (($signed(a_t2_Data_0_fu_1681_p1) < $signed(grp_fu_885_p4)) ? 1'b1 : 1'b0);

assign tmp_fu_2677_p1 = tmp_28_fu_2665_p5;

assign tmp_s_fu_1734_p2 = (($signed(a_t3_Data_0_fu_1685_p1) < $signed(grp_fu_1135_p4)) ? 1'b1 : 1'b0);

endmodule //Layer1_Pooling
