<div id="pf221" class="pf w0 h0" data-page-no="221"><div class="pc pc221 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg221.png"/><div class="t m0 x15 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 30-24.<span class="_ _1a"> </span>Modes of operation (continued)</div><div class="t m0 xb2 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Modes of operation<span class="_ _139"> </span>Description</div><div class="t m0 xb6 h7 y47a ff2 fs4 fc0 sc0 ls0 ws0">Stop mode</div><div class="t m0 xfa h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">If enabled, the DAC module continues to operate</div><div class="t m0 xfa h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">in Normal Stop mode and the output voltage will</div><div class="t m0 xfa h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">hold the value before stop.</div><div class="t m0 xfa h14a y3035 ff2 fs3 fc0 sc0 ls0 ws0">In low-power stop modes, the DAC is fully </div><div class="t m0 xfa h14a y3036 ff2 fs3 fc0 sc0 ls0 ws0">shut down.</div><div class="t m0 x10e h8 y3037 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y3038 ff3 fs5 fc0 sc0 ls0 ws0">The assignment of module modes to core modes is chip-</div><div class="t m0 x3e hf y3039 ff3 fs5 fc0 sc0 ls0 ws0">specific. For module-to-core mode assignments, see the chapter</div><div class="t m0 x3e hf y303a ff3 fs5 fc0 sc0 ls0 ws0">that describes how modules are configured.</div><div class="t m0 x6 h10 y452 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 30 12-bit Digital-to-Analog Converter (DAC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>545</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
