%%
%%
%% state_of_art_hardware_solutions.tex for thesis in /doctorat/these/tex
%%
%% Made by Philippe THIERRY
%% Login   <Philippe THIERRYreseau-libre.net>
%%
%% Started on  Wed Mar 17 13:38:08 2010 Philippe THIERRY
%% Last update Wed Apr  6 10:40:17 2011 Philippe THIERRY
%%

\chapter{State of art of the hardware solution for real-time support}
\doMinitoc

\section{DMA management}

\subsection{Controlling activation period}

\subsection{Impacts}

\section{Cache controllers}

\subsection{Cache locks}

\subsubsection{General principle}

\subsubsection{Static cache locks}

\subsubsection{Dynamic cache locks}

\subsection{Cache partitioning}

\subsection{Les \index{Scratchpad}scratchpads}

\subsubsection{Principe}

\paragraph{}
Scratchpad are local-to-CPU memory, which can be used dynamically by the software in order to host
some of the most frequently executed part of the software elements. Scratchpad are usually
accessible by the CPU core without using the memory bus, reducing by this way the access latency.

\paragraph{}
Depending on the hardware architecture, scratchpad can be used through a allocation of a subpart of
the cache memory, or through an existing local SRAM. Multiple articles (\FIXME{get articles}) have
been written to describes various ways to optimize the scratchpad memory allocation, like code
section prediction and preallocation (\FIXME{get this article}).\\
Figure \ref{fig:cache_scratchpad_simple} describes one of the possible way to allocate a scratchpad.

\begin{figure}
\input{figures/cache_scratchpad_simple.tex}
\caption{Reserving a scratchpad in the cache memory}
\label{fig:cache_scratchpad_simple}
\end{figure}

\subsubsection{Impact associated to the scratchpad usage}


\section{SoC and MPSoC}

\subsection{Principle}

\subsection{A word about NUMA architectures}
