{
   "ActiveEmotionalView":"Default View",
   "Addressing View_ExpandedHierarchyInLayout":"",
   "Addressing View_Layers":"/sys_clock_1:false|/processing_system7_0_FCLK_RESET0_N:false|/rst_ps7_0_100M_1_peripheral_aresetn:false|/processing_system7_0_FCLK_CLK1:false|/AXI_TAR_0_Introut:false|/axi_dma_0_s2mm_introut:false|/processing_system7_0_FCLK_CLK0:false|/rst_ps7_0_100M_peripheral_aresetn:false|/clk_wiz_0_clk_out1:false|",
   "Addressing View_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1420 -y 170 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1420 -y 190 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1180 -y 200 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 2 -x 480 -y 220 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 1 -x 160 -y 90 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 820 -y 210 -defaultsOSRD
preplace inst AXI_ZmodADC1410_0 -pg 1 -lvl 2 -x 480 -y 380 -defaultsOSRD
preplace inst AXI_TAR_0 -pg 1 -lvl 2 -x 480 -y 90 -defaultsOSRD
preplace netloc AXI_ZmodADC1410_0_mCalibCh1 1 2 1 N 390
preplace netloc AXI_ZmodADC1410_0_mCalibCh2 1 2 1 N 410
preplace netloc AXI_ZmodADC1410_0_mSPI_IAP 1 2 1 N 370
preplace netloc axi_dma_0_M_AXI_MM2S 1 2 1 650 210n
preplace netloc axi_dma_0_M_AXI_S2MM 1 2 1 660 210n
preplace netloc axi_dma_0_M_AXI_SG 1 2 1 N 190
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 210
preplace netloc processing_system7_0_DDR 1 4 1 NJ 170
preplace netloc processing_system7_0_FIXED_IO 1 4 1 NJ 190
preplace netloc processing_system7_0_M_AXI_GP0 1 0 5 20 10 NJ 10 NJ 10 NJ 10 1400
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 1 310 70n
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 1 NJ 90
preplace netloc ps7_0_axi_periph_M02_AXI 1 1 1 300 110n
preplace netloc AXI_TAR_0_M00_AXIS 1 2 1 N 90
preplace netloc axis_data_fifo_0_M_AXIS 1 1 1 N 230
levelinfo -pg 1 0 160 480 820 1180 1420
pagesize -pg 1 -db -bbox -sgen 0 0 1540 470
",
   "Addressing View_ScaleFactor":"1.63803",
   "Addressing View_TopLeft":"10,-138",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2710 -y 600 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2710 -y 620 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 1300 -defaultsOSRD
preplace port port-id_sCh1GainH_0 -pg 1 -lvl 8 -x 2710 -y 1200 -defaultsOSRD
preplace port port-id_adcClkIn_p_0 -pg 1 -lvl 8 -x 2710 -y 1000 -defaultsOSRD
preplace port port-id_sCh1GainL_0 -pg 1 -lvl 8 -x 2710 -y 1220 -defaultsOSRD
preplace port port-id_sCh2CouplingH_0 -pg 1 -lvl 8 -x 2710 -y 1160 -defaultsOSRD
preplace port port-id_adcClkIn_n_0 -pg 1 -lvl 8 -x 2710 -y 1020 -defaultsOSRD
preplace port port-id_sCh2CouplingL_0 -pg 1 -lvl 8 -x 2710 -y 1180 -defaultsOSRD
preplace port port-id_sRelayComH_0 -pg 1 -lvl 8 -x 2710 -y 1280 -defaultsOSRD
preplace port port-id_sCh2GainH_0 -pg 1 -lvl 8 -x 2710 -y 1240 -defaultsOSRD
preplace port port-id_sADC_SDIO_0 -pg 1 -lvl 8 -x 2710 -y 1060 -defaultsOSRD
preplace port port-id_adcSync_0 -pg 1 -lvl 8 -x 2710 -y 1040 -defaultsOSRD
preplace port port-id_sCh2GainL_0 -pg 1 -lvl 8 -x 2710 -y 1260 -defaultsOSRD
preplace port port-id_sCh1CouplingH_0 -pg 1 -lvl 8 -x 2710 -y 1120 -defaultsOSRD
preplace port port-id_sCh1CouplingL_0 -pg 1 -lvl 8 -x 2710 -y 1140 -defaultsOSRD
preplace port port-id_sADC_CS_0 -pg 1 -lvl 8 -x 2710 -y 1080 -defaultsOSRD
preplace port port-id_sADC_Sclk_0 -pg 1 -lvl 8 -x 2710 -y 1100 -defaultsOSRD
preplace port port-id_sRelayComL_0 -pg 1 -lvl 8 -x 2710 -y 1300 -defaultsOSRD
preplace port port-id_DcoClk_0 -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace portBus dADC_Data_0 -pg 1 -lvl 0 -x 0 -y 1350 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 2440 -y 660 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1600 -y 250 -defaultsOSRD
preplace inst ZmodADC1410_Controll_0 -pg 1 -lvl 7 -x 2440 -y 1100 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 570 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 79 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 59 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 103 100 104 101 107 102 105 106 108} -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 210 -y 520 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 2020 -y 180 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2020 -y 620 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 6 -x 2020 -y 1290 -defaultsOSRD
preplace inst AXI_ZmodADC1410_0 -pg 1 -lvl 6 -x 2020 -y 1070 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 61 48 60 51 50 49 54 53 55 56 57 58 52 59 47} -defaultsOSRD
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 1 -x 210 -y 700 -swap {0 1 2 3 4 9 6 7 8 5} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1600 -y 1060 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2020 -y 440 -swap {56 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 0 47 48 49 50 51 52 53 54 55 46 57 58 59 60 61 62 63 64 65 66 67} -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 6 -x 2020 -y 780 -defaultsOSRD
preplace inst AXI_TAR_0 -pg 1 -lvl 3 -x 920 -y 650 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 4 -x 1240 -y 490 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD
preplace netloc AXI_TAR_0_Introut 1 3 3 N 660 NJ 660 1850
preplace netloc AXI_ZmodADC1410_0_sCh1CouplingSelect 1 6 1 2180 1080n
preplace netloc AXI_ZmodADC1410_0_sCh1GainSelect 1 6 1 N 1140
preplace netloc AXI_ZmodADC1410_0_sCh2CouplingSelect 1 6 1 N 1120
preplace netloc AXI_ZmodADC1410_0_sCh2GainSelect 1 6 1 N 1160
preplace netloc AXI_ZmodADC1410_0_sTestMode 1 6 1 N 1180
preplace netloc AXI_ZmodADC1410_0_sZmodControllerRst_n 1 6 1 2190 1060n
preplace netloc DcoClk_0_1 1 0 7 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 2210J
preplace netloc Net 1 7 1 NJ 1060
preplace netloc ZmodADC1410_Controll_0_adcClkIn_n 1 7 1 NJ 1020
preplace netloc ZmodADC1410_Controll_0_adcClkIn_p 1 7 1 NJ 1000
preplace netloc ZmodADC1410_Controll_0_adcSync 1 7 1 NJ 1040
preplace netloc ZmodADC1410_Controll_0_sADC_CS 1 7 1 NJ 1080
preplace netloc ZmodADC1410_Controll_0_sADC_Sclk 1 7 1 NJ 1100
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingH 1 7 1 NJ 1120
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingL 1 7 1 NJ 1140
preplace netloc ZmodADC1410_Controll_0_sCh1GainH 1 7 1 NJ 1200
preplace netloc ZmodADC1410_Controll_0_sCh1GainL 1 7 1 NJ 1220
preplace netloc ZmodADC1410_Controll_0_sCh1Out 1 2 6 780 830 NJ 830 NJ 830 1840 880 2180J 810 2670
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingH 1 7 1 NJ 1160
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingL 1 7 1 NJ 1180
preplace netloc ZmodADC1410_Controll_0_sCh2GainH 1 7 1 NJ 1240
preplace netloc ZmodADC1410_Controll_0_sCh2GainL 1 7 1 NJ 1260
preplace netloc ZmodADC1410_Controll_0_sCh2Out 1 2 6 770 840 NJ 840 NJ 840 1850 890 2190J 820 2690
preplace netloc ZmodADC1410_Controll_0_sInitDone_n 1 5 3 1850 900 2200J 830 2660
preplace netloc ZmodADC1410_Controll_0_sRelayComH 1 7 1 NJ 1280
preplace netloc ZmodADC1410_Controll_0_sRelayComL 1 7 1 NJ 1300
preplace netloc axi_dma_0_s2mm_introut 1 5 1 1820 320n
preplace netloc clk_wiz_0_clk_out1 1 6 1 2200 1060n
preplace netloc dADC_Data_0_1 1 0 7 NJ 1350 NJ 1350 NJ 1350 NJ 1350 NJ 1350 1850J 1360 2220J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 30 420 390 740 750 790 1090 570 1390 380 1830 550 2200 780 2690
preplace netloc processing_system7_0_FCLK_CLK1 1 0 8 30 800 410 720 740 820 NJ 820 NJ 820 1830 870 2220 840 2680
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 20 810 NJ 810 NJ 810 NJ 810 NJ 810 1810 690 2180J 790 2670
preplace netloc rst_ps7_0_100M_1_peripheral_aresetn 1 1 5 420 730 730 1120 NJ 1120 NJ 1120 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 5 400 750 760 800 1100 580 1400 390 1850
preplace netloc sys_clock_1 1 0 6 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ
preplace netloc xlconcat_0_dout 1 6 1 2190 620n
preplace netloc xlconstant_0_dout 1 5 1 1800 1060n
preplace netloc AXI_ZmodADC1410_0_mCalibCh1 1 6 1 N 1000
preplace netloc AXI_ZmodADC1410_0_mCalibCh2 1 6 1 N 1020
preplace netloc AXI_ZmodADC1410_0_mSPI_IAP 1 6 1 N 980
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 1810 100n
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 1840 80n
preplace netloc axi_dma_0_M_AXI_SG 1 5 1 1800 60n
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 2220 180n
preplace netloc processing_system7_0_DDR 1 7 1 NJ 600
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ 620
preplace netloc processing_system7_0_M_AXI_GP0 1 1 7 420 400 NJ 400 NJ 400 NJ 400 1800J 540 NJ 540 2670
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 720 190 NJ 190 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 780 570n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 4 720 1000 NJ 1000 NJ 1000 NJ
preplace netloc AXI_TAR_0_M00_AXIS 1 3 3 1080 410 NJ 410 1810
preplace netloc axis_data_fifo_0_M_AXIS 1 4 2 1380 420 N
levelinfo -pg 1 0 210 570 920 1240 1600 2020 2440 2710
pagesize -pg 1 -db -bbox -sgen -190 0 2890 1390
",
   "Color Coded_ScaleFactor":"0.81183",
   "Color Coded_TopLeft":"-191,-53",
   "Default View_Layers":"/processing_system7_0_FCLK_CLK0:true|/rst_ps7_0_100M_peripheral_aresetn:true|/axi_dma_0_s2mm_introut:true|/clk_wiz_0_clk_out1:true|/rst_ps7_0_100M_1_peripheral_aresetn:true|/axi_dma_0_mm2s_introut:true|/sys_clock_1:true|/processing_system7_0_FCLK_CLK1:true|/processing_system7_0_FCLK_RESET0_N:true|/AXI_TAR_0_Introut:true|",
   "Default View_ScaleFactor":"2.92528",
   "Default View_TopLeft":"1941,485",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 9 -x 3060 -y 460 -defaultsOSRD
preplace port group_2 -pg 1 -lvl 9 -x 3060 -y 480 -defaultsOSRD
preplace port group_3 -pg 1 -lvl 9 -x 3060 -y 740 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1750 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 95 94} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 60R -pinDir USBIND_0 right -pinY USBIND_0 80R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 100R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 160R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 20L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 40L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 60L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 220L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 180R -pinDir FCLK_CLK1 right -pinY FCLK_CLK1 220R -pinDir FCLK_RESET0_N right -pinY FCLK_RESET0_N 200R
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 900 -y 500 -swap {0 18 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 1 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 60R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 40R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 80R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 20L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 40L -pinDir m_axi_sg_aclk left -pinY m_axi_sg_aclk 60L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 80L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 100L -pinDir axi_resetn left -pinY axi_resetn 120L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 100R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 120R -pinDir mm2s_introut right -pinY mm2s_introut 140R -pinDir s2mm_introut right -pinY s2mm_introut 160R
preplace inst ZmodADC1410_Controll_0 -pg 1 -lvl 8 -x 2900 -y 440 -swap {6 0 1 3 4 5 7 2 8 9} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 220L -pinBusDir group_2 left -pinBusY group_2 20L -pinBusDir group_3 left -pinBusY group_3 80L -pinBusDir group_4 right -pinBusY group_4 20R -pinBusDir group_5 right -pinBusY group_5 40R -pinDir SysClk left -pinY SysClk 200L -pinDir ADC_InClk left -pinY ADC_InClk 240L -pinDir sInitDone_n left -pinY sInitDone_n 100L -pinDir FIFO_EMPTY_CHA right -pinY FIFO_EMPTY_CHA 60R -pinDir FIFO_EMPTY_CHB right -pinY FIFO_EMPTY_CHB 80R
preplace inst ps7_0_axi_periph -pg 1 -lvl 6 -x 2210 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 79 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 59 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 103 100 104 101 107 102 105 106 108} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI left -pinY M00_AXI 100L -pinDir M01_AXI right -pinY M01_AXI 300R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir ACLK left -pinY ACLK 120L -pinDir ARESETN left -pinY ARESETN 200L -pinDir S00_ACLK left -pinY S00_ACLK 140L -pinDir S00_ARESETN left -pinY S00_ARESETN 220L -pinDir M00_ACLK left -pinY M00_ACLK 160L -pinDir M00_ARESETN left -pinY M00_ARESETN 280L -pinDir M01_ACLK left -pinY M01_ACLK 180L -pinDir M01_ARESETN left -pinY M01_ARESETN 240L -pinDir M02_ACLK left -pinY M02_ACLK 260L -pinDir M02_ARESETN left -pinY M02_ARESETN 300L
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 200 -y 420 -swap {0 9 2 3 4 1 5 7 8 6} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 300R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1350 -y 40 -swap {69 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 0 64 60 65 61 66 62 67 63 68} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 240L -pinDir M00_AXI right -pinY M00_AXI 240R -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 140L -pinDir S00_ACLK left -pinY S00_ACLK 60L -pinDir S00_ARESETN left -pinY S00_ARESETN 160L -pinDir M00_ACLK left -pinY M00_ACLK 80L -pinDir M00_ARESETN left -pinY M00_ARESETN 180L -pinDir S01_ACLK left -pinY S01_ACLK 100L -pinDir S01_ARESETN left -pinY S01_ARESETN 200L -pinDir S02_ACLK left -pinY S02_ACLK 120L -pinDir S02_ARESETN left -pinY S02_ARESETN 220L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1350 -y 840 -swap {0 2 1} -defaultsOSRD -pinBusDir In0 left -pinBusY In0 20L -pinBusDir In1 right -pinBusY In1 100R -pinBusDir dout right -pinBusY dout 20R
preplace inst clk_wiz_0 -pg 1 -lvl 7 -x 2590 -y 1140 -defaultsOSRD -pinDir resetn left -pinY resetn 20L -pinDir clk_in1 left -pinY clk_in1 40L -pinDir clk_out1 right -pinY clk_out1 20R
preplace inst AXI_ZmodADC1410_0 -pg 1 -lvl 7 -x 2590 -y 400 -swap {0 31 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 30 34 36 1 32 33 28 29 35} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 60R -pinBusDir group_2 right -pinBusY group_2 120R -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir AXI_S2MM right -pinY AXI_S2MM 100R -pinDir SysClk left -pinY SysClk 80L -pinDir AxiStreamClk left -pinY AxiStreamClk 100L -pinDir lRst_n left -pinY lRst_n 160L -pinDir lIrqOut right -pinY lIrqOut 80R -pinDir sInitDone_n right -pinY sInitDone_n 140R -pinBusDir sSync right -pinBusY sSync 160R -pinBusDir sCh1In left -pinBusY sCh1In 40L -pinBusDir sCh2In left -pinBusY sCh2In 60L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 120L
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 5 -x 1750 -y 620 -swap {0 4 1 2 3 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in left -pinY ext_reset_in 80L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 120R
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 2210 -y 240 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1350 -y 380 -swap {56 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 0 47 48 49 50 51 52 53 54 55 46 57 58 59 60 61 62 63 64 65 66 67} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 60L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 20L -pinDir SLOT_2_AXIS left -pinY SLOT_2_AXIS 40L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 100L
preplace inst system_ila_1 -pg 1 -lvl 7 -x 2590 -y 1020 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinDir clk left -pinY clk 20L -pinBusDir probe0 left -pinBusY probe0 40L
preplace inst AXI_TAR_0 -pg 1 -lvl 7 -x 2590 -y 680 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 29 32 33 27 30 28 31} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXIS left -pinY M00_AXIS 120L -pinDir SysClk left -pinY SysClk 180L -pinDir IRst_n left -pinY IRst_n 240L -pinDir Introut left -pinY Introut 260L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 140L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 200L -pinDir m00_axis_aclk left -pinY m00_axis_aclk 160L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 220L
preplace inst axis_data_fifo_0 -pg 1 -lvl 2 -x 520 -y 380 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir S_AXIS right -pinY S_AXIS 20R -pinDir M_AXIS right -pinY M_AXIS 40R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 40L -pinDir s_axis_aclk left -pinY s_axis_aclk 20L
preplace netloc netgroup_1 1 3 1 1180 280n
preplace netloc netgroup_2 1 7 1 2720 660n
preplace netloc netgroup_3 1 7 1 N 460
preplace netloc netgroup_4 1 7 1 N 520
preplace netloc netgroup_5 1 8 1 NJ 460
preplace netloc netgroup_6 1 8 1 NJ 480
preplace netloc netgroup_7 1 5 4 NJ 320 2420J 620 2740J 740 NJ
preplace netloc AXI_TAR_0_Introut 1 4 3 NJ 940 NJ 940 2440
preplace netloc ZmodADC1410_Controll_0_sInitDone_n 1 7 1 N 540
preplace netloc axi_dma_0_s2mm_introut 1 3 1 1100 660n
preplace netloc clk_wiz_0_clk_out1 1 7 1 2760 680n
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 380 480 680 440 1120 340 1500 220 2060 340 2400
preplace netloc processing_system7_0_FCLK_CLK1 1 5 3 2000 360 2360 640 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 6 N 720 NJ 720 NJ 720 1520 580 1980 1160 NJ
preplace netloc rst_ps7_0_100M_1_peripheral_aresetn 1 5 2 2060 780 2440
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 6 400 500 700 460 1100 540 NJ 540 2020 760 2380
preplace netloc sys_clock_1 1 0 7 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ
preplace netloc xlconcat_0_dout 1 4 1 1500 480n
preplace netloc xlconstant_0_dout 1 6 1 2440 260n
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 1160 80n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 N 280
preplace netloc processing_system7_0_M_AXI_GP0 1 5 1 N 420
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 3 NJ 560 NJ 560 2040
preplace netloc ps7_0_axi_periph_M01_AXI 1 6 1 N 700
preplace netloc ps7_0_axi_periph_M02_AXI 1 6 1 N 420
preplace netloc AXI_TAR_0_M00_AXIS 1 2 5 NJ 400 1140 800 NJ 800 NJ 800 N
preplace netloc axis_data_fifo_0_M_AXIS 1 2 2 660 420 NJ
levelinfo -pg 1 0 200 520 900 1350 1750 2210 2590 2900 3060
pagesize -pg 1 -db -bbox -sgen -120 0 3170 1240
",
   "Grouping and No Loops_ScaleFactor":"0.760426",
   "Grouping and No Loops_TopLeft":"-117,-180",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_CLK0:false|/sys_clock_1:false|/axi_dma_0_mm2s_introut:false|/processing_system7_0_FCLK_CLK1:false|/rst_ps7_0_100M_peripheral_aresetn:false|/processing_system7_0_FCLK_RESET0_N:false|/clk_wiz_0_clk_out1:false|/rst_ps7_0_100M_1_peripheral_aresetn:false|/axi_dma_0_s2mm_introut:false|/AXI_TAR_0_Introut:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 1890 -y 260 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 1890 -y 280 -defaultsOSRD
preplace port port-id_sCh1GainH_0 -pg 1 -lvl 7 -x 1890 -y 180 -defaultsOSRD
preplace port port-id_adcClkIn_p_0 -pg 1 -lvl 7 -x 1890 -y 40 -defaultsOSRD
preplace port port-id_sCh1GainL_0 -pg 1 -lvl 7 -x 1890 -y 200 -defaultsOSRD
preplace port port-id_sCh2CouplingH_0 -pg 1 -lvl 7 -x 1890 -y 220 -defaultsOSRD
preplace port port-id_adcClkIn_n_0 -pg 1 -lvl 7 -x 1890 -y 20 -defaultsOSRD
preplace port port-id_sCh2CouplingL_0 -pg 1 -lvl 7 -x 1890 -y 240 -defaultsOSRD
preplace port port-id_sRelayComH_0 -pg 1 -lvl 7 -x 1890 -y 340 -defaultsOSRD
preplace port port-id_sCh2GainH_0 -pg 1 -lvl 7 -x 1890 -y 300 -defaultsOSRD
preplace port port-id_sADC_SDIO_0 -pg 1 -lvl 7 -x 1890 -y 100 -defaultsOSRD
preplace port port-id_adcSync_0 -pg 1 -lvl 7 -x 1890 -y 60 -defaultsOSRD
preplace port port-id_sCh2GainL_0 -pg 1 -lvl 7 -x 1890 -y 320 -defaultsOSRD
preplace port port-id_sCh1CouplingH_0 -pg 1 -lvl 7 -x 1890 -y 140 -defaultsOSRD
preplace port port-id_sCh1CouplingL_0 -pg 1 -lvl 7 -x 1890 -y 160 -defaultsOSRD
preplace port port-id_sADC_CS_0 -pg 1 -lvl 7 -x 1890 -y 80 -defaultsOSRD
preplace port port-id_sADC_Sclk_0 -pg 1 -lvl 7 -x 1890 -y 120 -defaultsOSRD
preplace port port-id_sRelayComL_0 -pg 1 -lvl 7 -x 1890 -y 360 -defaultsOSRD
preplace port port-id_DcoClk_0 -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace portBus dADC_Data_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 1650 -y 290 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1000 -y 310 -defaultsOSRD
preplace inst ZmodADC1410_Controll_0 -pg 1 -lvl 3 -x 700 -y 100 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 1 -x 160 -y 220 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1290 -y 300 -defaultsOSRD
preplace inst AXI_ZmodADC1410_0 -pg 1 -lvl 2 -x 430 -y 90 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -x 1290 -y 480 -defaultsOSRD
preplace inst AXI_TAR_0 -pg 1 -lvl 2 -x 430 -y 220 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -x 700 -y 340 -defaultsOSRD
preplace netloc AXI_ZmodADC1410_0_mCalibCh1 1 2 1 N 100
preplace netloc AXI_ZmodADC1410_0_mCalibCh2 1 2 1 N 120
preplace netloc AXI_ZmodADC1410_0_mSPI_IAP 1 2 1 N 80
preplace netloc axi_dma_0_M_AXI_SG 1 4 1 N 280
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 N 300
preplace netloc processing_system7_0_DDR 1 6 1 NJ 260
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ 280
preplace netloc processing_system7_0_M_AXI_GP0 1 0 7 20 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 1870
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 3 300J 280 NJ 280 830
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 1 NJ 220
preplace netloc ps7_0_axi_periph_M02_AXI 1 1 1 310 90n
preplace netloc AXI_TAR_0_M00_AXIS 1 2 3 570 480 NJ 480 NJ
preplace netloc axis_data_fifo_0_M_AXIS 1 3 2 830 500 NJ
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 N 300
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1150 320n
levelinfo -pg 1 0 160 430 700 1000 1290 1650 1890
pagesize -pg 1 -db -bbox -sgen -190 0 2070 560
",
   "Interfaces View_ScaleFactor":"0.748339",
   "Interfaces View_TopLeft":"-191,-533",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/AXI_TAR_0_Introut:true|/processing_system7_0_FCLK_CLK1:true|/processing_system7_0_FCLK_CLK0:true|/sys_clock_1:true|/rst_ps7_0_100M_peripheral_aresetn:true|/clk_wiz_0_clk_out1:true|/rst_ps7_0_100M_1_peripheral_aresetn:true|/axi_dma_0_s2mm_introut:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2770 -y 300 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2770 -y 320 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 1360 -defaultsOSRD
preplace port port-id_sCh1GainH_0 -pg 1 -lvl 8 -x 2770 -y 1220 -defaultsOSRD
preplace port port-id_adcClkIn_p_0 -pg 1 -lvl 8 -x 2770 -y 1020 -defaultsOSRD
preplace port port-id_sCh1GainL_0 -pg 1 -lvl 8 -x 2770 -y 1240 -defaultsOSRD
preplace port port-id_sCh2CouplingH_0 -pg 1 -lvl 8 -x 2770 -y 1180 -defaultsOSRD
preplace port port-id_adcClkIn_n_0 -pg 1 -lvl 8 -x 2770 -y 1040 -defaultsOSRD
preplace port port-id_sCh2CouplingL_0 -pg 1 -lvl 8 -x 2770 -y 1200 -defaultsOSRD
preplace port port-id_sRelayComH_0 -pg 1 -lvl 8 -x 2770 -y 1300 -defaultsOSRD
preplace port port-id_sCh2GainH_0 -pg 1 -lvl 8 -x 2770 -y 1260 -defaultsOSRD
preplace port port-id_sADC_SDIO_0 -pg 1 -lvl 8 -x 2770 -y 1080 -defaultsOSRD
preplace port port-id_adcSync_0 -pg 1 -lvl 8 -x 2770 -y 1060 -defaultsOSRD
preplace port port-id_sCh2GainL_0 -pg 1 -lvl 8 -x 2770 -y 1280 -defaultsOSRD
preplace port port-id_sCh1CouplingH_0 -pg 1 -lvl 8 -x 2770 -y 1140 -defaultsOSRD
preplace port port-id_sCh1CouplingL_0 -pg 1 -lvl 8 -x 2770 -y 1160 -defaultsOSRD
preplace port port-id_sADC_CS_0 -pg 1 -lvl 8 -x 2770 -y 1100 -defaultsOSRD
preplace port port-id_sADC_Sclk_0 -pg 1 -lvl 8 -x 2770 -y 1120 -defaultsOSRD
preplace port port-id_sRelayComL_0 -pg 1 -lvl 8 -x 2770 -y 1320 -defaultsOSRD
preplace port port-id_DcoClk_0 -pg 1 -lvl 0 -x 0 -y 1420 -defaultsOSRD
preplace portBus dADC_Data_0 -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 2520 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 73 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 34 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 115 114 116 117} -defaultsOSRD -pinDir DDR right -pinY DDR 20R -pinDir FIXED_IO right -pinY FIXED_IO 40R -pinDir USBIND_0 right -pinY USBIND_0 60R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 80R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 260L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 20L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 280L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 300L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 340L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 320L -pinDir FCLK_CLK1 left -pinY FCLK_CLK1 420L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 440L
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1600 -y 300 -swap {84 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 0 85 86 87 88 89 91 92 93 94 90 95 96 97 98} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 60L -pinDir M_AXI_SG right -pinY M_AXI_SG 20R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 40R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 60R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 80R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 20L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 100L -pinDir m_axi_sg_aclk left -pinY m_axi_sg_aclk 120L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 140L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 160L -pinDir axi_resetn left -pinY axi_resetn 80L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 100R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 120R -pinDir mm2s_introut right -pinY mm2s_introut 140R -pinDir s2mm_introut right -pinY s2mm_introut 160R
preplace inst ZmodADC1410_Controll_0 -pg 1 -lvl 7 -x 2520 -y 960 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 33 24 27 25 26 22 23 28 29 30 31 32 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51} -defaultsOSRD -pinDir sSPI_IAP left -pinY sSPI_IAP 20L -pinDir sCalibCh1 left -pinY sCalibCh1 60L -pinDir sCalibCh2 left -pinY sCalibCh2 80L -pinDir SysClk left -pinY SysClk 100L -pinDir ADC_InClk left -pinY ADC_InClk 380L -pinDir sRst_n left -pinY sRst_n 160L -pinDir sInitDone_n left -pinY sInitDone_n 180L -pinDir FIFO_EMPTY_CHA right -pinY FIFO_EMPTY_CHA 20R -pinDir FIFO_EMPTY_CHB right -pinY FIFO_EMPTY_CHB 40R -pinBusDir sCh1Out left -pinBusY sCh1Out 120L -pinBusDir sCh2Out left -pinBusY sCh2Out 140L -pinDir sCh1CouplingConfig left -pinY sCh1CouplingConfig 200L -pinDir sCh2CouplingConfig left -pinY sCh2CouplingConfig 220L -pinDir sCh1GainConfig left -pinY sCh1GainConfig 240L -pinDir sCh2GainConfig left -pinY sCh2GainConfig 260L -pinDir sTestMode left -pinY sTestMode 280L -pinDir adcClkIn_p right -pinY adcClkIn_p 60R -pinDir adcClkIn_n right -pinY adcClkIn_n 80R -pinDir adcSync right -pinY adcSync 100R -pinDir DcoClk left -pinY DcoClk 460L -pinBusDir dADC_Data left -pinBusY dADC_Data 480L -pinDir sADC_SDIO right -pinY sADC_SDIO 120R -pinDir sADC_CS right -pinY sADC_CS 140R -pinDir sADC_Sclk right -pinY sADC_Sclk 160R -pinDir sCh1CouplingH right -pinY sCh1CouplingH 180R -pinDir sCh1CouplingL right -pinY sCh1CouplingL 200R -pinDir sCh2CouplingH right -pinY sCh2CouplingH 220R -pinDir sCh2CouplingL right -pinY sCh2CouplingL 240R -pinDir sCh1GainH right -pinY sCh1GainH 260R -pinDir sCh1GainL right -pinY sCh1GainL 280R -pinDir sCh2GainH right -pinY sCh2GainH 300R -pinDir sCh2GainL right -pinY sCh2GainL 320R -pinDir sRelayComH right -pinY sRelayComH 340R -pinDir sRelayComL right -pinY sRelayComL 360R
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 570 -y 340 -swap {39 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 0 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 103 100 104 101 105 102 106 107 108} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 200R -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir M01_AXI right -pinY M01_AXI 260R -pinDir M02_AXI right -pinY M02_AXI 640R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 100L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 140L -pinDir M01_ACLK left -pinY M01_ACLK 80L -pinDir M01_ARESETN left -pinY M01_ARESETN 160L -pinDir M02_ACLK left -pinY M02_ACLK 620L -pinDir M02_ARESETN left -pinY M02_ARESETN 640L
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 200 -y 400 -swap {0 8 2 3 4 5 9 6 7 1} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 120R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 60R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 520R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 40R
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 2090 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 95 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 75 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 117 112 118 113 119 114 120 115 121 116} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 260R -pinDir S01_AXI left -pinY S01_AXI 60L -pinDir S02_AXI left -pinY S02_AXI 40L -pinDir ACLK left -pinY ACLK 180L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 200L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 220L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L -pinDir S01_ACLK left -pinY S01_ACLK 240L -pinDir S01_ARESETN left -pinY S01_ARESETN 140L -pinDir S02_ACLK left -pinY S02_ACLK 260L -pinDir S02_ARESETN left -pinY S02_ARESETN 160L
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2090 -y 600 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 20L -pinBusDir In1 left -pinBusY In1 40L -pinBusDir dout right -pinBusY dout 20R
preplace inst clk_wiz_0 -pg 1 -lvl 6 -x 2090 -y 1320 -defaultsOSRD -pinDir resetn left -pinY resetn 20L -pinDir clk_in1 left -pinY clk_in1 40L -pinDir clk_out1 right -pinY clk_out1 20R
preplace inst AXI_ZmodADC1410_0 -pg 1 -lvl 6 -x 2090 -y 960 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 26 21 22 23 24 25 20 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 59 52 50 53 51 54 55 56 57 58 60 61 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir AXI_S2MM right -pinY AXI_S2MM 40R -pinDir mSPI_IAP right -pinY mSPI_IAP 20R -pinDir mCalibCh1 right -pinY mCalibCh1 60R -pinDir mCalibCh2 right -pinY mCalibCh2 80R -pinDir SysClk left -pinY SysClk 40L -pinDir AxiStreamClk left -pinY AxiStreamClk 60L -pinDir lRst_n left -pinY lRst_n 100L -pinDir sZmodControllerRst_n right -pinY sZmodControllerRst_n 160R -pinDir lIrqOut right -pinY lIrqOut 100R -pinDir sInitDone_n right -pinY sInitDone_n 180R -pinBusDir sSync right -pinBusY sSync 140R -pinDir sCh1CouplingSelect right -pinY sCh1CouplingSelect 200R -pinDir sCh2CouplingSelect right -pinY sCh2CouplingSelect 220R -pinDir sCh1GainSelect right -pinY sCh1GainSelect 240R -pinDir sCh2GainSelect right -pinY sCh2GainSelect 260R -pinDir sTestMode right -pinY sTestMode 280R -pinBusDir sCh1In left -pinBusY sCh1In 140L -pinBusDir sCh2In left -pinBusY sCh2In 160L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 80L
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 1 -x 200 -y 1000 -swap {0 9 2 3 4 1 6 7 8 5} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 140R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 80R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1600 -y 1100 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2090 -y 380 -swap {56 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 0 57 58 59 60 61 62 63 64 65 67 66} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 60L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 40L -pinDir SLOT_2_AXIS left -pinY SLOT_2_AXIS 20L -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 80L
preplace inst system_ila_1 -pg 1 -lvl 6 -x 2090 -y 760 -swap {3 2 0 1} -defaultsOSRD -pinDir clk left -pinY clk 80L -pinBusDir probe0 left -pinBusY probe0 60L -pinBusDir probe1 left -pinBusY probe1 20L -pinBusDir probe2 left -pinBusY probe2 40L
preplace inst AXI_TAR_0 -pg 1 -lvl 3 -x 880 -y 580 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 33 34 28 29 30 26 31 27 32} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXIS right -pinY M00_AXIS 20R -pinDir SysClk left -pinY SysClk 300L -pinDir IRst_n left -pinY IRst_n 320L -pinBusDir sCh1In right -pinBusY sCh1In 200R -pinBusDir sCh2In right -pinBusY sCh2In 220R -pinDir Introut right -pinY Introut 240R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 40L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 80L -pinDir m00_axis_aclk left -pinY m00_axis_aclk 60L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 100L
preplace inst axis_data_fifo_0 -pg 1 -lvl 4 -x 1220 -y 140 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 20L -pinDir M_AXIS right -pinY M_AXIS 60R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 40L -pinDir s_axis_aclk left -pinY s_axis_aclk 60L
preplace netloc AXI_TAR_0_Introut 1 3 3 NJ 820 NJ 820 1840
preplace netloc AXI_ZmodADC1410_0_sCh1CouplingSelect 1 6 1 N 1160
preplace netloc AXI_ZmodADC1410_0_sCh1GainSelect 1 6 1 N 1200
preplace netloc AXI_ZmodADC1410_0_sCh2CouplingSelect 1 6 1 N 1180
preplace netloc AXI_ZmodADC1410_0_sCh2GainSelect 1 6 1 N 1220
preplace netloc AXI_ZmodADC1410_0_sTestMode 1 6 1 N 1240
preplace netloc AXI_ZmodADC1410_0_sZmodControllerRst_n 1 6 1 N 1120
preplace netloc DcoClk_0_1 1 0 7 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ
preplace netloc Net 1 7 1 NJ 1080
preplace netloc ZmodADC1410_Controll_0_adcClkIn_n 1 7 1 NJ 1040
preplace netloc ZmodADC1410_Controll_0_adcClkIn_p 1 7 1 NJ 1020
preplace netloc ZmodADC1410_Controll_0_adcSync 1 7 1 NJ 1060
preplace netloc ZmodADC1410_Controll_0_sADC_CS 1 7 1 NJ 1100
preplace netloc ZmodADC1410_Controll_0_sADC_Sclk 1 7 1 NJ 1120
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingH 1 7 1 NJ 1140
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingL 1 7 1 NJ 1160
preplace netloc ZmodADC1410_Controll_0_sCh1GainH 1 7 1 NJ 1220
preplace netloc ZmodADC1410_Controll_0_sCh1GainL 1 7 1 NJ 1240
preplace netloc ZmodADC1410_Controll_0_sCh1Out 1 3 4 NJ 780 NJ 780 1820 900 2270
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingH 1 7 1 NJ 1180
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingL 1 7 1 NJ 1200
preplace netloc ZmodADC1410_Controll_0_sCh2GainH 1 7 1 NJ 1260
preplace netloc ZmodADC1410_Controll_0_sCh2GainL 1 7 1 NJ 1280
preplace netloc ZmodADC1410_Controll_0_sCh2Out 1 3 4 NJ 800 NJ 800 1800 920 2250
preplace netloc ZmodADC1410_Controll_0_sInitDone_n 1 6 1 N 1140
preplace netloc ZmodADC1410_Controll_0_sRelayComH 1 7 1 NJ 1300
preplace netloc ZmodADC1410_Controll_0_sRelayComL 1 7 1 NJ 1320
preplace netloc axi_dma_0_s2mm_introut 1 5 1 1800 460n
preplace netloc clk_wiz_0_clk_out1 1 6 1 N 1340
preplace netloc dADC_Data_0_1 1 0 7 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 380 280 720 320 1080 320 1360 520 1920 560 2290
preplace netloc processing_system7_0_FCLK_CLK1 1 1 6 420 1040 720 960 NJ 960 NJ 960 1860 700 2290
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 6 380 1180 NJ 1180 NJ 1180 NJ 1180 1900 720 NJ
preplace netloc rst_ps7_0_100M_1_peripheral_aresetn 1 1 5 400 1060 740 1060 NJ 1060 NJ 1060 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 5 420 300 740 300 1060 280 1400 220 1900
preplace netloc sys_clock_1 1 0 6 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ
preplace netloc xlconcat_0_dout 1 6 1 N 620
preplace netloc xlconstant_0_dout 1 5 1 1920 1100n
preplace netloc AXI_ZmodADC1410_0_mCalibCh1 1 6 1 N 1020
preplace netloc AXI_ZmodADC1410_0_mCalibCh2 1 6 1 N 1040
preplace netloc AXI_ZmodADC1410_0_mSPI_IAP 1 6 1 N 980
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 1820 80n
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 1880 100n
preplace netloc axi_dma_0_M_AXI_SG 1 5 1 1800 60n
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 N 300
preplace netloc processing_system7_0_DDR 1 7 1 NJ 300
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ 320
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 N 540 NJ 540 NJ 540 NJ 540 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 NJ 360 NJ 360 N
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 N 600
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 4 N 980 NJ 980 NJ 980 NJ
preplace netloc AXI_TAR_0_M00_AXIS 1 3 3 1040 260 NJ 260 1840
preplace netloc axis_data_fifo_0_M_AXIS 1 4 2 1380 240 1860
levelinfo -pg 1 0 200 570 880 1220 1600 2090 2520 2770
pagesize -pg 1 -db -bbox -sgen -190 0 2950 1500
",
   "No Loops_ScaleFactor":"0.796302",
   "No Loops_TopLeft":"-191,-14",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/processing_system7_0_FCLK_CLK0:true|/sys_clock_1:true|/axi_dma_0_mm2s_introut:true|/processing_system7_0_FCLK_CLK1:true|/rst_ps7_0_100M_peripheral_aresetn:true|/processing_system7_0_FCLK_RESET0_N:true|/clk_wiz_0_clk_out1:true|/rst_ps7_0_100M_1_peripheral_aresetn:true|/axi_dma_0_s2mm_introut:true|/AXI_TAR_0_Introut:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2950 -y 460 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2950 -y 480 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace port port-id_sCh1GainH_0 -pg 1 -lvl 8 -x 2950 -y 1400 -defaultsOSRD
preplace port port-id_adcClkIn_p_0 -pg 1 -lvl 8 -x 2950 -y 1200 -defaultsOSRD
preplace port port-id_sCh1GainL_0 -pg 1 -lvl 8 -x 2950 -y 1420 -defaultsOSRD
preplace port port-id_sCh2CouplingH_0 -pg 1 -lvl 8 -x 2950 -y 1360 -defaultsOSRD
preplace port port-id_adcClkIn_n_0 -pg 1 -lvl 8 -x 2950 -y 1220 -defaultsOSRD
preplace port port-id_sCh2CouplingL_0 -pg 1 -lvl 8 -x 2950 -y 1380 -defaultsOSRD
preplace port port-id_sRelayComH_0 -pg 1 -lvl 8 -x 2950 -y 1480 -defaultsOSRD
preplace port port-id_sCh2GainH_0 -pg 1 -lvl 8 -x 2950 -y 1440 -defaultsOSRD
preplace port port-id_sADC_SDIO_0 -pg 1 -lvl 8 -x 2950 -y 1260 -defaultsOSRD
preplace port port-id_adcSync_0 -pg 1 -lvl 8 -x 2950 -y 1240 -defaultsOSRD
preplace port port-id_sCh2GainL_0 -pg 1 -lvl 8 -x 2950 -y 1460 -defaultsOSRD
preplace port port-id_sCh1CouplingH_0 -pg 1 -lvl 8 -x 2950 -y 1320 -defaultsOSRD
preplace port port-id_sCh1CouplingL_0 -pg 1 -lvl 8 -x 2950 -y 1340 -defaultsOSRD
preplace port port-id_sADC_CS_0 -pg 1 -lvl 8 -x 2950 -y 1280 -defaultsOSRD
preplace port port-id_sADC_Sclk_0 -pg 1 -lvl 8 -x 2950 -y 1300 -defaultsOSRD
preplace port port-id_sRelayComL_0 -pg 1 -lvl 8 -x 2950 -y 1500 -defaultsOSRD
preplace port port-id_DcoClk_0 -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace portBus dADC_Data_0 -pg 1 -lvl 0 -x 0 -y 1360 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 2650 -y 400 -swap {23 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 34 17 18 19 20 21 22 16 24 25 26 73 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 27 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 113 114 112 117 115 116} -defaultsOSRD -pinY DDR 60R -pinY FIXED_IO 80R -pinY USBIND_0 40R -pinY S_AXI_HP0_FIFO_CTRL 40L -pinY M_AXI_GP0 20R -pinY S_AXI_HP0 20L -pinY M_AXI_GP0_ACLK 280L -pinY S_AXI_HP0_ACLK 300L -pinBusY IRQ_F2P 60L -pinY FCLK_CLK0 300R -pinY FCLK_CLK1 260R -pinY FCLK_RESET0_N 280R
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1780 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 96 97 98 95} -defaultsOSRD -pinY S_AXI_LITE 20L -pinY M_AXI_SG 20R -pinY M_AXI_MM2S 40R -pinY M_AXI_S2MM 60R -pinY M_AXIS_MM2S 80R -pinY S_AXIS_S2MM 60L -pinY s_axi_lite_aclk 80L -pinY m_axi_sg_aclk 100L -pinY m_axi_mm2s_aclk 120L -pinY m_axi_s2mm_aclk 140L -pinY axi_resetn 160L -pinY mm2s_prmry_reset_out_n 120R -pinY s2mm_prmry_reset_out_n 140R -pinY mm2s_introut 160R -pinY s2mm_introut 100R
preplace inst ZmodADC1410_Controll_0 -pg 1 -lvl 7 -x 2650 -y 1080 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 37 22 24 27 28 26 25 23 29 30 31 32 34 35 36 38 33 39 40 41 42 43 44 45 46 47 48 49 50 51} -defaultsOSRD -pinY sSPI_IAP 20L -pinY sCalibCh1 40L -pinY sCalibCh2 60L -pinY SysClk 80L -pinY ADC_InClk 340L -pinY sRst_n 100L -pinY sInitDone_n 20R -pinY FIFO_EMPTY_CHA 80R -pinY FIFO_EMPTY_CHB 100R -pinBusY sCh1Out 60R -pinBusY sCh2Out 40R -pinY sCh1CouplingConfig 120L -pinY sCh2CouplingConfig 160L -pinY sCh1GainConfig 180L -pinY sCh2GainConfig 200L -pinY sTestMode 220L -pinY adcClkIn_p 120R -pinY adcClkIn_n 140R -pinY adcSync 160R -pinY DcoClk 420L -pinBusY dADC_Data 280L -pinY sADC_SDIO 180R -pinY sADC_CS 200R -pinY sADC_Sclk 220R -pinY sCh1CouplingH 240R -pinY sCh1CouplingL 260R -pinY sCh2CouplingH 280R -pinY sCh2CouplingL 300R -pinY sCh1GainH 320R -pinY sCh1GainL 340R -pinY sCh2GainH 360R -pinY sCh2GainL 380R -pinY sRelayComH 400R -pinY sRelayComL 420R
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 630 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 104 99 105 100 106 101 107 102 108 103} -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 20R -pinY M01_AXI 340R -pinY M02_AXI 680R -pinY ACLK 600L -pinY ARESETN 500L -pinY S00_ACLK 620L -pinY S00_ARESETN 520L -pinY M00_ACLK 640L -pinY M00_ARESETN 540L -pinY M01_ACLK 660L -pinY M01_ARESETN 560L -pinY M02_ACLK 680L -pinY M02_ARESETN 580L
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 240 -y 800 -swap {4 3 0 1 2 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 100L -pinY ext_reset_in 80L -pinY aux_reset_in 20L -pinY mb_debug_sys_rst 40L -pinY dcm_locked 60L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 100R
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 2270 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 95 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 75 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 117 113 118 114 119 115 120 116 121} -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 260R -pinY S01_AXI 60L -pinY S02_AXI 40L -pinY ACLK 80L -pinY ARESETN 180L -pinY S00_ACLK 100L -pinY S00_ARESETN 200L -pinY M00_ACLK 120L -pinY M00_ARESETN 220L -pinY S01_ACLK 140L -pinY S01_ARESETN 240L -pinY S02_ACLK 160L -pinY S02_ARESETN 260L
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2270 -y 400 -defaultsOSRD -pinBusY In0 20L -pinBusY In1 40L -pinBusY dout 40R
preplace inst clk_wiz_0 -pg 1 -lvl 6 -x 2270 -y 1400 -defaultsOSRD -pinY resetn 20L -pinY clk_in1 40L -pinY clk_out1 20R
preplace inst AXI_ZmodADC1410_0 -pg 1 -lvl 6 -x 2270 -y 1060 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 48 49 59 51 50 47 54 53 55 56 57 58 60 61 52} -defaultsOSRD -pinY S00_AXI 20L -pinY AXI_S2MM 20R -pinY mSPI_IAP 40R -pinY mCalibCh1 60R -pinY mCalibCh2 80R -pinY SysClk 60L -pinY AxiStreamClk 80L -pinY lRst_n 120L -pinY sZmodControllerRst_n 120R -pinY lIrqOut 100R -pinY sInitDone_n 40L -pinBusY sSync 160R -pinY sCh1CouplingSelect 140R -pinY sCh2CouplingSelect 180R -pinY sCh1GainSelect 200R -pinY sCh2GainSelect 220R -pinY sTestMode 240R -pinBusY sCh1In 160L -pinBusY sCh2In 180L -pinY s00_axi_aclk 100L
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 1 -x 240 -y 980 -swap {4 3 0 1 2 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 100L -pinY ext_reset_in 80L -pinY aux_reset_in 20L -pinY mb_debug_sys_rst 40L -pinY dcm_locked 60L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 100R
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1780 -y 1220 -defaultsOSRD -pinBusY dout 20R
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2270 -y 520 -defaultsOSRD -pinY SLOT_0_AXI 20L -pinY SLOT_1_AXIS 120L -pinY SLOT_2_AXIS 140L -pinY clk 160L -pinY resetn 180L
preplace inst system_ila_1 -pg 1 -lvl 6 -x 2270 -y 820 -swap {1 0 2 3} -defaultsOSRD -pinY clk 40L -pinBusY probe0 20L -pinBusY probe1 60L -pinBusY probe2 80L
preplace inst AXI_TAR_0 -pg 1 -lvl 3 -x 1040 -y 620 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 34 33 30 28 31 29 32} -defaultsOSRD -pinY S00_AXI 120L -pinY M00_AXIS 20R -pinY SysClk 140L -pinY IRst_n 160L -pinBusY sCh1In 280L -pinBusY sCh2In 260L -pinY Introut 40R -pinY s00_axi_aclk 180L -pinY s00_axi_aresetn 220L -pinY m00_axis_aclk 200L -pinY m00_axis_aresetn 240L
preplace inst axis_data_fifo_0 -pg 1 -lvl 4 -x 1400 -y 700 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinY S_AXIS 20L -pinY M_AXIS 20R -pinY s_axis_aresetn 220L -pinY s_axis_aclk 40L
preplace netloc AXI_TAR_0_Introut 1 3 3 1200J 620 NJ 620 2100
preplace netloc AXI_ZmodADC1410_0_sCh1CouplingSelect 1 6 1 N 1200
preplace netloc AXI_ZmodADC1410_0_sCh1GainSelect 1 6 1 N 1260
preplace netloc AXI_ZmodADC1410_0_sCh2CouplingSelect 1 6 1 N 1240
preplace netloc AXI_ZmodADC1410_0_sCh2GainSelect 1 6 1 N 1280
preplace netloc AXI_ZmodADC1410_0_sTestMode 1 6 1 N 1300
preplace netloc AXI_ZmodADC1410_0_sZmodControllerRst_n 1 6 1 N 1180
preplace netloc DcoClk_0_1 1 0 7 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc Net 1 7 1 NJ 1260
preplace netloc ZmodADC1410_Controll_0_adcClkIn_n 1 7 1 NJ 1220
preplace netloc ZmodADC1410_Controll_0_adcClkIn_p 1 7 1 NJ 1200
preplace netloc ZmodADC1410_Controll_0_adcSync 1 7 1 NJ 1240
preplace netloc ZmodADC1410_Controll_0_sADC_CS 1 7 1 NJ 1280
preplace netloc ZmodADC1410_Controll_0_sADC_Sclk 1 7 1 NJ 1300
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingH 1 7 1 NJ 1320
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingL 1 7 1 NJ 1340
preplace netloc ZmodADC1410_Controll_0_sCh1GainH 1 7 1 NJ 1400
preplace netloc ZmodADC1410_Controll_0_sCh1GainL 1 7 1 NJ 1420
preplace netloc ZmodADC1410_Controll_0_sCh1Out 1 2 6 900 1040 NJ 1040 NJ 1040 2000 980 NJ 980 2910
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingH 1 7 1 NJ 1360
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingL 1 7 1 NJ 1380
preplace netloc ZmodADC1410_Controll_0_sCh2GainH 1 7 1 NJ 1440
preplace netloc ZmodADC1410_Controll_0_sCh2GainL 1 7 1 NJ 1460
preplace netloc ZmodADC1410_Controll_0_sCh2Out 1 2 6 880 1060 NJ 1060 NJ 1060 2020 1000 NJ 1000 2890
preplace netloc ZmodADC1410_Controll_0_sInitDone_n 1 5 3 2100 1020 NJ 1020 2870
preplace netloc ZmodADC1410_Controll_0_sRelayComH 1 7 1 NJ 1480
preplace netloc ZmodADC1410_Controll_0_sRelayComL 1 7 1 NJ 1500
preplace netloc axi_dma_0_s2mm_introut 1 5 1 2020 420n
preplace netloc clk_wiz_0_clk_out1 1 6 1 N 1420
preplace netloc dADC_Data_0_1 1 0 7 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 60 1140 460 1180 800 960 1220 660 1540 680 2080 760 2430 760 2870
preplace netloc processing_system7_0_FCLK_CLK1 1 0 8 40 1160 480 1140 780 1020 NJ 1020 NJ 1020 2060 960 2430 1040 2930
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 20 1220 NJ 1220 860J 1000 1260J 980 NJ 980 1980 780 NJ 780 2910
preplace netloc rst_ps7_0_100M_1_peripheral_aresetn 1 1 5 440 1160 820 1180 NJ 1180 NJ 1180 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 5 420 1200 840 980 1240 1000 1580 700 2040
preplace netloc sys_clock_1 1 0 6 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ
preplace netloc xlconcat_0_dout 1 6 1 2430 440n
preplace netloc xlconstant_0_dout 1 5 1 2100 1220n
preplace netloc AXI_ZmodADC1410_0_mCalibCh1 1 6 1 N 1120
preplace netloc AXI_ZmodADC1410_0_mCalibCh2 1 6 1 N 1140
preplace netloc AXI_ZmodADC1410_0_mSPI_IAP 1 6 1 N 1100
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 2000 80n
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 2060 100n
preplace netloc axi_dma_0_M_AXI_SG 1 5 1 1980 60n
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 2430 300n
preplace netloc processing_system7_0_DDR 1 7 1 NJ 460
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ 480
preplace netloc processing_system7_0_M_AXI_GP0 1 1 7 480 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 2870
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 N 420 NJ 420 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 N 740
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 4 N 1080 NJ 1080 NJ 1080 NJ
preplace netloc AXI_TAR_0_M00_AXIS 1 3 3 1240 640 NJ 640 NJ
preplace netloc axis_data_fifo_0_M_AXIS 1 4 2 1560 660 NJ
levelinfo -pg 1 0 240 630 1040 1400 1780 2270 2650 2950
pagesize -pg 1 -db -bbox -sgen -190 0 3130 1560
",
   "Reduced Jogs_ScaleFactor":"0.75309",
   "Reduced Jogs_TopLeft":"-191,-28",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2740 -y 600 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2740 -y 620 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -10 -y 1300 -defaultsOSRD
preplace port port-id_sCh1GainH_0 -pg 1 -lvl 8 -x 2740 -y 1200 -defaultsOSRD
preplace port port-id_adcClkIn_p_0 -pg 1 -lvl 8 -x 2740 -y 1000 -defaultsOSRD
preplace port port-id_sCh1GainL_0 -pg 1 -lvl 8 -x 2740 -y 1220 -defaultsOSRD
preplace port port-id_sCh2CouplingH_0 -pg 1 -lvl 8 -x 2740 -y 1160 -defaultsOSRD
preplace port port-id_adcClkIn_n_0 -pg 1 -lvl 8 -x 2740 -y 1020 -defaultsOSRD
preplace port port-id_sCh2CouplingL_0 -pg 1 -lvl 8 -x 2740 -y 1180 -defaultsOSRD
preplace port port-id_sRelayComH_0 -pg 1 -lvl 8 -x 2740 -y 1280 -defaultsOSRD
preplace port port-id_sCh2GainH_0 -pg 1 -lvl 8 -x 2740 -y 1240 -defaultsOSRD
preplace port port-id_sADC_SDIO_0 -pg 1 -lvl 8 -x 2740 -y 1060 -defaultsOSRD
preplace port port-id_adcSync_0 -pg 1 -lvl 8 -x 2740 -y 1040 -defaultsOSRD
preplace port port-id_sCh2GainL_0 -pg 1 -lvl 8 -x 2740 -y 1260 -defaultsOSRD
preplace port port-id_sCh1CouplingH_0 -pg 1 -lvl 8 -x 2740 -y 1120 -defaultsOSRD
preplace port port-id_sCh1CouplingL_0 -pg 1 -lvl 8 -x 2740 -y 1140 -defaultsOSRD
preplace port port-id_sADC_CS_0 -pg 1 -lvl 8 -x 2740 -y 1080 -defaultsOSRD
preplace port port-id_sADC_Sclk_0 -pg 1 -lvl 8 -x 2740 -y 1100 -defaultsOSRD
preplace port port-id_sRelayComL_0 -pg 1 -lvl 8 -x 2740 -y 1300 -defaultsOSRD
preplace port port-id_DcoClk_0 -pg 1 -lvl 0 -x -10 -y 1370 -defaultsOSRD
preplace portBus dADC_Data_0 -pg 1 -lvl 0 -x -10 -y 1350 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1600 -y 270 -defaultsOSRD
preplace inst ZmodADC1410_Controll_0 -pg 1 -lvl 7 -x 2470 -y 1100 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 580 -y 580 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 2040 -y 180 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2040 -y 620 -defaultsOSRD
preplace inst AXI_ZmodADC1410_0 -pg 1 -lvl 6 -x 2040 -y 1070 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 61 48 60 51 50 49 54 53 55 56 57 58 52 59 47} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1600 -y 1060 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2040 -y 440 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 6 -x 2040 -y 780 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 4 -x 1240 -y 510 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 6 -x 2040 -y 1290 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 2470 -y 660 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 210 -y 530 -defaultsOSRD
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 1 -x 210 -y 710 -swap {0 1 2 3 4 9 6 7 8 5} -defaultsOSRD
preplace inst AXI_TAR_0 -pg 1 -lvl 3 -x 920 -y 660 -defaultsOSRD
preplace netloc AXI_TAR_0_Introut 1 3 3 N 670 NJ 670 1880
preplace netloc AXI_ZmodADC1410_0_sCh1CouplingSelect 1 6 1 2200 1080n
preplace netloc AXI_ZmodADC1410_0_sCh1GainSelect 1 6 1 N 1140
preplace netloc AXI_ZmodADC1410_0_sCh2CouplingSelect 1 6 1 N 1120
preplace netloc AXI_ZmodADC1410_0_sCh2GainSelect 1 6 1 N 1160
preplace netloc AXI_ZmodADC1410_0_sTestMode 1 6 1 N 1180
preplace netloc AXI_ZmodADC1410_0_sZmodControllerRst_n 1 6 1 2210 1060n
preplace netloc DcoClk_0_1 1 0 7 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 2240J
preplace netloc Net 1 7 1 NJ 1060
preplace netloc ZmodADC1410_Controll_0_adcClkIn_n 1 7 1 NJ 1020
preplace netloc ZmodADC1410_Controll_0_adcClkIn_p 1 7 1 NJ 1000
preplace netloc ZmodADC1410_Controll_0_adcSync 1 7 1 NJ 1040
preplace netloc ZmodADC1410_Controll_0_sADC_CS 1 7 1 NJ 1080
preplace netloc ZmodADC1410_Controll_0_sADC_Sclk 1 7 1 NJ 1100
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingH 1 7 1 NJ 1120
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingL 1 7 1 NJ 1140
preplace netloc ZmodADC1410_Controll_0_sCh1GainH 1 7 1 NJ 1200
preplace netloc ZmodADC1410_Controll_0_sCh1GainL 1 7 1 NJ 1220
preplace netloc ZmodADC1410_Controll_0_sCh1Out 1 2 6 780 800 NJ 800 NJ 800 1880 870 2200J 820 2700
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingH 1 7 1 NJ 1160
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingL 1 7 1 NJ 1180
preplace netloc ZmodADC1410_Controll_0_sCh2GainH 1 7 1 NJ 1240
preplace netloc ZmodADC1410_Controll_0_sCh2GainL 1 7 1 NJ 1260
preplace netloc ZmodADC1410_Controll_0_sCh2Out 1 2 6 750 810 NJ 810 NJ 810 1850 880 2230J 830 2710
preplace netloc ZmodADC1410_Controll_0_sInitDone_n 1 5 3 1880 900 2250J 840 2690
preplace netloc ZmodADC1410_Controll_0_sRelayComH 1 7 1 NJ 1280
preplace netloc ZmodADC1410_Controll_0_sRelayComL 1 7 1 NJ 1300
preplace netloc axi_dma_0_s2mm_introut 1 5 1 1840 340n
preplace netloc clk_wiz_0_clk_out1 1 6 1 2220 1060n
preplace netloc dADC_Data_0_1 1 0 7 NJ 1350 NJ 1350 NJ 1350 NJ 1350 NJ 1350 1780J 1380 2250J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 20 420 410 410 760 410 1100 310 1390 130 1880 550 2250 530 2720
preplace netloc processing_system7_0_FCLK_CLK1 1 0 8 30 430 400 390 780 390 NJ 390 1420J 430 1800 1360 2230 1360 2720
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 10 370 NJ 370 NJ 370 NJ 370 1370J 460 1790 890 2210J 810 2700
preplace netloc rst_ps7_0_100M_1_peripheral_aresetn 1 1 5 420 420 730 430 NJ 430 1360J 440 1820J
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 5 390 380 740 420 1110 330 1420 140 1860
preplace netloc sys_clock_1 1 0 6 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ
preplace netloc xlconcat_0_dout 1 6 1 2200 620n
preplace netloc xlconstant_0_dout 1 5 1 1780 1060n
preplace netloc AXI_TAR_0_M00_AXIS 1 3 3 1120 420 NJ 420 N
preplace netloc AXI_ZmodADC1410_0_mCalibCh1 1 6 1 N 1000
preplace netloc AXI_ZmodADC1410_0_mCalibCh2 1 6 1 N 1020
preplace netloc AXI_ZmodADC1410_0_mSPI_IAP 1 6 1 N 980
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 1850 80n
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 1870 100n
preplace netloc axi_dma_0_M_AXI_SG 1 5 1 1840 60n
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 2210 180n
preplace netloc axis_data_fifo_0_M_AXIS 1 4 2 1410 450 1830
preplace netloc processing_system7_0_DDR 1 7 1 NJ 600
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ 620
preplace netloc processing_system7_0_M_AXI_GP0 1 1 7 430 400 NJ 400 NJ 400 NJ 400 1850J 540 NJ 540 2700
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 750 210 NJ 210 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 N 580
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 4 770 520 1060J 590 NJ 590 1810J
levelinfo -pg 1 -10 210 580 920 1240 1600 2040 2470 2740
pagesize -pg 1 -db -bbox -sgen -200 0 2920 1390
"
}
{
   "da_axi4_cnt":"8",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"25",
   "da_ps7_cnt":"1"
}
