d1702963ab14 ("drm/i915/tgl: Drop support for pre-production steppings")
af9f44d35151 ("drm/i915/psr: Implement Wa_14015648006")
5490c50438c6 ("drm/i915: use intel_uncore_rmw when appropriate")
9e49bda902bc ("drm/i915/gt: Add MCR-specific workaround initializers")
e4abeab94658 ("drm/i915/gt: Correct prefix on a few registers")
77fa9efc16a9 ("drm/i915/xehp: Create separate reg definitions for new MCR registers")
dfa13f1bfc86 ("drm/i915/gen8: Create separate reg definitions for new MCR registers")
45810b4c5c33 ("drm/i915/dg2: introduce Wa_22015475538")
73c7a8a871dc ("drm/i915/ats-m: Add thread execution tuning setting")
25bcc828d237 ("drm/i915/dg2: Incorporate Wa_16014892111 into DRAW_WATERMARK tuning")
6dc85721df74 ("drm/i915/dg2: Add additional tuning settings")
7e55536c9c48 ("drm/i915/gt: Add dedicated function for non-ctx register tuning settings")
ae5a3d2c75a8 ("drm/i915/dg2: Add Wa_1509727124")
5d36acb7198b ("drm/i915/gt: Batch TLB invalidations")
be0366f16803 ("drm/i915/gt: Skip TLB invalidations once wedged")
dfc83de118ff ("drm/i915/gt: Invalidate TLB of the OA unit at TLB invalidations")
4bedceaed1ae ("drm/i915/gt: Ignore TLB invalidations on idle engines")
33da97894758 ("drm/i915/gt: Serialize TLB invalidates with GT resets")
b7580e669ca0 ("drm/i915/dg2: Add Wa_15010599737")
9a92732f040a ("drm/i915/gt: Add general DSS steering iterator to intel_gt_mcr")
