WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2599377 heartbeat IPC: 3.847 cumulative IPC: 3.847 (Simulation time: 00 hr 01 min 57 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2599378 cumulative IPC: 3.847 (Simulation time: 00 hr 01 min 57 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2599378 cumulative IPC: 3.847 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6788106 heartbeat IPC: 2.387 cumulative IPC: 2.387 (Simulation time: 00 hr 04 min 50 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 4188729 cumulative IPC: 2.387 (Simulation time: 00 hr 04 min 50 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 4188729 cumulative IPC: 2.387 (Simulation time: 00 hr 04 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_768B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.387 instructions: 10000000 cycles: 4188729
CPU 0 Branch Prediction Accuracy: 99.78% MPKI: 0.8332 Average ROB Occupancy at Mispredict: 95.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0003
BRANCH_INDIRECT: 0.0008
BRANCH_CONDITIONAL: 0.765
BRANCH_DIRECT_CALL: 0.0003
BRANCH_INDIRECT_CALL: 0.0008
BRANCH_RETURN: 0.0664

LLC TOTAL        ACCESS:      35910 HIT:      35246 MISS:        664
LLC LOAD         ACCESS:      32271 HIT:      31853 MISS:        418
LLC RFO          ACCESS:        234 HIT:        205 MISS:         29
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1770 HIT:       1768 MISS:          2
LLC TRANSLATION  ACCESS:       1635 HIT:       1420 MISS:        215
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 218.3 cycles
cpu0_DTLB TOTAL        ACCESS:    3056635 HIT:    2894099 MISS:     162536
cpu0_DTLB LOAD         ACCESS:    3056635 HIT:    2894099 MISS:     162536
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.27 cycles
cpu0_ITLB TOTAL        ACCESS:       2068 HIT:       2068 MISS:          0
cpu0_ITLB LOAD         ACCESS:       2068 HIT:       2068 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3089405 HIT:     245060 MISS:    2844345
cpu0_L1D LOAD         ACCESS:    2979048 HIT:     146165 MISS:    2832883
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     102943 HIT:      97994 MISS:       4949
cpu0_L1D TRANSLATION  ACCESS:       7414 HIT:        901 MISS:       6513
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0.9314 cycles
cpu0_L1I TOTAL        ACCESS:       2087 HIT:       2074 MISS:         13
cpu0_L1I LOAD         ACCESS:       2087 HIT:       2074 MISS:         13
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 216.8 cycles
cpu0_L2C TOTAL        ACCESS:     489335 HIT:     455191 MISS:      34144
cpu0_L2C LOAD         ACCESS:     475161 HIT:     442888 MISS:      32273
cpu0_L2C RFO          ACCESS:       1659 HIT:       1425 MISS:        234
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       6012 HIT:       6010 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:       6503 HIT:       4868 MISS:       1635
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 24.27 cycles
cpu0_STLB TOTAL        ACCESS:      82882 HIT:      77874 MISS:       5008
cpu0_STLB LOAD         ACCESS:      82882 HIT:      77874 MISS:       5008
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 43.92 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         46
  ROW_BUFFER_MISS:        616
 AVG DBUS CONGESTED CYCLE: 3.849
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         77
  FULL:        423
