#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec  6 15:49:26 2024
# Process ID: 262855
# Current directory: /home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/design_1_nano_rv32i_0_0_synth_1
# Command line: vivado -log design_1_nano_rv32i_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_nano_rv32i_0_0.tcl
# Log file: /home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/design_1_nano_rv32i_0_0_synth_1/design_1_nano_rv32i_0_0.vds
# Journal file: /home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/design_1_nano_rv32i_0_0_synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 2286.115 MHz, CPU Physical cores: 4, Host memory: 16570 MB
#-----------------------------------------------------------
source design_1_nano_rv32i_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1321.914 ; gain = 0.023 ; free physical = 203 ; free virtual = 14463
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_nano_rv32i_0_0
Command: synth_design -top design_1_nano_rv32i_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 262944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2039.668 ; gain = 403.715 ; free physical = 230 ; free virtual = 10838
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_nano_rv32i_0_0' [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_nano_rv32i_0_0/synth/design_1_nano_rv32i_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'nano_rv32i' [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/nano_rv32i.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'lsu' [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/lsu.v:1]
INFO: [Synth 8-226] default block is never used [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/lsu.v:14]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/lsu.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'd_we_o' does not match port width (4) of module 'lsu' [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/nano_rv32i.v:131]
INFO: [Synth 8-6155] done synthesizing module 'nano_rv32i' (0#1) [/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/src/nano_rv32i.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_nano_rv32i_0_0' (0#1) [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_nano_rv32i_0_0/synth/design_1_nano_rv32i_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2119.637 ; gain = 483.684 ; free physical = 162 ; free virtual = 9641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2131.512 ; gain = 495.559 ; free physical = 241 ; free virtual = 9629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2131.512 ; gain = 495.559 ; free physical = 241 ; free virtual = 9629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2131.512 ; gain = 0.000 ; free physical = 232 ; free virtual = 9579
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.262 ; gain = 0.000 ; free physical = 231 ; free virtual = 9178
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2284.297 ; gain = 0.000 ; free physical = 222 ; free virtual = 9176
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 198 ; free virtual = 8596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 198 ; free virtual = 8596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 198 ; free virtual = 8596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 266 ; free virtual = 8544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 1     
	   8 Input   13 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_nano_rv32i_0_0 has port i_rd_o driven by constant 1
INFO: [Synth 8-3917] design design_1_nano_rv32i_0_0 has port d_we_o[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_nano_rv32i_0_0 has port d_we_o[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_nano_rv32i_0_0 has port d_we_o[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 5551 ; free virtual = 13286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:11 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 5560 ; free virtual = 13300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:15 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 7086 ; free virtual = 14884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 7087 ; free virtual = 14885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 7098 ; free virtual = 14898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 7098 ; free virtual = 14898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 7098 ; free virtual = 14898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 7098 ; free virtual = 14898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 7098 ; free virtual = 14898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 7098 ; free virtual = 14898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |    39|
|3     |LUT2   |   101|
|4     |LUT3   |    65|
|5     |LUT4   |   104|
|6     |LUT5   |   133|
|7     |LUT6   |   809|
|8     |MUXF7  |   257|
|9     |MUXF8  |    68|
|10    |FDCE   |  1025|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 7098 ; free virtual = 14898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:12 ; elapsed = 00:02:17 . Memory (MB): peak = 2284.297 ; gain = 495.559 ; free physical = 7098 ; free virtual = 14898
Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 2284.297 ; gain = 648.344 ; free physical = 7098 ; free virtual = 14898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2284.297 ; gain = 0.000 ; free physical = 7379 ; free virtual = 15178
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_nano_rv32i_0_0' is not ideal for floorplanning, since the cellview 'regfile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.297 ; gain = 0.000 ; free physical = 7380 ; free virtual = 15180
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2e835963
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 2284.297 ; gain = 962.383 ; free physical = 7380 ; free virtual = 15180
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1816.021; main = 1487.852; forked = 378.562
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3249.145; main = 2284.266; forked = 996.895
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.273 ; gain = 0.000 ; free physical = 7380 ; free virtual = 15180
INFO: [Common 17-1381] The checkpoint '/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/design_1_nano_rv32i_0_0_synth_1/design_1_nano_rv32i_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_nano_rv32i_0_0, cache-ID = 859406c88f92519b
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.273 ; gain = 0.000 ; free physical = 7357 ; free virtual = 15159
INFO: [Common 17-1381] The checkpoint '/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/design_1_nano_rv32i_0_0_synth_1/design_1_nano_rv32i_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_nano_rv32i_0_0_utilization_synth.rpt -pb design_1_nano_rv32i_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 15:52:14 2024...
