Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus cpu_instance/DataA<11 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_in<11 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_out<15 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/ID_EX_Immediate_out<15 : 0>
   on block main is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 86716 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus cpu_instance/DataA<12 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_in<11 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_out<15 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/ID_EX_Immediate_out<15 : 0>
   on block main is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 86472 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus cpu_instance/DataA<12 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_in<11 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_out<15 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/ID_EX_Immediate_out<15 : 0>
   on block main is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 86664 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus cpu_instance/DataA<12 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_in<11 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_out<15 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/ID_EX_Immediate_out<15 : 0>
   on block main is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 86472 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mtridata_flashData<10 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_in<11 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_out<15 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/ID_EX_Immediate_out<15 : 0>
   on block main is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 86600 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mtridata_flashData<10 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 85576 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mtridata_flashData<10 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 85640 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mtridata_flashData<10 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 85064 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mtridata_flashData<10 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 85448 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus cpu_instance/DataA<11 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_in<12 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_out<15 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/ID_EX_Immediate_out<15 : 0>
   on block main is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 86472 kilobytes

