# do UART.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:31 on May 29,2024
# vlog -work work UART.vo 
# -- Compiling module UART_TX
# 
# Top level modules:
# 	UART_TX
# End time: 09:52:31 on May 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:31 on May 29,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module UART_TX_vlg_vec_tst
# 
# Top level modules:
# 	UART_TX_vlg_vec_tst
# End time: 09:52:31 on May 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.UART_TX_vlg_vec_tst 
# Start time: 09:52:31 on May 29,2024
# Loading work.UART_TX_vlg_vec_tst
# Loading work.UART_TX
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform.vwf.vt(49)
#    Time: 300 ns  Iteration: 0  Instance: /UART_TX_vlg_vec_tst
# End time: 09:52:31 on May 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
