$comment
	File created using the following command:
		vcd file ULA_BCD.msim.vcd -direction
$end
$date
	Tue May 27 19:14:35 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_BCD_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 2 # Sel [1:0] $end
$var wire 1 $ flag_N $end
$var wire 1 % flag_Z $end
$var wire 1 & S [6] $end
$var wire 1 ' S [5] $end
$var wire 1 ( S [4] $end
$var wire 1 ) S [3] $end
$var wire 1 * S [2] $end
$var wire 1 + S [1] $end
$var wire 1 , S [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 flag_N~output_o $end
$var wire 1 5 flag_Z~output_o $end
$var wire 1 6 S[6]~output_o $end
$var wire 1 7 S[5]~output_o $end
$var wire 1 8 S[4]~output_o $end
$var wire 1 9 S[3]~output_o $end
$var wire 1 : S[2]~output_o $end
$var wire 1 ; S[1]~output_o $end
$var wire 1 < S[0]~output_o $end
$var wire 1 = Sel[0]~input_o $end
$var wire 1 > B[3]~input_o $end
$var wire 1 ? Sel[1]~input_o $end
$var wire 1 @ A[3]~input_o $end
$var wire 1 A inst|inst8|inst3|inst2~3_combout $end
$var wire 1 B B[2]~input_o $end
$var wire 1 C A[2]~input_o $end
$var wire 1 D B[1]~input_o $end
$var wire 1 E B[0]~input_o $end
$var wire 1 F A[1]~input_o $end
$var wire 1 G A[0]~input_o $end
$var wire 1 H inst|inst|inst4|inst4~0_combout $end
$var wire 1 I inst|inst8|inst3|inst2~2_combout $end
$var wire 1 J inst|inst8|inst3|inst2~4_combout $end
$var wire 1 K inst|inst8|inst2|inst2~2_combout $end
$var wire 1 L inst|inst8|inst2|inst2~3_combout $end
$var wire 1 M inst|inst8|inst|inst2~0_combout $end
$var wire 1 N inst|inst8|inst1|inst2~1_combout $end
$var wire 1 O inst|inst8|inst1|inst2~0_combout $end
$var wire 1 P inst|inst8|inst1|inst2~2_combout $end
$var wire 1 Q inst|inst9~combout $end
$var wire 1 R inst3|inst6|inst7~0_combout $end
$var wire 1 S inst3|inst5|inst4~0_combout $end
$var wire 1 T inst3|inst4|inst2~0_combout $end
$var wire 1 U inst3|inst3|inst8~0_combout $end
$var wire 1 V inst3|inst2|inst16~0_combout $end
$var wire 1 W inst3|inst1|inst7~0_combout $end
$var wire 1 X inst3|inst|inst1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b11 "
b0 #
x$
x%
x,
x+
x*
x)
x(
x'
x&
x-
0.
1/
x0
11
12
13
x4
x5
x6
x7
x8
x9
x:
x;
x<
0=
0>
0?
0@
xA
0B
0C
1D
1E
1F
0G
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
xU
xV
xW
xX
$end
#3153
1M
#3266
1H
#3313
0N
#3429
0A
#3447
0I
#3448
0O
#3455
0K
#3771
0P
#3788
1L
#4043
0J
#5182
1Q
#5852
0X
#5856
0T
#5862
0S
#5869
1W
#5920
0V
#5929
0R
#5932
1U
#6927
04
0$
#8505
0<
0,
#8561
1;
1+
#8584
07
0'
#8588
05
0%
#8653
18
1(
#8656
06
0&
#8673
0:
0*
#8739
09
0)
#50000
b1 #
0-
#50735
1=
#53630
0M
#53634
1N
#53920
1O
#53925
0L
#54226
1P
#55741
0W
#55746
1X
#55747
0U
#56197
1T
1U
#56226
0X
#56402
1V
#56404
1S
#58365
0;
0+
#59049
08
0(
#59187
17
1'
#59212
1:
1*
#100000
b11 #
b10 #
1-
#100775
1?
#100896
0=
#103822
0O
#103823
1A
#103828
1K
#103947
1M
#104037
0K
#104134
1L
#104145
0P
#104339
1O
#104350
0A
#104360
0L
#104382
1J
#104645
1P
#104964
0J
#105970
0V
#105993
0T
#108723
0:
0*
#108790
18
1(
#150000
b11 #
0-
#150735
1=
#153635
1K
#153920
1A
#153925
0O
#153941
1L
#154248
0P
#154479
1J
#156155
0U
#156157
1R
#156309
1T
#156313
1X
#156406
0R
#156409
1U
#157360
14
1$
#159041
1<
1,
#159161
08
0(
#200000
b0 !
b1 "
b0 "
b1 #
b0 #
1-
#200886
0F
0D
0E
#200896
0=
#200936
0?
#204033
0H
#204037
0K
#204039
0M
#204249
0N
#204350
0A
#204634
0L
#204964
0J
#206110
1V
#206118
1R
#206131
0S
#206142
1W
#206154
0X
#206777
0Q
#206896
0V
#206918
0W
#207848
04
0$
#208807
0<
0,
#208853
07
0'
#208917
16
1&
#210227
15
1%
#1000000
