Analysis & Synthesis report for Single_Cycle_RISC_Processor
Sat Dec 14 12:34:56 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Single_Cycle_RISC_Processor|receiver:uart_Rx|state
  9. State Machine - |Single_Cycle_RISC_Processor|transmitter:uart_Tx|state
 10. State Machine - |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|current_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: processor:processor_u
 17. Parameter Settings for User Entity Instance: processor:processor_u|control:control_inst
 18. Parameter Settings for User Entity Instance: processor:processor_u|pc:pc_inst
 19. Parameter Settings for User Entity Instance: processor:processor_u|adder:adder_inst1
 20. Parameter Settings for User Entity Instance: processor:processor_u|adder:adder_inst2
 21. Parameter Settings for User Entity Instance: processor:processor_u|imem:imem_inst
 22. Parameter Settings for User Entity Instance: processor:processor_u|register_file:register_file_inst
 23. Parameter Settings for User Entity Instance: processor:processor_u|extend:extend_inst
 24. Parameter Settings for User Entity Instance: processor:processor_u|alu:alu_inst
 25. Parameter Settings for User Entity Instance: processor:processor_u|data_memory:data_memory_inst
 26. Parameter Settings for User Entity Instance: transmitter:uart_Tx
 27. Parameter Settings for User Entity Instance: baudrate:uart_baud
 28. Parameter Settings for User Entity Instance: receiver:uart_Rx
 29. Port Connectivity Checks: "processor:processor_u|adder:adder_inst2"
 30. Port Connectivity Checks: "processor:processor_u|adder:adder_inst1"
 31. Port Connectivity Checks: "processor:processor_u|pc:pc_inst"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 14 12:34:56 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Single_Cycle_RISC_Processor                ;
; Top-level Entity Name              ; Single_Cycle_RISC_Processor                ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 7,723                                      ;
;     Total combinational functions  ; 6,789                                      ;
;     Dedicated logic registers      ; 2,184                                      ;
; Total registers                    ; 2184                                       ;
; Total pins                         ; 72                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                          ;
+----------------------------------------------------------------------------+-----------------------------+-----------------------------+
; Option                                                                     ; Setting                     ; Default Value               ;
+----------------------------------------------------------------------------+-----------------------------+-----------------------------+
; Device                                                                     ; EP4CE115F29C7               ;                             ;
; Top-level entity name                                                      ; Single_Cycle_RISC_Processor ; Single_Cycle_RISC_Processor ;
; Family name                                                                ; Cyclone IV E                ; Cyclone V                   ;
; Use smart compilation                                                      ; Off                         ; Off                         ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                          ; On                          ;
; Enable compact report table                                                ; Off                         ; Off                         ;
; Restructure Multiplexers                                                   ; Auto                        ; Auto                        ;
; Create Debugging Nodes for IP Cores                                        ; Off                         ; Off                         ;
; Preserve fewer node names                                                  ; On                          ; On                          ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                         ; Off                         ;
; Verilog Version                                                            ; Verilog_2001                ; Verilog_2001                ;
; VHDL Version                                                               ; VHDL_1993                   ; VHDL_1993                   ;
; State Machine Processing                                                   ; Auto                        ; Auto                        ;
; Safe State Machine                                                         ; Off                         ; Off                         ;
; Extract Verilog State Machines                                             ; On                          ; On                          ;
; Extract VHDL State Machines                                                ; On                          ; On                          ;
; Ignore Verilog initial constructs                                          ; Off                         ; Off                         ;
; Iteration limit for constant Verilog loops                                 ; 5000                        ; 5000                        ;
; Iteration limit for non-constant Verilog loops                             ; 250                         ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                          ; On                          ;
; Infer RAMs from Raw Logic                                                  ; On                          ; On                          ;
; Parallel Synthesis                                                         ; On                          ; On                          ;
; DSP Block Balancing                                                        ; Auto                        ; Auto                        ;
; NOT Gate Push-Back                                                         ; On                          ; On                          ;
; Power-Up Don't Care                                                        ; On                          ; On                          ;
; Remove Redundant Logic Cells                                               ; Off                         ; Off                         ;
; Remove Duplicate Registers                                                 ; On                          ; On                          ;
; Ignore CARRY Buffers                                                       ; Off                         ; Off                         ;
; Ignore CASCADE Buffers                                                     ; Off                         ; Off                         ;
; Ignore GLOBAL Buffers                                                      ; Off                         ; Off                         ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                         ; Off                         ;
; Ignore LCELL Buffers                                                       ; Off                         ; Off                         ;
; Ignore SOFT Buffers                                                        ; On                          ; On                          ;
; Limit AHDL Integers to 32 Bits                                             ; Off                         ; Off                         ;
; Optimization Technique                                                     ; Balanced                    ; Balanced                    ;
; Carry Chain Length                                                         ; 70                          ; 70                          ;
; Auto Carry Chains                                                          ; On                          ; On                          ;
; Auto Open-Drain Pins                                                       ; On                          ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                         ; Off                         ;
; Auto ROM Replacement                                                       ; On                          ; On                          ;
; Auto RAM Replacement                                                       ; On                          ; On                          ;
; Auto DSP Block Replacement                                                 ; On                          ; On                          ;
; Auto Shift Register Replacement                                            ; Auto                        ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                        ; Auto                        ;
; Auto Clock Enable Replacement                                              ; On                          ; On                          ;
; Strict RAM Replacement                                                     ; Off                         ; Off                         ;
; Allow Synchronous Control Signals                                          ; On                          ; On                          ;
; Force Use of Synchronous Clear Signals                                     ; Off                         ; Off                         ;
; Auto RAM Block Balancing                                                   ; On                          ; On                          ;
; Auto RAM to Logic Cell Conversion                                          ; Off                         ; Off                         ;
; Auto Resource Sharing                                                      ; Off                         ; Off                         ;
; Allow Any RAM Size For Recognition                                         ; Off                         ; Off                         ;
; Allow Any ROM Size For Recognition                                         ; Off                         ; Off                         ;
; Allow Any Shift Register Size For Recognition                              ; Off                         ; Off                         ;
; Use LogicLock Constraints during Resource Balancing                        ; On                          ; On                          ;
; Ignore translate_off and synthesis_off directives                          ; Off                         ; Off                         ;
; Timing-Driven Synthesis                                                    ; On                          ; On                          ;
; Report Parameter Settings                                                  ; On                          ; On                          ;
; Report Source Assignments                                                  ; On                          ; On                          ;
; Report Connectivity Checks                                                 ; On                          ; On                          ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                         ; Off                         ;
; Synchronization Register Chain Length                                      ; 2                           ; 2                           ;
; PowerPlay Power Optimization                                               ; Normal compilation          ; Normal compilation          ;
; HDL message level                                                          ; Level2                      ; Level2                      ;
; Suppress Register Optimization Related Messages                            ; Off                         ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                        ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                        ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                         ; 100                         ;
; Clock MUX Protection                                                       ; On                          ; On                          ;
; Auto Gated Clock Conversion                                                ; Off                         ; Off                         ;
; Block Design Naming                                                        ; Auto                        ; Auto                        ;
; SDC constraint protection                                                  ; Off                         ; Off                         ;
; Synthesis Effort                                                           ; Auto                        ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                          ; On                          ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                         ; Off                         ;
; Analysis & Synthesis Message Level                                         ; Medium                      ; Medium                      ;
; Disable Register Merging Across Hierarchies                                ; Auto                        ; Auto                        ;
; Resource Aware Inference For Block RAM                                     ; On                          ; On                          ;
; Synthesis Seed                                                             ; 1                           ; 1                           ;
+----------------------------------------------------------------------------+-----------------------------+-----------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                  ; Library ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; uart_source_files/transmitter.v               ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/uart_source_files/transmitter.v               ;         ;
; uart_source_files/receiver.v                  ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/uart_source_files/receiver.v                  ;         ;
; uart_source_files/buadrate.v                  ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/uart_source_files/buadrate.v                  ;         ;
; processor_source_files/imem.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/imem.v                 ;         ;
; Single_Cycle_RISC_Processor.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v                 ;         ;
; processor_source_files/register_file.v        ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v        ;         ;
; processor_source_files/processor.v            ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v            ;         ;
; processor_source_files/pc.v                   ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/pc.v                   ;         ;
; processor_source_files/extend.v               ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/extend.v               ;         ;
; processor_source_files/data_memory.v          ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/data_memory.v          ;         ;
; processor_source_files/control_main_decoder.v ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control_main_decoder.v ;         ;
; processor_source_files/control_alu_decoder.v  ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control_alu_decoder.v  ;         ;
; processor_source_files/control.v              ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v              ;         ;
; processor_source_files/alu.v                  ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/alu.v                  ;         ;
; processor_source_files/adder.sv               ; yes             ; User SystemVerilog HDL File  ; D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/adder.sv               ;         ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 7,723        ;
;                                             ;              ;
; Total combinational functions               ; 6789         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 5355         ;
;     -- 3 input functions                    ; 642          ;
;     -- <=2 input functions                  ; 792          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 6555         ;
;     -- arithmetic mode                      ; 234          ;
;                                             ;              ;
; Total registers                             ; 2184         ;
;     -- Dedicated logic registers            ; 2184         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 72           ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 1552         ;
; Total fan-out                               ; 30967        ;
; Average fan-out                             ; 3.39         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |Single_Cycle_RISC_Processor                              ; 6789 (0)          ; 2184 (0)     ; 0           ; 0            ; 0       ; 0         ; 72   ; 0            ; |Single_Cycle_RISC_Processor                                                                                           ; work         ;
;    |baudrate:uart_baud|                                   ; 30 (30)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|baudrate:uart_baud                                                                        ; work         ;
;    |processor:processor_u|                                ; 6679 (1093)       ; 2125 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u                                                                     ; work         ;
;       |adder:adder_inst1|                                 ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|adder:adder_inst1                                                   ; work         ;
;       |adder:adder_inst2|                                 ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|adder:adder_inst2                                                   ; work         ;
;       |alu:alu_inst|                                      ; 222 (222)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|alu:alu_inst                                                        ; work         ;
;       |control:control_inst|                              ; 24 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|control:control_inst                                                ; work         ;
;          |control_alu_decoder:control_alu_decoder_inst|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|control:control_inst|control_alu_decoder:control_alu_decoder_inst   ; work         ;
;          |control_main_decoder:control_main_decoder_inst| ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|control:control_inst|control_main_decoder:control_main_decoder_inst ; work         ;
;       |data_memory:data_memory_inst|                      ; 1936 (1936)       ; 512 (512)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst                                        ; work         ;
;       |extend:extend_inst|                                ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|extend:extend_inst                                                  ; work         ;
;       |imem:imem_inst|                                    ; 668 (668)         ; 519 (519)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst                                                      ; work         ;
;       |pc:pc_inst|                                        ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|pc:pc_inst                                                          ; work         ;
;       |register_file:register_file_inst|                  ; 2669 (2669)       ; 1078 (1078)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst                                    ; work         ;
;    |receiver:uart_Rx|                                     ; 58 (58)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|receiver:uart_Rx                                                                          ; work         ;
;    |transmitter:uart_Tx|                                  ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_RISC_Processor|transmitter:uart_Tx                                                                       ; work         ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |Single_Cycle_RISC_Processor|receiver:uart_Rx|state                                            ;
+----------------------+----------------------+---------------------+---------------------+----------------------+
; Name                 ; state.Ready_clearing ; state.RX_STATE_STOP ; state.RX_STATE_DATA ; state.RX_STATE_START ;
+----------------------+----------------------+---------------------+---------------------+----------------------+
; state.RX_STATE_START ; 0                    ; 0                   ; 0                   ; 0                    ;
; state.RX_STATE_DATA  ; 0                    ; 0                   ; 1                   ; 1                    ;
; state.RX_STATE_STOP  ; 0                    ; 1                   ; 0                   ; 1                    ;
; state.Ready_clearing ; 1                    ; 0                   ; 0                   ; 1                    ;
+----------------------+----------------------+---------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |Single_Cycle_RISC_Processor|transmitter:uart_Tx|state                                        ;
+----------------------+---------------------+---------------------+----------------------+---------------------+
; Name                 ; state.TX_STATE_STOP ; state.TX_STATE_DATA ; state.TX_STATE_START ; state.TX_STATE_IDLE ;
+----------------------+---------------------+---------------------+----------------------+---------------------+
; state.TX_STATE_IDLE  ; 0                   ; 0                   ; 0                    ; 0                   ;
; state.TX_STATE_START ; 0                   ; 0                   ; 1                    ; 1                   ;
; state.TX_STATE_DATA  ; 0                   ; 1                   ; 0                    ; 1                   ;
; state.TX_STATE_STOP  ; 1                   ; 0                   ; 0                    ; 1                   ;
+----------------------+---------------------+---------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|current_state                                                                  ;
+---------------------------+------------------------+-------------------------+-------------------------+---------------------------+--------------------------+--------------------+
; Name                      ; current_state.REG_SENT ; current_state.BYTE_SENT ; current_state.SEND_BYTE ; current_state.OUTPUT_BYTE ; current_state.OUTPUT_REG ; current_state.IDLE ;
+---------------------------+------------------------+-------------------------+-------------------------+---------------------------+--------------------------+--------------------+
; current_state.IDLE        ; 0                      ; 0                       ; 0                       ; 0                         ; 0                        ; 0                  ;
; current_state.OUTPUT_REG  ; 0                      ; 0                       ; 0                       ; 0                         ; 1                        ; 1                  ;
; current_state.OUTPUT_BYTE ; 0                      ; 0                       ; 0                       ; 1                         ; 0                        ; 1                  ;
; current_state.SEND_BYTE   ; 0                      ; 0                       ; 1                       ; 0                         ; 0                        ; 1                  ;
; current_state.BYTE_SENT   ; 0                      ; 1                       ; 0                       ; 0                         ; 0                        ; 1                  ;
; current_state.REG_SENT    ; 1                      ; 0                       ; 0                       ; 0                         ; 0                        ; 1                  ;
+---------------------------+------------------------+-------------------------+-------------------------+---------------------------+--------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                         ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------------------+------------------------+
; processor:processor_u|alu:alu_inst|zero            ; processor:processor_u|alu:alu_inst|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                             ;                        ;
+----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+------------------------------------------------------------------------+--------------------+
; Register name                                                          ; Reason for Removal ;
+------------------------------------------------------------------------+--------------------+
; receiver:uart_Rx|state~6                                               ; Lost fanout        ;
; receiver:uart_Rx|state~7                                               ; Lost fanout        ;
; transmitter:uart_Tx|state~5                                            ; Lost fanout        ;
; transmitter:uart_Tx|state~6                                            ; Lost fanout        ;
; processor:processor_u|register_file:register_file_inst|current_state~4 ; Lost fanout        ;
; processor:processor_u|register_file:register_file_inst|current_state~5 ; Lost fanout        ;
; processor:processor_u|register_file:register_file_inst|current_state~6 ; Lost fanout        ;
; Total Number of Removed Registers = 7                                  ;                    ;
+------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2184  ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2110  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; processor:processor_u|register_file:register_file_inst|registerFile[4][0] ; 4       ;
; processor:processor_u|register_file:register_file_inst|registerFile[4][1] ; 4       ;
; processor:processor_u|register_file:register_file_inst|registerFile[4][2] ; 4       ;
; processor:processor_u|register_file:register_file_inst|registerFile[4][3] ; 4       ;
; processor:processor_u|data_memory:data_memory_inst|mem[41][0]             ; 3       ;
; processor:processor_u|imem:imem_inst|memory[54][4]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[4][4]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[52][4]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[49][4]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[43][4]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[47][4]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[15][4]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[51][4]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[45][4]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[53][4]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[6][0]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[54][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[48][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[44][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[4][0]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[52][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[49][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[43][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[47][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[19][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[7][0]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[11][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[15][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[55][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[51][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[53][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[50][0]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[4][1]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[46][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[14][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[6][1]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[17][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[41][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[19][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[43][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[47][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[7][1]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[11][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[15][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[55][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[51][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[45][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[13][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[53][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[50][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[42][1]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[46][2]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[4][2]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[52][2]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[49][2]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[9][2]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[55][2]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[51][2]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[5][2]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[53][2]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[18][2]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[10][2]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[4][5]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[52][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[14][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[6][5]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[54][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[41][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[9][5]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[43][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[19][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[11][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[15][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[55][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[51][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[13][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[42][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[10][5]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[4][3]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[52][3]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[49][3]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[55][3]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[53][3]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[18][3]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[4][6]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[52][6]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[14][6]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[54][6]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[17][6]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[41][6]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[9][6]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[19][6]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[55][6]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[13][6]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[5][6]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[42][6]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[46][7]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[14][7]                        ; 1       ;
; processor:processor_u|imem:imem_inst|memory[6][7]                         ; 1       ;
; processor:processor_u|imem:imem_inst|memory[54][7]                        ; 1       ;
; Total number of inverted registers = 837*                                 ;         ;
+---------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|pc:pc_inst|pc[1]                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|pc:pc_inst|pc[2]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[30][30]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[29][31]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[28][29]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[27][30]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[26][29]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[25][25]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[24][26]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[23][24]  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[22][24]  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[21][24]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[20][24]  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[19][24]  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[18][24]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[17][24]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[16][19]  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[15][26]  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[14][25]  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[13][30]  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[12][19]  ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[11][28]  ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[10][21]  ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[9][20]   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[8][23]   ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[7][25]   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[6][21]   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[5][9]    ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[4][21]   ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[3][17]   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[2][15]   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[1][27]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[0][14]   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[63][3]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[62][3]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[61][3]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[60][5]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[59][6]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[58][4]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[57][6]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[56][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[55][7]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[54][5]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[53][7]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[52][5]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[51][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[50][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[49][1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[48][1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[47][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[46][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[45][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[44][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[43][4]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[42][4]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[41][1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[40][3]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[39][4]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[37][5]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[35][5]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[34][4]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[33][4]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[32][5]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[31][4]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[30][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[29][7]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[28][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[27][2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[26][5]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[25][1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[24][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[23][3]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[22][3]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[21][2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[20][3]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[19][6]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[18][4]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[17][3]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[16][1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[15][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[14][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[13][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[12][1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[11][2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[10][2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[9][2]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[8][4]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[7][7]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[6][2]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[5][3]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[4][6]                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[3][2]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[2][3]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[1][1]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[0][1]                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|current_reg_value[29] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|receiver:uart_Rx|bit_pos[2]                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|transmitter:uart_Tx|bit_pos[0]                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|receiver:uart_Rx|sample[1]                                                   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[31][14]  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[30][5]   ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[29][7]   ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[28][1]   ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[27][4]   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[26][19]  ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[25][18]  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[24][19]  ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[23][11]  ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[22][15]  ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[21][13]  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[20][17]  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[19][4]   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[18][1]   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[17][10]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[16][8]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[15][5]   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[14][11]  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[13][7]   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[12][3]   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[11][8]   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[10][8]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[8][0]    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[7][5]    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[6][1]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[5][2]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[4][3]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[3][2]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|registerFile[2][1]    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[63][2]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[62][7]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[61][7]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[60][0]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[59][7]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[58][1]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[57][7]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[56][5]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[55][3]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[54][2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[53][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[52][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[51][7]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[50][5]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[49][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[48][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[47][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[46][3]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[45][3]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[44][3]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[43][7]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[42][5]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[41][5]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[40][7]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[38][6]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[36][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[35][1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[34][1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[33][2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[32][2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[31][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[30][1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[29][2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[28][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[27][7]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[26][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[25][3]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[24][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[23][4]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[22][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[21][4]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[20][4]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[19][4]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[18][0]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[17][4]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[16][4]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[15][2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[14][2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[13][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[12][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[11][3]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[10][1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[9][1]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[8][1]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[7][1]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[6][0]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[5][4]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[4][4]                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst|mem[3][3]                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|Mux96                 ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst|Mux27                                   ;
; 8:1                ; 31 bits   ; 155 LEs       ; 124 LEs              ; 31 LEs                 ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|alu:alu_inst|Mux17                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst|Mux28                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst|Mux28                                   ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|src_b[22]                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|extend:extend_inst|Mux22                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst|Mux28                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst|Mux30                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|extend:extend_inst|Mux18                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst|Mux5                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst|Mux24                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|src_b[18]                                              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|read_data2[11]        ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|read_data1[16]        ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst|Mux31                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|Selector3             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst|Selector1             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Single_Cycle_RISC_Processor|receiver:uart_Rx|state                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Single_Cycle_RISC_Processor|transmitter:uart_Tx|Selector1                                                ;
; 34:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|write_data[27]                                         ;
; 34:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|write_data[15]                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Single_Cycle_RISC_Processor|transmitter:uart_Tx|Selector0                                                ;
; 66:1               ; 8 bits    ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|write_data[7]                                          ;
; 66:1               ; 8 bits    ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|write_data[22]                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst|Mux28                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_u ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; BUS_WIDTH      ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_u|control:control_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; INSTR_WIDTH    ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_u|pc:pc_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_u|adder:adder_inst1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_u|adder:adder_inst2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; BUS_WIDTH      ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_u|imem:imem_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ADDR_BUS_WIDTH ; 16    ; Signed Integer                                           ;
; DATA_BUS_WIDTH ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_u|register_file:register_file_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ADDR_BUS_WIDTH ; 5     ; Signed Integer                                                             ;
; DATA_BUS_WIDTH ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_u|extend:extend_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_BUS_WIDTH ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_u|alu:alu_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; BUS_WIDTH      ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:processor_u|data_memory:data_memory_inst ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ADDR_BUS_WIDTH ; 32    ; Signed Integer                                                         ;
; DATA_BUS_WIDTH ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitter:uart_Tx ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; TX_STATE_IDLE  ; 00    ; Unsigned Binary                         ;
; TX_STATE_START ; 01    ; Unsigned Binary                         ;
; TX_STATE_DATA  ; 10    ; Unsigned Binary                         ;
; TX_STATE_STOP  ; 11    ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baudrate:uart_baud ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; RX_ACC_MAX     ; 27    ; Signed Integer                         ;
; TX_ACC_MAX     ; 434   ; Signed Integer                         ;
; RX_ACC_WIDTH   ; 5     ; Signed Integer                         ;
; TX_ACC_WIDTH   ; 9     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:uart_Rx ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; RX_STATE_START ; 00    ; Unsigned Binary                      ;
; RX_STATE_DATA  ; 01    ; Unsigned Binary                      ;
; RX_STATE_STOP  ; 10    ; Unsigned Binary                      ;
; Ready_clearing ; 11    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor_u|adder:adder_inst2"                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor_u|adder:adder_inst1" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; b[15..3] ; Input ; Info     ; Stuck at GND                          ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                          ;
; b[2]     ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:processor_u|pc:pc_inst"                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pc_next ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Dec 14 12:33:44 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_RISC_Processor -c Single_Cycle_RISC_Processor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file uart_source_files/transmitter.v
    Info (12023): Found entity 1: transmitter
Info (12021): Found 1 design units, including 1 entities, in source file uart_source_files/receiver.v
    Info (12023): Found entity 1: receiver
Info (12021): Found 1 design units, including 1 entities, in source file uart_source_files/buadrate.v
    Info (12023): Found entity 1: baudrate
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/imem.v
    Info (12023): Found entity 1: imem
Warning (10275): Verilog HDL Module Instantiation warning at Single_Cycle_RISC_Processor.v(69): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_risc_processor.v
    Info (12023): Found entity 1: Single_Cycle_RISC_Processor
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/register_file.v
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/processor_tb.v
    Info (12023): Found entity 1: processor_tb
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/processor.v
    Info (12023): Found entity 1: processor
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/pc_tb.v
    Info (12023): Found entity 1: pc_tb
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/mux.v
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/extend.v
    Info (12023): Found entity 1: extend
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/data_memory.v
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/control_main_decoder.v
    Info (12023): Found entity 1: control_main_decoder
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/control_alu_decoder.v
    Info (12023): Found entity 1: control_alu_decoder
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/aludec.sv
    Info (12023): Found entity 1: aludec
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file processor_source_files/adder.sv
    Info (12023): Found entity 1: adder
Warning (10236): Verilog HDL Implicit Net warning at Single_Cycle_RISC_Processor.v(61): created implicit net for "Tx_busy"
Warning (10236): Verilog HDL Implicit Net warning at Single_Cycle_RISC_Processor.v(63): created implicit net for "Ready_Byte"
Info (12127): Elaborating entity "Single_Cycle_RISC_Processor" for the top level hierarchy
Warning (10034): Output port "LEDG[8]" at Single_Cycle_RISC_Processor.v(14) has no driver
Warning (10034): Output port "LEDR[17..8]" at Single_Cycle_RISC_Processor.v(15) has no driver
Warning (10034): Output port "LCD_BLON" at Single_Cycle_RISC_Processor.v(38) has no driver
Warning (10034): Output port "LCD_EN" at Single_Cycle_RISC_Processor.v(40) has no driver
Warning (10034): Output port "LCD_ON" at Single_Cycle_RISC_Processor.v(41) has no driver
Warning (10034): Output port "LCD_RS" at Single_Cycle_RISC_Processor.v(42) has no driver
Warning (10034): Output port "LCD_RW" at Single_Cycle_RISC_Processor.v(44) has no driver
Info (12128): Elaborating entity "processor" for hierarchy "processor:processor_u"
Info (12128): Elaborating entity "control" for hierarchy "processor:processor_u|control:control_inst"
Info (12128): Elaborating entity "control_main_decoder" for hierarchy "processor:processor_u|control:control_inst|control_main_decoder:control_main_decoder_inst"
Info (12128): Elaborating entity "control_alu_decoder" for hierarchy "processor:processor_u|control:control_inst|control_alu_decoder:control_alu_decoder_inst"
Info (12128): Elaborating entity "pc" for hierarchy "processor:processor_u|pc:pc_inst"
Info (12128): Elaborating entity "adder" for hierarchy "processor:processor_u|adder:adder_inst1"
Info (12128): Elaborating entity "adder" for hierarchy "processor:processor_u|adder:adder_inst2"
Info (12128): Elaborating entity "imem" for hierarchy "processor:processor_u|imem:imem_inst"
Warning (10230): Verilog HDL assignment warning at imem.v(88): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "register_file" for hierarchy "processor:processor_u|register_file:register_file_inst"
Warning (10230): Verilog HDL assignment warning at register_file.v(88): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at register_file.v(184): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at register_file.v(188): truncated value with size 32 to match size of target (5)
Info (10264): Verilog HDL Case Statement information at register_file.v(161): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "extend" for hierarchy "processor:processor_u|extend:extend_inst"
Info (12128): Elaborating entity "alu" for hierarchy "processor:processor_u|alu:alu_inst"
Warning (10240): Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable "zero", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "zero" at alu.v(13)
Info (12128): Elaborating entity "data_memory" for hierarchy "processor:processor_u|data_memory:data_memory_inst"
Info (12128): Elaborating entity "transmitter" for hierarchy "transmitter:uart_Tx"
Info (12128): Elaborating entity "baudrate" for hierarchy "baudrate:uart_baud"
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:uart_Rx"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "EX_IO[0]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
Warning (13012): Latch processor:processor_u|alu:alu_inst|zero has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:processor_u|pc:pc_inst|pc[0]
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "EX_IO[0]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 7828 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 15 bidirectional pins
    Info (21061): Implemented 7756 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 4674 megabytes
    Info: Processing ended: Sat Dec 14 12:34:56 2024
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:00:49


