INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/FURKAN MERT/Desktop/CS/Year 5/CS224/Lab5/Lab_5/Lab_5.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_mips_tb
