{
  "Top": "shortest",
  "RtlTop": "shortest",
  "RtlPrefix": "",
  "RtlSubPrefix": "shortest_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "column_indices": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "column_indices_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "column_indices_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "row_offsets": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "row_offsets_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "row_offsets_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "visited": {
      "index": "2",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_output_r",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "visited_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "visited_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "queue": {
      "index": "3",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_output_r",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "queue_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "queue_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "src": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_sqrt",
          "name": "src",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "shortest"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "shortest",
    "Version": "1.0",
    "DisplayName": "Shortest",
    "Revision": "2114073316",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_shortest_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/bfs_kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/shortest_control_s_axi.vhd",
      "impl\/vhdl\/shortest_input_r_m_axi.vhd",
      "impl\/vhdl\/shortest_output_r_m_axi.vhd",
      "impl\/vhdl\/shortest_sqrt_s_axi.vhd",
      "impl\/vhdl\/shortest.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/shortest_control_s_axi.v",
      "impl\/verilog\/shortest_input_r_m_axi.v",
      "impl\/verilog\/shortest_output_r_m_axi.v",
      "impl\/verilog\/shortest_sqrt_s_axi.v",
      "impl\/verilog\/shortest.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/shortest_v1_0\/data\/shortest.mdd",
      "impl\/misc\/drivers\/shortest_v1_0\/data\/shortest.tcl",
      "impl\/misc\/drivers\/shortest_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/shortest_v1_0\/src\/xshortest.c",
      "impl\/misc\/drivers\/shortest_v1_0\/src\/xshortest.h",
      "impl\/misc\/drivers\/shortest_v1_0\/src\/xshortest_hw.h",
      "impl\/misc\/drivers\/shortest_v1_0\/src\/xshortest_linux.c",
      "impl\/misc\/drivers\/shortest_v1_0\/src\/xshortest_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/shortest.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_output_r",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "column_indices_1",
          "access": "W",
          "description": "Data signal of column_indices",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "column_indices",
              "access": "W",
              "description": "Bit 31 to 0 of column_indices"
            }]
        },
        {
          "offset": "0x14",
          "name": "column_indices_2",
          "access": "W",
          "description": "Data signal of column_indices",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "column_indices",
              "access": "W",
              "description": "Bit 63 to 32 of column_indices"
            }]
        },
        {
          "offset": "0x1c",
          "name": "row_offsets_1",
          "access": "W",
          "description": "Data signal of row_offsets",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "row_offsets",
              "access": "W",
              "description": "Bit 31 to 0 of row_offsets"
            }]
        },
        {
          "offset": "0x20",
          "name": "row_offsets_2",
          "access": "W",
          "description": "Data signal of row_offsets",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "row_offsets",
              "access": "W",
              "description": "Bit 63 to 32 of row_offsets"
            }]
        },
        {
          "offset": "0x28",
          "name": "visited_1",
          "access": "W",
          "description": "Data signal of visited",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "visited",
              "access": "W",
              "description": "Bit 31 to 0 of visited"
            }]
        },
        {
          "offset": "0x2c",
          "name": "visited_2",
          "access": "W",
          "description": "Data signal of visited",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "visited",
              "access": "W",
              "description": "Bit 63 to 32 of visited"
            }]
        },
        {
          "offset": "0x34",
          "name": "queue_1",
          "access": "W",
          "description": "Data signal of queue",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "queue",
              "access": "W",
              "description": "Bit 31 to 0 of queue"
            }]
        },
        {
          "offset": "0x38",
          "name": "queue_2",
          "access": "W",
          "description": "Data signal of queue",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "queue",
              "access": "W",
              "description": "Bit 63 to 32 of queue"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "column_indices"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "row_offsets"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "visited"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "queue"
        }
      ]
    },
    "s_axi_sqrt": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_sqrt_",
      "paramPrefix": "C_S_AXI_SQRT_",
      "ports": [
        "s_axi_sqrt_ARADDR",
        "s_axi_sqrt_ARREADY",
        "s_axi_sqrt_ARVALID",
        "s_axi_sqrt_AWADDR",
        "s_axi_sqrt_AWREADY",
        "s_axi_sqrt_AWVALID",
        "s_axi_sqrt_BREADY",
        "s_axi_sqrt_BRESP",
        "s_axi_sqrt_BVALID",
        "s_axi_sqrt_RDATA",
        "s_axi_sqrt_RREADY",
        "s_axi_sqrt_RRESP",
        "s_axi_sqrt_RVALID",
        "s_axi_sqrt_WDATA",
        "s_axi_sqrt_WREADY",
        "s_axi_sqrt_WSTRB",
        "s_axi_sqrt_WVALID"
      ],
      "registers": [{
          "offset": "0x10",
          "name": "src",
          "access": "W",
          "description": "Data signal of src",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "src",
              "access": "W",
              "description": "Bit 31 to 0 of src"
            }]
        }],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "src"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_sqrt:m_axi_input_r:m_axi_output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_input_r": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_input_r_",
      "paramPrefix": "C_M_AXI_INPUT_R_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_input_r_ARADDR",
        "m_axi_input_r_ARBURST",
        "m_axi_input_r_ARCACHE",
        "m_axi_input_r_ARID",
        "m_axi_input_r_ARLEN",
        "m_axi_input_r_ARLOCK",
        "m_axi_input_r_ARPROT",
        "m_axi_input_r_ARQOS",
        "m_axi_input_r_ARREADY",
        "m_axi_input_r_ARREGION",
        "m_axi_input_r_ARSIZE",
        "m_axi_input_r_ARUSER",
        "m_axi_input_r_ARVALID",
        "m_axi_input_r_AWADDR",
        "m_axi_input_r_AWBURST",
        "m_axi_input_r_AWCACHE",
        "m_axi_input_r_AWID",
        "m_axi_input_r_AWLEN",
        "m_axi_input_r_AWLOCK",
        "m_axi_input_r_AWPROT",
        "m_axi_input_r_AWQOS",
        "m_axi_input_r_AWREADY",
        "m_axi_input_r_AWREGION",
        "m_axi_input_r_AWSIZE",
        "m_axi_input_r_AWUSER",
        "m_axi_input_r_AWVALID",
        "m_axi_input_r_BID",
        "m_axi_input_r_BREADY",
        "m_axi_input_r_BRESP",
        "m_axi_input_r_BUSER",
        "m_axi_input_r_BVALID",
        "m_axi_input_r_RDATA",
        "m_axi_input_r_RID",
        "m_axi_input_r_RLAST",
        "m_axi_input_r_RREADY",
        "m_axi_input_r_RRESP",
        "m_axi_input_r_RUSER",
        "m_axi_input_r_RVALID",
        "m_axi_input_r_WDATA",
        "m_axi_input_r_WID",
        "m_axi_input_r_WLAST",
        "m_axi_input_r_WREADY",
        "m_axi_input_r_WSTRB",
        "m_axi_input_r_WUSER",
        "m_axi_input_r_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "column_indices"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "column_indices"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "row_offsets"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "row_offsets"
        }
      ]
    },
    "m_axi_output_r": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_output_r_",
      "paramPrefix": "C_M_AXI_OUTPUT_R_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_output_r_ARADDR",
        "m_axi_output_r_ARBURST",
        "m_axi_output_r_ARCACHE",
        "m_axi_output_r_ARID",
        "m_axi_output_r_ARLEN",
        "m_axi_output_r_ARLOCK",
        "m_axi_output_r_ARPROT",
        "m_axi_output_r_ARQOS",
        "m_axi_output_r_ARREADY",
        "m_axi_output_r_ARREGION",
        "m_axi_output_r_ARSIZE",
        "m_axi_output_r_ARUSER",
        "m_axi_output_r_ARVALID",
        "m_axi_output_r_AWADDR",
        "m_axi_output_r_AWBURST",
        "m_axi_output_r_AWCACHE",
        "m_axi_output_r_AWID",
        "m_axi_output_r_AWLEN",
        "m_axi_output_r_AWLOCK",
        "m_axi_output_r_AWPROT",
        "m_axi_output_r_AWQOS",
        "m_axi_output_r_AWREADY",
        "m_axi_output_r_AWREGION",
        "m_axi_output_r_AWSIZE",
        "m_axi_output_r_AWUSER",
        "m_axi_output_r_AWVALID",
        "m_axi_output_r_BID",
        "m_axi_output_r_BREADY",
        "m_axi_output_r_BRESP",
        "m_axi_output_r_BUSER",
        "m_axi_output_r_BVALID",
        "m_axi_output_r_RDATA",
        "m_axi_output_r_RID",
        "m_axi_output_r_RLAST",
        "m_axi_output_r_RREADY",
        "m_axi_output_r_RRESP",
        "m_axi_output_r_RUSER",
        "m_axi_output_r_RVALID",
        "m_axi_output_r_WDATA",
        "m_axi_output_r_WID",
        "m_axi_output_r_WLAST",
        "m_axi_output_r_WREADY",
        "m_axi_output_r_WSTRB",
        "m_axi_output_r_WUSER",
        "m_axi_output_r_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "visited"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "visited"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "queue"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "queue"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_sqrt_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_sqrt_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_sqrt_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_sqrt_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_sqrt_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_sqrt_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_sqrt_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_sqrt_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_sqrt_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_sqrt_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_sqrt_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_sqrt_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_sqrt_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_sqrt_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_sqrt_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_sqrt_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_sqrt_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_input_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_input_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_input_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_input_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_input_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_input_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_input_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_input_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_output_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_output_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_output_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_output_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_output_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_output_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_output_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_output_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "shortest"},
    "Info": {"shortest": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"shortest": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "bfs_loop",
            "TripCount": "15",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "traverse_neighbors",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "13",
                "PipelineDepthMax": "20",
                "PipelineDepth": "13 ~ 20"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "FF": "2951",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "4299",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-07 22:16:41 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
