////////////////////////////////////////////////////////////////////////////////
//                                            __ _      _     _               //
//                                           / _(_)    | |   | |              //
//                __ _ _   _  ___  ___ _ __ | |_ _  ___| | __| |              //
//               / _` | | | |/ _ \/ _ \ '_ \|  _| |/ _ \ |/ _` |              //
//              | (_| | |_| |  __/  __/ | | | | | |  __/ | (_| |              //
//               \__, |\__,_|\___|\___|_| |_|_| |_|\___|_|\__,_|              //
//                  | |                                                       //
//                  |_|                                                       //
//                                                                            //
//                                                                            //
//              MPSoC-RV64 CPU                                                //
//              Network on Chip Makefile                                      //
//              Mesh Topology                                                 //
//                                                                            //
////////////////////////////////////////////////////////////////////////////////

/* Copyright (c) 2019-2020 by the author(s)
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 *
 * =============================================================================
 * Author(s):
 *   Francisco Javier Reina Campo <frareicam@gmail.com>
 */

../../../../dbg/rtl/verilog/blocks/buffer/riscv_dii_buffer.sv
../../../../dbg/rtl/verilog/blocks/buffer/riscv_osd_fifo.sv
../../../../dbg/rtl/verilog/blocks/eventpacket/riscv_osd_event_packetization_fixedwidth.sv
../../../../dbg/rtl/verilog/blocks/eventpacket/riscv_osd_event_packetization.sv
../../../../dbg/rtl/verilog/blocks/regaccess/riscv_osd_regaccess_demux.sv
../../../../dbg/rtl/verilog/blocks/regaccess/riscv_osd_regaccess_layer.sv
../../../../dbg/rtl/verilog/blocks/regaccess/riscv_osd_regaccess.sv
../../../../dbg/rtl/verilog/blocks/tracesample/riscv_osd_tracesample.sv
../../../../dbg/rtl/verilog/interconnect/riscv_debug_ring_expand.sv
../../../../dbg/rtl/verilog/interconnect/riscv_debug_ring.sv
../../../../dbg/rtl/verilog/interconnect/riscv_ring_router_demux.sv
../../../../dbg/rtl/verilog/interconnect/riscv_ring_router_gateway_demux.sv
../../../../dbg/rtl/verilog/interconnect/riscv_ring_router_gateway_mux.sv
../../../../dbg/rtl/verilog/interconnect/riscv_ring_router_gateway.sv
../../../../dbg/rtl/verilog/interconnect/riscv_ring_router_mux_rr.sv
../../../../dbg/rtl/verilog/interconnect/riscv_ring_router_mux.sv
../../../../dbg/rtl/verilog/interconnect/riscv_ring_router.sv
../../../../dbg/rtl/verilog/modules/common/riscv_osd_ctm.sv
../../../../dbg/rtl/verilog/modules/common/riscv_osd_him.sv
../../../../dbg/rtl/verilog/modules/common/riscv_osd_scm.sv
../../../../dbg/rtl/verilog/modules/common/riscv_osd_stm.sv
../../../../dbg/rtl/verilog/modules/template/riscv_osd_ctm_template.sv
../../../../dbg/rtl/verilog/modules/template/riscv_osd_stm_template.sv
../../../../dbg/rtl/verilog/riscv_debug_interface.sv
../../../../dma/rtl/verilog/modules/riscv_dma_initiator_interface.sv
../../../../dma/rtl/verilog/modules/riscv_dma_initiator_request.sv
../../../../dma/rtl/verilog/modules/riscv_dma_initiator_response.sv
../../../../dma/rtl/verilog/modules/riscv_dma_initiator.sv
../../../../dma/rtl/verilog/modules/riscv_dma_interface.sv
../../../../dma/rtl/verilog/modules/riscv_dma_transfer_table.sv
../../../../dma/rtl/verilog/modules/riscv_dma_transfer_target.sv
../../../../dma/rtl/verilog/mpb/riscv_mpb_endpoint.sv
../../../../dma/rtl/verilog/mpb/riscv_mpb.sv
../../../../dma/rtl/verilog/noc/riscv_dma_arb_rr.sv
../../../../dma/rtl/verilog/noc/riscv_dma_buffer.sv
../../../../dma/rtl/verilog/riscv_dma.sv
../../../../msi/rtl/verilog/gpio/riscv_bridge.sv
../../../../msi/rtl/verilog/gpio/riscv_gpio.sv
../../../../msi/rtl/verilog/modules/riscv_interconnect.sv
../../../../msi/rtl/verilog/modules/riscv_master_port.sv
../../../../msi/rtl/verilog/modules/riscv_slave_port.sv
../../../../msi/rtl/verilog/ram/riscv_mpram.sv
../../../../msi/rtl/verilog/ram/riscv_spram.sv
../../../../noc/rtl/verilog/arbiter/riscv_arb_rr.sv
../../../../noc/rtl/verilog/blocks/riscv_noc_buffer.sv
../../../../noc/rtl/verilog/blocks/riscv_noc_channel_mux.sv
../../../../noc/rtl/verilog/blocks/riscv_noc_demux.sv
../../../../noc/rtl/verilog/blocks/riscv_noc_inputs_mux.sv
../../../../noc/rtl/verilog/blocks/riscv_noc_vchannel_mux.sv
../../../../noc/rtl/verilog/router/riscv_noc_router_input.sv
../../../../noc/rtl/verilog/router/riscv_noc_router_lookup_slice.sv
../../../../noc/rtl/verilog/router/riscv_noc_router_lookup.sv
../../../../noc/rtl/verilog/router/riscv_noc_router_output.sv
../../../../noc/rtl/verilog/router/riscv_noc_router.sv
../../../../noc/rtl/verilog/topology/riscv_noc_mesh.sv
../../../../pu/rtl/verilog/core/cache/riscv_dcache_core.sv
../../../../pu/rtl/verilog/core/cache/riscv_dext.sv
../../../../pu/rtl/verilog/core/cache/riscv_icache_core.sv
../../../../pu/rtl/verilog/core/execution/riscv_alu.sv
../../../../pu/rtl/verilog/core/execution/riscv_bu.sv
../../../../pu/rtl/verilog/core/execution/riscv_div.sv
../../../../pu/rtl/verilog/core/execution/riscv_lsu.sv
../../../../pu/rtl/verilog/core/execution/riscv_mul.sv
../../../../pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
../../../../pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
../../../../pu/rtl/verilog/core/memory/riscv_membuf.sv
../../../../pu/rtl/verilog/core/memory/riscv_memmisaligned.sv
../../../../pu/rtl/verilog/core/memory/riscv_mmu.sv
../../../../pu/rtl/verilog/core/memory/riscv_mux.sv
../../../../pu/rtl/verilog/core/memory/riscv_pmachk.sv
../../../../pu/rtl/verilog/core/memory/riscv_pmpchk.sv
../../../../pu/rtl/verilog/core/riscv_bp.sv
../../../../pu/rtl/verilog/core/riscv_core.sv
../../../../pu/rtl/verilog/core/riscv_du.sv
../../../../pu/rtl/verilog/core/riscv_execution.sv
../../../../pu/rtl/verilog/core/riscv_id.sv
../../../../pu/rtl/verilog/core/riscv_if.sv
../../../../pu/rtl/verilog/core/riscv_memory.sv
../../../../pu/rtl/verilog/core/riscv_rf.sv
../../../../pu/rtl/verilog/core/riscv_state.sv
../../../../pu/rtl/verilog/core/riscv_wb.sv
../../../../pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
../../../../pu/rtl/verilog/memory/riscv_ram_1r1w.sv
../../../../pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
../../../../pu/rtl/verilog/memory/riscv_ram_1rw.sv
../../../../pu/rtl/verilog/memory/riscv_ram_queue.sv
../../../../pu/rtl/verilog/pu/riscv_biu.sv
../../../../pu/rtl/verilog/pu/riscv_pu.sv
../../../../rtl/verilog/adapter/riscv_noc_adapter.sv
../../../../rtl/verilog/adapter/riscv_noc_channels_mux.sv
../../../../rtl/verilog/mpsoc/riscv_mpsoc.sv
../../../../rtl/verilog/soc/riscv_debug_misd_expand.sv
../../../../rtl/verilog/soc/riscv_debug_simd_expand.sv
../../../../rtl/verilog/soc/riscv_misd.sv
../../../../rtl/verilog/soc/riscv_simd.sv
../../../../rtl/verilog/soc/riscv_soc.sv
