INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/imports/new/generic_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_register'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/generic_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sys_counter'
ERROR: [VRFC 10-4982] syntax error near 'S_M_AXI_ACLK' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd:40]
ERROR: [VRFC 10-3287] entity 'sys_counter' is not yet compiled [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd:92]
ERROR: [VRFC 10-2942] 'res' is illegal in an expression [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd:103]
ERROR: [VRFC 10-2942] 'clk' is illegal in an expression [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd:108]
ERROR: [VRFC 10-2942] 'clk' is illegal in an expression [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd:113]
ERROR: [VRFC 10-2942] 'clk' is illegal in an expression [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd:115]
ERROR: [VRFC 10-2942] 'en' is illegal in an expression [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd:120]
ERROR: [VRFC 10-2989] 'clk' is not declared [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd:126]
ERROR: [VRFC 10-2965] 'dout' is not a signal [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd:129]
INFO: [VRFC 10-8704] VHDL file '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd' is ignored due to errors
