#! /nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/v2009.vpi";
S_0xcb8d0f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcb99850 .scope module, "d_flip_flop_tb" "d_flip_flop_tb" 3 1;
 .timescale 0 0;
v0xcbbc480_0 .var "l_clk", 0 0;
v0xcbbc590_0 .var "l_d", 0 0;
v0xcbbc6a0_0 .net "l_q", 0 0, L_0xcbbef30;  1 drivers
v0xcbbc740_0 .net "l_qn", 0 0, L_0xcbbf100;  1 drivers
S_0xcb95d80 .scope module, "dut" "d_flip_flop" 3 4, 4 1 0, S_0xcb99850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0xcbbec40 .functor NOT 1, v0xcbbc480_0, C4<0>, C4<0>, C4<0>;
v0xcbbbf00_0 .net "i_clk", 0 0, v0xcbbc480_0;  1 drivers
v0xcbbbfa0_0 .net "i_d", 0 0, v0xcbbc590_0;  1 drivers
v0xcbbc070_0 .net "l_primary_q", 0 0, L_0xcbbe9e0;  1 drivers
v0xcbbc140_0 .net "l_primary_qn", 0 0, L_0xcbbeb20;  1 drivers
v0xcbbc230_0 .net "o_q", 0 0, L_0xcbbef30;  alias, 1 drivers
v0xcbbc370_0 .net "o_qn", 0 0, L_0xcbbf100;  alias, 1 drivers
S_0xcb54d00 .scope module, "d_latch_primary" "d_latch" 4 6, 5 1 0, S_0xcb95d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0xcbbe760 .functor NOT 1, v0xcbbc590_0, C4<0>, C4<0>, C4<0>;
L_0xcbbe7f0 .functor AND 1, L_0xcbbe760, L_0xcbbec40, C4<1>, C4<1>;
L_0xcbbe920 .functor AND 1, v0xcbbc590_0, L_0xcbbec40, C4<1>, C4<1>;
v0xcbbaa30_0 .net *"_ivl_0", 0 0, L_0xcbbe760;  1 drivers
v0xcbbab30_0 .net "i_clk", 0 0, L_0xcbbec40;  1 drivers
v0xcbbabf0_0 .net "i_d", 0 0, v0xcbbc590_0;  alias, 1 drivers
v0xcbbac90_0 .net "l_r", 0 0, L_0xcbbe7f0;  1 drivers
v0xcbbad60_0 .net "l_s", 0 0, L_0xcbbe920;  1 drivers
v0xcbbae50_0 .net "o_q", 0 0, L_0xcbbe9e0;  alias, 1 drivers
v0xcbbaf20_0 .net "o_qn", 0 0, L_0xcbbeb20;  alias, 1 drivers
S_0xcb54f50 .scope module, "sr_latch_inst" "sr_latch" 5 9, 6 1 0, S_0xcb54d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_r";
    .port_info 1 /INPUT 1 "i_s";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0xcbbe9e0 .functor NOR 1, L_0xcbbe7f0, L_0xcbbeb20, C4<0>, C4<0>;
L_0xcbbeb20 .functor NOR 1, L_0xcbbe920, L_0xcbbe9e0, C4<0>, C4<0>;
v0xcb9a0b0_0 .net "i_r", 0 0, L_0xcbbe7f0;  alias, 1 drivers
v0xcb8f8f0_0 .net "i_s", 0 0, L_0xcbbe920;  alias, 1 drivers
v0xcb91320_0 .net "o_q", 0 0, L_0xcbbe9e0;  alias, 1 drivers
v0xcbba8f0_0 .net "o_qn", 0 0, L_0xcbbeb20;  alias, 1 drivers
S_0xcbbb020 .scope module, "d_latch_secondary" "d_latch" 4 7, 5 1 0, S_0xcb95d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0xcbbecf0 .functor NOT 1, L_0xcbbe9e0, C4<0>, C4<0>, C4<0>;
L_0xcbbed80 .functor AND 1, L_0xcbbecf0, v0xcbbc480_0, C4<1>, C4<1>;
L_0xcbbeea0 .functor AND 1, L_0xcbbe9e0, v0xcbbc480_0, C4<1>, C4<1>;
v0xcbbb8f0_0 .net *"_ivl_0", 0 0, L_0xcbbecf0;  1 drivers
v0xcbbb9f0_0 .net "i_clk", 0 0, v0xcbbc480_0;  alias, 1 drivers
v0xcbbbab0_0 .net "i_d", 0 0, L_0xcbbe9e0;  alias, 1 drivers
v0xcbbbba0_0 .net "l_r", 0 0, L_0xcbbed80;  1 drivers
v0xcbbbc40_0 .net "l_s", 0 0, L_0xcbbeea0;  1 drivers
v0xcbbbd30_0 .net "o_q", 0 0, L_0xcbbef30;  alias, 1 drivers
v0xcbbbe00_0 .net "o_qn", 0 0, L_0xcbbf100;  alias, 1 drivers
S_0xcbbb290 .scope module, "sr_latch_inst" "sr_latch" 5 9, 6 1 0, S_0xcbbb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_r";
    .port_info 1 /INPUT 1 "i_s";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0xcbbef30 .functor NOR 1, L_0xcbbed80, L_0xcbbf100, C4<0>, C4<0>;
L_0xcbbf100 .functor NOR 1, L_0xcbbeea0, L_0xcbbef30, C4<0>, C4<0>;
v0xcbbb510_0 .net "i_r", 0 0, L_0xcbbed80;  alias, 1 drivers
v0xcbbb5f0_0 .net "i_s", 0 0, L_0xcbbeea0;  alias, 1 drivers
v0xcbbb6b0_0 .net "o_q", 0 0, L_0xcbbef30;  alias, 1 drivers
v0xcbbb780_0 .net "o_qn", 0 0, L_0xcbbf100;  alias, 1 drivers
S_0xcb999e0 .scope module, "decoder_2_4" "decoder_2_4" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_binary";
    .port_info 1 /OUTPUT 4 "o_one_hot";
o0x7fc57f570648 .functor BUFZ 2, C4<zz>; HiZ drive
v0xcbbc800_0 .net "i_binary", 1 0, o0x7fc57f570648;  0 drivers
v0xcbbc8e0_0 .var "o_one_hot", 3 0;
E_0xcb7b130 .event anyedge, v0xcbbc800_0;
S_0xcb95b50 .scope module, "mux_4" "mux_4" 8 1;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "i_in0";
    .port_info 1 /INPUT 64 "i_in1";
    .port_info 2 /INPUT 64 "i_in2";
    .port_info 3 /INPUT 64 "i_in3";
    .port_info 4 /INPUT 2 "i_s";
    .port_info 5 /OUTPUT 64 "o_out";
P_0xcb95ce0 .param/l "N" 0 8 1, +C4<00000000000000000000000001000000>;
o0x7fc57f5709d8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xcbbdf70_0 .net "i_in0", 63 0, o0x7fc57f5709d8;  0 drivers
o0x7fc57f570a08 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xcbbe050_0 .net "i_in1", 63 0, o0x7fc57f570a08;  0 drivers
o0x7fc57f570888 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xcbbe120_0 .net "i_in2", 63 0, o0x7fc57f570888;  0 drivers
o0x7fc57f5708b8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xcbbe220_0 .net "i_in3", 63 0, o0x7fc57f5708b8;  0 drivers
o0x7fc57f570b28 .functor BUFZ 2, C4<zz>; HiZ drive
v0xcbbe2f0_0 .net "i_s", 1 0, o0x7fc57f570b28;  0 drivers
v0xcbbe3e0_0 .net "l_mux_high", 63 0, L_0xcbbf340;  1 drivers
v0xcbbe4f0_0 .net "l_mux_low", 63 0, L_0xcbbf190;  1 drivers
v0xcbbe600_0 .net "o_out", 63 0, L_0xcbbf5e0;  1 drivers
L_0xcbbf250 .part o0x7fc57f570b28, 0, 1;
L_0xcbbf4a0 .part o0x7fc57f570b28, 0, 1;
L_0xcbbf810 .part o0x7fc57f570b28, 1, 1;
S_0xcbbca20 .scope module, "mux_final" "mux_2" 8 27, 9 1 0, S_0xcb95b50;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "i_in0";
    .port_info 1 /INPUT 64 "i_in1";
    .port_info 2 /INPUT 1 "i_s";
    .port_info 3 /OUTPUT 64 "o_out";
P_0xcbbcc00 .param/l "N" 0 9 1, +C4<00000000000000000000000001000000>;
v0xcbbcd10_0 .net "i_in0", 63 0, L_0xcbbf190;  alias, 1 drivers
v0xcbbce10_0 .net "i_in1", 63 0, L_0xcbbf340;  alias, 1 drivers
v0xcbbcef0_0 .net "i_s", 0 0, L_0xcbbf810;  1 drivers
v0xcbbcf90_0 .net "o_out", 63 0, L_0xcbbf5e0;  alias, 1 drivers
L_0xcbbf5e0 .functor MUXZ 64, L_0xcbbf190, L_0xcbbf340, L_0xcbbf810, C4<>;
S_0xcbbd0f0 .scope module, "mux_high" "mux_2" 8 19, 9 1 0, S_0xcb95b50;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "i_in0";
    .port_info 1 /INPUT 64 "i_in1";
    .port_info 2 /INPUT 1 "i_s";
    .port_info 3 /OUTPUT 64 "o_out";
P_0xcbbd2f0 .param/l "N" 0 9 1, +C4<00000000000000000000000001000000>;
v0xcbbd400_0 .net "i_in0", 63 0, o0x7fc57f570888;  alias, 0 drivers
v0xcbbd4e0_0 .net "i_in1", 63 0, o0x7fc57f5708b8;  alias, 0 drivers
v0xcbbd5c0_0 .net "i_s", 0 0, L_0xcbbf4a0;  1 drivers
v0xcbbd690_0 .net "o_out", 63 0, L_0xcbbf340;  alias, 1 drivers
L_0xcbbf340 .functor MUXZ 64, o0x7fc57f570888, o0x7fc57f5708b8, L_0xcbbf4a0, C4<>;
S_0xcbbd810 .scope module, "mux_low" "mux_2" 8 12, 9 1 0, S_0xcb95b50;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "i_in0";
    .port_info 1 /INPUT 64 "i_in1";
    .port_info 2 /INPUT 1 "i_s";
    .port_info 3 /OUTPUT 64 "o_out";
P_0xcbbd9f0 .param/l "N" 0 9 1, +C4<00000000000000000000000001000000>;
v0xcbbdb60_0 .net "i_in0", 63 0, o0x7fc57f5709d8;  alias, 0 drivers
v0xcbbdc40_0 .net "i_in1", 63 0, o0x7fc57f570a08;  alias, 0 drivers
v0xcbbdd20_0 .net "i_s", 0 0, L_0xcbbf250;  1 drivers
v0xcbbddf0_0 .net "o_out", 63 0, L_0xcbbf190;  alias, 1 drivers
L_0xcbbf190 .functor MUXZ 64, o0x7fc57f5709d8, o0x7fc57f570a08, L_0xcbbf250, C4<>;
    .scope S_0xcb99850;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcbbc480_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0xcb99850;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0xcbbc480_0;
    %inv;
    %store/vec4 v0xcbbc480_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0xcb99850;
T_2 ;
    %vpi_call/w 3 10 "$dumpfile", "dump_d_flip_flop.vcd" {0 0 0};
    %vpi_call/w 3 11 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcbbc590_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0xcbbc6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 3 15 "$error" {0 0 0};
T_2.1 ;
    %load/vec4 v0xcbbc740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 6;
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 16 "$error" {0 0 0};
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcbbc590_0, 0, 1;
    %delay 3, 0;
    %load/vec4 v0xcbbc6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 6;
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 3 20 "$error" {0 0 0};
T_2.5 ;
    %load/vec4 v0xcbbc740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 6;
    %jmp T_2.7;
T_2.6 ;
    %vpi_call/w 3 21 "$error" {0 0 0};
T_2.7 ;
    %delay 7, 0;
    %load/vec4 v0xcbbc6a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.8, 6;
    %jmp T_2.9;
T_2.8 ;
    %vpi_call/w 3 24 "$error" {0 0 0};
T_2.9 ;
    %load/vec4 v0xcbbc740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 6;
    %jmp T_2.11;
T_2.10 ;
    %vpi_call/w 3 25 "$error" {0 0 0};
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcbbc590_0, 0, 1;
    %delay 3, 0;
    %load/vec4 v0xcbbc6a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.12, 6;
    %jmp T_2.13;
T_2.12 ;
    %vpi_call/w 3 29 "$error" {0 0 0};
T_2.13 ;
    %load/vec4 v0xcbbc740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 6;
    %jmp T_2.15;
T_2.14 ;
    %vpi_call/w 3 30 "$error" {0 0 0};
T_2.15 ;
    %delay 7, 0;
    %load/vec4 v0xcbbc6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 6;
    %jmp T_2.17;
T_2.16 ;
    %vpi_call/w 3 33 "$error" {0 0 0};
T_2.17 ;
    %load/vec4 v0xcbbc740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.18, 6;
    %jmp T_2.19;
T_2.18 ;
    %vpi_call/w 3 34 "$error" {0 0 0};
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcbbc590_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0xcbbc6a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.20, 6;
    %jmp T_2.21;
T_2.20 ;
    %vpi_call/w 3 38 "$error" {0 0 0};
T_2.21 ;
    %load/vec4 v0xcbbc740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.22, 6;
    %jmp T_2.23;
T_2.22 ;
    %vpi_call/w 3 39 "$error" {0 0 0};
T_2.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcbbc590_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0xcbbc6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.24, 6;
    %jmp T_2.25;
T_2.24 ;
    %vpi_call/w 3 43 "$error" {0 0 0};
T_2.25 ;
    %load/vec4 v0xcbbc740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 6;
    %jmp T_2.27;
T_2.26 ;
    %vpi_call/w 3 44 "$error" {0 0 0};
T_2.27 ;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xcb999e0;
T_3 ;
Ewait_0 .event/or E_0xcb7b130, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xcbbc800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0xcbbc8e0_0, 0, 4;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xcbbc8e0_0, 0, 4;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xcbbc8e0_0, 0, 4;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xcbbc8e0_0, 0, 4;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xcbbc8e0_0, 0, 4;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "task6.1/d_flip_flop/d_flip_flop_tb.sv";
    "task6.1/d_flip_flop/d_flip_flop.sv";
    "task6.1/d_latch/d_latch.sv";
    "task6.1/sr_latch/sr_latch.sv";
    "task6.1/decoder_2_4/decoder_2_4.sv";
    "task6.1/mux_4/mux_4.sv";
    "task6.1/mux_4/mux_2.sv";
