// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_process_word (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        word_buffer_m_address0,
        word_buffer_m_ce0,
        word_buffer_m_q0,
        word_buffer_m_address1,
        word_buffer_m_ce1,
        word_buffer_m_q1,
        word_buffer_m_offset,
        old_word_buffer_m_address0,
        old_word_buffer_m_ce0,
        old_word_buffer_m_q0,
        old_word_buffer_m_address1,
        old_word_buffer_m_ce1,
        old_word_buffer_m_q1,
        lb_address0,
        lb_ce0,
        lb_q0,
        rb_address0,
        rb_ce0,
        rb_q0,
        line_buffer_m_0_address0,
        line_buffer_m_0_ce0,
        line_buffer_m_0_we0,
        line_buffer_m_0_d0,
        line_buffer_m_0_q0,
        line_buffer_m_0_address1,
        line_buffer_m_0_ce1,
        line_buffer_m_0_we1,
        line_buffer_m_0_d1,
        line_buffer_m_0_q1,
        line_buffer_m_1_address0,
        line_buffer_m_1_ce0,
        line_buffer_m_1_we0,
        line_buffer_m_1_d0,
        line_buffer_m_1_q0,
        line_buffer_m_1_address1,
        line_buffer_m_1_ce1,
        line_buffer_m_1_we1,
        line_buffer_m_1_d1,
        line_buffer_m_1_q1,
        line_buffer_m_2_address0,
        line_buffer_m_2_ce0,
        line_buffer_m_2_we0,
        line_buffer_m_2_d0,
        line_buffer_m_2_q0,
        line_buffer_m_2_address1,
        line_buffer_m_2_ce1,
        line_buffer_m_2_we1,
        line_buffer_m_2_d1,
        line_buffer_m_2_q1,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        conv_out_buffer_m_address0,
        conv_out_buffer_m_ce0,
        conv_out_buffer_m_we0,
        conv_out_buffer_m_d0,
        log_width,
        words_per_image,
        wrd
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] word_buffer_m_address0;
output   word_buffer_m_ce0;
input  [1:0] word_buffer_m_q0;
output  [7:0] word_buffer_m_address1;
output   word_buffer_m_ce1;
input  [1:0] word_buffer_m_q1;
input  [0:0] word_buffer_m_offset;
output  [7:0] old_word_buffer_m_address0;
output   old_word_buffer_m_ce0;
input  [1:0] old_word_buffer_m_q0;
output  [7:0] old_word_buffer_m_address1;
output   old_word_buffer_m_ce1;
input  [1:0] old_word_buffer_m_q1;
output  [2:0] lb_address0;
output   lb_ce0;
input  [0:0] lb_q0;
output  [2:0] rb_address0;
output   rb_ce0;
input  [0:0] rb_q0;
output  [7:0] line_buffer_m_0_address0;
output   line_buffer_m_0_ce0;
output   line_buffer_m_0_we0;
output  [1:0] line_buffer_m_0_d0;
input  [1:0] line_buffer_m_0_q0;
output  [7:0] line_buffer_m_0_address1;
output   line_buffer_m_0_ce1;
output   line_buffer_m_0_we1;
output  [1:0] line_buffer_m_0_d1;
input  [1:0] line_buffer_m_0_q1;
output  [7:0] line_buffer_m_1_address0;
output   line_buffer_m_1_ce0;
output   line_buffer_m_1_we0;
output  [1:0] line_buffer_m_1_d0;
input  [1:0] line_buffer_m_1_q0;
output  [7:0] line_buffer_m_1_address1;
output   line_buffer_m_1_ce1;
output   line_buffer_m_1_we1;
output  [1:0] line_buffer_m_1_d1;
input  [1:0] line_buffer_m_1_q1;
output  [7:0] line_buffer_m_2_address0;
output   line_buffer_m_2_ce0;
output   line_buffer_m_2_we0;
output  [1:0] line_buffer_m_2_d0;
input  [1:0] line_buffer_m_2_q0;
output  [7:0] line_buffer_m_2_address1;
output   line_buffer_m_2_ce1;
output   line_buffer_m_2_we1;
output  [1:0] line_buffer_m_2_d1;
input  [1:0] line_buffer_m_2_q1;
input  [0:0] p_read;
input  [0:0] p_read1;
input  [0:0] p_read2;
input  [0:0] p_read3;
input  [0:0] p_read4;
input  [0:0] p_read5;
input  [0:0] p_read6;
input  [0:0] p_read7;
input  [0:0] p_read8;
input  [0:0] p_read9;
input  [0:0] p_read10;
input  [0:0] p_read11;
input  [0:0] p_read12;
input  [0:0] p_read13;
input  [0:0] p_read14;
input  [0:0] p_read15;
input  [0:0] p_read16;
input  [0:0] p_read17;
output  [6:0] conv_out_buffer_m_address0;
output   conv_out_buffer_m_ce0;
output   conv_out_buffer_m_we0;
output  [4:0] conv_out_buffer_m_d0;
input  [2:0] log_width;
input  [4:0] words_per_image;
input  [7:0] wrd;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] word_buffer_m_address0;
reg word_buffer_m_ce0;
reg[7:0] word_buffer_m_address1;
reg word_buffer_m_ce1;
reg[7:0] old_word_buffer_m_address0;
reg old_word_buffer_m_ce0;
reg[7:0] old_word_buffer_m_address1;
reg old_word_buffer_m_ce1;
reg[2:0] lb_address0;
reg lb_ce0;
reg[2:0] rb_address0;
reg rb_ce0;
reg[7:0] line_buffer_m_0_address0;
reg line_buffer_m_0_ce0;
reg line_buffer_m_0_we0;
reg[7:0] line_buffer_m_0_address1;
reg line_buffer_m_0_ce1;
reg line_buffer_m_0_we1;
reg[7:0] line_buffer_m_1_address0;
reg line_buffer_m_1_ce0;
reg line_buffer_m_1_we0;
reg[7:0] line_buffer_m_1_address1;
reg line_buffer_m_1_ce1;
reg line_buffer_m_1_we1;
reg[7:0] line_buffer_m_2_address0;
reg line_buffer_m_2_ce0;
reg line_buffer_m_2_we0;
reg[7:0] line_buffer_m_2_address1;
reg line_buffer_m_2_ce1;
reg line_buffer_m_2_we1;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] tmp_fu_280_p3;
reg   [3:0] tmp_reg_433;
wire   [4:0] slices_per_line_fu_309_p1;
reg   [4:0] slices_per_line_reg_440;
wire   [0:0] last_wrd_fu_317_p2;
reg   [0:0] last_wrd_reg_445;
wire   [5:0] add_ln114_fu_328_p2;
reg   [5:0] add_ln114_reg_450;
wire   [2:0] trunc_ln114_fu_335_p1;
reg   [2:0] trunc_ln114_reg_455;
wire   [0:0] first_wrd_fu_340_p2;
reg   [0:0] first_wrd_reg_460;
wire   [0:0] select_ln186_fu_346_p3;
reg   [0:0] select_ln186_reg_465;
wire    ap_CS_fsm_state3;
wire   [0:0] select_ln186_1_fu_354_p3;
reg   [0:0] select_ln186_1_reg_470;
wire   [0:0] select_ln186_2_fu_362_p3;
reg   [0:0] select_ln186_2_reg_475;
wire   [0:0] select_ln186_3_fu_370_p3;
reg   [0:0] select_ln186_3_reg_480;
wire   [0:0] select_ln186_4_fu_378_p3;
reg   [0:0] select_ln186_4_reg_485;
wire   [0:0] select_ln186_5_fu_386_p3;
reg   [0:0] select_ln186_5_reg_490;
wire   [0:0] select_ln186_6_fu_394_p3;
reg   [0:0] select_ln186_6_reg_495;
wire   [0:0] select_ln186_7_fu_402_p3;
reg   [0:0] select_ln186_7_reg_500;
wire   [0:0] select_ln186_8_fu_410_p3;
reg   [0:0] select_ln186_8_reg_505;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_done;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_idle;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_ready;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address1;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce1;
wire   [2:0] grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_ce0;
wire   [2:0] grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_ce0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce0;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we0;
wire   [1:0] grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address1;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce1;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we1;
wire   [1:0] grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d1;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address1;
wire    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce1;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_done;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_idle;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_ready;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address1;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce1;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address1;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce1;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address1;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce1;
wire   [6:0] grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_ce0;
wire    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_we0;
wire   [4:0] grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_d0;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_idle;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_ready;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address1;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce1;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce0;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we0;
wire   [1:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address1;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce1;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we1;
wire   [1:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d1;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce0;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we0;
wire   [1:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address1;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce1;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we1;
wire   [1:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d1;
wire   [2:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_ce0;
wire   [2:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_ce0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address0;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce0;
wire   [7:0] grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address1;
wire    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce1;
reg    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [3:0] zext_ln106_fu_289_p1;
wire   [3:0] add_ln106_fu_293_p2;
wire  signed [31:0] sext_ln106_fu_299_p1;
wire   [31:0] shl_ln106_fu_303_p2;
wire   [7:0] zext_ln1019_fu_313_p1;
wire   [5:0] rhs_fu_324_p1;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg = 1'b0;
#0 grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg = 1'b0;
#0 grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg = 1'b0;
end

top_process_word_Pipeline_VITIS_LOOP_113_1 grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start),
    .ap_done(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_done),
    .ap_idle(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_idle),
    .ap_ready(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_ready),
    .trunc_ln(trunc_ln114_reg_455),
    .word_buffer_m_offset(word_buffer_m_offset),
    .old_word_buffer_m_address0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address0),
    .old_word_buffer_m_ce0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce0),
    .old_word_buffer_m_q0(old_word_buffer_m_q0),
    .old_word_buffer_m_address1(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address1),
    .old_word_buffer_m_ce1(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce1),
    .old_word_buffer_m_q1(old_word_buffer_m_q1),
    .lb_address0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_address0),
    .lb_ce0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_ce0),
    .lb_q0(lb_q0),
    .rb_address0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_address0),
    .rb_ce0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_ce0),
    .rb_q0(rb_q0),
    .zext_ln125(tmp_reg_433),
    .line_buffer_m_2_address0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address0),
    .line_buffer_m_2_ce0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce0),
    .line_buffer_m_2_we0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we0),
    .line_buffer_m_2_d0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d0),
    .line_buffer_m_2_address1(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address1),
    .line_buffer_m_2_ce1(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce1),
    .line_buffer_m_2_we1(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we1),
    .line_buffer_m_2_d1(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d1),
    .add_ln114(add_ln114_reg_450),
    .last_wrd(last_wrd_reg_445),
    .word_buffer_m_address0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address0),
    .word_buffer_m_ce0(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce0),
    .word_buffer_m_q0(word_buffer_m_q0),
    .word_buffer_m_address1(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address1),
    .word_buffer_m_ce1(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce1),
    .word_buffer_m_q1(word_buffer_m_q1)
);

top_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start),
    .ap_done(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_done),
    .ap_idle(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_idle),
    .ap_ready(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_ready),
    .zext_ln125(tmp_reg_433),
    .line_buffer_m_0_address0(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address0),
    .line_buffer_m_0_ce0(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce0),
    .line_buffer_m_0_q0(line_buffer_m_0_q0),
    .line_buffer_m_0_address1(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address1),
    .line_buffer_m_0_ce1(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce1),
    .line_buffer_m_0_q1(line_buffer_m_0_q1),
    .line_buffer_m_1_address0(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address0),
    .line_buffer_m_1_ce0(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce0),
    .line_buffer_m_1_q0(line_buffer_m_1_q0),
    .line_buffer_m_1_address1(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address1),
    .line_buffer_m_1_ce1(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce1),
    .line_buffer_m_1_q1(line_buffer_m_1_q1),
    .line_buffer_m_2_address0(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address0),
    .line_buffer_m_2_ce0(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce0),
    .line_buffer_m_2_q0(line_buffer_m_2_q0),
    .line_buffer_m_2_address1(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address1),
    .line_buffer_m_2_ce1(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce1),
    .line_buffer_m_2_q1(line_buffer_m_2_q1),
    .select_ln186(select_ln186_reg_465),
    .select_ln186_1(select_ln186_1_reg_470),
    .select_ln186_2(select_ln186_2_reg_475),
    .select_ln186_3(select_ln186_3_reg_480),
    .select_ln186_4(select_ln186_4_reg_485),
    .select_ln186_5(select_ln186_5_reg_490),
    .select_ln186_6(select_ln186_6_reg_495),
    .select_ln186_7(select_ln186_7_reg_500),
    .select_ln186_8(select_ln186_8_reg_505),
    .word_buffer_m_offset(word_buffer_m_offset),
    .conv_out_buffer_m_address0(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_address0),
    .conv_out_buffer_m_ce0(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_ce0),
    .conv_out_buffer_m_we0(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_we0),
    .conv_out_buffer_m_d0(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_d0)
);

top_process_word_Pipeline_VITIS_LOOP_142_4 grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start),
    .ap_done(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done),
    .ap_idle(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_idle),
    .ap_ready(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_ready),
    .zext_ln125(tmp_reg_433),
    .word_buffer_m_address0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address0),
    .word_buffer_m_ce0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce0),
    .word_buffer_m_q0(word_buffer_m_q0),
    .word_buffer_m_address1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address1),
    .word_buffer_m_ce1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce1),
    .word_buffer_m_q1(word_buffer_m_q1),
    .line_buffer_m_0_address0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address0),
    .line_buffer_m_0_ce0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce0),
    .line_buffer_m_0_we0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we0),
    .line_buffer_m_0_d0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d0),
    .line_buffer_m_0_address1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address1),
    .line_buffer_m_0_ce1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce1),
    .line_buffer_m_0_we1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we1),
    .line_buffer_m_0_d1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d1),
    .line_buffer_m_1_address0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address0),
    .line_buffer_m_1_ce0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce0),
    .line_buffer_m_1_we0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we0),
    .line_buffer_m_1_d0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d0),
    .line_buffer_m_1_address1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address1),
    .line_buffer_m_1_ce1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce1),
    .line_buffer_m_1_we1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we1),
    .line_buffer_m_1_d1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d1),
    .rhs(slices_per_line_reg_440),
    .lb_address0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_address0),
    .lb_ce0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_ce0),
    .lb_q0(lb_q0),
    .rb_address0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_address0),
    .rb_ce0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_ce0),
    .rb_q0(rb_q0),
    .first_wrd(first_wrd_reg_460),
    .old_word_buffer_m_address0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address0),
    .old_word_buffer_m_ce0(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce0),
    .old_word_buffer_m_q0(old_word_buffer_m_q0),
    .old_word_buffer_m_address1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address1),
    .old_word_buffer_m_ce1(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce1),
    .old_word_buffer_m_q1(old_word_buffer_m_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg <= 1'b1;
        end else if ((grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_ready == 1'b1)) begin
            grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg <= 1'b1;
        end else if ((grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_ready == 1'b1)) begin
            grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg <= 1'b1;
        end else if ((grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_ready == 1'b1)) begin
            grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln114_reg_450 <= add_ln114_fu_328_p2;
        first_wrd_reg_460 <= first_wrd_fu_340_p2;
        last_wrd_reg_445 <= last_wrd_fu_317_p2;
        slices_per_line_reg_440 <= slices_per_line_fu_309_p1;
        tmp_reg_433[3] <= tmp_fu_280_p3[3];
        trunc_ln114_reg_455 <= trunc_ln114_fu_335_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        select_ln186_1_reg_470 <= select_ln186_1_fu_354_p3;
        select_ln186_2_reg_475 <= select_ln186_2_fu_362_p3;
        select_ln186_3_reg_480 <= select_ln186_3_fu_370_p3;
        select_ln186_4_reg_485 <= select_ln186_4_fu_378_p3;
        select_ln186_5_reg_490 <= select_ln186_5_fu_386_p3;
        select_ln186_6_reg_495 <= select_ln186_6_fu_394_p3;
        select_ln186_7_reg_500 <= select_ln186_7_fu_402_p3;
        select_ln186_8_reg_505 <= select_ln186_8_fu_410_p3;
        select_ln186_reg_465 <= select_ln186_fu_346_p3;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        lb_address0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_address0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_address0;
    end else begin
        lb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        lb_ce0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_ce0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_ce0;
    end else begin
        lb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_0_address0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_0_address0 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address0;
    end else begin
        line_buffer_m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_0_address1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_0_address1 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address1;
    end else begin
        line_buffer_m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_0_ce0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_0_ce0 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce0;
    end else begin
        line_buffer_m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_0_ce1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_0_ce1 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce1;
    end else begin
        line_buffer_m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_0_we0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we0;
    end else begin
        line_buffer_m_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_0_we1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we1;
    end else begin
        line_buffer_m_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_1_address0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_1_address0 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address0;
    end else begin
        line_buffer_m_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_1_address1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_1_address1 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address1;
    end else begin
        line_buffer_m_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_1_ce0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_1_ce0 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce0;
    end else begin
        line_buffer_m_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_1_ce1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_1_ce1 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce1;
    end else begin
        line_buffer_m_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_1_we0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we0;
    end else begin
        line_buffer_m_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        line_buffer_m_1_we1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we1;
    end else begin
        line_buffer_m_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_2_address0 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buffer_m_2_address0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address0;
    end else begin
        line_buffer_m_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_2_address1 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buffer_m_2_address1 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address1;
    end else begin
        line_buffer_m_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_2_ce0 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buffer_m_2_ce0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce0;
    end else begin
        line_buffer_m_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_m_2_ce1 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buffer_m_2_ce1 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce1;
    end else begin
        line_buffer_m_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buffer_m_2_we0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we0;
    end else begin
        line_buffer_m_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buffer_m_2_we1 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we1;
    end else begin
        line_buffer_m_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        old_word_buffer_m_address0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        old_word_buffer_m_address0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address0;
    end else begin
        old_word_buffer_m_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        old_word_buffer_m_address1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        old_word_buffer_m_address1 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address1;
    end else begin
        old_word_buffer_m_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        old_word_buffer_m_ce0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        old_word_buffer_m_ce0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce0;
    end else begin
        old_word_buffer_m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        old_word_buffer_m_ce1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        old_word_buffer_m_ce1 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce1;
    end else begin
        old_word_buffer_m_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rb_address0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_address0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_address0;
    end else begin
        rb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rb_ce0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_ce0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_ce0;
    end else begin
        rb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        word_buffer_m_address0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        word_buffer_m_address0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address0;
    end else begin
        word_buffer_m_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        word_buffer_m_address1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        word_buffer_m_address1 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address1;
    end else begin
        word_buffer_m_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        word_buffer_m_ce0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        word_buffer_m_ce0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce0;
    end else begin
        word_buffer_m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        word_buffer_m_ce1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        word_buffer_m_ce1 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce1;
    end else begin
        word_buffer_m_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln106_fu_293_p2 = ($signed(zext_ln106_fu_289_p1) + $signed(4'd13));

assign add_ln114_fu_328_p2 = ($signed(rhs_fu_324_p1) + $signed(6'd56));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign conv_out_buffer_m_address0 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_address0;

assign conv_out_buffer_m_ce0 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_ce0;

assign conv_out_buffer_m_d0 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_d0;

assign conv_out_buffer_m_we0 = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_we0;

assign first_wrd_fu_340_p2 = ((wrd == 8'd0) ? 1'b1 : 1'b0);

assign grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg;

assign grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg;

assign grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start = grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg;

assign last_wrd_fu_317_p2 = ((zext_ln1019_fu_313_p1 == wrd) ? 1'b1 : 1'b0);

assign line_buffer_m_0_d0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d0;

assign line_buffer_m_0_d1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d1;

assign line_buffer_m_1_d0 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d0;

assign line_buffer_m_1_d1 = grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d1;

assign line_buffer_m_2_d0 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d0;

assign line_buffer_m_2_d1 = grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d1;

assign rhs_fu_324_p1 = slices_per_line_fu_309_p1;

assign select_ln186_1_fu_354_p3 = ((word_buffer_m_offset[0:0] == 1'b1) ? p_read15 : p_read14);

assign select_ln186_2_fu_362_p3 = ((word_buffer_m_offset[0:0] == 1'b1) ? p_read13 : p_read12);

assign select_ln186_3_fu_370_p3 = ((word_buffer_m_offset[0:0] == 1'b1) ? p_read11 : p_read10);

assign select_ln186_4_fu_378_p3 = ((word_buffer_m_offset[0:0] == 1'b1) ? p_read9 : p_read8);

assign select_ln186_5_fu_386_p3 = ((word_buffer_m_offset[0:0] == 1'b1) ? p_read7 : p_read6);

assign select_ln186_6_fu_394_p3 = ((word_buffer_m_offset[0:0] == 1'b1) ? p_read5 : p_read4);

assign select_ln186_7_fu_402_p3 = ((word_buffer_m_offset[0:0] == 1'b1) ? p_read3 : p_read2);

assign select_ln186_8_fu_410_p3 = ((word_buffer_m_offset[0:0] == 1'b1) ? p_read1 : p_read);

assign select_ln186_fu_346_p3 = ((word_buffer_m_offset[0:0] == 1'b1) ? p_read17 : p_read16);

assign sext_ln106_fu_299_p1 = $signed(add_ln106_fu_293_p2);

assign shl_ln106_fu_303_p2 = 32'd1 << sext_ln106_fu_299_p1;

assign slices_per_line_fu_309_p1 = shl_ln106_fu_303_p2[4:0];

assign tmp_fu_280_p3 = {{word_buffer_m_offset}, {3'd0}};

assign trunc_ln114_fu_335_p1 = add_ln114_fu_328_p2[2:0];

assign zext_ln1019_fu_313_p1 = words_per_image;

assign zext_ln106_fu_289_p1 = log_width;

always @ (posedge ap_clk) begin
    tmp_reg_433[2:0] <= 3'b000;
end

endmodule //top_process_word
