lenet_predict_mul_3ns_8ns_10_1_1
lenet_predict_mac_muladd_3ns_10ns_5ns_12_4_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mac_muladd_3ns_8ns_4ns_10_4_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mul_5ns_8ns_12_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mac_muladd_3ns_7ns_4ns_9_4_1
lenet_predict_mac_muladd_3ns_5ns_3ns_8_4_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W
lenet_predict_pool2_output_RAM_AUTO_1R1W
lenet_predict_fc1_output_RAM_AUTO_1R1W
lenet_predict_fc2_output_RAM_AUTO_1R1W
lenet_predict_fc3_output_RAM_AUTO_1R1W
lenet_predict_gmem_m_axi
lenet_predict_control_s_axi
lenet_predict_control_r_s_axi
conv2d
relu
maxpool2d
conv2d_5
relu_1
maxpool2d_2
fully_connected_Pipeline_VITIS_LOOP_58_2
fully_connected
relu_3
fully_connected_6_Pipeline_VITIS_LOOP_58_2
fully_connected_6
relu_4
fully_connected_7_Pipeline_VITIS_LOOP_58_2
fully_connected_7
softmax_Pipeline_VITIS_LOOP_68_1
softmax_Pipeline_VITIS_LOOP_75_2
softmax_Pipeline_VITIS_LOOP_80_3
softmax
lenet_predict_Pipeline_VITIS_LOOP_67_1
lenet_predict
