$date
	Thu Jul 31 07:32:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shftregtb $end
$var wire 4 ! pa_out [3:0] $end
$var wire 1 " se_out $end
$var wire 4 # shft_reg [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % dir $end
$var reg 1 & ld $end
$var reg 1 ' mode $end
$var reg 4 ( pa_in [3:0] $end
$var reg 1 ) rst $end
$var reg 1 * se_in $end
$var reg 1 + shft_en $end
$scope module uut $end
$var wire 1 , clk $end
$var wire 1 - dir $end
$var wire 1 . ld $end
$var wire 1 / mode $end
$var wire 4 0 pa_in [3:0] $end
$var wire 1 1 rst $end
$var wire 1 2 se_in $end
$var wire 1 3 shft_en $end
$var reg 4 4 pa_out [3:0] $end
$var reg 1 5 se_out $end
$var reg 4 6 shft_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 6
05
bx 4
03
02
11
b0 0
0/
0.
0-
0,
0+
0*
1)
b0 (
0'
0&
0%
0$
b0 #
0"
bx !
$end
#5
b0 4
b0 !
1$
1,
#10
0$
0,
b1011 (
b1011 0
1&
1.
0)
01
#15
b1011 6
b1011 #
1$
1,
#20
0$
0,
1+
13
0&
0.
#25
b1011 4
b1011 !
b101 6
b101 #
15
1"
1$
1,
#30
0$
0,
#35
b101 4
b101 !
b10 6
b10 #
1$
1,
#40
0$
0,
#45
b10 4
b10 !
b1 6
b1 #
05
0"
1$
1,
#50
0$
0,
#55
b1 4
b1 !
b0 6
b0 #
15
1"
1$
1,
#60
b0 4
b0 !
05
0"
0$
0,
1)
11
#65
1$
1,
#70
0$
0,
1*
12
1%
1-
1'
1/
0)
01
#75
b1 6
b1 #
1$
1,
#80
0$
0,
#85
b1 4
b1 !
b11 6
b11 #
1$
1,
#90
0$
0,
0*
02
#95
b11 4
b11 !
b110 6
b110 #
1$
1,
#100
0$
0,
1*
12
#105
b110 4
b110 !
b1101 6
b1101 #
1$
1,
#110
0$
0,
