// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.514000,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=992,HLS_SYN_LUT=2697,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error,
        pc
);

parameter    ap_ST_fsm_state1 = 58'd1;
parameter    ap_ST_fsm_state2 = 58'd2;
parameter    ap_ST_fsm_state3 = 58'd4;
parameter    ap_ST_fsm_state4 = 58'd8;
parameter    ap_ST_fsm_state5 = 58'd16;
parameter    ap_ST_fsm_state6 = 58'd32;
parameter    ap_ST_fsm_state7 = 58'd64;
parameter    ap_ST_fsm_state8 = 58'd128;
parameter    ap_ST_fsm_state9 = 58'd256;
parameter    ap_ST_fsm_state10 = 58'd512;
parameter    ap_ST_fsm_state11 = 58'd1024;
parameter    ap_ST_fsm_state12 = 58'd2048;
parameter    ap_ST_fsm_state13 = 58'd4096;
parameter    ap_ST_fsm_state14 = 58'd8192;
parameter    ap_ST_fsm_state15 = 58'd16384;
parameter    ap_ST_fsm_state16 = 58'd32768;
parameter    ap_ST_fsm_state17 = 58'd65536;
parameter    ap_ST_fsm_state18 = 58'd131072;
parameter    ap_ST_fsm_state19 = 58'd262144;
parameter    ap_ST_fsm_state20 = 58'd524288;
parameter    ap_ST_fsm_state21 = 58'd1048576;
parameter    ap_ST_fsm_state22 = 58'd2097152;
parameter    ap_ST_fsm_state23 = 58'd4194304;
parameter    ap_ST_fsm_state24 = 58'd8388608;
parameter    ap_ST_fsm_state25 = 58'd16777216;
parameter    ap_ST_fsm_state26 = 58'd33554432;
parameter    ap_ST_fsm_state27 = 58'd67108864;
parameter    ap_ST_fsm_state28 = 58'd134217728;
parameter    ap_ST_fsm_state29 = 58'd268435456;
parameter    ap_ST_fsm_state30 = 58'd536870912;
parameter    ap_ST_fsm_state31 = 58'd1073741824;
parameter    ap_ST_fsm_state32 = 58'd2147483648;
parameter    ap_ST_fsm_state33 = 58'd4294967296;
parameter    ap_ST_fsm_state34 = 58'd8589934592;
parameter    ap_ST_fsm_state35 = 58'd17179869184;
parameter    ap_ST_fsm_state36 = 58'd34359738368;
parameter    ap_ST_fsm_state37 = 58'd68719476736;
parameter    ap_ST_fsm_state38 = 58'd137438953472;
parameter    ap_ST_fsm_state39 = 58'd274877906944;
parameter    ap_ST_fsm_state40 = 58'd549755813888;
parameter    ap_ST_fsm_state41 = 58'd1099511627776;
parameter    ap_ST_fsm_state42 = 58'd2199023255552;
parameter    ap_ST_fsm_state43 = 58'd4398046511104;
parameter    ap_ST_fsm_state44 = 58'd8796093022208;
parameter    ap_ST_fsm_state45 = 58'd17592186044416;
parameter    ap_ST_fsm_state46 = 58'd35184372088832;
parameter    ap_ST_fsm_state47 = 58'd70368744177664;
parameter    ap_ST_fsm_state48 = 58'd140737488355328;
parameter    ap_ST_fsm_state49 = 58'd281474976710656;
parameter    ap_ST_fsm_state50 = 58'd562949953421312;
parameter    ap_ST_fsm_state51 = 58'd1125899906842624;
parameter    ap_ST_fsm_state52 = 58'd2251799813685248;
parameter    ap_ST_fsm_state53 = 58'd4503599627370496;
parameter    ap_ST_fsm_state54 = 58'd9007199254740992;
parameter    ap_ST_fsm_state55 = 58'd18014398509481984;
parameter    ap_ST_fsm_state56 = 58'd36028797018963968;
parameter    ap_ST_fsm_state57 = 58'd72057594037927936;
parameter    ap_ST_fsm_state58 = 58'd144115188075855872;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;
output  [31:0] pc;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [0:0] p_error;
reg   [31:0] reg_1167;
(* fsm_encoding = "none" *) reg   [57:0] ap_CS_fsm;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state28;
reg   [2:0] funct3_reg_2633;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state33;
reg   [31:0] p_pc_load_reg_2616;
wire    ap_CS_fsm_state1;
wire   [6:0] op_code_fu_1191_p1;
reg   [6:0] op_code_reg_2629;
wire    ap_CS_fsm_state2;
wire   [2:0] funct3_fu_1195_p4;
wire   [6:0] funct7_fu_1205_p4;
reg   [6:0] funct7_reg_2637;
wire   [4:0] rs1_fu_1225_p4;
reg   [4:0] rs1_reg_2641;
wire   [4:0] rs2_fu_1235_p4;
reg   [4:0] rs2_reg_2646;
reg   [4:0] rd_reg_2657;
wire  signed [31:0] sext_ln42_fu_1305_p1;
reg  signed [31:0] sext_ln42_reg_2697;
wire  signed [11:0] imm_I_fu_1309_p4;
reg  signed [11:0] imm_I_reg_2702;
wire  signed [31:0] sext_ln43_fu_1319_p1;
reg  signed [31:0] sext_ln43_reg_2708;
reg   [4:0] imm_I2_reg_2719;
wire  signed [31:0] sext_ln45_fu_1375_p1;
reg  signed [31:0] sext_ln45_reg_2726;
wire  signed [11:0] tmp_4_fu_1399_p3;
reg  signed [11:0] tmp_4_reg_2731;
wire   [31:0] imm_U_fu_1417_p3;
reg   [31:0] imm_U_reg_2737;
wire   [0:0] icmp_ln224_fu_1425_p2;
reg   [0:0] icmp_ln224_reg_2743;
wire   [31:0] or_ln325_fu_1736_p2;
reg   [31:0] or_ln325_reg_2965;
wire    ap_CS_fsm_state3;
wire   [4:0] trunc_ln315_fu_1746_p1;
reg   [4:0] trunc_ln315_reg_2970;
wire   [31:0] ashr_ln315_fu_1753_p2;
reg   [31:0] ashr_ln315_reg_2975;
wire    ap_CS_fsm_state6;
wire   [4:0] trunc_ln312_fu_1767_p1;
reg   [4:0] trunc_ln312_reg_2980;
wire   [31:0] lshr_ln312_fu_1774_p2;
reg   [31:0] lshr_ln312_reg_2985;
wire    ap_CS_fsm_state9;
wire   [31:0] xor_ln303_fu_1780_p2;
reg   [31:0] xor_ln303_reg_2990;
wire    ap_CS_fsm_state10;
wire   [0:0] grp_fu_1098_p2;
reg   [0:0] icmp_ln291_reg_2995;
wire    ap_CS_fsm_state12;
wire   [0:0] grp_fu_1104_p2;
reg   [0:0] icmp_ln279_reg_3000;
wire    ap_CS_fsm_state14;
wire   [4:0] trunc_ln271_fu_1806_p1;
reg   [4:0] trunc_ln271_reg_3005;
wire   [31:0] shl_ln271_fu_1813_p2;
reg   [31:0] shl_ln271_reg_3010;
wire    ap_CS_fsm_state17;
wire   [31:0] sub_ln261_fu_1823_p2;
reg   [31:0] sub_ln261_reg_3015;
wire    ap_CS_fsm_state19;
wire   [31:0] add_ln257_fu_1837_p2;
reg   [31:0] add_ln257_reg_3020;
wire    ap_CS_fsm_state21;
wire   [31:0] and_ln333_fu_1843_p2;
reg   [31:0] and_ln333_reg_3025;
wire    ap_CS_fsm_state22;
wire   [31:0] shl_ln225_fu_2102_p2;
reg   [31:0] shl_ln225_reg_3030;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln208_fu_2112_p2;
reg   [0:0] icmp_ln208_reg_3035;
wire   [0:0] icmp_ln201_fu_2117_p2;
reg   [0:0] icmp_ln201_reg_3040;
wire   [31:0] ashr_ln237_fu_2181_p2;
reg   [31:0] ashr_ln237_reg_3045;
wire    ap_CS_fsm_state31;
wire   [31:0] lshr_ln234_fu_2198_p2;
reg   [31:0] lshr_ln234_reg_3050;
wire    ap_CS_fsm_state34;
wire   [1:0] trunc_ln164_3_fu_2224_p1;
reg   [1:0] trunc_ln164_3_reg_3055;
wire    ap_CS_fsm_state35;
wire   [18:0] add_ln164_1_fu_2228_p2;
reg   [18:0] add_ln164_1_reg_3061;
reg   [0:0] tmp_12_reg_3066;
reg   [16:0] trunc_ln164_2_reg_3072;
wire   [1:0] trunc_ln114_3_fu_2272_p1;
reg   [1:0] trunc_ln114_3_reg_3077;
wire   [18:0] add_ln114_1_fu_2276_p2;
reg   [18:0] add_ln114_1_reg_3083;
reg   [0:0] tmp_10_reg_3088;
reg   [16:0] trunc_ln114_2_reg_3094;
wire   [16:0] pos_1_fu_2321_p3;
reg   [16:0] pos_1_reg_3099;
wire    ap_CS_fsm_state36;
wire   [2:0] select_ln165_fu_2353_p3;
reg   [2:0] select_ln165_reg_3110;
wire   [16:0] pos_fu_2391_p3;
reg   [16:0] pos_reg_3119;
wire   [2:0] select_ln115_fu_2423_p3;
reg   [2:0] select_ln115_reg_3136;
wire    ap_CS_fsm_state38;
reg   [16:0] memory_addr_20_reg_3145;
wire    ap_CS_fsm_state39;
reg   [16:0] memory_addr_19_reg_3155;
wire    ap_CS_fsm_state40;
reg   [16:0] memory_addr_18_reg_3165;
reg   [16:0] memory_addr_17_reg_3175;
reg   [16:0] memory_addr_16_reg_3185;
reg   [16:0] memory_addr_15_reg_3195;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
reg   [0:0] icmp_ln102_reg_3265;
wire    ap_CS_fsm_state48;
reg   [0:0] icmp_ln96_reg_3269;
reg   [0:0] icmp_ln90_reg_3273;
reg   [0:0] icmp_ln84_reg_3277;
wire   [0:0] grp_fu_1157_p2;
reg   [0:0] icmp_ln78_reg_3281;
reg   [0:0] icmp_ln72_reg_3285;
wire   [31:0] grp_fu_1163_p2;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state56;
wire   [31:0] add_ln66_fu_2584_p2;
reg   [31:0] add_ln66_reg_3324;
wire    ap_CS_fsm_state57;
wire   [31:0] add_ln61_fu_2593_p2;
wire    ap_CS_fsm_state58;
reg   [31:0] ap_phi_mux_p_0_0_02598_phi_fu_1077_p18;
reg   [31:0] p_0_0_02598_reg_1074;
wire    ap_CS_fsm_state24;
wire   [31:0] grp_fu_1150_p2;
wire   [63:0] zext_ln33_fu_1186_p1;
wire   [63:0] zext_ln325_fu_1455_p1;
wire   [63:0] zext_ln325_1_fu_1460_p1;
wire   [63:0] zext_ln315_fu_1465_p1;
wire   [63:0] zext_ln315_1_fu_1470_p1;
wire   [63:0] zext_ln312_1_fu_1480_p1;
wire   [63:0] zext_ln312_fu_1475_p1;
wire   [63:0] zext_ln303_fu_1497_p1;
wire   [63:0] zext_ln303_1_fu_1502_p1;
wire   [63:0] zext_ln291_fu_1513_p1;
wire   [63:0] zext_ln291_1_fu_1518_p1;
wire   [63:0] zext_ln279_fu_1529_p1;
wire   [63:0] zext_ln279_1_fu_1534_p1;
wire   [63:0] zext_ln271_1_fu_1550_p1;
wire   [63:0] zext_ln271_fu_1545_p1;
wire   [63:0] zext_ln261_fu_1555_p1;
wire   [63:0] zext_ln261_1_fu_1560_p1;
wire   [63:0] zext_ln257_fu_1565_p1;
wire   [63:0] zext_ln257_1_fu_1570_p1;
wire   [63:0] zext_ln333_fu_1587_p1;
wire   [63:0] zext_ln333_1_fu_1592_p1;
wire   [63:0] zext_ln225_fu_1603_p1;
wire   [63:0] zext_ln221_fu_1608_p1;
wire   [63:0] zext_ln218_fu_1613_p1;
wire   [63:0] zext_ln215_fu_1618_p1;
wire   [63:0] zext_ln208_fu_1623_p1;
wire   [63:0] zext_ln201_fu_1628_p1;
wire   [63:0] zext_ln198_fu_1633_p1;
wire   [63:0] zext_ln237_fu_1638_p1;
wire   [63:0] zext_ln234_fu_1643_p1;
wire   [63:0] zext_ln164_fu_1654_p1;
wire   [63:0] zext_ln114_fu_1659_p1;
wire   [63:0] zext_ln102_fu_1664_p1;
wire   [63:0] zext_ln102_1_fu_1669_p1;
wire   [63:0] zext_ln96_fu_1674_p1;
wire   [63:0] zext_ln96_1_fu_1679_p1;
wire   [63:0] zext_ln90_fu_1684_p1;
wire   [63:0] zext_ln90_1_fu_1689_p1;
wire   [63:0] zext_ln84_fu_1694_p1;
wire   [63:0] zext_ln84_1_fu_1699_p1;
wire   [63:0] zext_ln78_fu_1704_p1;
wire   [63:0] zext_ln78_1_fu_1709_p1;
wire   [63:0] zext_ln72_fu_1714_p1;
wire   [63:0] zext_ln72_1_fu_1719_p1;
wire   [63:0] zext_ln325_2_fu_1742_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln315_3_fu_1759_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln312_3_fu_1763_p1;
wire   [63:0] zext_ln303_2_fu_1786_p1;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln292_fu_1790_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln280_fu_1798_p1;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln271_3_fu_1819_p1;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln261_2_fu_1829_p1;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln257_2_fu_1833_p1;
wire   [63:0] zext_ln333_2_fu_1849_p1;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln153_2_fu_1960_p1;
wire   [63:0] zext_ln151_2_fu_1973_p1;
wire   [63:0] zext_ln146_2_fu_1982_p1;
wire   [63:0] zext_ln144_2_fu_1991_p1;
wire   [63:0] zext_ln142_2_fu_2000_p1;
wire   [63:0] zext_ln140_2_fu_2013_p1;
wire   [63:0] zext_ln136_1_fu_2017_p1;
wire   [63:0] zext_ln132_1_fu_2026_p1;
wire   [63:0] zext_ln130_1_fu_2039_p1;
wire   [63:0] zext_ln125_1_fu_2048_p1;
wire   [63:0] zext_ln123_1_fu_2057_p1;
wire   [63:0] zext_ln121_1_fu_2066_p1;
wire   [63:0] zext_ln119_1_fu_2079_p1;
wire   [63:0] zext_ln225_2_fu_2108_p1;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln221_1_fu_2128_p1;
wire    ap_CS_fsm_state29;
wire   [63:0] zext_ln218_1_fu_2138_p1;
wire   [63:0] zext_ln215_1_fu_2148_p1;
wire   [63:0] zext_ln209_fu_2152_p1;
wire   [63:0] zext_ln202_fu_2160_p1;
wire   [63:0] zext_ln198_1_fu_2174_p1;
wire   [63:0] zext_ln237_2_fu_2187_p1;
wire    ap_CS_fsm_state32;
wire   [63:0] zext_ln234_2_fu_2191_p1;
wire   [63:0] zext_ln186_fu_2360_p1;
wire   [63:0] zext_ln186_1_fu_2436_p1;
wire    ap_CS_fsm_state37;
wire   [63:0] zext_ln182_fu_2440_p1;
wire   [63:0] zext_ln182_1_fu_2444_p1;
wire   [63:0] zext_ln180_fu_2448_p1;
wire   [63:0] zext_ln180_1_fu_2452_p1;
wire   [63:0] zext_ln175_fu_2456_p1;
wire   [63:0] zext_ln175_1_fu_2460_p1;
wire   [63:0] zext_ln173_fu_2464_p1;
wire   [63:0] zext_ln173_1_fu_2468_p1;
wire   [63:0] zext_ln171_fu_2472_p1;
wire   [63:0] zext_ln171_1_fu_2476_p1;
wire   [63:0] zext_ln169_fu_2480_p1;
wire   [63:0] zext_ln169_1_fu_2484_p1;
wire   [63:0] zext_ln153_fu_2488_p1;
wire   [63:0] zext_ln151_fu_2492_p1;
wire   [63:0] zext_ln146_fu_2496_p1;
wire   [63:0] zext_ln144_fu_2500_p1;
wire   [63:0] zext_ln142_fu_2504_p1;
wire   [63:0] zext_ln140_fu_2508_p1;
wire   [63:0] zext_ln136_fu_2512_p1;
wire   [63:0] zext_ln132_fu_2516_p1;
wire   [63:0] zext_ln130_fu_2520_p1;
wire   [63:0] zext_ln125_fu_2524_p1;
wire   [63:0] zext_ln123_fu_2528_p1;
wire   [63:0] zext_ln121_fu_2532_p1;
wire   [63:0] zext_ln119_fu_2536_p1;
wire   [63:0] zext_ln65_fu_2576_p1;
wire    ap_CS_fsm_state55;
wire   [63:0] zext_ln66_fu_2580_p1;
wire   [63:0] zext_ln60_fu_2589_p1;
wire   [63:0] zext_ln57_fu_2608_p1;
wire   [63:0] zext_ln54_fu_2612_p1;
wire   [0:0] icmp_ln350_fu_1431_p2;
wire   [31:0] tmp_27_fu_1857_p5;
wire   [31:0] tmp_26_fu_1874_p5;
wire   [31:0] tmp_25_fu_1891_p5;
wire   [31:0] tmp_24_fu_1908_p5;
wire   [31:0] tmp_23_fu_1925_p5;
wire   [31:0] tmp_22_fu_1942_p5;
wire   [31:0] zext_ln291_2_fu_1794_p1;
wire   [31:0] zext_ln279_2_fu_1802_p1;
wire   [31:0] zext_ln153_1_fu_1955_p1;
wire   [31:0] zext_ln151_1_fu_1968_p1;
wire   [31:0] zext_ln146_1_fu_1977_p1;
wire   [31:0] zext_ln144_1_fu_1986_p1;
wire   [31:0] zext_ln142_1_fu_1995_p1;
wire   [31:0] zext_ln140_1_fu_2008_p1;
wire  signed [31:0] sext_ln132_fu_2021_p1;
wire  signed [31:0] sext_ln130_fu_2034_p1;
wire  signed [31:0] sext_ln125_fu_2043_p1;
wire  signed [31:0] sext_ln123_fu_2052_p1;
wire  signed [31:0] sext_ln121_fu_2061_p1;
wire  signed [31:0] sext_ln119_fu_2074_p1;
wire   [31:0] and_ln221_fu_2122_p2;
wire   [31:0] or_ln218_fu_2132_p2;
wire   [31:0] xor_ln215_fu_2142_p2;
wire   [31:0] zext_ln208_1_fu_2156_p1;
wire   [31:0] zext_ln201_1_fu_2164_p1;
wire   [31:0] add_ln198_fu_2168_p2;
wire   [31:0] add_ln57_fu_2603_p2;
wire   [16:0] lshr_ln_fu_1176_p4;
wire   [0:0] tmp_2_fu_1283_p3;
wire   [0:0] tmp_1_fu_1275_p3;
wire   [5:0] tmp_s_fu_1265_p4;
wire   [3:0] tmp_fu_1255_p4;
wire   [12:0] imm_B_fu_1291_p6;
wire   [7:0] tmp_6_fu_1351_p4;
wire   [0:0] tmp_5_fu_1343_p3;
wire   [9:0] tmp_3_fu_1333_p4;
wire   [20:0] imm_J_fu_1361_p6;
wire   [6:0] tmp_8_fu_1389_p4;
wire   [4:0] tmp_7_fu_1379_p4;
wire   [19:0] tmp_9_fu_1407_p4;
wire   [11:0] funct12_fu_1215_p4;
wire   [31:0] zext_ln315_2_fu_1750_p1;
wire   [31:0] zext_ln312_2_fu_1771_p1;
wire   [31:0] zext_ln271_2_fu_1810_p1;
wire   [15:0] trunc_ln182_fu_1853_p1;
wire   [15:0] trunc_ln180_fu_1870_p1;
wire   [7:0] trunc_ln175_fu_1887_p1;
wire   [7:0] trunc_ln173_fu_1904_p1;
wire   [7:0] trunc_ln171_fu_1921_p1;
wire   [7:0] trunc_ln169_fu_1938_p1;
wire   [15:0] grp_fu_1110_p4;
wire   [15:0] trunc_ln151_fu_1964_p1;
wire   [7:0] grp_fu_1120_p4;
wire   [7:0] grp_fu_1130_p4;
wire   [7:0] grp_fu_1140_p4;
wire   [7:0] trunc_ln140_fu_2004_p1;
wire   [15:0] trunc_ln130_fu_2030_p1;
wire   [7:0] trunc_ln119_fu_2070_p1;
wire   [31:0] zext_ln225_1_fu_2099_p1;
wire   [31:0] zext_ln237_1_fu_2178_p1;
wire   [31:0] zext_ln234_1_fu_2195_p1;
wire   [33:0] zext_ln164_1_fu_2204_p1;
wire  signed [33:0] sext_ln164_fu_2208_p1;
wire   [33:0] add_ln164_fu_2218_p2;
wire   [18:0] trunc_ln164_fu_2214_p1;
wire  signed [18:0] sext_ln164_1_fu_2211_p1;
wire   [33:0] zext_ln114_1_fu_2252_p1;
wire  signed [33:0] sext_ln114_fu_2256_p1;
wire   [33:0] add_ln114_fu_2266_p2;
wire   [18:0] trunc_ln114_fu_2262_p1;
wire  signed [18:0] sext_ln114_1_fu_2259_p1;
wire   [18:0] sub_ln164_fu_2300_p2;
wire   [16:0] trunc_ln164_1_fu_2305_p4;
wire   [16:0] sub_ln164_1_fu_2315_p2;
wire   [1:0] sub_ln165_fu_2327_p2;
wire   [2:0] p_and_t3_fu_2332_p3;
wire   [2:0] sub_ln165_1_fu_2340_p2;
wire   [2:0] tmp_13_fu_2346_p3;
wire   [18:0] sub_ln114_fu_2370_p2;
wire   [16:0] trunc_ln114_1_fu_2375_p4;
wire   [16:0] sub_ln114_1_fu_2385_p2;
wire   [1:0] sub_ln115_fu_2397_p2;
wire   [2:0] p_and_t_fu_2402_p3;
wire   [2:0] sub_ln115_1_fu_2410_p2;
wire   [2:0] tmp_11_fu_2416_p3;
reg   [57:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
reg    ap_condition_777;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 58'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state24) & ((((((((((icmp_ln96_reg_3269 == 1'd0) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd6)) | ((icmp_ln102_reg_3265 == 1'd1) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd7))) | ((icmp_ln90_reg_3273 == 1'd1) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd5))) | ((icmp_ln84_reg_3277 == 1'd0) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd4))) | ((op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd3))) | ((op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd2))) | (~(funct3_reg_2633 == 3'd1) & ~(funct3_reg_2633 == 3'd5) & ~(funct3_reg_2633 == 3'd4) & ~(funct3_reg_2633 == 3'd6) & ~(funct3_reg_2633 == 3'd7) & (icmp_ln72_reg_3285 == 1'd0) & (op_code_reg_2629 == 7'd99))) | ((icmp_ln78_reg_3281 == 1'd1) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd1))) | (~(op_code_reg_2629 == 7'd99) & ~(op_code_reg_2629 == 7'd103) & ~(op_code_reg_2629 == 7'd111))))) begin
            p_pc <= grp_fu_1150_p2;
        end else if (((1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd103))) begin
            p_pc <= add_ln66_reg_3324;
        end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
            p_pc <= grp_fu_1163_p2;
        end else if (((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd111))) begin
            p_pc <= add_ln61_fu_2593_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & ((((((((((icmp_ln96_reg_3269 == 1'd0) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd6)) | ((icmp_ln102_reg_3265 == 1'd1) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd7))) | ((icmp_ln90_reg_3273 == 1'd1) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd5))) | ((icmp_ln84_reg_3277 == 1'd0) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd4))) | ((op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd3))) | ((op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd2))) | (~(funct3_reg_2633 == 3'd1) & ~(funct3_reg_2633 == 3'd5) & ~(funct3_reg_2633 == 3'd4) & ~(funct3_reg_2633 == 3'd6) & ~(funct3_reg_2633 == 3'd7) & (icmp_ln72_reg_3285 == 1'd0) & (op_code_reg_2629 == 7'd99))) | ((icmp_ln78_reg_3281 == 1'd1) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd1))) | (~(op_code_reg_2629 == 7'd99) & ~(op_code_reg_2629 == 7'd103) & ~(op_code_reg_2629 == 7'd111))))) begin
        p_0_0_02598_reg_1074 <= grp_fu_1150_p2;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49))) begin
        p_0_0_02598_reg_1074 <= grp_fu_1163_p2;
    end else if (((1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd103))) begin
        p_0_0_02598_reg_1074 <= add_ln66_reg_3324;
    end else if (((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd111))) begin
        p_0_0_02598_reg_1074 <= add_ln61_fu_2593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2633 == 3'd0)) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2633 == 3'd4)) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2633 == 3'd6)) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2633 == 3'd7)))) begin
        reg_1167 <= xreg_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_1167 <= xreg_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (op_code_reg_2629 == 7'd3))) begin
        add_ln114_1_reg_3083 <= add_ln114_1_fu_2276_p2;
        tmp_10_reg_3088 <= add_ln114_fu_2266_p2[32'd33];
        trunc_ln114_2_reg_3094 <= {{add_ln114_1_fu_2276_p2[18:2]}};
        trunc_ln114_3_reg_3077 <= trunc_ln114_3_fu_2272_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (op_code_reg_2629 == 7'd35))) begin
        add_ln164_1_reg_3061 <= add_ln164_1_fu_2228_p2;
        tmp_12_reg_3066 <= add_ln164_fu_2218_p2[32'd33];
        trunc_ln164_2_reg_3072 <= {{add_ln164_1_fu_2228_p2[18:2]}};
        trunc_ln164_3_reg_3055 <= trunc_ln164_3_fu_2224_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln257_reg_3020 <= add_ln257_fu_1837_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        add_ln66_reg_3324 <= add_ln66_fu_2584_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        and_ln333_reg_3025 <= and_ln333_fu_1843_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        ashr_ln237_reg_3045 <= ashr_ln237_fu_2181_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ashr_ln315_reg_2975 <= ashr_ln315_fu_1753_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_2633 <= {{memory_q0[14:12]}};
        funct7_reg_2637 <= {{memory_q0[31:25]}};
        icmp_ln224_reg_2743 <= icmp_ln224_fu_1425_p2;
        imm_I2_reg_2719 <= {{memory_q0[24:20]}};
        imm_I_reg_2702 <= {{memory_q0[31:20]}};
        imm_U_reg_2737[31 : 12] <= imm_U_fu_1417_p3[31 : 12];
        op_code_reg_2629 <= op_code_fu_1191_p1;
        rd_reg_2657 <= {{memory_q0[11:7]}};
        rs1_reg_2641 <= {{memory_q0[19:15]}};
        rs2_reg_2646 <= {{memory_q0[24:20]}};
        sext_ln42_reg_2697[31 : 1] <= sext_ln42_fu_1305_p1[31 : 1];
        sext_ln43_reg_2708 <= sext_ln43_fu_1319_p1;
        sext_ln45_reg_2726[31 : 1] <= sext_ln45_fu_1375_p1[31 : 1];
        tmp_4_reg_2731 <= tmp_4_fu_1399_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd7))) begin
        icmp_ln102_reg_3265 <= grp_fu_1098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2633 == 3'd2))) begin
        icmp_ln201_reg_3040 <= icmp_ln201_fu_2117_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2633 == 3'd3))) begin
        icmp_ln208_reg_3035 <= icmp_ln208_fu_2112_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln279_reg_3000 <= grp_fu_1104_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln291_reg_2995 <= grp_fu_1098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd0))) begin
        icmp_ln72_reg_3285 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd1))) begin
        icmp_ln78_reg_3281 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd4))) begin
        icmp_ln84_reg_3277 <= grp_fu_1104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd5))) begin
        icmp_ln90_reg_3273 <= grp_fu_1104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd6))) begin
        icmp_ln96_reg_3269 <= grp_fu_1098_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        lshr_ln234_reg_3050 <= lshr_ln234_fu_2198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        lshr_ln312_reg_2985 <= lshr_ln312_fu_1774_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        memory_addr_15_reg_3195 <= zext_ln169_1_fu_2484_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln165_reg_3110 == 3'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        memory_addr_16_reg_3185 <= zext_ln171_1_fu_2476_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state40))) begin
        memory_addr_17_reg_3175 <= zext_ln173_1_fu_2468_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln165_reg_3110 == 3'd3) & (1'b1 == ap_CS_fsm_state40))) begin
        memory_addr_18_reg_3165 <= zext_ln175_1_fu_2460_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        memory_addr_19_reg_3155 <= zext_ln180_1_fu_2452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        memory_addr_20_reg_3145 <= zext_ln182_1_fu_2444_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        or_ln325_reg_2965 <= or_ln325_fu_1736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~(funct3_reg_2633 == 3'd1) & ~(funct3_reg_2633 == 3'd5) & ~(funct3_reg_2633 == 3'd2) & ~(funct3_reg_2633 == 3'd0) & ~(funct3_reg_2633 == 3'd4) & (1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd3)) | (~(funct3_reg_2633 == 3'd1) & ~(funct3_reg_2633 == 3'd2) & ~(funct3_reg_2633 == 3'd0) & (1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd99)) | ((funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd99)))) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd51)) | 
    ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1191_p1 == 7'd15)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1191_p1 == 7'd115) & (icmp_ln350_fu_1431_p2 == 1'd0)) | (~(op_code_fu_1191_p1 == 7'd99) & ~(op_code_fu_1191_p1 == 7'd3) & ~(op_code_fu_1191_p1 == 7'd35) & ~(op_code_fu_1191_p1 == 7'd19) & ~(op_code_fu_1191_p1 == 7'd51) & ~(op_code_fu_1191_p1 == 7'd103) & ~(op_code_fu_1191_p1 == 7'd111) & ~(op_code_fu_1191_p1 == 7'd23) & ~(op_code_fu_1191_p1 == 7'd55) & ~(op_code_fu_1191_p1 == 7'd15) & ~(op_code_fu_1191_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1205_p4 == 7'd0) & ~(funct7_fu_1205_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51)) | (~(funct7_fu_1205_p4 == 7'd0) & ~(funct7_fu_1205_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd19)) | (~(funct7_fu_1205_p4 == 7'd0) & ~(funct7_fu_1205_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51)))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_pc_load_reg_2616 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd35))) begin
        pos_1_reg_3099 <= pos_1_fu_2321_p3;
        select_ln165_reg_3110 <= select_ln165_fu_2353_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd3))) begin
        pos_reg_3119 <= pos_fu_2391_p3;
        select_ln115_reg_3136 <= select_ln115_fu_2423_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        shl_ln225_reg_3030 <= shl_ln225_fu_2102_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        shl_ln271_reg_3010 <= shl_ln271_fu_1813_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        sub_ln261_reg_3015 <= sub_ln261_fu_1823_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        trunc_ln271_reg_3005 <= trunc_ln271_fu_1806_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln312_reg_2980 <= trunc_ln312_fu_1767_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln315_reg_2970 <= trunc_ln315_fu_1746_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xor_ln303_reg_2990 <= xor_ln303_fu_1780_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        if ((1'b1 == ap_condition_777)) begin
            ap_phi_mux_p_0_0_02598_phi_fu_1077_p18 = grp_fu_1150_p2;
        end else if ((op_code_reg_2629 == 7'd103)) begin
            ap_phi_mux_p_0_0_02598_phi_fu_1077_p18 = add_ln66_reg_3324;
        end else begin
            ap_phi_mux_p_0_0_02598_phi_fu_1077_p18 = p_0_0_02598_reg_1074;
        end
    end else begin
        ap_phi_mux_p_0_0_02598_phi_fu_1077_p18 = p_0_0_02598_reg_1074;
    end
end

always @ (*) begin
    if (((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        memory_address0 = zext_ln119_fu_2536_p1;
    end else if (((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        memory_address0 = zext_ln121_fu_2532_p1;
    end else if (((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state47))) begin
        memory_address0 = zext_ln123_fu_2528_p1;
    end else if (((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state47))) begin
        memory_address0 = zext_ln125_fu_2524_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        memory_address0 = zext_ln130_fu_2520_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        memory_address0 = zext_ln132_fu_2516_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        memory_address0 = zext_ln136_fu_2512_p1;
    end else if (((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        memory_address0 = zext_ln140_fu_2508_p1;
    end else if (((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        memory_address0 = zext_ln142_fu_2504_p1;
    end else if (((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state43))) begin
        memory_address0 = zext_ln144_fu_2500_p1;
    end else if (((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state43))) begin
        memory_address0 = zext_ln146_fu_2496_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        memory_address0 = zext_ln151_fu_2492_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        memory_address0 = zext_ln153_fu_2488_p1;
    end else if (((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        memory_address0 = zext_ln169_1_fu_2484_p1;
    end else if (((select_ln165_reg_3110 == 3'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        memory_address0 = zext_ln171_1_fu_2476_p1;
    end else if (((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state40))) begin
        memory_address0 = zext_ln173_1_fu_2468_p1;
    end else if (((select_ln165_reg_3110 == 3'd3) & (1'b1 == ap_CS_fsm_state40))) begin
        memory_address0 = zext_ln175_1_fu_2460_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        memory_address0 = zext_ln180_1_fu_2452_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        memory_address0 = zext_ln182_1_fu_2444_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        memory_address0 = zext_ln186_1_fu_2436_p1;
    end else if (((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) begin
        memory_address0 = memory_addr_15_reg_3195;
    end else if (((select_ln165_reg_3110 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) begin
        memory_address0 = memory_addr_16_reg_3185;
    end else if (((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) begin
        memory_address0 = memory_addr_17_reg_3175;
    end else if (((select_ln165_reg_3110 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) begin
        memory_address0 = memory_addr_18_reg_3165;
    end else if (((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1))) begin
        memory_address0 = memory_addr_19_reg_3155;
    end else if (((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1))) begin
        memory_address0 = memory_addr_20_reg_3145;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln33_fu_1186_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state37) | ((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state47)) | ((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state43)) | ((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state47)) | ((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state43)) | ((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state47)) | ((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state43)) | ((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state47)) | ((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state43)) | ((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1)) | ((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 
    == 3'd0)) | ((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state40)) | ((select_ln165_reg_3110 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0)) | ((select_ln165_reg_3110 == 3'd1) & (1'b1 == ap_CS_fsm_state40)) | ((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1)) | ((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0)) | ((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state40)) | ((select_ln165_reg_3110 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0)) | ((select_ln165_reg_3110 == 3'd3) & (1'b1 == ap_CS_fsm_state40)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        memory_d0 = xreg_q0;
    end else if (((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) begin
        memory_d0 = tmp_22_fu_1942_p5;
    end else if (((select_ln165_reg_3110 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) begin
        memory_d0 = tmp_23_fu_1925_p5;
    end else if (((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) begin
        memory_d0 = tmp_24_fu_1908_p5;
    end else if (((select_ln165_reg_3110 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) begin
        memory_d0 = tmp_25_fu_1891_p5;
    end else if (((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1))) begin
        memory_d0 = tmp_26_fu_1874_p5;
    end else if (((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1))) begin
        memory_d0 = tmp_27_fu_1857_p5;
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | ((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1)) | ((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0)) | ((select_ln165_reg_3110 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0)) | ((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1)) | ((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0)) | ((select_ln165_reg_3110 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd55))) begin
        xreg_address0 = zext_ln54_fu_2612_p1;
    end else if (((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd23))) begin
        xreg_address0 = zext_ln57_fu_2608_p1;
    end else if (((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd111))) begin
        xreg_address0 = zext_ln60_fu_2589_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        xreg_address0 = zext_ln66_fu_2580_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        xreg_address0 = zext_ln65_fu_2576_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        xreg_address0 = zext_ln180_fu_2448_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        xreg_address0 = zext_ln182_fu_2440_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        xreg_address0 = zext_ln186_fu_2360_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) & (funct7_reg_2637 == 7'd0))) begin
        xreg_address0 = zext_ln234_2_fu_2191_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) & (funct7_reg_2637 == 7'd32))) begin
        xreg_address0 = zext_ln237_2_fu_2187_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd0))) begin
        xreg_address0 = zext_ln198_1_fu_2174_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd2))) begin
        xreg_address0 = zext_ln202_fu_2160_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd3))) begin
        xreg_address0 = zext_ln209_fu_2152_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd4))) begin
        xreg_address0 = zext_ln215_1_fu_2148_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd6))) begin
        xreg_address0 = zext_ln218_1_fu_2138_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd7))) begin
        xreg_address0 = zext_ln221_1_fu_2128_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_address0 = zext_ln225_2_fu_2108_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address0 = zext_ln72_1_fu_1719_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address0 = zext_ln78_1_fu_1709_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address0 = zext_ln84_1_fu_1699_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address0 = zext_ln90_1_fu_1689_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address0 = zext_ln96_1_fu_1679_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address0 = zext_ln102_1_fu_1669_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1191_p1 == 7'd3))) begin
        xreg_address0 = zext_ln114_fu_1659_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1191_p1 == 7'd35))) begin
        xreg_address0 = zext_ln164_fu_1654_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd19))) begin
        xreg_address0 = zext_ln234_fu_1643_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd19))) begin
        xreg_address0 = zext_ln237_fu_1638_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd19))) begin
        xreg_address0 = zext_ln198_fu_1633_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd19))) begin
        xreg_address0 = zext_ln201_fu_1628_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd19))) begin
        xreg_address0 = zext_ln208_fu_1623_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd19))) begin
        xreg_address0 = zext_ln215_fu_1618_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd19))) begin
        xreg_address0 = zext_ln218_fu_1613_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd19))) begin
        xreg_address0 = zext_ln221_fu_1608_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd19))) begin
        xreg_address0 = zext_ln225_fu_1603_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address0 = zext_ln333_1_fu_1592_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address0 = zext_ln257_1_fu_1570_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address0 = zext_ln261_1_fu_1560_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address0 = zext_ln271_fu_1545_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address0 = zext_ln279_1_fu_1534_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address0 = zext_ln291_1_fu_1518_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address0 = zext_ln303_1_fu_1502_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address0 = zext_ln312_fu_1475_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address0 = zext_ln315_1_fu_1470_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address0 = zext_ln325_1_fu_1460_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        xreg_address1 = zext_ln169_fu_2480_p1;
    end else if (((select_ln165_reg_3110 == 3'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        xreg_address1 = zext_ln171_fu_2472_p1;
    end else if (((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state40))) begin
        xreg_address1 = zext_ln173_fu_2464_p1;
    end else if (((select_ln165_reg_3110 == 3'd3) & (1'b1 == ap_CS_fsm_state40))) begin
        xreg_address1 = zext_ln175_fu_2456_p1;
    end else if (((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))) begin
        xreg_address1 = zext_ln119_1_fu_2079_p1;
    end else if (((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))) begin
        xreg_address1 = zext_ln121_1_fu_2066_p1;
    end else if (((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))) begin
        xreg_address1 = zext_ln123_1_fu_2057_p1;
    end else if (((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))) begin
        xreg_address1 = zext_ln125_1_fu_2048_p1;
    end else if (((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1))) begin
        xreg_address1 = zext_ln130_1_fu_2039_p1;
    end else if (((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1))) begin
        xreg_address1 = zext_ln132_1_fu_2026_p1;
    end else if (((1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd2))) begin
        xreg_address1 = zext_ln136_1_fu_2017_p1;
    end else if (((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4))) begin
        xreg_address1 = zext_ln140_2_fu_2013_p1;
    end else if (((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4))) begin
        xreg_address1 = zext_ln142_2_fu_2000_p1;
    end else if (((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4))) begin
        xreg_address1 = zext_ln144_2_fu_1991_p1;
    end else if (((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4))) begin
        xreg_address1 = zext_ln146_2_fu_1982_p1;
    end else if (((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd5))) begin
        xreg_address1 = zext_ln151_2_fu_1973_p1;
    end else if (((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd5))) begin
        xreg_address1 = zext_ln153_2_fu_1960_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_address1 = zext_ln333_2_fu_1849_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct7_reg_2637 == 7'd0))) begin
        xreg_address1 = zext_ln257_2_fu_1833_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct7_reg_2637 == 7'd32))) begin
        xreg_address1 = zext_ln261_2_fu_1829_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_address1 = zext_ln271_3_fu_1819_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xreg_address1 = zext_ln280_fu_1798_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_address1 = zext_ln292_fu_1790_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_address1 = zext_ln303_2_fu_1786_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (funct7_reg_2637 == 7'd0))) begin
        xreg_address1 = zext_ln312_3_fu_1763_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (funct7_reg_2637 == 7'd32))) begin
        xreg_address1 = zext_ln315_3_fu_1759_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_address1 = zext_ln325_2_fu_1742_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address1 = zext_ln72_fu_1714_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address1 = zext_ln78_fu_1704_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address1 = zext_ln84_fu_1694_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address1 = zext_ln90_fu_1684_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address1 = zext_ln96_fu_1674_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd99))) begin
        xreg_address1 = zext_ln102_fu_1664_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address1 = zext_ln333_fu_1587_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address1 = zext_ln257_fu_1565_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address1 = zext_ln261_fu_1555_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address1 = zext_ln271_1_fu_1550_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address1 = zext_ln279_fu_1529_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address1 = zext_ln291_fu_1513_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address1 = zext_ln303_fu_1497_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address1 = zext_ln312_1_fu_1480_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address1 = zext_ln315_fu_1465_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd51))) begin
        xreg_address1 = zext_ln325_fu_1455_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state55) | ((1'b1 == ap_CS_fsm_state32) & (funct7_reg_2637 == 7'd0)) | ((1'b1 == ap_CS_fsm_state32) & (funct7_reg_2637 == 7'd32)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd2)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd3)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd0)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd4)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd6)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd7)) | ((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd111)) | ((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd55)) | ((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd23)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1191_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1191_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 
    == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 
    == 1'd1) & (funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd19)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state20) & (funct7_reg_2637 == 7'd0)) | ((1'b1 == ap_CS_fsm_state20) & (funct7_reg_2637 == 7'd32)) | ((1'b1 == ap_CS_fsm_state7) & (funct7_reg_2637 == 7'd0)) | ((1'b1 == ap_CS_fsm_state7) & (funct7_reg_2637 == 7'd32)) | ((1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd2)) | ((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1)) | ((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd5)) | ((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0)) | ((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4)) | ((select_ln115_reg_3136 
    == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0)) | ((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4)) | ((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1)) | ((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd5)) | ((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0)) | ((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4)) | ((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0)) | ((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4)) | ((select_ln165_reg_3110 == 3'd0) & (1'b1 == ap_CS_fsm_state40)) | 
    ((select_ln165_reg_3110 == 3'd1) & (1'b1 == ap_CS_fsm_state40)) | ((select_ln165_reg_3110 == 3'd2) & (1'b1 == ap_CS_fsm_state40)) | ((select_ln165_reg_3110 == 3'd3) & (1'b1 == ap_CS_fsm_state40)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd5) 
    & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd99)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd55))) begin
        xreg_d0 = imm_U_reg_2737;
    end else if (((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd23))) begin
        xreg_d0 = add_ln57_fu_2603_p2;
    end else if (((1'b1 == ap_CS_fsm_state55) | ((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd111)))) begin
        xreg_d0 = grp_fu_1150_p2;
    end else if (((1'b1 == ap_CS_fsm_state32) & (funct7_reg_2637 == 7'd0))) begin
        xreg_d0 = lshr_ln234_reg_3050;
    end else if (((1'b1 == ap_CS_fsm_state32) & (funct7_reg_2637 == 7'd32))) begin
        xreg_d0 = ashr_ln237_reg_3045;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd0))) begin
        xreg_d0 = add_ln198_fu_2168_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd2))) begin
        xreg_d0 = zext_ln201_1_fu_2164_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd3))) begin
        xreg_d0 = zext_ln208_1_fu_2156_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd4))) begin
        xreg_d0 = xor_ln215_fu_2142_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd6))) begin
        xreg_d0 = or_ln218_fu_2132_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd7))) begin
        xreg_d0 = and_ln221_fu_2122_p2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_d0 = shl_ln225_reg_3030;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))) begin
        xreg_d1 = sext_ln119_fu_2074_p1;
    end else if (((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))) begin
        xreg_d1 = sext_ln121_fu_2061_p1;
    end else if (((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))) begin
        xreg_d1 = sext_ln123_fu_2052_p1;
    end else if (((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))) begin
        xreg_d1 = sext_ln125_fu_2043_p1;
    end else if (((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1))) begin
        xreg_d1 = sext_ln130_fu_2034_p1;
    end else if (((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1))) begin
        xreg_d1 = sext_ln132_fu_2021_p1;
    end else if (((1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd2))) begin
        xreg_d1 = memory_q0;
    end else if (((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4))) begin
        xreg_d1 = zext_ln140_1_fu_2008_p1;
    end else if (((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4))) begin
        xreg_d1 = zext_ln142_1_fu_1995_p1;
    end else if (((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4))) begin
        xreg_d1 = zext_ln144_1_fu_1986_p1;
    end else if (((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4))) begin
        xreg_d1 = zext_ln146_1_fu_1977_p1;
    end else if (((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd5))) begin
        xreg_d1 = zext_ln151_1_fu_1968_p1;
    end else if (((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd5))) begin
        xreg_d1 = zext_ln153_1_fu_1955_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_d1 = and_ln333_reg_3025;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct7_reg_2637 == 7'd0))) begin
        xreg_d1 = add_ln257_reg_3020;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct7_reg_2637 == 7'd32))) begin
        xreg_d1 = sub_ln261_reg_3015;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_d1 = shl_ln271_reg_3010;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xreg_d1 = zext_ln279_2_fu_1802_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_d1 = zext_ln291_2_fu_1794_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_d1 = xor_ln303_reg_2990;
    end else if (((1'b1 == ap_CS_fsm_state7) & (funct7_reg_2637 == 7'd0))) begin
        xreg_d1 = lshr_ln312_reg_2985;
    end else if (((1'b1 == ap_CS_fsm_state7) & (funct7_reg_2637 == 7'd32))) begin
        xreg_d1 = ashr_ln315_reg_2975;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_d1 = or_ln325_reg_2965;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state55) | ((1'b1 == ap_CS_fsm_state32) & (funct7_reg_2637 == 7'd0)) | ((1'b1 == ap_CS_fsm_state32) & (funct7_reg_2637 == 7'd32)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd2)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd3)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd0)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd4)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd6)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2633 == 3'd7)) | ((1'b1 == ap_CS_fsm_state27) & (icmp_ln224_reg_2743 == 1'd1)) | ((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd111)) | ((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd55)) | ((1'b1 == ap_CS_fsm_state58) & (op_code_reg_2629 == 7'd23)))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (icmp_ln224_reg_2743 == 1'd1)) | ((1'b1 == ap_CS_fsm_state20) & (funct7_reg_2637 == 7'd0)) | ((1'b1 == ap_CS_fsm_state20) & (funct7_reg_2637 == 7'd32)) | ((1'b1 == ap_CS_fsm_state18) & (icmp_ln224_reg_2743 == 1'd1)) | ((1'b1 == ap_CS_fsm_state15) & (icmp_ln224_reg_2743 == 1'd1)) | ((1'b1 == ap_CS_fsm_state13) & (icmp_ln224_reg_2743 == 1'd1)) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln224_reg_2743 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (funct7_reg_2637 == 7'd0)) | ((1'b1 == ap_CS_fsm_state7) & (funct7_reg_2637 == 7'd32)) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln224_reg_2743 == 1'd1)) | ((1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd2)) | ((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1)) | ((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd5)) | ((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 
    == 7'd3) & (funct3_reg_2633 == 3'd0)) | ((select_ln115_reg_3136 == 3'd0) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4)) | ((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0)) | ((select_ln115_reg_3136 == 3'd1) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4)) | ((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1)) | ((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd5)) | ((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0)) | ((select_ln115_reg_3136 == 3'd2) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4)) | ((select_ln115_reg_3136 == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0)) | ((select_ln115_reg_3136 
    == 3'd3) & (1'b1 == ap_CS_fsm_state24) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1195_p4 == 3'd2) & ~(funct3_fu_1195_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1191_p1 == 7'd99))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if ((~(funct7_fu_1205_p4 == 7'd0) & ~(funct7_fu_1205_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if ((~(funct3_fu_1195_p4 == 3'd1) & ~(funct3_fu_1195_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1191_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd7) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if ((~(funct7_fu_1205_p4 == 7'd0) & ~(funct7_fu_1205_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd0) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd1) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd4) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~(funct7_fu_1205_p4 == 7'd0) & ~(funct7_fu_1205_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd0) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1205_p4 == 7'd32) & (funct3_fu_1195_p4 == 3'd5) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd0) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1425_p2 == 1'd1) & (funct3_fu_1195_p4 == 3'd6) & (op_code_fu_1191_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((~(op_code_fu_1191_p1 == 7'd99) & ~(op_code_fu_1191_p1 == 7'd3) & ~(op_code_fu_1191_p1 == 7'd35) & ~(op_code_fu_1191_p1 == 7'd19) & ~(op_code_fu_1191_p1 == 7'd51) & ~(op_code_fu_1191_p1 == 7'd103) & ~(op_code_fu_1191_p1 == 7'd111) & ~(op_code_fu_1191_p1 == 7'd23) & ~(op_code_fu_1191_p1 == 7'd55)) | (~(op_code_fu_1191_p1 == 7'd103) & ~(op_code_fu_1191_p1 == 7'd111) & ~(op_code_fu_1191_p1 == 7'd23) & ~(op_code_fu_1191_p1 == 7'd55) & (funct3_fu_1195_p4 == 3'd3) & (op_code_fu_1191_p1 == 7'd99))) | (~(op_code_fu_1191_p1 == 7'd103) & ~(op_code_fu_1191_p1 == 7'd111) & ~(op_code_fu_1191_p1 == 7'd23) & ~(op_code_fu_1191_p1 == 7'd55) & (funct3_fu_1195_p4 == 3'd2) & (op_code_fu_1191_p1 == 7'd99))))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((op_code_fu_1191_p1 == 7'd55) | ((op_code_fu_1191_p1 == 7'd111) | (op_code_fu_1191_p1 == 7'd23))))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1191_p1 == 7'd103))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (((((select_ln115_fu_2423_p3 == 3'd3) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0)) | ((select_ln115_fu_2423_p3 == 3'd1) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))) | ((select_ln115_fu_2423_p3 == 3'd2) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))) | ((select_ln115_fu_2423_p3 == 3'd0) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else if (((select_ln115_fu_2423_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else if (((select_ln115_fu_2423_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else if ((~(select_ln115_fu_2423_p3 == 3'd7) & ~(select_ln115_fu_2423_p3 == 3'd6) & ~(select_ln115_fu_2423_p3 == 3'd5) & ~(select_ln115_fu_2423_p3 == 3'd4) & (1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd4))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else if (((select_ln115_fu_2423_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else if (((select_ln115_fu_2423_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else if (((1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd2))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else if (((1'b1 == ap_CS_fsm_state36) & (((((select_ln165_fu_2353_p3 == 3'd3) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0)) | ((select_ln165_fu_2353_p3 == 3'd1) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) | ((select_ln165_fu_2353_p3 == 3'd2) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) | ((select_ln165_fu_2353_p3 == 3'd0) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else if (((select_ln165_fu_2353_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else if (((select_ln165_fu_2353_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state36) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((1'b1 == ap_CS_fsm_state36) & ((((((((~(funct3_reg_2633 == 3'd1) & ~(op_code_reg_2629 == 7'd3) & ~(funct3_reg_2633 == 3'd2) & ~(funct3_reg_2633 == 3'd0) & (op_code_reg_2629 == 7'd35)) | (~(op_code_reg_2629 == 7'd3) & ~(select_ln165_fu_2353_p3 == 3'd2) & ~(select_ln165_fu_2353_p3 == 3'd0) & ~(funct3_reg_2633 == 3'd0) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd1))) | (~(op_code_reg_2629 == 7'd3) & ~(select_ln165_fu_2353_p3 == 3'd3) & ~(select_ln165_fu_2353_p3 == 3'd1) & ~(select_ln165_fu_2353_p3 == 3'd2) & ~(select_ln165_fu_2353_p3 == 3'd0) & (op_code_reg_2629 == 7'd35) & (funct3_reg_2633 == 3'd0))) | (~(funct3_reg_2633 == 3'd2) & ~(select_ln115_fu_2423_p3 == 3'd3) & ~(select_ln115_fu_2423_p3 == 3'd1) & ~(select_ln115_fu_2423_p3 == 3'd2) & ~(select_ln115_fu_2423_p3 == 3'd0) & (op_code_reg_2629 == 7'd3))) | (~(funct3_reg_2633 == 3'd2) & ~(select_ln115_fu_2423_p3 == 3'd2) & ~(select_ln115_fu_2423_p3 == 3'd0) & ~(funct3_reg_2633 == 3'd0) & ~(funct3_reg_2633 == 3'd4) & (op_code_reg_2629 == 7'd3))) | (~(funct3_reg_2633 
    == 3'd1) & ~(funct3_reg_2633 == 3'd5) & ~(funct3_reg_2633 == 3'd2) & ~(funct3_reg_2633 == 3'd0) & ~(funct3_reg_2633 == 3'd4) & (op_code_reg_2629 == 7'd3))) | (~(select_ln115_fu_2423_p3 == 3'd2) & ~(select_ln115_fu_2423_p3 == 3'd0) & ~(funct3_reg_2633 == 3'd0) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd1))) | (~(select_ln115_fu_2423_p3 == 3'd3) & ~(select_ln115_fu_2423_p3 == 3'd1) & ~(select_ln115_fu_2423_p3 == 3'd2) & ~(select_ln115_fu_2423_p3 == 3'd0) & (op_code_reg_2629 == 7'd3) & (funct3_reg_2633 == 3'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state48 : begin
            if (((grp_fu_1157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else if (((grp_fu_1157_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else if (((grp_fu_1104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd4))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if (((grp_fu_1104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if (((grp_fu_1098_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd6))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else if (((grp_fu_1098_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2633 == 3'd7))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_1_fu_2276_p2 = ($signed(trunc_ln114_fu_2262_p1) + $signed(sext_ln114_1_fu_2259_p1));

assign add_ln114_fu_2266_p2 = ($signed(zext_ln114_1_fu_2252_p1) + $signed(sext_ln114_fu_2256_p1));

assign add_ln164_1_fu_2228_p2 = ($signed(trunc_ln164_fu_2214_p1) + $signed(sext_ln164_1_fu_2211_p1));

assign add_ln164_fu_2218_p2 = ($signed(zext_ln164_1_fu_2204_p1) + $signed(sext_ln164_fu_2208_p1));

assign add_ln198_fu_2168_p2 = ($signed(reg_1167) + $signed(sext_ln43_reg_2708));

assign add_ln257_fu_1837_p2 = (xreg_q0 + xreg_q1);

assign add_ln57_fu_2603_p2 = (p_pc_load_reg_2616 + imm_U_reg_2737);

assign add_ln61_fu_2593_p2 = ($signed(p_pc_load_reg_2616) + $signed(sext_ln45_reg_2726));

assign add_ln66_fu_2584_p2 = ($signed(xreg_q0) + $signed(sext_ln43_reg_2708));

assign and_ln221_fu_2122_p2 = (sext_ln43_reg_2708 & reg_1167);

assign and_ln333_fu_1843_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_777 = ((((((((((icmp_ln96_reg_3269 == 1'd0) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd6)) | ((icmp_ln102_reg_3265 == 1'd1) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd7))) | ((icmp_ln90_reg_3273 == 1'd1) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd5))) | ((icmp_ln84_reg_3277 == 1'd0) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd4))) | ((op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd3))) | ((op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd2))) | (~(funct3_reg_2633 == 3'd1) & ~(funct3_reg_2633 == 3'd5) & ~(funct3_reg_2633 == 3'd4) & ~(funct3_reg_2633 == 3'd6) & ~(funct3_reg_2633 == 3'd7) & (icmp_ln72_reg_3285 == 1'd0) & (op_code_reg_2629 == 7'd99))) | ((icmp_ln78_reg_3281 == 1'd1) & (op_code_reg_2629 == 7'd99) & (funct3_reg_2633 == 3'd1))) | (~(op_code_reg_2629 == 7'd99) & ~(op_code_reg_2629 == 7'd103) & ~(op_code_reg_2629 == 7'd111)));
end

assign ashr_ln237_fu_2181_p2 = $signed(reg_1167) >>> zext_ln237_1_fu_2178_p1;

assign ashr_ln315_fu_1753_p2 = $signed(reg_1167) >>> zext_ln315_2_fu_1750_p1;

assign error = p_error;

assign funct12_fu_1215_p4 = {{memory_q0[31:20]}};

assign funct3_fu_1195_p4 = {{memory_q0[14:12]}};

assign funct7_fu_1205_p4 = {{memory_q0[31:25]}};

assign grp_fu_1098_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1104_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1110_p4 = {{memory_q0[31:16]}};

assign grp_fu_1120_p4 = {{memory_q0[31:24]}};

assign grp_fu_1130_p4 = {{memory_q0[23:16]}};

assign grp_fu_1140_p4 = {{memory_q0[15:8]}};

assign grp_fu_1150_p2 = (p_pc_load_reg_2616 + 32'd4);

assign grp_fu_1157_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1163_p2 = ($signed(p_pc_load_reg_2616) + $signed(sext_ln42_reg_2697));

assign icmp_ln201_fu_2117_p2 = (($signed(xreg_q0) < $signed(sext_ln43_reg_2708)) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_2112_p2 = ((xreg_q0 < sext_ln43_reg_2708) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_1425_p2 = ((funct7_fu_1205_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_1431_p2 = ((funct12_fu_1215_p4 == 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1291_p6 = {{{{{tmp_2_fu_1283_p3}, {tmp_1_fu_1275_p3}}, {tmp_s_fu_1265_p4}}, {tmp_fu_1255_p4}}, {1'd0}};

assign imm_I_fu_1309_p4 = {{memory_q0[31:20]}};

assign imm_J_fu_1361_p6 = {{{{{tmp_2_fu_1283_p3}, {tmp_6_fu_1351_p4}}, {tmp_5_fu_1343_p3}}, {tmp_3_fu_1333_p4}}, {1'd0}};

assign imm_U_fu_1417_p3 = {{tmp_9_fu_1407_p4}, {12'd0}};

assign lshr_ln234_fu_2198_p2 = reg_1167 >> zext_ln234_1_fu_2195_p1;

assign lshr_ln312_fu_1774_p2 = reg_1167 >> zext_ln312_2_fu_1771_p1;

assign lshr_ln_fu_1176_p4 = {{p_pc[18:2]}};

assign op_code_fu_1191_p1 = memory_q0[6:0];

assign or_ln218_fu_2132_p2 = (sext_ln43_reg_2708 | reg_1167);

assign or_ln325_fu_1736_p2 = (xreg_q1 | xreg_q0);

assign p_and_t3_fu_2332_p3 = {{1'd0}, {sub_ln165_fu_2327_p2}};

assign p_and_t_fu_2402_p3 = {{1'd0}, {sub_ln115_fu_2397_p2}};

assign pc = ap_phi_mux_p_0_0_02598_phi_fu_1077_p18;

assign pos_1_fu_2321_p3 = ((tmp_12_reg_3066[0:0] == 1'b1) ? sub_ln164_1_fu_2315_p2 : trunc_ln164_2_reg_3072);

assign pos_fu_2391_p3 = ((tmp_10_reg_3088[0:0] == 1'b1) ? sub_ln114_1_fu_2385_p2 : trunc_ln114_2_reg_3094);

assign rs1_fu_1225_p4 = {{memory_q0[19:15]}};

assign rs2_fu_1235_p4 = {{memory_q0[24:20]}};

assign select_ln115_fu_2423_p3 = ((tmp_10_reg_3088[0:0] == 1'b1) ? sub_ln115_1_fu_2410_p2 : tmp_11_fu_2416_p3);

assign select_ln165_fu_2353_p3 = ((tmp_12_reg_3066[0:0] == 1'b1) ? sub_ln165_1_fu_2340_p2 : tmp_13_fu_2346_p3);

assign sext_ln114_1_fu_2259_p1 = imm_I_reg_2702;

assign sext_ln114_fu_2256_p1 = imm_I_reg_2702;

assign sext_ln119_fu_2074_p1 = $signed(trunc_ln119_fu_2070_p1);

assign sext_ln121_fu_2061_p1 = $signed(grp_fu_1140_p4);

assign sext_ln123_fu_2052_p1 = $signed(grp_fu_1130_p4);

assign sext_ln125_fu_2043_p1 = $signed(grp_fu_1120_p4);

assign sext_ln130_fu_2034_p1 = $signed(trunc_ln130_fu_2030_p1);

assign sext_ln132_fu_2021_p1 = $signed(grp_fu_1110_p4);

assign sext_ln164_1_fu_2211_p1 = tmp_4_reg_2731;

assign sext_ln164_fu_2208_p1 = tmp_4_reg_2731;

assign sext_ln42_fu_1305_p1 = $signed(imm_B_fu_1291_p6);

assign sext_ln43_fu_1319_p1 = imm_I_fu_1309_p4;

assign sext_ln45_fu_1375_p1 = $signed(imm_J_fu_1361_p6);

assign shl_ln225_fu_2102_p2 = reg_1167 << zext_ln225_1_fu_2099_p1;

assign shl_ln271_fu_1813_p2 = reg_1167 << zext_ln271_2_fu_1810_p1;

assign sub_ln114_1_fu_2385_p2 = (17'd0 - trunc_ln114_1_fu_2375_p4);

assign sub_ln114_fu_2370_p2 = (19'd0 - add_ln114_1_reg_3083);

assign sub_ln115_1_fu_2410_p2 = (3'd0 - p_and_t_fu_2402_p3);

assign sub_ln115_fu_2397_p2 = (2'd0 - trunc_ln114_3_reg_3077);

assign sub_ln164_1_fu_2315_p2 = (17'd0 - trunc_ln164_1_fu_2305_p4);

assign sub_ln164_fu_2300_p2 = (19'd0 - add_ln164_1_reg_3061);

assign sub_ln165_1_fu_2340_p2 = (3'd0 - p_and_t3_fu_2332_p3);

assign sub_ln165_fu_2327_p2 = (2'd0 - trunc_ln164_3_reg_3055);

assign sub_ln261_fu_1823_p2 = (xreg_q1 - xreg_q0);

assign tmp_11_fu_2416_p3 = {{1'd0}, {trunc_ln114_3_reg_3077}};

assign tmp_13_fu_2346_p3 = {{1'd0}, {trunc_ln164_3_reg_3055}};

assign tmp_1_fu_1275_p3 = memory_q0[32'd7];

assign tmp_22_fu_1942_p5 = {{memory_q0[31:8]}, {trunc_ln169_fu_1938_p1}};

assign tmp_23_fu_1925_p5 = {{memory_q0[31:16]}, {trunc_ln171_fu_1921_p1}, {memory_q0[7:0]}};

assign tmp_24_fu_1908_p5 = {{memory_q0[31:24]}, {trunc_ln173_fu_1904_p1}, {memory_q0[15:0]}};

assign tmp_25_fu_1891_p5 = {{trunc_ln175_fu_1887_p1}, {memory_q0[23:0]}};

assign tmp_26_fu_1874_p5 = {{memory_q0[31:16]}, {trunc_ln180_fu_1870_p1}};

assign tmp_27_fu_1857_p5 = {{trunc_ln182_fu_1853_p1}, {memory_q0[15:0]}};

assign tmp_2_fu_1283_p3 = memory_q0[32'd31];

assign tmp_3_fu_1333_p4 = {{memory_q0[30:21]}};

assign tmp_4_fu_1399_p3 = {{tmp_8_fu_1389_p4}, {tmp_7_fu_1379_p4}};

assign tmp_5_fu_1343_p3 = memory_q0[32'd20];

assign tmp_6_fu_1351_p4 = {{memory_q0[19:12]}};

assign tmp_7_fu_1379_p4 = {{memory_q0[11:7]}};

assign tmp_8_fu_1389_p4 = {{memory_q0[31:25]}};

assign tmp_9_fu_1407_p4 = {{memory_q0[31:12]}};

assign tmp_fu_1255_p4 = {{memory_q0[11:8]}};

assign tmp_s_fu_1265_p4 = {{memory_q0[30:25]}};

assign trunc_ln114_1_fu_2375_p4 = {{sub_ln114_fu_2370_p2[18:2]}};

assign trunc_ln114_3_fu_2272_p1 = add_ln114_fu_2266_p2[1:0];

assign trunc_ln114_fu_2262_p1 = xreg_q0[18:0];

assign trunc_ln119_fu_2070_p1 = memory_q0[7:0];

assign trunc_ln130_fu_2030_p1 = memory_q0[15:0];

assign trunc_ln140_fu_2004_p1 = memory_q0[7:0];

assign trunc_ln151_fu_1964_p1 = memory_q0[15:0];

assign trunc_ln164_1_fu_2305_p4 = {{sub_ln164_fu_2300_p2[18:2]}};

assign trunc_ln164_3_fu_2224_p1 = add_ln164_fu_2218_p2[1:0];

assign trunc_ln164_fu_2214_p1 = xreg_q0[18:0];

assign trunc_ln169_fu_1938_p1 = xreg_q1[7:0];

assign trunc_ln171_fu_1921_p1 = xreg_q1[7:0];

assign trunc_ln173_fu_1904_p1 = xreg_q1[7:0];

assign trunc_ln175_fu_1887_p1 = xreg_q1[7:0];

assign trunc_ln180_fu_1870_p1 = xreg_q0[15:0];

assign trunc_ln182_fu_1853_p1 = xreg_q0[15:0];

assign trunc_ln271_fu_1806_p1 = xreg_q1[4:0];

assign trunc_ln312_fu_1767_p1 = xreg_q1[4:0];

assign trunc_ln315_fu_1746_p1 = xreg_q0[4:0];

assign xor_ln215_fu_2142_p2 = (sext_ln43_reg_2708 ^ reg_1167);

assign xor_ln303_fu_1780_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln102_1_fu_1669_p1 = rs2_fu_1235_p4;

assign zext_ln102_fu_1664_p1 = rs1_fu_1225_p4;

assign zext_ln114_1_fu_2252_p1 = xreg_q0;

assign zext_ln114_fu_1659_p1 = rs1_fu_1225_p4;

assign zext_ln119_1_fu_2079_p1 = rd_reg_2657;

assign zext_ln119_fu_2536_p1 = pos_reg_3119;

assign zext_ln121_1_fu_2066_p1 = rd_reg_2657;

assign zext_ln121_fu_2532_p1 = pos_reg_3119;

assign zext_ln123_1_fu_2057_p1 = rd_reg_2657;

assign zext_ln123_fu_2528_p1 = pos_reg_3119;

assign zext_ln125_1_fu_2048_p1 = rd_reg_2657;

assign zext_ln125_fu_2524_p1 = pos_reg_3119;

assign zext_ln130_1_fu_2039_p1 = rd_reg_2657;

assign zext_ln130_fu_2520_p1 = pos_reg_3119;

assign zext_ln132_1_fu_2026_p1 = rd_reg_2657;

assign zext_ln132_fu_2516_p1 = pos_reg_3119;

assign zext_ln136_1_fu_2017_p1 = rd_reg_2657;

assign zext_ln136_fu_2512_p1 = pos_reg_3119;

assign zext_ln140_1_fu_2008_p1 = trunc_ln140_fu_2004_p1;

assign zext_ln140_2_fu_2013_p1 = rd_reg_2657;

assign zext_ln140_fu_2508_p1 = pos_reg_3119;

assign zext_ln142_1_fu_1995_p1 = grp_fu_1140_p4;

assign zext_ln142_2_fu_2000_p1 = rd_reg_2657;

assign zext_ln142_fu_2504_p1 = pos_reg_3119;

assign zext_ln144_1_fu_1986_p1 = grp_fu_1130_p4;

assign zext_ln144_2_fu_1991_p1 = rd_reg_2657;

assign zext_ln144_fu_2500_p1 = pos_reg_3119;

assign zext_ln146_1_fu_1977_p1 = grp_fu_1120_p4;

assign zext_ln146_2_fu_1982_p1 = rd_reg_2657;

assign zext_ln146_fu_2496_p1 = pos_reg_3119;

assign zext_ln151_1_fu_1968_p1 = trunc_ln151_fu_1964_p1;

assign zext_ln151_2_fu_1973_p1 = rd_reg_2657;

assign zext_ln151_fu_2492_p1 = pos_reg_3119;

assign zext_ln153_1_fu_1955_p1 = grp_fu_1110_p4;

assign zext_ln153_2_fu_1960_p1 = rd_reg_2657;

assign zext_ln153_fu_2488_p1 = pos_reg_3119;

assign zext_ln164_1_fu_2204_p1 = xreg_q0;

assign zext_ln164_fu_1654_p1 = rs1_fu_1225_p4;

assign zext_ln169_1_fu_2484_p1 = pos_1_reg_3099;

assign zext_ln169_fu_2480_p1 = rs2_reg_2646;

assign zext_ln171_1_fu_2476_p1 = pos_1_reg_3099;

assign zext_ln171_fu_2472_p1 = rs2_reg_2646;

assign zext_ln173_1_fu_2468_p1 = pos_1_reg_3099;

assign zext_ln173_fu_2464_p1 = rs2_reg_2646;

assign zext_ln175_1_fu_2460_p1 = pos_1_reg_3099;

assign zext_ln175_fu_2456_p1 = rs2_reg_2646;

assign zext_ln180_1_fu_2452_p1 = pos_1_reg_3099;

assign zext_ln180_fu_2448_p1 = rs2_reg_2646;

assign zext_ln182_1_fu_2444_p1 = pos_1_reg_3099;

assign zext_ln182_fu_2440_p1 = rs2_reg_2646;

assign zext_ln186_1_fu_2436_p1 = pos_1_reg_3099;

assign zext_ln186_fu_2360_p1 = rs2_reg_2646;

assign zext_ln198_1_fu_2174_p1 = rd_reg_2657;

assign zext_ln198_fu_1633_p1 = rs1_fu_1225_p4;

assign zext_ln201_1_fu_2164_p1 = icmp_ln201_reg_3040;

assign zext_ln201_fu_1628_p1 = rs1_fu_1225_p4;

assign zext_ln202_fu_2160_p1 = rd_reg_2657;

assign zext_ln208_1_fu_2156_p1 = icmp_ln208_reg_3035;

assign zext_ln208_fu_1623_p1 = rs1_fu_1225_p4;

assign zext_ln209_fu_2152_p1 = rd_reg_2657;

assign zext_ln215_1_fu_2148_p1 = rd_reg_2657;

assign zext_ln215_fu_1618_p1 = rs1_fu_1225_p4;

assign zext_ln218_1_fu_2138_p1 = rd_reg_2657;

assign zext_ln218_fu_1613_p1 = rs1_fu_1225_p4;

assign zext_ln221_1_fu_2128_p1 = rd_reg_2657;

assign zext_ln221_fu_1608_p1 = rs1_fu_1225_p4;

assign zext_ln225_1_fu_2099_p1 = imm_I2_reg_2719;

assign zext_ln225_2_fu_2108_p1 = rd_reg_2657;

assign zext_ln225_fu_1603_p1 = rs1_fu_1225_p4;

assign zext_ln234_1_fu_2195_p1 = imm_I2_reg_2719;

assign zext_ln234_2_fu_2191_p1 = rd_reg_2657;

assign zext_ln234_fu_1643_p1 = rs1_fu_1225_p4;

assign zext_ln237_1_fu_2178_p1 = imm_I2_reg_2719;

assign zext_ln237_2_fu_2187_p1 = rd_reg_2657;

assign zext_ln237_fu_1638_p1 = rs1_fu_1225_p4;

assign zext_ln257_1_fu_1570_p1 = rs2_fu_1235_p4;

assign zext_ln257_2_fu_1833_p1 = rd_reg_2657;

assign zext_ln257_fu_1565_p1 = rs1_fu_1225_p4;

assign zext_ln261_1_fu_1560_p1 = rs2_fu_1235_p4;

assign zext_ln261_2_fu_1829_p1 = rd_reg_2657;

assign zext_ln261_fu_1555_p1 = rs1_fu_1225_p4;

assign zext_ln271_1_fu_1550_p1 = rs2_fu_1235_p4;

assign zext_ln271_2_fu_1810_p1 = trunc_ln271_reg_3005;

assign zext_ln271_3_fu_1819_p1 = rd_reg_2657;

assign zext_ln271_fu_1545_p1 = rs1_fu_1225_p4;

assign zext_ln279_1_fu_1534_p1 = rs2_fu_1235_p4;

assign zext_ln279_2_fu_1802_p1 = icmp_ln279_reg_3000;

assign zext_ln279_fu_1529_p1 = rs1_fu_1225_p4;

assign zext_ln280_fu_1798_p1 = rd_reg_2657;

assign zext_ln291_1_fu_1518_p1 = rs2_fu_1235_p4;

assign zext_ln291_2_fu_1794_p1 = icmp_ln291_reg_2995;

assign zext_ln291_fu_1513_p1 = rs1_fu_1225_p4;

assign zext_ln292_fu_1790_p1 = rd_reg_2657;

assign zext_ln303_1_fu_1502_p1 = rs2_fu_1235_p4;

assign zext_ln303_2_fu_1786_p1 = rd_reg_2657;

assign zext_ln303_fu_1497_p1 = rs1_fu_1225_p4;

assign zext_ln312_1_fu_1480_p1 = rs2_fu_1235_p4;

assign zext_ln312_2_fu_1771_p1 = trunc_ln312_reg_2980;

assign zext_ln312_3_fu_1763_p1 = rd_reg_2657;

assign zext_ln312_fu_1475_p1 = rs1_fu_1225_p4;

assign zext_ln315_1_fu_1470_p1 = rs2_fu_1235_p4;

assign zext_ln315_2_fu_1750_p1 = trunc_ln315_reg_2970;

assign zext_ln315_3_fu_1759_p1 = rd_reg_2657;

assign zext_ln315_fu_1465_p1 = rs1_fu_1225_p4;

assign zext_ln325_1_fu_1460_p1 = rs2_fu_1235_p4;

assign zext_ln325_2_fu_1742_p1 = rd_reg_2657;

assign zext_ln325_fu_1455_p1 = rs1_fu_1225_p4;

assign zext_ln333_1_fu_1592_p1 = rs2_fu_1235_p4;

assign zext_ln333_2_fu_1849_p1 = rd_reg_2657;

assign zext_ln333_fu_1587_p1 = rs1_fu_1225_p4;

assign zext_ln33_fu_1186_p1 = lshr_ln_fu_1176_p4;

assign zext_ln54_fu_2612_p1 = rd_reg_2657;

assign zext_ln57_fu_2608_p1 = rd_reg_2657;

assign zext_ln60_fu_2589_p1 = rd_reg_2657;

assign zext_ln65_fu_2576_p1 = rd_reg_2657;

assign zext_ln66_fu_2580_p1 = rs1_reg_2641;

assign zext_ln72_1_fu_1719_p1 = rs2_fu_1235_p4;

assign zext_ln72_fu_1714_p1 = rs1_fu_1225_p4;

assign zext_ln78_1_fu_1709_p1 = rs2_fu_1235_p4;

assign zext_ln78_fu_1704_p1 = rs1_fu_1225_p4;

assign zext_ln84_1_fu_1699_p1 = rs2_fu_1235_p4;

assign zext_ln84_fu_1694_p1 = rs1_fu_1225_p4;

assign zext_ln90_1_fu_1689_p1 = rs2_fu_1235_p4;

assign zext_ln90_fu_1684_p1 = rs1_fu_1225_p4;

assign zext_ln96_1_fu_1679_p1 = rs2_fu_1235_p4;

assign zext_ln96_fu_1674_p1 = rs1_fu_1225_p4;

always @ (posedge ap_clk) begin
    sext_ln42_reg_2697[0] <= 1'b0;
    sext_ln45_reg_2726[0] <= 1'b0;
    imm_U_reg_2737[11:0] <= 12'b000000000000;
end

endmodule //processor
