/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az214-99
+ date
Sat Dec  4 06:36:34 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1638599794
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Dec 04 2021 (06:29:05)
Run date:          Dec 04 2021 (06:36:34+0000)
Run host:          fv-az214-99.1aolvm3ja0pufmfb1mjwo52tze.gx.internal.cloudapp.net (pid=99630)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az214-99
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7118764KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=6a12a997-2ec7-ba44-9225-68278020cdf7, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.11.0-1021-azure, OSVersion="#22~20.04.1-Ubuntu SMP Fri Oct 29 01:11:25 UTC 2021", HostName=fv-az214-99, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7118764KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00268234 sec
      iterations=10000000... time=0.0417474 sec
      iterations=100000000... time=0.30638 sec
      iterations=400000000... time=1.19763 sec
      iterations=400000000... time=0.88928 sec
      result: 2.59446 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00314966 sec
      iterations=10000000... time=0.0312293 sec
      iterations=100000000... time=0.328661 sec
      iterations=300000000... time=0.983345 sec
      iterations=600000000... time=1.9608 sec
      result: 9.79194 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202691 sec
      iterations=10000000... time=0.0206152 sec
      iterations=100000000... time=0.218504 sec
      iterations=500000000... time=1.05911 sec
      result: 7.5535 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149208 sec
      iterations=10000... time=0.00149358 sec
      iterations=100000... time=0.0153493 sec
      iterations=1000000... time=0.155402 sec
      iterations=7000000... time=1.06062 sec
      result: 1.51517 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000622933 sec
      iterations=10000... time=0.00518127 sec
      iterations=100000... time=0.0514818 sec
      iterations=1000000... time=0.509486 sec
      iterations=2000000... time=1.0356 sec
      result: 5.17799 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7.01e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.9702e-05 sec
      iterations=1000... time=0.000305616 sec
      iterations=10000... time=0.00291465 sec
      iterations=100000... time=0.0311531 sec
      iterations=1000000... time=0.294516 sec
      iterations=4000000... time=1.20183 sec
      result: 81.795 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.4e-06 sec
      iterations=10... time=4.7803e-05 sec
      iterations=100... time=0.000465025 sec
      iterations=1000... time=0.00621052 sec
      iterations=10000... time=0.0461317 sec
      iterations=100000... time=0.480922 sec
      iterations=200000... time=0.956608 sec
      iterations=400000... time=1.82083 sec
      result: 43.1908 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.701e-06 sec
      iterations=10000... time=2.8501e-05 sec
      iterations=100000... time=0.000286415 sec
      iterations=1000000... time=0.00263674 sec
      iterations=10000000... time=0.0270803 sec
      iterations=100000000... time=0.276883 sec
      iterations=400000000... time=1.12421 sec
      result: 0.351317 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.2201e-05 sec
      iterations=10000... time=0.000209611 sec
      iterations=100000... time=0.00201391 sec
      iterations=1000000... time=0.0206271 sec
      iterations=10000000... time=0.214936 sec
      iterations=50000000... time=1.09186 sec
      result: 2.72964 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=6.001e-06 sec
      iterations=100... time=5.8303e-05 sec
      iterations=1000... time=0.000581831 sec
      iterations=10000... time=0.00583421 sec
      iterations=100000... time=0.0607558 sec
      iterations=1000000... time=0.604139 sec
      iterations=2000000... time=1.19076 sec
      result: 41.2778 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.2705e-05 sec
      iterations=100... time=0.000846144 sec
      iterations=1000... time=0.0106219 sec
      iterations=10000... time=0.0804146 sec
      iterations=100000... time=0.838986 sec
      iterations=200000... time=1.60886 sec
      result: 24.4406 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.8902e-05 sec
      iterations=10... time=0.000210511 sec
      iterations=100... time=0.00211471 sec
      iterations=1000... time=0.0222568 sec
      iterations=10000... time=0.225068 sec
      iterations=50000... time=1.13299 sec
      result: 0.0762586 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000125407 sec
      iterations=10... time=0.00075564 sec
      iterations=100... time=0.00864925 sec
      iterations=1000... time=0.0777058 sec
      iterations=10000... time=0.790385 sec
      iterations=20000... time=1.6058 sec
      result: 0.151538 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00424702 sec
      iterations=10... time=0.0405857 sec
      iterations=100... time=0.413035 sec
      iterations=300... time=1.24886 sec
      result: 0.355894 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00281545 sec
      iterations=10000000... time=0.0287211 sec
      iterations=100000000... time=0.296629 sec
      iterations=400000000... time=1.20064 sec
      iterations=400000000... time=0.922594 sec
      result: 2.8772 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00334502 sec
      iterations=10000000... time=0.0331039 sec
      iterations=100000000... time=0.324345 sec
      iterations=300000000... time=0.967619 sec
      iterations=600000000... time=2.05845 sec
      result: 9.32742 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200871 sec
      iterations=10000000... time=0.0204991 sec
      iterations=100000000... time=0.209723 sec
      iterations=500000000... time=1.06824 sec
      result: 7.48892 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000148958 sec
      iterations=10000... time=0.00149913 sec
      iterations=100000... time=0.0152197 sec
      iterations=1000000... time=0.148614 sec
      iterations=7000000... time=1.02143 sec
      result: 1.45918 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000525328 sec
      iterations=10000... time=0.00504861 sec
      iterations=100000... time=0.0539092 sec
      iterations=1000000... time=0.531289 sec
      iterations=2000000... time=1.07216 sec
      result: 5.3608 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5.5e-07 sec
      iterations=10... time=3.05e-06 sec
      iterations=100... time=2.8651e-05 sec
      iterations=1000... time=0.000284215 sec
      iterations=10000... time=0.00301811 sec
      iterations=100000... time=0.0290817 sec
      iterations=1000000... time=0.316866 sec
      iterations=3000000... time=0.92433 sec
      iterations=6000000... time=1.80669 sec
      result: 81.6168 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.65e-06 sec
      iterations=10... time=5.4053e-05 sec
      iterations=100... time=0.000528328 sec
      iterations=1000... time=0.00545354 sec
      iterations=10000... time=0.050711 sec
      iterations=100000... time=0.515567 sec
      iterations=200000... time=1.10107 sec
      result: 35.7121 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.7e-06 sec
      iterations=10000... time=4.1652e-05 sec
      iterations=100000... time=0.000286415 sec
      iterations=1000000... time=0.00338873 sec
      iterations=10000000... time=0.030632 sec
      iterations=100000000... time=0.318975 sec
      iterations=300000000... time=0.888971 sec
      iterations=600000000... time=1.80468 sec
      result: 0.375974 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.0001e-05 sec
      iterations=10000... time=0.000189959 sec
      iterations=100000... time=0.00313146 sec
      iterations=1000000... time=0.0197448 sec
      iterations=10000000... time=0.187569 sec
      iterations=60000000... time=1.16524 sec
      result: 2.42758 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=4.55e-06 sec
      iterations=100... time=4.2952e-05 sec
      iterations=1000... time=0.000433922 sec
      iterations=10000... time=0.00444658 sec
      iterations=100000... time=0.0446595 sec
      iterations=1000000... time=0.457908 sec
      iterations=2000000... time=0.895091 sec
      iterations=4000000... time=1.78828 sec
      result: 54.9712 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.601e-06 sec
      iterations=10... time=7.6104e-05 sec
      iterations=100... time=0.00076074 sec
      iterations=1000... time=0.00821878 sec
      iterations=10000... time=0.0813731 sec
      iterations=100000... time=0.826144 sec
      iterations=200000... time=1.6277 sec
      result: 24.1577 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.95e-06 sec
      iterations=10... time=2.4501e-05 sec
      iterations=100... time=0.000243113 sec
      iterations=1000... time=0.00248008 sec
      iterations=10000... time=0.0254581 sec
      iterations=100000... time=0.274942 sec
      iterations=400000... time=1.08614 sec
      result: 0.268475 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.3501e-05 sec
      iterations=10... time=0.000116106 sec
      iterations=100... time=0.00117456 sec
      iterations=1000... time=0.0120763 sec
      iterations=10000... time=0.121936 sec
      iterations=90000... time=1.14342 sec
      result: 0.459045 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00102335 sec
      iterations=10... time=0.0120203 sec
      iterations=100... time=0.106362 sec
      iterations=1000... time=1.0621 sec
      result: 1.39492 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Dec  4 06:37:36 UTC 2021
+ echo Done.
Done.
  Elapsed time: 62.5 s
