// Seed: 2799875208
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wand id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7,
    output wand id_8,
    input uwire id_9#(.id_14(1)),
    input wand id_10,
    input tri1 id_11,
    input wor id_12
);
endmodule
module module_1 #(
    parameter id_5 = 32'd2
) (
    input supply0 id_0,
    input wand id_1,
    input wor id_2,
    input wand id_3,
    input wire id_4,
    output wire _id_5,
    input tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wire id_11
);
  logic ["" : id_5] id_13;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_9,
      id_4,
      id_8,
      id_4,
      id_4,
      id_7,
      id_8,
      id_0,
      id_0,
      id_1,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
