# SDMMC clock stop and read wait conditions

**Source**: Page 98, Chunk 761  
**Category**: SDMMC clock stop and read wait conditions  
**Chunk Index**: 761

---

Figure 720. Clock stop with SDMMC_CK for DDR50, SDR50, SDR104. . . . . . . . . . . . . . . . . . . . . . 2417
Figure 721. Read Wait with SDMMC_CK < 50 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2418
Figure 722. Read Wait with SDMMC_CK > 50 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2419

---

**AI Reasoning**: The content discusses specific conditions related to SDMMC clock stop and read wait scenarios, which are features of the microcontroller's SDMMC interface. Grouping it under 'features' makes it easily discoverable for users looking for information on SDMMC functionalities.
