INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5bit_tb
