#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 05 00:45:44 2017
# Process ID: 9548
# Current directory: D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1
# Command line: vivado.exe -log AUDIO_FX_TOP.vds -mode batch -messageDb vivado.pb -notrace -source AUDIO_FX_TOP.tcl
# Log file: D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/AUDIO_FX_TOP.vds
# Journal file: D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AUDIO_FX_TOP.tcl -notrace
Command: synth_design -top AUDIO_FX_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11148 
WARNING: [Synth 8-2611] redeclaration of ansi port clk_5Hz is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:29]
WARNING: [Synth 8-976] clk_5Hz has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:29]
WARNING: [Synth 8-2654] second declaration of clk_5Hz ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:29]
INFO: [Synth 8-994] clk_5Hz is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkSo is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:29]
WARNING: [Synth 8-976] clkSo has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:29]
WARNING: [Synth 8-2654] second declaration of clkSo ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:29]
INFO: [Synth 8-994] clkSo is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkRe is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:29]
WARNING: [Synth 8-976] clkRe has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:29]
WARNING: [Synth 8-2654] second declaration of clkRe ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:29]
INFO: [Synth 8-994] clkRe is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkMi is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:29]
WARNING: [Synth 8-976] clkMi has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:29]
WARNING: [Synth 8-2654] second declaration of clkMi ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:29]
INFO: [Synth 8-994] clkMi is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkLa is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:29]
WARNING: [Synth 8-976] clkLa has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:29]
WARNING: [Synth 8-2654] second declaration of clkLa ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:29]
INFO: [Synth 8-994] clkLa is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkFa is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:29]
WARNING: [Synth 8-976] clkFa has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:29]
WARNING: [Synth 8-2654] second declaration of clkFa ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:29]
INFO: [Synth 8-994] clkFa is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkDo is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:29]
WARNING: [Synth 8-976] clkDo has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:29]
WARNING: [Synth 8-2654] second declaration of clkDo ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:29]
INFO: [Synth 8-994] clkDo is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_20kHz is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:29]
WARNING: [Synth 8-976] clk_20kHz has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:29]
WARNING: [Synth 8-2654] second declaration of clk_20kHz ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:29]
INFO: [Synth 8-994] clk_20kHz is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_50MHz is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:29]
WARNING: [Synth 8-976] clk_50MHz has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:29]
WARNING: [Synth 8-2654] second declaration of clk_50MHz ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:29]
INFO: [Synth 8-994] clk_50MHz is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:25]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 283.434 ; gain = 76.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'clk_5HZ' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_5HZ' (1#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_20kHz' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_20kHz' (2#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_50MHz' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_50MHz' (3#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (4#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'Playback' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/Playback.v:23]
INFO: [Synth 8-638] synthesizing module 'dff' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'dff' (5#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-9548-LAPTOP-VOM5DAG2/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (6#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-9548-LAPTOP-VOM5DAG2/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Playback' (7#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/Playback.v:23]
INFO: [Synth 8-638] synthesizing module 'VolumeControl' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/VolumeControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'VolumeControl' (8#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/VolumeControl.v:23]
WARNING: [Synth 8-387] label required on module instance [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:80]
INFO: [Synth 8-638] synthesizing module 'Delay' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/Delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'Delay' (9#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/Delay.v:23]
INFO: [Synth 8-638] synthesizing module 'instrument' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/instrument.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_do' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_do' (10#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_re' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_re' (11#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_mi' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_mi' (12#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_fa' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_fa' (13#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_so' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_so' (14#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_la' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_la' (15#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrument' (16#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/instrument.v:23]
WARNING: [Synth 8-387] label required on module instance [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:84]
INFO: [Synth 8-638] synthesizing module 'VoiceCountdown' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/VoiceCountdown.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_8kHz' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_8kHz.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_8kHz' (17#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_8kHz.v:23]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-9548-LAPTOP-VOM5DAG2/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_1' (18#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-9548-LAPTOP-VOM5DAG2/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'VoiceCountdown' (19#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/VoiceCountdown.v:23]
INFO: [Synth 8-638] synthesizing module 'Seven_segment_LED_Display_Controller' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'Seven_segment_LED_Display_Controller' (20#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (21#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (22#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 410.121 ; gain = 202.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 410.121 ; gain = 202.906
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'pb/dmg0' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/Playback.v:48]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_1' instantiated as 'nolabel_line84/dmg1' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/VoiceCountdown.v:90]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-9548-LAPTOP-VOM5DAG2/dcp/dist_mem_gen_0_in_context.xdc] for cell 'pb/dmg0'
Finished Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-9548-LAPTOP-VOM5DAG2/dcp/dist_mem_gen_0_in_context.xdc] for cell 'pb/dmg0'
Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-9548-LAPTOP-VOM5DAG2/dcp_2/dist_mem_gen_1_in_context.xdc] for cell 'nolabel_line84/dmg1'
Finished Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-9548-LAPTOP-VOM5DAG2/dcp_2/dist_mem_gen_1_in_context.xdc] for cell 'nolabel_line84/dmg1'
Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:114]
Finished Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/AUDIO_FX_TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AUDIO_FX_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AUDIO_FX_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 764.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 764.621 ; gain = 557.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 764.621 ; gain = 557.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 764.621 ; gain = 557.406
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_5Hz0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_20kHz0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkDo0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkRe0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkMi0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkFa0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkSo0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkLa0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_8kHz0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'led_reg[2:0]' into 'current_count_reg[2:0]' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/VoiceCountdown.v:66]
INFO: [Synth 8-5544] ROM "currentStart" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:19 ; elapsed = 00:05:26 . Memory (MB): peak = 764.621 ; gain = 557.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Delay__GB0        |           1|     17868|
|2     |Delay__GB1        |           1|     17856|
|3     |Delay__GB2        |           1|     13048|
|4     |Delay__GB3        |           1|     17604|
|5     |AUDIO_FX_TOP__GC0 |           1|      8612|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 5005  
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  16 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AUDIO_FX_TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module Delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 5001  
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module clk_5HZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_20kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_50MHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module SPI 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_5HZ__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Playback 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_5HZ__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module VolumeControl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module clk_do 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_re 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_mi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_fa 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_so 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_la 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_8kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VoiceCountdown 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module Seven_segment_LED_Display_Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module DA2RefComp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:05:22 ; elapsed = 00:05:29 . Memory (MB): peak = 764.621 ; gain = 557.406
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "buttonD/clk5Hz/clk_5Hz0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkDO/clkDo0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkRE/clkRe0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkMI/clkMi0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkFA/clkFa0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkSO/clkSo0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkLA/clkLa0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk8k/clk_8kHz0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP COUNT0, operation Mode is: A*(B:0x1900).
DSP Report: operator COUNT0 is absorbed into DSP COUNT0.
INFO: [Synth 8-5546] ROM "clk5/clk_5Hz0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk20k/clk_20kHz0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pb/debouncer/clk5Hz/clk_5Hz0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:47 ; elapsed = 00:06:57 . Memory (MB): peak = 764.621 ; gain = 557.406
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:06:47 ; elapsed = 00:06:57 . Memory (MB): peak = 764.621 ; gain = 557.406

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Delay__GB0        |           1|     17892|
|2     |Delay__GB1        |           1|     17856|
|3     |Delay__GB2        |           1|     13048|
|4     |Delay__GB3        |           1|     17604|
|5     |AUDIO_FX_TOP__GC0 |           1|      8611|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VoiceCountdown | A*(B:0x1900) | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\nolabel_line84/currentStart_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\nolabel_line84/change_reg )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:02 ; elapsed = 00:07:13 . Memory (MB): peak = 764.621 ; gain = 557.406
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:07:02 ; elapsed = 00:07:13 . Memory (MB): peak = 764.621 ; gain = 557.406

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Delay__GB0        |           1|     17892|
|2     |Delay__GB1        |           1|     17856|
|3     |Delay__GB2        |           1|     12881|
|4     |Delay__GB3        |           1|     17604|
|5     |AUDIO_FX_TOP__GC0 |           1|      2206|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:20 ; elapsed = 00:07:33 . Memory (MB): peak = 764.621 ; gain = 557.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:23 ; elapsed = 00:07:36 . Memory (MB): peak = 765.234 ; gain = 558.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Delay__GB0        |           1|     17892|
|2     |Delay__GB1        |           1|     17856|
|3     |Delay__GB2        |           1|     12881|
|4     |Delay__GB3        |           1|     17604|
|5     |AUDIO_FX_TOP__GC0 |           1|      2206|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:30 ; elapsed = 00:07:43 . Memory (MB): peak = 779.598 ; gain = 572.383
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:07:30 ; elapsed = 00:07:43 . Memory (MB): peak = 779.598 ; gain = 572.383

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:07:30 ; elapsed = 00:07:43 . Memory (MB): peak = 779.598 ; gain = 572.383
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:31 ; elapsed = 00:07:44 . Memory (MB): peak = 779.598 ; gain = 572.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:31 ; elapsed = 00:07:44 . Memory (MB): peak = 779.598 ; gain = 572.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:32 ; elapsed = 00:07:45 . Memory (MB): peak = 779.598 ; gain = 572.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:32 ; elapsed = 00:07:45 . Memory (MB): peak = 779.598 ; gain = 572.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:32 ; elapsed = 00:07:45 . Memory (MB): peak = 779.598 ; gain = 572.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:32 ; elapsed = 00:07:45 . Memory (MB): peak = 779.598 ; gain = 572.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Delay__GB0  | memory_reg[4999][11] | 1487   | 12    | NO           | YES                | YES               | 0      | 564     | 
|Delay__GB1  | memory_reg[3512][11] | 1488   | 12    | NO           | YES                | YES               | 0      | 564     | 
|Delay__GB2  | memory_reg[557][11]  | 558    | 12    | NO           | NO                 | YES               | 0      | 216     | 
|Delay__GB3  | memory_reg[2024][11] | 1467   | 12    | NO           | YES                | YES               | 0      | 552     | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[4999] | 8192   | 12         | 0      | 3072    | 1536   | 768    | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_1 |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |dist_mem_gen_1 |     1|
|3     |BUFG           |     2|
|4     |CARRY4         |    96|
|5     |DSP48E1        |     1|
|6     |LUT1           |   330|
|7     |LUT2           |    76|
|8     |LUT3           |    77|
|9     |LUT4           |    78|
|10    |LUT5           |    56|
|11    |LUT6           |   631|
|12    |MUXF7          |  1634|
|13    |MUXF8          |   816|
|14    |SRLC32E        |  4968|
|15    |FDRE           |   492|
|16    |FDSE           |     7|
|17    |IBUF           |    20|
|18    |OBUF           |    33|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------+-------------------------------------+------+
|      |Instance         |Module                               |Cells |
+------+-----------------+-------------------------------------+------+
|1     |top              |                                     |  9341|
|2     |  clk20k         |clk_20kHz                            |    34|
|3     |  clk5           |clk_5HZ                              |    64|
|4     |  clk50M         |clk_50MHz                            |     4|
|5     |  ins            |instrument                           |   295|
|6     |    clkDO        |clk_do                               |    49|
|7     |    clkFA        |clk_fa                               |    50|
|8     |    clkLA        |clk_la                               |    47|
|9     |    clkMI        |clk_mi                               |    52|
|10    |    clkRE        |clk_re                               |    48|
|11    |    clkSO        |clk_so                               |    49|
|12    |  nolabel_line80 |Delay                                |  8032|
|13    |  nolabel_line84 |VoiceCountdown                       |   156|
|14    |    clk8k        |clk_8kHz                             |    36|
|15    |  pb             |Playback                             |   111|
|16    |    debouncer    |dff_1                                |    67|
|17    |      clk5Hz     |clk_5HZ_2                            |    64|
|18    |  seven          |Seven_segment_LED_Display_Controller |    97|
|19    |  u1             |SPI                                  |   100|
|20    |  u2             |DA2RefComp                           |    48|
|21    |  vc             |VolumeControl                        |   345|
|22    |    buttonD      |dff                                  |    67|
|23    |      clk5Hz     |clk_5HZ_0                            |    64|
+------+-----------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:32 ; elapsed = 00:07:45 . Memory (MB): peak = 779.598 ; gain = 572.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:00 ; elapsed = 00:07:29 . Memory (MB): peak = 779.598 ; gain = 217.883
Synthesis Optimization Complete : Time (s): cpu = 00:07:32 ; elapsed = 00:07:45 . Memory (MB): peak = 779.598 ; gain = 572.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'AUDIO_FX_TOP' is not ideal for floorplanning, since the cellview 'Delay' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  SRLC32E => SRL16E: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:34 ; elapsed = 00:07:45 . Memory (MB): peak = 779.598 ; gain = 572.383
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 779.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 05 00:53:35 2017...
