set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) P65C816.sv ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) AddrGen.sv ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) BCDAdder.v ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) AddSubBCD.sv ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ALU.sv ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) bit_adder.v ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) adder4.v ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) mcode.sv ]
