WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2514297 heartbeat IPC: 3.977 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 50 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2514298 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 50 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2514298 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 191492366 heartbeat IPC: 0.05292 cumulative IPC: 0.05292 (Simulation time: 00 hr 15 min 02 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 188978069 cumulative IPC: 0.05292 (Simulation time: 00 hr 15 min 02 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 188978069 cumulative IPC: 0.05292 (Simulation time: 00 hr 15 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.05292 instructions: 10000000 cycles: 188978069
CPU 0 Branch Prediction Accuracy: 64.72% MPKI: 104.2 Average ROB Occupancy at Mispredict: 1.973
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.478
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 104
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1480942 HIT:     594504 MISS:     886438
LLC LOAD         ACCESS:    1322617 HIT:     486639 MISS:     835978
LLC RFO          ACCESS:       7075 HIT:       2716 MISS:       4359
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      81351 HIT:      81347 MISS:          4
LLC TRANSLATION  ACCESS:      69899 HIT:      23802 MISS:      46097
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 240.9 cycles
cpu0_DTLB TOTAL        ACCESS:    3381619 HIT:     868984 MISS:    2512635
cpu0_DTLB LOAD         ACCESS:    3381619 HIT:     868984 MISS:    2512635
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.27 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3635242 HIT:     804141 MISS:    2831101
cpu0_L1D LOAD         ACCESS:    3312298 HIT:     582886 MISS:    2729412
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     228130 HIT:     214090 MISS:      14040
cpu0_L1D TRANSLATION  ACCESS:      94814 HIT:       7165 MISS:      87649
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 92.07 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1863149 HIT:     463558 MISS:    1399591
cpu0_L2C LOAD         ACCESS:    1667296 HIT:     344679 MISS:    1322617
cpu0_L2C RFO          ACCESS:      10086 HIT:       3011 MISS:       7075
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      98338 HIT:      98338 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      87429 HIT:      17530 MISS:      69899
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 173.2 cycles
cpu0_STLB TOTAL        ACCESS:    1510452 HIT:    1439897 MISS:      70555
cpu0_STLB LOAD         ACCESS:    1510452 HIT:    1439897 MISS:      70555
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 290.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       9232
  ROW_BUFFER_MISS:     877068
 AVG DBUS CONGESTED CYCLE: 3.95
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4989
  FULL:      57578
