mads 2.0.6 build 58 (28 Jan 17)
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus\display_list.asm
     1 					ICL 'display_list_const.asm'
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus\display_list_const.asm
     1 = 0230			DLIST   = $230
     2 = 0230			DLISTL  = $230 ; display list pointer low byte
     3 = 0231			DLISTH  = $231 ;                      high byte
     4 = D01A			COLBG	= $D01A 
     5 = D016			COLPF0	= $D016  
     6 = D017			COLPF1	= $D017  
     7 = D018			COLPF2	= $D018  
     8 = D019			COLPF3	= $D019
     9 = 02C4			COLOR0	= $02C4
    10 = 02C5			COLOR1	= $02C5
    11 = 02C6			COLOR2	= $02C6
    12 = 02C7			COLOR3	= $02C7
    13 = 02C8			COLOR4 	= $02C8
    14 = 022F			SDMCTL  = $022F
    15 = D400			DMACTL  = $D400
    16 = 0200			VDSLST  = $0200 ; display list interrupt vector
    17 = D40E			NMEN	= $D40E
    18 = D40E			NMIEN	= $D40E ; bit 7
    19
    20
    21 				;     SAVMSC $0058,2       (88): pointer to current screen for CIO commands
    22 				;     RAMTOP $006A        (106): start-of-ROM pointer (MSB only)
    23 				;     VDSLST $0200,2      (512): DLI vector
    24 				;     RAMSIZ $02E4        (740): permanent start-of-ROM pointer (MSB only)
    25 				;     DLISTL $D402      (54274): display list pointer low byte
    26 				;     DLISTH $D403      (54275):     "    high byte
    27 				;     HSCROL $D404      (54276): horizontal scroll register
    28 				;     VSCROL $D405      (54277): vertical scroll register
    29 				;     NMIEN  $D40E      (54286): NMI enable (DLIs)
    30 				;     
    31 				;     
    32 				;                               Shadow registers
    33 				;     
    34 				;     
    35 				;     SDLSTL $0230        (560): DLISTL
    36 				;     SDLSTH $0231        (561): DLISTH
     2
     3 					org $3800
     4
     5 				; DL for first buffer	
     6 FFFF> 3800-39E1> 70 70 + dl_antic_1	dta $70,$70,$70              ; 3x8 empty scanlines
     7 3803 4F 00 00				dta b($4f),a(screen_mem_1)   ; $0f - mode, $40 - addr of 1/3 screen bitmap 
     8 3806 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)               ; 63 lines of $0f 
     9 3845 4F 00 00				dta b($4f),a(screen_mem_1_1) ; $0f - mode, $40 - addr of 2/3 screen bitmap
    10 3848 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)	             ; 63 lines of $0f 
    11 3887 4F 00 00				dta b($4f),a(screen_mem_1_2) ; $0f - mode, $40 - addr of 3/3 screen bitmap
    12 388A 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)               ; 63 lines of $0f
    13 38C9 C1 00 38				dta b($c1),a(dl_antic_1)     ; jump to DL start and trigger interrupt
    14 						;dta b($41),a(dl_antic_1)     ; jump to DL start
    15 38CC 70 70 70		dl_antic_2	dta $70,$70,$70              ; 3x8 empty scanlines 
    16 38CF 4F 00 00				dta b($4f),a(screen_mem_2)   ; $0f - mode, $40 - addr of 1/3 screen bitmap
    17 38D2 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)               ; 63 lines of $0f 
    18 3911 4F 00 00				dta b($4f),a(screen_mem_2_1) ; $0f - mode, $40 - addr of 2/3 screen bitmap
    19 3914 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)	             ; 63 lines of $0f 
    20 3953 4F 00 00				dta b($4f),a(screen_mem_2_2) ; $0f - mode, $40 - addr of 3/3 screen bitmap
    21 3956 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)               ; 63 lines of $0f 
    22 3995 C1 CC 38				dta b($c1),a(dl_antic_2)     ; jump to DL start and trigger interrupt
    23 						;dta b($41),a(dl_antic_2)     ; jump to DL start 
    24
    25 3998			dl_set_mode
    26 					; set screen width to 32 byte
    27 3998 A9 FD			lda #$fd
    28 399A 2D 2F 02			and SDMCTL
    29 399D 18 69 01			add #1
    30 39A0 8D 2F 02			sta SDMCTL
    31 39A3 8D 00 D4			sta DMACTL
    32
    33 					; set colors
    34 39A6 A9 00			lda #0      ; black
    35 39A8 8D C5 02			sta COLOR1
    36 39AB A9 0E			lda #14     ; white
    37 39AD 8D C6 02			sta COLOR2
    38 39B0 A9 00			lda #0      ; black
    39 39B2 8D C7 02			sta COLOR3
    40 39B5 A9 0E			lda #14     ; white
    41 39B7 8D C8 02			sta COLOR4
    42 39BA A9 0E			lda #14     ; white
    43 39BC 8D 1A D0			sta COLBG
    44
    45 39BF 60				rts
    46
    47 39C0			set_screen_1:
    48 					; load display list address to register
    49 39C0 A9 00 8D 30 02 A9 + 	mwa #dl_antic_1 DLIST
    50 					; switch working buffer pointer
    51 39CA A9 00 85 00 85 00		mwa #screen_mem_2 screen_adr
    52 					
    53 39D0 60				rts
    54
    55 39D1			set_screen_2:
    56 					; load display list address to register
    57 39D1 A9 CC 8D 30 02 A9 + 	mwa #dl_antic_2 DLIST
    58 					; switch working buffer pointer
    59 39DB A9 00 85 00 85 00		mwa #screen_mem_1 screen_adr
    60
    61 39E1 60				rts
    62 						
