all: verilog

verilog:
	sbt "runMain cpu.VexRISCVSoftcoreVerilog"


clean:
	rm verbose.log
	rm -r project
	rm -r target
