,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openlane/designs/teras,teras,RUN_2022.03.17_17.43.33,flow completed,0h6m43s0ms,0h4m55s0ms,81947.08688149713,0.2164567488,40973.543440748566,51.27,1778.2,8869,0,0,0,0,0,0,0,7,0,0,-1,287193,65440,0.0,-0.7,-1,0.0,0.0,0.0,-193.48,-1,0.0,0.0,179514947.0,0.0,41.95,38.65,8.0,5.78,0.0,7725,23049,2596,17881,0,0,0,8163,239,309,166,421,881,1016,303,1383,1681,1549,22,330,2839,0,3169,100.0,10.0,10.0,AREA 0,5,50,1,153.6,153.18,0.55,0.3,sky130_fd_sc_hd,4,3
