Operating system Centos 7,
 GCC 4.8.5,
 and Cadence NC/IUS 15.20
are a supported combination.
irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
file: bdw_work/sims/top_V_DPA.v
	module worklib.top:v
		errors: 0, warnings: 0
file: bdw_work/wrappers/SobelFilter_cosim.v
	module worklib.SobelFilter_cosim:v
		errors: 0, warnings: 0
file: bdw_work/modules/SobelFilter/DPA/SobelFilter_rtl.v
	module worklib.SobelFilter:v
		errors: 0, warnings: 0
file: bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_ROM_9X32_filter2.v
	module worklib.SobelFilter_ROM_9X32_filter2:v
		errors: 0, warnings: 0
file: bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_RAM_1536X8_1.v
	module worklib.SobelFilter_RAM_1536X8_1:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: ....................
            $readmemh("bdw_work/modules/SobelFilter/DPA/SobelFilter_ROM_9X32_filter2_0.memh", filter2);
                                                                                                    |
ncelab: *W,MEMODR (./bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_ROM_9X32_filter2.v,17|100): $readmem default memory order incompatible with IEEE1364.
 Done
	Generating native compiled code:
		worklib.SobelFilter:v <0x4ad3230b>
			streams: 114, words: 62486
		worklib.SobelFilter_RAM_1536X8_1:v <0x6ed2ad65>
			streams:   2, words:   795
		worklib.SobelFilter_ROM_9X32_filter2:v <0x149f76cd>
			streams:   3, words:   924
		worklib.top:v <0x616b2fad>
			streams: 124, words: 111811
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 7       5
		Registers:             206     202
		Scalar wires:           38       -
		Vectored wires:         33       -
		Always blocks:          77      75
		Initial blocks:         10      10
		Cont. assignments:      28      45
		Pseudo assignments:     19      19
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*Verdi* Loading libsscore_ius152.so
*** Registering Hub PLI1.0 Interface***
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> 
ncsim> run

        SystemC 2.3.1-Accellera --- Feb 14 2019 12:08:38
        Copyright (c) 1996-2014 by all Contributors,
        ALL RIGHTS RESERVED
NOTE: Cadence Design Systems Hub Simulation Platform : version 19.12-s100

Info: (I804) /IEEE_Std_1666/deprecated: deprecated constructor: sc_time(uint64,bool)

Info: /OSCI/SystemC: Simulation stopped by user.
Simulation stopped via $stop(1) at time 151444545100 PS + 0
./bdw_work/sims/top_V_DPA.v:69 		#100 $stop;
ncsim> quit
stop
