

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 867 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance
--------------------------------------------------------------------------------------------
@KP:ckid0_0       uPll.PLLInst_0.CLKOP     EHXPLLF                225        DatR[7:0]      
@KP:ckid0_1       uPll.PLLInst_0.CLKOK     EHXPLLF                642        Timer[31:0]    
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

