// Seed: 3879903374
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout reg id_8;
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_9
  );
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  final begin : LABEL_0
    if (1) begin : LABEL_1
      assert (-1 - id_4[module_1]);
      id_8 <= -1;
    end
  end
endmodule
