Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 25 14:54:38 2019
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CTRL_FPGA_timing_summary_routed.rpt -pb CTRL_FPGA_timing_summary_routed.pb -rpx CTRL_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : CTRL_FPGA
| Device       : 7a100t-ftg256
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 135 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 137 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.665        0.000                      0                43542        0.082        0.000                      0                43542       19.230        0.000                       0                 18325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
sys_freq  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_freq           10.665        0.000                      0                43542        0.082        0.000                      0                43542       19.230        0.000                       0                 18325  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_freq
  To Clock:  sys_freq

Setup :            0  Failing Endpoints,  Worst Slack       10.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.665ns  (required time - arrival time)
  Source:                 rstn_shift_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[0].u_sync_amp_sda/i_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_freq rise@40.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        28.813ns  (logic 0.438ns (1.520%)  route 28.375ns (98.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.866    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.942 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.310     4.252    CLK_IN_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  rstn_shift_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  rstn_shift_reg[31]_rep/Q
                         net (fo=101, routed)         6.662    11.255    u_fan_temp/out_temp/i2cm/rstn_shift_reg[31]_rep
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.097    11.352 r  u_fan_temp/out_temp/i2cm/FSM_sequential_state[4]_i_1__62/O
                         net (fo=13502, routed)      21.713    33.065    amp_ctrl_inst[0].u_sync_amp_sda/rst
    SLICE_X6Y142         FDSE                                         r  amp_ctrl_inst[0].u_sync_amp_sda/i_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                     40.000    40.000 r  
    D4                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    41.274 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.443    42.716    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.788 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.196    43.985    amp_ctrl_inst[0].u_sync_amp_sda/clk
    SLICE_X6Y142         FDSE                                         r  amp_ctrl_inst[0].u_sync_amp_sda/i_r_reg[0]/C
                         clock pessimism              0.154    44.138    
                         clock uncertainty           -0.035    44.103    
    SLICE_X6Y142         FDSE (Setup_fdse_C_S)       -0.373    43.730    amp_ctrl_inst[0].u_sync_amp_sda/i_r_reg[0]
  -------------------------------------------------------------------
                         required time                         43.730    
                         arrival time                         -33.065    
  -------------------------------------------------------------------
                         slack                                 10.665    

Slack (MET) :             10.691ns  (required time - arrival time)
  Source:                 rstn_shift_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[0].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_freq rise@40.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        28.790ns  (logic 0.438ns (1.521%)  route 28.352ns (98.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.866    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.942 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.310     4.252    CLK_IN_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  rstn_shift_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  rstn_shift_reg[31]_rep/Q
                         net (fo=101, routed)         6.662    11.255    u_fan_temp/out_temp/i2cm/rstn_shift_reg[31]_rep
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.097    11.352 r  u_fan_temp/out_temp/i2cm/FSM_sequential_state[4]_i_1__62/O
                         net (fo=13502, routed)      21.690    33.042    amp_ctrl_inst[0].u_amp_ctrl/u_i2cm/rst
    SLICE_X2Y143         FDSE                                         r  amp_ctrl_inst[0].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                     40.000    40.000 r  
    D4                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    41.274 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.443    42.716    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.788 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.199    43.988    amp_ctrl_inst[0].u_amp_ctrl/u_i2cm/clk
    SLICE_X2Y143         FDSE                                         r  amp_ctrl_inst[0].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/C
                         clock pessimism              0.154    44.141    
                         clock uncertainty           -0.035    44.106    
    SLICE_X2Y143         FDSE (Setup_fdse_C_S)       -0.373    43.733    amp_ctrl_inst[0].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]
  -------------------------------------------------------------------
                         required time                         43.733    
                         arrival time                         -33.042    
  -------------------------------------------------------------------
                         slack                                 10.691    

Slack (MET) :             10.691ns  (required time - arrival time)
  Source:                 rstn_shift_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[10].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_freq rise@40.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        28.790ns  (logic 0.438ns (1.521%)  route 28.352ns (98.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.866    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.942 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.310     4.252    CLK_IN_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  rstn_shift_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  rstn_shift_reg[31]_rep/Q
                         net (fo=101, routed)         6.662    11.255    u_fan_temp/out_temp/i2cm/rstn_shift_reg[31]_rep
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.097    11.352 r  u_fan_temp/out_temp/i2cm/FSM_sequential_state[4]_i_1__62/O
                         net (fo=13502, routed)      21.690    33.042    amp_ctrl_inst[10].u_amp_ctrl/u_i2cm/rst
    SLICE_X2Y143         FDSE                                         r  amp_ctrl_inst[10].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                     40.000    40.000 r  
    D4                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    41.274 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.443    42.716    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.788 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.199    43.988    amp_ctrl_inst[10].u_amp_ctrl/u_i2cm/clk
    SLICE_X2Y143         FDSE                                         r  amp_ctrl_inst[10].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/C
                         clock pessimism              0.154    44.141    
                         clock uncertainty           -0.035    44.106    
    SLICE_X2Y143         FDSE (Setup_fdse_C_S)       -0.373    43.733    amp_ctrl_inst[10].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]
  -------------------------------------------------------------------
                         required time                         43.733    
                         arrival time                         -33.042    
  -------------------------------------------------------------------
                         slack                                 10.691    

Slack (MET) :             10.752ns  (required time - arrival time)
  Source:                 rstn_shift_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[8].u_sync_amp_sda/i_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_freq rise@40.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        28.788ns  (logic 0.438ns (1.521%)  route 28.350ns (98.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.866    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.942 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.310     4.252    CLK_IN_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  rstn_shift_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  rstn_shift_reg[31]_rep/Q
                         net (fo=101, routed)         6.662    11.255    u_fan_temp/out_temp/i2cm/rstn_shift_reg[31]_rep
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.097    11.352 r  u_fan_temp/out_temp/i2cm/FSM_sequential_state[4]_i_1__62/O
                         net (fo=13502, routed)      21.688    33.040    amp_ctrl_inst[8].u_sync_amp_sda/rst
    SLICE_X3Y145         FDSE                                         r  amp_ctrl_inst[8].u_sync_amp_sda/i_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                     40.000    40.000 r  
    D4                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    41.274 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.443    42.716    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.788 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.199    43.988    amp_ctrl_inst[8].u_sync_amp_sda/clk
    SLICE_X3Y145         FDSE                                         r  amp_ctrl_inst[8].u_sync_amp_sda/i_r_reg[0]/C
                         clock pessimism              0.154    44.141    
                         clock uncertainty           -0.035    44.106    
    SLICE_X3Y145         FDSE (Setup_fdse_C_S)       -0.314    43.792    amp_ctrl_inst[8].u_sync_amp_sda/i_r_reg[0]
  -------------------------------------------------------------------
                         required time                         43.792    
                         arrival time                         -33.040    
  -------------------------------------------------------------------
                         slack                                 10.752    

Slack (MET) :             10.800ns  (required time - arrival time)
  Source:                 rstn_shift_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[10].u_sync_amp_sda/i_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_freq rise@40.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        28.680ns  (logic 0.438ns (1.527%)  route 28.242ns (98.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.866    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.942 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.310     4.252    CLK_IN_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  rstn_shift_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  rstn_shift_reg[31]_rep/Q
                         net (fo=101, routed)         6.662    11.255    u_fan_temp/out_temp/i2cm/rstn_shift_reg[31]_rep
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.097    11.352 r  u_fan_temp/out_temp/i2cm/FSM_sequential_state[4]_i_1__62/O
                         net (fo=13502, routed)      21.581    32.933    amp_ctrl_inst[10].u_sync_amp_sda/rst
    SLICE_X2Y144         FDSE                                         r  amp_ctrl_inst[10].u_sync_amp_sda/i_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                     40.000    40.000 r  
    D4                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    41.274 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.443    42.716    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.788 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.199    43.988    amp_ctrl_inst[10].u_sync_amp_sda/clk
    SLICE_X2Y144         FDSE                                         r  amp_ctrl_inst[10].u_sync_amp_sda/i_r_reg[0]/C
                         clock pessimism              0.154    44.141    
                         clock uncertainty           -0.035    44.106    
    SLICE_X2Y144         FDSE (Setup_fdse_C_S)       -0.373    43.733    amp_ctrl_inst[10].u_sync_amp_sda/i_r_reg[0]
  -------------------------------------------------------------------
                         required time                         43.733    
                         arrival time                         -32.933    
  -------------------------------------------------------------------
                         slack                                 10.800    

Slack (MET) :             10.800ns  (required time - arrival time)
  Source:                 rstn_shift_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[9].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_freq rise@40.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        28.680ns  (logic 0.438ns (1.527%)  route 28.242ns (98.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.866    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.942 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.310     4.252    CLK_IN_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  rstn_shift_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  rstn_shift_reg[31]_rep/Q
                         net (fo=101, routed)         6.662    11.255    u_fan_temp/out_temp/i2cm/rstn_shift_reg[31]_rep
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.097    11.352 r  u_fan_temp/out_temp/i2cm/FSM_sequential_state[4]_i_1__62/O
                         net (fo=13502, routed)      21.581    32.933    amp_ctrl_inst[9].u_amp_ctrl/u_i2cm/rst
    SLICE_X2Y144         FDSE                                         r  amp_ctrl_inst[9].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                     40.000    40.000 r  
    D4                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    41.274 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.443    42.716    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.788 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.199    43.988    amp_ctrl_inst[9].u_amp_ctrl/u_i2cm/clk
    SLICE_X2Y144         FDSE                                         r  amp_ctrl_inst[9].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/C
                         clock pessimism              0.154    44.141    
                         clock uncertainty           -0.035    44.106    
    SLICE_X2Y144         FDSE (Setup_fdse_C_S)       -0.373    43.733    amp_ctrl_inst[9].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]
  -------------------------------------------------------------------
                         required time                         43.733    
                         arrival time                         -32.933    
  -------------------------------------------------------------------
                         slack                                 10.800    

Slack (MET) :             10.872ns  (required time - arrival time)
  Source:                 rstn_shift_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[21].u_sync_amp_scl/i_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_freq rise@40.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        28.667ns  (logic 0.438ns (1.528%)  route 28.229ns (98.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.866    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.942 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.310     4.252    CLK_IN_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  rstn_shift_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  rstn_shift_reg[31]_rep/Q
                         net (fo=101, routed)         6.662    11.255    u_fan_temp/out_temp/i2cm/rstn_shift_reg[31]_rep
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.097    11.352 r  u_fan_temp/out_temp/i2cm/FSM_sequential_state[4]_i_1__62/O
                         net (fo=13502, routed)      21.567    32.920    amp_ctrl_inst[21].u_sync_amp_scl/rst
    SLICE_X0Y142         FDSE                                         r  amp_ctrl_inst[21].u_sync_amp_scl/i_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                     40.000    40.000 r  
    D4                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    41.274 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.443    42.716    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.788 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.199    43.988    amp_ctrl_inst[21].u_sync_amp_scl/clk
    SLICE_X0Y142         FDSE                                         r  amp_ctrl_inst[21].u_sync_amp_scl/i_r_reg[0]/C
                         clock pessimism              0.154    44.141    
                         clock uncertainty           -0.035    44.106    
    SLICE_X0Y142         FDSE (Setup_fdse_C_S)       -0.314    43.792    amp_ctrl_inst[21].u_sync_amp_scl/i_r_reg[0]
  -------------------------------------------------------------------
                         required time                         43.792    
                         arrival time                         -32.920    
  -------------------------------------------------------------------
                         slack                                 10.872    

Slack (MET) :             10.906ns  (required time - arrival time)
  Source:                 rstn_shift_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_freq rise@40.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        28.574ns  (logic 0.438ns (1.533%)  route 28.136ns (98.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.866    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.942 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.310     4.252    CLK_IN_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  rstn_shift_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  rstn_shift_reg[31]_rep/Q
                         net (fo=101, routed)         6.662    11.255    u_fan_temp/out_temp/i2cm/rstn_shift_reg[31]_rep
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.097    11.352 r  u_fan_temp/out_temp/i2cm/FSM_sequential_state[4]_i_1__62/O
                         net (fo=13502, routed)      21.475    32.827    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/rst
    SLICE_X2Y142         FDSE                                         r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                     40.000    40.000 r  
    D4                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    41.274 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.443    42.716    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.788 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.199    43.988    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/clk
    SLICE_X2Y142         FDSE                                         r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/C
                         clock pessimism              0.154    44.141    
                         clock uncertainty           -0.035    44.106    
    SLICE_X2Y142         FDSE (Setup_fdse_C_S)       -0.373    43.733    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]
  -------------------------------------------------------------------
                         required time                         43.733    
                         arrival time                         -32.827    
  -------------------------------------------------------------------
                         slack                                 10.906    

Slack (MET) :             10.906ns  (required time - arrival time)
  Source:                 rstn_shift_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[8].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_freq rise@40.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        28.574ns  (logic 0.438ns (1.533%)  route 28.136ns (98.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.866    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.942 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.310     4.252    CLK_IN_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  rstn_shift_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  rstn_shift_reg[31]_rep/Q
                         net (fo=101, routed)         6.662    11.255    u_fan_temp/out_temp/i2cm/rstn_shift_reg[31]_rep
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.097    11.352 r  u_fan_temp/out_temp/i2cm/FSM_sequential_state[4]_i_1__62/O
                         net (fo=13502, routed)      21.475    32.827    amp_ctrl_inst[8].u_amp_ctrl/u_i2cm/rst
    SLICE_X2Y142         FDSE                                         r  amp_ctrl_inst[8].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                     40.000    40.000 r  
    D4                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    41.274 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.443    42.716    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.788 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.199    43.988    amp_ctrl_inst[8].u_amp_ctrl/u_i2cm/clk
    SLICE_X2Y142         FDSE                                         r  amp_ctrl_inst[8].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/C
                         clock pessimism              0.154    44.141    
                         clock uncertainty           -0.035    44.106    
    SLICE_X2Y142         FDSE (Setup_fdse_C_S)       -0.373    43.733    amp_ctrl_inst[8].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]
  -------------------------------------------------------------------
                         required time                         43.733    
                         arrival time                         -32.827    
  -------------------------------------------------------------------
                         slack                                 10.906    

Slack (MET) :             11.004ns  (required time - arrival time)
  Source:                 rstn_shift_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[11].u_sync_amp_sda/i_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_freq rise@40.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        28.475ns  (logic 0.438ns (1.538%)  route 28.037ns (98.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.866    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.942 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.310     4.252    CLK_IN_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  rstn_shift_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  rstn_shift_reg[31]_rep/Q
                         net (fo=101, routed)         6.662    11.255    u_fan_temp/out_temp/i2cm/rstn_shift_reg[31]_rep
    SLICE_X57Y80         LUT1 (Prop_lut1_I0_O)        0.097    11.352 r  u_fan_temp/out_temp/i2cm/FSM_sequential_state[4]_i_1__62/O
                         net (fo=13502, routed)      21.375    32.727    amp_ctrl_inst[11].u_sync_amp_sda/rst
    SLICE_X2Y141         FDSE                                         r  amp_ctrl_inst[11].u_sync_amp_sda/i_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                     40.000    40.000 r  
    D4                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    41.274 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.443    42.716    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.788 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       1.198    43.987    amp_ctrl_inst[11].u_sync_amp_sda/clk
    SLICE_X2Y141         FDSE                                         r  amp_ctrl_inst[11].u_sync_amp_sda/i_r_reg[0]/C
                         clock pessimism              0.154    44.140    
                         clock uncertainty           -0.035    44.105    
    SLICE_X2Y141         FDSE (Setup_fdse_C_S)       -0.373    43.732    amp_ctrl_inst[11].u_sync_amp_sda/i_r_reg[0]
  -------------------------------------------------------------------
                         required time                         43.732    
                         arrival time                         -32.727    
  -------------------------------------------------------------------
                         slack                                 11.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/STATE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/bitCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_freq rise@0.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.539%)  route 0.260ns (55.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.598     1.528    amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/clk
    SLICE_X76Y98         FDRE                                         r  amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/STATE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/STATE_reg[5]/Q
                         net (fo=16, routed)          0.260     1.952    amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/p_0_in1_in
    SLICE_X76Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/bitCnt[1]_i_1__61/O
                         net (fo=1, routed)           0.000     1.997    amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/bitCnt[1]_i_1__61_n_0
    SLICE_X76Y102        FDRE                                         r  amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/bitCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.147    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.865     2.041    amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/clk
    SLICE_X76Y102        FDRE                                         r  amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/bitCnt_reg[1]/C
                         clock pessimism             -0.246     1.795    
    SLICE_X76Y102        FDRE (Hold_fdre_C_D)         0.120     1.915    amp_ctrl_inst[51].u_amp_ctrl/u_i2cm/bitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_freq rise@0.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.431ns (79.205%)  route 0.113ns (20.795%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.559     1.489    amp_ctrl_inst[54].u_amp_ctrl/clk
    SLICE_X53Y148        FDRE                                         r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]/Q
                         net (fo=2, routed)           0.112     1.743    amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]
    SLICE_X53Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.940 r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]_i_1__36/CO[3]
                         net (fo=1, routed)           0.000     1.940    amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]_i_1__36_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.979 r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[12]_i_1__36/CO[3]
                         net (fo=1, routed)           0.001     1.979    amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[12]_i_1__36_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.033 r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[16]_i_1__36/O[0]
                         net (fo=1, routed)           0.000     2.033    amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[16]_i_1__36_n_7
    SLICE_X53Y150        FDRE                                         r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.147    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.915     2.091    amp_ctrl_inst[54].u_amp_ctrl/clk
    SLICE_X53Y150        FDRE                                         r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[16]/C
                         clock pessimism             -0.251     1.841    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105     1.946    amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[9].reg_aol_irq_valid_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            chs_write[9].reg_irq_sta_amp_aol_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_freq rise@0.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.127%)  route 0.266ns (58.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.562     1.492    CLK_IN_IBUF_BUFG
    SLICE_X44Y105        FDRE                                         r  amp_ctrl_inst[9].reg_aol_irq_valid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141     1.633 r  amp_ctrl_inst[9].reg_aol_irq_valid_reg[9]/Q
                         net (fo=1, routed)           0.266     1.899    i2cSlaveInst/u_serialInterface/p_0_in707_in
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  i2cSlaveInst/u_serialInterface/chs_write[9].reg_irq_sta_amp_aol[9]_i_1/O
                         net (fo=1, routed)           0.000     1.944    i2cSlaveInst_n_380
    SLICE_X52Y96         FDRE                                         r  chs_write[9].reg_irq_sta_amp_aol_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.147    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.834     2.010    CLK_IN_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  chs_write[9].reg_irq_sta_amp_aol_reg[9]/C
                         clock pessimism             -0.246     1.764    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092     1.856    chs_write[9].reg_irq_sta_amp_aol_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/STATE_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_freq rise@0.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (47.986%)  route 0.205ns (52.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.635     1.566    amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/clk
    SLICE_X41Y49         FDSE                                         r  amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDSE (Prop_fdse_C_Q)         0.141     1.707 f  amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/STATE_reg[0]/Q
                         net (fo=19, routed)          0.205     1.912    amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/sel0[15]
    SLICE_X40Y50         LUT5 (Prop_lut5_I0_O)        0.048     1.960 r  amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/STATE[14]_i_1__12/O
                         net (fo=1, routed)           0.000     1.960    amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/nSTATE__0[14]
    SLICE_X40Y50         FDRE                                         r  amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/STATE_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.147    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.841     2.017    amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/clk
    SLICE_X40Y50         FDRE                                         r  amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/STATE_reg[14]/C
                         clock pessimism             -0.251     1.766    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.871    amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/STATE_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_freq rise@0.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.572%)  route 0.118ns (21.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.565     1.495    amp_ctrl_inst[5].u_amp_ctrl/clk
    SLICE_X37Y148        FDRE                                         r  amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[16]/Q
                         net (fo=4, routed)           0.117     1.753    amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[16]
    SLICE_X37Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.950 r  amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[16]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     1.950    amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[16]_i_1__16_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.989 r  amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[20]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     1.990    amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[20]_i_1__16_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.044 r  amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[24]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     2.044    amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[24]_i_1__16_n_7
    SLICE_X37Y150        FDRE                                         r  amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.147    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.922     2.098    amp_ctrl_inst[5].u_amp_ctrl/clk
    SLICE_X37Y150        FDRE                                         r  amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[24]/C
                         clock pessimism             -0.251     1.848    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105     1.953    amp_ctrl_inst[5].u_amp_ctrl/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/bitCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_freq rise@0.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.189ns (38.260%)  route 0.305ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.606     1.536    amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/clk
    SLICE_X85Y96         FDRE                                         r  amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/STATE_reg[2]/Q
                         net (fo=20, routed)          0.305     1.982    amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/RSTA
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.048     2.030 r  amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/bitCnt[2]_i_1__8/O
                         net (fo=1, routed)           0.000     2.030    amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/bitCnt[2]_i_1__8_n_0
    SLICE_X84Y100        FDRE                                         r  amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/bitCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.147    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.873     2.049    amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/clk
    SLICE_X84Y100        FDRE                                         r  amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/bitCnt_reg[2]/C
                         clock pessimism             -0.246     1.803    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.133     1.936    amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/bitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_freq rise@0.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.373ns (75.296%)  route 0.122ns (24.704%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.572     1.502    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clk
    SLICE_X30Y99         FDRE                                         r  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[2]/Q
                         net (fo=2, routed)           0.122     1.788    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[2]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.944 r  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[0]_i_1__41/CO[3]
                         net (fo=1, routed)           0.001     1.944    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[0]_i_1__41_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.997 r  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[4]_i_1__41/O[0]
                         net (fo=1, routed)           0.000     1.997    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[4]_i_1__41_n_7
    SLICE_X30Y100        FDRE                                         r  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.147    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.837     2.013    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clk
    SLICE_X30Y100        FDRE                                         r  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[4]/C
                         clock pessimism             -0.246     1.767    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.901    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clkCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/sdaOutDly_reg[2]_i2cSlaveInst_sclDelayed_reg_s_1/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_freq rise@0.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.246ns (51.343%)  route 0.233ns (48.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.551     1.481    amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/clk
    SLICE_X46Y129        FDRE                                         r  amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/sdaOutDly_reg[2]_i2cSlaveInst_sclDelayed_reg_s_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.148     1.629 r  amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/sdaOutDly_reg[2]_i2cSlaveInst_sclDelayed_reg_s_1/Q
                         net (fo=1, routed)           0.233     1.862    amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/sdaOutDly_reg[2]_i2cSlaveInst_sclDelayed_reg_s_1_n_0
    SLICE_X56Y129        LUT2 (Prop_lut2_I0_O)        0.098     1.960 r  amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/amp_ctrl_inst_gate__17/O
                         net (fo=1, routed)           0.000     1.960    amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/amp_ctrl_inst_gate__17_n_0
    SLICE_X56Y129        FDSE                                         r  amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.147    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.818     1.994    amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/clk
    SLICE_X56Y129        FDSE                                         r  amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]/C
                         clock pessimism             -0.251     1.743    
    SLICE_X56Y129        FDSE (Hold_fdse_C_D)         0.120     1.863    amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/STATE_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/STATE_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_freq rise@0.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.989%)  route 0.279ns (60.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.567     1.497    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clk
    SLICE_X29Y101        FDRE                                         r  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/STATE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.638 f  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/STATE_reg[9]/Q
                         net (fo=19, routed)          0.279     1.917    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/p_0_in9_in
    SLICE_X28Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.962 r  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/STATE[11]_i_1__41/O
                         net (fo=1, routed)           0.000     1.962    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/nSTATE__0[11]
    SLICE_X28Y99         FDRE                                         r  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/STATE_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.147    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.843     2.019    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/clk
    SLICE_X28Y99         FDRE                                         r  amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/STATE_reg[11]/C
                         clock pessimism             -0.246     1.773    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091     1.864    amp_ctrl_inst[2].u_amp_ctrl/u_i2cm/STATE_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_freq  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_freq
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_freq rise@0.000ns - sys_freq rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.442ns (79.617%)  route 0.113ns (20.383%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.559     1.489    amp_ctrl_inst[54].u_amp_ctrl/clk
    SLICE_X53Y148        FDRE                                         r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]/Q
                         net (fo=2, routed)           0.112     1.743    amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]
    SLICE_X53Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.940 r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]_i_1__36/CO[3]
                         net (fo=1, routed)           0.000     1.940    amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[8]_i_1__36_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.979 r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[12]_i_1__36/CO[3]
                         net (fo=1, routed)           0.001     1.979    amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[12]_i_1__36_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.044 r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[16]_i_1__36/O[2]
                         net (fo=1, routed)           0.000     2.044    amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[16]_i_1__36_n_5
    SLICE_X53Y150        FDRE                                         r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_freq rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.147    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=18324, routed)       0.915     2.091    amp_ctrl_inst[54].u_amp_ctrl/clk
    SLICE_X53Y150        FDRE                                         r  amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[18]/C
                         clock pessimism             -0.251     1.841    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.105     1.946    amp_ctrl_inst[54].u_amp_ctrl/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_freq
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DNA_PORT/CLK  n/a            10.000        40.000      30.000     DNA_PORT_X0Y0   u_dna_master/u_dna_port/CLK
Min Period        n/a     BUFG/I        n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16  CLK_IN_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C        n/a            1.000         40.000      39.000     SLICE_X54Y41    amp_ctrl_inst[35].u_amp_ctrl/cnt_reg[10]/C
Min Period        n/a     FDRE/C        n/a            1.000         40.000      39.000     SLICE_X54Y41    amp_ctrl_inst[35].u_amp_ctrl/cnt_reg[11]/C
Min Period        n/a     FDRE/C        n/a            1.000         40.000      39.000     SLICE_X54Y42    amp_ctrl_inst[35].u_amp_ctrl/cnt_reg[12]/C
Min Period        n/a     FDRE/C        n/a            1.000         40.000      39.000     SLICE_X54Y42    amp_ctrl_inst[35].u_amp_ctrl/cnt_reg[13]/C
Min Period        n/a     FDRE/C        n/a            1.000         40.000      39.000     SLICE_X54Y42    amp_ctrl_inst[35].u_amp_ctrl/cnt_reg[14]/C
Min Period        n/a     FDRE/C        n/a            1.000         40.000      39.000     SLICE_X54Y42    amp_ctrl_inst[35].u_amp_ctrl/cnt_reg[15]/C
Min Period        n/a     FDRE/C        n/a            1.000         40.000      39.000     SLICE_X54Y43    amp_ctrl_inst[35].u_amp_ctrl/cnt_reg[16]/C
Min Period        n/a     FDRE/C        n/a            1.000         40.000      39.000     SLICE_X54Y43    amp_ctrl_inst[35].u_amp_ctrl/cnt_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X80Y127   amp_ctrl_inst[60].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X80Y127   amp_ctrl_inst[60].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X2Y61     amp_ctrl_inst[26].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X2Y107    amp_ctrl_inst[7].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X2Y107    amp_ctrl_inst[7].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X2Y125    amp_ctrl_inst[13].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X88Y114   amp_ctrl_inst[52].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X88Y114   amp_ctrl_inst[52].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X2Y61     amp_ctrl_inst[27].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X2Y125    amp_ctrl_inst[14].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X46Y118   amp_ctrl_inst[18].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
High Pulse Width  Fast    SRLC32E/CLK   n/a            0.770         20.000      19.230     SLICE_X2Y80     rstn_shift_reg[30]_srl31/CLK
High Pulse Width  Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X58Y144   amp_ctrl_inst[47].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
High Pulse Width  Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X88Y64    amp_ctrl_inst[43].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X88Y64    amp_ctrl_inst[43].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
High Pulse Width  Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X80Y127   amp_ctrl_inst[60].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X80Y127   amp_ctrl_inst[60].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X2Y61     amp_ctrl_inst[26].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
High Pulse Width  Slow    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X88Y93    amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.770         20.000      19.230     SLICE_X88Y93    amp_ctrl_inst[48].u_amp_ctrl/u_i2cm/sdaOutDly_reg[1]_srl2____i2cSlaveInst_sclDelayed_reg_s_0/CLK



