<epsilon> 0
fig 4
. 5
49a 6
in 3
shown 2
as 1
, 7
a 14
predetermined 15
configuration 16
having 13
each 12
gate 8
electrode 9
structures 10
120 11
semiconductor 23
substrate 24
110 25
of 22
the 20
surface 21
on 19
are 17
formed 18
. 26
