# UP_Counter_4bit_Verification_with_UVM

Welcome to the Testbench Infra Development repository, **UP_Counter_4bit_Verification_with_UVM** !!! 

Happy Learning & Coding ðŸ˜„ 

This repository contains all UVM TB development files that are required to verify the 4bit UP Counter. 

## Running the Code

To run the UVM code examples in this repository, you can use **EDA Playground**, an online simulation platform. Follow these steps to get started:

1. **Visit EDA Playground:**
   Open your browser and go to [EDA Playground](https://www.edaplayground.com).

2. **Configure Your Environment:**
   - On the left side of the page, find the **UVM** option and set it to **1.1d** or for some codes **1.2** .
   - Set **Tools & Simulators** to  any Simulation tools like Aldec/Synopsys/Cadence/Simens Questa. Here i have used mostly **Synopsys VCS 2023.03**.
   - NOTE:This whole TB infra is ran and simulated using the EDA playground tool - Synopsys VCS 2023.03

3. **Run the Simulation:**
   -After the configuration, simply click on the **Run** button to start the simulation.
   -The code will execute on the platform, and you can view the simulation results in the output section.

## Content of this Repository

This repository contains below files as outlined here . 

**1. counter_transaction.sv**

**2. counter_sequence.sv**

**3 .counter_base_test.sv**

**4. counter_env_config.sv**

**5. counter_input_sequencer.sv**

**6. counter_input_driver.sv**

**7. counter_input_monitor.sv**

**8. counter_input_agent.sv**

**9.  counter_output_monitor.sv**

**10. counter_output_agent.sv**

**11. counter_scoreboard.sv**

**12. counter_env.sv**

**13. counter_package.sv**



