### This directory contains Verilog netlists synthetized by design compiler, organized by type of synthesis then architecture.
