TRACE::2020-06-02.14:39:19::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:19::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:19::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:21::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:21::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.14:39:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-06-02.14:39:23::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-06-02.14:39:23::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP"
		}]
}
TRACE::2020-06-02.14:39:23::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-06-02.14:39:23::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.14:39:23::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.14:39:23::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.14:39:23::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:23::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:23::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:23::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:23::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-06-02.14:39:23::SCWPlatform::Generating the sources  .
TRACE::2020-06-02.14:39:23::SCWBDomain::Generating boot domain sources.
TRACE::2020-06-02.14:39:23::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-06-02.14:39:23::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:23::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:23::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-02.14:39:23::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:23::SCWMssOS::mss does not exists at C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:24::SCWMssOS::Creating sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:24::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:24::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:24::SCWMssOS::Writing mss at C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:24::SCWMssOS::Completed writing the mss file at C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-02.14:39:24::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.14:39:24::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.14:39:24::SCWBDomain::Completed writing the mss file at C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-02.14:39:33::SCWPlatform::Generating sources Done.
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-06-02.14:39:33::SCWMssOS::Could not open the swdb for C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-06-02.14:39:33::SCWMssOS::Could not open the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-06-02.14:39:33::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.14:39:33::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-02.14:39:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.14:39:33::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"77186fc75eaf15a0ca9b3b53b3fdf362",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.14:39:33::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.14:39:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.14:39:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::mss does not exists at C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::Creating sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::Writing mss at C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::Completed writing the mss file at C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.14:39:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.14:39:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"77186fc75eaf15a0ca9b3b53b3fdf362",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:33::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:33::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:33::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:33::SCWMssOS::Completed writing the mss file at C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.14:39:33::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-06-02.14:39:34::SCWPlatform::Started generating the artifacts platform 16_AXI_IP
TRACE::2020-06-02.14:39:34::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-02.14:39:34::SCWPlatform::Started generating the artifacts for system configuration 16_AXI_IP
LOG::2020-06-02.14:39:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-02.14:39:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-02.14:39:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.14:39:34::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-06-02.14:39:34::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-02.14:39:34::SCWSystem::Not a boot domain 
LOG::2020-06-02.14:39:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-02.14:39:34::SCWDomain::Generating domain artifcats
TRACE::2020-06-02.14:39:34::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-02.14:39:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/sw/16_AXI_IP/qemu/
TRACE::2020-06-02.14:39:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/sw/16_AXI_IP/standalone_domain/qemu/
TRACE::2020-06-02.14:39:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-02.14:39:34::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:34::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:34::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:34::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:34::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:34::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:34::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:34::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-02.14:39:34::SCWMssOS::Could not open the swdb for C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-06-02.14:39:34::SCWMssOS::Could not open the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-06-02.14:39:34::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.14:39:34::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:34::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:34::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:34::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.14:39:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.14:39:34::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:34::SCWMssOS::Completed writing the mss file at C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.14:39:34::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.14:39:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-02.14:39:34::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-02.14:39:34::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-02.14:39:34::SCWMssOS::Copying to export directory.
TRACE::2020-06-02.14:39:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-02.14:39:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-06-02.14:39:34::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-06-02.14:39:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-02.14:39:34::SCWSystem::Completed Processing the sysconfig 16_AXI_IP
LOG::2020-06-02.14:39:34::SCWPlatform::Completed generating the artifacts for system configuration 16_AXI_IP
TRACE::2020-06-02.14:39:34::SCWPlatform::Started preparing the platform 
TRACE::2020-06-02.14:39:34::SCWSystem::Writing the bif file for system config 16_AXI_IP
TRACE::2020-06-02.14:39:34::SCWSystem::dir created 
TRACE::2020-06-02.14:39:34::SCWSystem::Writing the bif 
TRACE::2020-06-02.14:39:34::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-02.14:39:34::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-02.14:39:34::SCWPlatform::Completed generating the platform
TRACE::2020-06-02.14:39:34::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:34::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:34::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:34::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:34::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:34::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"77186fc75eaf15a0ca9b3b53b3fdf362",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e81b915026f41bc7be0a67684ab0d264",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-02.14:39:35::SCWPlatform::updated the xpfm file.
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"77186fc75eaf15a0ca9b3b53b3fdf362",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e81b915026f41bc7be0a67684ab0d264",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"77186fc75eaf15a0ca9b3b53b3fdf362",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e81b915026f41bc7be0a67684ab0d264",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:35::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:35::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:35::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:36::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:36::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:36::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:36::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:36::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:36::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:36::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:36::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:36::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:36::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:36::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:36::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:36::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:36::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:36::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.14:39:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.14:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:36::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:36::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:36::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:36::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"77186fc75eaf15a0ca9b3b53b3fdf362",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e81b915026f41bc7be0a67684ab0d264",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.14:39:36::SCWPlatform::Clearing the existing platform
TRACE::2020-06-02.14:39:36::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-02.14:39:36::SCWBDomain::clearing the fsbl build
TRACE::2020-06-02.14:39:36::SCWMssOS::Removing the swdes entry for  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:36::SCWMssOS::Removing the swdes entry for  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:36::SCWSystem::Clearing the domains completed.
TRACE::2020-06-02.14:39:36::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform:: Platform location is C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:36::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:36::SCWPlatform::Removing the HwDB with name C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:36::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWReader::Active system found as  16_AXI_IP
TRACE::2020-06-02.14:39:38::SCWReader::Handling sysconfig 16_AXI_IP
TRACE::2020-06-02.14:39:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.14:39:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.14:39:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:38::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:38::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:38::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:38::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-02.14:39:38::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-02.14:39:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.14:39:38::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:38::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:38::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:38::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:38::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:38::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:38::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-06-02.14:39:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.14:39:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:38::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:38::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:38::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWReader::No isolation master present  
TRACE::2020-06-02.14:39:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.14:39:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.14:39:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:38::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:38::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:38::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:38::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.14:39:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.14:39:38::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.14:39:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:38::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:38::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:38::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWReader::No isolation master present  
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:38::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:38::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:38::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:38::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:39::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:39::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.14:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:39::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:39::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-02.14:39:39::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-02.14:39:39::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-02.14:39:39::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.14:39:39::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.14:39:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.14:39:39::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:39::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:39::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::Removing the swdes entry for  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.14:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:39::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:39::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:39::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.14:39:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.14:39:39::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:39::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:39::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:39::SCWMssOS::Removing the swdes entry for  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:46::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:46::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:46::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:46::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:46::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:46::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:46::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:46::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:46::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:46::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.14:39:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.14:39:46::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:51::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:51::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:51::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:51::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:51::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:51::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:52::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:52::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:52::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:52::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:52::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:52::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:52::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:52::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:52::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:52::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:52::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:52::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"77186fc75eaf15a0ca9b3b53b3fdf362",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e81b915026f41bc7be0a67684ab0d264",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:52::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:52::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:52::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::Removing the swdes entry for  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:52::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:52::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:52::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.14:39:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.14:39:52::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:52::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:52::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:52::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:52::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:52::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:52::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:52::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:52::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:52::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:52::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:53::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:53::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:53::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:53::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:53::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:53::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:53::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:53::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:53::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:53::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:53::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:53::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:53::SCWMssOS::Removing the swdes entry for  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:53::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:53::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:53::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:53::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:53::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:53::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:53::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:53::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:53::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:53::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:53::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:53::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.14:39:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.14:39:53::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:39:53::SCWMssOS::Completed writing the mss file at C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.14:39:53::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-06-02.14:39:54::SCWMssOS::Removing file C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-06-02.14:39:56::SCWPlatform::Started generating the artifacts platform 16_AXI_IP
TRACE::2020-06-02.14:39:56::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-02.14:39:57::SCWPlatform::Started generating the artifacts for system configuration 16_AXI_IP
LOG::2020-06-02.14:39:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-02.14:39:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-02.14:39:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.14:39:57::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-06-02.14:39:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:57::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:57::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:57::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:39:57::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:39:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:39:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:39:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:39:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:39:57::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:39:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:39:57::SCWBDomain::Completed writing the mss file at C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-02.14:39:57::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.14:39:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.14:39:57::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl & make 
TRACE::2020-06-02.14:39:57::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-06-02.14:39:57::SCWBDomain::make[1]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-06-02.14:39:57::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-06-02.14:39:57::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src
TRACE::2020-06-02.14:39:57::SCWBDomain::'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src'
TRACE::2020-06-02.14:39:57::SCWBDomain::

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-02.14:39:57::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-02.14:39:57::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/sr
TRACE::2020-06-02.14:39:57::SCWBDomain::c'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src
TRACE::2020-06-02.14:39:57::SCWBDomain::'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.14:39:57::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.14:39:57::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.14:39:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.14:39:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:39:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:39:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.14:39:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.14:39:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:39:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:39:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:39:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:39:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:39:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:39:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:39:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:39:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-02.14:39:57::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-02.14:39:57::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:39:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:39:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.14:39:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-02.14:39:57::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-02.14:39:57::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-02.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.14:39:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-02.14:39:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-02.14:39:58::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/pro
TRACE::2020-06-02.14:39:58::SCWBDomain::file'

TRACE::2020-06-02.14:39:58::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/prof
TRACE::2020-06-02.14:39:58::SCWBDomain::ile'

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.14:39:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:39:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:39:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.14:39:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.14:39:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.14:39:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.14:39:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:39:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:39:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-02.14:39:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:39:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:39:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-02.14:39:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:39:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:39:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-02.14:39:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src"

TRACE::2020-06-02.14:39:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-06-02.14:39:58::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-06-02.14:39:58::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src
TRACE::2020-06-02.14:39:58::SCWBDomain::'

TRACE::2020-06-02.14:39:58::SCWBDomain::"Compiling AXI_CALCULATOR..."

TRACE::2020-06-02.14:39:58::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src
TRACE::2020-06-02.14:39:58::SCWBDomain::'

TRACE::2020-06-02.14:39:58::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src'
TRACE::2020-06-02.14:39:58::SCWBDomain::

TRACE::2020-06-02.14:39:58::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src'
TRACE::2020-06-02.14:39:59::SCWBDomain::

TRACE::2020-06-02.14:39:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.14:39:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.14:39:59::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.14:39:59::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:59::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/sr
TRACE::2020-06-02.14:39:59::SCWBDomain::c'

TRACE::2020-06-02.14:39:59::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-06-02.14:39:59::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src
TRACE::2020-06-02.14:39:59::SCWBDomain::'

TRACE::2020-06-02.14:39:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.14:39:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-02.14:39:59::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-02.14:39:59::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:59::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-06-02.14:39:59::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-06-02.14:39:59::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-06-02.14:39:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.14:39:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.14:39:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.14:39:59::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.14:39:59::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-02.14:39:59::SCWBDomain::"Compiling ddrps"

TRACE::2020-06-02.14:39:59::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-02.14:39:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.14:39:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:39:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:39:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.14:39:59::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-02.14:39:59::SCWBDomain::"Compiling devcfg"

TRACE::2020-06-02.14:39:59::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-02.14:40:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.14:40:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.14:40:00::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.14:40:00::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:00::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-02.14:40:00::SCWBDomain::"Compiling dmaps"

TRACE::2020-06-02.14:40:00::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-02.14:40:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.14:40:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:00::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-02.14:40:00::SCWBDomain::"Compiling gpiops"

TRACE::2020-06-02.14:40:01::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-02.14:40:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.14:40:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:01::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-02.14:40:01::SCWBDomain::"Compiling iicps"

TRACE::2020-06-02.14:40:02::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-02.14:40:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.14:40:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:03::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-02.14:40:03::SCWBDomain::"Compiling qspips"

TRACE::2020-06-02.14:40:03::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-02.14:40:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.14:40:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:03::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-02.14:40:03::SCWBDomain::"Compiling scugic"

TRACE::2020-06-02.14:40:04::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-02.14:40:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.14:40:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.14:40:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.14:40:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:04::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-02.14:40:04::SCWBDomain::"Compiling scutimer"

TRACE::2020-06-02.14:40:05::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-02.14:40:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.14:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:05::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-02.14:40:05::SCWBDomain::"Compiling scuwdt"

TRACE::2020-06-02.14:40:05::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-02.14:40:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.14:40:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-02.14:40:05::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-02.14:40:05::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-06-02.14:40:05::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-02.14:40:05::SCWBDomain::"Compiling sdps"

TRACE::2020-06-02.14:40:06::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-02.14:40:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.14:40:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-02.14:40:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-02.14:40:06::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:06::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-06-02.14:40:06::SCWBDomain::"Compiling standalone"

TRACE::2020-06-02.14:40:10::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-06-02.14:40:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.14:40:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:10::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-02.14:40:10::SCWBDomain::"Compiling uartps"

TRACE::2020-06-02.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-02.14:40:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.14:40:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.14:40:11::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.14:40:11::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-02.14:40:11::SCWBDomain::"Compiling usbps"

TRACE::2020-06-02.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-02.14:40:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.14:40:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:12::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-02.14:40:12::SCWBDomain::"Compiling xadcps"

TRACE::2020-06-02.14:40:13::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-02.14:40:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-02.14:40:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:13::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-02.14:40:13::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-06-02.14:40:14::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-02.14:40:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-02.14:40:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:14::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-02.14:40:14::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-02.14:40:14::SCWBDomain::'Finished building libraries'

TRACE::2020-06-02.14:40:14::SCWBDomain::make[1]: Leaving directory 'C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-02.14:40:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-06-02.14:40:14::SCWBDomain::include -I.

TRACE::2020-06-02.14:40:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.14:40:14::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.14:40:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.14:40:15::SCWBDomain::0/include -I.

TRACE::2020-06-02.14:40:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-06-02.14:40:15::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.14:40:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.14:40:15::SCWBDomain::0/include -I.

TRACE::2020-06-02.14:40:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-06-02.14:40:15::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.14:40:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.14:40:15::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.14:40:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.14:40:15::SCWBDomain::0/include -I.

TRACE::2020-06-02.14:40:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.14:40:15::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.14:40:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-06-02.14:40:15::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-06-02.14:40:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.14:40:15::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.14:40:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-06-02.14:40:15::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.14:40:15::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-06-02.14:40:15::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-06-02.14:40:15::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-06-02.14:40:15::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-06-02.14:40:15::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-06-02.14:40:15::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-02.14:40:15::SCWSystem::Not a boot domain 
LOG::2020-06-02.14:40:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-02.14:40:16::SCWDomain::Generating domain artifcats
TRACE::2020-06-02.14:40:16::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-02.14:40:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/sw/16_AXI_IP/qemu/
TRACE::2020-06-02.14:40:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/sw/16_AXI_IP/standalone_domain/qemu/
TRACE::2020-06-02.14:40:16::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-02.14:40:16::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:16::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:16::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:16::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:40:16::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:40:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:40:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:40:16::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:40:16::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-02.14:40:16::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-02.14:40:16::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-02.14:40:16::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.14:40:16::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:40:16::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:40:16::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:40:16::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.14:40:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.14:40:16::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:40:16::SCWMssOS::Completed writing the mss file at C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.14:40:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:40:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.14:40:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-02.14:40:16::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-06-02.14:40:16::SCWMssOS::doing bsp build ... 
TRACE::2020-06-02.14:40:16::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-06-02.14:40:16::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-06-02.14:40:16::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-02.14:40:16::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-02.14:40:16::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.14:40:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.14:40:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.14:40:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.14:40:16::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:40:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:40:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.14:40:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.14:40:16::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:40:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:40:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:40:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:40:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:40:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:40:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:40:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:40:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-02.14:40:16::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-02.14:40:16::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:40:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:40:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-02.14:40:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-02.14:40:16::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.14:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-02.14:40:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-02.14:40:16::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.14:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:40:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:40:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.14:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.14:40:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.14:40:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.14:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.14:40:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.14:40:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src"

TRACE::2020-06-02.14:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_CALCULATOR_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-06-02.14:40:17::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-06-02.14:40:17::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Compiling AXI_CALCULATOR..."

TRACE::2020-06-02.14:40:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.14:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.14:40:17::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.14:40:17::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.14:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-02.14:40:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-02.14:40:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.14:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.14:40:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.14:40:17::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Compiling ddrps"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.14:40:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:17::SCWMssOS::"Compiling devcfg"

TRACE::2020-06-02.14:40:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.14:40:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.14:40:18::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.14:40:18::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:18::SCWMssOS::"Compiling dmaps"

TRACE::2020-06-02.14:40:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.14:40:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:19::SCWMssOS::"Compiling gpiops"

TRACE::2020-06-02.14:40:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.14:40:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:20::SCWMssOS::"Compiling iicps"

TRACE::2020-06-02.14:40:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.14:40:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:21::SCWMssOS::"Compiling qspips"

TRACE::2020-06-02.14:40:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.14:40:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:22::SCWMssOS::"Compiling scugic"

TRACE::2020-06-02.14:40:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.14:40:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.14:40:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.14:40:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:23::SCWMssOS::"Compiling scutimer"

TRACE::2020-06-02.14:40:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.14:40:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:23::SCWMssOS::"Compiling scuwdt"

TRACE::2020-06-02.14:40:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.14:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-02.14:40:24::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-02.14:40:24::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-06-02.14:40:24::SCWMssOS::"Compiling sdps"

TRACE::2020-06-02.14:40:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.14:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-02.14:40:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-02.14:40:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:25::SCWMssOS::"Compiling standalone"

TRACE::2020-06-02.14:40:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.14:40:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:28::SCWMssOS::"Compiling uartps"

TRACE::2020-06-02.14:40:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.14:40:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.14:40:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.14:40:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.14:40:29::SCWMssOS::"Compiling usbps"

TRACE::2020-06-02.14:40:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.14:40:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.14:40:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.14:40:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.14:40:30::SCWMssOS::"Compiling xadcps"

TRACE::2020-06-02.14:40:31::SCWMssOS::'Finished building libraries'

TRACE::2020-06-02.14:40:31::SCWMssOS::Copying to export directory.
TRACE::2020-06-02.14:40:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-02.14:40:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-02.14:40:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-02.14:40:31::SCWSystem::Completed Processing the sysconfig 16_AXI_IP
LOG::2020-06-02.14:40:31::SCWPlatform::Completed generating the artifacts for system configuration 16_AXI_IP
TRACE::2020-06-02.14:40:31::SCWPlatform::Started preparing the platform 
TRACE::2020-06-02.14:40:31::SCWSystem::Writing the bif file for system config 16_AXI_IP
TRACE::2020-06-02.14:40:31::SCWSystem::dir created 
TRACE::2020-06-02.14:40:31::SCWSystem::Writing the bif 
TRACE::2020-06-02.14:40:31::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-02.14:40:31::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-02.14:40:31::SCWPlatform::Completed generating the platform
TRACE::2020-06-02.14:40:31::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:31::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:40:32::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:40:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:40:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:40:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:40:32::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:40:32::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:40:32::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.14:40:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:40:32::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:40:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:40:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:40:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:40:32::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:40:32::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:40:32::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:40:32::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"77186fc75eaf15a0ca9b3b53b3fdf362",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42ed0bb80c43c3d02f07162059c422cd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-02.14:40:32::SCWPlatform::updated the xpfm file.
TRACE::2020-06-02.14:40:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.14:40:32::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.14:40:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.14:40:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.14:40:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.14:40:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.14:40:32::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.14:40:32::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.14:40:32::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:43::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:43::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:45::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:45::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWReader::Active system found as  16_AXI_IP
TRACE::2020-06-02.16:09:48::SCWReader::Handling sysconfig 16_AXI_IP
TRACE::2020-06-02.16:09:48::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.16:09:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.16:09:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-02.16:09:48::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-02.16:09:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.16:09:48::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:09:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:09:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-06-02.16:09:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.16:09:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:09:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWReader::No isolation master present  
TRACE::2020-06-02.16:09:48::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.16:09:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.16:09:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:09:48::SCWMssOS::No sw design opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::mss exists loading the mss file  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::Opened the sw design from mss  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::Adding the swdes entry C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.16:09:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.16:09:48::SCWMssOS::Opened the sw design.  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:09:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:09:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:09:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:09:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.16:09:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:09:48::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:09:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:09:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:09:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:09:48::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:09:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:09:48::SCWReader::No isolation master present  
TRACE::2020-06-02.16:10:30::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:30::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:30::SCWPlatform:: Platform location is C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa
TRACE::2020-06-02.16:10:30::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:32::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:32::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:10:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:32::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:10:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:32::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:10:32::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:10:32::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa
TRACE::2020-06-02.16:10:32::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:32::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.16:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:32::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:10:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:32::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.16:10:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.16:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:32::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:10:32::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:10:32::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa
TRACE::2020-06-02.16:10:32::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/tempdsa/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:32::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.16:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:32::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-06-02.16:10:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-06-02.16:10:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:32::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.16:10:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-02.16:10:34::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:34::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.16:10:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.16:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:34::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:10:34::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:10:34::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:10:34::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:34::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.16:10:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.16:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:34::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:10:34::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:10:34::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:10:34::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:34::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:34::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.16:10:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.16:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:34::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:10:34::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:10:34::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:10:34::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"77186fc75eaf15a0ca9b3b53b3fdf362",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42ed0bb80c43c3d02f07162059c422cd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-02.16:10:41::SCWPlatform::Started generating the artifacts platform 16_AXI_IP
TRACE::2020-06-02.16:10:41::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-02.16:10:41::SCWPlatform::Started generating the artifacts for system configuration 16_AXI_IP
LOG::2020-06-02.16:10:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-02.16:10:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-02.16:10:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.16:10:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-06-02.16:10:41::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-02.16:10:41::SCWSystem::Not a boot domain 
LOG::2020-06-02.16:10:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-02.16:10:41::SCWDomain::Generating domain artifcats
TRACE::2020-06-02.16:10:41::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-02.16:10:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/sw/16_AXI_IP/qemu/
TRACE::2020-06-02.16:10:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/sw/16_AXI_IP/standalone_domain/qemu/
TRACE::2020-06-02.16:10:41::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-02.16:10:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:41::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.16:10:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.16:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:41::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:10:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:10:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:10:41::SCWMssOS::Completed writing the mss file at C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.16:10:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:10:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.16:10:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-02.16:10:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-02.16:10:41::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-02.16:10:41::SCWMssOS::Copying to export directory.
TRACE::2020-06-02.16:10:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-02.16:10:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-02.16:10:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-02.16:10:41::SCWSystem::Completed Processing the sysconfig 16_AXI_IP
LOG::2020-06-02.16:10:41::SCWPlatform::Completed generating the artifacts for system configuration 16_AXI_IP
TRACE::2020-06-02.16:10:41::SCWPlatform::Started preparing the platform 
TRACE::2020-06-02.16:10:41::SCWSystem::Writing the bif file for system config 16_AXI_IP
TRACE::2020-06-02.16:10:41::SCWSystem::dir created 
TRACE::2020-06-02.16:10:41::SCWSystem::Writing the bif 
TRACE::2020-06-02.16:10:41::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-02.16:10:41::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-02.16:10:41::SCWPlatform::Completed generating the platform
TRACE::2020-06-02.16:10:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:41::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.16:10:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.16:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:41::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:10:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:10:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.16:10:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:41::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.16:10:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.16:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:41::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:10:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:10:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:10:41::SCWWriter::formatted JSON is {
	"platformName":	"16_AXI_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"16_AXI_IP",
	"platHandOff":	"C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"16_AXI_IP",
	"systems":	[{
			"systemName":	"16_AXI_IP",
			"systemDesc":	"16_AXI_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"16_AXI_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"77186fc75eaf15a0ca9b3b53b3fdf362",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42ed0bb80c43c3d02f07162059c422cd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-02.16:10:41::SCWPlatform::updated the xpfm file.
TRACE::2020-06-02.16:10:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA given C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA absoulate path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform::DSA directory C:/eFPGA/16_AXI_IP/16_AXI_IP/hw
TRACE::2020-06-02.16:10:41::SCWPlatform:: Platform Path C:/eFPGA/16_AXI_IP/16_AXI_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.16:10:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.16:10:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.16:10:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.16:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.16:10:41::SCWMssOS::Checking the sw design at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.16:10:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.16:10:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
