<!--
// Copyright (c) 2015 Princeton University
// All rights reserved.
// 
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     * Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//     * Neither the name of Princeton University nor the
//       names of its contributors may be used to endorse or promote products
//       derived from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY PRINCETON UNIVERSITY "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL PRINCETON UNIVERSITY BE LIABLE FOR ANY
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-->

<bundles>

<ifu_esl_lfsr>
    <other name="exhaust">
        <sys>ifu_esl_lfsr</sys>
        <sim_run_args>+test_case=test_exhaust</sim_run_args>
        <vcs_cm_name>ifu_esl_lfsr_exhaust</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="ldstep">
        <sys>ifu_esl_lfsr</sys>
        <sim_run_args>+test_case=test_ldstep</sim_run_args>
        <vcs_cm_name>ifu_esl_lfsr_ldstep</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="pause">
        <sys>ifu_esl_lfsr</sys>
        <sim_run_args>+test_case=test_pause</sim_run_args>
        <vcs_cm_name>ifu_esl_lfsr_pause</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="seed">
        <sys>ifu_esl_lfsr</sys>
        <sim_run_args>+test_case=test_seed</sim_run_args>
        <vcs_cm_name>ifu_esl_lfsr_seed</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="state0">
        <sys>ifu_esl_lfsr</sys>
        <sim_run_args>+test_case=test_state0</sim_run_args>
        <vcs_cm_name>ifu_esl_lfsr_state0</vcs_cm_name>
        <vcs_use_cm/>
    </other>
</ifu_esl_lfsr>

<ifu_esl_counter>
    <other name="step">
        <sys>ifu_esl_counter</sys>
        <sim_run_args>+test_case=test_step</sim_run_args>
        <vcs_cm_name>ifu_esl_counter_step</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="clear">
        <sys>ifu_esl_counter</sys>
        <sim_run_args>+test_case=test_clear</sim_run_args>
        <vcs_cm_name>ifu_esl_counter_clear</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="set">
        <sys>ifu_esl_counter</sys>
        <sim_run_args>+test_case=test_set</sim_run_args>
        <vcs_cm_name>ifu_esl_counter_set</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="pause">
        <sys>ifu_esl_counter</sys>
        <sim_run_args>+test_case=test_pause</sim_run_args>
        <vcs_cm_name>ifu_esl_counter_pause</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="step_clear">
        <sys>ifu_esl_counter</sys>
        <sim_run_args>+test_case=test_step_clear</sim_run_args>
        <vcs_cm_name>ifu_esl_counter_step_clear</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="step_set">
        <sys>ifu_esl_counter</sys>
        <sim_run_args>+test_case=test_step_set</sim_run_args>
        <vcs_cm_name>ifu_esl_counter_step_set</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="clear_set">
        <sys>ifu_esl_counter</sys>
        <sim_run_args>+test_case=test_clear_set</sim_run_args>
        <vcs_cm_name>ifu_esl_counter_clear_step</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="step_clear_set">
        <sys>ifu_esl_counter</sys>
        <sim_run_args>+test_case=test_step_clear_set</sim_run_args>
        <vcs_cm_name>ifu_esl_counter_step_clear_step</vcs_cm_name>
        <vcs_use_cm/>
    </other>
</ifu_esl_counter>

<ifu_esl_shiftreg>
    <other name="shift">
        <sys>ifu_esl_shiftreg</sys>
        <sim_run_args>+test_case=test_shift</sim_run_args>
        <vcs_cm_name>ifu_esl_shiftreg_shift</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="set">
        <sys>ifu_esl_shiftreg</sys>
        <sim_run_args>+test_case=test_set</sim_run_args>
        <vcs_cm_name>ifu_esl_shiftreg_set</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="pause">
        <sys>ifu_esl_shiftreg</sys>
        <sim_run_args>+test_case=test_pause</sim_run_args>
        <vcs_cm_name>ifu_esl_shiftreg_pause</vcs_cm_name>
        <vcs_use_cm/>
    </other>
    <other name="set_shift">
        <sys>ifu_esl_shiftreg</sys>
        <sim_run_args>+test_case=test_set_shift</sim_run_args>
        <vcs_cm_name>ifu_esl_shiftreg_set_shift</vcs_cm_name>
        <vcs_use_cm/>
    </other>
</ifu_esl_shiftreg>

<ed_helper_modules>
    <include>ifu_esl_lfsr</include>
    <include>ifu_esl_counter</include>
    <include>ifu_esl_shiftreg</include>
</ed_helper_modules>

<princeton_ed_def_asm_tests>
    <asm_test name="princeton_test_test">
        <sys>manycore</sys>
        <x_tiles>1</x_tiles>
		<y_tiles>1</y_tiles>
        <asm_diag_name>princeton-test-test.s</asm_diag_name>
        <ed_enable/>
        <finish_mask>3</finish_mask>
        <midas_args>-DTHREAD_COUNT=2</midas_args>
        <midas_args>-DTHREAD_STRIDE=1</midas_args>
        <vcs_cm_name>ed_stsm_princeton_test_test</vcs_cm_name>
        <vcs_use_cm/>
    </asm_test>
</princeton_ed_def_asm_tests>

<princeton_ed_stsm_asm_tests>
    <sims_run_args>
        <ed_enable/>
        <ed_sync_method>stsm</ed_sync_method>
    </sims_run_args>
    <include>princeton_ed_def_asm_tests</include>
</princeton_ed_stsm_asm_tests>

<princeton_ed_rtsm_asm_tests>
    <sims_run_args>
        <ed_enable/>
        <ed_sync_method>rtsm</ed_sync_method>
    </sims_run_args>
    <include>princeton_ed_def_asm_tests</include>
</princeton_ed_rtsm_asm_tests>

<princeton_ed_htsm_asm_tests>
    <sims_run_args>
        <ed_enable/>
        <ed_sync_method>htsm</ed_sync_method>
    </sims_run_args>
    <include>princeton_ed_def_asm_tests</include>
</princeton_ed_htsm_asm_tests>

<princeton_ed_asm_tests>
    <include>princeton_ed_stsm_asm_tests</include>
    <!-- Currently failing due to bug, need to fix
    <include>princeton_ed_rtsm_asm_tests</include>-->
    <include>princeton_ed_htsm_asm_tests</include>
</princeton_ed_asm_tests>

<ed_all_tests>
    <include>ed_helper_modules</include>
    <include>princeton_ed_asm_tests</include>
</ed_all_tests>

<nightly_ed_stsm>
    <sims_run_args>
        <ed_enable/>
        <ed_sync_method>stsm</ed_sync_method>
    </sims_run_args>
    <include>nightly</include>
</nightly_ed_stsm>

<nightly_ed_rtsm>
    <sims_run_args>
        <ed_enable/>
        <ed_sync_method>rtsm</ed_sync_method>
    </sims_run_args>
    <include>nightly</include>
</nightly_ed_rtsm>

<nightly_ed_htsm>
    <sims_run_args>
        <ed_enable/>
        <ed_sync_method>htsm</ed_sync_method>
    </sims_run_args>
    <include>nightly</include>
</nightly_ed_htsm>

<nightly_ed>
    <include>nightly_ed_stsm</include>
    <include>nightly_ed_rtsm</include>
    <include>nightly_ed_htsm</include>
</nightly_ed>

<ed_directed_stsm>
    <sims_run_args>
        <ed_sync_method>stsm</ed_sync_method>
    </sims_run_args>
    <asm_regress name="ed_directed_stsm">
        <sys>manycore</sys>
        <x_tiles>1</x_tiles>
        <y_tiles>1</y_tiles>
        <group>ed_directed</group>
        <vcs_use_cm/>
    </asm_regress>
</ed_directed_stsm>

<ed_directed_rtsm>
    <sims_run_args>
        <ed_sync_method>rtsm</ed_sync_method>
    </sims_run_args>
    <asm_regress name="ed_directed_rtsm">
        <sys>manycore</sys>
        <x_tiles>1</x_tiles>
        <y_tiles>1</y_tiles>
        <group>ed_directed</group>
        <vcs_use_cm/>
    </asm_regress>
</ed_directed_rtsm>

<ed_directed_htsm>
    <sims_run_args>
        <ed_sync_method>htsm</ed_sync_method>
    </sims_run_args>
    <asm_regress name="ed_directed_htsm">
        <sys>manycore</sys>
        <x_tiles>1</x_tiles>
        <y_tiles>1</y_tiles>
        <group>ed_directed</group>
        <vcs_use_cm/>
    </asm_regress>
</ed_directed_htsm>

<ed_directed>
    <include>ed_directed_stsm</include>
    <include>ed_directed_rtsm</include>
    <include>ed_directed_htsm</include>
</ed_directed>

</bundles>
