# Microsemi Physical design constraints file

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Mon Aug  7 13:07:32 2023 


#
# I/O constraints
#

set_io -port_name ADC_sclk -DIRECTION OUTPUT -pin_name B5 -fixed false
set_io -port_name ADC_sdio -DIRECTION INOUT -pin_name F7 -fixed false
set_io -port_name ADC_ss_n -DIRECTION OUTPUT -pin_name F9 -fixed false
set_io -port_name BTN_1 -DIRECTION INPUT -pin_name T4 -fixed false
set_io -port_name BTN_2 -DIRECTION INPUT -pin_name Y8 -fixed false
set_io -port_name DBGport_0 -DIRECTION OUTPUT -pin_name AA3 -fixed false
set_io -port_name DBGport_1 -DIRECTION OUTPUT -pin_name AB5 -fixed false
set_io -port_name DBGport_2 -DIRECTION OUTPUT -pin_name AA5 -fixed false
set_io -port_name DBGport_3 -DIRECTION OUTPUT -pin_name W4 -fixed false
set_io -port_name DBGport_4 -DIRECTION OUTPUT -pin_name AA4 -fixed false
set_io -port_name DBGport_5 -DIRECTION OUTPUT -pin_name AB6 -fixed false
set_io -port_name DBGport_6 -DIRECTION OUTPUT -pin_name V3 -fixed false
set_io -port_name DBGport_7 -DIRECTION OUTPUT -pin_name V4 -fixed false
set_io -port_name EXT_ADC_Reset_N -DIRECTION OUTPUT -pin_name AM19 -fixed false
set_io -port_name EXT_HMC_Reset_N -DIRECTION OUTPUT -pin_name AL20 -fixed false
set_io -port_name EXT_LMX1_Reset_N -DIRECTION OUTPUT -pin_name AH21 -fixed false
set_io -port_name EXT_LMX2_Reset_N -DIRECTION OUTPUT -pin_name AG21 -fixed false
set_io -port_name FTDI_BE\[0\] -DIRECTION OUTPUT -pin_name P5 -fixed false
set_io -port_name FTDI_BE\[1\] -DIRECTION OUTPUT -pin_name P6 -fixed false
set_io -port_name FTDI_BE\[2\] -DIRECTION OUTPUT -pin_name L2 -fixed false
set_io -port_name FTDI_BE\[3\] -DIRECTION OUTPUT -pin_name L3 -fixed false
set_io -port_name FTDI_CLK -DIRECTION INPUT -pin_name H1 -fixed false
set_io -port_name FTDI_DATA\[0\] -DIRECTION INOUT -pin_name B1 -fixed false
set_io -port_name FTDI_DATA\[1\] -DIRECTION INOUT -pin_name C1 -fixed false
set_io -port_name FTDI_DATA\[2\] -DIRECTION INOUT -pin_name F5 -fixed false
set_io -port_name FTDI_DATA\[3\] -DIRECTION INOUT -pin_name G5 -fixed false
set_io -port_name FTDI_DATA\[4\] -DIRECTION INOUT -pin_name B2 -fixed false
set_io -port_name FTDI_DATA\[5\] -DIRECTION INOUT -pin_name C2 -fixed false
set_io -port_name FTDI_DATA\[6\] -DIRECTION INOUT -pin_name E8 -fixed false
set_io -port_name FTDI_DATA\[7\] -DIRECTION INOUT -pin_name E7 -fixed false
set_io -port_name FTDI_DATA\[8\] -DIRECTION INOUT -pin_name T8 -fixed false
set_io -port_name FTDI_DATA\[9\] -DIRECTION INOUT -pin_name T7 -fixed false
set_io -port_name FTDI_DATA\[10\] -DIRECTION INOUT -pin_name D6 -fixed false
set_io -port_name FTDI_DATA\[11\] -DIRECTION INOUT -pin_name E6 -fixed false
set_io -port_name FTDI_DATA\[12\] -DIRECTION INOUT -pin_name P3 -fixed false
set_io -port_name FTDI_DATA\[13\] -DIRECTION INOUT -pin_name P4 -fixed false
set_io -port_name FTDI_DATA\[14\] -DIRECTION INOUT -pin_name M5 -fixed false
set_io -port_name FTDI_DATA\[15\] -DIRECTION INOUT -pin_name M6 -fixed false
set_io -port_name FTDI_DATA\[16\] -DIRECTION INOUT -pin_name C8 -fixed false
set_io -port_name FTDI_DATA\[17\] -DIRECTION INOUT -pin_name D8 -fixed false
set_io -port_name FTDI_DATA\[18\] -DIRECTION INOUT -pin_name H8 -fixed false
set_io -port_name FTDI_DATA\[19\] -DIRECTION INOUT -pin_name H9 -fixed false
set_io -port_name FTDI_DATA\[20\] -DIRECTION INOUT -pin_name N6 -fixed false
set_io -port_name FTDI_DATA\[21\] -DIRECTION INOUT -pin_name N7 -fixed false
set_io -port_name FTDI_DATA\[22\] -DIRECTION INOUT -pin_name M1 -fixed false
set_io -port_name FTDI_DATA\[23\] -DIRECTION INOUT -pin_name M2 -fixed false
set_io -port_name FTDI_DATA\[24\] -DIRECTION INOUT -pin_name C4 -fixed false
set_io -port_name FTDI_DATA\[25\] -DIRECTION INOUT -pin_name C3 -fixed false
set_io -port_name FTDI_DATA\[26\] -DIRECTION INOUT -pin_name H3 -fixed false
set_io -port_name FTDI_DATA\[27\] -DIRECTION INOUT -pin_name H4 -fixed false
set_io -port_name FTDI_DATA\[28\] -DIRECTION INOUT -pin_name A3 -fixed false
set_io -port_name FTDI_DATA\[29\] -DIRECTION INOUT -pin_name A2 -fixed false
set_io -port_name FTDI_DATA\[30\] -DIRECTION INOUT -pin_name M4 -fixed false
set_io -port_name FTDI_DATA\[31\] -DIRECTION INOUT -pin_name L4 -fixed false
set_io -port_name FTDI_GPIO_0 -DIRECTION OUTPUT -pin_name N3 -fixed false
set_io -port_name FTDI_GPIO_1 -DIRECTION OUTPUT -pin_name N4 -fixed false
set_io -port_name FTDI_RESET_N -DIRECTION OUTPUT -pin_name N1 -fixed false
set_io -port_name FTDI_nOE -DIRECTION OUTPUT -pin_name K5 -fixed false
set_io -port_name FTDI_nRD -DIRECTION OUTPUT -pin_name L5 -fixed false
set_io -port_name FTDI_nRXF -DIRECTION INPUT -pin_name H7 -fixed false
set_io -port_name FTDI_nTXE -DIRECTION INPUT -pin_name G7 -fixed false
set_io -port_name FTDI_nWR -DIRECTION OUTPUT -pin_name R5 -fixed false
set_io -port_name HMC_sclk -DIRECTION OUTPUT -pin_name J6 -fixed false
set_io -port_name HMC_sdio -DIRECTION INOUT -pin_name H17 -fixed false
set_io -port_name HMC_ss_n -DIRECTION OUTPUT -pin_name K16 -fixed false
set_io -port_name LED_1 -DIRECTION OUTPUT -pin_name U11 -fixed false
set_io -port_name LED_2 -DIRECTION OUTPUT -pin_name T5 -fixed false
set_io -port_name LED_3 -DIRECTION OUTPUT -pin_name W8 -fixed false
set_io -port_name LED_4 -DIRECTION OUTPUT -pin_name W9 -fixed false
set_io -port_name LMX1_miso -DIRECTION INPUT -pin_name J18 -fixed false
set_io -port_name LMX1_mosi -DIRECTION OUTPUT -pin_name K18 -fixed false
set_io -port_name LMX1_sclk -DIRECTION OUTPUT -pin_name K17 -fixed false
set_io -port_name LMX1_ss_n -DIRECTION OUTPUT -pin_name H16 -fixed false
set_io -port_name LMX2_miso -DIRECTION INPUT -pin_name J8 -fixed false
set_io -port_name LMX2_mosi -DIRECTION OUTPUT -pin_name R7 -fixed false
set_io -port_name LMX2_sclk -DIRECTION OUTPUT -pin_name R8 -fixed false
set_io -port_name LMX2_ss_n -DIRECTION OUTPUT -pin_name K8 -fixed false
set_io -port_name RX_0 -DIRECTION INPUT -pin_name U7 -fixed false
set_io -port_name RX_1 -DIRECTION INPUT -pin_name AA9 -fixed false
set_io -port_name TX_0 -DIRECTION OUTPUT -pin_name V9 -fixed false
set_io -port_name TX_1 -DIRECTION OUTPUT -pin_name W5 -fixed false

#
# Core cell constraints
#

set_location -inst_name Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_0_0 -fixed false -x 726 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[10\] -fixed false -x 863 -y 127
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[13\] -fixed false -x 741 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[2\] -fixed false -x 667 -y 124
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[1\] -fixed false -x 541 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[6\] -fixed false -x 1164 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 703 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 789 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 502 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 784 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1160 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1199 -y 139
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 495 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[21\] -fixed false -x 555 -y 91
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[33\] -fixed false -x 732 -y 139
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_0\[5\] -fixed false -x 826 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[1\] -fixed false -x 929 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 772 -y 106
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[15\] -fixed false -x 928 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 686 -y 97
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_Z\[0\] -fixed false -x 730 -y 115
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[0\] -fixed false -x 822 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[33\] -fixed false -x 1196 -y 156
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[1\] -fixed false -x 1459 -y 193
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[19\] -fixed false -x 571 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 650 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 671 -y 154
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[5\] -fixed false -x 606 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[4\] -fixed false -x 888 -y 168
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[19\] -fixed false -x 884 -y 88
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[2\] -fixed false -x 546 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 720 -y 102
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO -fixed false -x 667 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[0\] -fixed false -x 995 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect -fixed false -x 940 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[12\] -fixed false -x 901 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_4\[5\] -fixed false -x 835 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[7\] -fixed false -x 871 -y 129
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[3\] -fixed false -x 722 -y 97
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 -fixed false -x 836 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 523 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1703 -y 144
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[0\] -fixed false -x 912 -y 175
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 -fixed false -x 740 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 1943 -y 315
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_1\[13\] -fixed false -x 897 -y 114
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 1942 -y 315
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1370 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1171 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[37\] -fixed false -x 699 -y 123
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[10\] -fixed false -x 753 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 732 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 651 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 520 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[14\] -fixed false -x 950 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIGRHQ -fixed false -x 713 -y 126
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[0\] -fixed false -x 805 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1681 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[12\] -fixed false -x 865 -y 133
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[4\] -fixed false -x 664 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 870 -y 151
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4\[4\] -fixed false -x 857 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 636 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[5\] -fixed false -x 666 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[4\] -fixed false -x 950 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[2\] -fixed false -x 1078 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 567 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 798 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 689 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[12\] -fixed false -x 889 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1360 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[4\] -fixed false -x 916 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1029 -y 114
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[5\] -fixed false -x 801 -y 124
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[3\] -fixed false -x 824 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[3\] -fixed false -x 965 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 729 -y 142
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed false -x 674 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 714 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 635 -y 154
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_23_i_o2_i_a2_0_a2_0_a2_0_o2\[31\] -fixed false -x 506 -y 96
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[1\] -fixed false -x 729 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[9\] -fixed false -x 509 -y 85
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 -fixed false -x 751 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 637 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[1\] -fixed false -x 868 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1182 -y 142
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[16\] -fixed false -x 716 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[0\] -fixed false -x 518 -y 100
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[1\] -fixed false -x 795 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[0\] -fixed false -x 1077 -y 151
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[12\] -fixed false -x 783 -y 130
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[29\] -fixed false -x 595 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[24\] -fixed false -x 913 -y 133
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_RNO\[0\] -fixed false -x 889 -y 111
set_location -inst_name UART_Protocol_1/mko_0/counter\[20\] -fixed false -x 347 -y 151
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[24\] -fixed false -x 628 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 1193 -y 157
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 -fixed false -x 343 -y 171
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[6\] -fixed false -x 1648 -y 202
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[2\] -fixed false -x 566 -y 90
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n -fixed false -x 825 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 643 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[7\] -fixed false -x 930 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 735 -y 150
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[0\] -fixed false -x 829 -y 127
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 -fixed false -x 910 -y 90
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[25\] -fixed false -x 902 -y 91
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[7\] -fixed false -x 711 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 735 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 636 -y 154
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[0\] -fixed false -x 819 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[30\] -fixed false -x 487 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[11\] -fixed false -x 956 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[14\] -fixed false -x 687 -y 114
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[24\] -fixed false -x 767 -y 117
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[19\] -fixed false -x 547 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 618 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[4\] -fixed false -x 931 -y 111
set_location -inst_name UART_Protocol_1/mko_0/counter\[9\] -fixed false -x 336 -y 151
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3\[3\] -fixed false -x 863 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[11\] -fixed false -x 385 -y 145
set_location -inst_name Controler_0/gpio_controler_0/un19_read_signal_0_a2 -fixed false -x 854 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 867 -y 151
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[13\] -fixed false -x 841 -y 124
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 -fixed false -x 758 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[9\] -fixed false -x 886 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[2\] -fixed false -x 905 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 800 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[11\] -fixed false -x 1291 -y 124
set_location -inst_name Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 -fixed false -x 776 -y 117
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[2\] -fixed false -x 539 -y 97
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[2\] -fixed false -x 541 -y 106
set_location -inst_name UART_Protocol_1/mko_0/counter\[24\] -fixed false -x 351 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 -fixed false -x 726 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1542 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[10\] -fixed false -x 876 -y 168
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[26\] -fixed false -x 1407 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 887 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[2\] -fixed false -x 717 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[0\] -fixed false -x 934 -y 166
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[11\] -fixed false -x 794 -y 112
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[0\] -fixed false -x 501 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1113 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 707 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[0\] -fixed false -x 854 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 668 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 615 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[19\] -fixed false -x 713 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 650 -y 135
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[7\] -fixed false -x 628 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[32\] -fixed false -x 674 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 758 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[19\] -fixed false -x 895 -y 165
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_1\[2\] -fixed false -x 892 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 763 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 724 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[4\] -fixed false -x 950 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIPGCV -fixed false -x 790 -y 141
set_location -inst_name Controler_0/Command_Decoder_0/counter\[28\] -fixed false -x 760 -y 115
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[31\] -fixed false -x 740 -y 91
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_0_a2_0 -fixed false -x 866 -y 90
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[10\] -fixed false -x 487 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv\[31\] -fixed false -x 476 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 599 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[13\] -fixed false -x 688 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1177 -y 138
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv\[31\] -fixed false -x 499 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 739 -y 126
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[17\] -fixed false -x 1164 -y 153
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_0_a2_0 -fixed false -x 854 -y 114
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[12\] -fixed false -x 749 -y 97
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_13\[5\] -fixed false -x 786 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[9\] -fixed false -x 903 -y 129
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit\[0\] -fixed false -x 711 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[37\] -fixed false -x 692 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 905 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[15\] -fixed false -x 969 -y 181
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect -fixed false -x 531 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 630 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 673 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[23\] -fixed false -x 674 -y 126
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv_0\[31\] -fixed false -x 565 -y 90
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[5\] -fixed false -x 840 -y 115
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[1\] -fixed false -x 825 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1145 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1029 -y 154
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[27\] -fixed false -x 776 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1539 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO -fixed false -x 1147 -y 168
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 263 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[5\] -fixed false -x 881 -y 124
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[28\] -fixed false -x 806 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[8\] -fixed false -x 1095 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 617 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1365 -y 145
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[13\] -fixed false -x 845 -y 127
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[30\] -fixed false -x 570 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNO\[0\] -fixed false -x 968 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[13\] -fixed false -x 713 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[56\] -fixed false -x 1135 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO -fixed false -x 714 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[8\] -fixed false -x 1094 -y 133
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[6\] -fixed false -x 529 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1157 -y 141
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[23\] -fixed false -x 795 -y 108
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 242 -y 117
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[3\] -fixed false -x 711 -y 97
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 799 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[4\] -fixed false -x 893 -y 133
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[4\] -fixed false -x 925 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 735 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[5\] -fixed false -x 1558 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 566 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[14\] -fixed false -x 644 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[25\] -fixed false -x 724 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 915 -y 157
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[1\] -fixed false -x 863 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 907 -y 150
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[2\] -fixed false -x 510 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1092 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 708 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 527 -y 100
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[8\] -fixed false -x 601 -y 129
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[10\] -fixed false -x 875 -y 88
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 725 -y 261
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[4\] -fixed false -x 833 -y 103
set_location -inst_name UART_Protocol_0/mko_0/counter\[19\] -fixed false -x 331 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1664 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1325 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 664 -y 154
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[21\] -fixed false -x 898 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[38\] -fixed false -x 641 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 959 -y 42
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[1\] -fixed false -x 943 -y 117
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_c1 -fixed false -x 589 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 805 -y 145
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[24\] -fixed false -x 773 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1118 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1142 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 651 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 604 -y 100
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[1\] -fixed false -x 816 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1387 -y 156
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[5\] -fixed false -x 638 -y 105
set_location -inst_name Controler_0/REGISTERS_0/state_reg_RNO\[0\] -fixed false -x 832 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 781 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[20\] -fixed false -x 636 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 701 -y 102
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[2\] -fixed false -x 887 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[16\] -fixed false -x 961 -y 129
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[1\] -fixed false -x 697 -y 154
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[11\] -fixed false -x 744 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[7\] -fixed false -x 924 -y 136
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg\[1\] -fixed false -x 529 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 820 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[25\] -fixed false -x 625 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 718 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[26\] -fixed false -x 607 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 728 -y 142
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 802 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[3\] -fixed false -x 867 -y 100
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_0\[0\] -fixed false -x 826 -y 126
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[3\] -fixed false -x 904 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[3\] -fixed false -x 867 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 687 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 800 -y 106
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_0_a2_1_0\[6\] -fixed false -x 769 -y 108
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[14\] -fixed false -x 951 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 865 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[6\] -fixed false -x 1097 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 -fixed false -x 957 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 637 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[4\] -fixed false -x 855 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1695 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[29\] -fixed false -x 673 -y 129
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 809 -y 97
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 2189 -y 261
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[10\] -fixed false -x 857 -y 129
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[2\] -fixed false -x 725 -y 139
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 546 -y 91
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[5\] -fixed false -x 831 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 659 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 -fixed false -x 927 -y 129
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[15\] -fixed false -x 892 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 935 -y 154
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4\[6\] -fixed false -x 521 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 968 -y 157
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[4\] -fixed false -x 663 -y 123
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[18\] -fixed false -x 803 -y 103
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[12\] -fixed false -x 823 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[5\] -fixed false -x 1022 -y 202
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 -fixed false -x 557 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1116 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI260D1 -fixed false -x 747 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 1547 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 693 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1117 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[1\] -fixed false -x 857 -y 174
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[0\] -fixed false -x 556 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1187 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 -fixed false -x 742 -y 132
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[4\] -fixed false -x 1412 -y 150
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[5\] -fixed false -x 552 -y 129
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[13\] -fixed false -x 828 -y 112
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv\[31\] -fixed false -x 498 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[6\] -fixed false -x 951 -y 180
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_24_i_a4_i_0_0_0_o2_RNI9JQV -fixed false -x 512 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[1\] -fixed false -x 867 -y 103
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_tri_enable -fixed false -x 499 -y 97
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 -fixed false -x 325 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[38\] -fixed false -x 735 -y 99
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2\[1\] -fixed false -x 669 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 785 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 969 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 653 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 678 -y 112
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[9\] -fixed false -x 874 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_o2_0\[1\] -fixed false -x 883 -y 114
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_RNO -fixed false -x 508 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 691 -y 97
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[8\] -fixed false -x 816 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[9\] -fixed false -x 898 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[8\] -fixed false -x 1099 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 560 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 649 -y 135
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[20\] -fixed false -x 713 -y 139
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed false -x 562 -y 126
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_Z\[1\] -fixed false -x 762 -y 112
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[21\] -fixed false -x 842 -y 106
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[18\] -fixed false -x 732 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[3\] -fixed false -x 567 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[0\] -fixed false -x 647 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 712 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[17\] -fixed false -x 657 -y 106
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 -fixed false -x 553 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 715 -y 142
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[13\] -fixed false -x 476 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[39\] -fixed false -x 601 -y 96
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[0\] -fixed false -x 558 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1537 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 -fixed false -x 923 -y 126
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_0_a2_0 -fixed false -x 900 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[15\] -fixed false -x 948 -y 112
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/first_byte -fixed false -x 525 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[19\] -fixed false -x 908 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 972 -y 160
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 504 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1349 -y 160
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[34\] -fixed false -x 616 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 599 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 705 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1195 -y 135
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 525 -y 85
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_RNO\[0\] -fixed false -x 698 -y 135
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI3QD7\[6\] -fixed false -x 1003 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 655 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1120 -y 180
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[22\] -fixed false -x 603 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[22\] -fixed false -x 558 -y 91
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[15\] -fixed false -x 811 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 759 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 564 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[0\] -fixed false -x 705 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 631 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 759 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1333 -y 159
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[21\] -fixed false -x 771 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 826 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[32\] -fixed false -x 773 -y 139
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl_2_i_0_a2_0_0 -fixed false -x 853 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 721 -y 127
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[10\] -fixed false -x 1267 -y 133
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_0_o2_0\[0\] -fixed false -x 824 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[18\] -fixed false -x 714 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 687 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set -fixed false -x 632 -y 97
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[5\] -fixed false -x 552 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1679 -y 151
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[3\] -fixed false -x 544 -y 103
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[14\] -fixed false -x 762 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[26\] -fixed false -x 621 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 689 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 933 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[6\] -fixed false -x 689 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO -fixed false -x 970 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO -fixed false -x 998 -y 123
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[8\] -fixed false -x 692 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1375 -y 156
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[31\] -fixed false -x 896 -y 88
set_location -inst_name Controler_0/gpio_controler_0/m71_i_a2_5 -fixed false -x 787 -y 111
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2\[1\] -fixed false -x 566 -y 132
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[8\] -fixed false -x 909 -y 100
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[14\] -fixed false -x 604 -y 127
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_7\[5\] -fixed false -x 784 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1292 -y 153
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 536 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[22\] -fixed false -x 652 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2_0_a2 -fixed false -x 875 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 765 -y 127
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[9\] -fixed false -x 775 -y 109
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer\[1\] -fixed false -x 847 -y 109
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_RNO\[15\] -fixed false -x 825 -y 117
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 -fixed false -x 947 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set -fixed false -x 628 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 650 -y 130
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[11\] -fixed false -x 888 -y 91
set_location -inst_name Controler_0/gpio_controler_0/un11_read_signal_0_a2 -fixed false -x 808 -y 117
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 798 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 -fixed false -x 913 -y 171
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[16\] -fixed false -x 638 -y 96
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 736 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[4\] -fixed false -x 903 -y 142
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 1451 -y 309
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[17\] -fixed false -x 1022 -y 201
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[12\] -fixed false -x 595 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 780 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[25\] -fixed false -x 676 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv_0\[31\] -fixed false -x 501 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU -fixed false -x 1163 -y 141
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 984 -y 342
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4\[0\] -fixed false -x 706 -y 105
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 770 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1738 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[25\] -fixed false -x 635 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[1\] -fixed false -x 631 -y 105
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[9\] -fixed false -x 894 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[18\] -fixed false -x 893 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 690 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 689 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[38\] -fixed false -x 688 -y 127
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[3\] -fixed false -x 851 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[11\] -fixed false -x 1380 -y 151
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[38\] -fixed false -x 766 -y 117
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[4\] -fixed false -x 565 -y 132
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[3\] -fixed false -x 707 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 254 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 610 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 732 -y 102
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[33\] -fixed false -x 772 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[5\] -fixed false -x 649 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1374 -y 160
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[7\] -fixed false -x 877 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[10\] -fixed false -x 957 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[3\] -fixed false -x 940 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 614 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 667 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 732 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_4 -fixed false -x 503 -y 87
set_location -inst_name Controler_0/Command_Decoder_0/counter\[20\] -fixed false -x 752 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[4\] -fixed false -x 880 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[25\] -fixed false -x 575 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 750 -y 144
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[22\] -fixed false -x 706 -y 133
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[3\] -fixed false -x 864 -y 103
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[3\] -fixed false -x 568 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 526 -y 88
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[27\] -fixed false -x 922 -y 156
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[7\] -fixed false -x 874 -y 100
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[2\] -fixed false -x 809 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[17\] -fixed false -x 881 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 -fixed false -x 943 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[15\] -fixed false -x 886 -y 126
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 806 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[10\] -fixed false -x 879 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[1\] -fixed false -x 963 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[1\] -fixed false -x 853 -y 87
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 800 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 646 -y 127
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg\[1\] -fixed false -x 863 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[9\] -fixed false -x 880 -y 168
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 -fixed false -x 688 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa -fixed false -x 953 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 999 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[8\] -fixed false -x 504 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1387 -y 157
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[25\] -fixed false -x 890 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 756 -y 127
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[34\] -fixed false -x 794 -y 96
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[3\] -fixed false -x 972 -y 133
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[12\] -fixed false -x 552 -y 115
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[7\] -fixed false -x 500 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 785 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[34\] -fixed false -x 737 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[9\] -fixed false -x 902 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 951 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1698 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 803 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1529 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[6\] -fixed false -x 933 -y 165
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[3\] -fixed false -x 807 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 809 -y 151
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_0\[12\] -fixed false -x 840 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 634 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 728 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 712 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 -fixed false -x 918 -y 165
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/un1_state_reg_1_i_0_a2 -fixed false -x 856 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 877 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 605 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 775 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[39\] -fixed false -x 740 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 813 -y 151
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[2\] -fixed false -x 864 -y 174
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[16\] -fixed false -x 848 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1377 -y 160
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 805 -y 100
set_location -inst_name UART_Protocol_0/mko_0/counter\[18\] -fixed false -x 330 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[11\] -fixed false -x 1122 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_ns_i_i_a2\[1\] -fixed false -x 870 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1135 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[28\] -fixed false -x 663 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 686 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[19\] -fixed false -x 969 -y 129
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[23\] -fixed false -x 784 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 653 -y 124
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[7\] -fixed false -x 1084 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 624 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 756 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 819 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 782 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 614 -y 124
set_location -inst_name Controler_0/ADI_SPI_0/sclk_4 -fixed false -x 872 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1373 -y 150
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv\[31\] -fixed false -x 485 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[1\] -fixed false -x 901 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[21\] -fixed false -x 874 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[23\] -fixed false -x 654 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2_0_a2_0_a2_0_a4 -fixed false -x 500 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[57\] -fixed false -x 1352 -y 156
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[14\] -fixed false -x 468 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[4\] -fixed false -x 927 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[4\] -fixed false -x 926 -y 169
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 685 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 604 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 750 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 -fixed false -x 910 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[11\] -fixed false -x 650 -y 117
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0_0 -fixed false -x 860 -y 108
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[3\] -fixed false -x 762 -y 141
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[6\] -fixed false -x 875 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[5\] -fixed false -x 821 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 653 -y 127
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[39\] -fixed false -x 663 -y 99
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[2\] -fixed false -x 563 -y 130
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[1\] -fixed false -x 488 -y 97
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[2\] -fixed false -x 827 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 662 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 765 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[36\] -fixed false -x 623 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 672 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 744 -y 144
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[20\] -fixed false -x 709 -y 138
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[14\] -fixed false -x 918 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 547 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 923 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 637 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 650 -y 109
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 -fixed false -x 1741 -y 205
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 1643 -y 342
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 775 -y 102
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 736 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G -fixed false -x 966 -y 150
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[17\] -fixed false -x 570 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1283 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_0_0_a4_0\[0\] -fixed false -x 496 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1685 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 1027 -y 114
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[3\] -fixed false -x 661 -y 96
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[1\] -fixed false -x 556 -y 109
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[1\] -fixed false -x 818 -y 109
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[28\] -fixed false -x 568 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 612 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[2\] -fixed false -x 971 -y 126
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[16\] -fixed false -x 602 -y 132
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[5\] -fixed false -x 886 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[36\] -fixed false -x 700 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[4\] -fixed false -x 520 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1280 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[4\] -fixed false -x 926 -y 145
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 -fixed false -x 716 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[11\] -fixed false -x 889 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[16\] -fixed false -x 610 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[4\] -fixed false -x 908 -y 124
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 739 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[3\] -fixed false -x 755 -y 129
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_a2_3\[2\] -fixed false -x 811 -y 126
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[4\] -fixed false -x 887 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1197 -y 136
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[13\] -fixed false -x 554 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[11\] -fixed false -x 866 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 -fixed false -x 717 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[22\] -fixed false -x 681 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 612 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 192 -y 282
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2\[11\] -fixed false -x 903 -y 111
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0_a2_0 -fixed false -x 867 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 708 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[0\] -fixed false -x 933 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 -fixed false -x 1046 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 735 -y 151
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[21\] -fixed false -x 593 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1681 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1730 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[1\] -fixed false -x 946 -y 118
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[1\] -fixed false -x 727 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1528 -y 144
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 1789 -y 234
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[29\] -fixed false -x 566 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 534 -y 106
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO -fixed false -x 553 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1188 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1176 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1700 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[27\] -fixed false -x 679 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 693 -y 151
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[1\] -fixed false -x 546 -y 105
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[6\] -fixed false -x 817 -y 129
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[1\] -fixed false -x 1007 -y 142
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1_RNO -fixed false -x 867 -y 96
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 773 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1053 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 748 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 624 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 600 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1176 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 703 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQF8I1\[0\] -fixed false -x 755 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 710 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[35\] -fixed false -x 741 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[8\] -fixed false -x 886 -y 169
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[5\] -fixed false -x 473 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[33\] -fixed false -x 737 -y 139
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[11\] -fixed false -x 564 -y 126
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[9\] -fixed false -x 978 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1723 -y 145
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[8\] -fixed false -x 602 -y 130
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[31\] -fixed false -x 670 -y 102
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[22\] -fixed false -x 779 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 886 -y 151
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3\[3\] -fixed false -x 971 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 726 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 526 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1037 -y 115
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 551 -y 342
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[35\] -fixed false -x 667 -y 102
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 735 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 823 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[3\] -fixed false -x 944 -y 111
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_1\[15\] -fixed false -x 845 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 824 -y 138
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 735 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[9\] -fixed false -x 1029 -y 145
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[17\] -fixed false -x 721 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[2\] -fixed false -x 945 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 992 -y 118
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[39\] -fixed false -x 797 -y 97
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[39\] -fixed false -x 758 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 714 -y 142
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[23\] -fixed false -x 774 -y 145
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 1642 -y 342
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 614 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1686 -y 145
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[10\] -fixed false -x 1171 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[3\] -fixed false -x 941 -y 112
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[39\] -fixed false -x 667 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 789 -y 151
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[7\] -fixed false -x 806 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 731 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset -fixed false -x 886 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[15\] -fixed false -x 896 -y 166
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_i\[4\] -fixed false -x 771 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 719 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[21\] -fixed false -x 769 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 623 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_RNO_0 -fixed false -x 508 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1190 -y 136
set_location -inst_name Controler_0/ADI_SPI_1/counter\[0\] -fixed false -x 896 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1138 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[15\] -fixed false -x 877 -y 115
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[14\] -fixed false -x 846 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 954 -y 153
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[8\] -fixed false -x 812 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 509 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[6\] -fixed false -x 895 -y 133
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[21\] -fixed false -x 672 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1370 -y 160
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNI23831\[2\] -fixed false -x 869 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1675 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 763 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[0\] -fixed false -x 522 -y 97
set_location -inst_name UART_Protocol_1/mko_0/counter\[11\] -fixed false -x 338 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 617 -y 127
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[27\] -fixed false -x 751 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 573 -y 103
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[1\] -fixed false -x 872 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 994 -y 159
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[8\] -fixed false -x 815 -y 115
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_1\[15\] -fixed false -x 824 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 778 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 660 -y 112
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_a2_0\[7\] -fixed false -x 851 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[11\] -fixed false -x 952 -y 169
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 1589 -y 342
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 791 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 709 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[6\] -fixed false -x 928 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 657 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[18\] -fixed false -x 680 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 710 -y 103
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[2\] -fixed false -x 834 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 907 -y 153
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[5\] -fixed false -x 879 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[11\] -fixed false -x 1262 -y 151
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[3\] -fixed false -x 873 -y 103
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[15\] -fixed false -x 726 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 882 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[9\] -fixed false -x 941 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 873 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 716 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 -fixed false -x 949 -y 168
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[15\] -fixed false -x 784 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[15\] -fixed false -x 718 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid -fixed false -x 956 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 627 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1689 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1033 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 729 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1169 -y 154
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO\[2\] -fixed false -x 850 -y 108
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[5\] -fixed false -x 871 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 503 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 -fixed false -x 624 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[5\] -fixed false -x 934 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[23\] -fixed false -x 702 -y 126
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[2\] -fixed false -x 816 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[16\] -fixed false -x 563 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 588 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 556 -y 97
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[21\] -fixed false -x 802 -y 115
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[3\] -fixed false -x 514 -y 100
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[28\] -fixed false -x 678 -y 130
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[0\] -fixed false -x 726 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1364 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_1\[3\] -fixed false -x 893 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[4\] -fixed false -x 599 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_0 -fixed false -x 906 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[33\] -fixed false -x 748 -y 136
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[33\] -fixed false -x 676 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2Q3C\[0\] -fixed false -x 647 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 627 -y 109
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_REQ_2 -fixed false -x 683 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[19\] -fixed false -x 894 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 624 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 776 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 -fixed false -x 750 -y 132
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[3\] -fixed false -x 858 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[4\] -fixed false -x 766 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[0\] -fixed false -x 890 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 672 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 -fixed false -x 941 -y 168
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 649 -y 97
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[14\] -fixed false -x 828 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_794_i -fixed false -x 864 -y 90
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[15\] -fixed false -x 879 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 607 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[14\] -fixed false -x 692 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1332 -y 159
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[12\] -fixed false -x 948 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 734 -y 126
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[0\] -fixed false -x 714 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 736 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set -fixed false -x 669 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1115 -y 181
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[16\] -fixed false -x 1223 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 706 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 524 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 624 -y 135
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[11\] -fixed false -x 868 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[6\] -fixed false -x 873 -y 159
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[16\] -fixed false -x 762 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 -fixed false -x 959 -y 165
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[4\] -fixed false -x 545 -y 106
set_location -inst_name CFG0_GND_INST -fixed false -x 925 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 953 -y 157
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[5\] -fixed false -x 800 -y 133
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 -fixed false -x 540 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1545 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1288 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 630 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 719 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 608 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[22\] -fixed false -x 682 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 781 -y 141
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[28\] -fixed false -x 772 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1371 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 628 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[12\] -fixed false -x 869 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 853 -y 150
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 741 -y 109
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[1\] -fixed false -x 632 -y 102
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[2\] -fixed false -x 863 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2\[5\] -fixed false -x 913 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[8\] -fixed false -x 391 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 -fixed false -x 929 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1047 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1357 -y 160
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_o2_0\[8\] -fixed false -x 831 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1669 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[13\] -fixed false -x 946 -y 115
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[6\] -fixed false -x 745 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 693 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 755 -y 105
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[18\] -fixed false -x 844 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1120 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 903 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1147 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1330 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1703 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 464 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 779 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 532 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 678 -y 106
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[11\] -fixed false -x 559 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1144 -y 181
set_location -inst_name Controler_0/Reset_Controler_0/un17_write_signal_0_a2 -fixed false -x 878 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 852 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[9\] -fixed false -x 1262 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 709 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[3\] -fixed false -x 965 -y 126
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[12\] -fixed false -x 823 -y 106
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[10\] -fixed false -x 788 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1384 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 821 -y 145
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0\[0\] -fixed false -x 574 -y 132
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[9\] -fixed false -x 897 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 712 -y 142
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[22\] -fixed false -x 681 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[6\] -fixed false -x 907 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 -fixed false -x 486 -y 87
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[2\] -fixed false -x 937 -y 112
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n4 -fixed false -x 720 -y 138
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 620 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[12\] -fixed false -x 865 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[4\] -fixed false -x 857 -y 133
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[5\] -fixed false -x 545 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1121 -y 165
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[16\] -fixed false -x 720 -y 151
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_Z\[1\] -fixed false -x 723 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[39\] -fixed false -x 707 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 763 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 640 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1291 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 735 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[6\] -fixed false -x 1300 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 761 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_Z\[0\] -fixed false -x 760 -y 112
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 -fixed false -x 492 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 1175 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 660 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 548 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[0\] -fixed false -x 1006 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[25\] -fixed false -x 777 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 908 -y 153
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[7\] -fixed false -x 847 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO -fixed false -x 967 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 627 -y 133
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[11\] -fixed false -x 676 -y 102
set_location -inst_name Controler_0/ADI_SPI_1/divider_enable -fixed false -x 899 -y 103
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[3\] -fixed false -x 743 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[3\] -fixed false -x 914 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 -fixed false -x 934 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 570 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 558 -y 106
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[1\] -fixed false -x 720 -y 154
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[21\] -fixed false -x 627 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 626 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 629 -y 154
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[6\] -fixed false -x 865 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 680 -y 109
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[11\] -fixed false -x 864 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_0 -fixed false -x 945 -y 165
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[2\] -fixed false -x 540 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 791 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[21\] -fixed false -x 631 -y 99
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[0\] -fixed false -x 1076 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 726 -y 124
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[1\] -fixed false -x 767 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[0\] -fixed false -x 647 -y 90
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[4\] -fixed false -x 921 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1161 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[10\] -fixed false -x 956 -y 168
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf -fixed false -x 518 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 668 -y 112
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[2\] -fixed false -x 798 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[7\] -fixed false -x 868 -y 159
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[25\] -fixed false -x 905 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 873 -y 154
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[4\] -fixed false -x 688 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1682 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 508 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 591 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[6\] -fixed false -x 859 -y 133
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_o2_0\[4\] -fixed false -x 935 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1671 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[10\] -fixed false -x 880 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[8\] -fixed false -x 653 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME -fixed false -x 955 -y 168
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[2\] -fixed false -x 936 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 687 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1018 -y 151
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[6\] -fixed false -x 908 -y 174
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[9\] -fixed false -x 890 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 639 -y 136
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[3\] -fixed false -x 1164 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[6\] -fixed false -x 1010 -y 130
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[4\] -fixed false -x 889 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1767 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1375 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[1\] -fixed false -x 884 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 807 -y 142
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status -fixed false -x 912 -y 171
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[5\] -fixed false -x 594 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[6\] -fixed false -x 953 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 674 -y 111
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[2\] -fixed false -x 665 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2 -fixed false -x 902 -y 111
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[20\] -fixed false -x 921 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 823 -y 139
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 2150 -y 207
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO -fixed false -x 809 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[19\] -fixed false -x 900 -y 171
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 -fixed false -x 546 -y 108
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[23\] -fixed false -x 860 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1170 -y 138
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[24\] -fixed false -x 700 -y 198
set_location -inst_name UART_Protocol_0/mko_0/counter\[10\] -fixed false -x 322 -y 172
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Elapsed -fixed false -x 764 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[3\] -fixed false -x 911 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1371 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[26\] -fixed false -x 562 -y 91
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 -fixed false -x 1152 -y 162
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 869 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[11\] -fixed false -x 931 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[1\] -fixed false -x 1897 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[9\] -fixed false -x 862 -y 127
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns\[13\] -fixed false -x 558 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[3\] -fixed false -x 677 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 671 -y 109
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_i -fixed false -x 810 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 727 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[6\] -fixed false -x 1304 -y 124
set_location -inst_name Controler_0/Command_Decoder_0/counter\[9\] -fixed false -x 741 -y 115
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv\[31\] -fixed false -x 495 -y 99
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[5\] -fixed false -x 835 -y 106
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[2\] -fixed false -x 566 -y 91
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[6\] -fixed false -x 875 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[20\] -fixed false -x 646 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[4\] -fixed false -x 511 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[6\] -fixed false -x 899 -y 112
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[3\] -fixed false -x 750 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 818 -y 142
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[0\] -fixed false -x 701 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 605 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8 -fixed false -x 971 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1073 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 774 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1521 -y 145
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[13\] -fixed false -x 575 -y 97
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[8\] -fixed false -x 804 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 836 -y 142
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[12\] -fixed false -x 595 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 721 -y 145
set_location -inst_name UART_Protocol_0/mko_0/counter\[14\] -fixed false -x 326 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI04IB1 -fixed false -x 569 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 791 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1771 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[3\] -fixed false -x 856 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 516 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1124 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 718 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 942 -y 159
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1526 -y 145
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[24\] -fixed false -x 558 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1702 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 734 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 744 -y 135
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[26\] -fixed false -x 778 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 461 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0_0 -fixed false -x 874 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 2189 -y 207
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 1651 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[7\] -fixed false -x 566 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[3\] -fixed false -x 550 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/counter\[4\] -fixed false -x 844 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 812 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1677 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 763 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 529 -y 106
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_0 -fixed false -x 784 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 880 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1672 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 715 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 720 -y 141
set_location -inst_name Controler_0/ADI_SPI_1/busy -fixed false -x 903 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[31\] -fixed false -x 777 -y 139
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[2\] -fixed false -x 855 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 626 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 815 -y 142
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[27\] -fixed false -x 468 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16\[1\] -fixed false -x 937 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 914 -y 160
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv\[31\] -fixed false -x 474 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 2186 -y 207
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[5\] -fixed false -x 1264 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 799 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[18\] -fixed false -x 893 -y 166
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[12\] -fixed false -x 674 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[54\] -fixed false -x 662 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1541 -y 124
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[2\] -fixed false -x 825 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[21\] -fixed false -x 662 -y 127
set_location -inst_name UART_Protocol_1/mko_0/counter\[13\] -fixed false -x 340 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 609 -y 102
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[22\] -fixed false -x 659 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_13 -fixed false -x 889 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 592 -y 103
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[29\] -fixed false -x 673 -y 130
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[1\] -fixed false -x 823 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv\[31\] -fixed false -x 469 -y 87
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 494 -y 91
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[12\] -fixed false -x 765 -y 117
set_location -inst_name UART_Protocol_0/mko_0/counter\[22\] -fixed false -x 334 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 -fixed false -x 516 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 626 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1167 -y 169
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E -fixed false -x 901 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 658 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[24\] -fixed false -x 469 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1186 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1358 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 657 -y 109
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[24\] -fixed false -x 609 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 702 -y 97
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[5\] -fixed false -x 664 -y 144
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[11\] -fixed false -x 551 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 732 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[38\] -fixed false -x 685 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1320 -y 141
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[10\] -fixed false -x 913 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO -fixed false -x 972 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 667 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 734 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 533 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[7\] -fixed false -x 1423 -y 151
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[7\] -fixed false -x 722 -y 153
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[4\] -fixed false -x 718 -y 153
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 801 -y 118
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[27\] -fixed false -x 711 -y 133
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[10\] -fixed false -x 603 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4_0 -fixed false -x 481 -y 87
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[1\] -fixed false -x 559 -y 130
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[3\] -fixed false -x 721 -y 139
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[3\] -fixed false -x 727 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 770 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 570 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 726 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1036 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1196 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 612 -y 103
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[0\] -fixed false -x 727 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i -fixed false -x 900 -y 117
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[10\] -fixed false -x 774 -y 142
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[4\] -fixed false -x 509 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_1_1\[3\] -fixed false -x 818 -y 102
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed false -x 561 -y 126
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[0\] -fixed false -x 588 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/counter\[21\] -fixed false -x 753 -y 115
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[8\] -fixed false -x 846 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1040 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1129 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[12\] -fixed false -x 892 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[2\] -fixed false -x 746 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1\[0\] -fixed false -x 883 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 666 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 730 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 591 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[5\] -fixed false -x 922 -y 175
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO\[11\] -fixed false -x 501 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[2\] -fixed false -x 1408 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 669 -y 112
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 539 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 812 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 510 -y 91
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[7\] -fixed false -x 592 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1036 -y 150
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_RNO\[3\] -fixed false -x 894 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 588 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[13\] -fixed false -x 892 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[2\] -fixed false -x 898 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[1\] -fixed false -x 865 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[5\] -fixed false -x 629 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 712 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 601 -y 136
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[10\] -fixed false -x 494 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv\[31\] -fixed false -x 554 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[4\] -fixed false -x 1166 -y 127
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B -fixed false -x 345 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1369 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 956 -y 153
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 -fixed false -x 874 -y 123
set_location -inst_name UART_Protocol_0/mko_0/MKO_OUT -fixed false -x 345 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIT4ND -fixed false -x 1055 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 633 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 -fixed false -x 936 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAU6T1 -fixed false -x 636 -y 105
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[7\] -fixed false -x 801 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set -fixed false -x 966 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 589 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 710 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[4\] -fixed false -x 1205 -y 202
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[7\] -fixed false -x 1252 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[0\] -fixed false -x 492 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 669 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1171 -y 165
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[10\] -fixed false -x 611 -y 136
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 808 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1155 -y 166
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[12\] -fixed false -x 913 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[4\] -fixed false -x 897 -y 108
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 -fixed false -x 799 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 596 -y 124
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O -fixed false -x 799 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 741 -y 97
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[6\] -fixed false -x 607 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[8\] -fixed false -x 957 -y 129
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[5\] -fixed false -x 707 -y 153
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[8\] -fixed false -x 504 -y 100
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed false -x 551 -y 127
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 1560 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 517 -y 88
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING -fixed false -x 805 -y 118
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[5\] -fixed false -x 844 -y 112
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv\[31\] -fixed false -x 502 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 696 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 630 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[2\] -fixed false -x 964 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 679 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 -fixed false -x 1673 -y 144
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 772 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[0\] -fixed false -x 1021 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 803 -y 150
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[2\] -fixed false -x 754 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1674 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[10\] -fixed false -x 932 -y 133
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[7\] -fixed false -x 908 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 466 -y 100
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[11\] -fixed false -x 1016 -y 124
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[27\] -fixed false -x 892 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[7\] -fixed false -x 1759 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[10\] -fixed false -x 865 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 728 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 763 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 606 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[17\] -fixed false -x 874 -y 175
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[6\] -fixed false -x 975 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 817 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[10\] -fixed false -x 900 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1691 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[3\] -fixed false -x 883 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[16\] -fixed false -x 880 -y 166
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[14\] -fixed false -x 787 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[8\] -fixed false -x 1209 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 565 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a3 -fixed false -x 967 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 734 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 643 -y 136
set_location -inst_name Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2_0_a2 -fixed false -x 907 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[7\] -fixed false -x 935 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 881 -y 153
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 549 -y 90
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[36\] -fixed false -x 733 -y 138
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[21\] -fixed false -x 934 -y 106
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[1\] -fixed false -x 543 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 619 -y 103
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 -fixed false -x 354 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 690 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[6\] -fixed false -x 723 -y 91
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[7\] -fixed false -x 847 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 782 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 758 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO\[0\] -fixed false -x 862 -y 129
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[7\] -fixed false -x 817 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 658 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 1032 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 524 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[23\] -fixed false -x 733 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 666 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1161 -y 141
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[1\] -fixed false -x 887 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[8\] -fixed false -x 883 -y 157
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1042 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1105 -y 144
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[14\] -fixed false -x 878 -y 172
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 193 -y 282
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 691 -y 102
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 791 -y 117
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[0\] -fixed false -x 766 -y 141
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[3\] -fixed false -x 762 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 714 -y 99
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[10\] -fixed false -x 713 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N -fixed false -x 777 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 -fixed false -x 935 -y 123
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[3\] -fixed false -x 541 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[11\] -fixed false -x 973 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[0\] -fixed false -x 877 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 464 -y 100
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[0\] -fixed false -x 671 -y 142
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[1\] -fixed false -x 885 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_12 -fixed false -x 922 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 -fixed false -x 1386 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 642 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 614 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 591 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 532 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 665 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[8\] -fixed false -x 970 -y 172
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[23\] -fixed false -x 758 -y 138
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[35\] -fixed false -x 740 -y 138
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[3\] -fixed false -x 543 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 677 -y 145
set_location -inst_name Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT -fixed false -x 508 -y 2
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1154 -y 168
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[0\] -fixed false -x 556 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[26\] -fixed false -x 562 -y 90
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[3\] -fixed false -x 599 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[19\] -fixed false -x 865 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 460 -y 100
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 -fixed false -x 340 -y 171
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[15\] -fixed false -x 889 -y 129
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_6\[5\] -fixed false -x 839 -y 117
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[1\] -fixed false -x 685 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1128 -y 145
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_0_a4 -fixed false -x 783 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[11\] -fixed false -x 614 -y 102
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 773 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[1\] -fixed false -x 765 -y 135
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[4\] -fixed false -x 765 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1159 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1369 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[8\] -fixed false -x 1422 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 -fixed false -x 699 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[38\] -fixed false -x 743 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 743 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 704 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 682 -y 109
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 -fixed false -x 700 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[1\] -fixed false -x 1005 -y 142
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 -fixed false -x 899 -y 87
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[20\] -fixed false -x 1124 -y 159
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b -fixed false -x 519 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[27\] -fixed false -x 769 -y 138
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[23\] -fixed false -x 884 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1193 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 628 -y 154
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[30\] -fixed false -x 943 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[8\] -fixed false -x 1260 -y 136
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 1154 -y 234
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[10\] -fixed false -x 502 -y 88
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[5\] -fixed false -x 1262 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[5\] -fixed false -x 924 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1048 -y 159
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO -fixed false -x 632 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[17\] -fixed false -x 657 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1682 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout_RNIAUEH -fixed false -x 1022 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[2\] -fixed false -x 890 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 620 -y 105
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[7\] -fixed false -x 924 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 555 -y 97
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[16\] -fixed false -x 874 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 684 -y 102
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[4\] -fixed false -x 842 -y 130
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[0\] -fixed false -x 886 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 708 -y 142
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0_0 -fixed false -x 842 -y 108
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIEKJT\[0\] -fixed false -x 671 -y 105
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2\[1\] -fixed false -x 559 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 654 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 690 -y 111
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[0\] -fixed false -x 548 -y 111
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[24\] -fixed false -x 798 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[10\] -fixed false -x 950 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 747 -y 145
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO\[15\] -fixed false -x 818 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1114 -y 181
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[6\] -fixed false -x 511 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 631 -y 123
set_location -inst_name Controler_0/ADI_SPI_0/ss_n -fixed false -x 860 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1152 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[16\] -fixed false -x 917 -y 100
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed false -x 676 -y 142
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1263 -y 198
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 610 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1187 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[7\] -fixed false -x 896 -y 133
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[4\] -fixed false -x 865 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 807 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[11\] -fixed false -x 1299 -y 124
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Last_Byte -fixed false -x 593 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[19\] -fixed false -x 872 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[34\] -fixed false -x 693 -y 126
set_location -inst_name Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 -fixed false -x 898 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 668 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 763 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 -fixed false -x 865 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[10\] -fixed false -x 639 -y 102
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[9\] -fixed false -x 1014 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 596 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1071 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 630 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1077 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[58\] -fixed false -x 805 -y 201
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 -fixed false -x 554 -y 102
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input_Last -fixed false -x 814 -y 124
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0\[1\] -fixed false -x 745 -y 96
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3 -fixed false -x 756 -y 108
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 483 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1380 -y 156
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_13 -fixed false -x 934 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNI0DLL\[1\] -fixed false -x 870 -y 90
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[20\] -fixed false -x 1442 -y 198
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[6\] -fixed false -x 1268 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[24\] -fixed false -x 705 -y 99
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed false -x 558 -y 108
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 775 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 641 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 641 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 717 -y 130
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_0\[3\] -fixed false -x 796 -y 126
set_location -inst_name UART_Protocol_1/mko_0/counter\[2\] -fixed false -x 329 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 -fixed false -x 696 -y 105
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 733 -y 109
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_0_o2 -fixed false -x 848 -y 108
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[0\] -fixed false -x 874 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[5\] -fixed false -x 898 -y 168
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[22\] -fixed false -x 696 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 590 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[8\] -fixed false -x 654 -y 117
set_location -inst_name USB_3_Protocol_0/Synchronizer_0/Chain\[0\] -fixed false -x 648 -y 91
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[8\] -fixed false -x 873 -y 88
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[14\] -fixed false -x 644 -y 91
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[16\] -fixed false -x 851 -y 106
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[17\] -fixed false -x 911 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 618 -y 136
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 550 -y 342
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[8\] -fixed false -x 754 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO -fixed false -x 1044 -y 144
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[3\] -fixed false -x 547 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_a2_2\[7\] -fixed false -x 853 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[10\] -fixed false -x 948 -y 166
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[10\] -fixed false -x 924 -y 114
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[2\] -fixed false -x 559 -y 132
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[27\] -fixed false -x 904 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 602 -y 136
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 -fixed false -x 703 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 617 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[13\] -fixed false -x 876 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[29\] -fixed false -x 750 -y 130
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[14\] -fixed false -x 818 -y 130
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0\[13\] -fixed false -x 557 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[3\] -fixed false -x 1126 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[15\] -fixed false -x 868 -y 133
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 -fixed false -x 892 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 1168 -y 154
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[11\] -fixed false -x 755 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[31\] -fixed false -x 760 -y 133
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[11\] -fixed false -x 924 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[16\] -fixed false -x 692 -y 114
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[7\] -fixed false -x 874 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 626 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 724 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1274 -y 123
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[1\] -fixed false -x 595 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[2\] -fixed false -x 891 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 782 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1365 -y 156
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 685 -y 124
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data\[22\] -fixed false -x 792 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[20\] -fixed false -x 883 -y 156
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[37\] -fixed false -x 766 -y 139
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141\[1\] -fixed false -x 1244 -y 159
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 465 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[8\] -fixed false -x 1265 -y 136
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[3\] -fixed false -x 821 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[23\] -fixed false -x 884 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 764 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[3\] -fixed false -x 1011 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 665 -y 130
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_Z\[3\] -fixed false -x 763 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1032 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[30\] -fixed false -x 749 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 672 -y 111
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 771 -y 115
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[7\] -fixed false -x 824 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[32\] -fixed false -x 761 -y 133
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[26\] -fixed false -x 742 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1363 -y 141
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[49\] -fixed false -x 1353 -y 156
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 520 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[8\] -fixed false -x 653 -y 103
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa_i_0_0_a4_0_0_RNI9V3H1 -fixed false -x 526 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_EXT -fixed false -x 892 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 -fixed false -x 569 -y 100
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[50\] -fixed false -x 671 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1145 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 562 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 -fixed false -x 902 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[6\] -fixed false -x 690 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[14\] -fixed false -x 891 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1181 -y 136
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[2\] -fixed false -x 793 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1000 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 670 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 682 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[30\] -fixed false -x 698 -y 139
set_location -inst_name Controler_0/gpio_controler_0/m78_i_a2_2 -fixed false -x 815 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 704 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 620 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 514 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[13\] -fixed false -x 887 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 636 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 909 -y 154
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[26\] -fixed false -x 710 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 732 -y 103
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_4_fast\[3\] -fixed false -x 1269 -y 132
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[1\] -fixed false -x 485 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[11\] -fixed false -x 485 -y 88
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[8\] -fixed false -x 824 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1774 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1157 -y 180
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1262 -y 198
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[30\] -fixed false -x 484 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 722 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[4\] -fixed false -x 968 -y 181
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[9\] -fixed false -x 877 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[11\] -fixed false -x 1431 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 911 -y 154
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[18\] -fixed false -x 606 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[8\] -fixed false -x 915 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 650 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 934 -y 153
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[4\] -fixed false -x 840 -y 100
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[7\] -fixed false -x 744 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[0\] -fixed false -x 934 -y 165
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[12\] -fixed false -x 708 -y 138
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_o2_1 -fixed false -x 861 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1153 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 594 -y 99
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[1\] -fixed false -x 853 -y 106
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[4\] -fixed false -x 800 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[35\] -fixed false -x 708 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[15\] -fixed false -x 956 -y 111
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[11\] -fixed false -x 850 -y 112
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0\[15\] -fixed false -x 816 -y 108
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[16\] -fixed false -x 762 -y 118
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[26\] -fixed false -x 660 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[38\] -fixed false -x 708 -y 129
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[2\] -fixed false -x 1253 -y 202
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[22\] -fixed false -x 798 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 669 -y 130
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[29\] -fixed false -x 751 -y 118
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector\[2\] -fixed false -x 672 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 670 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1345 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNITR0J1 -fixed false -x 639 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 594 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[10\] -fixed false -x 938 -y 109
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_1_1\[7\] -fixed false -x 834 -y 111
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 -fixed false -x 732 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[3\] -fixed false -x 924 -y 145
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[24\] -fixed false -x 564 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[16\] -fixed false -x 650 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 507 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_RNIN7LB3\[1\] -fixed false -x 920 -y 114
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 -fixed false -x 560 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[9\] -fixed false -x 820 -y 114
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/Communication_Data_Full_0 -fixed false -x 855 -y 144
set_location -inst_name Controler_0/Command_Decoder_0/LMX1SPI_enable_cmd_i_i_a2 -fixed false -x 828 -y 105
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[2\] -fixed false -x 570 -y 132
set_location -inst_name Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2_0_a2 -fixed false -x 893 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_1\[14\] -fixed false -x 849 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 -fixed false -x 752 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 636 -y 130
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 180 -y 117
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2\[0\] -fixed false -x 561 -y 132
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[4\] -fixed false -x 738 -y 118
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[37\] -fixed false -x 803 -y 97
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[17\] -fixed false -x 885 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 685 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1524 -y 141
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[37\] -fixed false -x 768 -y 118
set_location -inst_name Controler_0/REGISTERS_0/state_reg_RNO\[2\] -fixed false -x 818 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1044 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 737 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[2\] -fixed false -x 907 -y 129
set_location -inst_name Controler_0/gpio_controler_0/state_reg_ns_i_0\[0\] -fixed false -x 866 -y 105
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[9\] -fixed false -x 1170 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGT8P1 -fixed false -x 746 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 375 -y 60
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_rep\[2\] -fixed false -x 1121 -y 160
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2\[0\] -fixed false -x 933 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 721 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[3\] -fixed false -x 1455 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 603 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[7\] -fixed false -x 929 -y 133
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[5\] -fixed false -x 562 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 748 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1382 -y 160
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[14\] -fixed false -x 867 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 954 -y 156
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[22\] -fixed false -x 875 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[28\] -fixed false -x 678 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 486 -y 106
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0_o2_1_o2_1_o2_1_o4 -fixed false -x 503 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[0\] -fixed false -x 760 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 826 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 615 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[7\] -fixed false -x 621 -y 103
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[15\] -fixed false -x 825 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 646 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 -fixed false -x 712 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 500 -y 90
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2\[1\] -fixed false -x 705 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1378 -y 160
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[14\] -fixed false -x 700 -y 139
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[28\] -fixed false -x 497 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1019 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1190 -y 139
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1081 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 918 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 661 -y 135
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[13\] -fixed false -x 553 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[22\] -fixed false -x 615 -y 102
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[8\] -fixed false -x 1013 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1144 -y 169
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[4\] -fixed false -x 850 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[37\] -fixed false -x 705 -y 96
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[3\] -fixed false -x 557 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[13\] -fixed false -x 866 -y 127
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[9\] -fixed false -x 549 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 816 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 647 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[37\] -fixed false -x 706 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[1\] -fixed false -x 961 -y 126
set_location -inst_name Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2_1_0 -fixed false -x 872 -y 96
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD -fixed false -x 492 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 708 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1178 -y 136
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[3\] -fixed false -x 801 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/busy -fixed false -x 841 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1773 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[31\] -fixed false -x 731 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 496 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 753 -y 103
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[34\] -fixed false -x 775 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1138 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1123 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1384 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 699 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[17\] -fixed false -x 894 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 530 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 634 -y 261
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_0_0 -fixed false -x 941 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[9\] -fixed false -x 1125 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1194 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 616 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1365 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 923 -y 159
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 -fixed false -x 950 -y 168
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 777 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[11\] -fixed false -x 879 -y 157
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[18\] -fixed false -x 799 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 932 -y 154
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Communication_vote_vector\[2\] -fixed false -x 774 -y 118
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2 -fixed false -x 806 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1329 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 -fixed false -x 840 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 650 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 681 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 881 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 780 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[5\] -fixed false -x 931 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[11\] -fixed false -x 1262 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 960 -y 156
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state_RNO\[1\] -fixed false -x 858 -y 108
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[0\] -fixed false -x 855 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable -fixed false -x 925 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[29\] -fixed false -x 742 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1372 -y 157
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 1905 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[4\] -fixed false -x 561 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[15\] -fixed false -x 952 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 1941 -y 315
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 704 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 457 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1035 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[12\] -fixed false -x 937 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 701 -y 100
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4\[1\] -fixed false -x 553 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1690 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[21\] -fixed false -x 644 -y 97
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[21\] -fixed false -x 841 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1376 -y 157
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_1\[3\] -fixed false -x 858 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 461 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1137 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[5\] -fixed false -x 967 -y 172
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 -fixed false -x 559 -y 117
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[8\] -fixed false -x 757 -y 96
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 790 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 518 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 -fixed false -x 711 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 612 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 871 -y 151
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[29\] -fixed false -x 569 -y 115
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[4\] -fixed false -x 720 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[37\] -fixed false -x 695 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 596 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[3\] -fixed false -x 870 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 529 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1524 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 568 -y 97
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[5\] -fixed false -x 664 -y 145
set_location -inst_name UART_Protocol_1/mko_0/counter\[0\] -fixed false -x 327 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 868 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 -fixed false -x 700 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 650 -y 153
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[3\] -fixed false -x 867 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[18\] -fixed false -x 909 -y 174
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 -fixed false -x 754 -y 99
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[31\] -fixed false -x 571 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[5\] -fixed false -x 924 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1328 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[3\] -fixed false -x 1456 -y 193
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[37\] -fixed false -x 766 -y 138
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[36\] -fixed false -x 673 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1159 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[8\] -fixed false -x 643 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[1\] -fixed false -x 703 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 805 -y 141
set_location -inst_name Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 -fixed false -x 894 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 685 -y 112
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[4\] -fixed false -x 489 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[36\] -fixed false -x 611 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1155 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1193 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[29\] -fixed false -x 710 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[11\] -fixed false -x 746 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO -fixed false -x 1031 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 789 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv_0\[31\] -fixed false -x 470 -y 87
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[4\] -fixed false -x 496 -y 88
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[31\] -fixed false -x 546 -y 97
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[7\] -fixed false -x 564 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[29\] -fixed false -x 718 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[10\] -fixed false -x 899 -y 133
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[6\] -fixed false -x 856 -y 109
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[12\] -fixed false -x 482 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[5\] -fixed false -x 882 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 691 -y 151
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO\[0\] -fixed false -x 845 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[3\] -fixed false -x 892 -y 133
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[4\] -fixed false -x 962 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[11\] -fixed false -x 952 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1165 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 806 -y 145
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[10\] -fixed false -x 600 -y 132
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[0\] -fixed false -x 764 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1\[1\] -fixed false -x 944 -y 165
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[25\] -fixed false -x 679 -y 127
set_location -inst_name Controler_0/gpio_controler_0/m71_i -fixed false -x 837 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1173 -y 165
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIH34I\[4\] -fixed false -x 871 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 955 -y 153
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[13\] -fixed false -x 953 -y 126
set_location -inst_name Controler_0/gpio_controler_0/un7_read_signal_0_a2 -fixed false -x 804 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 875 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 676 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1039 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 666 -y 106
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[22\] -fixed false -x 736 -y 117
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed false -x 683 -y 142
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[0\] -fixed false -x 723 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 623 -y 127
set_location -inst_name Controler_0/gpio_controler_0/m71_i_o2_1 -fixed false -x 789 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 803 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNI5HF81\[3\] -fixed false -x 899 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 759 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 612 -y 105
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[5\] -fixed false -x 889 -y 103
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[34\] -fixed false -x 739 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1543 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1367 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 639 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[24\] -fixed false -x 627 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1109 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 710 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 741 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 954 -y 150
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[0\] -fixed false -x 730 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 660 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1365 -y 157
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[24\] -fixed false -x 604 -y 132
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[3\] -fixed false -x 802 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 -fixed false -x 1084 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1540 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 -fixed false -x 933 -y 102
set_location -inst_name Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2\[0\] -fixed false -x 737 -y 105
set_location -inst_name Controler_0/ADI_SPI_1/counter_3\[0\] -fixed false -x 896 -y 102
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_0_a2\[2\] -fixed false -x 793 -y 126
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 807 -y 100
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[28\] -fixed false -x 739 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 782 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 984 -y 159
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[6\] -fixed false -x 867 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[29\] -fixed false -x 674 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1045 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_INT -fixed false -x 944 -y 115
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 -fixed false -x 756 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[10\] -fixed false -x 925 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 600 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[13\] -fixed false -x 692 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 814 -y 142
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 779 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[34\] -fixed false -x 616 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg\[4\] -fixed false -x 860 -y 145
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 1668 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 628 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1387 -y 142
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[3\] -fixed false -x 837 -y 106
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[34\] -fixed false -x 670 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[9\] -fixed false -x 967 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1391 -y 156
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 2194 -y 207
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[6\] -fixed false -x 898 -y 117
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo -fixed false -x 527 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1194 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 608 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[2\] -fixed false -x 945 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 -fixed false -x 879 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[0\] -fixed false -x 853 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[28\] -fixed false -x 881 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1281 -y 154
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer_RNO\[0\] -fixed false -x 886 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 965 -y 157
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 491 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 633 -y 127
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[20\] -fixed false -x 713 -y 138
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[13\] -fixed false -x 842 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/counter\[30\] -fixed false -x 762 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 955 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1523 -y 145
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[21\] -fixed false -x 736 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1525 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 655 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[9\] -fixed false -x 1265 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1690 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[8\] -fixed false -x 957 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[9\] -fixed false -x 898 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 623 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[12\] -fixed false -x 1213 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 681 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 618 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 607 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1173 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 605 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 769 -y 136
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed false -x 685 -y 142
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[1\] -fixed false -x 835 -y 124
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int -fixed false -x 555 -y 109
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[27\] -fixed false -x 747 -y 141
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r -fixed false -x 741 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 622 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[6\] -fixed false -x 1529 -y 144
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[2\] -fixed false -x 919 -y 175
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 1181 -y 234
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 711 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 823 -y 138
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 -fixed false -x 553 -y 117
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[6\] -fixed false -x 706 -y 153
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[14\] -fixed false -x 895 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1329 -y 144
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 -fixed false -x 346 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1144 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[31\] -fixed false -x 672 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_5 -fixed false -x 743 -y 135
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[2\] -fixed false -x 720 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[0\] -fixed false -x 874 -y 103
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 786 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_Z\[13\] -fixed false -x 881 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 -fixed false -x 868 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 798 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 632 -y 154
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[5\] -fixed false -x 890 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[9\] -fixed false -x 655 -y 117
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2_0_a2 -fixed false -x 852 -y 90
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 503 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1075 -y 91
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[6\] -fixed false -x 802 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[14\] -fixed false -x 968 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[9\] -fixed false -x 745 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1034 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 956 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[14\] -fixed false -x 911 -y 112
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[3\] -fixed false -x 669 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1325 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[24\] -fixed false -x 678 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 2267 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 -fixed false -x 886 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[7\] -fixed false -x 958 -y 129
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[20\] -fixed false -x 553 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 337 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[2\] -fixed false -x 650 -y 99
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[2\] -fixed false -x 662 -y 145
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[4\] -fixed false -x 857 -y 103
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[2\] -fixed false -x 719 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[23\] -fixed false -x 654 -y 105
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_ret_RNO -fixed false -x 831 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1327 -y 144
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_Z\[10\] -fixed false -x 879 -y 106
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[11\] -fixed false -x 818 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[6\] -fixed false -x 1096 -y 151
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[26\] -fixed false -x 794 -y 109
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[9\] -fixed false -x 818 -y 112
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[7\] -fixed false -x 816 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[13\] -fixed false -x 898 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 702 -y 118
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[13\] -fixed false -x 589 -y 130
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[36\] -fixed false -x 830 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 927 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 804 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[10\] -fixed false -x 658 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 934 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[7\] -fixed false -x 1026 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 648 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1106 -y 181
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[14\] -fixed false -x 832 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[9\] -fixed false -x 1269 -y 136
set_location -inst_name UART_Protocol_0/mko_0/counter\[17\] -fixed false -x 329 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 -fixed false -x 540 -y 108
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 2156 -y 282
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 749 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIV9MC2 -fixed false -x 886 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 782 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1180 -y 136
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[31\] -fixed false -x 775 -y 138
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_i_a2_2\[4\] -fixed false -x 758 -y 108
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIOJND\[12\] -fixed false -x 575 -y 123
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[10\] -fixed false -x 841 -y 129
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2\[3\] -fixed false -x 762 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1136 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 720 -y 103
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[11\] -fixed false -x 772 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 638 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1683 -y 151
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[6\] -fixed false -x 871 -y 88
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4\[0\] -fixed false -x 852 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[10\] -fixed false -x 925 -y 130
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_0_a2_0\[6\] -fixed false -x 770 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1366 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1047 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1330 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 713 -y 145
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe -fixed false -x 696 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 724 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 496 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[22\] -fixed false -x 875 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1022 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1697 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0_0\[10\] -fixed false -x 895 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 708 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set -fixed false -x 493 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 -fixed false -x 958 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[0\] -fixed false -x 1534 -y 142
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO\[3\] -fixed false -x 666 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 757 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_In_Process -fixed false -x 969 -y 169
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[2\] -fixed false -x 916 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[10\] -fixed false -x 863 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 645 -y 124
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS\[0\] -fixed false -x 815 -y 96
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[3\] -fixed false -x 753 -y 99
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[8\] -fixed false -x 560 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 703 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[10\] -fixed false -x 905 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 501 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1553 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[14\] -fixed false -x 694 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 533 -y 88
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 1867 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 736 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[6\] -fixed false -x 652 -y 99
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[3\] -fixed false -x 670 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 703 -y 127
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 -fixed false -x 709 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 603 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1272 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 696 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[7\] -fixed false -x 933 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 594 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1130 -y 169
set_location -inst_name Controler_0/Reset_Controler_0/un8_write_signal_0_a2 -fixed false -x 873 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 720 -y 142
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[6\] -fixed false -x 747 -y 118
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2\[7\] -fixed false -x 759 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 750 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 818 -y 141
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[24\] -fixed false -x 901 -y 91
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[25\] -fixed false -x 604 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 732 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[4\] -fixed false -x 765 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[34\] -fixed false -x 711 -y 123
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[5\] -fixed false -x 906 -y 100
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 -fixed false -x 576 -y 178
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[4\] -fixed false -x 1527 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[3\] -fixed false -x 921 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/event_ram_r_data_status -fixed false -x 943 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set -fixed false -x 565 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[9\] -fixed false -x 652 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1381 -y 156
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 641 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 717 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[8\] -fixed false -x 1010 -y 127
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_a2\[7\] -fixed false -x 833 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1026 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 593 -y 124
set_location -inst_name UART_Protocol_1/mko_0/counter\[21\] -fixed false -x 348 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1388 -y 157
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 515 -y 88
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[18\] -fixed false -x 761 -y 145
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[4\] -fixed false -x 565 -y 133
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[8\] -fixed false -x 872 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1323 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/counter\[2\] -fixed false -x 890 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[8\] -fixed false -x 928 -y 165
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 458 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv_0\[31\] -fixed false -x 477 -y 87
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[26\] -fixed false -x 641 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 603 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 626 -y 132
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[7\] -fixed false -x 869 -y 160
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[24\] -fixed false -x 609 -y 133
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO -fixed false -x 752 -y 99
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx -fixed false -x 665 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[12\] -fixed false -x 655 -y 102
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[15\] -fixed false -x 876 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[9\] -fixed false -x 900 -y 112
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[17\] -fixed false -x 565 -y 91
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[11\] -fixed false -x 1256 -y 151
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO\[1\] -fixed false -x 847 -y 108
set_location -inst_name Controler_0/ADI_SPI_1/sdio_cl -fixed false -x 888 -y 103
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer_RNO\[0\] -fixed false -x 885 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 643 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 -fixed false -x 1365 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 745 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 802 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[2\] -fixed false -x 1024 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 930 -y 153
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_ns_i_0_0\[0\] -fixed false -x 873 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 740 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1155 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 813 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 766 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 756 -y 130
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_o2_0_RNIQCK41 -fixed false -x 840 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 651 -y 97
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[30\] -fixed false -x 677 -y 99
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state_RNO\[0\] -fixed false -x 863 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[6\] -fixed false -x 942 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 995 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 -fixed false -x 755 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 931 -y 160
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[10\] -fixed false -x 774 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 574 -y 103
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[3\] -fixed false -x 562 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1167 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1701 -y 150
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[12\] -fixed false -x 556 -y 100
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[0\] -fixed false -x 857 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 693 -y 124
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_0\[15\] -fixed false -x 817 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 1274 -y 69
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[11\] -fixed false -x 704 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[3\] -fixed false -x 1121 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 554 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1023 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 680 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 750 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 615 -y 100
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[4\] -fixed false -x 868 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 955 -y 156
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 619 -y 105
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv_0\[31\] -fixed false -x 470 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[22\] -fixed false -x 612 -y 97
set_location -inst_name UART_Protocol_0/mko_0/counter\[3\] -fixed false -x 315 -y 172
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[3\] -fixed false -x 715 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 520 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 851 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1195 -y 157
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\] -fixed false -x 1152 -y 163
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv_0\[31\] -fixed false -x 547 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[6\] -fixed false -x 1270 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1188 -y 138
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[7\] -fixed false -x 547 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 738 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[0\] -fixed false -x 494 -y 102
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[8\] -fixed false -x 977 -y 133
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[0\] -fixed false -x 729 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 736 -y 133
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 787 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[3\] -fixed false -x 965 -y 127
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[15\] -fixed false -x 880 -y 88
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[0\] -fixed false -x 714 -y 109
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[5\] -fixed false -x 764 -y 141
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[14\] -fixed false -x 903 -y 174
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[10\] -fixed false -x 870 -y 159
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 1320 -y 309
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 925 -y 153
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[11\] -fixed false -x 847 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[6\] -fixed false -x 1753 -y 235
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 958 -y 153
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_0_0_o2_0\[0\] -fixed false -x 499 -y 96
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n3 -fixed false -x 721 -y 138
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[25\] -fixed false -x 772 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 781 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 -fixed false -x 1390 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 990 -y 160
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4\[2\] -fixed false -x 498 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 710 -y 141
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[6\] -fixed false -x 968 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 617 -y 130
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[2\] -fixed false -x 542 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1024 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 772 -y 133
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[12\] -fixed false -x 779 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[10\] -fixed false -x 1760 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 690 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1769 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5\[0\] -fixed false -x 947 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 780 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO -fixed false -x 1004 -y 123
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[25\] -fixed false -x 537 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 588 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg\[3\] -fixed false -x 854 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1165 -y 168
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[7\] -fixed false -x 793 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[34\] -fixed false -x 736 -y 139
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[15\] -fixed false -x 882 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 662 -y 112
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 527 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 642 -y 126
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_Z\[11\] -fixed false -x 878 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 571 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 1863 -y 234
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1700 -y 150
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[6\] -fixed false -x 690 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_pulse -fixed false -x 624 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[0\] -fixed false -x 1020 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 691 -y 96
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[15\] -fixed false -x 625 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1122 -y 165
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[1\] -fixed false -x 962 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 969 -y 157
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[25\] -fixed false -x 628 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 757 -y 130
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 -fixed false -x 355 -y 150
set_location -inst_name UART_Protocol_0/mko_0/counter\[16\] -fixed false -x 328 -y 172
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT -fixed false -x 1154 -y 162
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 -fixed false -x 594 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1361 -y 159
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 901 -y 150
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_1\[7\] -fixed false -x 904 -y 111
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[1\] -fixed false -x 546 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1154 -y 169
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 811 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[3\] -fixed false -x 631 -y 96
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_cl -fixed false -x 862 -y 109
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[19\] -fixed false -x 682 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 610 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[11\] -fixed false -x 826 -y 114
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO\[7\] -fixed false -x 528 -y 108
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[9\] -fixed false -x 827 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 680 -y 106
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[29\] -fixed false -x 673 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[13\] -fixed false -x 877 -y 172
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[48\] -fixed false -x 1404 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 644 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[18\] -fixed false -x 829 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1329 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1166 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1381 -y 157
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO_0\[9\] -fixed false -x 849 -y 129
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[3\] -fixed false -x 1383 -y 156
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 535 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 796 -y 142
set_location -inst_name Controler_0/Command_Decoder_0/counter\[8\] -fixed false -x 740 -y 115
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[8\] -fixed false -x 792 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIMUNR -fixed false -x 635 -y 132
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[3\] -fixed false -x 558 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1008 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 589 -y 123
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 1905 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Status_Event_WriteDone -fixed false -x 943 -y 169
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[27\] -fixed false -x 776 -y 139
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[14\] -fixed false -x 891 -y 91
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 -fixed false -x 704 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1170 -y 142
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[32\] -fixed false -x 810 -y 102
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[4\] -fixed false -x 973 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[6\] -fixed false -x 856 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1366 -y 141
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[3\] -fixed false -x 853 -y 112
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[28\] -fixed false -x 715 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1170 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 632 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[19\] -fixed false -x 618 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[7\] -fixed false -x 1012 -y 127
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 814 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[17\] -fixed false -x 688 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 684 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[0\] -fixed false -x 1073 -y 175
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[7\] -fixed false -x 931 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 773 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[3\] -fixed false -x 890 -y 169
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[2\] -fixed false -x 865 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 725 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[13\] -fixed false -x 871 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1108 -y 181
set_location -inst_name Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2\[4\] -fixed false -x 872 -y 105
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[10\] -fixed false -x 895 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[22\] -fixed false -x 615 -y 103
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[1\] -fixed false -x 824 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/counter\[6\] -fixed false -x 894 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 697 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 874 -y 154
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[16\] -fixed false -x 828 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 642 -y 153
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 516 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1021 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[5\] -fixed false -x 858 -y 133
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[7\] -fixed false -x 809 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[2\] -fixed false -x 960 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 615 -y 126
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0_0\[4\] -fixed false -x 901 -y 108
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[0\] -fixed false -x 822 -y 109
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[10\] -fixed false -x 1087 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 686 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 620 -y 103
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI5HRP\[10\] -fixed false -x 708 -y 153
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[24\] -fixed false -x 469 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 625 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 692 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 748 -y 144
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 769 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[4\] -fixed false -x 900 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[5\] -fixed false -x 899 -y 168
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[0\] -fixed false -x 1037 -y 198
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[7\] -fixed false -x 663 -y 142
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[11\] -fixed false -x 834 -y 124
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 1903 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 621 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[6\] -fixed false -x 690 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[6\] -fixed false -x 881 -y 168
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 736 -y 111
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[0\] -fixed false -x 542 -y 109
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[28\] -fixed false -x 867 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 925 -y 160
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[13\] -fixed false -x 670 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[22\] -fixed false -x 779 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 729 -y 126
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[17\] -fixed false -x 496 -y 91
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 740 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[15\] -fixed false -x 895 -y 130
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNILSU9\[0\] -fixed false -x 697 -y 105
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[23\] -fixed false -x 652 -y 105
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[26\] -fixed false -x 557 -y 88
set_location -inst_name Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable_0_a2_0_a2 -fixed false -x 722 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 629 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[8\] -fixed false -x 871 -y 175
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[0\] -fixed false -x 546 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 722 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1027 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 744 -y 136
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed false -x 560 -y 127
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_a2_1\[7\] -fixed false -x 846 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[1\] -fixed false -x 766 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1157 -y 169
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[28\] -fixed false -x 905 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[16\] -fixed false -x 649 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 560 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 507 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[10\] -fixed false -x 909 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 497 -y 102
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[5\] -fixed false -x 566 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 721 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[30\] -fixed false -x 676 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[7\] -fixed false -x 872 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 789 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 683 -y 112
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[1\] -fixed false -x 716 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1356 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 -fixed false -x 1169 -y 165
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[11\] -fixed false -x 560 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 645 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA09I1\[4\] -fixed false -x 739 -y 90
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 222 -y 201
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 2193 -y 282
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 604 -y 135
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[1\] -fixed false -x 725 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[35\] -fixed false -x 662 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1287 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[1\] -fixed false -x 1900 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1522 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[3\] -fixed false -x 523 -y 100
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[3\] -fixed false -x 669 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 710 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[13\] -fixed false -x 646 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 767 -y 130
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[19\] -fixed false -x 760 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 793 -y 106
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[10\] -fixed false -x 850 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[2\] -fixed false -x 901 -y 103
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[27\] -fixed false -x 751 -y 142
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 -fixed false -x 4 -y 4
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 715 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1736 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[4\] -fixed false -x 907 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 949 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1152 -y 169
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[7\] -fixed false -x 845 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 783 -y 141
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[5\] -fixed false -x 1256 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[30\] -fixed false -x 883 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 562 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1174 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 697 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 685 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 644 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[11\] -fixed false -x 932 -y 117
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[37\] -fixed false -x 640 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[11\] -fixed false -x 1120 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 921 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 904 -y 154
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[19\] -fixed false -x 854 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 753 -y 102
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[8\] -fixed false -x 712 -y 91
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 763 -y 111
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_17_0_0_0 -fixed false -x 513 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1196 -y 139
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[6\] -fixed false -x 923 -y 175
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 1633 -y 342
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 742 -y 105
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_a2_4\[0\] -fixed false -x 844 -y 123
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[16\] -fixed false -x 933 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 684 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1357 -y 145
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg\[2\] -fixed false -x 858 -y 145
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[7\] -fixed false -x 745 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 634 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[1\] -fixed false -x 856 -y 106
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[25\] -fixed false -x 610 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[8\] -fixed false -x 897 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 -fixed false -x 930 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[23\] -fixed false -x 881 -y 156
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 -fixed false -x 735 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[14\] -fixed false -x 917 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 675 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1719 -y 145
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv\[31\] -fixed false -x 484 -y 96
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[4\] -fixed false -x 840 -y 129
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[27\] -fixed false -x 564 -y 97
set_location -inst_name UART_Protocol_1/mko_0/counter\[23\] -fixed false -x 350 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1163 -y 169
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[2\] -fixed false -x 884 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 499 -y 90
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 -fixed false -x 337 -y 153
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[0\] -fixed false -x 763 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1357 -y 157
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[7\] -fixed false -x 809 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 621 -y 136
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 810 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 686 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO -fixed false -x 938 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[21\] -fixed false -x 672 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1293 -y 153
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[12\] -fixed false -x 821 -y 114
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[9\] -fixed false -x 711 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[2\] -fixed false -x 493 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 -fixed false -x 1023 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[3\] -fixed false -x 893 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[28\] -fixed false -x 867 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 823 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1197 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1041 -y 151
set_location -inst_name Controler_0/ADI_SPI_0/counter\[1\] -fixed false -x 853 -y 88
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[7\] -fixed false -x 806 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 949 -y 156
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[15\] -fixed false -x 904 -y 133
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_0_a2_0 -fixed false -x 814 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[25\] -fixed false -x 702 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[3\] -fixed false -x 1030 -y 145
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[22\] -fixed false -x 1411 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 -fixed false -x 843 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[19\] -fixed false -x 981 -y 172
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[14\] -fixed false -x 761 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 733 -y 133
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[1\] -fixed false -x 862 -y 112
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[2\] -fixed false -x 1075 -y 151
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[43\] -fixed false -x 815 -y 141
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11 -fixed false -x 950 -y 132
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[11\] -fixed false -x 795 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 771 -y 133
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[7\] -fixed false -x 887 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[9\] -fixed false -x 633 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 715 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1183 -y 142
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_RNIFCVV\[0\] -fixed false -x 724 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1 -fixed false -x 1003 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[9\] -fixed false -x 945 -y 181
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[25\] -fixed false -x 565 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 458 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1048 -y 114
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[38\] -fixed false -x 765 -y 138
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[18\] -fixed false -x 712 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 608 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[3\] -fixed false -x 1126 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[1\] -fixed false -x 662 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 737 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[18\] -fixed false -x 874 -y 159
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1 -fixed false -x 861 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_ns_i_0\[0\] -fixed false -x 865 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[30\] -fixed false -x 919 -y 133
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[19\] -fixed false -x 746 -y 141
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n2 -fixed false -x 725 -y 138
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[4\] -fixed false -x 818 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/Control_Fifo_Full_0 -fixed false -x 861 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 789 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1358 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1168 -y 165
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[19\] -fixed false -x 680 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 808 -y 151
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 788 -y 118
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_a2_3\[1\] -fixed false -x 833 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 641 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 614 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 739 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 602 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 654 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1374 -y 157
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0\[14\] -fixed false -x 816 -y 105
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 -fixed false -x 891 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1008 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[9\] -fixed false -x 885 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1387 -y 159
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 812 -y 97
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[27\] -fixed false -x 734 -y 118
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set_RNO -fixed false -x 729 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[14\] -fixed false -x 938 -y 127
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2\[5\] -fixed false -x 660 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[8\] -fixed false -x 498 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[5\] -fixed false -x 941 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[32\] -fixed false -x 655 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 526 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3\[2\] -fixed false -x 942 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 628 -y 124
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[29\] -fixed false -x 774 -y 138
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[19\] -fixed false -x 538 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[0\] -fixed false -x 803 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[2\] -fixed false -x 930 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 730 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0\[10\] -fixed false -x 896 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[9\] -fixed false -x 1026 -y 145
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[1\] -fixed false -x 669 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1184 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 512 -y 85
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[12\] -fixed false -x 887 -y 171
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[9\] -fixed false -x 470 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[8\] -fixed false -x 882 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 746 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 725 -y 124
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[18\] -fixed false -x 895 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[52\] -fixed false -x 1171 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1384 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[25\] -fixed false -x 715 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 -fixed false -x 636 -y 136
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 742 -y 109
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[5\] -fixed false -x 826 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1703 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[5\] -fixed false -x 908 -y 115
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 2295 -y 282
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[10\] -fixed false -x 840 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[4\] -fixed false -x 922 -y 169
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_o2_0_RNI7BL61 -fixed false -x 806 -y 105
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[7\] -fixed false -x 803 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 806 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[38\] -fixed false -x 564 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 1023 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 776 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 713 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 674 -y 114
set_location -inst_name UART_Protocol_0/mko_0/counter\[20\] -fixed false -x 332 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[2\] -fixed false -x 563 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1363 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 786 -y 106
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[29\] -fixed false -x 742 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[35\] -fixed false -x 665 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1172 -y 165
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[1\] -fixed false -x 546 -y 109
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[12\] -fixed false -x 821 -y 99
set_location -inst_name Controler_0/gpio_controler_0/m29_0_a2 -fixed false -x 887 -y 114
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[20\] -fixed false -x 793 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[9\] -fixed false -x 946 -y 175
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[0\] -fixed false -x 796 -y 124
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[3\] -fixed false -x 858 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 717 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[11\] -fixed false -x 565 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[13\] -fixed false -x 877 -y 166
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 248 -y 117
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv_0\[31\] -fixed false -x 496 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[6\] -fixed false -x 927 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0\[12\] -fixed false -x 872 -y 108
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[8\] -fixed false -x 496 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 619 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1130 -y 145
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[24\] -fixed false -x 475 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1045 -y 151
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[8\] -fixed false -x 484 -y 100
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[26\] -fixed false -x 734 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1168 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 -fixed false -x 963 -y 127
set_location -inst_name UART_Protocol_0/mko_0/counter\[24\] -fixed false -x 336 -y 172
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[14\] -fixed false -x 767 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1\[1\] -fixed false -x 1029 -y 115
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0_o2 -fixed false -x 868 -y 90
set_location -inst_name Controler_0/Command_Decoder_0/counter\[31\] -fixed false -x 763 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 462 -y 100
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[11\] -fixed false -x 675 -y 102
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[4\] -fixed false -x 725 -y 100
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[33\] -fixed false -x 675 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 680 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[7\] -fixed false -x 958 -y 130
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[31\] -fixed false -x 728 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 698 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 666 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 781 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/cmd_ID\[0\] -fixed false -x 798 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[23\] -fixed false -x 758 -y 139
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed false -x 556 -y 108
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[3\] -fixed false -x 715 -y 153
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[23\] -fixed false -x 491 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[23\] -fixed false -x 650 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[10\] -fixed false -x 753 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[6\] -fixed false -x 933 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[12\] -fixed false -x 708 -y 139
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_a2_0_a2_0_a4 -fixed false -x 493 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1362 -y 144
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 1757 -y 234
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 962 -y 156
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[22\] -fixed false -x 879 -y 156
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[31\] -fixed false -x 591 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 519 -y 85
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[2\] -fixed false -x 869 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 752 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 621 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[10\] -fixed false -x 884 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 624 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 658 -y 154
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[15\] -fixed false -x 905 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 808 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 510 -y 108
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[11\] -fixed false -x 744 -y 141
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[21\] -fixed false -x 877 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1365 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 971 -y 157
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect -fixed false -x 751 -y 100
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[10\] -fixed false -x 911 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[20\] -fixed false -x 699 -y 126
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[7\] -fixed false -x 873 -y 99
set_location -inst_name Controler_0/ADI_SPI_1/counter\[4\] -fixed false -x 892 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[15\] -fixed false -x 896 -y 165
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 569 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[9\] -fixed false -x 929 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[3\] -fixed false -x 894 -y 112
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[0\] -fixed false -x 803 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 1134 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1048 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[6\] -fixed false -x 369 -y 142
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[17\] -fixed false -x 603 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 559 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 880 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1670 -y 145
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 737 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[2\] -fixed false -x 865 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_1\[8\] -fixed false -x 894 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1148 -y 168
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[4\] -fixed false -x 1415 -y 150
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[0\] -fixed false -x 641 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[9\] -fixed false -x 615 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[33\] -fixed false -x 672 -y 97
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Last_Byte -fixed false -x 724 -y 139
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[2\] -fixed false -x 728 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1688 -y 151
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO\[3\] -fixed false -x 562 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 542 -y 90
set_location -inst_name Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N_0_a2 -fixed false -x 1021 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1035 -y 123
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[7\] -fixed false -x 1012 -y 124
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 -fixed false -x 0 -y 5
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1028 -y 154
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 -fixed false -x 918 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 750 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 534 -y 87
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[8\] -fixed false -x 925 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 869 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 906 -y 151
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[7\] -fixed false -x 509 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 723 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 527 -y 105
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[2\] -fixed false -x 655 -y 99
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[23\] -fixed false -x 803 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 759 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 674 -y 105
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[7\] -fixed false -x 628 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv_0\[31\] -fixed false -x 481 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 -fixed false -x 909 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 595 -y 97
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 -fixed false -x 717 -y 132
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 540 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[24\] -fixed false -x 624 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[8\] -fixed false -x 923 -y 172
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[17\] -fixed false -x 1220 -y 202
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 789 -y 118
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv\[31\] -fixed false -x 471 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 607 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 768 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[9\] -fixed false -x 893 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1376 -y 142
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_0_0_1 -fixed false -x 731 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 627 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1322 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 787 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 671 -y 112
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[27\] -fixed false -x 928 -y 100
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[0\] -fixed false -x 947 -y 175
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[22\] -fixed false -x 611 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[10\] -fixed false -x 868 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1196 -y 138
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[1\] -fixed false -x 876 -y 109
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNI2FLL\[3\] -fixed false -x 871 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1363 -y 157
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO\[0\] -fixed false -x 655 -y 105
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 738 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[12\] -fixed false -x 547 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 742 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[6\] -fixed false -x 898 -y 129
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[2\] -fixed false -x 760 -y 141
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[15\] -fixed false -x 825 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[15\] -fixed false -x 876 -y 114
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[0\] -fixed false -x 670 -y 145
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[8\] -fixed false -x 769 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 595 -y 124
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[11\] -fixed false -x 932 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[9\] -fixed false -x 549 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 961 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_0 -fixed false -x 748 -y 99
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 742 -y 207
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[9\] -fixed false -x 838 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[9\] -fixed false -x 898 -y 109
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_2\[6\] -fixed false -x 852 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 697 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[34\] -fixed false -x 739 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 739 -y 97
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 -fixed false -x 556 -y 102
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[7\] -fixed false -x 729 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[11\] -fixed false -x 745 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[30\] -fixed false -x 708 -y 99
set_location -inst_name Controler_0/ADI_SPI_1/counter\[3\] -fixed false -x 897 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 794 -y 105
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[0\] -fixed false -x 1003 -y 142
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[5\] -fixed false -x 648 -y 105
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[15\] -fixed false -x 836 -y 97
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 1420 -y 309
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_13 -fixed false -x 902 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 718 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[15\] -fixed false -x 951 -y 127
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[2\] -fixed false -x 590 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1695 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 952 -y 157
set_location -inst_name Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 -fixed false -x 964 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[11\] -fixed false -x 864 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1658 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1517 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 756 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1688 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[5\] -fixed false -x 1023 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 924 -y 153
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[7\] -fixed false -x 932 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[11\] -fixed false -x 871 -y 114
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[3\] -fixed false -x 799 -y 124
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[9\] -fixed false -x 770 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[1\] -fixed false -x 1202 -y 202
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[13\] -fixed false -x 939 -y 168
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[10\] -fixed false -x 516 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[11\] -fixed false -x 900 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[26\] -fixed false -x 641 -y 91
set_location -inst_name Controler_0/Command_Decoder_0/counter\[23\] -fixed false -x 755 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[6\] -fixed false -x 928 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 912 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1039 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1681 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 733 -y 123
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[23\] -fixed false -x 598 -y 126
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 696 -y 135
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[6\] -fixed false -x 899 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 650 -y 136
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[4\] -fixed false -x 790 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 736 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 816 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1364 -y 157
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 1763 -y 198
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1029 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 538 -y 91
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[20\] -fixed false -x 471 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 634 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[0\] -fixed false -x 903 -y 115
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[7\] -fixed false -x 893 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 789 -y 141
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0\[0\] -fixed false -x 601 -y 135
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n -fixed false -x 860 -y 109
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3_i_m2\[12\] -fixed false -x 869 -y 108
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[20\] -fixed false -x 609 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64RK\[4\] -fixed false -x 566 -y 96
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[10\] -fixed false -x 603 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1112 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 -fixed false -x 890 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[4\] -fixed false -x 637 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[12\] -fixed false -x 920 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1174 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1198 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 670 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUKUO\[4\] -fixed false -x 725 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[4\] -fixed false -x 940 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 964 -y 150
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0\[0\] -fixed false -x 544 -y 111
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO -fixed false -x 794 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 488 -y 106
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed false -x 559 -y 108
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 487 -y 87
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 2244 -y 282
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 573 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 777 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 704 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[6\] -fixed false -x 926 -y 111
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[24\] -fixed false -x 796 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[6\] -fixed false -x 545 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[16\] -fixed false -x 759 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1194 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 866 -y 154
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[6\] -fixed false -x 852 -y 130
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[25\] -fixed false -x 475 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 1169 -y 255
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 656 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 614 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1019 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1735 -y 144
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e -fixed false -x 927 -y 102
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[2\] -fixed false -x 810 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 652 -y 154
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[2\] -fixed false -x 939 -y 175
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 258 -y 63
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[11\] -fixed false -x 848 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1132 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[8\] -fixed false -x 902 -y 168
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[33\] -fixed false -x 802 -y 97
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[33\] -fixed false -x 772 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[5\] -fixed false -x 829 -y 145
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[29\] -fixed false -x 906 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 705 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 797 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 717 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 772 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[37\] -fixed false -x 568 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 826 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[19\] -fixed false -x 715 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1670 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[36\] -fixed false -x 684 -y 126
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 -fixed false -x 933 -y 99
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[26\] -fixed false -x 800 -y 108
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 -fixed false -x 914 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 594 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1128 -y 169
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set -fixed false -x 796 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[21\] -fixed false -x 716 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 741 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[8\] -fixed false -x 1103 -y 151
set_location -inst_name Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable -fixed false -x 624 -y 99
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[19\] -fixed false -x 748 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 512 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 -fixed false -x 1085 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1687 -y 150
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[3\] -fixed false -x 731 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[11\] -fixed false -x 897 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_RNO\[7\] -fixed false -x 901 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[0\] -fixed false -x 499 -y 103
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[6\] -fixed false -x 892 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[10\] -fixed false -x 643 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[7\] -fixed false -x 574 -y 145
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[4\] -fixed false -x 714 -y 139
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 -fixed false -x 912 -y 165
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[3\] -fixed false -x 810 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIDS4\[0\] -fixed false -x 695 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[5\] -fixed false -x 1206 -y 202
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[8\] -fixed false -x 548 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 601 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 -fixed false -x 909 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[10\] -fixed false -x 1273 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 884 -y 151
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[17\] -fixed false -x 882 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1358 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 513 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3\[4\] -fixed false -x 511 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 768 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[15\] -fixed false -x 631 -y 106
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 -fixed false -x 706 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 696 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 698 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 731 -y 145
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1276 -y 69
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int -fixed false -x 667 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1331 -y 145
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_a2_3\[3\] -fixed false -x 812 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[6\] -fixed false -x 953 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 662 -y 106
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[6\] -fixed false -x 662 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[11\] -fixed false -x 906 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1514 -y 145
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[0\] -fixed false -x 543 -y 106
set_location -inst_name UART_Protocol_0/INV_1 -fixed false -x 673 -y 126
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[0\] -fixed false -x 892 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[0\] -fixed false -x 882 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1324 -y 145
set_location -inst_name UART_Protocol_1/mko_0/counter\[7\] -fixed false -x 334 -y 151
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 -fixed false -x 867 -y 84
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_0_a2\[3\] -fixed false -x 802 -y 126
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[0\] -fixed false -x 875 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[2\] -fixed false -x 1025 -y 202
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_0\[5\] -fixed false -x 856 -y 117
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[12\] -fixed false -x 710 -y 138
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[10\] -fixed false -x 501 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[20\] -fixed false -x 873 -y 127
set_location -inst_name UART_Protocol_1/mko_0/counter\[3\] -fixed false -x 330 -y 151
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_o2\[5\] -fixed false -x 825 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i\[1\] -fixed false -x 917 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[6\] -fixed false -x 613 -y 126
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[0\] -fixed false -x 924 -y 117
set_location -inst_name Controler_0/gpio_controler_0/m56_0_m2 -fixed false -x 884 -y 99
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[14\] -fixed false -x 551 -y 100
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[2\] -fixed false -x 611 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[3\] -fixed false -x 1025 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[5\] -fixed false -x 881 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[4\] -fixed false -x 1457 -y 193
set_location -inst_name Controler_0/ADI_SPI_1/counter\[8\] -fixed false -x 896 -y 106
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[4\] -fixed false -x 696 -y 141
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[14\] -fixed false -x 787 -y 129
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[0\] -fixed false -x 811 -y 111
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[3\] -fixed false -x 811 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 969 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[1\] -fixed false -x 965 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[20\] -fixed false -x 897 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 805 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 614 -y 100
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[18\] -fixed false -x 763 -y 118
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[12\] -fixed false -x 765 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[6\] -fixed false -x 652 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 570 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1360 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 667 -y 109
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[8\] -fixed false -x 771 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[22\] -fixed false -x 770 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1366 -y 159
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 815 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[8\] -fixed false -x 970 -y 180
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[4\] -fixed false -x 926 -y 168
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 517 -y 84
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[7\] -fixed false -x 805 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 764 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 632 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[4\] -fixed false -x 561 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2\[4\] -fixed false -x 968 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 -fixed false -x 1049 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 507 -y 85
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[7\] -fixed false -x 830 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1551 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 664 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[5\] -fixed false -x 638 -y 106
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4\[1\] -fixed false -x 748 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2\[4\] -fixed false -x 868 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[31\] -fixed false -x 757 -y 132
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[26\] -fixed false -x 555 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 786 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 -fixed false -x 934 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 605 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 786 -y 141
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[31\] -fixed false -x 797 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1125 -y 145
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[31\] -fixed false -x 771 -y 118
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE0N7\[4\] -fixed false -x 803 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[16\] -fixed false -x 869 -y 127
set_location -inst_name Controler_0/gpio_controler_0/m64_0_m2 -fixed false -x 886 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[29\] -fixed false -x 677 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 518 -y 102
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[7\] -fixed false -x 793 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[0\] -fixed false -x 727 -y 144
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[3\] -fixed false -x 568 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 1530 -y 42
set_location -inst_name UART_Protocol_0/mko_0/counter\[11\] -fixed false -x 323 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 719 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 806 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1377 -y 157
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out -fixed false -x 887 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/counter\[22\] -fixed false -x 754 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[26\] -fixed false -x 738 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2\[3\] -fixed false -x 860 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 687 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 565 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[7\] -fixed false -x 928 -y 136
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[5\] -fixed false -x 899 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[16\] -fixed false -x 961 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[21\] -fixed false -x 775 -y 145
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 1010 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[1\] -fixed false -x 635 -y 102
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[2\] -fixed false -x 542 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[1\] -fixed false -x 918 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1554 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 777 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 956 -y 156
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data\[21\] -fixed false -x 801 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 517 -y 85
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[9\] -fixed false -x 756 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[3\] -fixed false -x 962 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[25\] -fixed false -x 479 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1\[0\] -fixed false -x 885 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 667 -y 111
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_0_m2 -fixed false -x 851 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 711 -y 100
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[15\] -fixed false -x 758 -y 145
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[5\] -fixed false -x 521 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[30\] -fixed false -x 768 -y 139
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[10\] -fixed false -x 1211 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1162 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 795 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 741 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1025 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1107 -y 166
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[14\] -fixed false -x 701 -y 138
set_location -inst_name Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2_1_a2 -fixed false -x 866 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[19\] -fixed false -x 896 -y 91
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI6U9N -fixed false -x 697 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 715 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[37\] -fixed false -x 699 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1354 -y 160
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[11\] -fixed false -x 933 -y 123
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[6\] -fixed false -x 876 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 661 -y 136
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[10\] -fixed false -x 844 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 675 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 695 -y 97
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 255 -y 201
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 511 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1365 -y 141
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[10\] -fixed false -x 1261 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[12\] -fixed false -x 681 -y 103
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 -fixed false -x 726 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[9\] -fixed false -x 913 -y 118
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[2\] -fixed false -x 767 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[33\] -fixed false -x 696 -y 126
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[8\] -fixed false -x 885 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 622 -y 100
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4\[0\] -fixed false -x 703 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 948 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1770 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1160 -y 166
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2 -fixed false -x 811 -y 117
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[6\] -fixed false -x 706 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 622 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1163 -y 144
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[6\] -fixed false -x 541 -y 88
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 733 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 648 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[7\] -fixed false -x 1100 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1362 -y 156
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[2\] -fixed false -x 732 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[7\] -fixed false -x 865 -y 129
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[14\] -fixed false -x 878 -y 100
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[1\] -fixed false -x 824 -y 97
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 98 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 597 -y 96
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[24\] -fixed false -x 724 -y 150
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n1 -fixed false -x 728 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1188 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[14\] -fixed false -x 695 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 719 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[11\] -fixed false -x 695 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[26\] -fixed false -x 661 -y 127
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_0\[0\] -fixed false -x 818 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 1759 -y 234
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO\[0\] -fixed false -x 886 -y 171
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1073 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[26\] -fixed false -x 911 -y 169
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[8\] -fixed false -x 751 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 596 -y 100
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[16\] -fixed false -x 720 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 764 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNII018 -fixed false -x 753 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1388 -y 156
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[16\] -fixed false -x 894 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[15\] -fixed false -x 624 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[5\] -fixed false -x 870 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 763 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[1\] -fixed false -x 2188 -y 208
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[0\] -fixed false -x 884 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[25\] -fixed false -x 878 -y 133
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[0\] -fixed false -x 813 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1360 -y 141
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[19\] -fixed false -x 748 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1195 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 802 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[4\] -fixed false -x 660 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[11\] -fixed false -x 899 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 739 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[8\] -fixed false -x 827 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[15\] -fixed false -x 918 -y 115
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2\[4\] -fixed false -x 760 -y 111
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[0\] -fixed false -x 546 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 661 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[6\] -fixed false -x 962 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 618 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[28\] -fixed false -x 754 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 868 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[15\] -fixed false -x 876 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[9\] -fixed false -x 895 -y 169
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 531 -y 88
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[4\] -fixed false -x 823 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1055 -y 150
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[13\] -fixed false -x 843 -y 97
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[0\] -fixed false -x 901 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[8\] -fixed false -x 933 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[14\] -fixed false -x 968 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO\[13\] -fixed false -x 928 -y 129
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1175 -y 186
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[7\] -fixed false -x 505 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 600 -y 103
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[22\] -fixed false -x 792 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 685 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[1\] -fixed false -x 516 -y 100
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[36\] -fixed false -x 737 -y 117
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[30\] -fixed false -x 681 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 519 -y 88
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3\[2\] -fixed false -x 493 -y 90
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[59\] -fixed false -x 1131 -y 141
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 225 -y 201
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[29\] -fixed false -x 742 -y 91
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 776 -y 115
set_location -inst_name Controler_0/Communication_CMD_MUX_0/state_reg\[1\] -fixed false -x 734 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[10\] -fixed false -x 914 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[5\] -fixed false -x 668 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNIQT9F -fixed false -x 1028 -y 114
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[7\] -fixed false -x 1195 -y 156
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[26\] -fixed false -x 891 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 915 -y 160
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m20 -fixed false -x 801 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1324 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 -fixed false -x 926 -y 102
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[4\] -fixed false -x 905 -y 100
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[33\] -fixed false -x 690 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[6\] -fixed false -x 1384 -y 151
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 813 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[10\] -fixed false -x 887 -y 91
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[27\] -fixed false -x 570 -y 126
set_location -inst_name Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty -fixed false -x 677 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 -fixed false -x 938 -y 171
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[13\] -fixed false -x 829 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/counter\[26\] -fixed false -x 758 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[6\] -fixed false -x 893 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[8\] -fixed false -x 1344 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1294 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 639 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1113 -y 166
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[3\] -fixed false -x 869 -y 103
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[14\] -fixed false -x 832 -y 117
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[8\] -fixed false -x 884 -y 105
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[0\] -fixed false -x 862 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[4\] -fixed false -x 908 -y 142
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[7\] -fixed false -x 1194 -y 156
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[26\] -fixed false -x 1406 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 480 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 882 -y 153
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[13\] -fixed false -x 897 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 989 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1358 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 640 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect -fixed false -x 921 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[2\] -fixed false -x 883 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 654 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[2\] -fixed false -x 905 -y 115
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[30\] -fixed false -x 743 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[12\] -fixed false -x 867 -y 114
set_location -inst_name Controler_0/Command_Decoder_0/counter\[3\] -fixed false -x 735 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 768 -y 136
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[9\] -fixed false -x 827 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[18\] -fixed false -x 882 -y 166
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[7\] -fixed false -x 671 -y 99
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[23\] -fixed false -x 721 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1109 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 1357 -y 141
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[2\] -fixed false -x 859 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1516 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI4OUE1 -fixed false -x 716 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[6\] -fixed false -x 910 -y 142
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 595 -y 60
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[31\] -fixed false -x 472 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 673 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_o2\[8\] -fixed false -x 837 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1168 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[10\] -fixed false -x 865 -y 159
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1131 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 591 -y 103
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[10\] -fixed false -x 866 -y 174
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[4\] -fixed false -x 883 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1020 -y 154
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[0\] -fixed false -x 871 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[7\] -fixed false -x 880 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 -fixed false -x 915 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1699 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[13\] -fixed false -x 646 -y 100
set_location -inst_name Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2_0_a2 -fixed false -x 721 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 663 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_a3 -fixed false -x 960 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[11\] -fixed false -x 678 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 727 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 -fixed false -x 945 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 1632 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 919 -y 306
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[26\] -fixed false -x 911 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1359 -y 145
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[8\] -fixed false -x 794 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[3\] -fixed false -x 670 -y 124
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[11\] -fixed false -x 745 -y 141
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[11\] -fixed false -x 873 -y 174
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 542 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL\[0\] -fixed false -x 467 -y 99
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0\[0\] -fixed false -x 702 -y 105
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[9\] -fixed false -x 971 -y 172
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[4\] -fixed false -x 941 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 928 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 494 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2\[4\] -fixed false -x 933 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[24\] -fixed false -x 877 -y 133
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[12\] -fixed false -x 803 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1193 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[18\] -fixed false -x 630 -y 96
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[11\] -fixed false -x 790 -y 130
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[8\] -fixed false -x 751 -y 96
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[2\] -fixed false -x 868 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[1\] -fixed false -x 869 -y 130
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[1\] -fixed false -x 725 -y 91
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[1\] -fixed false -x 866 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[8\] -fixed false -x 925 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[15\] -fixed false -x 798 -y 111
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_3dflt_0 -fixed false -x 790 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[4\] -fixed false -x 966 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 742 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 -fixed false -x 922 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[9\] -fixed false -x 925 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[37\] -fixed false -x 638 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz -fixed false -x 1390 -y 159
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 964 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[38\] -fixed false -x 712 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 674 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[8\] -fixed false -x 890 -y 115
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv_0\[31\] -fixed false -x 540 -y 87
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[25\] -fixed false -x 723 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[33\] -fixed false -x 689 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[15\] -fixed false -x 763 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[21\] -fixed false -x 594 -y 123
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[40\] -fixed false -x 1172 -y 153
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_0_m2_RNI6QRR -fixed false -x 842 -y 105
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[7\] -fixed false -x 911 -y 118
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Communication_vote_vector\[1\] -fixed false -x 770 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 525 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 614 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[19\] -fixed false -x 969 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[7\] -fixed false -x 860 -y 127
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3\[1\] -fixed false -x 1102 -y 183
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO -fixed false -x 1012 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1175 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 960 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[1\] -fixed false -x 717 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/counter\[24\] -fixed false -x 756 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 970 -y 157
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 621 -y 123
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer\[0\] -fixed false -x 845 -y 109
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_a2_6\[8\] -fixed false -x 781 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1074 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[10\] -fixed false -x 643 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNO\[6\] -fixed false -x 961 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[3\] -fixed false -x 662 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[4\] -fixed false -x 1255 -y 202
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[24\] -fixed false -x 724 -y 151
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[21\] -fixed false -x 562 -y 88
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[1\] -fixed false -x 721 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[29\] -fixed false -x 710 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[1\] -fixed false -x 548 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 940 -y 159
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[25\] -fixed false -x 473 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 687 -y 124
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 -fixed false -x 724 -y 96
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[12\] -fixed false -x 779 -y 141
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[35\] -fixed false -x 793 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl_RNO -fixed false -x 854 -y 90
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[2\] -fixed false -x 692 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 738 -y 100
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[5\] -fixed false -x 868 -y 174
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[28\] -fixed false -x 807 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 532 -y 88
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[22\] -fixed false -x 793 -y 103
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[41\] -fixed false -x 912 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1022 -y 115
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[28\] -fixed false -x 608 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1108 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1191 -y 139
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_1\[1\] -fixed false -x 866 -y 108
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_1\[0\] -fixed false -x 762 -y 108
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[8\] -fixed false -x 823 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_RNO\[6\] -fixed false -x 899 -y 111
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[5\] -fixed false -x 735 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[9\] -fixed false -x 1210 -y 202
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[8\] -fixed false -x 944 -y 117
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[28\] -fixed false -x 941 -y 106
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 -fixed false -x 326 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 526 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[17\] -fixed false -x 870 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 619 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1388 -y 159
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[5\] -fixed false -x 757 -y 97
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[14\] -fixed false -x 636 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[26\] -fixed false -x 660 -y 126
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 778 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 818 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[0\] -fixed false -x 853 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 716 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[6\] -fixed false -x 783 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 615 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[1\] -fixed false -x 945 -y 117
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[24\] -fixed false -x 630 -y 102
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[3\] -fixed false -x 858 -y 105
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 530 -y 91
set_location -inst_name UART_Protocol_0/mko_0/counter\[13\] -fixed false -x 325 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 497 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[13\] -fixed false -x 689 -y 124
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0\[0\] -fixed false -x 965 -y 168
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[30\] -fixed false -x 698 -y 138
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_Z\[12\] -fixed false -x 879 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 676 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 648 -y 135
set_location -inst_name Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2 -fixed false -x 864 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1734 -y 144
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_9\[5\] -fixed false -x 838 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 638 -y 124
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 741 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[29\] -fixed false -x 675 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[16\] -fixed false -x 563 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz -fixed false -x 1696 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 526 -y 85
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[5\] -fixed false -x 469 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 809 -y 145
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int -fixed false -x 672 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 753 -y 135
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[1\] -fixed false -x 761 -y 97
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO -fixed false -x 814 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1368 -y 156
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 -fixed false -x 895 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 926 -y 154
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[3\] -fixed false -x 822 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[5\] -fixed false -x 630 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 607 -y 103
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[16\] -fixed false -x 602 -y 133
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 633 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1691 -y 145
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data\[23\] -fixed false -x 795 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[38\] -fixed false -x 647 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 957 -y 156
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[32\] -fixed false -x 778 -y 117
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[3\] -fixed false -x 778 -y 109
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[2\] -fixed false -x 785 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[17\] -fixed false -x 881 -y 166
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[5\] -fixed false -x 807 -y 129
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[25\] -fixed false -x 777 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0\[14\] -fixed false -x 911 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 995 -y 159
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[7\] -fixed false -x 882 -y 169
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[5\] -fixed false -x 758 -y 141
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1033 -y 115
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[21\] -fixed false -x 886 -y 88
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[1\] -fixed false -x 819 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[3\] -fixed false -x 1254 -y 202
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[10\] -fixed false -x 966 -y 181
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[3\] -fixed false -x 728 -y 99
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[0\] -fixed false -x 691 -y 142
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed false -x 673 -y 138
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[5\] -fixed false -x 959 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[4\] -fixed false -x 485 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1348 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1371 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 919 -y 159
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[4\] -fixed false -x 663 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[13\] -fixed false -x 733 -y 142
set_location -inst_name Controler_0/Command_Decoder_0/TRG_enable_cmd_i_i_a2 -fixed false -x 853 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1026 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 954 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 769 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[15\] -fixed false -x 868 -y 127
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[12\] -fixed false -x 778 -y 141
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[0\] -fixed false -x 552 -y 133
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[6\] -fixed false -x 515 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1674 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 706 -y 117
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable -fixed false -x 849 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 908 -y 151
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[7\] -fixed false -x 1264 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 698 -y 130
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_0\[6\] -fixed false -x 845 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[3\] -fixed false -x 631 -y 97
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[7\] -fixed false -x 648 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[3\] -fixed false -x 939 -y 181
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[5\] -fixed false -x 658 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 894 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 656 -y 109
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1174 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 701 -y 103
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_0_a2\[1\] -fixed false -x 823 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1140 -y 168
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv_0\[31\] -fixed false -x 573 -y 90
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[4\] -fixed false -x 544 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1166 -y 139
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[8\] -fixed false -x 498 -y 103
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[24\] -fixed false -x 773 -y 145
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 -fixed false -x 347 -y 171
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv_0\[31\] -fixed false -x 559 -y 87
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[31\] -fixed false -x 920 -y 133
set_location -inst_name UART_Protocol_1/OR2_0 -fixed false -x 697 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 -fixed false -x 733 -y 129
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[3\] -fixed false -x 666 -y 145
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[12\] -fixed false -x 761 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 632 -y 261
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 753 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[0\] -fixed false -x 940 -y 127
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[12\] -fixed false -x 556 -y 99
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 -fixed false -x 353 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[36\] -fixed false -x 673 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[10\] -fixed false -x 1757 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 640 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 742 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 804 -y 145
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[8\] -fixed false -x 1265 -y 133
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_6_i_a2_0_a2_0_a2_0_a2_0_a4 -fixed false -x 504 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_RNO\[2\] -fixed false -x 864 -y 105
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 -fixed false -x 727 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[18\] -fixed false -x 882 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[13\] -fixed false -x 902 -y 133
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[9\] -fixed false -x 781 -y 129
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[2\] -fixed false -x 854 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1142 -y 168
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3\[0\] -fixed false -x 492 -y 90
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece\[1\] -fixed false -x 707 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 637 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 679 -y 109
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNI1EQS\[1\] -fixed false -x 909 -y 102
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_a4_i_0_0_0\[5\] -fixed false -x 515 -y 99
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[26\] -fixed false -x 566 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[6\] -fixed false -x 930 -y 111
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[30\] -fixed false -x 770 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 619 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[4\] -fixed false -x 894 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[2\] -fixed false -x 951 -y 166
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3\[2\] -fixed false -x 1101 -y 183
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1415 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0\[13\] -fixed false -x 752 -y 96
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 -fixed false -x 542 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out -fixed false -x 888 -y 133
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 -fixed false -x 698 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 718 -y 144
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[26\] -fixed false -x 607 -y 132
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[3\] -fixed false -x 501 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[27\] -fixed false -x 738 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[3\] -fixed false -x 550 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 661 -y 109
set_location -inst_name UART_Protocol_0/mko_0/counter\[0\] -fixed false -x 312 -y 172
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[4\] -fixed false -x 875 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 785 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set -fixed false -x 716 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[17\] -fixed false -x 1268 -y 202
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[0\] -fixed false -x 491 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[30\] -fixed false -x 768 -y 138
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 794 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[5\] -fixed false -x 857 -y 100
set_location -inst_name Controler_0/Communication_CMD_MUX_0/state_reg\[0\] -fixed false -x 737 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 723 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[17\] -fixed false -x 648 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 557 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 820 -y 142
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 774 -y 115
set_location -inst_name Controler_0/Command_Decoder_0/counter\[0\] -fixed false -x 739 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 777 -y 106
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[3\] -fixed false -x 763 -y 141
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0\[5\] -fixed false -x 853 -y 117
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[18\] -fixed false -x 931 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[1\] -fixed false -x 1458 -y 192
set_location -inst_name Controler_0/ADI_SPI_0/counter\[3\] -fixed false -x 851 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[8\] -fixed false -x 771 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[9\] -fixed false -x 918 -y 111
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[0\] -fixed false -x 720 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIS5PC1 -fixed false -x 712 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 761 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 556 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 562 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 770 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[14\] -fixed false -x 701 -y 139
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[4\] -fixed false -x 862 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1370 -y 156
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[11\] -fixed false -x 932 -y 123
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo_RNO -fixed false -x 527 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 733 -y 130
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 -fixed false -x 547 -y 108
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[10\] -fixed false -x 637 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[8\] -fixed false -x 881 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 780 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[26\] -fixed false -x 741 -y 126
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A -fixed false -x 945 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1170 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 720 -y 145
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[0\] -fixed false -x 832 -y 103
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[4\] -fixed false -x 468 -y 91
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[3\] -fixed false -x 545 -y 111
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[13\] -fixed false -x 564 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 963 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 758 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[7\] -fixed false -x 895 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[4\] -fixed false -x 637 -y 97
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 793 -y 118
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[20\] -fixed false -x 645 -y 102
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[3\] -fixed false -x 477 -y 88
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 -fixed false -x 543 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 618 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 -fixed false -x 925 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[8\] -fixed false -x 944 -y 181
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[31\] -fixed false -x 932 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 1345 -y 157
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[0\] -fixed false -x 913 -y 106
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[30\] -fixed false -x 610 -y 126
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[0\] -fixed false -x 764 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[2\] -fixed false -x 650 -y 105
set_location -inst_name Controler_0/Command_Decoder_0/counter\[6\] -fixed false -x 738 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[11\] -fixed false -x 882 -y 157
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3_i_m2\[13\] -fixed false -x 842 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 929 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1136 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 600 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[20\] -fixed false -x 873 -y 133
set_location -inst_name Controler_0/Reset_Controler_0/un15_write_signal_0_a2 -fixed false -x 854 -y 117
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[23\] -fixed false -x 598 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1679 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 753 -y 136
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[1\] -fixed false -x 809 -y 109
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[13\] -fixed false -x 697 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[27\] -fixed false -x 752 -y 130
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[7\] -fixed false -x 592 -y 126
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_0_a2\[0\] -fixed false -x 822 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[18\] -fixed false -x 543 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 463 -y 100
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[3\] -fixed false -x 567 -y 132
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 -fixed false -x 835 -y 130
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[28\] -fixed false -x 499 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[1\] -fixed false -x 909 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1052 -y 114
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_RNO -fixed false -x 510 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 812 -y 145
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[3\] -fixed false -x 596 -y 133
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_Z\[9\] -fixed false -x 877 -y 106
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_Z\[9\] -fixed false -x 881 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[9\] -fixed false -x 907 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 -fixed false -x 839 -y 144
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[0\] -fixed false -x 860 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 558 -y 97
set_location -inst_name Controler_0/ADI_SPI_1/counter\[7\] -fixed false -x 895 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[3\] -fixed false -x 1261 -y 136
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[7\] -fixed false -x 717 -y 97
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_0\[3\] -fixed false -x 794 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 565 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 634 -y 109
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[15\] -fixed false -x 835 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[5\] -fixed false -x 918 -y 169
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 514 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1124 -y 165
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[27\] -fixed false -x 741 -y 91
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[6\] -fixed false -x 841 -y 112
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[22\] -fixed false -x 854 -y 106
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i_a2 -fixed false -x 910 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[25\] -fixed false -x 903 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 872 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1338 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 957 -y 153
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[3\] -fixed false -x 883 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[3\] -fixed false -x 1257 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1084 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 718 -y 127
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 738 -y 106
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[1\] -fixed false -x 666 -y 141
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[36\] -fixed false -x 683 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[37\] -fixed false -x 764 -y 139
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0\[9\] -fixed false -x 836 -y 111
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[24\] -fixed false -x 916 -y 156
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_0_o2 -fixed false -x 931 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[25\] -fixed false -x 625 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[15\] -fixed false -x 932 -y 175
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 -fixed false -x 16 -y 164
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[17\] -fixed false -x 870 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[27\] -fixed false -x 871 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[8\] -fixed false -x 627 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1351 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 667 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 709 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1717 -y 145
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[18\] -fixed false -x 728 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[37\] -fixed false -x 626 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 2228 -y 63
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[11\] -fixed false -x 951 -y 168
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[3\] -fixed false -x 874 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[4\] -fixed false -x 868 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[27\] -fixed false -x 916 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[10\] -fixed false -x 698 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[3\] -fixed false -x 944 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 656 -y 135
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 259 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1731 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[4\] -fixed false -x 900 -y 130
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[4\] -fixed false -x 827 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[9\] -fixed false -x 928 -y 145
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_1\[1\] -fixed false -x 816 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 839 -y 142
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[14\] -fixed false -x 828 -y 97
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[25\] -fixed false -x 709 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1320 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 709 -y 126
set_location -inst_name Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable -fixed false -x 634 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[0\] -fixed false -x 966 -y 126
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[31\] -fixed false -x 715 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 806 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1357 -y 156
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[33\] -fixed false -x 792 -y 97
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n2 -fixed false -x 590 -y 132
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[23\] -fixed false -x 741 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1348 -y 141
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[8\] -fixed false -x 948 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[3\] -fixed false -x 1756 -y 235
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[8\] -fixed false -x 755 -y 118
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 -fixed false -x 924 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 661 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_1\[6\] -fixed false -x 897 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 733 -y 144
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_5dflt -fixed false -x 835 -y 105
set_location -inst_name Controler_0/Command_Decoder_0/counter_RNO\[0\] -fixed false -x 739 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1272 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1520 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[19\] -fixed false -x 794 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[9\] -fixed false -x 904 -y 129
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 785 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_rep\[11\] -fixed false -x 951 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 758 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 788 -y 103
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 814 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1031 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 547 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 818 -y 150
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse -fixed false -x 661 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2_0 -fixed false -x 1006 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 776 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[2\] -fixed false -x 749 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[16\] -fixed false -x 751 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 679 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1386 -y 157
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 689 -y 109
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_i -fixed false -x 846 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 625 -y 156
set_location -inst_name Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_i_m2_1_0 -fixed false -x 890 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1698 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 771 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1027 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 906 -y 150
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 285 -y 42
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i -fixed false -x 710 -y 108
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2_i_m2\[10\] -fixed false -x 847 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_1 -fixed false -x 923 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1025 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 674 -y 124
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[7\] -fixed false -x 844 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 639 -y 130
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNICCUF\[2\] -fixed false -x 663 -y 144
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[3\] -fixed false -x 799 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 793 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1024 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[0\] -fixed false -x 647 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1327 -y 142
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[22\] -fixed false -x 548 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[6\] -fixed false -x 859 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 736 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[4\] -fixed false -x 934 -y 111
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[1\] -fixed false -x 887 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[8\] -fixed false -x 796 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[5\] -fixed false -x 569 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 588 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 738 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 926 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 595 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 932 -y 160
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[11\] -fixed false -x 1268 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 714 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1191 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM6PE -fixed false -x 711 -y 126
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[28\] -fixed false -x 571 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[7\] -fixed false -x 1208 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[7\] -fixed false -x 659 -y 118
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[10\] -fixed false -x 529 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[7\] -fixed false -x 880 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 -fixed false -x 931 -y 129
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[9\] -fixed false -x 836 -y 112
set_location -inst_name UART_Protocol_1/mko_0/counter_5_axb_4 -fixed false -x 356 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 725 -y 103
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/busy -fixed false -x 835 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1156 -y 169
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[10\] -fixed false -x 826 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[1\] -fixed false -x 866 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 704 -y 126
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[3\] -fixed false -x 721 -y 97
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[0\] -fixed false -x 877 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 692 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 745 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1701 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[11\] -fixed false -x 868 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 609 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[6\] -fixed false -x 1009 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 697 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1359 -y 157
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[16\] -fixed false -x 766 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 611 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 602 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[27\] -fixed false -x 871 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 686 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[29\] -fixed false -x 541 -y 97
set_location -inst_name UART_Protocol_0/OR2_0 -fixed false -x 566 -y 123
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[1\] -fixed false -x 798 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 686 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1169 -y 169
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO\[4\] -fixed false -x 509 -y 99
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[7\] -fixed false -x 750 -y 118
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_0_o2_4\[6\] -fixed false -x 839 -y 105
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 -fixed false -x 866 -y 84
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[1\] -fixed false -x 541 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 744 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[28\] -fixed false -x 754 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1165 -y 138
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[0\] -fixed false -x 522 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1038 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 778 -y 97
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/receive_transmit -fixed false -x 849 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[9\] -fixed false -x 903 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[2\] -fixed false -x 906 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 531 -y 150
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[9\] -fixed false -x 486 -y 97
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[32\] -fixed false -x 636 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 487 -y 105
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[29\] -fixed false -x 474 -y 97
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[36\] -fixed false -x 678 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 736 -y 129
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 770 -y 112
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 -fixed false -x 555 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 717 -y 151
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 -fixed false -x 543 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 602 -y 106
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer\[1\] -fixed false -x 823 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 924 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[6\] -fixed false -x 931 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 1132 -y 145
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[6\] -fixed false -x 847 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1322 -y 141
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[12\] -fixed false -x 870 -y 114
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[1\] -fixed false -x 825 -y 100
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[21\] -fixed false -x 740 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 727 -y 103
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[21\] -fixed false -x 801 -y 115
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[10\] -fixed false -x 979 -y 133
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[0\] -fixed false -x 910 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[34\] -fixed false -x 719 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1775 -y 145
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 764 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 730 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[22\] -fixed false -x 911 -y 133
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[15\] -fixed false -x 849 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 782 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_2\[2\] -fixed false -x 865 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[13\] -fixed false -x 954 -y 127
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[19\] -fixed false -x 835 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1104 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 524 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 990 -y 159
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[12\] -fixed false -x 929 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1335 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[4\] -fixed false -x 1453 -y 193
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 500 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[10\] -fixed false -x 637 -y 90
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[28\] -fixed false -x 712 -y 138
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[5\] -fixed false -x 854 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 647 -y 108
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 1544 -y 36
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_0_o2\[2\] -fixed false -x 844 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 827 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[39\] -fixed false -x 609 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 778 -y 106
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_ret -fixed false -x 831 -y 106
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[2\] -fixed false -x 724 -y 97
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r -fixed false -x 769 -y 112
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[8\] -fixed false -x 885 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1158 -y 169
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4\[10\] -fixed false -x 523 -y 96
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_1\[4\] -fixed false -x 819 -y 102
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[35\] -fixed false -x 825 -y 97
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[35\] -fixed false -x 769 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1195 -y 142
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[4\] -fixed false -x 858 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[5\] -fixed false -x 935 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 660 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[27\] -fixed false -x 713 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[6\] -fixed false -x 873 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 647 -y 153
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[1\] -fixed false -x 748 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[9\] -fixed false -x 886 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 930 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[17\] -fixed false -x 570 -y 90
set_location -inst_name UART_Protocol_0/mko_0/counter\[7\] -fixed false -x 319 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 775 -y 136
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[0\] -fixed false -x 670 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 741 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[12\] -fixed false -x 681 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[11\] -fixed false -x 709 -y 114
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 810 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[18\] -fixed false -x 482 -y 91
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[4\] -fixed false -x 730 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 956 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 715 -y 151
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_1_1\[1\] -fixed false -x 818 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 594 -y 103
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_0_0_o2\[0\] -fixed false -x 506 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1046 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[25\] -fixed false -x 917 -y 156
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[13\] -fixed false -x 946 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1286 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_0\[4\] -fixed false -x 823 -y 102
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[23\] -fixed false -x 924 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1048 -y 153
set_location -inst_name Controler_0/Command_Decoder_0/counter\[25\] -fixed false -x 757 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16 -fixed false -x 949 -y 132
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[7\] -fixed false -x 491 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 716 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1692 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 -fixed false -x 919 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 708 -y 145
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv_0\[31\] -fixed false -x 478 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[16\] -fixed false -x 1499 -y 198
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[6\] -fixed false -x 883 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 679 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 730 -y 142
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 -fixed false -x 734 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J\[8\] -fixed false -x 982 -y 171
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[11\] -fixed false -x 875 -y 166
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1\[24\] -fixed false -x 901 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 811 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 628 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 702 -y 96
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[3\] -fixed false -x 558 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1383 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 627 -y 154
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[16\] -fixed false -x 560 -y 88
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[5\] -fixed false -x 853 -y 118
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO -fixed false -x 822 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 -fixed false -x 921 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[11\] -fixed false -x 993 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 570 -y 102
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_1dflt -fixed false -x 830 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1323 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[4\] -fixed false -x 953 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[3\] -fixed false -x 971 -y 169
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[38\] -fixed false -x 645 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_9_i_0_0 -fixed false -x 856 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 626 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 644 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 691 -y 105
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed false -x 689 -y 141
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[30\] -fixed false -x 809 -y 103
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[30\] -fixed false -x 745 -y 118
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[37\] -fixed false -x 640 -y 102
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[2\] -fixed false -x 551 -y 112
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO -fixed false -x 741 -y 105
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2\[8\] -fixed false -x 761 -y 108
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[23\] -fixed false -x 738 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1284 -y 154
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER -fixed false -x 807 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 698 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 733 -y 145
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[31\] -fixed false -x 777 -y 138
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[15\] -fixed false -x 689 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[15\] -fixed false -x 884 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 655 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[6\] -fixed false -x 898 -y 118
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv\[31\] -fixed false -x 486 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[8\] -fixed false -x 885 -y 109
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[15\] -fixed false -x 879 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 751 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 601 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[2\] -fixed false -x 1203 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 1020 -y 117
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa -fixed false -x 718 -y 108
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 1906 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[2\] -fixed false -x 917 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1326 -y 141
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[0\] -fixed false -x 786 -y 112
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a6\[1\] -fixed false -x 966 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 903 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[2\] -fixed false -x 903 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[9\] -fixed false -x 926 -y 175
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[15\] -fixed false -x 552 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[12\] -fixed false -x 753 -y 129
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed false -x 688 -y 141
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_0\[2\] -fixed false -x 792 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 740 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 -fixed false -x 865 -y 84
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIJSB3\[0\] -fixed false -x 542 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[11\] -fixed false -x 875 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 825 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1289 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 627 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1381 -y 160
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 -fixed false -x 326 -y 150
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[1\] -fixed false -x 481 -y 97
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_0_a2\[2\] -fixed false -x 798 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1358 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[8\] -fixed false -x 658 -y 103
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_1\[0\] -fixed false -x 855 -y 111
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[3\] -fixed false -x 743 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 810 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1694 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[0\] -fixed false -x 870 -y 111
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i -fixed false -x 554 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[39\] -fixed false -x 707 -y 123
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[5\] -fixed false -x 918 -y 106
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[12\] -fixed false -x 824 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIULE51\[4\] -fixed false -x 659 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[11\] -fixed false -x 719 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 693 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 690 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1668 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1697 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 987 -y 160
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[30\] -fixed false -x 625 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 739 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 -fixed false -x 1087 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 710 -y 99
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[6\] -fixed false -x 883 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[34\] -fixed false -x 595 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[4\] -fixed false -x 512 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 630 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[22\] -fixed false -x 697 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1175 -y 142
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 -fixed false -x 339 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 747 -y 124
set_location -inst_name UART_Protocol_1/INV_1_0 -fixed false -x 761 -y 138
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 765 -y 133
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[59\] -fixed false -x 1138 -y 141
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[3\] -fixed false -x 1454 -y 193
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 994 -y 160
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[6\] -fixed false -x 881 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[14\] -fixed false -x 1219 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1093 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 691 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[10\] -fixed false -x 698 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[6\] -fixed false -x 549 -y 88
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_0_i -fixed false -x 903 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[15\] -fixed false -x 630 -y 105
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[14\] -fixed false -x 954 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 523 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[12\] -fixed false -x 676 -y 118
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[24\] -fixed false -x 708 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Enable -fixed false -x 915 -y 166
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nWR_RNO -fixed false -x 514 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[0\] -fixed false -x 1201 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[14\] -fixed false -x 921 -y 129
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 109 -y 279
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[1\] -fixed false -x 941 -y 127
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep\[11\] -fixed false -x 629 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[24\] -fixed false -x 756 -y 139
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 462 -y 97
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[2\] -fixed false -x 699 -y 141
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[13\] -fixed false -x 765 -y 144
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[2\] -fixed false -x 747 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[9\] -fixed false -x 896 -y 172
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_a2_7\[0\] -fixed false -x 813 -y 123
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[28\] -fixed false -x 893 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 604 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 797 -y 142
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[2\] -fixed false -x 573 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[0\] -fixed false -x 915 -y 172
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[8\] -fixed false -x 717 -y 153
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_0_o2_RNISJOQ -fixed false -x 855 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[22\] -fixed false -x 600 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[19\] -fixed false -x 679 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 632 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 679 -y 106
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0_0 -fixed false -x 819 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 1171 -y 255
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[27\] -fixed false -x 674 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1365 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 762 -y 135
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[6\] -fixed false -x 943 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 734 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV\[7\] -fixed false -x 920 -y 165
set_location -inst_name UART_Protocol_1/mko_0/counter\[6\] -fixed false -x 333 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 523 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 757 -y 102
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable -fixed false -x 815 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[7\] -fixed false -x 621 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 605 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[17\] -fixed false -x 764 -y 144
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO\[0\] -fixed false -x 1269 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 -fixed false -x 743 -y 132
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 522 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 760 -y 124
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 -fixed false -x 733 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 625 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[12\] -fixed false -x 872 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 522 -y 84
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 811 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 539 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[28\] -fixed false -x 688 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[23\] -fixed false -x 784 -y 115
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1261 -y 198
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[6\] -fixed false -x 847 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[10\] -fixed false -x 934 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[31\] -fixed false -x 687 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[13\] -fixed false -x 888 -y 129
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 -fixed false -x 723 -y 138
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 677 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1376 -y 156
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 522 -y 91
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[1\] -fixed false -x 703 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 715 -y 115
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO -fixed false -x 820 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[0\] -fixed false -x 705 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[19\] -fixed false -x 542 -y 88
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_0\[2\] -fixed false -x 765 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[13\] -fixed false -x 870 -y 175
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[4\] -fixed false -x 861 -y 115
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_2\[2\] -fixed false -x 804 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1035 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[8\] -fixed false -x 902 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[6\] -fixed false -x 955 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[6\] -fixed false -x 605 -y 127
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[3\] -fixed false -x 669 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[1\] -fixed false -x 1002 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[33\] -fixed false -x 707 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 613 -y 130
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[3\] -fixed false -x 811 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[28\] -fixed false -x 540 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[10\] -fixed false -x 914 -y 118
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[2\] -fixed false -x 699 -y 153
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[4\] -fixed false -x 731 -y 99
set_location -inst_name Controler_0/gpio_controler_0/m71_i_o2 -fixed false -x 790 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[18\] -fixed false -x 759 -y 126
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[14\] -fixed false -x 785 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7\[0\] -fixed false -x 855 -y 129
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 1030 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1725 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl -fixed false -x 820 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 1030 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 607 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[1\] -fixed false -x 904 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1189 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 632 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 600 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[0\] -fixed false -x 865 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 662 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1153 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 773 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 653 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1174 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 690 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[4\] -fixed false -x 764 -y 126
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[29\] -fixed false -x 897 -y 169
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_2\[1\] -fixed false -x 870 -y 102
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_a2_7\[2\] -fixed false -x 810 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 517 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[8\] -fixed false -x 729 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[10\] -fixed false -x 1275 -y 124
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[13\] -fixed false -x 684 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[13\] -fixed false -x 660 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 655 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[18\] -fixed false -x 732 -y 142
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[4\] -fixed false -x 869 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 605 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer\[2\] -fixed false -x 817 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[29\] -fixed false -x 918 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 878 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[11\] -fixed false -x 620 -y 97
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2\[3\] -fixed false -x 750 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1150 -y 181
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[0\] -fixed false -x 824 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1149 -y 142
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[20\] -fixed false -x 772 -y 145
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[4\] -fixed false -x 597 -y 133
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO\[8\] -fixed false -x 504 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[28\] -fixed false -x 676 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 485 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/un16_write_signal_0_a2 -fixed false -x 887 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2\[15\] -fixed false -x 898 -y 114
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[19\] -fixed false -x 490 -y 88
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[12\] -fixed false -x 841 -y 96
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[5\] -fixed false -x 859 -y 103
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[1\] -fixed false -x 1525 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 607 -y 102
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[3\] -fixed false -x 869 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[4\] -fixed false -x 827 -y 103
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2\[7\] -fixed false -x 764 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO\[1\] -fixed false -x 852 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 589 -y 103
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[8\] -fixed false -x 646 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1701 -y 144
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[1\] -fixed false -x 523 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 786 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 780 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1\[26\] -fixed false -x 910 -y 168
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 -fixed false -x 540 -y 111
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 -fixed false -x 541 -y 108
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[4\] -fixed false -x 703 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1167 -y 166
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[5\] -fixed false -x 867 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[1\] -fixed false -x 942 -y 117
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[4\] -fixed false -x 812 -y 115
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO -fixed false -x 849 -y 108
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 952 -y 42
set_location -inst_name Controler_0/gpio_controler_0/m21_0_a2_0 -fixed false -x 863 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1046 -y 151
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[7\] -fixed false -x 698 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1369 -y 156
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[17\] -fixed false -x 532 -y 97
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[1\] -fixed false -x 908 -y 103
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1173 -y 186
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[2\] -fixed false -x 937 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[10\] -fixed false -x 552 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 739 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1191 -y 138
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[8\] -fixed false -x 887 -y 108
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[17\] -fixed false -x 649 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[16\] -fixed false -x 1267 -y 202
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 2258 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1327 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 1149 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1023 -y 154
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[34\] -fixed false -x 794 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 -fixed false -x 884 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1126 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[13\] -fixed false -x 938 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1130 -y 168
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 -fixed false -x 775 -y 111
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_1_1\[0\] -fixed false -x 822 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1052 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1018 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1044 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 739 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo -fixed false -x 935 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1374 -y 156
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[7\] -fixed false -x 969 -y 172
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[20\] -fixed false -x 560 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[1\] -fixed false -x 493 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[8\] -fixed false -x 887 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 737 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[2\] -fixed false -x 525 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 590 -y 123
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[27\] -fixed false -x 569 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[24\] -fixed false -x 624 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 2361 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 530 -y 151
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4\[0\] -fixed false -x 591 -y 135
set_location -inst_name UART_Protocol_0/mko_0/counter\[4\] -fixed false -x 316 -y 172
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2\[7\] -fixed false -x 906 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[0\] -fixed false -x 924 -y 165
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[13\] -fixed false -x 941 -y 109
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_0 -fixed false -x 875 -y 90
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[6\] -fixed false -x 571 -y 132
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/STX_Detect -fixed false -x 539 -y 103
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_RNO\[0\] -fixed false -x 726 -y 138
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[2\] -fixed false -x 936 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 944 -y 159
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[31\] -fixed false -x 775 -y 139
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[3\] -fixed false -x 858 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 659 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[6\] -fixed false -x 910 -y 118
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n1 -fixed false -x 595 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1045 -y 154
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[17\] -fixed false -x 918 -y 100
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[9\] -fixed false -x 826 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[4\] -fixed false -x 1102 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1152 -y 166
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[29\] -fixed false -x 897 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 -fixed false -x 547 -y 105
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[17\] -fixed false -x 1165 -y 153
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[21\] -fixed false -x 972 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 680 -y 115
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[2\] -fixed false -x 754 -y 141
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[9\] -fixed false -x 850 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[7\] -fixed false -x 882 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[20\] -fixed false -x 646 -y 103
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[10\] -fixed false -x 694 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 698 -y 127
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[1\] -fixed false -x 885 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_Z\[12\] -fixed false -x 883 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[3\] -fixed false -x 876 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1172 -y 168
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[13\] -fixed false -x 802 -y 112
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 2119 -y 288
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[8\] -fixed false -x 914 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[13\] -fixed false -x 874 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[36\] -fixed false -x 1175 -y 153
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[25\] -fixed false -x 724 -y 153
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[19\] -fixed false -x 566 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 879 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[0\] -fixed false -x 884 -y 168
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[10\] -fixed false -x 882 -y 115
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1 -fixed false -x 854 -y 109
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 -fixed false -x 918 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[11\] -fixed false -x 888 -y 172
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[15\] -fixed false -x 877 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1165 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 623 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[32\] -fixed false -x 654 -y 103
set_location -inst_name Controler_0/gpio_controler_0/m62_0_m2 -fixed false -x 882 -y 105
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[3\] -fixed false -x 855 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1363 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 596 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 962 -y 151
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[14\] -fixed false -x 931 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1037 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 876 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 506 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i -fixed false -x 909 -y 165
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[14\] -fixed false -x 468 -y 100
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[13\] -fixed false -x 554 -y 99
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[30\] -fixed false -x 811 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[29\] -fixed false -x 882 -y 127
set_location -inst_name Controler_0/gpio_controler_0/state_reg_ns_i_0_0\[0\] -fixed false -x 874 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[8\] -fixed false -x 887 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 514 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1050 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[19\] -fixed false -x 883 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1014 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 757 -y 129
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[8\] -fixed false -x 769 -y 142
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[17\] -fixed false -x 557 -y 115
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 221 -y 201
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv_0\[31\] -fixed false -x 500 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1190 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1351 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1696 -y 150
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[11\] -fixed false -x 821 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 709 -y 129
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_2dflt -fixed false -x 834 -y 105
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 480 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 739 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 967 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1045 -y 160
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[38\] -fixed false -x 765 -y 139
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 563 -y 117
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[4\] -fixed false -x 531 -y 109
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[13\] -fixed false -x 592 -y 129
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[16\] -fixed false -x 563 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1105 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 613 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[3\] -fixed false -x 842 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[6\] -fixed false -x 928 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 684 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 694 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[0\] -fixed false -x 901 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1071 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 702 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 787 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1466 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[12\] -fixed false -x 657 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 623 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[15\] -fixed false -x 951 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 711 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 -fixed false -x 877 -y 123
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 -fixed false -x 768 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[17\] -fixed false -x 727 -y 154
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[7\] -fixed false -x 872 -y 174
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[5\] -fixed false -x 833 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 922 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 590 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 -fixed false -x 662 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1022 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 989 -y 159
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_24_i_a4_i_0_0_0_o2 -fixed false -x 511 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable -fixed false -x 933 -y 130
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_Z\[8\] -fixed false -x 885 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 -fixed false -x 883 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 696 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_Z\[8\] -fixed false -x 884 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 589 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 745 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[7\] -fixed false -x 926 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1389 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[24\] -fixed false -x 766 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 606 -y 100
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[22\] -fixed false -x 557 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv_0\[31\] -fixed false -x 560 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 609 -y 103
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO\[0\] -fixed false -x 947 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 751 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 590 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 1638 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 631 -y 154
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3\[5\] -fixed false -x 829 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q\[5\] -fixed false -x 834 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1173 -y 139
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1072 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 660 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 685 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJIOT\[8\] -fixed false -x 566 -y 105
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[27\] -fixed false -x 556 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1129 -y 168
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[29\] -fixed false -x 588 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 725 -y 145
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[11\] -fixed false -x 565 -y 126
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/busy -fixed false -x 861 -y 109
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[15\] -fixed false -x 952 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 624 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[0\] -fixed false -x 883 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1679 -y 144
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[2\] -fixed false -x 805 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1321 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 703 -y 96
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 812 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[21\] -fixed false -x 786 -y 115
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[17\] -fixed false -x 603 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[5\] -fixed false -x 865 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[4\] -fixed false -x 1421 -y 151
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[32\] -fixed false -x 779 -y 139
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 566 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 666 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_o2_1\[15\] -fixed false -x 936 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect -fixed false -x 942 -y 133
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[4\] -fixed false -x 827 -y 99
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN_8_0_a4_0_a2_0_a2_0_a2_0_a4 -fixed false -x 500 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[20\] -fixed false -x 600 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 466 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 642 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 732 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[22\] -fixed false -x 603 -y 127
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[11\] -fixed false -x 1172 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 967 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[0\] -fixed false -x 1070 -y 175
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[13\] -fixed false -x 664 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 708 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2\[13\] -fixed false -x 891 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[20\] -fixed false -x 553 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 902 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_0_a2_1_2 -fixed false -x 944 -y 114
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 -fixed false -x 696 -y 108
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[25\] -fixed false -x 474 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 1940 -y 315
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 -fixed false -x 494 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[1\] -fixed false -x 852 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 676 -y 112
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 518 -y 85
set_location -inst_name UART_Protocol_0/mko_0/counter\[21\] -fixed false -x 333 -y 172
set_location -inst_name Controler_0/gpio_controler_0/m21_0_a2_1 -fixed false -x 877 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[10\] -fixed false -x 930 -y 130
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[6\] -fixed false -x 817 -y 103
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[9\] -fixed false -x 728 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 671 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1150 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[37\] -fixed false -x 644 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2\[9\] -fixed false -x 907 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[5\] -fixed false -x 872 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 700 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 621 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 483 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 200 -y 282
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 518 -y 103
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO -fixed false -x 535 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 699 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[3\] -fixed false -x 941 -y 111
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_1\[3\] -fixed false -x 840 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[7\] -fixed false -x 932 -y 112
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[8\] -fixed false -x 836 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[6\] -fixed false -x 926 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 996 -y 118
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[0\] -fixed false -x 700 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 697 -y 127
set_location -inst_name Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable -fixed false -x 682 -y 99
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[3\] -fixed false -x 904 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[19\] -fixed false -x 888 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1179 -y 136
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[20\] -fixed false -x 847 -y 106
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[2\] -fixed false -x 821 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[10\] -fixed false -x 515 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[8\] -fixed false -x 886 -y 108
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i -fixed false -x 552 -y 108
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_a2\[11\] -fixed false -x 837 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1166 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[27\] -fixed false -x 752 -y 129
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[10\] -fixed false -x 825 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1153 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1052 -y 159
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect -fixed false -x 1012 -y 130
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[5\] -fixed false -x 815 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[8\] -fixed false -x 1452 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 633 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[9\] -fixed false -x 920 -y 129
set_location -inst_name Controler_0/Command_Decoder_0/HMCSPI_enable_cmd_i_i_a2 -fixed false -x 893 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 649 -y 124
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[2\] -fixed false -x 954 -y 180
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[11\] -fixed false -x 823 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0\[5\] -fixed false -x 888 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1329 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[21\] -fixed false -x 620 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[2\] -fixed false -x 684 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 597 -y 124
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_Z\[11\] -fixed false -x 882 -y 106
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[12\] -fixed false -x 851 -y 130
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[0\] -fixed false -x 829 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset -fixed false -x 922 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[30\] -fixed false -x 574 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[3\] -fixed false -x 859 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[14\] -fixed false -x 888 -y 108
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[6\] -fixed false -x 824 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO -fixed false -x 913 -y 141
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_2\[3\] -fixed false -x 805 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[17\] -fixed false -x 965 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 481 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 633 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 702 -y 99
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[0\] -fixed false -x 704 -y 142
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3_i_m2\[11\] -fixed false -x 850 -y 114
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[7\] -fixed false -x 777 -y 141
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[3\] -fixed false -x 599 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 685 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 521 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 636 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[4\] -fixed false -x 700 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 777 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[12\] -fixed false -x 614 -y 97
set_location -inst_name Controler_0/gpio_controler_0/m26_0_a2 -fixed false -x 874 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[8\] -fixed false -x 527 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O -fixed false -x 1359 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[31\] -fixed false -x 618 -y 97
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[3\] -fixed false -x 797 -y 100
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2\[0\] -fixed false -x 668 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 745 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[0\] -fixed false -x 930 -y 117
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[35\] -fixed false -x 669 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame -fixed false -x 969 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 634 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[10\] -fixed false -x 1294 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[15\] -fixed false -x 881 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 764 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 -fixed false -x 928 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[23\] -fixed false -x 876 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[1\] -fixed false -x 908 -y 168
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 1543 -y 36
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[1\] -fixed false -x 938 -y 175
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[8\] -fixed false -x 814 -y 115
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_0\[8\] -fixed false -x 823 -y 123
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN -fixed false -x 500 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 758 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 664 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1379 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[32\] -fixed false -x 612 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[11\] -fixed false -x 889 -y 172
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[5\] -fixed false -x 822 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 654 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[5\] -fixed false -x 476 -y 91
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[14\] -fixed false -x 820 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[1\] -fixed false -x 939 -y 117
set_location -inst_name Controler_0/Command_Decoder_0/counter\[19\] -fixed false -x 751 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 739 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[21\] -fixed false -x 590 -y 130
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[4\] -fixed false -x 898 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[16\] -fixed false -x 751 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1190 -y 141
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[14\] -fixed false -x 796 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[6\] -fixed false -x 1094 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 665 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 629 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[12\] -fixed false -x 778 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1165 -y 139
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 1024 -y 342
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[9\] -fixed false -x 959 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 953 -y 153
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 514 -y 85
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 -fixed false -x 572 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 698 -y 129
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 796 -y 118
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[5\] -fixed false -x 724 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_a2 -fixed false -x 1021 -y 114
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[6\] -fixed false -x 546 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[6\] -fixed false -x 662 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 483 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 613 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[11\] -fixed false -x 651 -y 118
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[0\] -fixed false -x 516 -y 97
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[5\] -fixed false -x 862 -y 115
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2_i_m2\[12\] -fixed false -x 861 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 589 -y 100
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 -fixed false -x 546 -y 99
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 2372 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 463 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 625 -y 130
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[37\] -fixed false -x 692 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 823 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[0\] -fixed false -x 492 -y 91
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 -fixed false -x 562 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 659 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1359 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 645 -y 153
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[1\] -fixed false -x 794 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 674 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 752 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[13\] -fixed false -x 917 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 752 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 728 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 759 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[3\] -fixed false -x 931 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[2\] -fixed false -x 946 -y 126
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[21\] -fixed false -x 878 -y 157
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[10\] -fixed false -x 858 -y 130
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_i_i_a2_i_o4\[3\] -fixed false -x 513 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 933 -y 153
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[4\] -fixed false -x 561 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_8 -fixed false -x 921 -y 114
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[39\] -fixed false -x 738 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1673 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 722 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1121 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 666 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[33\] -fixed false -x 680 -y 97
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 813 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[14\] -fixed false -x 639 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 719 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 1183 -y 141
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[5\] -fixed false -x 928 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 606 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1359 -y 151
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[28\] -fixed false -x 493 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 524 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 664 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 692 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 631 -y 109
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed false -x 704 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 1942 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 685 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[8\] -fixed false -x 1645 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 810 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/un14_write_signal_0_a2 -fixed false -x 875 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1177 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 513 -y 109
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_0_o2 -fixed false -x 815 -y 108
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[1\] -fixed false -x 985 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 647 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1127 -y 145
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[16\] -fixed false -x 723 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[0\] -fixed false -x 647 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 518 -y 88
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 992 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 640 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[11\] -fixed false -x 892 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 948 -y 154
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[37\] -fixed false -x 1508 -y 150
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[23\] -fixed false -x 722 -y 150
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 1649 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[23\] -fixed false -x 755 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 822 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 937 -y 160
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[4\] -fixed false -x 761 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/op_eq.divider_enable38 -fixed false -x 899 -y 105
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[11\] -fixed false -x 501 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[36\] -fixed false -x 679 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 907 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[24\] -fixed false -x 694 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 885 -y 153
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[23\] -fixed false -x 774 -y 144
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg -fixed false -x 784 -y 109
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[2\] -fixed false -x 875 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[58\] -fixed false -x 1190 -y 156
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 665 -y 118
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[14\] -fixed false -x 851 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[1\] -fixed false -x 877 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 559 -y 97
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 1761 -y 234
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[1\] -fixed false -x 605 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1042 -y 160
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0\[13\] -fixed false -x 532 -y 102
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[12\] -fixed false -x 494 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[38\] -fixed false -x 759 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIE4UO\[0\] -fixed false -x 727 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[4\] -fixed false -x 873 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1675 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 631 -y 129
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[29\] -fixed false -x 743 -y 142
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[1\] -fixed false -x 796 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[16\] -fixed false -x 881 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[4\] -fixed false -x 715 -y 100
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[39\] -fixed false -x 1128 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1363 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 -fixed false -x 930 -y 123
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[11\] -fixed false -x 929 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 616 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 678 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 921 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 776 -y 133
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[14\] -fixed false -x 847 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 734 -y 99
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0\[0\] -fixed false -x 774 -y 108
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[27\] -fixed false -x 556 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 638 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 588 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 814 -y 151
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 -fixed false -x 738 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 571 -y 99
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[7\] -fixed false -x 564 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[25\] -fixed false -x 642 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[7\] -fixed false -x 868 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1700 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[12\] -fixed false -x 921 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 -fixed false -x 929 -y 123
set_location -inst_name Controler_0/ADI_SPI_0/write_read_buffer -fixed false -x 866 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[2\] -fixed false -x 760 -y 142
set_location -inst_name Controler_0/Command_Decoder_0/counter\[1\] -fixed false -x 733 -y 115
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[21\] -fixed false -x 559 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1000 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 617 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[34\] -fixed false -x 669 -y 97
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[1\] -fixed false -x 720 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[23\] -fixed false -x 474 -y 91
set_location -inst_name UART_Protocol_0/mko_0/counter\[5\] -fixed false -x 317 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1027 -y 153
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 252 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r\[0\] -fixed false -x 1025 -y 118
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[25\] -fixed false -x 752 -y 118
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[3\] -fixed false -x 549 -y 103
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[20\] -fixed false -x 471 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[18\] -fixed false -x 960 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 620 -y 102
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i -fixed false -x 713 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 752 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[22\] -fixed false -x 1410 -y 150
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[6\] -fixed false -x 667 -y 142
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[8\] -fixed false -x 654 -y 118
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[24\] -fixed false -x 477 -y 100
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 -fixed false -x 583 -y 205
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 618 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[6\] -fixed false -x 647 -y 100
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[17\] -fixed false -x 834 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 821 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 670 -y 136
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[15\] -fixed false -x 889 -y 166
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[1\] -fixed false -x 858 -y 115
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[1\] -fixed false -x 595 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 757 -y 133
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[15\] -fixed false -x 550 -y 88
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[23\] -fixed false -x 861 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[21\] -fixed false -x 786 -y 114
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY -fixed false -x 715 -y 109
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[6\] -fixed false -x 852 -y 103
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[6\] -fixed false -x 747 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2\[5\] -fixed false -x 854 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[9\] -fixed false -x 924 -y 172
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[6\] -fixed false -x 804 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[5\] -fixed false -x 927 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[8\] -fixed false -x 927 -y 165
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[21\] -fixed false -x 878 -y 156
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 669 -y 106
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed false -x 672 -y 138
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[1\] -fixed false -x 720 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[38\] -fixed false -x 733 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 784 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[20\] -fixed false -x 553 -y 90
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 505 -y 109
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[11\] -fixed false -x 797 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 745 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_1\[4\] -fixed false -x 864 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[6\] -fixed false -x 1207 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1118 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 721 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1041 -y 160
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[0\] -fixed false -x 864 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1107 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 636 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 489 -y 105
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_o2_0 -fixed false -x 854 -y 108
set_location -inst_name Controler_0/Command_Decoder_0/counter\[2\] -fixed false -x 734 -y 115
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3_0_1\[0\] -fixed false -x 857 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1000 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 644 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[7\] -fixed false -x 633 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[31\] -fixed false -x 704 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_1\[9\] -fixed false -x 908 -y 111
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_i_o2\[0\] -fixed false -x 831 -y 102
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[4\] -fixed false -x 714 -y 138
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[9\] -fixed false -x 896 -y 108
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[20\] -fixed false -x 759 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 572 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1680 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[5\] -fixed false -x 591 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 638 -y 127
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[14\] -fixed false -x 818 -y 129
set_location -inst_name Controler_0/gpio_controler_0/m60_0_m2 -fixed false -x 883 -y 99
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[1\] -fixed false -x 757 -y 141
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[5\] -fixed false -x 858 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[3\] -fixed false -x 472 -y 88
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[7\] -fixed false -x 530 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1169 -y 138
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 722 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[28\] -fixed false -x 622 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[10\] -fixed false -x 600 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[30\] -fixed false -x 706 -y 124
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 795 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[7\] -fixed false -x 927 -y 136
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3_0_a2 -fixed false -x 812 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[12\] -fixed false -x 594 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[32\] -fixed false -x 719 -y 130
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[4\] -fixed false -x 872 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[5\] -fixed false -x 930 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 635 -y 127
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_1\[13\] -fixed false -x 841 -y 117
set_location -inst_name UART_Protocol_0/mko_0/counter\[23\] -fixed false -x 335 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[6\] -fixed false -x 901 -y 142
set_location -inst_name UART_Protocol_1/mko_0/counter\[8\] -fixed false -x 335 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[2\] -fixed false -x 709 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m9 -fixed false -x 794 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1082 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9 -fixed false -x 968 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1765 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[5\] -fixed false -x 764 -y 142
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 -fixed false -x 547 -y 99
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[3\] -fixed false -x 822 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 -fixed false -x 661 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 684 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[5\] -fixed false -x 935 -y 130
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 1941 -y 96
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[11\] -fixed false -x 754 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1676 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 776 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 758 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 729 -y 133
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[14\] -fixed false -x 842 -y 115
set_location -inst_name Controler_0/ADI_SPI_1/assert_data_3_0_a2_0_a2 -fixed false -x 897 -y 102
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[0\] -fixed false -x 558 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 641 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1030 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[30\] -fixed false -x 706 -y 123
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 549 -y 342
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_0_0 -fixed false -x 897 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 527 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 618 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 908 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 529 -y 151
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[3\] -fixed false -x 560 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[12\] -fixed false -x 657 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[10\] -fixed false -x 983 -y 133
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[15\] -fixed false -x 551 -y 88
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2_i_m2\[14\] -fixed false -x 840 -y 114
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[10\] -fixed false -x 927 -y 175
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[17\] -fixed false -x 812 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[3\] -fixed false -x 856 -y 127
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[15\] -fixed false -x 831 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[1\] -fixed false -x 865 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[15\] -fixed false -x 1266 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1187 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 759 -y 136
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg\[0\] -fixed false -x 538 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 524 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 524 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 643 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[10\] -fixed false -x 1756 -y 133
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_1\[10\] -fixed false -x 848 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[7\] -fixed false -x 505 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1181 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 765 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 712 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[1\] -fixed false -x 633 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[4\] -fixed false -x 857 -y 127
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[21\] -fixed false -x 572 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 621 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 528 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 -fixed false -x 708 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 662 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[13\] -fixed false -x 765 -y 145
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[4\] -fixed false -x 836 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1389 -y 157
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[29\] -fixed false -x 778 -y 138
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[15\] -fixed false -x 753 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 2231 -y 282
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[4\] -fixed false -x 908 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[8\] -fixed false -x 1174 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[7\] -fixed false -x 935 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[5\] -fixed false -x 1018 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[4\] -fixed false -x 940 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 804 -y 150
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[0\] -fixed false -x 801 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1164 -y 142
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[16\] -fixed false -x 482 -y 88
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 53 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1677 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO -fixed false -x 1085 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1285 -y 154
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[5\] -fixed false -x 828 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 909 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[28\] -fixed false -x 666 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[5\] -fixed false -x 915 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[20\] -fixed false -x 776 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1036 -y 123
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[1\] -fixed false -x 902 -y 100
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_4dflt -fixed false -x 791 -y 108
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 480 -y 105
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[17\] -fixed false -x 773 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[7\] -fixed false -x 885 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[14\] -fixed false -x 867 -y 127
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[30\] -fixed false -x 714 -y 133
set_location -inst_name Controler_0/gpio_controler_0/un23_read_signal_0_a2 -fixed false -x 859 -y 123
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[0\] -fixed false -x 868 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 673 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 618 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1135 -y 169
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3_i_m2\[14\] -fixed false -x 842 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 604 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[0\] -fixed false -x 947 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 648 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[9\] -fixed false -x 1263 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[4\] -fixed false -x 927 -y 168
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[16\] -fixed false -x 808 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 963 -y 150
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_2\[0\] -fixed false -x 900 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 709 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 521 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 673 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv\[31\] -fixed false -x 567 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 824 -y 139
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[19\] -fixed false -x 703 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[12\] -fixed false -x 821 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_5\[5\] -fixed false -x 829 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 714 -y 150
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_1\[11\] -fixed false -x 817 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[32\] -fixed false -x 629 -y 97
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[19\] -fixed false -x 718 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1322 -y 144
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 224 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 1468 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[10\] -fixed false -x 880 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[19\] -fixed false -x 1131 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1672 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4\[3\] -fixed false -x 700 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1105 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 960 -y 157
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 -fixed false -x 541 -y 105
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[5\] -fixed false -x 735 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 654 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[16\] -fixed false -x 828 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[23\] -fixed false -x 887 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 1534 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[11\] -fixed false -x 565 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[10\] -fixed false -x 881 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1163 -y 166
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[1\] -fixed false -x 826 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[13\] -fixed false -x 867 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[14\] -fixed false -x 951 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Req_RNO -fixed false -x 853 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 659 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 607 -y 106
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg\[1\] -fixed false -x 755 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[11\] -fixed false -x 1123 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[8\] -fixed false -x 886 -y 168
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 2178 -y 42
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 -fixed false -x 724 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[16\] -fixed false -x 905 -y 133
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[11\] -fixed false -x 876 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition -fixed false -x 970 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 681 -y 115
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[12\] -fixed false -x 840 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[23\] -fixed false -x 700 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[5\] -fixed false -x 899 -y 174
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[10\] -fixed false -x 639 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[29\] -fixed false -x 750 -y 129
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[22\] -fixed false -x 788 -y 114
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[24\] -fixed false -x 925 -y 100
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[6\] -fixed false -x 848 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 678 -y 145
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[21\] -fixed false -x 771 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 758 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1198 -y 157
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[14\] -fixed false -x 921 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_o3 -fixed false -x 964 -y 126
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/first_byte_RNO -fixed false -x 515 -y 96
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_0\[13\] -fixed false -x 842 -y 123
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[9\] -fixed false -x 1260 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1164 -y 166
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 -fixed false -x 341 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1179 -y 142
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[26\] -fixed false -x 608 -y 133
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx -fixed false -x 558 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1183 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[14\] -fixed false -x 891 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_2 -fixed false -x 1086 -y 90
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[2\] -fixed false -x 820 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1197 -y 142
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[2\] -fixed false -x 540 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[23\] -fixed false -x 554 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[10\] -fixed false -x 874 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2\[0\] -fixed false -x 969 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 992 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 678 -y 123
set_location -inst_name Controler_0/gpio_controler_0/m21_0_a2 -fixed false -x 893 -y 114
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m10 -fixed false -x 799 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 603 -y 100
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[5\] -fixed false -x 1250 -y 151
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[8\] -fixed false -x 651 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 619 -y 123
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[11\] -fixed false -x 915 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1371 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1154 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 874 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[18\] -fixed false -x 702 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 625 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[31\] -fixed false -x 668 -y 102
set_location -inst_name Controler_0/Command_Decoder_0/counter\[17\] -fixed false -x 749 -y 115
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[5\] -fixed false -x 871 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 836 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[30\] -fixed false -x 681 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 711 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1074 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 604 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 675 -y 109
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[6\] -fixed false -x 894 -y 117
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector10_1_x3 -fixed false -x 782 -y 108
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[16\] -fixed false -x 759 -y 144
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 951 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 481 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[4\] -fixed false -x 883 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1380 -y 160
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[0\] -fixed false -x 968 -y 166
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[14\] -fixed false -x 471 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[3\] -fixed false -x 814 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[12\] -fixed false -x 958 -y 126
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 -fixed false -x 557 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1115 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 717 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[12\] -fixed false -x 912 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 753 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 666 -y 154
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[6\] -fixed false -x 888 -y 130
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[28\] -fixed false -x 772 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[21\] -fixed false -x 632 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[2\] -fixed false -x 853 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 519 -y 153
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 -fixed false -x 705 -y 108
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 -fixed false -x 512 -y 2
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 765 -y 108
set_location -inst_name Controler_0/gpio_controler_0/un7_read_signal_0_a2_0 -fixed false -x 798 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 655 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 739 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1083 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[12\] -fixed false -x 676 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[31\] -fixed false -x 704 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[2\] -fixed false -x 869 -y 175
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[25\] -fixed false -x 792 -y 109
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[0\] -fixed false -x 759 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO -fixed false -x 1068 -y 96
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[7\] -fixed false -x 768 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1120 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 630 -y 135
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[31\] -fixed false -x 908 -y 91
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_a2_5\[0\] -fixed false -x 858 -y 123
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[13\] -fixed false -x 828 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[5\] -fixed false -x 933 -y 109
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[7\] -fixed false -x 894 -y 172
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[2\] -fixed false -x 569 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[34\] -fixed false -x 694 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 773 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 812 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 714 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[6\] -fixed false -x 761 -y 136
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[13\] -fixed false -x 1264 -y 202
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 -fixed false -x 697 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 1191 -y 157
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[8\] -fixed false -x 819 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[0\] -fixed false -x 492 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 693 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 642 -y 124
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[6\] -fixed false -x 760 -y 138
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg\[0\] -fixed false -x 852 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1152 -y 181
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[22\] -fixed false -x 699 -y 138
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[15\] -fixed false -x 758 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 735 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[4\] -fixed false -x 1079 -y 175
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[0\] -fixed false -x 727 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 603 -y 102
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[15\] -fixed false -x 588 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 714 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1050 -y 159
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 904 -y 151
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[16\] -fixed false -x 648 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[3\] -fixed false -x 906 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1546 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1328 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[0\] -fixed false -x 933 -y 118
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI5A7G1\[0\] -fixed false -x 592 -y 135
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[6\] -fixed false -x 811 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[12\] -fixed false -x 974 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1030 -y 154
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[6\] -fixed false -x 856 -y 103
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_1\[5\] -fixed false -x 848 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 627 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b_RNO -fixed false -x 519 -y 96
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[36\] -fixed false -x 733 -y 139
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[26\] -fixed false -x 637 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1362 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[30\] -fixed false -x 683 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[27\] -fixed false -x 621 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[4\] -fixed false -x 711 -y 139
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[2\] -fixed false -x 764 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 -fixed false -x 1022 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1170 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 651 -y 133
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[0\] -fixed false -x 706 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty -fixed false -x 751 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[5\] -fixed false -x 1017 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[2\] -fixed false -x 942 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[6\] -fixed false -x 874 -y 160
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[1\] -fixed false -x 945 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[0\] -fixed false -x 1001 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[28\] -fixed false -x 738 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 526 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[5\] -fixed false -x 810 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[27\] -fixed false -x 716 -y 99
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 991 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 784 -y 103
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[22\] -fixed false -x 611 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 732 -y 127
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i -fixed false -x 1100 -y 183
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[2\] -fixed false -x 795 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_0 -fixed false -x 908 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 505 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[0\] -fixed false -x 611 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[3\] -fixed false -x 891 -y 168
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[18\] -fixed false -x 1024 -y 192
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_1_1\[2\] -fixed false -x 823 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 716 -y 150
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[2\] -fixed false -x 800 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 697 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[3\] -fixed false -x 781 -y 112
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[34\] -fixed false -x 664 -y 96
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[6\] -fixed false -x 607 -y 126
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 -fixed false -x 755 -y 99
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[22\] -fixed false -x 770 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1156 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[32\] -fixed false -x 765 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[6\] -fixed false -x 882 -y 123
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[3\] -fixed false -x 879 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[7\] -fixed false -x 884 -y 111
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[16\] -fixed false -x 880 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1\[3\] -fixed false -x 944 -y 132
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2\[0\] -fixed false -x 767 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[36\] -fixed false -x 735 -y 139
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[7\] -fixed false -x 910 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[7\] -fixed false -x 935 -y 165
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[1\] -fixed false -x 930 -y 165
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 668 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1180 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[2\] -fixed false -x 684 -y 99
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4 -fixed false -x 788 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 673 -y 123
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[2\] -fixed false -x 852 -y 105
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[1\] -fixed false -x 881 -y 103
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[0\] -fixed false -x 804 -y 112
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i_a2 -fixed false -x 871 -y 90
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv\[31\] -fixed false -x 572 -y 90
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[27\] -fixed false -x 914 -y 156
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 520 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[22\] -fixed false -x 880 -y 157
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 527 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1386 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[5\] -fixed false -x 747 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1038 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[13\] -fixed false -x 660 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 775 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[12\] -fixed false -x 912 -y 130
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_0\[5\] -fixed false -x 819 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 784 -y 106
set_location -inst_name UART_Protocol_0/mko_0/counter_5_axb_4 -fixed false -x 344 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIO5431 -fixed false -x 632 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[10\] -fixed false -x 649 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[1\] -fixed false -x 854 -y 127
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[19\] -fixed false -x 763 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[13\] -fixed false -x 945 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[6\] -fixed false -x 949 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 -fixed false -x 480 -y 87
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[1\] -fixed false -x 549 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[16\] -fixed false -x 638 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[5\] -fixed false -x 521 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1080 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[34\] -fixed false -x 1083 -y 153
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 514 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 705 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1366 -y 151
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[3\] -fixed false -x 797 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO -fixed false -x 939 -y 171
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[22\] -fixed false -x 562 -y 115
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[1\] -fixed false -x 551 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[3\] -fixed false -x 938 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 775 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 697 -y 144
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_i_a2_i_i_a2_i_o4_0\[7\] -fixed false -x 493 -y 96
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_REQ -fixed false -x 783 -y 103
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[3\] -fixed false -x 545 -y 112
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse -fixed false -x 798 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[8\] -fixed false -x 861 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[6\] -fixed false -x 834 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 771 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 600 -y 100
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[6\] -fixed false -x 1251 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 752 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4_0 -fixed false -x 488 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[11\] -fixed false -x 1436 -y 139
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 506 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 781 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1148 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1119 -y 180
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[10\] -fixed false -x 1425 -y 150
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[27\] -fixed false -x 880 -y 133
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_RNO\[9\] -fixed false -x 827 -y 123
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1172 -y 186
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 816 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 834 -y 141
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[5\] -fixed false -x 723 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 700 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[0\] -fixed false -x 891 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 523 -y 84
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[2\] -fixed false -x 469 -y 91
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 -fixed false -x 834 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 626 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[9\] -fixed false -x 873 -y 175
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[15\] -fixed false -x 845 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 714 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1041 -y 115
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 -fixed false -x 726 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 755 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 943 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[5\] -fixed false -x 875 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 588 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[23\] -fixed false -x 590 -y 127
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 -fixed false -x 727 -y 114
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[20\] -fixed false -x 776 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1683 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/un1_state_reg_11_i_0_0 -fixed false -x 911 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 936 -y 160
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[23\] -fixed false -x 981 -y 159
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[30\] -fixed false -x 602 -y 126
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[8\] -fixed false -x 839 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 -fixed false -x 1021 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 678 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1023 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[0\] -fixed false -x 868 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 794 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[8\] -fixed false -x 1475 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 822 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 781 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 734 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[2\] -fixed false -x 903 -y 100
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[38\] -fixed false -x 642 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 756 -y 99
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[9\] -fixed false -x 844 -y 100
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep\[11\] -fixed false -x 703 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 964 -y 157
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 676 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[12\] -fixed false -x 876 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1026 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1111 -y 181
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[6\] -fixed false -x 512 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[14\] -fixed false -x 639 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[4\] -fixed false -x 874 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[6\] -fixed false -x 934 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 513 -y 85
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv\[31\] -fixed false -x 489 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[11\] -fixed false -x 1120 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 629 -y 130
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[15\] -fixed false -x 835 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[4\] -fixed false -x 1455 -y 193
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[1\] -fixed false -x 705 -y 142
set_location -inst_name I_1 -fixed false -x 1153 -y 162
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[11\] -fixed false -x 773 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[9\] -fixed false -x 633 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 717 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[3\] -fixed false -x 2185 -y 208
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[18\] -fixed false -x 680 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[13\] -fixed false -x 864 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ -fixed false -x 880 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 821 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[5\] -fixed false -x 931 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1143 -y 168
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input -fixed false -x 815 -y 124
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[2\] -fixed false -x 550 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[11\] -fixed false -x 935 -y 133
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_8\[5\] -fixed false -x 833 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[6\] -fixed false -x 1460 -y 193
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed false -x 719 -y 108
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer\[0\] -fixed false -x 827 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 824 -y 142
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[20\] -fixed false -x 600 -y 126
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[26\] -fixed false -x 608 -y 132
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[13\] -fixed false -x 844 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 674 -y 112
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[13\] -fixed false -x 930 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[38\] -fixed false -x 746 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[22\] -fixed false -x 880 -y 156
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[35\] -fixed false -x 740 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[3\] -fixed false -x 930 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 681 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 717 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[15\] -fixed false -x 542 -y 97
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[12\] -fixed false -x 851 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 811 -y 142
set_location -inst_name Controler_0/ADI_SPI_0/busy -fixed false -x 868 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 716 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 667 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 971 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 619 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[1\] -fixed false -x 902 -y 166
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[14\] -fixed false -x 892 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[5\] -fixed false -x 877 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1365 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[2\] -fixed false -x 947 -y 111
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[11\] -fixed false -x 556 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[3\] -fixed false -x 1925 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 877 -y 151
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[0\] -fixed false -x 885 -y 100
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 -fixed false -x 917 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[26\] -fixed false -x 645 -y 99
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 -fixed false -x 538 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[15\] -fixed false -x 884 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[3\] -fixed false -x 862 -y 145
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[8\] -fixed false -x 819 -y 129
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed false -x 545 -y 126
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[3\] -fixed false -x 912 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 619 -y 130
set_location -inst_name Controler_0/ADI_SPI_1/write_read_buffer -fixed false -x 889 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 536 -y 87
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[15\] -fixed false -x 825 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 918 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 938 -y 160
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[29\] -fixed false -x 778 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1669 -y 151
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[24\] -fixed false -x 470 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[10\] -fixed false -x 1008 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[9\] -fixed false -x 912 -y 115
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[8\] -fixed false -x 842 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 650 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 791 -y 103
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[12\] -fixed false -x 561 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[21\] -fixed false -x 773 -y 136
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 -fixed false -x 836 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 631 -y 133
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[4\] -fixed false -x 872 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0\[1\] -fixed false -x 875 -y 108
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 -fixed false -x 1156 -y 163
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[14\] -fixed false -x 878 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 698 -y 126
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[22\] -fixed false -x 546 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1693 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1155 -y 180
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[5\] -fixed false -x 942 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 646 -y 130
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[21\] -fixed false -x 593 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 674 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3\[7\] -fixed false -x 505 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[3\] -fixed false -x 663 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 679 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[20\] -fixed false -x 779 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[4\] -fixed false -x 874 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[4\] -fixed false -x 868 -y 130
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[13\] -fixed false -x 845 -y 129
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[38\] -fixed false -x 1409 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[22\] -fixed false -x 778 -y 136
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 1462 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 652 -y 130
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[5\] -fixed false -x 813 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[7\] -fixed false -x 763 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[28\] -fixed false -x 540 -y 97
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed false -x 558 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1366 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 593 -y 97
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 -fixed false -x 338 -y 153
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[9\] -fixed false -x 895 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[24\] -fixed false -x 604 -y 133
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[17\] -fixed false -x 656 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 688 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 788 -y 97
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_0 -fixed false -x 855 -y 117
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[3\] -fixed false -x 1008 -y 124
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[2\] -fixed false -x 726 -y 100
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[4\] -fixed false -x 925 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[12\] -fixed false -x 894 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[39\] -fixed false -x 668 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 909 -y 153
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[27\] -fixed false -x 681 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 1439 -y 288
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[3\] -fixed false -x 799 -y 126
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns\[0\] -fixed false -x 860 -y 144
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_1\[6\] -fixed false -x 865 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 596 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1014 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 510 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 -fixed false -x 931 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 661 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1670 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[1\] -fixed false -x 854 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2\[5\] -fixed false -x 830 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[11\] -fixed false -x 826 -y 115
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[12\] -fixed false -x 793 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 749 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 819 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 940 -y 154
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[16\] -fixed false -x 810 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 829 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[7\] -fixed false -x 708 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[1\] -fixed false -x 699 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[0\] -fixed false -x 928 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 612 -y 127
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_0_a2_0 -fixed false -x 806 -y 108
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[14\] -fixed false -x 827 -y 118
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[21\] -fixed false -x 554 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1284 -y 124
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[17\] -fixed false -x 731 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 573 -y 99
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[23\] -fixed false -x 483 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1288 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1197 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 643 -y 129
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[1\] -fixed false -x 720 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1040 -y 160
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[5\] -fixed false -x 877 -y 129
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[2\] -fixed false -x 859 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[9\] -fixed false -x 952 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 592 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[4\] -fixed false -x 916 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[20\] -fixed false -x 642 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 705 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[4\] -fixed false -x 880 -y 109
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[3\] -fixed false -x 952 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 814 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[7\] -fixed false -x 1426 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[6\] -fixed false -x 885 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[27\] -fixed false -x 683 -y 130
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_0_a2_0 -fixed false -x 857 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[14\] -fixed false -x 917 -y 130
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 806 -y 97
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 -fixed false -x 824 -y 112
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[14\] -fixed false -x 821 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[10\] -fixed false -x 927 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 523 -y 91
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv_0\[31\] -fixed false -x 471 -y 87
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[8\] -fixed false -x 765 -y 109
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[3\] -fixed false -x 702 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 687 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 628 -y 132
set_location -inst_name Controler_0/ADI_SPI_0/counter\[7\] -fixed false -x 847 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[35\] -fixed false -x 743 -y 103
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[6\] -fixed false -x 610 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1106 -y 166
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv_0\[31\] -fixed false -x 468 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 635 -y 133
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[2\] -fixed false -x 662 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1686 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 506 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 913 -y 160
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[2\] -fixed false -x 898 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 643 -y 124
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[6\] -fixed false -x 571 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[7\] -fixed false -x 805 -y 103
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1280 -y 69
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[7\] -fixed false -x 846 -y 112
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[1\] -fixed false -x 819 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[24\] -fixed false -x 764 -y 132
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[3\] -fixed false -x 945 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 823 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 702 -y 102
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[32\] -fixed false -x 810 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 508 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 692 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1702 -y 144
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[13\] -fixed false -x 914 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 528 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 669 -y 136
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[8\] -fixed false -x 560 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[9\] -fixed false -x 880 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 756 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[8\] -fixed false -x 937 -y 117
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[17\] -fixed false -x 756 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[3\] -fixed false -x 1013 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[12\] -fixed false -x 1263 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[28\] -fixed false -x 608 -y 99
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[7\] -fixed false -x 976 -y 133
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[2\] -fixed false -x 570 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1357 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 737 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 541 -y 91
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[8\] -fixed false -x 815 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[29\] -fixed false -x 633 -y 97
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[2\] -fixed false -x 601 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[8\] -fixed false -x 1017 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 667 -y 112
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[0\] -fixed false -x 872 -y 103
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[21\] -fixed false -x 740 -y 117
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[36\] -fixed false -x 830 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1290 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 776 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1037 -y 123
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed false -x 560 -y 108
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 805 -y 97
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[1\] -fixed false -x 546 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1375 -y 160
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 2154 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 909 -y 160
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_23_i_a2_i_o2_0_o2_0_o2_0_o4\[31\] -fixed false -x 505 -y 96
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[0\] -fixed false -x 542 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[27\] -fixed false -x 769 -y 139
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[0\] -fixed false -x 547 -y 100
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_RNO\[5\] -fixed false -x 823 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[15\] -fixed false -x 978 -y 174
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[15\] -fixed false -x 882 -y 99
set_location -inst_name Controler_0/Command_Decoder_0/LMX2SPI_enable_cmd_i_i_a2 -fixed false -x 815 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1518 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 543 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 987 -y 159
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[29\] -fixed false -x 930 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[10\] -fixed false -x 926 -y 115
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 558 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[24\] -fixed false -x 900 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1689 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[4\] -fixed false -x 908 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1166 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[38\] -fixed false -x 1413 -y 150
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 661 -y 363
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 933 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[30\] -fixed false -x 559 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[7\] -fixed false -x 871 -y 130
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[28\] -fixed false -x 771 -y 138
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[11\] -fixed false -x 620 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 -fixed false -x 942 -y 168
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[8\] -fixed false -x 846 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 510 -y 90
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[13\] -fixed false -x 746 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[3\] -fixed false -x 868 -y 88
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0_0 -fixed false -x 816 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 791 -y 151
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[13\] -fixed false -x 822 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[17\] -fixed false -x 762 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 754 -y 132
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[14\] -fixed false -x 762 -y 144
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[23\] -fixed false -x 1219 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 694 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[9\] -fixed false -x 914 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 819 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 690 -y 105
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set -fixed false -x 729 -y 115
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[9\] -fixed false -x 767 -y 96
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[5\] -fixed false -x 666 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[1\] -fixed false -x 929 -y 109
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[25\] -fixed false -x 752 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 734 -y 133
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[6\] -fixed false -x 744 -y 100
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 -fixed false -x 720 -y 96
set_location -inst_name UART_Protocol_0/mko_0/counter\[6\] -fixed false -x 318 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[1\] -fixed false -x 563 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 608 -y 123
set_location -inst_name UART_Protocol_1/mko_0/counter\[15\] -fixed false -x 342 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 732 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[36\] -fixed false -x 623 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 671 -y 118
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[27\] -fixed false -x 734 -y 117
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[18\] -fixed false -x 535 -y 97
set_location -inst_name Controler_0/gpio_controler_0/un1_state_reg_1_i_0 -fixed false -x 857 -y 123
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[30\] -fixed false -x 573 -y 97
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 -fixed false -x 833 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[1\] -fixed false -x 767 -y 142
set_location -inst_name Controler_0/gpio_controler_0/state_reg_RNO\[2\] -fixed false -x 869 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 609 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[20\] -fixed false -x 909 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 951 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKT841 -fixed false -x 747 -y 132
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 539 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1023 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[3\] -fixed false -x 663 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[12\] -fixed false -x 917 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 910 -y 160
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[1\] -fixed false -x 792 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 669 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[13\] -fixed false -x 619 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 651 -y 130
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 -fixed false -x 1069 -y 159
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[6\] -fixed false -x 530 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 -fixed false -x 880 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 690 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1124 -y 145
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[0\] -fixed false -x 813 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[7\] -fixed false -x 871 -y 166
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_1\[11\] -fixed false -x 909 -y 111
set_location -inst_name UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1\[4\] -fixed false -x 358 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 610 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1_1 -fixed false -x 1005 -y 123
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]/U0_RGB1 -fixed false -x 577 -y 177
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 794 -y 106
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[18\] -fixed false -x 973 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 661 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1326 -y 142
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[7\] -fixed false -x 838 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 589 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 -fixed false -x 718 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 726 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1151 -y 181
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[18\] -fixed false -x 486 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[2\] -fixed false -x 605 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[13\] -fixed false -x 592 -y 130
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[1\] -fixed false -x 560 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[9\] -fixed false -x 855 -y 145
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[22\] -fixed false -x 737 -y 91
set_location -inst_name Controler_0/gpio_controler_0/m58_0_m2 -fixed false -x 881 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 508 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[1\] -fixed false -x 522 -y 100
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[10\] -fixed false -x 533 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 867 -y 154
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[11\] -fixed false -x 872 -y 123
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[9\] -fixed false -x 846 -y 129
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[53\] -fixed false -x 1167 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 655 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[26\] -fixed false -x 645 -y 100
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING -fixed false -x 812 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[1\] -fixed false -x 1000 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[21\] -fixed false -x 874 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 616 -y 103
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[23\] -fixed false -x 480 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 684 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1172 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[6\] -fixed false -x 1168 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 555 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[18\] -fixed false -x 883 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1021 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1676 -y 151
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_0_0_0_1\[8\] -fixed false -x 507 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[21\] -fixed false -x 713 -y 124
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[8\] -fixed false -x 602 -y 129
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[22\] -fixed false -x 788 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 634 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[10\] -fixed false -x 1264 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[33\] -fixed false -x 620 -y 99
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[3\] -fixed false -x 668 -y 96
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[17\] -fixed false -x 685 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 687 -y 151
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[1\] -fixed false -x 607 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 746 -y 136
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[12\] -fixed false -x 498 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 910 -y 154
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector\[1\] -fixed false -x 677 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 931 -y 154
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 1170 -y 255
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 830 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[24\] -fixed false -x 900 -y 168
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[3\] -fixed false -x 799 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[0\] -fixed false -x 766 -y 142
set_location -inst_name Controler_0/gpio_controler_0/m46_0_m2 -fixed false -x 880 -y 99
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 809 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[20\] -fixed false -x 701 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[16\] -fixed false -x 931 -y 172
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[11\] -fixed false -x 847 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[22\] -fixed false -x 697 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 738 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0\[15\] -fixed false -x 895 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 518 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 563 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQVTM1\[0\] -fixed false -x 646 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[5\] -fixed false -x 883 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[6\] -fixed false -x 852 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 487 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1174 -y 138
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 626 -y 127
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[11\] -fixed false -x 780 -y 129
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[12\] -fixed false -x 673 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[15\] -fixed false -x 884 -y 123
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[16\] -fixed false -x 639 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 658 -y 97
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_17\[5\] -fixed false -x 830 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 762 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N_0_a2 -fixed false -x 878 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[31\] -fixed false -x 618 -y 96
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 -fixed false -x 703 -y 135
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0\[13\] -fixed false -x 828 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[8\] -fixed false -x 1165 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[5\] -fixed false -x 1101 -y 151
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_1\[0\] -fixed false -x 819 -y 126
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[21\] -fixed false -x 775 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 670 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[36\] -fixed false -x 743 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[11\] -fixed false -x 553 -y 88
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[0\] -fixed false -x 812 -y 129
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_0\[9\] -fixed false -x 820 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1515 -y 145
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[11\] -fixed false -x 772 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[8\] -fixed false -x 506 -y 85
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[10\] -fixed false -x 482 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1050 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 633 -y 109
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[7\] -fixed false -x 807 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[5\] -fixed false -x 954 -y 166
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[0\] -fixed false -x 572 -y 132
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0_0\[14\] -fixed false -x 922 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 595 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 880 -y 309
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4_i\[2\] -fixed false -x 492 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1137 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 962 -y 150
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[2\] -fixed false -x 721 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 735 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 696 -y 99
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 -fixed false -x 549 -y 99
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[19\] -fixed false -x 836 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[32\] -fixed false -x 658 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o3 -fixed false -x 968 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 642 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 751 -y 132
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_1\[14\] -fixed false -x 821 -y 117
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[5\] -fixed false -x 697 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[7\] -fixed false -x 1009 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1148 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 702 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 649 -y 130
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[22\] -fixed false -x 545 -y 88
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[4\] -fixed false -x 881 -y 91
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[2\] -fixed false -x 798 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0\[10\] -fixed false -x 825 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[3\] -fixed false -x 893 -y 168
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[11\] -fixed false -x 558 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[39\] -fixed false -x 742 -y 139
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[13\] -fixed false -x 567 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[50\] -fixed false -x 1136 -y 141
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa -fixed false -x 958 -y 168
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_1\[5\] -fixed false -x 824 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 689 -y 112
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_0_o2 -fixed false -x 856 -y 108
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[4\] -fixed false -x 795 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 506 -y 108
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[1\] -fixed false -x 852 -y 112
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[33\] -fixed false -x 617 -y 96
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[18\] -fixed false -x 829 -y 114
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 -fixed false -x 718 -y 132
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[16\] -fixed false -x 1099 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 811 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 707 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1687 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 599 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 568 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 879 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 684 -y 106
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[5\] -fixed false -x 557 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 651 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 689 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 1901 -y 42
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[12\] -fixed false -x 916 -y 118
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 779 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[4\] -fixed false -x 931 -y 112
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[13\] -fixed false -x 719 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[36\] -fixed false -x 740 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 723 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 769 -y 106
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[4\] -fixed false -x 554 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[26\] -fixed false -x 697 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1129 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[14\] -fixed false -x 606 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 715 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1051 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO\[7\] -fixed false -x 711 -y 105
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m5 -fixed false -x 793 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[13\] -fixed false -x 864 -y 160
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[2\] -fixed false -x 802 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1279 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[5\] -fixed false -x 869 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2US4\[4\] -fixed false -x 702 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[20\] -fixed false -x 777 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 678 -y 114
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[1\] -fixed false -x 788 -y 112
set_location -inst_name Controler_0/ADI_SPI_0/counter\[6\] -fixed false -x 846 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 711 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 529 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1361 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 865 -y 154
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[4\] -fixed false -x 738 -y 117
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[1\] -fixed false -x 561 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 768 -y 133
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[3\] -fixed false -x 533 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[4\] -fixed false -x 1095 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 502 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 938 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0\[4\] -fixed false -x 874 -y 108
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[21\] -fixed false -x 561 -y 115
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[0\] -fixed false -x 698 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 811 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 733 -y 127
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[1\] -fixed false -x 750 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1260 -y 198
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[15\] -fixed false -x 818 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 489 -y 106
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[18\] -fixed false -x 677 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1720 -y 145
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv\[31\] -fixed false -x 546 -y 87
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 656 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_0_o4_0 -fixed false -x 785 -y 108
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 2305 -y 207
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[26\] -fixed false -x 769 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect -fixed false -x 972 -y 130
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[4\] -fixed false -x 883 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 1421 -y 309
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 637 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1194 -y 135
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_3dflt -fixed false -x 837 -y 105
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]_CLK_GATING_AND2 -fixed false -x 839 -y 108
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[34\] -fixed false -x 693 -y 127
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[29\] -fixed false -x 672 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[9\] -fixed false -x 1116 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 652 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1139 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 658 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[24\] -fixed false -x 601 -y 102
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO -fixed false -x 805 -y 117
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_i_x2 -fixed false -x 766 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 704 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 721 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1142 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 727 -y 133
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 111 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 731 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[2\] -fixed false -x 946 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[7\] -fixed false -x 860 -y 133
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[4\] -fixed false -x 861 -y 112
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[1\] -fixed false -x 999 -y 142
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[11\] -fixed false -x 716 -y 153
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv\[31\] -fixed false -x 549 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 724 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 -fixed false -x 1696 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIU4KT\[4\] -fixed false -x 658 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 951 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1550 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[15\] -fixed false -x 1216 -y 202
set_location -inst_name Controler_0/gpio_controler_0/m71_i_a2_0 -fixed false -x 832 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 1939 -y 315
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_0_a2\[3\] -fixed false -x 801 -y 126
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[2\] -fixed false -x 818 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 -fixed false -x 969 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 675 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[15\] -fixed false -x 624 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 730 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1513 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 804 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 793 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[26\] -fixed false -x 879 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[2\] -fixed false -x 872 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 630 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 626 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 518 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[4\] -fixed false -x 696 -y 142
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[0\] -fixed false -x 609 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1373 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 626 -y 130
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[16\] -fixed false -x 837 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[1\] -fixed false -x 548 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1161 -y 168
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 887 -y 309
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 614 -y 127
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 1938 -y 315
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 -fixed false -x 916 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[3\] -fixed false -x 901 -y 174
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[9\] -fixed false -x 809 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 693 -y 97
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[4\] -fixed false -x 671 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[6\] -fixed false -x 898 -y 130
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv\[31\] -fixed false -x 550 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[3\] -fixed false -x 918 -y 172
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[12\] -fixed false -x 876 -y 166
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv_0\[31\] -fixed false -x 488 -y 90
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1 -fixed false -x 864 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[19\] -fixed false -x 833 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1173 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 841 -y 145
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_WE_F -fixed false -x 859 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 660 -y 118
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[5\] -fixed false -x 758 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 561 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[39\] -fixed false -x 643 -y 99
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[6\] -fixed false -x 589 -y 133
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[5\] -fixed false -x 864 -y 100
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns\[4\] -fixed false -x 963 -y 168
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[14\] -fixed false -x 797 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1274 -y 154
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_o2\[6\] -fixed false -x 816 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[7\] -fixed false -x 648 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[11\] -fixed false -x 560 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 780 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 754 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1373 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[5\] -fixed false -x 957 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[11\] -fixed false -x 1762 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 719 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 711 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1667 -y 145
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[3\] -fixed false -x 860 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 790 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 903 -y 160
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 -fixed false -x 934 -y 99
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_1\[11\] -fixed false -x 839 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r -fixed false -x 1002 -y 124
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0_0 -fixed false -x 825 -y 111
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[21\] -fixed false -x 643 -y 96
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[29\] -fixed false -x 588 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 986 -y 159
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1351 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[15\] -fixed false -x 726 -y 154
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1002 -y 118
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 547 -y 342
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0\[0\] -fixed false -x 859 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 672 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 760 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 741 -y 127
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[1\] -fixed false -x 662 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 594 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[19\] -fixed false -x 749 -y 130
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[4\] -fixed false -x 812 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 790 -y 142
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[31\] -fixed false -x 795 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[7\] -fixed false -x 882 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1138 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 656 -y 130
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 740 -y 207
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[21\] -fixed false -x 470 -y 91
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[10\] -fixed false -x 699 -y 154
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[9\] -fixed false -x 730 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 741 -y 150
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 1177 -y 255
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[19\] -fixed false -x 679 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[13\] -fixed false -x 874 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 835 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1070 -y 91
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 -fixed false -x 767 -y 114
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[13\] -fixed false -x 831 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[3\] -fixed false -x 524 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 994 -y 118
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1170 -y 186
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[1\] -fixed false -x 866 -y 88
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[6\] -fixed false -x 764 -y 109
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_RNO\[0\] -fixed false -x 882 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 788 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1033 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 837 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[4\] -fixed false -x 620 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[5\] -fixed false -x 696 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJQK\[0\] -fixed false -x 563 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 746 -y 124
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_RNO\[0\] -fixed false -x 561 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1199 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4\[2\] -fixed false -x 938 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1326 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[5\] -fixed false -x 879 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[17\] -fixed false -x 979 -y 172
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[15\] -fixed false -x 818 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1160 -y 141
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[30\] -fixed false -x 895 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 668 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[13\] -fixed false -x 571 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 -fixed false -x 924 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[7\] -fixed false -x 1167 -y 127
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 -fixed false -x 832 -y 130
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[2\] -fixed false -x 601 -y 133
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[11\] -fixed false -x 896 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1682 -y 150
set_location -inst_name Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2_1_a2 -fixed false -x 720 -y 114
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[19\] -fixed false -x 760 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 824 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 795 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 825 -y 139
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa -fixed false -x 555 -y 108
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[4\] -fixed false -x 767 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[10\] -fixed false -x 926 -y 123
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 -fixed false -x 665 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[15\] -fixed false -x 953 -y 111
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[35\] -fixed false -x 793 -y 96
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[1\] -fixed false -x 816 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1359 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 601 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 906 -y 154
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[11\] -fixed false -x 1088 -y 151
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO\[14\] -fixed false -x 820 -y 117
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[8\] -fixed false -x 840 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[33\] -fixed false -x 672 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 907 -y 160
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[8\] -fixed false -x 913 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[18\] -fixed false -x 907 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 644 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[13\] -fixed false -x 961 -y 181
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[1\] -fixed false -x 890 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 799 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 935 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1033 -y 160
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[37\] -fixed false -x 800 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 535 -y 87
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[8\] -fixed false -x 1259 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 939 -y 154
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[25\] -fixed false -x 843 -y 141
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_1\[6\] -fixed false -x 820 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 606 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv\[31\] -fixed false -x 574 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 831 -y 142
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[15\] -fixed false -x 846 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[19\] -fixed false -x 749 -y 129
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[25\] -fixed false -x 768 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1175 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1191 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[28\] -fixed false -x 601 -y 127
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[3\] -fixed false -x 702 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 879 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 782 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 550 -y 90
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[0\] -fixed false -x 826 -y 127
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[2\] -fixed false -x 803 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[1\] -fixed false -x 881 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 697 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1347 -y 160
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv\[31\] -fixed false -x 477 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 966 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 783 -y 100
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[7\] -fixed false -x 846 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[1\] -fixed false -x 879 -y 108
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_0_o2_0\[0\] -fixed false -x 846 -y 108
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[13\] -fixed false -x 792 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 -fixed false -x 914 -y 165
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[15\] -fixed false -x 799 -y 112
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int -fixed false -x 547 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1680 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[9\] -fixed false -x 715 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 601 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_WE -fixed false -x 859 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 914 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[5\] -fixed false -x 1093 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[18\] -fixed false -x 933 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1374 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[12\] -fixed false -x 927 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1375 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1386 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 747 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1072 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[1\] -fixed false -x 878 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 781 -y 102
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[12\] -fixed false -x 700 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 618 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 827 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 883 -y 150
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 -fixed false -x 887 -y 123
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 -fixed false -x 699 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[11\] -fixed false -x 626 -y 123
set_location -inst_name Controler_0/Command_Decoder_0/cmd_CDb -fixed false -x 795 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1164 -y 139
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[15\] -fixed false -x 763 -y 138
set_location -inst_name Controler_0/gpio_controler_0/un3_write_signal_0_a2 -fixed false -x 856 -y 123
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[5\] -fixed false -x 707 -y 154
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[7\] -fixed false -x 853 -y 103
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 1591 -y 36
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[17\] -fixed false -x 812 -y 112
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[4\] -fixed false -x 819 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[23\] -fixed false -x 888 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 693 -y 112
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[3\] -fixed false -x 750 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[1\] -fixed false -x 913 -y 169
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg\[0\] -fixed false -x 747 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 906 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[4\] -fixed false -x 1169 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[4\] -fixed false -x 1458 -y 193
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[8\] -fixed false -x 921 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 829 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1275 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1694 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1075 -y 97
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[55\] -fixed false -x 789 -y 201
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 -fixed false -x 1165 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[11\] -fixed false -x 867 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[19\] -fixed false -x 544 -y 97
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[11\] -fixed false -x 820 -y 97
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 -fixed false -x 359 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1376 -y 160
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[0\] -fixed false -x 819 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[0\] -fixed false -x 886 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 770 -y 132
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 -fixed false -x 832 -y 109
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[5\] -fixed false -x 1082 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 465 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[20\] -fixed false -x 831 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 648 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 715 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1685 -y 145
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[8\] -fixed false -x 847 -y 115
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[36\] -fixed false -x 838 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 519 -y 100
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[36\] -fixed false -x 737 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 457 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 537 -y 88
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[6\] -fixed false -x 797 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1724 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 740 -y 103
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[12\] -fixed false -x 696 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1718 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 871 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 763 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_i_a2_i_i_a2_i_o4\[7\] -fixed false -x 512 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[37\] -fixed false -x 638 -y 103
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[1\] -fixed false -x 546 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[5\] -fixed false -x 626 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[5\] -fixed false -x 504 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 783 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[1\] -fixed false -x 881 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 625 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r4_0_a2_0_a2 -fixed false -x 627 -y 96
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[31\] -fixed false -x 944 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[9\] -fixed false -x 886 -y 91
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[14\] -fixed false -x 796 -y 130
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[6\] -fixed false -x 756 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1032 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 672 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 764 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[9\] -fixed false -x 922 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[1\] -fixed false -x 870 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 649 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 662 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[38\] -fixed false -x 564 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 619 -y 106
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[29\] -fixed false -x 942 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 781 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 -fixed false -x 766 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[41\] -fixed false -x 1191 -y 156
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_0\[3\] -fixed false -x 852 -y 123
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 219 -y 201
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[10\] -fixed false -x 981 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 789 -y 102
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_2\[0\] -fixed false -x 757 -y 108
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[29\] -fixed false -x 477 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[13\] -fixed false -x 869 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 750 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[3\] -fixed false -x 1016 -y 127
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa -fixed false -x 591 -y 132
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[9\] -fixed false -x 606 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[0\] -fixed false -x 920 -y 169
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[18\] -fixed false -x 852 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 606 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[10\] -fixed false -x 982 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 -fixed false -x 1087 -y 90
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[1\] -fixed false -x 1347 -y 156
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[12\] -fixed false -x 894 -y 130
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5\[0\] -fixed false -x 701 -y 153
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 512 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1409 -y 151
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[17\] -fixed false -x 843 -y 106
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[22\] -fixed false -x 472 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1356 -y 156
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[5\] -fixed false -x 594 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 702 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[20\] -fixed false -x 642 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 514 -y 88
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[5\] -fixed false -x 749 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1372 -y 150
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[3\] -fixed false -x 727 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1188 -y 142
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2_i_m2\[13\] -fixed false -x 849 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 608 -y 135
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[21\] -fixed false -x 841 -y 105
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[15\] -fixed false -x 817 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[18\] -fixed false -x 800 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[3\] -fixed false -x 880 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 700 -y 130
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[27\] -fixed false -x 475 -y 88
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[18\] -fixed false -x 761 -y 144
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[5\] -fixed false -x 544 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 517 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1519 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1287 -y 124
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector10_1_o4 -fixed false -x 789 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 997 -y 118
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[11\] -fixed false -x 559 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[8\] -fixed false -x 861 -y 127
set_location -inst_name Controler_0/Communication_CMD_MUX_0/un2_communication_req -fixed false -x 739 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 973 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 600 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_11_i_0_0 -fixed false -x 860 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 773 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 660 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[27\] -fixed false -x 880 -y 127
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 501 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 902 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 728 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[14\] -fixed false -x 889 -y 108
set_location -inst_name Controler_0/Command_Decoder_0/counter\[5\] -fixed false -x 737 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1118 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1161 -y 169
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[7\] -fixed false -x 839 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector\[7\] -fixed false -x 938 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1001 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE5E51\[0\] -fixed false -x 667 -y 123
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 774 -y 111
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[12\] -fixed false -x 562 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[30\] -fixed false -x 559 -y 91
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[7\] -fixed false -x 884 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[25\] -fixed false -x 914 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 716 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[27\] -fixed false -x 570 -y 127
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 -fixed false -x 549 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1350 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[32\] -fixed false -x 717 -y 129
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[11\] -fixed false -x 823 -y 99
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 -fixed false -x 711 -y 108
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[1\] -fixed false -x 548 -y 100
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[18\] -fixed false -x 558 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 507 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG -fixed false -x 1364 -y 159
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1155 -y 168
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 524 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 902 -y 153
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[17\] -fixed false -x 834 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[0\] -fixed false -x 864 -y 111
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[14\] -fixed false -x 826 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[10\] -fixed false -x 632 -y 129
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5\[0\] -fixed false -x 829 -y 126
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_0\[11\] -fixed false -x 822 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 646 -y 136
set_location -inst_name Controler_0/Command_Decoder_0/counter\[4\] -fixed false -x 736 -y 115
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv_0\[31\] -fixed false -x 480 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1727 -y 145
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[4\] -fixed false -x 1165 -y 124
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 1997 -y 96
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[33\] -fixed false -x 732 -y 138
set_location -inst_name Controler_0/ADI_SPI_1/sdio_cl_2_i_0_a2_0_0 -fixed false -x 892 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 762 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[14\] -fixed false -x 872 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1157 -y 166
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY -fixed false -x 557 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 686 -y 112
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[7\] -fixed false -x 718 -y 106
set_location -inst_name Controler_0/ADI_SPI_1/counter\[1\] -fixed false -x 895 -y 103
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[8\] -fixed false -x 726 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[13\] -fixed false -x 866 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[31\] -fixed false -x 664 -y 102
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[7\] -fixed false -x 537 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 703 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 2175 -y 63
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2\[3\] -fixed false -x 764 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 -fixed false -x 1007 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1387 -y 141
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[10\] -fixed false -x 842 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[2\] -fixed false -x 762 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 750 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[4\] -fixed false -x 870 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[25\] -fixed false -x 878 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 702 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1323 -y 142
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[15\] -fixed false -x 836 -y 96
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse -fixed false -x 728 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 727 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1192 -y 157
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 686 -y 124
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[2\] -fixed false -x 699 -y 142
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 1830 -y 45
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[1\] -fixed false -x 810 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 808 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[5\] -fixed false -x 1019 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 782 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 642 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 687 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1662 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1768 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[0\] -fixed false -x 725 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 -fixed false -x 765 -y 96
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[17\] -fixed false -x 829 -y 99
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[2\] -fixed false -x 867 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[3\] -fixed false -x 1237 -y 175
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[3\] -fixed false -x 880 -y 102
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO\[3\] -fixed false -x 514 -y 99
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[14\] -fixed false -x 476 -y 100
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[15\] -fixed false -x 729 -y 154
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[10\] -fixed false -x 746 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 615 -y 124
set_location -inst_name Controler_0/ADI_SPI_0/assert_data_3_0_a2_0_a2 -fixed false -x 873 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[12\] -fixed false -x 896 -y 130
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed -fixed false -x 748 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[1\] -fixed false -x 998 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 680 -y 111
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[17\] -fixed false -x 1097 -y 183
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk -fixed false -x 811 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1343 -y 142
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[9\] -fixed false -x 817 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 520 -y 88
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 644 -y 210
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_RNO\[11\] -fixed false -x 821 -y 123
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[23\] -fixed false -x 563 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[21\] -fixed false -x 885 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1384 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 706 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1722 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[3\] -fixed false -x 886 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[6\] -fixed false -x 909 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 768 -y 135
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1_RNIN1UR -fixed false -x 499 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 -fixed false -x 735 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1111 -y 166
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[16\] -fixed false -x 808 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1688 -y 145
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[1\] -fixed false -x 853 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 618 -y 106
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[19\] -fixed false -x 936 -y 175
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[0\] -fixed false -x 574 -y 133
set_location -inst_name Controler_0/gpio_controler_0/un1_state_reg_1_i_o2 -fixed false -x 855 -y 123
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[8\] -fixed false -x 796 -y 133
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[2\] -fixed false -x 873 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 605 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[14\] -fixed false -x 767 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 721 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 627 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[30\] -fixed false -x 683 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 621 -y 105
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[19\] -fixed false -x 932 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[5\] -fixed false -x 497 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[30\] -fixed false -x 676 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 575 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 774 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1278 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[2\] -fixed false -x 868 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1368 -y 157
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[12\] -fixed false -x 851 -y 124
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[17\] -fixed false -x 721 -y 153
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 -fixed false -x 894 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[13\] -fixed false -x 606 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 495 -y 88
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[3\] -fixed false -x 796 -y 127
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[11\] -fixed false -x 816 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2_i_m2\[15\] -fixed false -x 844 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 502 -y 103
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 876 -y 309
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1012 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[17\] -fixed false -x 892 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[1\] -fixed false -x 910 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 589 -y 99
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[7\] -fixed false -x 804 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 759 -y 135
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[1\] -fixed false -x 797 -y 124
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[2\] -fixed false -x 555 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 602 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[14\] -fixed false -x 830 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 714 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1167 -y 142
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_0\[1\] -fixed false -x 967 -y 168
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[20\] -fixed false -x 847 -y 105
set_location -inst_name Controler_0/Command_Decoder_0/counter\[18\] -fixed false -x 750 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[18\] -fixed false -x 606 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1158 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 681 -y 112
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[3\] -fixed false -x 887 -y 112
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 -fixed false -x 897 -y 87
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[1\] -fixed false -x 945 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[21\] -fixed false -x 646 -y 198
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 725 -y 142
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[6\] -fixed false -x 549 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[11\] -fixed false -x 877 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 704 -y 99
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 -fixed false -x 716 -y 132
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[0\] -fixed false -x 589 -y 135
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 505 -y 91
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[9\] -fixed false -x 1266 -y 133
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[5\] -fixed false -x 863 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 804 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1076 -y 91
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg\[4\] -fixed false -x 758 -y 112
set_location -inst_name Controler_0/gpio_controler_0/m54_0_m2 -fixed false -x 881 -y 105
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2\[4\] -fixed false -x 825 -y 99
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[9\] -fixed false -x 770 -y 141
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[10\] -fixed false -x 898 -y 124
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1\[0\] -fixed false -x 698 -y 153
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_1\[2\] -fixed false -x 846 -y 102
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNIFGUM\[0\] -fixed false -x 757 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 811 -y 144
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[1\] -fixed false -x 560 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 -fixed false -x 503 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 506 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 708 -y 126
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed false -x 717 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[9\] -fixed false -x 776 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[11\] -fixed false -x 926 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[5\] -fixed false -x 928 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 513 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1669 -y 150
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI3GPP\[10\] -fixed false -x 602 -y 135
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[15\] -fixed false -x 629 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 645 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 884 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1411 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed false -x 691 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[27\] -fixed false -x 621 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1034 -y 160
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[5\] -fixed false -x 530 -y 109
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[9\] -fixed false -x 1137 -y 141
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 -fixed false -x 707 -y 135
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 257 -y 63
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[8\] -fixed false -x 557 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[7\] -fixed false -x 956 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[8\] -fixed false -x 1100 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[8\] -fixed false -x 729 -y 144
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[14\] -fixed false -x 1265 -y 202
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 684 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1182 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[6\] -fixed false -x 1303 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[21\] -fixed false -x 555 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1278 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 708 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1328 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1356 -y 141
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[39\] -fixed false -x 738 -y 138
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[6\] -fixed false -x 930 -y 133
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[3\] -fixed false -x 891 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 753 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[7\] -fixed false -x 523 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_4\[12\] -fixed false -x 888 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[0\] -fixed false -x 873 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[19\] -fixed false -x 694 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0_0\[12\] -fixed false -x 910 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1189 -y 139
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 -fixed false -x 546 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 909 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 817 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1364 -y 145
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[19\] -fixed false -x 760 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 664 -y 118
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[9\] -fixed false -x 630 -y 99
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 -fixed false -x 734 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[14\] -fixed false -x 640 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1367 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 1355 -y 157
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[4\] -fixed false -x 531 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 961 -y 157
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[11\] -fixed false -x 914 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 658 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 787 -y 105
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[2\] -fixed false -x 552 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[51\] -fixed false -x 1527 -y 144
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNI5B2S\[2\] -fixed false -x 898 -y 102
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[17\] -fixed false -x 574 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 591 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 717 -y 150
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[11\] -fixed false -x 755 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 685 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 698 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 668 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 683 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[7\] -fixed false -x 878 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 525 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 616 -y 130
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[7\] -fixed false -x 557 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[24\] -fixed false -x 626 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[9\] -fixed false -x 504 -y 103
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[0\] -fixed false -x 551 -y 103
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n4 -fixed false -x 597 -y 132
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[10\] -fixed false -x 926 -y 114
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_0\[7\] -fixed false -x 825 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[17\] -fixed false -x 1218 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 962 -y 157
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[23\] -fixed false -x 554 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 828 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 710 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[13\] -fixed false -x 942 -y 114
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[21\] -fixed false -x 922 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 625 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[11\] -fixed false -x 711 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 1139 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[30\] -fixed false -x 680 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 660 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 507 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[8\] -fixed false -x 653 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 714 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 723 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[9\] -fixed false -x 549 -y 97
set_location -inst_name UART_Protocol_1/mko_0/counter\[1\] -fixed false -x 328 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1548 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[14\] -fixed false -x 929 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 801 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 643 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[14\] -fixed false -x 756 -y 126
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[9\] -fixed false -x 498 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 762 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[5\] -fixed false -x 879 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 624 -y 127
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[24\] -fixed false -x 730 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[3\] -fixed false -x 763 -y 142
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[2\] -fixed false -x 879 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 511 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[20\] -fixed false -x 790 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[4\] -fixed false -x 715 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[8\] -fixed false -x 923 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 673 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 657 -y 136
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[19\] -fixed false -x 849 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 -fixed false -x 1361 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 765 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[16\] -fixed false -x 690 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 993 -y 160
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 538 -y 106
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNI53Q31 -fixed false -x 760 -y 108
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[2\] -fixed false -x 572 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 696 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[29\] -fixed false -x 588 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 548 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[21\] -fixed false -x 910 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1158 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[7\] -fixed false -x 932 -y 130
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[2\] -fixed false -x 813 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[19\] -fixed false -x 836 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[9\] -fixed false -x 915 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[14\] -fixed false -x 903 -y 133
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 808 -y 97
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 1023 -y 342
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2_0_x2\[1\] -fixed false -x 723 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 872 -y 151
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS\[4\] -fixed false -x 822 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 875 -y 151
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[7\] -fixed false -x 828 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/counter\[5\] -fixed false -x 893 -y 106
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[14\] -fixed false -x 915 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71 -fixed false -x 754 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[2\] -fixed false -x 891 -y 112
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[2\] -fixed false -x 813 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 692 -y 99
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[30\] -fixed false -x 680 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[15\] -fixed false -x 767 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1020 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 708 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 654 -y 129
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[6\] -fixed false -x 832 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_0 -fixed false -x 1001 -y 123
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[7\] -fixed false -x 834 -y 112
set_location -inst_name UART_Protocol_0/INV_1_0 -fixed false -x 668 -y 123
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[3\] -fixed false -x 864 -y 91
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 546 -y 342
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv_0\[31\] -fixed false -x 476 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 662 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[8\] -fixed false -x 881 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[28\] -fixed false -x 771 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 837 -y 141
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[32\] -fixed false -x 648 -y 174
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 564 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIGMLH\[4\] -fixed false -x 866 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[13\] -fixed false -x 878 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 459 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1125 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 749 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[17\] -fixed false -x 834 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1141 -y 142
set_location -inst_name Controler_0/gpio_controler_0/state_reg_RNO\[5\] -fixed false -x 871 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 653 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[17\] -fixed false -x 608 -y 130
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 -fixed false -x 690 -y 135
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL\[4\] -fixed false -x 444 -y 99
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3_i_m2\[8\] -fixed false -x 847 -y 114
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[42\] -fixed false -x 1170 -y 153
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[6\] -fixed false -x 610 -y 135
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_RNO\[13\] -fixed false -x 892 -y 114
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO\[0\] -fixed false -x 912 -y 174
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 -fixed false -x 932 -y 165
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[18\] -fixed false -x 960 -y 129
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[0\] -fixed false -x 542 -y 105
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_Z\[10\] -fixed false -x 886 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIHC4R1\[2\] -fixed false -x 939 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[35\] -fixed false -x 610 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[25\] -fixed false -x 905 -y 169
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 650 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 699 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[6\] -fixed false -x 1257 -y 202
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[9\] -fixed false -x 749 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[12\] -fixed false -x 821 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[0\] -fixed false -x 907 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 774 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[1\] -fixed false -x 875 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 746 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1286 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 631 -y 135
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit -fixed false -x 814 -y 106
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[22\] -fixed false -x 855 -y 106
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed false -x 714 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1544 -y 124
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 1755 -y 261
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 613 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[10\] -fixed false -x 954 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 606 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 780 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[5\] -fixed false -x 737 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[18\] -fixed false -x 962 -y 129
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit\[0\] -fixed false -x 553 -y 109
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[29\] -fixed false -x 751 -y 117
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[5\] -fixed false -x 806 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 754 -y 91
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[4\] -fixed false -x 717 -y 154
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[6\] -fixed false -x 529 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1547 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 486 -y 105
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 -fixed false -x 702 -y 108
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[24\] -fixed false -x 736 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1549 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 532 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[10\] -fixed false -x 1466 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[6\] -fixed false -x 926 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[7\] -fixed false -x 1103 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1336 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 677 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 781 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[11\] -fixed false -x 1754 -y 133
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[5\] -fixed false -x 867 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[17\] -fixed false -x 653 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[6\] -fixed false -x 870 -y 99
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN -fixed false -x 508 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[4\] -fixed false -x 918 -y 130
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[15\] -fixed false -x 851 -y 118
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[1\] -fixed false -x 607 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1079 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 756 -y 129
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[27\] -fixed false -x 489 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[18\] -fixed false -x 875 -y 160
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[7\] -fixed false -x 880 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1362 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1373 -y 157
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[8\] -fixed false -x 896 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 516 -y 87
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[8\] -fixed false -x 827 -y 109
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns\[2\] -fixed false -x 858 -y 144
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[31\] -fixed false -x 731 -y 150
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[15\] -fixed false -x 846 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 682 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 751 -y 136
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[9\] -fixed false -x 781 -y 130
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2_i_m2\[11\] -fixed false -x 838 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 757 -y 126
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[18\] -fixed false -x 611 -y 133
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[13\] -fixed false -x 809 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[4\] -fixed false -x 887 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[3\] -fixed false -x 533 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[12\] -fixed false -x 919 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[13\] -fixed false -x 939 -y 114
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[11\] -fixed false -x 531 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 598 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[10\] -fixed false -x 713 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 521 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 459 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1356 -y 145
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[6\] -fixed false -x 700 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 758 -y 99
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/STX_Detect -fixed false -x 754 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_0\[4\] -fixed false -x 862 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[23\] -fixed false -x 882 -y 156
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[11\] -fixed false -x 848 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 745 -y 132
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[9\] -fixed false -x 1254 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1\[4\] -fixed false -x 467 -y 96
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[25\] -fixed false -x 604 -y 130
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[21\] -fixed false -x 739 -y 141
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 -fixed false -x 727 -y 99
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[3\] -fixed false -x 1080 -y 151
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[9\] -fixed false -x 930 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 779 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[23\] -fixed false -x 653 -y 100
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[6\] -fixed false -x 838 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[31\] -fixed false -x 468 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[9\] -fixed false -x 862 -y 133
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i -fixed false -x 562 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[7\] -fixed false -x 1173 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 788 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 767 -y 100
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[9\] -fixed false -x 776 -y 141
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[18\] -fixed false -x 679 -y 99
set_location -inst_name I_1/U0_RGB1 -fixed false -x 579 -y 120
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[4\] -fixed false -x 597 -y 135
set_location -inst_name Controler_0/Command_Decoder_0/counter\[10\] -fixed false -x 742 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 484 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1110 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1142 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[4\] -fixed false -x 1089 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1166 -y 169
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[9\] -fixed false -x 914 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1152 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 731 -y 132
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[8\] -fixed false -x 911 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[37\] -fixed false -x 745 -y 135
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_pulse_d1 -fixed false -x 624 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 650 -y 127
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[28\] -fixed false -x 669 -y 102
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv\[31\] -fixed false -x 558 -y 87
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[14\] -fixed false -x 604 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1169 -y 139
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 588 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 627 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[14\] -fixed false -x 942 -y 109
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[7\] -fixed false -x 750 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 1244 -y 363
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[38\] -fixed false -x 798 -y 97
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[4\] -fixed false -x 761 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 703 -y 118
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[5\] -fixed false -x 802 -y 133
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain\[0\] -fixed false -x 828 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 832 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 726 -y 103
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 701 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1674 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1112 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1660 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 719 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 748 -y 124
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[5\] -fixed false -x 709 -y 105
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[0\] -fixed false -x 544 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[9\] -fixed false -x 1091 -y 151
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 1769 -y 261
set_location -inst_name I_1_CLK_GATING_AND2 -fixed false -x 14 -y 72
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[13\] -fixed false -x 825 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1166 -y 138
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[0\] -fixed false -x 924 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIDDJ32\[3\] -fixed false -x 1000 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 -fixed false -x 659 -y 132
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[10\] -fixed false -x 552 -y 91
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 -fixed false -x 705 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[9\] -fixed false -x 1096 -y 133
set_location -inst_name Controler_0/gpio_controler_0/m29_0_a2_3 -fixed false -x 876 -y 117
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_4\[0\] -fixed false -x 776 -y 108
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[17\] -fixed false -x 701 -y 133
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[15\] -fixed false -x 943 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 821 -y 142
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 -fixed false -x 558 -y 129
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[9\] -fixed false -x 841 -y 127
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[23\] -fixed false -x 674 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[7\] -fixed false -x 1465 -y 151
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 -fixed false -x 831 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[3\] -fixed false -x 873 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 652 -y 109
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[7\] -fixed false -x 722 -y 154
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 704 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 947 -y 154
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_0_a4_0_a2_0_a2_0_a2_0_a4 -fixed false -x 516 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 763 -y 99
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[12\] -fixed false -x 844 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N_0_a2 -fixed false -x 870 -y 117
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[3\] -fixed false -x 476 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 963 -y 151
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 807 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[9\] -fixed false -x 480 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_1 -fixed false -x 786 -y 108
set_location -inst_name Controler_0/Reset_Controler_0/EXT_ADC_Reset_N_0_a2 -fixed false -x 866 -y 111
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[5\] -fixed false -x 824 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 950 -y 156
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[4\] -fixed false -x 916 -y 130
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0\[11\] -fixed false -x 823 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 998 -y 118
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[2\] -fixed false -x 551 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[5\] -fixed false -x 879 -y 168
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[21\] -fixed false -x 735 -y 91
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[7\] -fixed false -x 813 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO\[0\] -fixed false -x 923 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 633 -y 130
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[1\] -fixed false -x 795 -y 130
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[19\] -fixed false -x 1441 -y 174
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[11\] -fixed false -x 625 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 989 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[1\] -fixed false -x 905 -y 129
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[6\] -fixed false -x 827 -y 115
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[0\] -fixed false -x 805 -y 130
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[14\] -fixed false -x 853 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[16\] -fixed false -x 693 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 729 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[12\] -fixed false -x 819 -y 106
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[21\] -fixed false -x 801 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 631 -y 261
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 633 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 -fixed false -x 632 -y 133
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[4\] -fixed false -x 878 -y 102
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_0\[6\] -fixed false -x 778 -y 108
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 508 -y 103
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv_0\[31\] -fixed false -x 469 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 699 -y 118
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[5\] -fixed false -x 749 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[10\] -fixed false -x 876 -y 157
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[2\] -fixed false -x 660 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa -fixed false -x 944 -y 168
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[25\] -fixed false -x 926 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO\[12\] -fixed false -x 899 -y 129
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[8\] -fixed false -x 1349 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 783 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[10\] -fixed false -x 748 -y 129
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[6\] -fixed false -x 702 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 688 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[15\] -fixed false -x 885 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1012 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 746 -y 132
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_0\[0\] -fixed false -x 853 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[2\] -fixed false -x 1023 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 692 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 1671 -y 201
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[20\] -fixed false -x 933 -y 106
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[29\] -fixed false -x 815 -y 103
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 1174 -y 342
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[7\] -fixed false -x 935 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 684 -y 105
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n3 -fixed false -x 596 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 685 -y 118
set_location -inst_name UART_Protocol_0/INV_0 -fixed false -x 560 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[29\] -fixed false -x 674 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 726 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 523 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 697 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 665 -y 129
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 -fixed false -x 771 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[8\] -fixed false -x 1452 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 687 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 677 -y 106
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[9\] -fixed false -x 873 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 835 -y 142
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[25\] -fixed false -x 734 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 595 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 1939 -y 96
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[1\] -fixed false -x 809 -y 112
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[17\] -fixed false -x 829 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1383 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[11\] -fixed false -x 1161 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 646 -y 153
set_location -inst_name UART_Protocol_1/mko_0/counter\[25\] -fixed false -x 352 -y 151
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[25\] -fixed false -x 792 -y 108
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[7\] -fixed false -x 873 -y 100
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[6\] -fixed false -x 708 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 1938 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1552 -y 123
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[2\] -fixed false -x 798 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 937 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 703 -y 129
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[14\] -fixed false -x 687 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1153 -y 169
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[0\] -fixed false -x 824 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[5\] -fixed false -x 881 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1039 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 702 -y 130
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[8\] -fixed false -x 726 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 901 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[7\] -fixed false -x 767 -y 133
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 1627 -y 363
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 908 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1038 -y 151
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[27\] -fixed false -x 812 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 791 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 724 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 660 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 710 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE -fixed false -x 945 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 649 -y 111
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[6\] -fixed false -x 544 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[10\] -fixed false -x 639 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 -fixed false -x 878 -y 84
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[9\] -fixed false -x 805 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[4\] -fixed false -x 870 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 495 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 813 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_o2_1 -fixed false -x 804 -y 105
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE -fixed false -x 510 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[28\] -fixed false -x 497 -y 100
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int -fixed false -x 718 -y 109
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[0\] -fixed false -x 913 -y 174
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int -fixed false -x 560 -y 130
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[4\] -fixed false -x 731 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_1\[2\] -fixed false -x 859 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 601 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 785 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 710 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 774 -y 132
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[7\] -fixed false -x 845 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 717 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNILGFC\[8\] -fixed false -x 721 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[4\] -fixed false -x 1093 -y 133
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_a2_3\[0\] -fixed false -x 830 -y 126
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[2\] -fixed false -x 800 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 618 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 798 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[22\] -fixed false -x 876 -y 156
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[3\] -fixed false -x 669 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 817 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 460 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[6\] -fixed false -x 896 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[21\] -fixed false -x 632 -y 99
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[5\] -fixed false -x 837 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 762 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 742 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 684 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 775 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 710 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1149 -y 169
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[24\] -fixed false -x 889 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[0\] -fixed false -x 1527 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 513 -y 88
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 795 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 517 -y 87
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 2174 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 -fixed false -x 875 -y 123
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5\[1\] -fixed false -x 835 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1024 -y 118
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_0\[2\] -fixed false -x 808 -y 126
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[6\] -fixed false -x 870 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[8\] -fixed false -x 510 -y 103
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 -fixed false -x 829 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 488 -y 105
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[9\] -fixed false -x 937 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1035 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1173 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1406 -y 151
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 -fixed false -x 577 -y 14
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 686 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[10\] -fixed false -x 1099 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[23\] -fixed false -x 677 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[7\] -fixed false -x 505 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 668 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 838 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1026 -y 154
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[34\] -fixed false -x 801 -y 97
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[34\] -fixed false -x 775 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1079 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[32\] -fixed false -x 654 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1377 -y 156
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain\[1\] -fixed false -x 839 -y 109
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2_i_m2\[8\] -fixed false -x 858 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 809 -y 144
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3_i_m2\[10\] -fixed false -x 843 -y 117
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0dflt -fixed false -x 815 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 686 -y 109
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 -fixed false -x 573 -y 114
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1169 -y 186
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[26\] -fixed false -x 742 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 929 -y 160
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 772 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[10\] -fixed false -x 1269 -y 151
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[20\] -fixed false -x 759 -y 117
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 -fixed false -x 1747 -y 232
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 -fixed false -x 713 -y 153
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[0\] -fixed false -x 561 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 731 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 645 -y 154
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_0\[1\] -fixed false -x 817 -y 126
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[10\] -fixed false -x 841 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 741 -y 144
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[2\] -fixed false -x 852 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[2\] -fixed false -x 651 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[15\] -fixed false -x 888 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 734 -y 100
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[2\] -fixed false -x 722 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 1173 -y 154
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_a2\[5\] -fixed false -x 836 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1359 -y 144
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[9\] -fixed false -x 851 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1030 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 522 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 719 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[5\] -fixed false -x 877 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[20\] -fixed false -x 636 -y 102
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[15\] -fixed false -x 839 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1378 -y 157
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 -fixed false -x 867 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 697 -y 103
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state\[1\] -fixed false -x 858 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1049 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[6\] -fixed false -x 1390 -y 151
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[1\] -fixed false -x 816 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1721 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0_0\[1\] -fixed false -x 902 -y 108
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[5\] -fixed false -x 557 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1051 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1363 -y 144
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[6\] -fixed false -x 651 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[20\] -fixed false -x 680 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[13\] -fixed false -x 617 -y 123
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 -fixed false -x 576 -y 366
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 2010 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[35\] -fixed false -x 687 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H -fixed false -x 1391 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 632 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[4\] -fixed false -x 1530 -y 145
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[14\] -fixed false -x 636 -y 90
set_location -inst_name USB_3_Protocol_0/Synchronizer_0/Chain_inferred_clock_RNIQM6D\[1\]_CLK_GATING_AND2 -fixed false -x 649 -y 90
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0\[1\] -fixed false -x 562 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 736 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[17\] -fixed false -x 569 -y 91
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[13\] -fixed false -x 782 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[14\] -fixed false -x 949 -y 111
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[10\] -fixed false -x 923 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 682 -y 124
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[9\] -fixed false -x 609 -y 135
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv_0\[31\] -fixed false -x 480 -y 90
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_i_i_a2\[1\] -fixed false -x 833 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 704 -y 103
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 -fixed false -x 545 -y 108
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[19\] -fixed false -x 849 -y 106
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[6\] -fixed false -x 716 -y 106
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 -fixed false -x 720 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1053 -y 114
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[9\] -fixed false -x 1086 -y 151
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[3\] -fixed false -x 924 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[30\] -fixed false -x 883 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1668 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[26\] -fixed false -x 778 -y 145
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_0\[14\] -fixed false -x 826 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 986 -y 160
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[1\] -fixed false -x 757 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 613 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1739 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_o2_1\[12\] -fixed false -x 890 -y 117
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[20\] -fixed false -x 772 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 818 -y 145
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[10\] -fixed false -x 826 -y 97
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 -fixed false -x 324 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[13\] -fixed false -x 975 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed false -x 554 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[14\] -fixed false -x 872 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1341 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 -fixed false -x 716 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[17\] -fixed false -x 963 -y 129
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[20\] -fixed false -x 790 -y 114
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[39\] -fixed false -x 799 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO -fixed false -x 734 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1374 -y 142
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 -fixed false -x 835 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 765 -y 100
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[31\] -fixed false -x 771 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[12\] -fixed false -x 872 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 916 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 809 -y 142
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 2263 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[9\] -fixed false -x 895 -y 171
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[4\] -fixed false -x 865 -y 174
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[0\] -fixed false -x 638 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 632 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[4\] -fixed false -x 1172 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[3\] -fixed false -x 1236 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 697 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[2\] -fixed false -x 865 -y 117
set_location -inst_name UART_Protocol_1/mko_0/counter\[4\] -fixed false -x 331 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[25\] -fixed false -x 774 -y 135
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[14\] -fixed false -x 955 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[28\] -fixed false -x 663 -y 103
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[4\] -fixed false -x 791 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[28\] -fixed false -x 622 -y 97
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO -fixed false -x 812 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[31\] -fixed false -x 668 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 988 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[18\] -fixed false -x 678 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1340 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0\[0\] -fixed false -x 857 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[38\] -fixed false -x 596 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[11\] -fixed false -x 892 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 711 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[6\] -fixed false -x 921 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[10\] -fixed false -x 925 -y 129
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[6\] -fixed false -x 701 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 736 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1147 -y 142
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[43\] -fixed false -x 920 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 717 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 733 -y 103
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[19\] -fixed false -x 920 -y 100
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[9\] -fixed false -x 711 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 502 -y 91
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[6\] -fixed false -x 1011 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[7\] -fixed false -x 880 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 822 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 666 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 495 -y 97
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[35\] -fixed false -x 769 -y 117
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state\[1\] -fixed false -x 821 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1363 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 726 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[0\] -fixed false -x 642 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[21\] -fixed false -x 644 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[6\] -fixed false -x 896 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 751 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[39\] -fixed false -x 668 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 735 -y 100
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 -fixed false -x 838 -y 109
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[14\] -fixed false -x 810 -y 124
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 595 -y 42
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[12\] -fixed false -x 594 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[32\] -fixed false -x 714 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1302 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1143 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[2\] -fixed false -x 866 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 705 -y 127
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[37\] -fixed false -x 768 -y 117
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv\[31\] -fixed false -x 552 -y 87
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[6\] -fixed false -x 1513 -y 156
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[2\] -fixed false -x 699 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1189 -y 138
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 776 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[20\] -fixed false -x 709 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 788 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[20\] -fixed false -x 886 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[22\] -fixed false -x 699 -y 139
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[9\] -fixed false -x 600 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 931 -y 153
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[3\] -fixed false -x 873 -y 106
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv_0\[31\] -fixed false -x 468 -y 87
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[16\] -fixed false -x 700 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[15\] -fixed false -x 634 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[2\] -fixed false -x 907 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1695 -y 150
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1083 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 653 -y 97
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI44BD -fixed false -x 573 -y 132
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_i_i_a2_1\[1\] -fixed false -x 836 -y 105
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 510 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[4\] -fixed false -x 660 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa -fixed false -x 922 -y 126
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe -fixed false -x 545 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[2\] -fixed false -x 855 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[8\] -fixed false -x 643 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[8\] -fixed false -x 922 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 784 -y 141
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[23\] -fixed false -x 860 -y 106
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[11\] -fixed false -x 794 -y 111
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[1\] -fixed false -x 878 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 999 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1299 -y 123
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[39\] -fixed false -x 636 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 810 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[23\] -fixed false -x 653 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[10\] -fixed false -x 775 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[39\] -fixed false -x 747 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 645 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1777 -y 145
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[2\] -fixed false -x 792 -y 127
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 696 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 702 -y 144
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[4\] -fixed false -x 955 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[11\] -fixed false -x 1753 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 759 -y 103
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[18\] -fixed false -x 935 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_5 -fixed false -x 731 -y 117
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value -fixed false -x 787 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 599 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[7\] -fixed false -x 777 -y 142
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[19\] -fixed false -x 794 -y 115
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1_RNI33VN1 -fixed false -x 725 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[31\] -fixed false -x 546 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 744 -y 133
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[14\] -fixed false -x 554 -y 115
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 -fixed false -x 830 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1384 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1171 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 680 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 616 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[2\] -fixed false -x 906 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[1\] -fixed false -x 961 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 703 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[13\] -fixed false -x 890 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 691 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[5\] -fixed false -x 1382 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 789 -y 142
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 -fixed false -x 898 -y 87
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 1446 -y 309
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1321 -y 141
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[2\] -fixed false -x 708 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[10\] -fixed false -x 972 -y 172
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 1445 -y 309
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1013 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[5\] -fixed false -x 1098 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[11\] -fixed false -x 905 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1178 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 623 -y 136
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNI29DG\[1\] -fixed false -x 891 -y 102
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 -fixed false -x 563 -y 99
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[7\] -fixed false -x 698 -y 154
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[14\] -fixed false -x 848 -y 112
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed false -x 679 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 901 -y 151
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[10\] -fixed false -x 800 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 -fixed false -x 947 -y 165
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT -fixed false -x 891 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 682 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[2\] -fixed false -x 1404 -y 150
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 -fixed false -x 911 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[33\] -fixed false -x 680 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1782 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1738 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 696 -y 112
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_RNI7G7S\[0\] -fixed false -x 756 -y 111
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[6\] -fixed false -x 883 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1172 -y 142
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[1\] -fixed false -x 804 -y 106
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[9\] -fixed false -x 817 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1686 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 631 -y 130
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 -fixed false -x 747 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 -fixed false -x 634 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[23\] -fixed false -x 912 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_0_o2_5\[6\] -fixed false -x 832 -y 105
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 572 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 944 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 925 -y 154
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[3\] -fixed false -x 488 -y 88
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 495 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 916 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 765 -y 130
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[8\] -fixed false -x 718 -y 154
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed false -x 692 -y 141
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[13\] -fixed false -x 869 -y 118
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[1\] -fixed false -x 810 -y 112
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[8\] -fixed false -x 495 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1_1\[7\] -fixed false -x 839 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 805 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 509 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[7\] -fixed false -x 922 -y 172
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[4\] -fixed false -x 1261 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[5\] -fixed false -x 1127 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[20\] -fixed false -x 474 -y 88
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[3\] -fixed false -x 707 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[16\] -fixed false -x 978 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 780 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1661 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 763 -y 133
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[31\] -fixed false -x 597 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 902 -y 160
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[11\] -fixed false -x 869 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 629 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set -fixed false -x 715 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[7\] -fixed false -x 661 -y 99
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[21\] -fixed false -x 736 -y 141
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector\[0\] -fixed false -x 655 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 757 -y 99
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[26\] -fixed false -x 800 -y 109
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_0_0\[5\] -fixed false -x 932 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1732 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 613 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 597 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[10\] -fixed false -x 1261 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[20\] -fixed false -x 886 -y 156
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 597 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 -fixed false -x 921 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[21\] -fixed false -x 739 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[12\] -fixed false -x 615 -y 123
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[7\] -fixed false -x 485 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 718 -y 145
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[25\] -fixed false -x 478 -y 100
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[2\] -fixed false -x 827 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1345 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 715 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[5\] -fixed false -x 894 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 -fixed false -x 946 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 612 -y 124
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[5\] -fixed false -x 869 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[13\] -fixed false -x 575 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[0\] -fixed false -x 626 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E -fixed false -x 648 -y 153
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[26\] -fixed false -x 570 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1320 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 612 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 1386 -y 309
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 748 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[6\] -fixed false -x 923 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1034 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nWR -fixed false -x 514 -y 97
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_1\[3\] -fixed false -x 807 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1078 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 957 -y 157
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 526 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 728 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1364 -y 156
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[13\] -fixed false -x 937 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 -fixed false -x 967 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 903 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1136 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 716 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 673 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[1\] -fixed false -x 634 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 654 -y 135
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1078 -y 91
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[5\] -fixed false -x 926 -y 142
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[6\] -fixed false -x 817 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 751 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[4\] -fixed false -x 908 -y 129
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_i_a2_0 -fixed false -x 804 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1164 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[2\] -fixed false -x 545 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[2\] -fixed false -x 907 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 725 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1361 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 666 -y 109
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[19\] -fixed false -x 559 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 762 -y 129
set_location -inst_name Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 -fixed false -x 770 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 714 -y 124
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[5\] -fixed false -x 842 -y 100
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[17\] -fixed false -x 773 -y 118
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[10\] -fixed false -x 753 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 679 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[7\] -fixed false -x 551 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[7\] -fixed false -x 860 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 657 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1366 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 810 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[8\] -fixed false -x 928 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN -fixed false -x 1697 -y 144
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[28\] -fixed false -x 929 -y 100
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[31\] -fixed false -x 672 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 567 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i -fixed false -x 943 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 571 -y 102
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO\[2\] -fixed false -x 817 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1198 -y 142
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[19\] -fixed false -x 833 -y 99
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv_0\[31\] -fixed false -x 555 -y 87
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[9\] -fixed false -x 728 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1337 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 774 -y 136
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5\[0\] -fixed false -x 600 -y 135
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i -fixed false -x 937 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse -fixed false -x 503 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1657 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 772 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set -fixed false -x 1366 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 817 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 788 -y 151
set_location -inst_name Controler_0/Command_Decoder_0/counter\[11\] -fixed false -x 743 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 787 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[9\] -fixed false -x 730 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 519 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 751 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[8\] -fixed false -x 944 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[10\] -fixed false -x 925 -y 115
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[0\] -fixed false -x 714 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 758 -y 126
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[30\] -fixed false -x 811 -y 102
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[13\] -fixed false -x 841 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[20\] -fixed false -x 884 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 822 -y 141
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[37\] -fixed false -x 800 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1050 -y 153
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[1\] -fixed false -x 865 -y 172
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_0_a2\[0\] -fixed false -x 825 -y 126
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 -fixed false -x 760 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1404 -y 154
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[7\] -fixed false -x 575 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[19\] -fixed false -x 746 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 723 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[6\] -fixed false -x 760 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 694 -y 106
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[0\] -fixed false -x 661 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 726 -y 141
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[4\] -fixed false -x 1249 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 620 -y 127
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Other_Detect -fixed false -x 535 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[10\] -fixed false -x 927 -y 145
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv\[31\] -fixed false -x 474 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1158 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[32\] -fixed false -x 675 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1320 -y 145
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[3\] -fixed false -x 548 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1702 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 787 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 625 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 646 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[14\] -fixed false -x 967 -y 129
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[38\] -fixed false -x 685 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 818 -y 138
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[12\] -fixed false -x 709 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_RNO\[0\] -fixed false -x 885 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1043 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[12\] -fixed false -x 940 -y 168
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[0\] -fixed false -x 971 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[11\] -fixed false -x 1385 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[6\] -fixed false -x 522 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[16\] -fixed false -x 899 -y 166
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[38\] -fixed false -x 796 -y 97
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[20\] -fixed false -x 609 -y 126
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[38\] -fixed false -x 766 -y 118
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[32\] -fixed false -x 808 -y 103
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[32\] -fixed false -x 778 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 722 -y 103
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2_0_a2\[0\] -fixed false -x 730 -y 114
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[6\] -fixed false -x 855 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[2\] -fixed false -x 906 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO -fixed false -x 1191 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[13\] -fixed false -x 724 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1772 -y 145
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[3\] -fixed false -x 746 -y 100
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[8\] -fixed false -x 819 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[8\] -fixed false -x 912 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1198 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 713 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 835 -y 141
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1076 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[20\] -fixed false -x 885 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1136 -y 169
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[4\] -fixed false -x 512 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 611 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[23\] -fixed false -x 601 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1357 -y 142
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0\[0\] -fixed false -x 702 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[2\] -fixed false -x 660 -y 123
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 219 -y 288
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[3\] -fixed false -x 818 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/un17_write_signal_0_a2_RNITKFR -fixed false -x 947 -y 114
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[24\] -fixed false -x 937 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 762 -y 100
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[10\] -fixed false -x 752 -y 141
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_RNO\[11\] -fixed false -x 905 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[0\] -fixed false -x 1482 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[6\] -fixed false -x 927 -y 112
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[3\] -fixed false -x 708 -y 109
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[1\] -fixed false -x 748 -y 117
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[2\] -fixed false -x 799 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1674 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[3\] -fixed false -x 755 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 571 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[17\] -fixed false -x 963 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_RNO\[15\] -fixed false -x 899 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[11\] -fixed false -x 1212 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 666 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1346 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 885 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 959 -y 153
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[56\] -fixed false -x 1134 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1367 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[14\] -fixed false -x 864 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[2\] -fixed false -x 906 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 949 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 656 -y 154
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[6\] -fixed false -x 849 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 507 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[0\] -fixed false -x 923 -y 166
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[6\] -fixed false -x 834 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1128 -y 168
set_location -inst_name Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_1 -fixed false -x 859 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[4\] -fixed false -x 1267 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_11 -fixed false -x 900 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_0\[9\] -fixed false -x 932 -y 168
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1168 -y 186
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[10\] -fixed false -x 825 -y 115
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_0_0 -fixed false -x 780 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 904 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 985 -y 160
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 -fixed false -x 814 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 538 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[7\] -fixed false -x 938 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 693 -y 103
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[6\] -fixed false -x 540 -y 88
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[6\] -fixed false -x 1083 -y 151
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[3\] -fixed false -x 1248 -y 151
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[13\] -fixed false -x 741 -y 142
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[5\] -fixed false -x 843 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 674 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 782 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[12\] -fixed false -x 916 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[3\] -fixed false -x 866 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 512 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 715 -y 103
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed -fixed false -x 558 -y 118
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2\[2\] -fixed false -x 550 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1296 -y 153
set_location -inst_name Controler_0/REGISTERS_0/state_reg_RNO\[5\] -fixed false -x 828 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_2\[5\] -fixed false -x 859 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl -fixed false -x 854 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4\[0\] -fixed false -x 861 -y 129
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[18\] -fixed false -x 475 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[21\] -fixed false -x 631 -y 100
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[2\] -fixed false -x 555 -y 103
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_o2_0 -fixed false -x 807 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 716 -y 115
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed false -x 541 -y 126
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[32\] -fixed false -x 674 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[35\] -fixed false -x 613 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect -fixed false -x 1004 -y 142
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[14\] -fixed false -x 974 -y 174
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[0\] -fixed false -x 873 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1189 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 665 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 696 -y 103
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_Z\[2\] -fixed false -x 765 -y 112
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[2\] -fixed false -x 721 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 624 -y 136
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[4\] -fixed false -x 589 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[10\] -fixed false -x 1278 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 900 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 710 -y 145
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[11\] -fixed false -x 980 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 901 -y 153
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[8\] -fixed false -x 893 -y 142
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[7\] -fixed false -x 928 -y 142
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[6\] -fixed false -x 833 -y 106
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[22\] -fixed false -x 854 -y 105
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[22\] -fixed false -x 696 -y 138
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[1\] -fixed false -x 905 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1346 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1364 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 697 -y 118
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[10\] -fixed false -x 484 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[9\] -fixed false -x 931 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 722 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 870 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1134 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1776 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 866 -y 151
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[30\] -fixed false -x 697 -y 139
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[11\] -fixed false -x 948 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 629 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[10\] -fixed false -x 950 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[9\] -fixed false -x 1352 -y 142
set_location -inst_name Controler_0/Communication_ANW_MUX_0/communication_vote_vector8 -fixed false -x 774 -y 117
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[7\] -fixed false -x 502 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv_0\[31\] -fixed false -x 553 -y 87
set_location -inst_name UART_Protocol_1/mko_0/counter_5_s_25_RNO -fixed false -x 325 -y 150
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 -fixed false -x 946 -y 105
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[27\] -fixed false -x 682 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[7\] -fixed false -x 1258 -y 202
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 -fixed false -x 833 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 739 -y 145
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[18\] -fixed false -x 846 -y 106
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 -fixed false -x 529 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[2\] -fixed false -x 518 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 520 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 667 -y 136
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[0\] -fixed false -x 891 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[24\] -fixed false -x 472 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[12\] -fixed false -x 948 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 757 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 704 -y 130
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[21\] -fixed false -x 801 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 729 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 668 -y 136
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[2\] -fixed false -x 1117 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 784 -y 142
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[7\] -fixed false -x 904 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R -fixed false -x 887 -y 132
set_location -inst_name Controler_0/gpio_controler_0/un15_read_signal_0_a2 -fixed false -x 863 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 696 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 -fixed false -x 665 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[1\] -fixed false -x 731 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1195 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 750 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1119 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[2\] -fixed false -x 942 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 961 -y 150
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1080 -y 97
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[5\] -fixed false -x 835 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[7\] -fixed false -x 499 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 686 -y 103
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[2\] -fixed false -x 764 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[1\] -fixed false -x 997 -y 142
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 -fixed false -x 560 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[22\] -fixed false -x 652 -y 102
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[4\] -fixed false -x 894 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_10 -fixed false -x 901 -y 114
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[27\] -fixed false -x 940 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[8\] -fixed false -x 1418 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[33\] -fixed false -x 709 -y 103
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[10\] -fixed false -x 649 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 631 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1052 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 619 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 711 -y 103
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[15\] -fixed false -x 588 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 786 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[8\] -fixed false -x 657 -y 102
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[4\] -fixed false -x 813 -y 115
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[20\] -fixed false -x 797 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv\[0\] -fixed false -x 864 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 724 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[12\] -fixed false -x 964 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[29\] -fixed false -x 774 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 695 -y 112
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 522 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1188 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1717 -y 141
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[13\] -fixed false -x 946 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 717 -y 100
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[12\] -fixed false -x 851 -y 112
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[9\] -fixed false -x 896 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 722 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free -fixed false -x 965 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 792 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1280 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 824 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[14\] -fixed false -x 889 -y 165
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 769 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1126 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 594 -y 102
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[5\] -fixed false -x 835 -y 97
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1\[0\] -fixed false -x 588 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1518 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 691 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1538 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[26\] -fixed false -x 939 -y 106
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[20\] -fixed false -x 793 -y 114
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1307 -y 69
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[30\] -fixed false -x 872 -y 159
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0 -fixed false -x 865 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[11\] -fixed false -x 614 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1146 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[12\] -fixed false -x 894 -y 129
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[11\] -fixed false -x 832 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 753 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 745 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1333 -y 142
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[0\] -fixed false -x 857 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[7\] -fixed false -x 939 -y 142
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed false -x 555 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[9\] -fixed false -x 1130 -y 141
set_location -inst_name Controler_0/ADI_SPI_0/counter\[8\] -fixed false -x 848 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1378 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1077 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1053 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[19\] -fixed false -x 934 -y 172
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[13\] -fixed false -x 864 -y 159
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[13\] -fixed false -x 890 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[5\] -fixed false -x 1119 -y 124
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[13\] -fixed false -x 878 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[4\] -fixed false -x 932 -y 109
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed false -x 559 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 521 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[18\] -fixed false -x 695 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 655 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[3\] -fixed false -x 926 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 822 -y 139
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[14\] -fixed false -x 927 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[31\] -fixed false -x 682 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 724 -y 133
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[5\] -fixed false -x 1166 -y 124
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[0\] -fixed false -x 1198 -y 156
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[7\] -fixed false -x 931 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 630 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 833 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1166 -y 168
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[6\] -fixed false -x 820 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[5\] -fixed false -x 940 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 927 -y 154
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[11\] -fixed false -x 951 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 515 -y 106
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[13\] -fixed false -x 571 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 834 -y 142
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[0\] -fixed false -x 545 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[36\] -fixed false -x 679 -y 97
set_location -inst_name UART_Protocol_1/mko_0/counter\[12\] -fixed false -x 339 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[18\] -fixed false -x 543 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 763 -y 129
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[9\] -fixed false -x 798 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[35\] -fixed false -x 661 -y 102
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[3\] -fixed false -x 810 -y 130
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[10\] -fixed false -x 888 -y 174
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[6\] -fixed false -x 804 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[10\] -fixed false -x 1015 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 620 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 528 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[1\] -fixed false -x 916 -y 172
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[5\] -fixed false -x 909 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 523 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[34\] -fixed false -x 733 -y 126
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 -fixed false -x 666 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 689 -y 100
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[3\] -fixed false -x 869 -y 99
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[1\] -fixed false -x 477 -y 91
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_0\[1\] -fixed false -x 821 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 598 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[7\] -fixed false -x 914 -y 169
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[11\] -fixed false -x 850 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1165 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 662 -y 109
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[6\] -fixed false -x 961 -y 169
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[10\] -fixed false -x 826 -y 99
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 -fixed false -x 802 -y 103
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[21\] -fixed false -x 705 -y 133
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[1\] -fixed false -x 598 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 633 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 663 -y 154
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[1\] -fixed false -x 830 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1727 -y 141
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[27\] -fixed false -x 814 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 522 -y 87
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO -fixed false -x 807 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 672 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 678 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[12\] -fixed false -x 709 -y 150
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[26\] -fixed false -x 734 -y 141
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_RNO\[5\] -fixed false -x 867 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[2\] -fixed false -x 859 -y 129
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[5\] -fixed false -x 805 -y 114
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[39\] -fixed false -x 691 -y 127
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE -fixed false -x 834 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 943 -y 159
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1051 -y 153
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_RNO\[8\] -fixed false -x 824 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_a2_2 -fixed false -x 1002 -y 123
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[30\] -fixed false -x 907 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 645 -y 136
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 -fixed false -x 561 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[25\] -fixed false -x 702 -y 123
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 -fixed false -x 709 -y 153
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[2\] -fixed false -x 859 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[4\] -fixed false -x 919 -y 172
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 716 -y 228
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[7\] -fixed false -x 892 -y 142
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_0_m2 -fixed false -x 805 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 692 -y 102
set_location -inst_name Controler_0/gpio_controler_0/m71_i_a2_3 -fixed false -x 783 -y 111
set_location -inst_name Controler_0/gpio_controler_0/m52_0_m2 -fixed false -x 879 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 624 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1117 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1196 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1766 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 787 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1736 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1362 -y 145
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_i_a2_0 -fixed false -x 853 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1353 -y 160
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[12\] -fixed false -x 503 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 625 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 608 -y 106
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse -fixed false -x 561 -y 129
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_RNO -fixed false -x 518 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 553 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[3\] -fixed false -x 868 -y 123
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[13\] -fixed false -x 916 -y 115
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_0_0\[6\] -fixed false -x 779 -y 108
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[6\] -fixed false -x 555 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 510 -y 88
set_location -inst_name Controler_0/gpio_controler_0/m71_i_o2_0 -fixed false -x 788 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 690 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 680 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[25\] -fixed false -x 610 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 602 -y 123
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[4\] -fixed false -x 857 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[29\] -fixed false -x 675 -y 99
set_location -inst_name UART_Protocol_0/mko_0/counter\[15\] -fixed false -x 327 -y 172
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[9\] -fixed false -x 815 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[9\] -fixed false -x 635 -y 97
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed false -x 546 -y 126
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[17\] -fixed false -x 840 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[2\] -fixed false -x 866 -y 166
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u -fixed false -x 840 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 729 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 557 -y 97
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[2\] -fixed false -x 868 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[24\] -fixed false -x 877 -y 127
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[23\] -fixed false -x 657 -y 99
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO\[11\] -fixed false -x 834 -y 123
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_0_a2_1_2 -fixed false -x 891 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 764 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1015 -y 151
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[9\] -fixed false -x 808 -y 115
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 2262 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 966 -y 156
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[17\] -fixed false -x 930 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 678 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1787 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[17\] -fixed false -x 764 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 769 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1141 -y 169
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[10\] -fixed false -x 1015 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1295 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3\[3\] -fixed false -x 497 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[10\] -fixed false -x 870 -y 160
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[10\] -fixed false -x 896 -y 115
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[7\] -fixed false -x 528 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1196 -y 141
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed false -x 680 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 613 -y 136
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[18\] -fixed false -x 740 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[9\] -fixed false -x 600 -y 130
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[24\] -fixed false -x 767 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[7\] -fixed false -x 1417 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[2\] -fixed false -x 705 -y 106
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[1\] -fixed false -x 703 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[2\] -fixed false -x 866 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[0\] -fixed false -x 949 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 924 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 604 -y 136
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[0\] -fixed false -x 806 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[0\] -fixed false -x 852 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 767 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[4\] -fixed false -x 1090 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[5\] -fixed false -x 649 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 811 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[16\] -fixed false -x 929 -y 106
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[3\] -fixed false -x 859 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 511 -y 84
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[2\] -fixed false -x 762 -y 138
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 720 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[23\] -fixed false -x 876 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 697 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1781 -y 144
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[0\] -fixed false -x 811 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 790 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 952 -y 154
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[23\] -fixed false -x 590 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[0\] -fixed false -x 661 -y 123
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[9\] -fixed false -x 912 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1659 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1676 -y 144
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[8\] -fixed false -x 489 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 710 -y 150
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 1166 -y 255
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[12\] -fixed false -x 915 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1116 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1358 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[9\] -fixed false -x 938 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[3\] -fixed false -x 943 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1334 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[11\] -fixed false -x 939 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 606 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1694 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 622 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 661 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 575 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[15\] -fixed false -x 824 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[7\] -fixed false -x 551 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 757 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 718 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO -fixed false -x 1020 -y 114
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[0\] -fixed false -x 759 -y 141
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[4\] -fixed false -x 772 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 596 -y 102
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[31\] -fixed false -x 597 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[23\] -fixed false -x 651 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 547 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 716 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1159 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[2\] -fixed false -x 906 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[5\] -fixed false -x 970 -y 181
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 516 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 574 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[13\] -fixed false -x 954 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[4\] -fixed false -x 1266 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQOGR1\[4\] -fixed false -x 565 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 745 -y 145
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv_0\[31\] -fixed false -x 543 -y 87
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_a2\[15\] -fixed false -x 828 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1171 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[39\] -fixed false -x 755 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[13\] -fixed false -x 938 -y 114
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[2\] -fixed false -x 798 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[6\] -fixed false -x 864 -y 175
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[6\] -fixed false -x 484 -y 88
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[1\] -fixed false -x 542 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1166 -y 186
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1675 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 513 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 735 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 963 -y 156
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[16\] -fixed false -x 897 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[9\] -fixed false -x 1271 -y 151
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[25\] -fixed false -x 723 -y 154
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO -fixed false -x 855 -y 108
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[21\] -fixed false -x 590 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1017 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 516 -y 88
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[8\] -fixed false -x 555 -y 100
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[13\] -fixed false -x 842 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 747 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[14\] -fixed false -x 899 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[3\] -fixed false -x 944 -y 126
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 -fixed false -x 547 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[4\] -fixed false -x 878 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 988 -y 159
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[10\] -fixed false -x 775 -y 141
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[4\] -fixed false -x 917 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[19\] -fixed false -x 622 -y 103
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[29\] -fixed false -x 804 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 -fixed false -x 965 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[7\] -fixed false -x 882 -y 112
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[5\] -fixed false -x 800 -y 132
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_err -fixed false -x 787 -y 112
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[10\] -fixed false -x 807 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[14\] -fixed false -x 872 -y 130
set_location -inst_name Controler_0/ADI_SPI_0/assert_data -fixed false -x 873 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAGUM1\[4\] -fixed false -x 659 -y 96
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv\[31\] -fixed false -x 474 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 810 -y 151
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 743 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 593 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[9\] -fixed false -x 527 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[23\] -fixed false -x 721 -y 151
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[5\] -fixed false -x 842 -y 99
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO -fixed false -x 862 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 790 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 663 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 686 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[2\] -fixed false -x 938 -y 181
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[12\] -fixed false -x 894 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1379 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[11\] -fixed false -x 934 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 999 -y 118
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[12\] -fixed false -x 589 -y 136
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[10\] -fixed false -x 536 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[36\] -fixed false -x 714 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[7\] -fixed false -x 867 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[36\] -fixed false -x 704 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[10\] -fixed false -x 878 -y 114
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[13\] -fixed false -x 757 -y 145
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 704 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 657 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[19\] -fixed false -x 622 -y 102
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[9\] -fixed false -x 550 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3\[9\] -fixed false -x 509 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[2\] -fixed false -x 883 -y 168
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[6\] -fixed false -x 537 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o4 -fixed false -x 955 -y 126
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[6\] -fixed false -x 891 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 620 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 499 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1153 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1013 -y 150
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[54\] -fixed false -x 1346 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 740 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[30\] -fixed false -x 751 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set -fixed false -x 737 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 630 -y 136
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[3\] -fixed false -x 947 -y 169
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[14\] -fixed false -x 827 -y 106
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[5\] -fixed false -x 594 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1277 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set -fixed false -x 1391 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[10\] -fixed false -x 1014 -y 127
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[0\] -fixed false -x 761 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1370 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1168 -y 138
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3\[8\] -fixed false -x 504 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1162 -y 166
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[14\] -fixed false -x 1215 -y 202
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/busy -fixed false -x 822 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[17\] -fixed false -x 761 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[7\] -fixed false -x 861 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 661 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 664 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[4\] -fixed false -x 1533 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_0_o2 -fixed false -x 813 -y 105
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0_0_a2 -fixed false -x 852 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[27\] -fixed false -x 716 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_RNO\[9\] -fixed false -x 900 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 817 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1028 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 649 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 1350 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1165 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 623 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 -fixed false -x 932 -y 153
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[18\] -fixed false -x 871 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 606 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 482 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1362 -y 141
set_location -inst_name Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0_0 -fixed false -x 896 -y 99
set_location -inst_name UART_Protocol_1/INV_0 -fixed false -x 686 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[17\] -fixed false -x 896 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[23\] -fixed false -x 752 -y 126
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[5\] -fixed false -x 831 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 501 -y 90
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[10\] -fixed false -x 850 -y 97
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_a2_5\[2\] -fixed false -x 813 -y 126
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[0\] -fixed false -x 1073 -y 151
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 -fixed false -x 765 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 740 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[3\] -fixed false -x 662 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[3\] -fixed false -x 1118 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 620 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 565 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3\[1\] -fixed false -x 498 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[16\] -fixed false -x 923 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set -fixed false -x 718 -y 103
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[15\] -fixed false -x 555 -y 115
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[4\] -fixed false -x 906 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 678 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 908 -y 154
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2\[2\] -fixed false -x 701 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i -fixed false -x 963 -y 126
set_location -inst_name Controler_0/Reset_Controler_0/EXT_HMC_Reset_N_0_a2 -fixed false -x 867 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 900 -y 154
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[10\] -fixed false -x 860 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 728 -y 133
set_location -inst_name Controler_0/ADI_SPI_1/sdio_1_RNO -fixed false -x 891 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[3\] -fixed false -x 911 -y 130
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[0\] -fixed false -x 722 -y 100
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa -fixed false -x 727 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[5\] -fixed false -x 926 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[9\] -fixed false -x 884 -y 129
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed false -x 684 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1356 -y 144
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[1\] -fixed false -x 868 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 590 -y 124
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[8\] -fixed false -x 820 -y 109
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[8\] -fixed false -x 936 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1190 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 572 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[15\] -fixed false -x 875 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 613 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1123 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[15\] -fixed false -x 798 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 619 -y 99
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 625 -y 261
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 511 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 692 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 744 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 676 -y 124
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_0\[0\] -fixed false -x 827 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 515 -y 91
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[11\] -fixed false -x 912 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 799 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[27\] -fixed false -x 715 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 677 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 710 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 572 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[24\] -fixed false -x 730 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 695 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[1\] -fixed false -x 950 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 601 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[8\] -fixed false -x 1267 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI5COI -fixed false -x 712 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[5\] -fixed false -x 1464 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_0\[8\] -fixed false -x 919 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 718 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 685 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1380 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 1137 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1658 -y 145
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[18\] -fixed false -x 846 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 705 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91 -fixed false -x 645 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 621 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[11\] -fixed false -x 871 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 666 -y 129
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 1419 -y 72
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 -fixed false -x 551 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1172 -y 139
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[11\] -fixed false -x 869 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 771 -y 97
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[12\] -fixed false -x 749 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 -fixed false -x 715 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[15\] -fixed false -x 758 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 764 -y 127
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[0\] -fixed false -x 704 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 905 -y 160
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[39\] -fixed false -x 615 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1693 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 711 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 676 -y 106
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Communication_vote_vector\[0\] -fixed false -x 776 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 788 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[23\] -fixed false -x 936 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[3\] -fixed false -x 870 -y 123
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNI1S6F1\[3\] -fixed false -x 873 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 930 -y 160
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[0\] -fixed false -x 885 -y 169
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3\[0\] -fixed false -x 1220 -y 189
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i -fixed false -x 889 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 817 -y 141
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns\[4\] -fixed false -x 852 -y 144
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed false -x 548 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[5\] -fixed false -x 747 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[15\] -fixed false -x 596 -y 127
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[0\] -fixed false -x 808 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[2\] -fixed false -x 971 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i -fixed false -x 944 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 747 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 784 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 637 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 667 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[15\] -fixed false -x 686 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 481 -y 105
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 482 -y 106
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[3\] -fixed false -x 572 -y 127
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[1\] -fixed false -x 700 -y 106
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_6dflt -fixed false -x 833 -y 105
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[1\] -fixed false -x 878 -y 168
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_rep\[8\] -fixed false -x 946 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[3\] -fixed false -x 958 -y 180
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv_0\[31\] -fixed false -x 564 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[19\] -fixed false -x 872 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/counter\[7\] -fixed false -x 739 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[36\] -fixed false -x 1169 -y 153
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[26\] -fixed false -x 738 -y 141
set_location -inst_name Controler_0/Command_Decoder_0/cmd_status_err -fixed false -x 799 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 816 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[2\] -fixed false -x 946 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_1\[4\] -fixed false -x 882 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIPMRA -fixed false -x 735 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[4\] -fixed false -x 1260 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[6\] -fixed false -x 511 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 907 -y 151
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv\[31\] -fixed false -x 492 -y 99
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[0\] -fixed false -x 744 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[13\] -fixed false -x 898 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 631 -y 136
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 219 -y 42
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[15\] -fixed false -x 886 -y 114
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[0\] -fixed false -x 572 -y 133
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[36\] -fixed false -x 684 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[19\] -fixed false -x 544 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 826 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[16\] -fixed false -x 695 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/sdio_cl_RNO -fixed false -x 888 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 1025 -y 342
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[9\] -fixed false -x 853 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 690 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[9\] -fixed false -x 918 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1408 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[8\] -fixed false -x 747 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 1797 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1167 -y 168
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[9\] -fixed false -x 896 -y 109
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_a2\[14\] -fixed false -x 834 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[7\] -fixed false -x 944 -y 175
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[14\] -fixed false -x 884 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 -fixed false -x 1385 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 615 -y 127
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[10\] -fixed false -x 806 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1159 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[5\] -fixed false -x 879 -y 129
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[7\] -fixed false -x 880 -y 106
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[39\] -fixed false -x 758 -y 117
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[29\] -fixed false -x 804 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1186 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1119 -y 166
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[13\] -fixed false -x 946 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[6\] -fixed false -x 545 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[7\] -fixed false -x 926 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[12\] -fixed false -x 920 -y 112
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[13\] -fixed false -x 973 -y 174
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[2\] -fixed false -x 863 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[16\] -fixed false -x 650 -y 103
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[18\] -fixed false -x 757 -y 138
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[0\] -fixed false -x 561 -y 118
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[1\] -fixed false -x 555 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[5\] -fixed false -x 872 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[1\] -fixed false -x 633 -y 102
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_0_a2\[1\] -fixed false -x 820 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[18\] -fixed false -x 767 -y 127
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[23\] -fixed false -x 707 -y 133
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1 -fixed false -x 814 -y 117
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 -fixed false -x 830 -y 130
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[4\] -fixed false -x 864 -y 109
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4\[1\] -fixed false -x 859 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0\[0\] -fixed false -x 879 -y 117
set_location -inst_name Controler_0/gpio_controler_0/m71_i_o2_2 -fixed false -x 780 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 691 -y 103
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 -fixed false -x 912 -y 102
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[9\] -fixed false -x 844 -y 99
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[22\] -fixed false -x 770 -y 144
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[0\] -fixed false -x 857 -y 112
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[55\] -fixed false -x 1027 -y 156
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[9\] -fixed false -x 711 -y 153
set_location -inst_name Controler_0/gpio_controler_0/m50_0_m2 -fixed false -x 878 -y 105
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_0\[3\] -fixed false -x 806 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 -fixed false -x 925 -y 123
set_location -inst_name USB_3_Protocol_0/Synchronizer_0/Chain_inferred_clock_RNIQM6D\[1\] -fixed false -x 1155 -y 162
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 760 -y 130
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[15\] -fixed false -x 543 -y 88
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[8\] -fixed false -x 841 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 841 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 699 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 609 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1016 -y 151
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[1\] -fixed false -x 1252 -y 202
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_i_o2\[4\] -fixed false -x 773 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[3\] -fixed false -x 1258 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1190 -y 157
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[27\] -fixed false -x 679 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 775 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[37\] -fixed false -x 568 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 685 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 527 -y 91
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIU4K11\[1\] -fixed false -x 869 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 711 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0 -fixed false -x 874 -y 90
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[11\] -fixed false -x 595 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 816 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1038 -y 160
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[2\] -fixed false -x 823 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 505 -y 106
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[6\] -fixed false -x 1167 -y 124
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[20\] -fixed false -x 831 -y 99
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[13\] -fixed false -x 828 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1372 -y 142
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[1\] -fixed false -x 573 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 704 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[15\] -fixed false -x 893 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[8\] -fixed false -x 885 -y 108
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[14\] -fixed false -x 817 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 517 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 700 -y 145
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 593 -y 42
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNI6F7G1\[4\] -fixed false -x 892 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[9\] -fixed false -x 919 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[22\] -fixed false -x 886 -y 166
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[6\] -fixed false -x 816 -y 103
set_location -inst_name UART_Protocol_1/mko_0/counter\[19\] -fixed false -x 346 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[32\] -fixed false -x 617 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[9\] -fixed false -x 873 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[0\] -fixed false -x 966 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 640 -y 136
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[13\] -fixed false -x 792 -y 111
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[4\] -fixed false -x 666 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[3\] -fixed false -x 890 -y 168
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_1\[1\] -fixed false -x 824 -y 108
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_0\[6\] -fixed false -x 817 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 594 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 887 -y 153
set_location -inst_name Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2 -fixed false -x 856 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[34\] -fixed false -x 669 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 602 -y 99
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[28\] -fixed false -x 608 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[3\] -fixed false -x 944 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 825 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[2\] -fixed false -x 1072 -y 151
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[2\] -fixed false -x 884 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 782 -y 99
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[28\] -fixed false -x 744 -y 118
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[22\] -fixed false -x 736 -y 118
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed false -x 673 -y 142
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[20\] -fixed false -x 645 -y 90
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 -fixed false -x 541 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[0\] -fixed false -x 865 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[39\] -fixed false -x 615 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 775 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[6\] -fixed false -x 1459 -y 192
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[1\] -fixed false -x 666 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[22\] -fixed false -x 614 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 635 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 722 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 754 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 957 -y 154
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 -fixed false -x 578 -y 5
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer\[2\] -fixed false -x 850 -y 109
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[5\] -fixed false -x 696 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[0\] -fixed false -x 1070 -y 151
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[9\] -fixed false -x 830 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO\[14\] -fixed false -x 923 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1197 -y 141
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[12\] -fixed false -x 940 -y 109
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[30\] -fixed false -x 931 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 523 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_15_RNIONV2 -fixed false -x 957 -y 165
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[13\] -fixed false -x 926 -y 106
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv\[31\] -fixed false -x 483 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1134 -y 168
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[9\] -fixed false -x 922 -y 106
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[3\] -fixed false -x 1133 -y 144
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2\[2\] -fixed false -x 763 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1327 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 656 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_sclk -fixed false -x 840 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[34\] -fixed false -x 694 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[5\] -fixed false -x 771 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[19\] -fixed false -x 544 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2\[3\] -fixed false -x 895 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 661 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 530 -y 88
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[13\] -fixed false -x 589 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1698 -y 151
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_0\[1\] -fixed false -x 824 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 764 -y 129
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[3\] -fixed false -x 667 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 827 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[3\] -fixed false -x 632 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 613 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1360 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 763 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 717 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[12\] -fixed false -x 614 -y 96
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 770 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1081 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1370 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 734 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[8\] -fixed false -x 928 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 663 -y 136
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[2\] -fixed false -x 732 -y 117
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[1\] -fixed false -x 660 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1110 -y 166
set_location -inst_name Controler_0/gpio_controler_0/m48_0_m2 -fixed false -x 879 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 766 -y 100
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[2\] -fixed false -x 726 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 1134 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[7\] -fixed false -x 943 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1131 -y 168
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[20\] -fixed false -x 478 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[5\] -fixed false -x 871 -y 111
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[11\] -fixed false -x 773 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 535 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1342 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[3\] -fixed false -x 907 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 686 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[11\] -fixed false -x 888 -y 171
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[11\] -fixed false -x 780 -y 130
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed false -x 556 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[5\] -fixed false -x 1388 -y 151
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[3\] -fixed false -x 916 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1145 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 648 -y 136
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[15\] -fixed false -x 916 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 786 -y 142
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 1228 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[16\] -fixed false -x 1192 -y 156
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[4\] -fixed false -x 855 -y 109
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[35\] -fixed false -x 686 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 641 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 702 -y 103
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[0\] -fixed false -x 724 -y 100
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[4\] -fixed false -x 553 -y 103
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[11\] -fixed false -x 650 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[15\] -fixed false -x 634 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1173 -y 142
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[19\] -fixed false -x 566 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 805 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1160 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[14\] -fixed false -x 890 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 903 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 716 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 -fixed false -x 1192 -y 141
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_a2\[8\] -fixed false -x 829 -y 123
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed false -x 552 -y 127
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[15\] -fixed false -x 786 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 -fixed false -x 1191 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 711 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[1\] -fixed false -x 730 -y 100
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[1\] -fixed false -x 821 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[3\] -fixed false -x 856 -y 112
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[14\] -fixed false -x 478 -y 97
set_location -inst_name UART_Protocol_1/mko_0/counter\[5\] -fixed false -x 332 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1716 -y 141
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[7\] -fixed false -x 920 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 806 -y 151
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv_0\[31\] -fixed false -x 481 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 -fixed false -x 923 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[28\] -fixed false -x 666 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 946 -y 159
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[17\] -fixed false -x 932 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1049 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 641 -y 106
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 -fixed false -x 754 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1699 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[1\] -fixed false -x 937 -y 181
set_location -inst_name UART_Protocol_1/mko_0/counter_3_i_0_a2\[4\] -fixed false -x 357 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[11\] -fixed false -x 877 -y 169
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[8\] -fixed false -x 938 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 597 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1170 -y 168
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[10\] -fixed false -x 876 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1357 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 680 -y 105
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[14\] -fixed false -x 722 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 698 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[7\] -fixed false -x 725 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[5\] -fixed false -x 504 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 754 -y 133
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[3\] -fixed false -x 888 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[5\] -fixed false -x 920 -y 172
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[18\] -fixed false -x 691 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 786 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_2\[0\] -fixed false -x 872 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 779 -y 106
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv\[31\] -fixed false -x 473 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 726 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo -fixed false -x 920 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[0\] -fixed false -x 1269 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[12\] -fixed false -x 900 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1533 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 651 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/un10_write_signal_0_a2 -fixed false -x 860 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 701 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1371 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD -fixed false -x 1705 -y 144
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[18\] -fixed false -x 763 -y 117
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[13\] -fixed false -x 843 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[3\] -fixed false -x 938 -y 168
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[30\] -fixed false -x 872 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 688 -y 97
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[5\] -fixed false -x 606 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[13\] -fixed false -x 876 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 723 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1778 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state\[0\] -fixed false -x 826 -y 112
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[13\] -fixed false -x 757 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 941 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 819 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/sclk_4 -fixed false -x 905 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 707 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[2\] -fixed false -x 746 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[12\] -fixed false -x 917 -y 112
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[28\] -fixed false -x 806 -y 103
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[31\] -fixed false -x 574 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[32\] -fixed false -x 629 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 629 -y 109
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[14\] -fixed false -x 879 -y 88
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[48\] -fixed false -x 1517 -y 201
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[11\] -fixed false -x 807 -y 124
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_WE -fixed false -x 673 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 685 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[19\] -fixed false -x 895 -y 166
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[26\] -fixed false -x 733 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1367 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 744 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[2\] -fixed false -x 860 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1028 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 687 -y 123
set_location -inst_name USB_3_Protocol_0/Synchronizer_0/Chain_inferred_clock_RNIQM6D\[1\]/U0_RGB1 -fixed false -x 580 -y 149
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO -fixed false -x 769 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[15\] -fixed false -x 977 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 665 -y 154
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv_0\[31\] -fixed false -x 482 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 1937 -y 315
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 792 -y 105
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[31\] -fixed false -x 473 -y 97
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO\[9\] -fixed false -x 830 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 1699 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[34\] -fixed false -x 667 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 711 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 530 -y 87
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[6\] -fixed false -x 656 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 709 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1663 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[5\] -fixed false -x 696 -y 123
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[0\] -fixed false -x 930 -y 118
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[30\] -fixed false -x 745 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 785 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[35\] -fixed false -x 736 -y 127
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[13\] -fixed false -x 757 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[1\] -fixed false -x 901 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 790 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 745 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[21\] -fixed false -x 887 -y 156
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[35\] -fixed false -x 613 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 546 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[18\] -fixed false -x 875 -y 159
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 -fixed false -x 924 -y 123
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO\[0\] -fixed false -x 827 -y 111
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed false -x 681 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[14\] -fixed false -x 950 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 692 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_1\[8\] -fixed false -x 843 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 616 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 679 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[29\] -fixed false -x 471 -y 97
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO\[1\] -fixed false -x 823 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1659 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 733 -y 100
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[12\] -fixed false -x 656 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 828 -y 141
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[14\] -fixed false -x 606 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 727 -y 124
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3_0_a2 -fixed false -x 843 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 990 -y 118
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[12\] -fixed false -x 841 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[9\] -fixed false -x 920 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 761 -y 103
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[3\] -fixed false -x 902 -y 103
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_0_o2\[2\] -fixed false -x 818 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 771 -y 135
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1082 -y 91
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed false -x 677 -y 142
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 797 -y 118
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[11\] -fixed false -x 833 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[6\] -fixed false -x 498 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 600 -y 105
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[31\] -fixed false -x 591 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[5\] -fixed false -x 925 -y 136
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_RNO\[14\] -fixed false -x 827 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 713 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 741 -y 103
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 509 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 758 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1671 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 590 -y 103
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_CDb_RNO -fixed false -x 766 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 730 -y 106
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_0\[2\] -fixed false -x 795 -y 126
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[18\] -fixed false -x 740 -y 142
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_1\[7\] -fixed false -x 818 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[8\] -fixed false -x 675 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1129 -y 142
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[10\] -fixed false -x 1255 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 690 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[0\] -fixed false -x 889 -y 133
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[40\] -fixed false -x 1168 -y 153
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[11\] -fixed false -x 708 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[10\] -fixed false -x 637 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 698 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1044 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 516 -y 99
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed false -x 543 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_1 -fixed false -x 869 -y 111
set_location -inst_name Controler_0/Command_Decoder_0/counter\[29\] -fixed false -x 761 -y 115
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed false -x 542 -y 126
set_location -inst_name UART_Protocol_1/mko_0/counter\[18\] -fixed false -x 345 -y 151
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[30\] -fixed false -x 770 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 522 -y 151
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[8\] -fixed false -x 817 -y 97
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[8\] -fixed false -x 823 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[7\] -fixed false -x 593 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set -fixed false -x 1196 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[13\] -fixed false -x 684 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 946 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[3\] -fixed false -x 943 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1779 -y 144
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable38 -fixed false -x 849 -y 87
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[1\] -fixed false -x 902 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 788 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1156 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[51\] -fixed false -x 1534 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[15\] -fixed false -x 882 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[0\] -fixed false -x 665 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 731 -y 124
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed false -x 687 -y 141
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[15\] -fixed false -x 831 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[19\] -fixed false -x 964 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 707 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 709 -y 141
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[14\] -fixed false -x 700 -y 138
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[22\] -fixed false -x 887 -y 88
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[13\] -fixed false -x 844 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 613 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1381 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1029 -y 153
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[10\] -fixed false -x 483 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[12\] -fixed false -x 899 -y 130
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[17\] -fixed false -x 727 -y 153
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4\[4\] -fixed false -x 509 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 554 -y 97
set_location -inst_name UART_Protocol_0/mko_0/counter_3_i_0_a2\[4\] -fixed false -x 338 -y 171
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[9\] -fixed false -x 789 -y 130
set_location -inst_name Controler_0/ADI_SPI_0/un1_reset_n_inv_0_i -fixed false -x 870 -y 96
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[4\] -fixed false -x 1009 -y 124
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[9\] -fixed false -x 963 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 657 -y 154
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_o2\[4\] -fixed false -x 827 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[19\] -fixed false -x 883 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[16\] -fixed false -x 869 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 602 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv_0\[31\] -fixed false -x 548 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 621 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 -fixed false -x 914 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1159 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 688 -y 100
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[15\] -fixed false -x 714 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 786 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 727 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 824 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[16\] -fixed false -x 723 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[4\] -fixed false -x 701 -y 124
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[34\] -fixed false -x 1137 -y 144
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0\[8\] -fixed false -x 817 -y 108
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 738 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 703 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[10\] -fixed false -x 858 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 519 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1368 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 714 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 708 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[5\] -fixed false -x 875 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[1\] -fixed false -x 635 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 901 -y 154
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[11\] -fixed false -x 875 -y 172
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv\[31\] -fixed false -x 542 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 601 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[7\] -fixed false -x 866 -y 159
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 -fixed false -x 829 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 608 -y 124
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[23\] -fixed false -x 792 -y 114
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[11\] -fixed false -x 754 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1156 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[5\] -fixed false -x 557 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 822 -y 138
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[29\] -fixed false -x 894 -y 88
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[12\] -fixed false -x 869 -y 109
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[15\] -fixed false -x 816 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 704 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 761 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 830 -y 142
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[3\] -fixed false -x 1269 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 716 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 815 -y 151
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNI4BDG\[3\] -fixed false -x 895 -y 99
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/busy_RNO -fixed false -x 861 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1331 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[3\] -fixed false -x 1259 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 631 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[4\] -fixed false -x 954 -y 129
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[4\] -fixed false -x 1081 -y 151
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[15\] -fixed false -x 845 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_a6_0_2 -fixed false -x 997 -y 123
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5\[3\] -fixed false -x 810 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 561 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[0\] -fixed false -x 479 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1154 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[10\] -fixed false -x 1022 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 934 -y 160
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 954 -y 42
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[15\] -fixed false -x 820 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 762 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[2\] -fixed false -x 494 -y 88
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[12\] -fixed false -x 547 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[28\] -fixed false -x 712 -y 139
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO\[4\] -fixed false -x 855 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[17\] -fixed false -x 892 -y 165
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[5\] -fixed false -x 927 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 783 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[19\] -fixed false -x 693 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 697 -y 99
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[3\] -fixed false -x 794 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[20\] -fixed false -x 683 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[1\] -fixed false -x 876 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1369 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_INT -fixed false -x 947 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 698 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 515 -y 105
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[2\] -fixed false -x 834 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[2\] -fixed false -x 915 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 764 -y 124
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV -fixed false -x 563 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_2\[4\] -fixed false -x 858 -y 102
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_8_i_0_0_1_0 -fixed false -x 511 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 781 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[33\] -fixed false -x 623 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[11\] -fixed false -x 1021 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[5\] -fixed false -x 662 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 723 -y 144
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock -fixed false -x 541 -y 127
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[5\] -fixed false -x 689 -y 133
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[1\] -fixed false -x 909 -y 168
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed false -x 686 -y 141
set_location -inst_name UART_Protocol_0/mko_0/counter\[9\] -fixed false -x 321 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[26\] -fixed false -x 915 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[14\] -fixed false -x 902 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 762 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[2\] -fixed false -x 1071 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[2\] -fixed false -x 568 -y 91
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[12\] -fixed false -x 857 -y 109
set_location -inst_name UART_Protocol_0/mko_0/counter\[1\] -fixed false -x 313 -y 172
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[0\] -fixed false -x 866 -y 106
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_RNO\[7\] -fixed false -x 816 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[15\] -fixed false -x 542 -y 96
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[19\] -fixed false -x 693 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1036 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 722 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[24\] -fixed false -x 675 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 709 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 717 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 740 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[15\] -fixed false -x 716 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 705 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 941 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 709 -y 100
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[8\] -fixed false -x 792 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1052 -y 153
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv_0\[31\] -fixed false -x 486 -y 90
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[0\] -fixed false -x 703 -y 109
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[2\] -fixed false -x 699 -y 106
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[6\] -fixed false -x 870 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 -fixed false -x 850 -y 87
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 1651 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 769 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 647 -y 105
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[3\] -fixed false -x 567 -y 133
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 -fixed false -x 544 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[8\] -fixed false -x 601 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[3\] -fixed false -x 939 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO -fixed false -x 501 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[12\] -fixed false -x 866 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 706 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 816 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 487 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 588 -y 123
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 782 -y 118
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_1\[2\] -fixed false -x 815 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 218 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 728 -y 141
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[1\] -fixed false -x 761 -y 109
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI2UVC -fixed false -x 759 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[7\] -fixed false -x 1271 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 1164 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[2\] -fixed false -x 525 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 685 -y 97
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[0\] -fixed false -x 1069 -y 151
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state\[0\] -fixed false -x 863 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 770 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[11\] -fixed false -x 951 -y 130
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[6\] -fixed false -x 756 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 753 -y 126
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[6\] -fixed false -x 700 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_Z\[13\] -fixed false -x 880 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[14\] -fixed false -x 760 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[11\] -fixed false -x 926 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 686 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[14\] -fixed false -x 888 -y 109
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[8\] -fixed false -x 841 -y 115
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[4\] -fixed false -x 772 -y 109
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[15\] -fixed false -x 729 -y 153
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[27\] -fixed false -x 479 -y 88
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 -fixed false -x 574 -y 114
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep -fixed false -x 837 -y 109
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv\[31\] -fixed false -x 487 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect -fixed false -x 937 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 750 -y 126
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_10\[5\] -fixed false -x 835 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 517 -y 151
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed false -x 543 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 698 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1734 -y 145
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[12\] -fixed false -x 970 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 700 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1140 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[10\] -fixed false -x 954 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1385 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 693 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[6\] -fixed false -x 1307 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 993 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 812 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1151 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 490 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[4\] -fixed false -x 883 -y 103
set_location -inst_name Controler_0/gpio_controler_0/m26_0_a2_0 -fixed false -x 863 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 790 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 699 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1339 -y 142
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 781 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[36\] -fixed false -x 602 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[1\] -fixed false -x 625 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 969 -y 156
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2\[3\] -fixed false -x 534 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[17\] -fixed false -x 648 -y 100
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 -fixed false -x 552 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 -fixed false -x 946 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1382 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 981 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 906 -y 160
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[6\] -fixed false -x 926 -y 165
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[15\] -fixed false -x 953 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[12\] -fixed false -x 936 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[5\] -fixed false -x 919 -y 156
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 607 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[18\] -fixed false -x 757 -y 139
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[7\] -fixed false -x 550 -y 106
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock -fixed false -x 690 -y 142
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 2186 -y 282
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[0\] -fixed false -x 668 -y 142
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[16\] -fixed false -x 848 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 649 -y 109
set_location -inst_name UART_Protocol_1/mko_0/MKO_OUT -fixed false -x 358 -y 151
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3_i_m2\[9\] -fixed false -x 851 -y 117
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[14\] -fixed false -x 851 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[9\] -fixed false -x 745 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 699 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[29\] -fixed false -x 541 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[39\] -fixed false -x 643 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 622 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 519 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 531 -y 106
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[3\] -fixed false -x 545 -y 127
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[8\] -fixed false -x 836 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[4\] -fixed false -x 894 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[4\] -fixed false -x 664 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[2\] -fixed false -x 650 -y 100
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[4\] -fixed false -x 568 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 603 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 988 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[20\] -fixed false -x 885 -y 88
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[5\] -fixed false -x 806 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 727 -y 127
set_location -inst_name Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty -fixed false -x 672 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[2\] -fixed false -x 674 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 945 -y 154
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[9\] -fixed false -x 840 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 920 -y 159
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 709 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 537 -y 87
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 617 -y 42
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[23\] -fixed false -x 797 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1703 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1164 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[6\] -fixed false -x 716 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 883 -y 153
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[0\] -fixed false -x 952 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[5\] -fixed false -x 625 -y 145
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1282 -y 69
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 948 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 746 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1051 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1168 -y 139
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[35\] -fixed false -x 1345 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 838 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 710 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[35\] -fixed false -x 662 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 886 -y 153
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 -fixed false -x 921 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 725 -y 106
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[20\] -fixed false -x 704 -y 133
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[18\] -fixed false -x 490 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 655 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[27\] -fixed false -x 747 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[3\] -fixed false -x 887 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 547 -y 279
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 630 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[38\] -fixed false -x 641 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[17\] -fixed false -x 687 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 690 -y 112
set_location -inst_name Controler_0/ADI_SPI_0/counter\[5\] -fixed false -x 845 -y 88
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[11\] -fixed false -x 849 -y 97
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5\[2\] -fixed false -x 809 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[35\] -fixed false -x 610 -y 105
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[13\] -fixed false -x 928 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1144 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1696 -y 151
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[9\] -fixed false -x 820 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 736 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1321 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1196 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[18\] -fixed false -x 919 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 713 -y 103
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[9\] -fixed false -x 655 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1114 -y 166
set_location -inst_name UART_Protocol_1/mko_0/counter\[22\] -fixed false -x 349 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 598 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[4\] -fixed false -x 812 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 947 -y 159
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 -fixed false -x 812 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 520 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 763 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 597 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[7\] -fixed false -x 955 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[15\] -fixed false -x 1453 -y 192
set_location -inst_name Controler_0/Command_Decoder_0/counter\[13\] -fixed false -x 745 -y 115
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[12\] -fixed false -x 851 -y 123
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[2\] -fixed false -x 661 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i\[5\] -fixed false -x 916 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 -fixed false -x 649 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[39\] -fixed false -x 737 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[36\] -fixed false -x 712 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1328 -y 141
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1020 -y 118
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[5\] -fixed false -x 709 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[3\] -fixed false -x 1021 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1295 -y 153
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[5\] -fixed false -x 823 -y 118
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[27\] -fixed false -x 567 -y 115
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[10\] -fixed false -x 752 -y 142
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[26\] -fixed false -x 561 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 788 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[30\] -fixed false -x 625 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0\[0\] -fixed false -x 938 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1177 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1290 -y 153
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_4\[8\] -fixed false -x 1253 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 731 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i -fixed false -x 895 -y 117
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[19\] -fixed false -x 850 -y 106
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[13\] -fixed false -x 746 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[9\] -fixed false -x 775 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 -fixed false -x 1141 -y 168
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2\[5\] -fixed false -x 557 -y 129
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value_RNO -fixed false -x 787 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1037 -y 160
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 957 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1383 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect -fixed false -x 1031 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[4\] -fixed false -x 1270 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[1\] -fixed false -x 996 -y 142
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[0\] -fixed false -x 726 -y 139
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 1533 -y 198
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1321 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[11\] -fixed false -x 889 -y 169
set_location -inst_name Controler_0/Reset_Controler_0/un9_write_signal_0_a2 -fixed false -x 852 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1282 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 752 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 659 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 778 -y 133
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[22\] -fixed false -x 662 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[5\] -fixed false -x 930 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 696 -y 127
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[26\] -fixed false -x 640 -y 90
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[11\] -fixed false -x 925 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 652 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 791 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_1\[0\] -fixed false -x 890 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 682 -y 112
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3\[5\] -fixed false -x 504 -y 90
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[1\] -fixed false -x 706 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 -fixed false -x 695 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO\[0\] -fixed false -x 886 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1197 -y 138
set_location -inst_name Controler_0/ADI_SPI_1/ss_n -fixed false -x 911 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[9\] -fixed false -x 913 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1033 -y 151
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[3\] -fixed false -x 920 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 633 -y 136
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[9\] -fixed false -x 561 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 612 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 1703 -y 234
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[15\] -fixed false -x 786 -y 129
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 -fixed false -x 828 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 902 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 786 -y 105
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[4\] -fixed false -x 905 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1043 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 -fixed false -x 639 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 721 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO\[0\] -fixed false -x 939 -y 129
set_location -inst_name Controler_0/Command_Decoder_0/counter\[27\] -fixed false -x 759 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[11\] -fixed false -x 1030 -y 151
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[21\] -fixed false -x 794 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 694 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 616 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r\[1\] -fixed false -x 1026 -y 118
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[2\] -fixed false -x 820 -y 99
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[16\] -fixed false -x 556 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 898 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[13\] -fixed false -x 744 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1020 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[9\] -fixed false -x 1174 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 620 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 680 -y 114
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[4\] -fixed false -x 593 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set -fixed false -x 1699 -y 145
set_location -inst_name UART_Protocol_1/mko_0/counter\[10\] -fixed false -x 337 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 535 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[14\] -fixed false -x 640 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[14\] -fixed false -x 830 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[8\] -fixed false -x 913 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 649 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[4\] -fixed false -x 696 -y 144
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[52\] -fixed false -x 1166 -y 153
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[7\] -fixed false -x 887 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[12\] -fixed false -x 656 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4J7S\[8\] -fixed false -x 1001 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[3\] -fixed false -x 909 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 1021 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2\[9\] -fixed false -x 511 -y 85
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[22\] -fixed false -x 800 -y 115
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3_i_m2\[15\] -fixed false -x 850 -y 117
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[31\] -fixed false -x 728 -y 151
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[10\] -fixed false -x 800 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1361 -y 157
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed false -x 550 -y 127
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[3\] -fixed false -x 553 -y 133
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[27\] -fixed false -x 569 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 800 -y 105
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[14\] -fixed false -x 899 -y 109
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[2\] -fixed false -x 838 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 639 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[19\] -fixed false -x 890 -y 165
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[7\] -fixed false -x 968 -y 174
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[7\] -fixed false -x 1168 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[13\] -fixed false -x 744 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1322 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 534 -y 88
set_location -inst_name UART_Protocol_1/mko_0/counter\[14\] -fixed false -x 341 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 686 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 600 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[0\] -fixed false -x 889 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[17\] -fixed false -x 685 -y 114
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[30\] -fixed false -x 697 -y 138
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 -fixed false -x 531 -y 102
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO_0\[8\] -fixed false -x 823 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 608 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 768 -y 132
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4\[3\] -fixed false -x 550 -y 111
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[16\] -fixed false -x 563 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 -fixed false -x 854 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 602 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 640 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 635 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 654 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1194 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1390 -y 157
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[15\] -fixed false -x 596 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 613 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 -fixed false -x 730 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[17\] -fixed false -x 684 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 503 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1344 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[2\] -fixed false -x 863 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 511 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 721 -y 133
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[11\] -fixed false -x 843 -y 127
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[23\] -fixed false -x 722 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 -fixed false -x 932 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 612 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 770 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 917 -y 159
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[28\] -fixed false -x 665 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1693 -y 150
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[1\] -fixed false -x 939 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1162 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset -fixed false -x 885 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 622 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[38\] -fixed false -x 644 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 500 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1354 -y 157
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 882 -y 225
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[13\] -fixed false -x 619 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 525 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 787 -y 103
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 734 -y 207
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[9\] -fixed false -x 606 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[8\] -fixed false -x 510 -y 102
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[15\] -fixed false -x 478 -y 91
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 -fixed false -x 559 -y 102
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_0_RNIVL5S -fixed false -x 813 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM17I -fixed false -x 1146 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 672 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 -fixed false -x 842 -y 144
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[28\] -fixed false -x 744 -y 117
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[7\] -fixed false -x 543 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 711 -y 142
set_location -inst_name Controler_0/ADI_SPI_1/assert_data -fixed false -x 897 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1047 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1276 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 657 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 660 -y 117
set_location -inst_name Controler_0/gpio_controler_0/m44_0_m2 -fixed false -x 878 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[7\] -fixed false -x 879 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[11\] -fixed false -x 864 -y 115
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[3\] -fixed false -x 867 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 942 -y 154
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[27\] -fixed false -x 812 -y 103
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[23\] -fixed false -x 741 -y 117
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0_0_a2_14\[5\] -fixed false -x 782 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[7\] -fixed false -x 1752 -y 133
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[3\] -fixed false -x 687 -y 133
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[4\] -fixed false -x 850 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[9\] -fixed false -x 504 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 738 -y 145
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 -fixed false -x 594 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[4\] -fixed false -x 1416 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1048 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[3\] -fixed false -x 688 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 644 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 708 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[5\] -fixed false -x 470 -y 88
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[2\] -fixed false -x 887 -y 103
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[10\] -fixed false -x 746 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 882 -y 150
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[6\] -fixed false -x 708 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1282 -y 124
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 625 -y 132
set_location -inst_name Controler_0/Command_Decoder_0/counter\[12\] -fixed false -x 744 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1026 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[6\] -fixed false -x 1170 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 689 -y 103
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[14\] -fixed false -x 822 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 621 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1367 -y 145
set_location -inst_name UART_Protocol_0/mko_0/counter\[2\] -fixed false -x 314 -y 172
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[11\] -fixed false -x 961 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 637 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 -fixed false -x 1127 -y 165
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[5\] -fixed false -x 959 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 765 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1126 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 666 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 2334 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 691 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 1054 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 -fixed false -x 946 -y 165
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece\[1\] -fixed false -x 548 -y 108
set_location -inst_name Controler_0/ADI_SPI_0/counter\[0\] -fixed false -x 852 -y 88
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFM7\[0\] -fixed false -x 777 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1171 -y 168
set_location -inst_name UART_Protocol_0/mko_0/counter_5_s_25_RNO -fixed false -x 342 -y 171
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[0\] -fixed false -x 818 -y 127
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[16\] -fixed false -x 832 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[8\] -fixed false -x 936 -y 109
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0_0_a2 -fixed false -x 805 -y 105
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[3\] -fixed false -x 524 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[30\] -fixed false -x 602 -y 127
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[16\] -fixed false -x 692 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 521 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[3\] -fixed false -x 677 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 607 -y 99
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[10\] -fixed false -x 801 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[8\] -fixed false -x 870 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[4\] -fixed false -x 925 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 701 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 661 -y 154
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[10\] -fixed false -x 931 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[18\] -fixed false -x 871 -y 127
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY -fixed false -x 7 -y 4
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2_i_m2\[9\] -fixed false -x 840 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1192 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[37\] -fixed false -x 626 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[39\] -fixed false -x 732 -y 99
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[3\] -fixed false -x 810 -y 129
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0\[0\] -fixed false -x 761 -y 111
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 -fixed false -x 735 -y 105
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 -fixed false -x 1156 -y 162
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[10\] -fixed false -x 965 -y 180
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[2\] -fixed false -x 864 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1279 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[11\] -fixed false -x 933 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[5\] -fixed false -x 1124 -y 124
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[1\] -fixed false -x 877 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1053 -y 153
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[5\] -fixed false -x 848 -y 115
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[26\] -fixed false -x 491 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 616 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 609 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 523 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[22\] -fixed false -x 558 -y 90
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 245 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[11\] -fixed false -x 864 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 635 -y 109
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_0\[10\] -fixed false -x 849 -y 123
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0\[0\] -fixed false -x 703 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[29\] -fixed false -x 595 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[0\] -fixed false -x 907 -y 166
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Req -fixed false -x 853 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_0 -fixed false -x 901 -y 102
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed false -x 675 -y 142
set_location -inst_name UART_Protocol_0/mko_0/counter\[25\] -fixed false -x 337 -y 172
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[8\] -fixed false -x 729 -y 150
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_1\[12\] -fixed false -x 860 -y 111
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[15\] -fixed false -x 699 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 522 -y 103
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_6\[5\] -fixed false -x 1010 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[16\] -fixed false -x 552 -y 88
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[1\] -fixed false -x 540 -y 127
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO\[0\] -fixed false -x 826 -y 111
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[8\] -fixed false -x 945 -y 175
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_c1 -fixed false -x 722 -y 138
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[11\] -fixed false -x 929 -y 117
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_0_0 -fixed false -x 781 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[0\] -fixed false -x 925 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[9\] -fixed false -x 673 -y 117
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 -fixed false -x 793 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 533 -y 106
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 -fixed false -x 12 -y 164
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[24\] -fixed false -x 627 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1380 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[7\] -fixed false -x 1019 -y 127
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[11\] -fixed false -x 564 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 499 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 694 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[35\] -fixed false -x 738 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 -fixed false -x 862 -y 117
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b_RNO_0 -fixed false -x 524 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 726 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[6\] -fixed false -x 854 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 817 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[8\] -fixed false -x 899 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 652 -y 127
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 2184 -y 228
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[25\] -fixed false -x 475 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1288 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[35\] -fixed false -x 743 -y 139
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0\[13\] -fixed false -x 753 -y 96
set_location -inst_name Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2_1_a2 -fixed false -x 889 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[1\] -fixed false -x 930 -y 166
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[1\] -fixed false -x 728 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 832 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[16\] -fixed false -x 766 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[16\] -fixed false -x 899 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 625 -y 109
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Other_Detect -fixed false -x 752 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 721 -y 142
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[2\] -fixed false -x 767 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1335 -y 144
set_location -inst_name Controler_0/Command_Decoder_0/counter\[16\] -fixed false -x 748 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 928 -y 160
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u -fixed false -x 811 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 679 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 525 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 506 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[8\] -fixed false -x 872 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[12\] -fixed false -x 865 -y 127
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[8\] -fixed false -x 816 -y 100
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed false -x 708 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 995 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 944 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 595 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 662 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1021 -y 118
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_0\[1\] -fixed false -x 860 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 701 -y 130
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv_0\[31\] -fixed false -x 494 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[5\] -fixed false -x 888 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 673 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 658 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1047 -y 153
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[13\] -fixed false -x 842 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1349 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 740 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[3\] -fixed false -x 876 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 692 -y 118
set_location -inst_name Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_i_m2 -fixed false -x 888 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1043 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[31\] -fixed false -x 591 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[17\] -fixed false -x 840 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 692 -y 151
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 1977 -y 336
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[2\] -fixed false -x 654 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 830 -y 141
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[1\] -fixed false -x 874 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1678 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 688 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1323 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 635 -y 124
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[2\] -fixed false -x 559 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 673 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[1\] -fixed false -x 869 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 668 -y 153
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[7\] -fixed false -x 665 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[5\] -fixed false -x 950 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 701 -y 118
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[15\] -fixed false -x 847 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3\[6\] -fixed false -x 512 -y 90
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns\[13\] -fixed false -x 763 -y 96
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 -fixed false -x 740 -y 105
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[18\] -fixed false -x 796 -y 115
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[5\] -fixed false -x 659 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[10\] -fixed false -x 935 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1158 -y 141
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[1\] -fixed false -x 794 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 688 -y 151
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[1\] -fixed false -x 914 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 506 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[7\] -fixed false -x 878 -y 123
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[12\] -fixed false -x 869 -y 114
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[3\] -fixed false -x 835 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 733 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 767 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 658 -y 124
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 -fixed false -x 590 -y 135
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 588 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 948 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 -fixed false -x 1045 -y 153
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[5\] -fixed false -x 929 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[1\] -fixed false -x 522 -y 99
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[29\] -fixed false -x 469 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 752 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 738 -y 144
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[10\] -fixed false -x 847 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 750 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1363 -y 142
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[7\] -fixed false -x 814 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 718 -y 124
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_7\[8\] -fixed false -x 1085 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1277 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 758 -y 130
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[12\] -fixed false -x 793 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1358 -y 156
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[9\] -fixed false -x 847 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1031 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[19\] -fixed false -x 618 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[15\] -fixed false -x 889 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[7\] -fixed false -x 1175 -y 127
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[2\] -fixed false -x 550 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 926 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 732 -y 126
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[7\] -fixed false -x 866 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1348 -y 160
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[7\] -fixed false -x 901 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[27\] -fixed false -x 674 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 927 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 619 -y 136
set_location -inst_name Controler_0/ADI_SPI_1/sdio_1 -fixed false -x 888 -y 100
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_822_i -fixed false -x 902 -y 102
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[15\] -fixed false -x 686 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 505 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1184 -y 141
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[11\] -fixed false -x 845 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[7\] -fixed false -x 661 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2\[6\] -fixed false -x 898 -y 111
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[4\] -fixed false -x 541 -y 100
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0_0 -fixed false -x 853 -y 108
set_location -inst_name Controler_0/ADI_SPI_1/sclk -fixed false -x 905 -y 103
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 766 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1326 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 657 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 667 -y 135
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[6\] -fixed false -x 919 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[3\] -fixed false -x 740 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 -fixed false -x 1364 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 822 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2\[2\] -fixed false -x 896 -y 111
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[24\] -fixed false -x 678 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set -fixed false -x 1150 -y 169
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[10\] -fixed false -x 844 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv\[31\] -fixed false -x 561 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMIIB1\[4\] -fixed false -x 683 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 613 -y 102
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[13\] -fixed false -x 843 -y 112
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[15\] -fixed false -x 957 -y 111
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[1\] -fixed false -x 498 -y 91
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[17\] -fixed false -x 756 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[35\] -fixed false -x 686 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 656 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[1\] -fixed false -x 929 -y 166
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 516 -y 84
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO_0\[10\] -fixed false -x 843 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1146 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[9\] -fixed false -x 626 -y 99
set_location -inst_name Controler_0/Command_Decoder_0/counter\[14\] -fixed false -x 746 -y 115
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data\[7\] -fixed false -x 768 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[0\] -fixed false -x 642 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[2\] -fixed false -x 866 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1189 -y 136
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[4\] -fixed false -x 589 -y 126
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 -fixed false -x 913 -y 102
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D -fixed false -x 777 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[34\] -fixed false -x 598 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 900 -y 153
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[14\] -fixed false -x 796 -y 111
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO\[1\] -fixed false -x 821 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1347 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[6\] -fixed false -x 764 -y 135
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[7\] -fixed false -x 830 -y 117
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[9\] -fixed false -x 693 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 652 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 -fixed false -x 1024 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 654 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1010 -y 151
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[23\] -fixed false -x 569 -y 97
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[0\] -fixed false -x 701 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10 -fixed false -x 948 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 709 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[13\] -fixed false -x 900 -y 174
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[1\] -fixed false -x 631 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 880 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 950 -y 157
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[9\] -fixed false -x 902 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 708 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 807 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 692 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[16\] -fixed false -x 966 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[39\] -fixed false -x 667 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[57\] -fixed false -x 1355 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 882 -y 154
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv\[31\] -fixed false -x 475 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 787 -y 141
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 112 -y 117
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b_1_sqmuxa_0_a4_0_a2_0_a2_0_a2_0_a4 -fixed false -x 517 -y 96
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_5_i_a2 -fixed false -x 507 -y 96
set_location -inst_name Controler_0/gpio_controler_0/un7_read_signal_0_a2_1 -fixed false -x 797 -y 114
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[9\] -fixed false -x 634 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[10\] -fixed false -x 925 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[7\] -fixed false -x 898 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[8\] -fixed false -x 1018 -y 127
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[0\] -fixed false -x 722 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[33\] -fixed false -x 617 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1666 -y 145
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 -fixed false -x 766 -y 114
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_a2\[9\] -fixed false -x 831 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 993 -y 118
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_RNO\[0\] -fixed false -x 877 -y 102
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[18\] -fixed false -x 630 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1122 -y 145
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 784 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1022 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_o2\[10\] -fixed false -x 495 -y 96
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[18\] -fixed false -x 796 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[26\] -fixed false -x 742 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 682 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 700 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[8\] -fixed false -x 1175 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 623 -y 106
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[9\] -fixed false -x 756 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 611 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1143 -y 181
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO\[8\] -fixed false -x 839 -y 123
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4_0\[10\] -fixed false -x 520 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[34\] -fixed false -x 667 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 633 -y 154
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[9\] -fixed false -x 609 -y 136
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[11\] -fixed false -x 1468 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 961 -y 156
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_0_a2_0 -fixed false -x 904 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[0\] -fixed false -x 886 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 647 -y 130
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_0\[4\] -fixed false -x 843 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[7\] -fixed false -x 759 -y 132
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[2\] -fixed false -x 866 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[12\] -fixed false -x 892 -y 169
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[9\] -fixed false -x 910 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 2032 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_RNO\[8\] -fixed false -x 890 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 743 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 -fixed false -x 910 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIA4C\[4\] -fixed false -x 634 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO -fixed false -x 885 -y 132
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[2\] -fixed false -x 936 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 649 -y 129
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_i_0\[4\] -fixed false -x 759 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 615 -y 99
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[2\] -fixed false -x 558 -y 109
set_location -inst_name Controler_0/ADI_SPI_1/counter_3\[3\] -fixed false -x 897 -y 105
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[29\] -fixed false -x 713 -y 133
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[1\] -fixed false -x 686 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 985 -y 159
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[29\] -fixed false -x 633 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[42\] -fixed false -x 892 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[25\] -fixed false -x 635 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2_0 -fixed false -x 881 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 760 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 756 -y 136
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4\[2\] -fixed false -x 844 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 757 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 640 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[14\] -fixed false -x 917 -y 115
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_0\[2\] -fixed false -x 845 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1192 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[11\] -fixed false -x 856 -y 145
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[38\] -fixed false -x 798 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[31\] -fixed false -x 664 -y 103
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[22\] -fixed false -x 935 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 2049 -y 207
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 521 -y 151
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[3\] -fixed false -x 799 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 693 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[11\] -fixed false -x 887 -y 130
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[8\] -fixed false -x 907 -y 174
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI9ABE1\[0\] -fixed false -x 710 -y 153
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[15\] -fixed false -x 899 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[4\] -fixed false -x 911 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[28\] -fixed false -x 881 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 714 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 718 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 693 -y 106
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[53\] -fixed false -x 1167 -y 153
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[15\] -fixed false -x 753 -y 118
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[33\] -fixed false -x 792 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[36\] -fixed false -x 668 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 991 -y 118
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_0_m2_RNIJKH41 -fixed false -x 806 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[16\] -fixed false -x 1217 -y 202
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 683 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[6\] -fixed false -x 1008 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1171 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 685 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1729 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[12\] -fixed false -x 865 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[5\] -fixed false -x 906 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[0\] -fixed false -x 862 -y 174
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[14\] -fixed false -x 889 -y 171
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[9\] -fixed false -x 846 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1377 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N -fixed false -x 1731 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[3\] -fixed false -x 947 -y 168
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 762 -y 99
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[8\] -fixed false -x 593 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 644 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 774 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 667 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 732 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 567 -y 100
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[2\] -fixed false -x 866 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 669 -y 153
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 603 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[15\] -fixed false -x 930 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[28\] -fixed false -x 691 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1051 -y 154
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 -fixed false -x 911 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[9\] -fixed false -x 904 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[31\] -fixed false -x 884 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO -fixed false -x 957 -y 135
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[9\] -fixed false -x 808 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[13\] -fixed false -x 1214 -y 202
set_location -inst_name Controler_0/Reset_Controler_0/un11_write_signal_0_a2_RNITAIU -fixed false -x 892 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 666 -y 112
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 820 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 730 -y 126
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2\[8\] -fixed false -x 889 -y 114
set_location -inst_name Controler_0/ADI_SPI_0/sclk -fixed false -x 872 -y 91
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[14\] -fixed false -x 698 -y 133
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 517 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[12\] -fixed false -x 896 -y 129
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 521 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 820 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[19\] -fixed false -x 571 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 638 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1726 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[18\] -fixed false -x 915 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[6\] -fixed false -x 647 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 691 -y 112
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[26\] -fixed false -x 638 -y 99
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed false -x 553 -y 127
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[2\] -fixed false -x 591 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 615 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1051 -y 159
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[0\] -fixed false -x 548 -y 103
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[4\] -fixed false -x 848 -y 123
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[7\] -fixed false -x 603 -y 136
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[28\] -fixed false -x 601 -y 126
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[4\] -fixed false -x 842 -y 129
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[10\] -fixed false -x 746 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 758 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 878 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[8\] -fixed false -x 1173 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 737 -y 103
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[28\] -fixed false -x 712 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 785 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 606 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[5\] -fixed false -x 789 -y 112
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[10\] -fixed false -x 821 -y 109
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 -fixed false -x 552 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set -fixed false -x 1031 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[10\] -fixed false -x 1092 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 672 -y 106
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[0\] -fixed false -x 697 -y 106
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[8\] -fixed false -x 597 -y 136
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 2350 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 527 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1049 -y 159
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[2\] -fixed false -x 813 -y 111
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[0\] -fixed false -x 862 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[18\] -fixed false -x 678 -y 100
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_a2_6\[2\] -fixed false -x 814 -y 126
set_location -inst_name UART_Protocol_0/mko_0/counter\[8\] -fixed false -x 320 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 691 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[1\] -fixed false -x 904 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[5\] -fixed false -x 1462 -y 193
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 -fixed false -x 1289 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 712 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1362 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIAR4T -fixed false -x 740 -y 129
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[20\] -fixed false -x 845 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1169 -y 142
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[14\] -fixed false -x 761 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1141 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 641 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 593 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[6\] -fixed false -x 880 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_1\[0\] -fixed false -x 851 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[1\] -fixed false -x 946 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 -fixed false -x 945 -y 132
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[33\] -fixed false -x 1029 -y 198
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_6_i_0_0_1_o2 -fixed false -x 505 -y 99
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[0\] -fixed false -x 808 -y 109
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[6\] -fixed false -x 848 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 761 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 510 -y 109
set_location -inst_name Controler_0/ADI_SPI_0/counter\[2\] -fixed false -x 842 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 653 -y 109
set_location -inst_name Controler_0/gpio_controler_0/m66_0_m2 -fixed false -x 877 -y 105
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable -fixed false -x 843 -y 109
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[9\] -fixed false -x 483 -y 97
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[23\] -fixed false -x 792 -y 115
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[6\] -fixed false -x 876 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 1538 -y 36
set_location -inst_name UART_Protocol_1/INV_1 -fixed false -x 862 -y 144
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO -fixed false -x 804 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO -fixed false -x 1364 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1356 -y 157
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[7\] -fixed false -x 924 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 -fixed false -x 705 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 647 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[0\] -fixed false -x 962 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[23\] -fixed false -x 900 -y 91
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO\[7\] -fixed false -x 828 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 602 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 770 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_4\[15\] -fixed false -x 940 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 634 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[4\] -fixed false -x 878 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[29\] -fixed false -x 882 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1352 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 816 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1346 -y 160
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[2\] -fixed false -x 540 -y 103
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[8\] -fixed false -x 929 -y 142
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 1054 -y 342
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[0\] -fixed false -x 559 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_0dflt -fixed false -x 829 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 638 -y 154
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_1\[9\] -fixed false -x 819 -y 123
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[31\] -fixed false -x 660 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 746 -y 127
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4\[6\] -fixed false -x 827 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 939 -y 160
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[2\] -fixed false -x 665 -y 141
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2\[2\] -fixed false -x 942 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 612 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 756 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 757 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[1\] -fixed false -x 703 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 818 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[33\] -fixed false -x 709 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[5\] -fixed false -x 1266 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 683 -y 106
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[20\] -fixed false -x 732 -y 91
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 -fixed false -x 698 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 905 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2\[9\] -fixed false -x 904 -y 168
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[8\] -fixed false -x 940 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[32\] -fixed false -x 714 -y 102
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[25\] -fixed false -x 641 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[31\] -fixed false -x 884 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 681 -y 124
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 1590 -y 198
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[0\] -fixed false -x 609 -y 129
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[32\] -fixed false -x 1174 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 691 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 787 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[11\] -fixed false -x 748 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[4\] -fixed false -x 481 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 711 -y 114
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_1\[5\] -fixed false -x 816 -y 117
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 -fixed false -x 715 -y 108
set_location -inst_name Controler_0/gpio_controler_0/state_reg_ns_i_i_a2\[1\] -fixed false -x 875 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[28\] -fixed false -x 917 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[26\] -fixed false -x 741 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[11\] -fixed false -x 926 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame -fixed false -x 967 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[3\] -fixed false -x 497 -y 97
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[12\] -fixed false -x 925 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 958 -y 157
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[19\] -fixed false -x 795 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 589 -y 124
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[15\] -fixed false -x 793 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[0\] -fixed false -x 1068 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[5\] -fixed false -x 1461 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[6\] -fixed false -x 693 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[10\] -fixed false -x 748 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 910 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1680 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[12\] -fixed false -x 753 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1133 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1042 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[15\] -fixed false -x 919 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1379 -y 160
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[32\] -fixed false -x 779 -y 138
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[13\] -fixed false -x 928 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 663 -y 130
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4\[3\] -fixed false -x 857 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 773 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1195 -y 138
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[5\] -fixed false -x 871 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 673 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 876 -y 154
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3\[1\] -fixed false -x 854 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[8\] -fixed false -x 938 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 500 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 872 -y 156
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[1\] -fixed false -x 671 -y 124
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed false -x 678 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 991 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1273 -y 154
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable -fixed false -x 987 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1692 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 698 -y 144
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[2\] -fixed false -x 556 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[26\] -fixed false -x 706 -y 127
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[22\] -fixed false -x 800 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[17\] -fixed false -x 653 -y 105
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[0\] -fixed false -x 598 -y 136
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_RNO\[0\] -fixed false -x 588 -y 132
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 510 -y 85
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i -fixed false -x 668 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[0\] -fixed false -x 908 -y 165
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 537 -y 106
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[11\] -fixed false -x 928 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[7\] -fixed false -x 672 -y 118
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[6\] -fixed false -x 702 -y 138
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 699 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1164 -y 138
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 1386 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 884 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1385 -y 157
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[10\] -fixed false -x 550 -y 115
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[9\] -fixed false -x 838 -y 123
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[14\] -fixed false -x 847 -y 97
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[7\] -fixed false -x 871 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed false -x 557 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[6\] -fixed false -x 703 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1361 -y 145
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[5\] -fixed false -x 967 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 643 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 911 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 505 -y 88
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[7\] -fixed false -x 698 -y 142
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 2193 -y 207
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[3\] -fixed false -x 831 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[8\] -fixed false -x 963 -y 181
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[0\] -fixed false -x 548 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1372 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 655 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[9\] -fixed false -x 673 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 744 -y 127
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 1980 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1044 -y 115
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[17\] -fixed false -x 608 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 657 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 -fixed false -x 719 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[9\] -fixed false -x 1273 -y 70
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[3\] -fixed false -x 536 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1665 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/un1_state_reg_9_i_0_0 -fixed false -x 890 -y 102
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0_0 -fixed false -x 502 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[3\] -fixed false -x 1204 -y 202
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[0\] -fixed false -x 598 -y 135
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[14\] -fixed false -x 473 -y 100
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[11\] -fixed false -x 832 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[4\] -fixed false -x 934 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 762 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 900 -y 150
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[18\] -fixed false -x 800 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 959 -y 157
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[6\] -fixed false -x 691 -y 117
set_location -inst_name UART_Protocol_0/mko_0/counter\[12\] -fixed false -x 324 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1040 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[8\] -fixed false -x 675 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1283 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[34\] -fixed false -x 686 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 627 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 749 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[16\] -fixed false -x 1457 -y 192
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO -fixed false -x 915 -y 165
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[26\] -fixed false -x 903 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 608 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1355 -y 160
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[12\] -fixed false -x 808 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[0\] -fixed false -x 861 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[1\] -fixed false -x 877 -y 108
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[13\] -fixed false -x 829 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[14\] -fixed false -x 891 -y 166
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[4\] -fixed false -x 868 -y 166
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[13\] -fixed false -x 733 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 -fixed false -x 1146 -y 169
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[19\] -fixed false -x 763 -y 145
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 734 -y 109
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[32\] -fixed false -x 656 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[12\] -fixed false -x 910 -y 174
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[22\] -fixed false -x 923 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[10\] -fixed false -x 826 -y 109
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[38\] -fixed false -x 647 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2_2\[13\] -fixed false -x 871 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 637 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[10\] -fixed false -x 949 -y 126
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIPK8E\[12\] -fixed false -x 700 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[17\] -fixed false -x 896 -y 168
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[11\] -fixed false -x 850 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 780 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 782 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1\[0\] -fixed false -x 444 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO -fixed false -x 940 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1285 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 696 -y 96
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_3\[5\] -fixed false -x 974 -y 133
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_1\[6\] -fixed false -x 927 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 703 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[3\] -fixed false -x 808 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1360 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_1\[0\] -fixed false -x 934 -y 117
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_5\[9\] -fixed false -x 894 -y 142
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[13\] -fixed false -x 890 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[15\] -fixed false -x 948 -y 111
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[4\] -fixed false -x 865 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 707 -y 130
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 787 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 -fixed false -x 1086 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1360 -y 145
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[7\] -fixed false -x 691 -y 133
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_i_1\[8\] -fixed false -x 826 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1011 -y 151
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[3\] -fixed false -x 807 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[12\] -fixed false -x 1020 -y 201
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[33\] -fixed false -x 690 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[9\] -fixed false -x 959 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[7\] -fixed false -x 672 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 653 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty -fixed false -x 719 -y 127
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_2\[8\] -fixed false -x 1169 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 622 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1388 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[22\] -fixed false -x 612 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 632 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1350 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[35\] -fixed false -x 717 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[6\] -fixed false -x 870 -y 166
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[1\] -fixed false -x 833 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1363 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[3\] -fixed false -x 857 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 710 -y 124
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[2\] -fixed false -x 686 -y 133
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[25\] -fixed false -x 802 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[26\] -fixed false -x 638 -y 100
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[4\] -fixed false -x 848 -y 124
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[11\] -fixed false -x 820 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 810 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[25\] -fixed false -x 679 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[5\] -fixed false -x 504 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1161 -y 166
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[10\] -fixed false -x 850 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 801 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[5\] -fixed false -x 864 -y 99
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[10\] -fixed false -x 844 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 770 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 735 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_2\[3\] -fixed false -x 864 -y 102
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[8\] -fixed false -x 755 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 727 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[9\] -fixed false -x 1271 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1728 -y 145
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[29\] -fixed false -x 743 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1193 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[2\] -fixed false -x 674 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[5\] -fixed false -x 720 -y 144
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0_i -fixed false -x 868 -y 96
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[3\] -fixed false -x 728 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[8\] -fixed false -x 922 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[3\] -fixed false -x 755 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1023 -y 153
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[13\] -fixed false -x 757 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[37\] -fixed false -x 749 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[10\] -fixed false -x 1102 -y 151
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[26\] -fixed false -x 769 -y 144
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[30\] -fixed false -x 610 -y 127
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[5\] -fixed false -x 530 -y 108
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4\[1\] -fixed false -x 494 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 780 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1027 -y 157
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 -fixed false -x 728 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[1\] -fixed false -x 890 -y 133
set_location -inst_name Controler_0/ADI_SPI_1/counter_3\[1\] -fixed false -x 895 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_1\[9\] -fixed false -x 846 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 699 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1390 -y 141
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv_0\[31\] -fixed false -x 493 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[25\] -fixed false -x 642 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 757 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 674 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1117 -y 181
set_location -inst_name UART_Protocol_1/mko_0/counter\[17\] -fixed false -x 344 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[9\] -fixed false -x 936 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 603 -y 106
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_i_0\[12\] -fixed false -x 848 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_m2\[8\] -fixed false -x 891 -y 108
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[0\] -fixed false -x 832 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[5\] -fixed false -x 658 -y 99
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[3\] -fixed false -x 876 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 725 -y 133
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 624 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 668 -y 135
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 -fixed false -x 834 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[16\] -fixed false -x 897 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 671 -y 136
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv\[31\] -fixed false -x 482 -y 90
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed false -x 682 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 690 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIO67S\[4\] -fixed false -x 1002 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[8\] -fixed false -x 927 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1154 -y 142
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_0_o2_RNI92PN -fixed false -x 805 -y 108
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[20\] -fixed false -x 830 -y 100
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNI92OL\[2\] -fixed false -x 555 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[11\] -fixed false -x 915 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 781 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1684 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[11\] -fixed false -x 1301 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[16\] -fixed false -x 649 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_m2\[12\] -fixed false -x 915 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[9\] -fixed false -x 1117 -y 124
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[25\] -fixed false -x 768 -y 144
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e -fixed false -x 888 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 640 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[39\] -fixed false -x 691 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 703 -y 130
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed false -x 544 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 823 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 786 -y 151
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[5\] -fixed false -x 825 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[14\] -fixed false -x 976 -y 172
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[5\] -fixed false -x 1460 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[24\] -fixed false -x 685 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[15\] -fixed false -x 893 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 681 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_10_7dflt -fixed false -x 838 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set -fixed false -x 945 -y 160
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 614 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[2\] -fixed false -x 871 -y 103
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[10\] -fixed false -x 874 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 984 -y 160
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[3\] -fixed false -x 707 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[27\] -fixed false -x 607 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[1\] -fixed false -x 877 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 694 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 624 -y 156
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[37\] -fixed false -x 644 -y 103
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[5\] -fixed false -x 805 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q\[18\] -fixed false -x 691 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 592 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1692 -y 150
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[14\] -fixed false -x 837 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1369 -y 160
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[25\] -fixed false -x 938 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1171 -y 138
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI62IB1\[0\] -fixed false -x 685 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 595 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[18\] -fixed false -x 980 -y 172
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[26\] -fixed false -x 927 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 788 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 679 -y 123
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0_a2_2\[4\] -fixed false -x 929 -y 111
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 734 -y 151
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[31\] -fixed false -x 479 -y 97
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 -fixed false -x 554 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1684 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[17\] -fixed false -x 814 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[5\] -fixed false -x 815 -y 145
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[30\] -fixed false -x 488 -y 91
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 -fixed false -x 539 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[16\] -fixed false -x 893 -y 91
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[12\] -fixed false -x 710 -y 139
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[7\] -fixed false -x 804 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1391 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1185 -y 141
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[0\] -fixed false -x 904 -y 118
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 294 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[9\] -fixed false -x 1171 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 691 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/counter\[15\] -fixed false -x 747 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[17\] -fixed false -x 906 -y 133
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[2\] -fixed false -x 872 -y 117
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed false -x 540 -y 126
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[39\] -fixed false -x 604 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 677 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1185 -y 136
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[15\] -fixed false -x 876 -y 99
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_1\[6\] -fixed false -x 1263 -y 133
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[11\] -fixed false -x 821 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2_1\[15\] -fixed false -x 933 -y 114
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2\[24\] -fixed false -x 756 -y 138
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 737 -y 109
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[22\] -fixed false -x 899 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[11\] -fixed false -x 678 -y 103
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 783 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 744 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[6\] -fixed false -x 1306 -y 124
set_location -inst_name USB_3_Protocol_0/Synchronizer_0/Chain\[1\] -fixed false -x 649 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 744 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3\[2\] -fixed false -x 962 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1386 -y 159
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[12\] -fixed false -x 885 -y 126
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0_0\[12\] -fixed false -x 822 -y 105
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 517 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 683 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 695 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 751 -y 135
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T\[4\] -fixed false -x 914 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG -fixed false -x 1192 -y 135
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 -fixed false -x 705 -y 105
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO\[5\] -fixed false -x 822 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 690 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[13\] -fixed false -x 939 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 731 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[3\] -fixed false -x 1270 -y 136
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[1\] -fixed false -x 542 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[4\] -fixed false -x 1454 -y 192
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_RNO\[2\] -fixed false -x 891 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[2\] -fixed false -x 631 -y 126
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[5\] -fixed false -x 540 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa_i_0_0_a4_0_0 -fixed false -x 525 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1368 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1195 -y 136
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3_1\[0\] -fixed false -x 768 -y 108
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[11\] -fixed false -x 1138 -y 150
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[5\] -fixed false -x 886 -y 103
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[35\] -fixed false -x 1354 -y 156
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[0\] -fixed false -x 782 -y 112
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[8\] -fixed false -x 869 -y 174
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed false -x 549 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[6\] -fixed false -x 885 -y 124
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 -fixed false -x 596 -y 135
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[9\] -fixed false -x 635 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[13\] -fixed false -x 1572 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1281 -y 124
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[49\] -fixed false -x 1442 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[12\] -fixed false -x 940 -y 169
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F\[19\] -fixed false -x 760 -y 144
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 108 -y 279
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0_a2\[10\] -fixed false -x 882 -y 114
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 -fixed false -x 762 -y 96
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[3\] -fixed false -x 548 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1382 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[38\] -fixed false -x 644 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/un11_write_signal_0_a2 -fixed false -x 882 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 541 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 686 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 805 -y 142
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[17\] -fixed false -x 934 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 643 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 745 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 732 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 911 -y 160
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[24\] -fixed false -x 626 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_CDb -fixed false -x 766 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 684 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[5\] -fixed false -x 929 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 968 -y 156
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4\[0\] -fixed false -x 549 -y 111
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed false -x 690 -y 141
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[3\] -fixed false -x 547 -y 103
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[4\] -fixed false -x 749 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 536 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 756 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[7\] -fixed false -x 935 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1668 -y 145
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[37\] -fixed false -x 1193 -y 156
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1\[0\] -fixed false -x 1054 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[38\] -fixed false -x 754 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1149 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 950 -y 154
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_i_a2\[0\] -fixed false -x 888 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1389 -y 141
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 -fixed false -x 915 -y 102
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data\[20\] -fixed false -x 680 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 748 -y 102
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[28\] -fixed false -x 715 -y 139
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[9\] -fixed false -x 925 -y 169
set_location -inst_name UART_Protocol_1/mko_0/counter\[16\] -fixed false -x 343 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 960 -y 150
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[7\] -fixed false -x 816 -y 112
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_RNO\[4\] -fixed false -x 758 -y 111
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 617 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 771 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1046 -y 160
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 971 -y 151
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[16\] -fixed false -x 610 -y 132
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[12\] -fixed false -x 877 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[0\] -fixed false -x 928 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1049 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 738 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[7\] -fixed false -x 1092 -y 133
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_4_a2_0\[6\] -fixed false -x 846 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[26\] -fixed false -x 879 -y 133
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 769 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 630 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 656 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1687 -y 151
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 -fixed false -x 893 -y 84
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[0\] -fixed false -x 820 -y 127
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 -fixed false -x 798 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 1389 -y 159
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[9\] -fixed false -x 553 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[9\] -fixed false -x 626 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 705 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[3\] -fixed false -x 880 -y 103
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 619 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[0\] -fixed false -x 756 -y 135
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[18\] -fixed false -x 611 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[33\] -fixed false -x 750 -y 135
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER -fixed false -x 809 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8GR1\[0\] -fixed false -x 564 -y 105
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_1_0_a4_0_a2_0_a2_0_a2_0_a4 -fixed false -x 510 -y 96
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[30\] -fixed false -x 487 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 324 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 432 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 1968 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 1092 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 876 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 2076 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 2400 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 396 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 2148 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1896 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 2112 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 2364 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 1236 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 324 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 468 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 1344 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 0 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 732 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 2040 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 1788 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 2292 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 1524 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 2076 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 2112 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1704 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 2364 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 2040 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 324 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 108 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 2112 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 1788 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 1272 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 1668 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 1416 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 108 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 948 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 468 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 1932 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 1020 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 624 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 1200 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 696 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 504 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 432 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 2148 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 468 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 1164 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 108 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 324 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 1164 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 1968 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 1632 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 732 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 840 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 660 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 2040 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 468 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 732 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1416 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 1272 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 1092 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 540 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1236 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 1596 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 1128 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 1932 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 660 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 1968 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 540 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 2436 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1488 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 2184 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 984 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 912 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 2148 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 1968 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1056 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 2400 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 1704 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 840 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 504 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 2148 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 2076 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 2256 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 804 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1596 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 732 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 2292 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 540 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 1416 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 2040 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 1668 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1020 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 2040 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1344 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 1968 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 696 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 660 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 2148 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 1200 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 1488 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 432 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 504 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 1164 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 1968 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 1560 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 2184 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 912 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 1416 -y 68
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 -fixed false -x 696 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 1704 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 912 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 1236 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 1632 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 984 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 2436 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 1788 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 1200 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 1020 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 804 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 1632 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 2004 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 1632 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 2436 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 1164 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 2328 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 108 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 1968 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 1092 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 1560 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 540 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 540 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 252 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 288 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 948 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 432 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 876 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 2256 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 948 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 660 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 1416 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 1896 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 180 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 2220 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1128 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1164 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 2436 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 660 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1164 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 1596 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 1524 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1632 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 2040 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 252 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 468 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 216 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 1932 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 2220 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 360 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 876 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 768 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 768 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 396 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 732 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1272 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 1128 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 1452 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 696 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 804 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 216 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 180 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 1128 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 1452 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 1824 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 36 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 804 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 1896 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 432 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 396 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1560 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 1020 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 1128 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 1524 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 1308 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 1020 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1128 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 2400 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 144 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 912 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 2040 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1236 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 1452 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 180 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 1452 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 1452 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 180 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1380 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1236 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 468 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 504 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 1056 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 1596 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 2220 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 2256 -y 206
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 -fixed false -x 948 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 588 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 1632 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 1824 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 1092 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 288 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1308 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 2004 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 1596 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 72 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 1788 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1632 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 360 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 324 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 840 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 1932 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 108 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 1092 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 2004 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 1560 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 2112 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 1380 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 216 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1308 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 2364 -y 260
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 -fixed false -x 804 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 1236 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 1932 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 1968 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 288 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1380 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 984 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 1752 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 1308 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 2148 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 588 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 396 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 468 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1824 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 216 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 768 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 1596 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 288 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 2292 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 396 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 1968 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 1344 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 504 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 396 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 540 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 1860 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 1488 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 1932 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 2184 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 624 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 2256 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 1308 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 2004 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 2040 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 624 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1344 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 540 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 1524 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 2112 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 1524 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 1236 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 840 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 696 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 468 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 2040 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 1344 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 504 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 180 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 2220 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 144 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 1308 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 2400 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1092 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 1932 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 1452 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 1092 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 1968 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1308 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 624 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 468 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 1488 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 1164 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1704 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 504 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 1560 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 1272 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 1200 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 624 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 72 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 1380 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 432 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 108 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 1788 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 1668 -y 341
set_location -inst_name Controler_0/REGISTERS_0/memory_memory_0_0 -fixed false -x 840 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1524 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 2328 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 324 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 1896 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 948 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 660 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 1668 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 2004 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 1668 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 1128 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 588 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 876 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 432 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 984 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 180 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 1668 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 912 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 2292 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 696 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 2148 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 1632 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 1788 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 1668 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1056 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 1968 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 1632 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1788 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 1056 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 180 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 2328 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 1272 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 1860 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 2220 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 1272 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 1200 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 1860 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 1824 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 1128 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 876 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 1860 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 504 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 1488 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 1020 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 948 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 1416 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 2364 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 660 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 1380 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 288 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 2256 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 2148 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 2184 -y 260
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 732 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 624 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 2112 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 1488 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 36 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 1308 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 1236 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 1860 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 2004 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 2076 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 504 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 1824 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 1824 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 1824 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 984 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 768 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 1704 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 432 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 1968 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 768 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 912 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 252 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 1752 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 1704 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1752 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 324 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 588 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 324 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 1860 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 360 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 912 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 984 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 540 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 324 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 2292 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 216 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 804 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 144 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 216 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 1596 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 2184 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 1560 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 1380 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1752 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 1668 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 288 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 732 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 1704 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 360 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 1020 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 912 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 1896 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 1272 -y 368
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 -fixed false -x 1056 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 1788 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 1452 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 1824 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 912 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 876 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 72 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 1968 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 1308 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 840 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 1488 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 2112 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 1896 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 2040 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1236 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 1704 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 732 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 2040 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 1632 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 2004 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 804 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 2148 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 1272 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 108 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1092 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1164 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 2292 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 1092 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 984 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 1788 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 948 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 1752 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 984 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 396 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 360 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 0 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 948 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 840 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 252 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 1380 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 588 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 1416 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 1488 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 1668 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 1344 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 804 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 1752 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 1824 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 948 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 2184 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 2292 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 768 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1524 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 36 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 2148 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 396 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 2148 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 660 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1164 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 1896 -y 14
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 -fixed false -x 876 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 432 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1164 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 1668 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 1704 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 1632 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 624 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 396 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 324 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 2112 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 1416 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 288 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 1416 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 1056 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 624 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1488 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 2364 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 1344 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 840 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 180 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 216 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 624 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 2328 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 660 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 984 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 1416 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 1380 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 876 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1272 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 180 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 624 -y 314
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 -fixed false -x 768 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 2400 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 1380 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 504 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 252 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 1932 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 504 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 2292 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 696 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 1752 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 840 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 876 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 1860 -y 287
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 -fixed false -x 732 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 36 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 1932 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 540 -y 260
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 660 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 2256 -y 149
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 732 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 588 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 912 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 1056 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 2184 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 1056 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 1272 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 588 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 252 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 396 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1824 -y 149
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 696 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 1788 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 2220 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 2184 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 588 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 1344 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 108 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 1668 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 984 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 1788 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 1524 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1056 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 1020 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 1596 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 1236 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 876 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 1380 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1344 -y 179
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 -fixed false -x 912 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 2328 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 324 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 504 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 1932 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 1200 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 1236 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1272 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 1272 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 1788 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 1704 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 2148 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 1488 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 1896 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1200 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 288 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 252 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 876 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 468 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 2004 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 1896 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 2220 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 2220 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1524 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 396 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 2256 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 1824 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 1752 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 1344 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 1788 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 1752 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 1896 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 72 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 660 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 2220 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 2220 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 72 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 1752 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 2364 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 396 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1308 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 36 -y 206
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 588 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 1128 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1200 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 1932 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 468 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 108 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 72 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 252 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1452 -y 149
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 540 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 1272 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 360 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1272 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 1704 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 1236 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 1860 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 732 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 1596 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 624 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 588 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 840 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 1560 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1596 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 2004 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1668 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 768 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 1632 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 2112 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 2076 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 1860 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 1164 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 1524 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 1020 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 360 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 1896 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 804 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 252 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 1380 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 2076 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1200 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 1308 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 2040 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 180 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 768 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 1200 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 1860 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 588 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 144 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 876 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 216 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 2004 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 144 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 1128 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 2328 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 288 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 360 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 2112 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 432 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 2436 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 2400 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 1704 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 2184 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 1860 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 2004 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 804 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 660 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 180 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 36 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 216 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 360 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 948 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 912 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 1668 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 360 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 0 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 1824 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 2148 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 768 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 144 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 1164 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 1308 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 804 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 216 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 540 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1020 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 1524 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 948 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1860 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 1200 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 2184 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 624 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 912 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 252 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 1932 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 1056 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 216 -y 14
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 -fixed false -x 1092 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 2436 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 432 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 768 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 1488 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 1788 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 360 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 1896 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 1452 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 1752 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 72 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 2328 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 588 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 1452 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 324 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 288 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 432 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1932 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 2076 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 840 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1092 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 1704 -y 314
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 -fixed false -x 804 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 2256 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 1128 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 2076 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 768 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 2076 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 72 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 2292 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 1752 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 1524 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 540 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 1752 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 2364 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 1896 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 1560 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 768 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 36 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 1092 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 468 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 660 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 1752 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 1560 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 2256 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 72 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 2112 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 144 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 696 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 840 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 1596 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 1596 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 540 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 1416 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 2112 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 1056 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 1524 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 804 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 1380 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 288 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1056 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 2328 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 948 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 468 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1128 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 1344 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 2292 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 2004 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 1056 -y 368
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 696 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1416 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 1308 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 1380 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 360 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 1860 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 2076 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 588 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 36 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 1524 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 2184 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 0 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1452 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 2076 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 2364 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 2400 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 2328 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 696 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 288 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 504 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 72 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 1668 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 1308 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 252 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 2112 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 36 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 1200 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 984 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 732 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 2184 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 984 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 0 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1200 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 180 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 984 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 732 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1560 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 2328 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 1560 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 696 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 840 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 984 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 1896 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 2076 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 2076 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 108 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1344 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1164 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 2076 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 1824 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 540 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 396 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 2256 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 1128 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 2364 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 144 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1452 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 144 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 1452 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 1020 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 72 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1488 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 2292 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 2004 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1416 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 144 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 1164 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 1092 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 2220 -y 179
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 -fixed false -x 468 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 2256 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1092 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 1560 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1020 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 1704 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 36 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 1632 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 1824 -y 95
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 -fixed false -x 660 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1968 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 252 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 948 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1236 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 108 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 1344 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 912 -y 206
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 624 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 1344 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 2112 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 732 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 1416 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 876 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 2040 -y 14
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 -fixed false -x 432 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 2040 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 2220 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1596 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 504 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 1128 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 696 -y 41
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 -fixed false -x 804 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 1632 -y 368
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 -fixed false -x 624 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 1380 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1560 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 1020 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 588 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 948 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 1932 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 1596 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 1056 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 2004 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 1560 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 696 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1200 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 216 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 360 -y 341
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 -fixed false -x 768 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 396 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 1488 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 1452 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 432 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 1488 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 1236 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 0 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 840 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 2400 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 2400 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 324 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 876 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 1020 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 1860 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 288 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 324 -y 179
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71 -fixed false -x 672 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 -fixed false -x 937 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 648 -y 132
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_681 -fixed false -x 684 -y 132
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_796 -fixed false -x 936 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I -fixed false -x 732 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 -fixed false -x 1032 -y 159
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_682 -fixed false -x 780 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C\[10\] -fixed false -x 1200 -y 201
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 -fixed false -x 903 -y 108
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3\[8\] -fixed false -x 456 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 744 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3\[8\] -fixed false -x 744 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J -fixed false -x 1680 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC -fixed false -x 1272 -y 153
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_802 -fixed false -x 1251 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNILMV7 -fixed false -x 816 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 -fixed false -x 940 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1764 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 828 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA -fixed false -x 660 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1147 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFUB94\[8\] -fixed false -x 648 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIJ56I -fixed false -x 648 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1053 -y 159
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI122A2\[8\] -fixed false -x 659 -y 105
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3 -fixed false -x 888 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01 -fixed false -x 720 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\] -fixed false -x 852 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIAP4E -fixed false -x 516 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1356 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2\[8\] -fixed false -x 648 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V -fixed false -x 783 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 -fixed false -x 1368 -y 159
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2 -fixed false -x 1164 -y 123
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNI96RV9\[1\] -fixed false -x 876 -y 90
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIP69J\[8\] -fixed false -x 792 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 960 -y 153
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD -fixed false -x 732 -y 108
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 780 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1\[8\] -fixed false -x 552 -y 96
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNI9IIT4\[1\] -fixed false -x 912 -y 105
set_location -inst_name Controler_0/ADI_SPI_1/un1_counter_s_1_1946 -fixed false -x 888 -y 105
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3 -fixed false -x 924 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 -fixed false -x 1140 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 -fixed false -x 1104 -y 165
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_680 -fixed false -x 504 -y 105
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3 -fixed false -x 972 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1 -fixed false -x 888 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3_0 -fixed false -x 708 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1716 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1943 -fixed false -x 903 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 720 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 -fixed false -x 744 -y 105
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0 -fixed false -x 312 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1340 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I -fixed false -x 1152 -y 165
set_location -inst_name Controler_0/ADI_SPI_0/un1_counter_s_1_1945 -fixed false -x 840 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 924 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1344 -y 159
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy\[0\] -fixed false -x 795 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 900 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3\[8\] -fixed false -x 672 -y 144
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G -fixed false -x 547 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 780 -y 96
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 -fixed false -x 768 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 -fixed false -x 900 -y 159
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 -fixed false -x 516 -y 105
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0 -fixed false -x 327 -y 150
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy -fixed false -x 1069 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1128 -y 165
set_location -inst_name Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_804 -fixed false -x 1260 -y 132
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_803 -fixed false -x 864 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3 -fixed false -x 720 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0\[10\] -fixed false -x 961 -y 171
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB\[31\] -fixed false -x 864 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIACDI -fixed false -x 792 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1164 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1536 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU\[8\] -fixed false -x 636 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 -fixed false -x 528 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1008 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 984 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL -fixed false -x 612 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I_0 -fixed false -x 720 -y 132
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C\[8\] -fixed false -x 684 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE -fixed false -x 1167 -y 141
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 -fixed false -x 924 -y 126
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_683 -fixed false -x 540 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 972 -y 135
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED -fixed false -x 852 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1089 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI8M7M -fixed false -x 636 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 756 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 -fixed false -x 888 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A -fixed false -x 651 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 552 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 -fixed false -x 1656 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34 -fixed false -x 684 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_s_797 -fixed false -x 864 -y 165
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 -fixed false -x 951 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 -fixed false -x 888 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1512 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 -fixed false -x 915 -y 171
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer_s_799 -fixed false -x 948 -y 165
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3 -fixed false -x 1080 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG -fixed false -x 768 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M -fixed false -x 1038 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_684 -fixed false -x 612 -y 135
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1942 -fixed false -x 732 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 516 -y 150
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 -fixed false -x 903 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI7M3G -fixed false -x 528 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 864 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1260 -y 135
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_cry_cy\[0\] -fixed false -x 856 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 732 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1257 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1660 -y 141
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy -fixed false -x 1068 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1140 -y 180
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1944 -fixed false -x 927 -y 108
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N -fixed false -x 504 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 636 -y 132
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 720 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1020 -y 123
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72\[8\] -fixed false -x 804 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 -fixed false -x 1332 -y 141
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_800 -fixed false -x 937 -y 174
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2 -fixed false -x 1248 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 624 -y 153
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM -fixed false -x 1032 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 864 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1276 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q -fixed false -x 492 -y 105
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNIPN52A\[31\] -fixed false -x 900 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 -fixed false -x 987 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 792 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA -fixed false -x 1368 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1301 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 696 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_s_798 -fixed false -x 900 -y 165
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S -fixed false -x 624 -y 108
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 648 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI -fixed false -x 924 -y 159
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 -fixed false -x 492 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B -fixed false -x 768 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1\[8\] -fixed false -x 456 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1104 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 672 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 -fixed false -x 936 -y 165
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 804 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1116 -y 144
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2 -fixed false -x 1008 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 732 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1176 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 -fixed false -x 636 -y 108
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 756 -y 123
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_cry_cy\[0\] -fixed false -x 807 -y 108
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy\[0\] -fixed false -x 831 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 876 -y 159
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_801 -fixed false -x 917 -y 174
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[27\] -fixed false -x 1020 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[35\] -fixed false -x 1635 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[22\] -fixed false -x 1647 -y 201
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[33\] -fixed false -x 877 -y 309
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[49\] -fixed false -x 1899 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[21\] -fixed false -x 198 -y 282
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[20\] -fixed false -x 1639 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[2\] -fixed false -x 1539 -y 36
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[43\] -fixed false -x 591 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[54\] -fixed false -x 223 -y 201
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[59\] -fixed false -x 255 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[55\] -fixed false -x 543 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[37\] -fixed false -x 2259 -y 144
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[0\] -fixed false -x 735 -y 207
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[3\] -fixed false -x 1755 -y 234
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[56\] -fixed false -x 2172 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[32\] -fixed false -x 216 -y 201
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[1\] -fixed false -x 2187 -y 207
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[42\] -fixed false -x 732 -y 207
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[41\] -fixed false -x 627 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[40\] -fixed false -x 1644 -y 201
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[18\] -fixed false -x 1167 -y 255
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux -fixed false -x 660 -y 141
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[16\] -fixed false -x 2224 -y 282
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[48\] -fixed false -x 2184 -y 282
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[19\] -fixed false -x 2184 -y 207
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[9\] -fixed false -x 955 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[58\] -fixed false -x 629 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[4\] -fixed false -x 1935 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[52\] -fixed false -x 2256 -y 144
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[8\] -fixed false -x 1443 -y 309
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[53\] -fixed false -x 1027 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[51\] -fixed false -x 1932 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[6\] -fixed false -x 1752 -y 234
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[17\] -fixed false -x 1896 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[5\] -fixed false -x 540 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[50\] -fixed false -x 243 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[26\] -fixed false -x 1541 -y 36
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux -fixed false -x 552 -y 132
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[11\] -fixed false -x 948 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[10\] -fixed false -x 1277 -y 69
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[7\] -fixed false -x 279 -y 60
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[24\] -fixed false -x 202 -y 282
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[38\] -fixed false -x 1935 -y 315
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[57\] -fixed false -x 1272 -y 69
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[25\] -fixed false -x 588 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[36\] -fixed false -x 1441 -y 309
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[23\] -fixed false -x 1932 -y 315
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[34\] -fixed false -x 1164 -y 255
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[39\] -fixed false -x 240 -y 117
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 -fixed false -x 583 -y 121
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 -fixed false -x 1741 -y 121
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 -fixed false -x 1747 -y 121
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 -fixed false -x 577 -y 94
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 -fixed false -x 583 -y 94
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 -fixed false -x 1741 -y 67
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 -fixed false -x 1747 -y 40
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 -fixed false -x 1747 -y 205
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 -fixed false -x 583 -y 178
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 -fixed false -x 1741 -y 178
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 -fixed false -x 577 -y 148
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 -fixed false -x 583 -y 148
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 -fixed false -x 1741 -y 148
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 -fixed false -x 1747 -y 148
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 -fixed false -x 577 -y 121
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 -fixed false -x 582 -y 366
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 -fixed false -x 1741 -y 366
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 -fixed false -x 1747 -y 312
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 -fixed false -x 576 -y 285
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 -fixed false -x 582 -y 285
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 -fixed false -x 1741 -y 285
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 -fixed false -x 1747 -y 285
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 -fixed false -x 576 -y 258
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 -fixed false -x 582 -y 258
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 -fixed false -x 1741 -y 258
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 -fixed false -x 1747 -y 258
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 -fixed false -x 576 -y 231
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 -fixed false -x 1747 -y 366
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 -fixed false -x 582 -y 231
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 -fixed false -x 1741 -y 231
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 -fixed false -x 1747 -y 231
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 -fixed false -x 576 -y 204
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 -fixed false -x 582 -y 204
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 -fixed false -x 1741 -y 204
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 -fixed false -x 1747 -y 204
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 -fixed false -x 576 -y 177
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 -fixed false -x 582 -y 177
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 -fixed false -x 1741 -y 177
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 -fixed false -x 576 -y 339
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 -fixed false -x 1747 -y 177
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 -fixed false -x 576 -y 147
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 -fixed false -x 582 -y 147
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 -fixed false -x 1741 -y 147
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 -fixed false -x 1747 -y 147
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 -fixed false -x 576 -y 120
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 -fixed false -x 582 -y 120
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 -fixed false -x 1741 -y 120
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 -fixed false -x 1747 -y 120
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 -fixed false -x 576 -y 93
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 -fixed false -x 582 -y 339
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 -fixed false -x 582 -y 93
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 -fixed false -x 1741 -y 93
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 -fixed false -x 1747 -y 93
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 -fixed false -x 576 -y 66
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 -fixed false -x 582 -y 66
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 -fixed false -x 1741 -y 66
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 -fixed false -x 1747 -y 66
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 -fixed false -x 576 -y 39
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 -fixed false -x 582 -y 39
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 -fixed false -x 1741 -y 39
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 -fixed false -x 1741 -y 339
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 -fixed false -x 1747 -y 39
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 -fixed false -x 576 -y 12
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 -fixed false -x 582 -y 12
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 -fixed false -x 1741 -y 12
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 -fixed false -x 1747 -y 12
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 -fixed false -x 1747 -y 339
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 -fixed false -x 576 -y 312
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 -fixed false -x 582 -y 312
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 -fixed false -x 1741 -y 312
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 -fixed false -x 576 -y 148
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 -fixed false -x 582 -y 148
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 -fixed false -x 576 -y 121
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 -fixed false -x 582 -y 121
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4 -fixed false -x 576 -y 94
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5 -fixed false -x 582 -y 94
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]/U0_RGB1_RGB0 -fixed false -x 577 -y 147
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]/U0_RGB1_RGB1 -fixed false -x 583 -y 147
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]/U0_RGB1_RGB2 -fixed false -x 577 -y 120
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]/U0_RGB1_RGB3 -fixed false -x 583 -y 120
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]/U0_RGB1_RGB4 -fixed false -x 577 -y 93
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_RNI23CB\[1\]/U0_RGB1_RGB5 -fixed false -x 583 -y 93
set_location -inst_name I_1/U0_RGB1_RGB0 -fixed false -x 579 -y 93
set_location -inst_name I_1/U0_RGB1_RGB1 -fixed false -x 585 -y 93
set_location -inst_name USB_3_Protocol_0/Synchronizer_0/Chain_inferred_clock_RNIQM6D\[1\]/U0_RGB1_RGB0 -fixed false -x 586 -y 95
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 -fixed false -x 1168 -y 163
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 -fixed false -x 1164 -y 163
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB\[31\]_CC_0 -fixed false -x 864 -y 89
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB\[31\]_CC_1 -fixed false -x 876 -y 89
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB\[31\]_CC_2 -fixed false -x 888 -y 89
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNI96RV9\[1\]_CC_0 -fixed false -x 876 -y 92
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNI96RV9\[1\]_CC_1 -fixed false -x 888 -y 92
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNI96RV9\[1\]_CC_2 -fixed false -x 900 -y 92
set_location -inst_name Controler_0/ADI_SPI_0/un1_counter_s_1_1945_CC_0 -fixed false -x 840 -y 89
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNIPN52A\[31\]_CC_0 -fixed false -x 900 -y 101
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNIPN52A\[31\]_CC_1 -fixed false -x 912 -y 101
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNIPN52A\[31\]_CC_2 -fixed false -x 924 -y 101
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNI9IIT4\[1\]_CC_0 -fixed false -x 912 -y 107
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNI9IIT4\[1\]_CC_1 -fixed false -x 924 -y 107
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNI9IIT4\[1\]_CC_2 -fixed false -x 936 -y 107
set_location -inst_name Controler_0/ADI_SPI_1/un1_counter_s_1_1946_CC_0 -fixed false -x 888 -y 107
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1942_CC_0 -fixed false -x 732 -y 116
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1942_CC_1 -fixed false -x 744 -y 116
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1942_CC_2 -fixed false -x 756 -y 116
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 -fixed false -x 732 -y 110
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72\[8\]_CC_0 -fixed false -x 804 -y 98
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 804 -y 101
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 -fixed false -x 768 -y 116
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIP69J\[8\]_CC_0 -fixed false -x 792 -y 119
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 780 -y 119
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy\[0\]_CC_0 -fixed false -x 795 -y 125
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy\[0\]_CC_1 -fixed false -x 804 -y 125
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy\[0\]_CC_0 -fixed false -x 831 -y 128
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy\[0\]_CC_1 -fixed false -x 840 -y 128
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1943_CC_0 -fixed false -x 903 -y 119
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1943_CC_1 -fixed false -x 912 -y 119
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1944_CC_0 -fixed false -x 927 -y 110
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1944_CC_1 -fixed false -x 936 -y 110
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 -fixed false -x 903 -y 116
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 -fixed false -x 912 -y 116
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 -fixed false -x 903 -y 110
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 -fixed false -x 912 -y 110
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_cry_cy\[0\]_CC_0 -fixed false -x 856 -y 116
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_cry_cy\[0\]_CC_0 -fixed false -x 807 -y 110
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_796_CC_0 -fixed false -x 936 -y 182
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_s_798_CC_0 -fixed false -x 900 -y 167
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer_s_799_CC_0 -fixed false -x 948 -y 167
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_s_797_CC_0 -fixed false -x 864 -y 167
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_s_797_CC_1 -fixed false -x 876 -y 167
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C\[10\]_CC_0 -fixed false -x 1200 -y 203
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C\[10\]_CC_1 -fixed false -x 1212 -y 203
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0\[10\]_CC_0 -fixed false -x 961 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0\[10\]_CC_1 -fixed false -x 972 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 -fixed false -x 940 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 -fixed false -x 948 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_2 -fixed false -x 960 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 -fixed false -x 936 -y 167
set_location -inst_name Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 -fixed false -x 915 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 -fixed false -x 924 -y 173
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_801_CC_0 -fixed false -x 917 -y 176
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_801_CC_1 -fixed false -x 924 -y 176
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_801_CC_2 -fixed false -x 936 -y 176
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_800_CC_0 -fixed false -x 937 -y 176
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_803_CC_0 -fixed false -x 864 -y 173
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_803_CC_1 -fixed false -x 876 -y 173
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_802_CC_0 -fixed false -x 1251 -y 203
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_802_CC_1 -fixed false -x 1260 -y 203
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 -fixed false -x 1656 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 -fixed false -x 1668 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 -fixed false -x 1680 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 -fixed false -x 1692 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1716 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1728 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1764 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1776 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1660 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1668 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 -fixed false -x 900 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 -fixed false -x 912 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 -fixed false -x 924 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 -fixed false -x 936 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 864 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 876 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 864 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 876 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 876 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 888 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 -fixed false -x 1140 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 -fixed false -x 1152 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 -fixed false -x 1167 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 -fixed false -x 1176 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1176 -y 137
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1188 -y 137
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1276 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1284 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1147 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1152 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 -fixed false -x 1332 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 -fixed false -x 1344 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 -fixed false -x 1368 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 -fixed false -x 1380 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1512 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1524 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1536 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1548 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1340 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1344 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1260 -y 137
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1272 -y 137
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 924 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 936 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1164 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1176 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 972 -y 137
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 984 -y 137
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 -fixed false -x 1368 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 -fixed false -x 1380 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 -fixed false -x 1272 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 -fixed false -x 1284 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1344 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1356 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1356 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1368 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1301 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1308 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 -fixed false -x 937 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 -fixed false -x 948 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 -fixed false -x 651 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 -fixed false -x 660 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 624 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 636 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 516 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 528 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 960 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 972 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 -fixed false -x 1032 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 -fixed false -x 1044 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 -fixed false -x 1038 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 -fixed false -x 1044 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1116 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1128 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1020 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1032 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1053 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1056 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_2 -fixed false -x 1068 -y 161
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 -fixed false -x 1104 -y 167
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 -fixed false -x 1116 -y 167
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 -fixed false -x 1152 -y 167
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 -fixed false -x 1164 -y 167
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1104 -y 182
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1116 -y 182
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1140 -y 182
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1152 -y 182
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1128 -y 167
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1140 -y 167
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1257 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1260 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 900 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 912 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1008 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1020 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1089 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1092 -y 152
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0 -fixed false -x 924 -y 143
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 -fixed false -x 1164 -y 125
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 -fixed false -x 972 -y 134
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0 -fixed false -x 1248 -y 152
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0 -fixed false -x 888 -y 143
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0 -fixed false -x 1008 -y 125
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0 -fixed false -x 1080 -y 152
set_location -inst_name Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_804_CC_0 -fixed false -x 1260 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 -fixed false -x 987 -y 119
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 -fixed false -x 996 -y 119
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 -fixed false -x 1032 -y 116
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 -fixed false -x 1044 -y 116
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 -fixed false -x 1068 -y 92
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 -fixed false -x 1080 -y 92
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 -fixed false -x 1069 -y 98
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 -fixed false -x 1080 -y 98
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 984 -y 116
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 996 -y 116
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_0 -fixed false -x 852 -y 128
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_1 -fixed false -x 864 -y 128
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_2 -fixed false -x 876 -y 128
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 -fixed false -x 888 -y 125
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 -fixed false -x 900 -y 125
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 -fixed false -x 912 -y 125
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 -fixed false -x 888 -y 128
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 -fixed false -x 900 -y 128
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 -fixed false -x 912 -y 128
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_0 -fixed false -x 888 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_1 -fixed false -x 900 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_2 -fixed false -x 912 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 -fixed false -x 852 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 -fixed false -x 864 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 -fixed false -x 876 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 -fixed false -x 924 -y 128
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 -fixed false -x 936 -y 128
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 -fixed false -x 951 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 -fixed false -x 960 -y 134
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0 -fixed false -x 660 -y 110
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0 -fixed false -x 624 -y 110
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0 -fixed false -x 684 -y 110
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1\[8\]_CC_0 -fixed false -x 552 -y 98
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 552 -y 107
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed false -x 636 -y 110
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 648 -y 110
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 672 -y 110
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI8M7M_CC_0 -fixed false -x 636 -y 137
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0 -fixed false -x 612 -y 134
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIJ56I_CC_0 -fixed false -x 648 -y 128
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2\[8\]_CC_0 -fixed false -x 648 -y 125
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU\[8\]_CC_0 -fixed false -x 636 -y 125
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_684_CC_0 -fixed false -x 612 -y 137
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 636 -y 134
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 648 -y 134
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3_0_CC_0 -fixed false -x 708 -y 119
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3_CC_0 -fixed false -x 720 -y 125
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 720 -y 128
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 696 -y 119
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 720 -y 119
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0 -fixed false -x 547 -y 128
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1 -fixed false -x 552 -y 128
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 -fixed false -x 312 -y 173
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 -fixed false -x 324 -y 173
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 -fixed false -x 336 -y 173
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_683_CC_0 -fixed false -x 540 -y 116
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_683_CC_1 -fixed false -x 552 -y 116
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_683_CC_2 -fixed false -x 564 -y 116
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0 -fixed false -x 768 -y 107
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0 -fixed false -x 720 -y 107
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0 -fixed false -x 768 -y 98
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3\[8\]_CC_0 -fixed false -x 744 -y 92
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 732 -y 98
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed false -x 744 -y 107
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 756 -y 107
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 780 -y 98
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIACDI_CC_0 -fixed false -x 792 -y 143
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0 -fixed false -x 783 -y 146
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_1 -fixed false -x 792 -y 146
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNILMV7_CC_0 -fixed false -x 816 -y 146
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C\[8\]_CC_0 -fixed false -x 684 -y 152
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3\[8\]_CC_0 -fixed false -x 672 -y 146
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_682_CC_0 -fixed false -x 780 -y 152
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 792 -y 152
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 828 -y 146
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I_0_CC_0 -fixed false -x 720 -y 134
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I_CC_0 -fixed false -x 732 -y 134
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 756 -y 125
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 744 -y 125
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 732 -y 137
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0 -fixed false -x 672 -y 143
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1 -fixed false -x 684 -y 143
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 -fixed false -x 327 -y 152
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 -fixed false -x 336 -y 152
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 -fixed false -x 348 -y 152
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_681_CC_0 -fixed false -x 684 -y 134
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_681_CC_1 -fixed false -x 696 -y 134
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_681_CC_2 -fixed false -x 708 -y 134
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIAP4E_CC_0 -fixed false -x 516 -y 92
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N_CC_0 -fixed false -x 504 -y 89
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3\[8\]_CC_0 -fixed false -x 456 -y 98
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1\[8\]_CC_0 -fixed false -x 456 -y 101
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed false -x 528 -y 92
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed false -x 492 -y 89
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q_CC_0 -fixed false -x 492 -y 107
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI7M3G_CC_0 -fixed false -x 528 -y 107
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFUB94\[8\]_CC_0 -fixed false -x 648 -y 98
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI122A2\[8\]_CC_0 -fixed false -x 659 -y 107
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI122A2\[8\]_CC_1 -fixed false -x 660 -y 107
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_680_CC_0 -fixed false -x 504 -y 107
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed false -x 516 -y 107
