vendor_name = ModelSim
source_file = 1, H:/EDATools/MyWorkShop/Chapter3/chp3.13/test1.v
source_file = 1, h:/edatools/quartuslite19.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, h:/edatools/quartuslite19.1/quartus/libraries/megafunctions/aglobal191.inc
source_file = 1, h:/edatools/quartuslite19.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, h:/edatools/quartuslite19.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, h:/edatools/quartuslite19.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, h:/edatools/quartuslite19.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, h:/edatools/quartuslite19.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/EDATools/MyWorkShop/Chapter3/chp3.13/db/mult_j8t.tdf
source_file = 1, H:/EDATools/MyWorkShop/Chapter3/chp3.13/db/mult_g1t.tdf
design_name = test1
instance = comp, \RCD[0]~output , RCD[0]~output, test1, 1
instance = comp, \RCD[1]~output , RCD[1]~output, test1, 1
instance = comp, \RCD[2]~output , RCD[2]~output, test1, 1
instance = comp, \RCD[3]~output , RCD[3]~output, test1, 1
instance = comp, \RAB[0]~output , RAB[0]~output, test1, 1
instance = comp, \RAB[1]~output , RAB[1]~output, test1, 1
instance = comp, \RAB[2]~output , RAB[2]~output, test1, 1
instance = comp, \RAB[3]~output , RAB[3]~output, test1, 1
instance = comp, \RM1[0]~output , RM1[0]~output, test1, 1
instance = comp, \RM1[1]~output , RM1[1]~output, test1, 1
instance = comp, \RM1[2]~output , RM1[2]~output, test1, 1
instance = comp, \RM1[3]~output , RM1[3]~output, test1, 1
instance = comp, \RM1[4]~output , RM1[4]~output, test1, 1
instance = comp, \RM1[5]~output , RM1[5]~output, test1, 1
instance = comp, \RM1[6]~output , RM1[6]~output, test1, 1
instance = comp, \RM1[7]~output , RM1[7]~output, test1, 1
instance = comp, \RM2[0]~output , RM2[0]~output, test1, 1
instance = comp, \RM2[1]~output , RM2[1]~output, test1, 1
instance = comp, \RM2[2]~output , RM2[2]~output, test1, 1
instance = comp, \RM2[3]~output , RM2[3]~output, test1, 1
instance = comp, \RM2[4]~output , RM2[4]~output, test1, 1
instance = comp, \RM2[5]~output , RM2[5]~output, test1, 1
instance = comp, \RM2[6]~output , RM2[6]~output, test1, 1
instance = comp, \RM2[7]~output , RM2[7]~output, test1, 1
instance = comp, \S[0]~output , S[0]~output, test1, 1
instance = comp, \S[1]~output , S[1]~output, test1, 1
instance = comp, \S[2]~output , S[2]~output, test1, 1
instance = comp, \S[3]~output , S[3]~output, test1, 1
instance = comp, \C0~output , C0~output, test1, 1
instance = comp, \R1~output , R1~output, test1, 1
instance = comp, \R2~output , R2~output, test1, 1
instance = comp, \D[0]~input , D[0]~input, test1, 1
instance = comp, \C[0]~input , C[0]~input, test1, 1
instance = comp, \Add0~0 , Add0~0, test1, 1
instance = comp, \D[1]~input , D[1]~input, test1, 1
instance = comp, \C[1]~input , C[1]~input, test1, 1
instance = comp, \Add0~2 , Add0~2, test1, 1
instance = comp, \D[2]~input , D[2]~input, test1, 1
instance = comp, \C[2]~input , C[2]~input, test1, 1
instance = comp, \Add0~4 , Add0~4, test1, 1
instance = comp, \C[3]~input , C[3]~input, test1, 1
instance = comp, \D[3]~input , D[3]~input, test1, 1
instance = comp, \Add0~6 , Add0~6, test1, 1
instance = comp, \B[0]~input , B[0]~input, test1, 1
instance = comp, \A[0]~input , A[0]~input, test1, 1
instance = comp, \Add1~0 , Add1~0, test1, 1
instance = comp, \B[1]~input , B[1]~input, test1, 1
instance = comp, \A[1]~input , A[1]~input, test1, 1
instance = comp, \Add1~2 , Add1~2, test1, 1
instance = comp, \A[2]~input , A[2]~input, test1, 1
instance = comp, \B[2]~input , B[2]~input, test1, 1
instance = comp, \Add1~4 , Add1~4, test1, 1
instance = comp, \B[3]~input , B[3]~input, test1, 1
instance = comp, \A[3]~input , A[3]~input, test1, 1
instance = comp, \Add1~6 , Add1~6, test1, 1
instance = comp, \Mult0|auto_generated|le3a[0] , Mult0|auto_generated|le3a[0], test1, 1
instance = comp, \Mult0|auto_generated|op_3~0 , Mult0|auto_generated|op_3~0, test1, 1
instance = comp, \Mult0|auto_generated|le3a[1] , Mult0|auto_generated|le3a[1], test1, 1
instance = comp, \Mult0|auto_generated|op_3~2 , Mult0|auto_generated|op_3~2, test1, 1
instance = comp, \Mult0|auto_generated|le4a[0] , Mult0|auto_generated|le4a[0], test1, 1
instance = comp, \Mult0|auto_generated|le4a[5] , Mult0|auto_generated|le4a[5], test1, 1
instance = comp, \Mult0|auto_generated|le3a[2] , Mult0|auto_generated|le3a[2], test1, 1
instance = comp, \Mult0|auto_generated|op_1~0 , Mult0|auto_generated|op_1~0, test1, 1
instance = comp, \Mult0|auto_generated|op_3~4 , Mult0|auto_generated|op_3~4, test1, 1
instance = comp, \Mult0|auto_generated|cs2a[1]~0 , Mult0|auto_generated|cs2a[1]~0, test1, 1
instance = comp, \Mult0|auto_generated|le4a[1] , Mult0|auto_generated|le4a[1], test1, 1
instance = comp, \Mult0|auto_generated|le3a[3] , Mult0|auto_generated|le3a[3], test1, 1
instance = comp, \Mult0|auto_generated|op_1~2 , Mult0|auto_generated|op_1~2, test1, 1
instance = comp, \Mult0|auto_generated|op_3~6 , Mult0|auto_generated|op_3~6, test1, 1
instance = comp, \Mult0|auto_generated|le5a[0] , Mult0|auto_generated|le5a[0], test1, 1
instance = comp, \Mult0|auto_generated|le4a[2] , Mult0|auto_generated|le4a[2], test1, 1
instance = comp, \Mult0|auto_generated|le3a[4] , Mult0|auto_generated|le3a[4], test1, 1
instance = comp, \Mult0|auto_generated|op_1~4 , Mult0|auto_generated|op_1~4, test1, 1
instance = comp, \Mult0|auto_generated|op_3~8 , Mult0|auto_generated|op_3~8, test1, 1
instance = comp, \Mult0|auto_generated|le4a[3] , Mult0|auto_generated|le4a[3], test1, 1
instance = comp, \Mult0|auto_generated|le5a[1] , Mult0|auto_generated|le5a[1], test1, 1
instance = comp, \Mult0|auto_generated|op_1~6 , Mult0|auto_generated|op_1~6, test1, 1
instance = comp, \Mult0|auto_generated|le3a[5] , Mult0|auto_generated|le3a[5], test1, 1
instance = comp, \Mult0|auto_generated|op_3~10 , Mult0|auto_generated|op_3~10, test1, 1
instance = comp, \Mult0|auto_generated|le4a[4] , Mult0|auto_generated|le4a[4], test1, 1
instance = comp, \Mult0|auto_generated|le5a[2] , Mult0|auto_generated|le5a[2], test1, 1
instance = comp, \Mult0|auto_generated|op_1~8 , Mult0|auto_generated|op_1~8, test1, 1
instance = comp, \Mult0|auto_generated|op_3~12 , Mult0|auto_generated|op_3~12, test1, 1
instance = comp, \Mult0|auto_generated|le5a[3] , Mult0|auto_generated|le5a[3], test1, 1
instance = comp, \Mult0|auto_generated|op_1~10 , Mult0|auto_generated|op_1~10, test1, 1
instance = comp, \Mult0|auto_generated|op_3~14 , Mult0|auto_generated|op_3~14, test1, 1
instance = comp, \Mult1|auto_generated|le5a[0] , Mult1|auto_generated|le5a[0], test1, 1
instance = comp, \Mult1|auto_generated|add6_result[0]~0 , Mult1|auto_generated|add6_result[0]~0, test1, 1
instance = comp, \Mult1|auto_generated|le5a[1] , Mult1|auto_generated|le5a[1], test1, 1
instance = comp, \Mult1|auto_generated|add6_result[1]~2 , Mult1|auto_generated|add6_result[1]~2, test1, 1
instance = comp, \Mult1|auto_generated|le2a[0] , Mult1|auto_generated|le2a[0], test1, 1
instance = comp, \Mult1|auto_generated|cs3a[1]~0 , Mult1|auto_generated|cs3a[1]~0, test1, 1
instance = comp, \Mult1|auto_generated|le4a[0] , Mult1|auto_generated|le4a[0], test1, 1
instance = comp, \Mult1|auto_generated|le5a[2] , Mult1|auto_generated|le5a[2], test1, 1
instance = comp, \Mult1|auto_generated|add10_result[0]~0 , Mult1|auto_generated|add10_result[0]~0, test1, 1
instance = comp, \Mult1|auto_generated|add6_result[2]~4 , Mult1|auto_generated|add6_result[2]~4, test1, 1
instance = comp, \Mult1|auto_generated|le2a[1] , Mult1|auto_generated|le2a[1], test1, 1
instance = comp, \Mult1|auto_generated|le4a[1] , Mult1|auto_generated|le4a[1], test1, 1
instance = comp, \Mult1|auto_generated|le5a[3] , Mult1|auto_generated|le5a[3], test1, 1
instance = comp, \Mult1|auto_generated|add10_result[1]~2 , Mult1|auto_generated|add10_result[1]~2, test1, 1
instance = comp, \Mult1|auto_generated|add6_result[3]~6 , Mult1|auto_generated|add6_result[3]~6, test1, 1
instance = comp, \Mult1|auto_generated|le5a[4] , Mult1|auto_generated|le5a[4], test1, 1
instance = comp, \Mult1|auto_generated|add10_result[2]~4 , Mult1|auto_generated|add10_result[2]~4, test1, 1
instance = comp, \Mult1|auto_generated|le2a[2] , Mult1|auto_generated|le2a[2], test1, 1
instance = comp, \Mult1|auto_generated|le4a[2] , Mult1|auto_generated|le4a[2], test1, 1
instance = comp, \Mult1|auto_generated|add6_result[4]~8 , Mult1|auto_generated|add6_result[4]~8, test1, 1
instance = comp, \Mult1|auto_generated|le2a[3] , Mult1|auto_generated|le2a[3], test1, 1
instance = comp, \Mult1|auto_generated|le4a[3] , Mult1|auto_generated|le4a[3], test1, 1
instance = comp, \Mult1|auto_generated|add10_result[3]~6 , Mult1|auto_generated|add10_result[3]~6, test1, 1
instance = comp, \Mult1|auto_generated|add6_result[5]~10 , Mult1|auto_generated|add6_result[5]~10, test1, 1
instance = comp, \Mult1|auto_generated|add10_result[4]~8 , Mult1|auto_generated|add10_result[4]~8, test1, 1
instance = comp, \Mult1|auto_generated|le2a[4] , Mult1|auto_generated|le2a[4], test1, 1
instance = comp, \Mult1|auto_generated|le4a[4] , Mult1|auto_generated|le4a[4], test1, 1
instance = comp, \Mult1|auto_generated|add6_result[6]~12 , Mult1|auto_generated|add6_result[6]~12, test1, 1
instance = comp, \Mult1|auto_generated|add6_result[7]~14 , Mult1|auto_generated|add6_result[7]~14, test1, 1
instance = comp, \Add2~0 , Add2~0, test1, 1
instance = comp, \Add2~2 , Add2~2, test1, 1
instance = comp, \Add2~4 , Add2~4, test1, 1
instance = comp, \Add2~6 , Add2~6, test1, 1
instance = comp, \Add2~8 , Add2~8, test1, 1
instance = comp, \LessThan0~0 , LessThan0~0, test1, 1
instance = comp, \LessThan0~1 , LessThan0~1, test1, 1
instance = comp, \LessThan0~2 , LessThan0~2, test1, 1
instance = comp, \LessThan1~0 , LessThan1~0, test1, 1
instance = comp, \LessThan1~1 , LessThan1~1, test1, 1
instance = comp, \LessThan1~2 , LessThan1~2, test1, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
