#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jul 20 11:33:04 2017
# Process ID: 17694
# Current directory: /nfs/home/ryan/orca/systems/zedboard
# Command line: vivado project/project.xpr
# Log file: /nfs/home/ryan/orca/systems/zedboard/vivado.log
# Journal file: /nfs/home/ryan/orca/systems/zedboard/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/opt/xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 6152.977 ; gain = 219.801 ; free physical = 23157 ; free virtual = 43506
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_Orca_0_0/design_1_Orca_0_0.dcp' for cell 'design_1_i/Orca_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_edge_extender_0_0/design_1_edge_extender_0_0.dcp' for cell 'design_1_i/edge_extender_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/design_1_fit_timer_0_0.dcp' for cell 'design_1_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_idram_0_0/design_1_idram_0_0.dcp' for cell 'design_1_i/idram_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_m00_pchk_0/design_1_m00_pchk_0.dcp' for cell 'design_1_i/axi_mem_intercon_1/m00_pchk'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_s00_pchk_0/design_1_s00_pchk_0.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_pchk'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_s01_pchk_0/design_1_s01_pchk_0.dcp' for cell 'design_1_i/axi_mem_intercon_1/s01_pchk'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clock/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/clock/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clock/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp15/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7066.105 ; gain = 505.703 ; free physical = 22365 ; free virtual = 42734
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 39 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 7149.453 ; gain = 942.207 ; free physical = 22317 ; free virtual = 42665
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- user.org:user:Orca:1.0 - Orca_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- user.org:user:edge_extender:1.0 - edge_extender_0
Adding cell -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding cell -- user.org:user:iram:1.0 - idram_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /fit_timer_0/Interrupt(intr) and /edge_extender_0/interrupt_in(undef)
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_checker:1.1 - s00_pchk
Adding cell -- xilinx.com:ip:axi_protocol_checker:1.1 - s01_pchk
Adding cell -- xilinx.com:ip:axi_protocol_checker:1.1 - m00_pchk
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7176.750 ; gain = 4.312 ; free physical = 22282 ; free virtual = 42630
startgroup
set_property -dict [list CONFIG.CACHE_ENABLE {0}] [get_bd_cells Orca_0]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {Orca_0_instr }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {Orca_0_data }]
true
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/s00_pchk/pc_axi_rid'(4) to net 'axi_mem_intercon_1_to_s00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/s01_pchk/pc_axi_rid'(4) to net 'axi_mem_intercon_1_to_s01_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_pchk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s01_pchk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_pchk .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7238.945 ; gain = 48.684 ; free physical = 22182 ; free virtual = 42524
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_s00_pchk_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_pchk_0, cache-ID = 3b2ef5ef77cce3b4; cache size = 11.132 MB.
catch { config_ip_cache -export [get_ips -all design_1_s01_pchk_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_pchk_0, cache-ID = 3b2ef5ef77cce3b4; cache size = 11.132 MB.
catch { config_ip_cache -export [get_ips -all design_1_m00_pchk_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_m00_pchk_0, cache-ID = d182b43f8fa8525e; cache size = 11.132 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 11.132 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Thu Jul 20 11:40:03 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul 20 11:40:40 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
[Thu Jul 20 11:40:40 2017] Launched synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 20 11:42:53 2017] Launched impl_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_Orca_0_0/design_1_Orca_0_0.dcp' for cell 'design_1_i/Orca_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_edge_extender_0_0/design_1_edge_extender_0_0.dcp' for cell 'design_1_i/edge_extender_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/design_1_fit_timer_0_0.dcp' for cell 'design_1_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_idram_0_0/design_1_idram_0_0.dcp' for cell 'design_1_i/idram_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_m00_pchk_0/design_1_m00_pchk_0.dcp' for cell 'design_1_i/axi_mem_intercon_1/m00_pchk'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_s00_pchk_0/design_1_s00_pchk_0.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_pchk'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_s01_pchk_0/design_1_s01_pchk_0.dcp' for cell 'design_1_i/axi_mem_intercon_1/s01_pchk'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clock/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/clock/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clock/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp83/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 7375.531 ; gain = 33.512 ; free physical = 21568 ; free virtual = 41951
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/e_interrupt_pending]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending]]
set_property mark_debug true [get_nets [list {design_1_i/Orca_0/U0/core/X/interrupt_processor_reg_2[0]} design_1_i/Orca_0/U0/core/X/interrupt_processor_reg_0 design_1_i/Orca_0/U0/core/X/branch_n_49]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg design_1_i/Orca_0/U0/core/X/syscall/valid_output]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARPROT[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARPROT[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLEN[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLEN[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLEN[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWBURST[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARSIZE[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARSIZE[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[4]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[5]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[6]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[7]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[8]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[9]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[10]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[11]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[12]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[13]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[14]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[15]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[16]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[17]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[18]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[19]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[20]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[21]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[22]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[23]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[24]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[25]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[26]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[27]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[28]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[29]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[30]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWCACHE[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWCACHE[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWCACHE[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RRESP[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARSIZE[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARSIZE[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RRESP[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[4]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[5]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[6]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[7]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[8]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[9]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[10]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[11]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[12]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[13]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[14]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[15]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[16]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[17]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[18]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[19]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[20]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[21]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[22]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[23]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[24]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[25]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[26]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[27]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[28]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[29]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[30]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BID[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BID[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BID[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BID[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RID[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RID[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RID[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RID[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WID[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WID[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WID[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WID[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[4]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[5]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[6]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[7]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[8]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[9]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[10]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[11]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[12]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[13]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[14]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[15]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[16]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[17]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[18]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[19]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[20]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[21]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[22]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[23]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[24]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[25]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[26]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[27]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[28]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[29]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[30]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WSTRB[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WSTRB[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WSTRB[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLEN[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLEN[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLEN[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLOCK[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[4]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[5]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[6]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[7]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[8]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[9]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[10]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[11]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[12]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[13]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[14]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[15]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[16]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[17]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[18]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[19]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[20]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[21]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[22]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[23]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[24]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[25]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[26]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[27]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[28]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[29]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[30]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARCACHE[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARCACHE[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARCACHE[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLOCK[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARBURST[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWID[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWID[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWID[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWID[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARID[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARID[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARID[2]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARID[3]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARPROT[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARPROT[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RID[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RID[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RID[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RID[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[4]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[5]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[6]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[7]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[8]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[9]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[10]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[11]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[12]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[13]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[14]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[15]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[16]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[17]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[18]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[19]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[20]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[21]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[22]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[23]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[24]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[25]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[26]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[27]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[28]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[29]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[30]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLOCK[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWPROT[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWPROT[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWSIZE[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWSIZE[1]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BRESP[0]} {design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/Orca_0_data_ARLEN[0]} {design_1_i/Orca_0_data_ARLEN[1]} {design_1_i/Orca_0_data_ARLEN[2]} {design_1_i/Orca_0_data_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/Orca_0_data_ARCACHE[0]} {design_1_i/Orca_0_data_ARCACHE[1]} {design_1_i/Orca_0_data_ARCACHE[2]} {design_1_i/Orca_0_data_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/Orca_0_data_ARBURST[0]} {design_1_i/Orca_0_data_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/Orca_0_data_ARSIZE[0]} {design_1_i/Orca_0_data_ARSIZE[1]} {design_1_i/Orca_0_data_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/Orca_0_data_ARLOCK[0]} {design_1_i/Orca_0_data_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/Orca_0_data_ARID[0]} {design_1_i/Orca_0_data_ARID[1]} {design_1_i/Orca_0_data_ARID[2]} {design_1_i/Orca_0_data_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/Orca_0_data_ARPROT[0]} {design_1_i/Orca_0_data_ARPROT[1]} {design_1_i/Orca_0_data_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/Orca_0_data_ARADDR[0]} {design_1_i/Orca_0_data_ARADDR[1]} {design_1_i/Orca_0_data_ARADDR[2]} {design_1_i/Orca_0_data_ARADDR[3]} {design_1_i/Orca_0_data_ARADDR[4]} {design_1_i/Orca_0_data_ARADDR[5]} {design_1_i/Orca_0_data_ARADDR[6]} {design_1_i/Orca_0_data_ARADDR[7]} {design_1_i/Orca_0_data_ARADDR[8]} {design_1_i/Orca_0_data_ARADDR[9]} {design_1_i/Orca_0_data_ARADDR[10]} {design_1_i/Orca_0_data_ARADDR[11]} {design_1_i/Orca_0_data_ARADDR[12]} {design_1_i/Orca_0_data_ARADDR[13]} {design_1_i/Orca_0_data_ARADDR[14]} {design_1_i/Orca_0_data_ARADDR[15]} {design_1_i/Orca_0_data_ARADDR[16]} {design_1_i/Orca_0_data_ARADDR[17]} {design_1_i/Orca_0_data_ARADDR[18]} {design_1_i/Orca_0_data_ARADDR[19]} {design_1_i/Orca_0_data_ARADDR[20]} {design_1_i/Orca_0_data_ARADDR[21]} {design_1_i/Orca_0_data_ARADDR[22]} {design_1_i/Orca_0_data_ARADDR[23]} {design_1_i/Orca_0_data_ARADDR[24]} {design_1_i/Orca_0_data_ARADDR[25]} {design_1_i/Orca_0_data_ARADDR[26]} {design_1_i/Orca_0_data_ARADDR[27]} {design_1_i/Orca_0_data_ARADDR[28]} {design_1_i/Orca_0_data_ARADDR[29]} {design_1_i/Orca_0_data_ARADDR[30]} {design_1_i/Orca_0_data_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/Orca_0_data_AWADDR[0]} {design_1_i/Orca_0_data_AWADDR[1]} {design_1_i/Orca_0_data_AWADDR[2]} {design_1_i/Orca_0_data_AWADDR[3]} {design_1_i/Orca_0_data_AWADDR[4]} {design_1_i/Orca_0_data_AWADDR[5]} {design_1_i/Orca_0_data_AWADDR[6]} {design_1_i/Orca_0_data_AWADDR[7]} {design_1_i/Orca_0_data_AWADDR[8]} {design_1_i/Orca_0_data_AWADDR[9]} {design_1_i/Orca_0_data_AWADDR[10]} {design_1_i/Orca_0_data_AWADDR[11]} {design_1_i/Orca_0_data_AWADDR[12]} {design_1_i/Orca_0_data_AWADDR[13]} {design_1_i/Orca_0_data_AWADDR[14]} {design_1_i/Orca_0_data_AWADDR[15]} {design_1_i/Orca_0_data_AWADDR[16]} {design_1_i/Orca_0_data_AWADDR[17]} {design_1_i/Orca_0_data_AWADDR[18]} {design_1_i/Orca_0_data_AWADDR[19]} {design_1_i/Orca_0_data_AWADDR[20]} {design_1_i/Orca_0_data_AWADDR[21]} {design_1_i/Orca_0_data_AWADDR[22]} {design_1_i/Orca_0_data_AWADDR[23]} {design_1_i/Orca_0_data_AWADDR[24]} {design_1_i/Orca_0_data_AWADDR[25]} {design_1_i/Orca_0_data_AWADDR[26]} {design_1_i/Orca_0_data_AWADDR[27]} {design_1_i/Orca_0_data_AWADDR[28]} {design_1_i/Orca_0_data_AWADDR[29]} {design_1_i/Orca_0_data_AWADDR[30]} {design_1_i/Orca_0_data_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/Orca_0_data_AWLOCK[0]} {design_1_i/Orca_0_data_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/Orca_0_data_AWLEN[0]} {design_1_i/Orca_0_data_AWLEN[1]} {design_1_i/Orca_0_data_AWLEN[2]} {design_1_i/Orca_0_data_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/Orca_0_data_AWCACHE[0]} {design_1_i/Orca_0_data_AWCACHE[1]} {design_1_i/Orca_0_data_AWCACHE[2]} {design_1_i/Orca_0_data_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/Orca_0_data_AWBURST[0]} {design_1_i/Orca_0_data_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/Orca_0_data_AWID[0]} {design_1_i/Orca_0_data_AWID[1]} {design_1_i/Orca_0_data_AWID[2]} {design_1_i/Orca_0_data_AWID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/Orca_0_data_RDATA[0]} {design_1_i/Orca_0_data_RDATA[1]} {design_1_i/Orca_0_data_RDATA[2]} {design_1_i/Orca_0_data_RDATA[3]} {design_1_i/Orca_0_data_RDATA[4]} {design_1_i/Orca_0_data_RDATA[5]} {design_1_i/Orca_0_data_RDATA[6]} {design_1_i/Orca_0_data_RDATA[7]} {design_1_i/Orca_0_data_RDATA[8]} {design_1_i/Orca_0_data_RDATA[9]} {design_1_i/Orca_0_data_RDATA[10]} {design_1_i/Orca_0_data_RDATA[11]} {design_1_i/Orca_0_data_RDATA[12]} {design_1_i/Orca_0_data_RDATA[13]} {design_1_i/Orca_0_data_RDATA[14]} {design_1_i/Orca_0_data_RDATA[15]} {design_1_i/Orca_0_data_RDATA[16]} {design_1_i/Orca_0_data_RDATA[17]} {design_1_i/Orca_0_data_RDATA[18]} {design_1_i/Orca_0_data_RDATA[19]} {design_1_i/Orca_0_data_RDATA[20]} {design_1_i/Orca_0_data_RDATA[21]} {design_1_i/Orca_0_data_RDATA[22]} {design_1_i/Orca_0_data_RDATA[23]} {design_1_i/Orca_0_data_RDATA[24]} {design_1_i/Orca_0_data_RDATA[25]} {design_1_i/Orca_0_data_RDATA[26]} {design_1_i/Orca_0_data_RDATA[27]} {design_1_i/Orca_0_data_RDATA[28]} {design_1_i/Orca_0_data_RDATA[29]} {design_1_i/Orca_0_data_RDATA[30]} {design_1_i/Orca_0_data_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/Orca_0_data_BRESP[0]} {design_1_i/Orca_0_data_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/Orca_0_data_AWSIZE[0]} {design_1_i/Orca_0_data_AWSIZE[1]} {design_1_i/Orca_0_data_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/Orca_0_data_BID[0]} {design_1_i/Orca_0_data_BID[1]} {design_1_i/Orca_0_data_BID[2]} {design_1_i/Orca_0_data_BID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/Orca_0_data_AWPROT[0]} {design_1_i/Orca_0_data_AWPROT[1]} {design_1_i/Orca_0_data_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/Orca_0_data_RID[0]} {design_1_i/Orca_0_data_RID[1]} {design_1_i/Orca_0_data_RID[2]} {design_1_i/Orca_0_data_RID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/Orca_0/U0/core/X/interrupt_processor_reg_2[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[4]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[5]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[6]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[7]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[8]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[9]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[10]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[11]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[12]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[13]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[14]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[15]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[16]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[17]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[18]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[19]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[20]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[21]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[22]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[23]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[24]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[25]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[26]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[27]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[28]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[29]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[30]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARCACHE[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARCACHE[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARCACHE[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARID[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARID[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARID[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLEN[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLEN[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLEN[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RRESP[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARBURST[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[4]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[5]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[6]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[7]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[8]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[9]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[10]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[11]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[12]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[13]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[14]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[15]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[16]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[17]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[18]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[19]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[20]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[21]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[22]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[23]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[24]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[25]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[26]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[27]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[28]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[29]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[30]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLEN[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLEN[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLEN[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[4]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[5]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[6]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[7]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[8]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[9]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[10]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[11]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[12]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[13]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[14]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[15]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[16]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[17]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[18]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[19]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[20]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[21]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[22]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[23]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[24]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[25]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[26]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[27]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[28]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[29]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[30]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARCACHE[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARCACHE[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARCACHE[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLOCK[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RID[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RID[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RID[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RID[3]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARID[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARID[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARID[2]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARPROT[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARPROT[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARBURST[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARSIZE[0]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARSIZE[1]} {design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/Orca_0_data_WSTRB[0]} {design_1_i/Orca_0_data_WSTRB[1]} {design_1_i/Orca_0_data_WSTRB[2]} {design_1_i/Orca_0_data_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {design_1_i/Orca_0_data_WDATA[0]} {design_1_i/Orca_0_data_WDATA[1]} {design_1_i/Orca_0_data_WDATA[2]} {design_1_i/Orca_0_data_WDATA[3]} {design_1_i/Orca_0_data_WDATA[4]} {design_1_i/Orca_0_data_WDATA[5]} {design_1_i/Orca_0_data_WDATA[6]} {design_1_i/Orca_0_data_WDATA[7]} {design_1_i/Orca_0_data_WDATA[8]} {design_1_i/Orca_0_data_WDATA[9]} {design_1_i/Orca_0_data_WDATA[10]} {design_1_i/Orca_0_data_WDATA[11]} {design_1_i/Orca_0_data_WDATA[12]} {design_1_i/Orca_0_data_WDATA[13]} {design_1_i/Orca_0_data_WDATA[14]} {design_1_i/Orca_0_data_WDATA[15]} {design_1_i/Orca_0_data_WDATA[16]} {design_1_i/Orca_0_data_WDATA[17]} {design_1_i/Orca_0_data_WDATA[18]} {design_1_i/Orca_0_data_WDATA[19]} {design_1_i/Orca_0_data_WDATA[20]} {design_1_i/Orca_0_data_WDATA[21]} {design_1_i/Orca_0_data_WDATA[22]} {design_1_i/Orca_0_data_WDATA[23]} {design_1_i/Orca_0_data_WDATA[24]} {design_1_i/Orca_0_data_WDATA[25]} {design_1_i/Orca_0_data_WDATA[26]} {design_1_i/Orca_0_data_WDATA[27]} {design_1_i/Orca_0_data_WDATA[28]} {design_1_i/Orca_0_data_WDATA[29]} {design_1_i/Orca_0_data_WDATA[30]} {design_1_i/Orca_0_data_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {design_1_i/Orca_0_data_WID[0]} {design_1_i/Orca_0_data_WID[1]} {design_1_i/Orca_0_data_WID[2]} {design_1_i/Orca_0_data_WID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {design_1_i/Orca_0_data_RRESP[0]} {design_1_i/Orca_0_data_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s00_couplers_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list design_1_i/axi_mem_intercon_1/axi_mem_intercon_1_to_s01_couplers_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list design_1_i/Orca_0/U0/core/X/branch_n_49 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list design_1_i/Orca_0/U0/core/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list design_1_i/axi_mem_intercon_1/M00_ARESETN_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list design_1_i/axi_mem_intercon_1/m00_couplers_to_axi_mem_intercon_1_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list design_1_i/Orca_0_data_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list design_1_i/Orca_0_data_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list design_1_i/Orca_0_data_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list design_1_i/Orca_0_data_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list design_1_i/Orca_0_data_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list design_1_i/Orca_0_data_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list design_1_i/Orca_0_data_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list design_1_i/Orca_0_data_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list design_1_i/Orca_0_data_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list design_1_i/Orca_0_data_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list design_1_i/Orca_0_data_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list design_1_i/Orca_0_data_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_00_AXI_ERRM_AWADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_00_AXI_ERRM_AWADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_00_AXI_ERRM_AWADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_01_AXI_ERRM_AWADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_01_AXI_ERRM_AWADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_01_AXI_ERRM_AWADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_02_AXI_ERRM_AWBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe139]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe139]
connect_debug_port u_ila_0/probe139 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_02_AXI_ERRM_AWBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe140]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe140]
connect_debug_port u_ila_0/probe140 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_02_AXI_ERRM_AWBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe141]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe141]
connect_debug_port u_ila_0/probe141 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_03_AXI_ERRM_AWLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe142]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe142]
connect_debug_port u_ila_0/probe142 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_03_AXI_ERRM_AWLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe143]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe143]
connect_debug_port u_ila_0/probe143 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_03_AXI_ERRM_AWLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe144]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe144]
connect_debug_port u_ila_0/probe144 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_04_AXI_ERRM_AWCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe145]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe145]
connect_debug_port u_ila_0/probe145 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_04_AXI_ERRM_AWCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe146]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe146]
connect_debug_port u_ila_0/probe146 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_04_AXI_ERRM_AWCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe147]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe147]
connect_debug_port u_ila_0/probe147 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_05_AXI_ERRM_AWLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe148]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe148]
connect_debug_port u_ila_0/probe148 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_05_AXI_ERRM_AWLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe149]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe149]
connect_debug_port u_ila_0/probe149 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_05_AXI_ERRM_AWLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe150]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe150]
connect_debug_port u_ila_0/probe150 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_06_AXI_ERRM_AWLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe151]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe151]
connect_debug_port u_ila_0/probe151 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_06_AXI_ERRM_AWLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe152]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe152]
connect_debug_port u_ila_0/probe152 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_06_AXI_ERRM_AWLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe153]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe153]
connect_debug_port u_ila_0/probe153 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_07_AXI_ERRM_AWSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe154]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe154]
connect_debug_port u_ila_0/probe154 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_07_AXI_ERRM_AWSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe155]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe155]
connect_debug_port u_ila_0/probe155 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_07_AXI_ERRM_AWSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe156]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe156]
connect_debug_port u_ila_0/probe156 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_08_AXI_ERRM_AWVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe157]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe157]
connect_debug_port u_ila_0/probe157 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_08_AXI_ERRM_AWVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe158]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe158]
connect_debug_port u_ila_0/probe158 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_08_AXI_ERRM_AWVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe159]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe159]
connect_debug_port u_ila_0/probe159 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_09_AXI_ERRM_AWADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe160]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe160]
connect_debug_port u_ila_0/probe160 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_09_AXI_ERRM_AWADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe161]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe161]
connect_debug_port u_ila_0/probe161 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_09_AXI_ERRM_AWADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe162]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe162]
connect_debug_port u_ila_0/probe162 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_10_AXI_ERRM_AWBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe163]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe163]
connect_debug_port u_ila_0/probe163 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_10_AXI_ERRM_AWBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe164]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe164]
connect_debug_port u_ila_0/probe164 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_10_AXI_ERRM_AWBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe165]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe165]
connect_debug_port u_ila_0/probe165 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_11_AXI_ERRM_AWCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe166]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe166]
connect_debug_port u_ila_0/probe166 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_11_AXI_ERRM_AWCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe167]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe167]
connect_debug_port u_ila_0/probe167 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_11_AXI_ERRM_AWCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe168]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe168]
connect_debug_port u_ila_0/probe168 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_12_AXI_ERRM_AWID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe169]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe169]
connect_debug_port u_ila_0/probe169 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_12_AXI_ERRM_AWID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe170]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe170]
connect_debug_port u_ila_0/probe170 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_12_AXI_ERRM_AWID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe171]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe171]
connect_debug_port u_ila_0/probe171 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_13_AXI_ERRM_AWLEN_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe172]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe172]
connect_debug_port u_ila_0/probe172 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_13_AXI_ERRM_AWLEN_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe173]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe173]
connect_debug_port u_ila_0/probe173 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_13_AXI_ERRM_AWLEN_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe174]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe174]
connect_debug_port u_ila_0/probe174 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_14_AXI_ERRM_AWLOCK_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe175]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe175]
connect_debug_port u_ila_0/probe175 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_14_AXI_ERRM_AWLOCK_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe176]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe176]
connect_debug_port u_ila_0/probe176 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_14_AXI_ERRM_AWLOCK_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe177]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe177]
connect_debug_port u_ila_0/probe177 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_15_AXI_ERRM_AWPROT_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe178]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe178]
connect_debug_port u_ila_0/probe178 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_15_AXI_ERRM_AWPROT_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe179]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe179]
connect_debug_port u_ila_0/probe179 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_15_AXI_ERRM_AWPROT_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe180]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe180]
connect_debug_port u_ila_0/probe180 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_16_AXI_ERRM_AWSIZE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe181]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe181]
connect_debug_port u_ila_0/probe181 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_16_AXI_ERRM_AWSIZE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe182]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe182]
connect_debug_port u_ila_0/probe182 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_16_AXI_ERRM_AWSIZE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe183]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe183]
connect_debug_port u_ila_0/probe183 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_17_AXI_ERRM_AWQOS_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe184]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe184]
connect_debug_port u_ila_0/probe184 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_17_AXI_ERRM_AWQOS_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe185]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe185]
connect_debug_port u_ila_0/probe185 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_17_AXI_ERRM_AWQOS_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe186]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe186]
connect_debug_port u_ila_0/probe186 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_18_AXI_ERRM_AWREGION_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe187]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe187]
connect_debug_port u_ila_0/probe187 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_18_AXI_ERRM_AWREGION_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe188]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe188]
connect_debug_port u_ila_0/probe188 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_18_AXI_ERRM_AWREGION_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe189]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe189]
connect_debug_port u_ila_0/probe189 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_19_AXI_ERRM_AWVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe190]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe190]
connect_debug_port u_ila_0/probe190 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_19_AXI_ERRM_AWVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe191]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe191]
connect_debug_port u_ila_0/probe191 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_19_AXI_ERRM_AWVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe192]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe192]
connect_debug_port u_ila_0/probe192 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_20_AXI_RECS_AWREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe193]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe193]
connect_debug_port u_ila_0/probe193 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_20_AXI_RECS_AWREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe194]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe194]
connect_debug_port u_ila_0/probe194 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_20_AXI_RECS_AWREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe195]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe195]
connect_debug_port u_ila_0/probe195 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_21_AXI_ERRM_WDATA_NUM ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe196]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe196]
connect_debug_port u_ila_0/probe196 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_21_AXI_ERRM_WDATA_NUM ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe197]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe197]
connect_debug_port u_ila_0/probe197 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_21_AXI_ERRM_WDATA_NUM ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe198]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe198]
connect_debug_port u_ila_0/probe198 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_22_AXI_ERRM_WSTRB ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe199]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe199]
connect_debug_port u_ila_0/probe199 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_22_AXI_ERRM_WSTRB ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe200]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe200]
connect_debug_port u_ila_0/probe200 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_22_AXI_ERRM_WSTRB ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe201]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe201]
connect_debug_port u_ila_0/probe201 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_23_AXI_ERRM_WVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe202]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe202]
connect_debug_port u_ila_0/probe202 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_23_AXI_ERRM_WVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe203]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe203]
connect_debug_port u_ila_0/probe203 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_23_AXI_ERRM_WVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe204]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe204]
connect_debug_port u_ila_0/probe204 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_24_AXI_ERRM_WDATA_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe205]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe205]
connect_debug_port u_ila_0/probe205 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_24_AXI_ERRM_WDATA_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe206]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe206]
connect_debug_port u_ila_0/probe206 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_24_AXI_ERRM_WDATA_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe207]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe207]
connect_debug_port u_ila_0/probe207 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_25_AXI_ERRM_WLAST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe208]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe208]
connect_debug_port u_ila_0/probe208 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_25_AXI_ERRM_WLAST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe209]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe209]
connect_debug_port u_ila_0/probe209 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_25_AXI_ERRM_WLAST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe210]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe210]
connect_debug_port u_ila_0/probe210 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_26_AXI_ERRM_WSTRB_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe211]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe211]
connect_debug_port u_ila_0/probe211 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_26_AXI_ERRM_WSTRB_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe212]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe212]
connect_debug_port u_ila_0/probe212 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_26_AXI_ERRM_WSTRB_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe213]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe213]
connect_debug_port u_ila_0/probe213 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_27_AXI_ERRM_WVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe214]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe214]
connect_debug_port u_ila_0/probe214 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_27_AXI_ERRM_WVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe215]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe215]
connect_debug_port u_ila_0/probe215 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_27_AXI_ERRM_WVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe216]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe216]
connect_debug_port u_ila_0/probe216 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_28_AXI_RECS_WREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe217]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe217]
connect_debug_port u_ila_0/probe217 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_28_AXI_RECS_WREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe218]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe218]
connect_debug_port u_ila_0/probe218 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_28_AXI_RECS_WREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe219]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe219]
connect_debug_port u_ila_0/probe219 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_29_AXI_ERRS_BRESP_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe220]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe220]
connect_debug_port u_ila_0/probe220 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_29_AXI_ERRS_BRESP_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe221]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe221]
connect_debug_port u_ila_0/probe221 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_29_AXI_ERRS_BRESP_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe222]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe222]
connect_debug_port u_ila_0/probe222 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_30_AXI_ERRS_BRESP_EXOKAY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe223]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe223]
connect_debug_port u_ila_0/probe223 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_30_AXI_ERRS_BRESP_EXOKAY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe224]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe224]
connect_debug_port u_ila_0/probe224 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_30_AXI_ERRS_BRESP_EXOKAY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe225]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe225]
connect_debug_port u_ila_0/probe225 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_31_AXI_ERRS_BVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe226]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe226]
connect_debug_port u_ila_0/probe226 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_31_AXI_ERRS_BVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe227]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe227]
connect_debug_port u_ila_0/probe227 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_31_AXI_ERRS_BVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe228]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe228]
connect_debug_port u_ila_0/probe228 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_32_AXI_ERRS_BRESP_AW ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe229]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe229]
connect_debug_port u_ila_0/probe229 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_32_AXI_ERRS_BRESP_AW ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe230]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe230]
connect_debug_port u_ila_0/probe230 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_32_AXI_ERRS_BRESP_AW ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe231]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe231]
connect_debug_port u_ila_0/probe231 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_33_AXI_ERRS_BID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe232]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe232]
connect_debug_port u_ila_0/probe232 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_33_AXI_ERRS_BID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe233]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe233]
connect_debug_port u_ila_0/probe233 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_33_AXI_ERRS_BID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe234]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe234]
connect_debug_port u_ila_0/probe234 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_34_AXI_ERRS_BRESP_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe235]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe235]
connect_debug_port u_ila_0/probe235 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_34_AXI_ERRS_BRESP_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe236]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe236]
connect_debug_port u_ila_0/probe236 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_34_AXI_ERRS_BRESP_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe237]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe237]
connect_debug_port u_ila_0/probe237 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_35_AXI_ERRS_BVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe238]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe238]
connect_debug_port u_ila_0/probe238 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_35_AXI_ERRS_BVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe239]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe239]
connect_debug_port u_ila_0/probe239 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_35_AXI_ERRS_BVALID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe240]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe240]
connect_debug_port u_ila_0/probe240 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_36_AXI_RECM_BREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe241]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe241]
connect_debug_port u_ila_0/probe241 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_36_AXI_RECM_BREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe242]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe242]
connect_debug_port u_ila_0/probe242 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_36_AXI_RECM_BREADY_MAX_WAIT ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe243]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe243]
connect_debug_port u_ila_0/probe243 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_37_AXI_ERRM_ARADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe244]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe244]
connect_debug_port u_ila_0/probe244 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_37_AXI_ERRM_ARADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe245]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe245]
connect_debug_port u_ila_0/probe245 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_37_AXI_ERRM_ARADDR_BOUNDARY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe246]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe246]
connect_debug_port u_ila_0/probe246 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_38_AXI_ERRM_ARADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe247]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe247]
connect_debug_port u_ila_0/probe247 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_38_AXI_ERRM_ARADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe248]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe248]
connect_debug_port u_ila_0/probe248 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_38_AXI_ERRM_ARADDR_WRAP_ALIGN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe249]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe249]
connect_debug_port u_ila_0/probe249 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_39_AXI_ERRM_ARBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe250]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe250]
connect_debug_port u_ila_0/probe250 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_39_AXI_ERRM_ARBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe251]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe251]
connect_debug_port u_ila_0/probe251 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_39_AXI_ERRM_ARBURST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe252]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe252]
connect_debug_port u_ila_0/probe252 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_40_AXI_ERRM_ARLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe253]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe253]
connect_debug_port u_ila_0/probe253 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_40_AXI_ERRM_ARLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe254]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe254]
connect_debug_port u_ila_0/probe254 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_40_AXI_ERRM_ARLEN_LOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe255]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe255]
connect_debug_port u_ila_0/probe255 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_41_AXI_ERRM_ARCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe256]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe256]
connect_debug_port u_ila_0/probe256 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_41_AXI_ERRM_ARCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe257]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe257]
connect_debug_port u_ila_0/probe257 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_41_AXI_ERRM_ARCACHE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe258]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe258]
connect_debug_port u_ila_0/probe258 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_42_AXI_ERRM_ARLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe259]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe259]
connect_debug_port u_ila_0/probe259 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_42_AXI_ERRM_ARLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe260]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe260]
connect_debug_port u_ila_0/probe260 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_42_AXI_ERRM_ARLEN_FIXED ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe261]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe261]
connect_debug_port u_ila_0/probe261 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_43_AXI_ERRM_ARLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe262]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe262]
connect_debug_port u_ila_0/probe262 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_43_AXI_ERRM_ARLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe263]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe263]
connect_debug_port u_ila_0/probe263 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_43_AXI_ERRM_ARLEN_WRAP ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe264]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe264]
connect_debug_port u_ila_0/probe264 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_44_AXI_ERRM_ARSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe265]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe265]
connect_debug_port u_ila_0/probe265 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_44_AXI_ERRM_ARSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe266]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe266]
connect_debug_port u_ila_0/probe266 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_44_AXI_ERRM_ARSIZE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe267]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe267]
connect_debug_port u_ila_0/probe267 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_45_AXI_ERRM_ARVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe268]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe268]
connect_debug_port u_ila_0/probe268 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_45_AXI_ERRM_ARVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe269]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe269]
connect_debug_port u_ila_0/probe269 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_45_AXI_ERRM_ARVALID_RESET ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe270]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe270]
connect_debug_port u_ila_0/probe270 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_46_AXI_ERRM_ARADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe271]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe271]
connect_debug_port u_ila_0/probe271 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_46_AXI_ERRM_ARADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe272]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe272]
connect_debug_port u_ila_0/probe272 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_46_AXI_ERRM_ARADDR_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe273]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe273]
connect_debug_port u_ila_0/probe273 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_47_AXI_ERRM_ARBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe274]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe274]
connect_debug_port u_ila_0/probe274 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_47_AXI_ERRM_ARBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe275]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe275]
connect_debug_port u_ila_0/probe275 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_47_AXI_ERRM_ARBURST_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe276]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe276]
connect_debug_port u_ila_0/probe276 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_48_AXI_ERRM_ARCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe277]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe277]
connect_debug_port u_ila_0/probe277 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_48_AXI_ERRM_ARCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe278]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe278]
connect_debug_port u_ila_0/probe278 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_48_AXI_ERRM_ARCACHE_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe279]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe279]
connect_debug_port u_ila_0/probe279 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_49_AXI_ERRM_ARID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe280]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe280]
connect_debug_port u_ila_0/probe280 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_49_AXI_ERRM_ARID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe281]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe281]
connect_debug_port u_ila_0/probe281 [get_nets [list design_1_i/axi_mem_intercon_1/m00_pchk/inst/REP/PC_49_AXI_ERRM_ARID_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe282]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe282]
connect_debug_port u_ila_0/probe282 [get_nets [list design_1_i/axi_mem_intercon_1/s00_pchk/inst/REP/PC_50_AXI_ERRM_ARLEN_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe283]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe283]
connect_debug_port u_ila_0/probe283 [get_nets [list design_1_i/axi_mem_intercon_1/s01_pchk/inst/REP/PC_50_AXI_ERRM_ARLEN_STABLE ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe284]
u_ila_0/probe284
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {0} CONFIG.ENABLE_PROTOCOL_CHECKERS {0}] [get_bd_cells axi_mem_intercon_1]
endgroup
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7375.531 ; gain = 0.000 ; free physical = 22007 ; free virtual = 42377
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 14.139 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
write_bd_tcl -f design_1.tcl
INFO: [BD 5-148] Tcl file written out </nfs/home/ryan/orca/systems/zedboard/design_1.tcl>.

reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Jul 20 11:52:33 2017] Launched synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_Orca_0_0/design_1_Orca_0_0.dcp' for cell 'design_1_i/Orca_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_edge_extender_0_0/design_1_edge_extender_0_0.dcp' for cell 'design_1_i/edge_extender_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/design_1_fit_timer_0_0.dcp' for cell 'design_1_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_idram_0_0/design_1_idram_0_0.dcp' for cell 'design_1_i/idram_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clock/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/clock/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clock/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp137/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7448.637 ; gain = 0.000 ; free physical = 22027 ; free virtual = 42390
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending design_1_i/Orca_0/U0/core/X/interrupt_processor_reg]]
set_property mark_debug true [get_nets [list {design_1_i/Orca_0/U0/core/X/mcause_reg[1]} design_1_i/Orca_0/U0/core/X/p_4_in5_in {design_1_i/Orca_0/U0/core/X/mstatus_reg[7]}]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending design_1_i/Orca_0/U0/core/X/syscall/valid_output]]
set_property mark_debug true [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Orca_0_data_AWPROT[0]} {design_1_i/Orca_0_data_AWPROT[1]} {design_1_i/Orca_0_data_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Orca_0_data_AWSIZE[0]} {design_1_i/Orca_0_data_AWSIZE[1]} {design_1_i/Orca_0_data_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Orca_0_data_AWLEN[0]} {design_1_i/Orca_0_data_AWLEN[1]} {design_1_i/Orca_0_data_AWLEN[2]} {design_1_i/Orca_0_data_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Orca_0_data_AWLOCK[0]} {design_1_i/Orca_0_data_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Orca_0_data_AWBURST[0]} {design_1_i/Orca_0_data_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Orca_0_data_AWADDR[0]} {design_1_i/Orca_0_data_AWADDR[1]} {design_1_i/Orca_0_data_AWADDR[2]} {design_1_i/Orca_0_data_AWADDR[3]} {design_1_i/Orca_0_data_AWADDR[4]} {design_1_i/Orca_0_data_AWADDR[5]} {design_1_i/Orca_0_data_AWADDR[6]} {design_1_i/Orca_0_data_AWADDR[7]} {design_1_i/Orca_0_data_AWADDR[8]} {design_1_i/Orca_0_data_AWADDR[9]} {design_1_i/Orca_0_data_AWADDR[10]} {design_1_i/Orca_0_data_AWADDR[11]} {design_1_i/Orca_0_data_AWADDR[12]} {design_1_i/Orca_0_data_AWADDR[13]} {design_1_i/Orca_0_data_AWADDR[14]} {design_1_i/Orca_0_data_AWADDR[15]} {design_1_i/Orca_0_data_AWADDR[16]} {design_1_i/Orca_0_data_AWADDR[17]} {design_1_i/Orca_0_data_AWADDR[18]} {design_1_i/Orca_0_data_AWADDR[19]} {design_1_i/Orca_0_data_AWADDR[20]} {design_1_i/Orca_0_data_AWADDR[21]} {design_1_i/Orca_0_data_AWADDR[22]} {design_1_i/Orca_0_data_AWADDR[23]} {design_1_i/Orca_0_data_AWADDR[24]} {design_1_i/Orca_0_data_AWADDR[25]} {design_1_i/Orca_0_data_AWADDR[26]} {design_1_i/Orca_0_data_AWADDR[27]} {design_1_i/Orca_0_data_AWADDR[28]} {design_1_i/Orca_0_data_AWADDR[29]} {design_1_i/Orca_0_data_AWADDR[30]} {design_1_i/Orca_0_data_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Orca_0_data_ARID[0]} {design_1_i/Orca_0_data_ARID[1]} {design_1_i/Orca_0_data_ARID[2]} {design_1_i/Orca_0_data_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Orca_0_data_ARCACHE[0]} {design_1_i/Orca_0_data_ARCACHE[1]} {design_1_i/Orca_0_data_ARCACHE[2]} {design_1_i/Orca_0_data_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Orca_0_data_AWCACHE[0]} {design_1_i/Orca_0_data_AWCACHE[1]} {design_1_i/Orca_0_data_AWCACHE[2]} {design_1_i/Orca_0_data_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Orca_0_data_AWID[0]} {design_1_i/Orca_0_data_AWID[1]} {design_1_i/Orca_0_data_AWID[2]} {design_1_i/Orca_0_data_AWID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Orca_0_data_ARSIZE[0]} {design_1_i/Orca_0_data_ARSIZE[1]} {design_1_i/Orca_0_data_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Orca_0_data_ARLEN[0]} {design_1_i/Orca_0_data_ARLEN[1]} {design_1_i/Orca_0_data_ARLEN[2]} {design_1_i/Orca_0_data_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Orca_0_data_ARBURST[0]} {design_1_i/Orca_0_data_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Orca_0_data_ARLOCK[0]} {design_1_i/Orca_0_data_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Orca_0_data_ARPROT[0]} {design_1_i/Orca_0_data_ARPROT[1]} {design_1_i/Orca_0_data_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Orca_0_data_ARADDR[0]} {design_1_i/Orca_0_data_ARADDR[1]} {design_1_i/Orca_0_data_ARADDR[2]} {design_1_i/Orca_0_data_ARADDR[3]} {design_1_i/Orca_0_data_ARADDR[4]} {design_1_i/Orca_0_data_ARADDR[5]} {design_1_i/Orca_0_data_ARADDR[6]} {design_1_i/Orca_0_data_ARADDR[7]} {design_1_i/Orca_0_data_ARADDR[8]} {design_1_i/Orca_0_data_ARADDR[9]} {design_1_i/Orca_0_data_ARADDR[10]} {design_1_i/Orca_0_data_ARADDR[11]} {design_1_i/Orca_0_data_ARADDR[12]} {design_1_i/Orca_0_data_ARADDR[13]} {design_1_i/Orca_0_data_ARADDR[14]} {design_1_i/Orca_0_data_ARADDR[15]} {design_1_i/Orca_0_data_ARADDR[16]} {design_1_i/Orca_0_data_ARADDR[17]} {design_1_i/Orca_0_data_ARADDR[18]} {design_1_i/Orca_0_data_ARADDR[19]} {design_1_i/Orca_0_data_ARADDR[20]} {design_1_i/Orca_0_data_ARADDR[21]} {design_1_i/Orca_0_data_ARADDR[22]} {design_1_i/Orca_0_data_ARADDR[23]} {design_1_i/Orca_0_data_ARADDR[24]} {design_1_i/Orca_0_data_ARADDR[25]} {design_1_i/Orca_0_data_ARADDR[26]} {design_1_i/Orca_0_data_ARADDR[27]} {design_1_i/Orca_0_data_ARADDR[28]} {design_1_i/Orca_0_data_ARADDR[29]} {design_1_i/Orca_0_data_ARADDR[30]} {design_1_i/Orca_0_data_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/Orca_0_data_BID[0]} {design_1_i/Orca_0_data_BID[1]} {design_1_i/Orca_0_data_BID[2]} {design_1_i/Orca_0_data_BID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/Orca_0_data_RDATA[0]} {design_1_i/Orca_0_data_RDATA[1]} {design_1_i/Orca_0_data_RDATA[2]} {design_1_i/Orca_0_data_RDATA[3]} {design_1_i/Orca_0_data_RDATA[4]} {design_1_i/Orca_0_data_RDATA[5]} {design_1_i/Orca_0_data_RDATA[6]} {design_1_i/Orca_0_data_RDATA[7]} {design_1_i/Orca_0_data_RDATA[8]} {design_1_i/Orca_0_data_RDATA[9]} {design_1_i/Orca_0_data_RDATA[10]} {design_1_i/Orca_0_data_RDATA[11]} {design_1_i/Orca_0_data_RDATA[12]} {design_1_i/Orca_0_data_RDATA[13]} {design_1_i/Orca_0_data_RDATA[14]} {design_1_i/Orca_0_data_RDATA[15]} {design_1_i/Orca_0_data_RDATA[16]} {design_1_i/Orca_0_data_RDATA[17]} {design_1_i/Orca_0_data_RDATA[18]} {design_1_i/Orca_0_data_RDATA[19]} {design_1_i/Orca_0_data_RDATA[20]} {design_1_i/Orca_0_data_RDATA[21]} {design_1_i/Orca_0_data_RDATA[22]} {design_1_i/Orca_0_data_RDATA[23]} {design_1_i/Orca_0_data_RDATA[24]} {design_1_i/Orca_0_data_RDATA[25]} {design_1_i/Orca_0_data_RDATA[26]} {design_1_i/Orca_0_data_RDATA[27]} {design_1_i/Orca_0_data_RDATA[28]} {design_1_i/Orca_0_data_RDATA[29]} {design_1_i/Orca_0_data_RDATA[30]} {design_1_i/Orca_0_data_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/Orca_0_data_WID[0]} {design_1_i/Orca_0_data_WID[1]} {design_1_i/Orca_0_data_WID[2]} {design_1_i/Orca_0_data_WID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/Orca_0_data_RID[0]} {design_1_i/Orca_0_data_RID[1]} {design_1_i/Orca_0_data_RID[2]} {design_1_i/Orca_0_data_RID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/Orca_0_data_WDATA[0]} {design_1_i/Orca_0_data_WDATA[1]} {design_1_i/Orca_0_data_WDATA[2]} {design_1_i/Orca_0_data_WDATA[3]} {design_1_i/Orca_0_data_WDATA[4]} {design_1_i/Orca_0_data_WDATA[5]} {design_1_i/Orca_0_data_WDATA[6]} {design_1_i/Orca_0_data_WDATA[7]} {design_1_i/Orca_0_data_WDATA[8]} {design_1_i/Orca_0_data_WDATA[9]} {design_1_i/Orca_0_data_WDATA[10]} {design_1_i/Orca_0_data_WDATA[11]} {design_1_i/Orca_0_data_WDATA[12]} {design_1_i/Orca_0_data_WDATA[13]} {design_1_i/Orca_0_data_WDATA[14]} {design_1_i/Orca_0_data_WDATA[15]} {design_1_i/Orca_0_data_WDATA[16]} {design_1_i/Orca_0_data_WDATA[17]} {design_1_i/Orca_0_data_WDATA[18]} {design_1_i/Orca_0_data_WDATA[19]} {design_1_i/Orca_0_data_WDATA[20]} {design_1_i/Orca_0_data_WDATA[21]} {design_1_i/Orca_0_data_WDATA[22]} {design_1_i/Orca_0_data_WDATA[23]} {design_1_i/Orca_0_data_WDATA[24]} {design_1_i/Orca_0_data_WDATA[25]} {design_1_i/Orca_0_data_WDATA[26]} {design_1_i/Orca_0_data_WDATA[27]} {design_1_i/Orca_0_data_WDATA[28]} {design_1_i/Orca_0_data_WDATA[29]} {design_1_i/Orca_0_data_WDATA[30]} {design_1_i/Orca_0_data_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/Orca_0_data_BRESP[0]} {design_1_i/Orca_0_data_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/Orca_0_data_WSTRB[0]} {design_1_i/Orca_0_data_WSTRB[1]} {design_1_i/Orca_0_data_WSTRB[2]} {design_1_i/Orca_0_data_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/Orca_0_data_RRESP[0]} {design_1_i/Orca_0_data_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/Orca_0/U0/core/X/mcause_reg[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/Orca_0/U0/core/X/mstatus_reg[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list design_1_i/Orca_0_data_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list design_1_i/Orca_0_data_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list design_1_i/Orca_0_data_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list design_1_i/Orca_0_data_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/Orca_0_data_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list design_1_i/Orca_0_data_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list design_1_i/Orca_0_data_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list design_1_i/Orca_0_data_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list design_1_i/Orca_0_data_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list design_1_i/Orca_0_data_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list design_1_i/Orca_0_data_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list design_1_i/Orca_0_data_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list design_1_i/Orca_0/U0/core/X/p_4_in5_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/valid_output ]]
file mkdir /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new
close [ open /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 20 12:02:05 2017] Launched synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/synth_1/runme.log
[Thu Jul 20 12:02:05 2017] Launched impl_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_Orca_0_0/design_1_Orca_0_0.dcp' for cell 'design_1_i/Orca_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_edge_extender_0_0/design_1_edge_extender_0_0.dcp' for cell 'design_1_i/edge_extender_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/design_1_fit_timer_0_0.dcp' for cell 'design_1_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_idram_0_0/design_1_idram_0_0.dcp' for cell 'design_1_i/idram_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clock/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/clock/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clock/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp183/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 7455.586 ; gain = 6.949 ; free physical = 20462 ; free virtual = 40850
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 780 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/.Xil/Vivado-22212-altivec/dcp19/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp193/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp193/design_1_wrapper_board.xdc]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp193/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp193/design_1_wrapper_early.xdc]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp193/design_1_wrapper.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp193/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7455.586 ; gain = 0.000 ; free physical = 21886 ; free virtual = 42316
Restored from archive | CPU: 1.230000 secs | Memory: 8.750961 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7455.586 ; gain = 0.000 ; free physical = 21886 ; free virtual = 42316
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 409 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 400 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 7551.590 ; gain = 96.004 ; free physical = 21857 ; free virtual = 42259
source write_mmi.tcl
# proc write_mmi {cell_name} {
# 	set proj [current_project]
# 	set filename "${cell_name}.mmi"
# 	set fileout [open $filename "w"]
# 	set brams [split [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.bram.* }] " "]
# 	#isolate all BRAMs identified by cell_name
# 	set cell_name_bram ""
# 	for {set i 0} {$i < [llength $brams]} {incr i} {
# 		if { [regexp -nocase $cell_name [lindex $brams $i]] } {
# 			lappend cell_name_bram [lindex $brams $i]
# 		}
# 	}
# 	set proc_found 0	
# 	set inst_path [split [get_cells -hierarchical -filter { NAME =~  "*microblaze*" } ] " "]
# 	if {$inst_path == ""} {
# 		puts "Warning: No Processor found"
# 		set inst_path "dummy"
# 	} else {
# 		set proc_found 1
# 		set inst_path [lindex $inst_path 0]
# 	}
# 		
# 	puts $fileout "<?xml version=\"1.0\" encoding=\"UTF-8\"?>"
# 	puts $fileout "<MemInfo Version=\"1\" Minor=\"0\">"
# 	set inst_temp [lindex $brams 0]
# 	set loc_temp [string first $cell_name $inst_temp]
# 	set inst [string range $inst_temp 0 $loc_temp]
# 	set new_inst [string last "/" $inst]
# 	set new_inst [string range $inst 0 $new_inst-1]
# 	puts $fileout "  <Processor Endianness=\"Little\" InstPath=\"$inst_path\">"
# 	set bram_range 0
# 	for {set i 0} {$i < [llength $cell_name_bram]} {incr i} {
# 		set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $i]]]
# 		if {$bram_type == "RAMB36E1"} {
# 			set bram_range [expr {$bram_range + 4096}]	
# 		}
# 	}
# 	puts $fileout "    <AddressSpace Name=\"$cell_name\" Begin=\"0\" End=\"[expr {$bram_range - 1}]\">"
# 
# 	set bram [llength $cell_name_bram]
# 	if {$bram >= 32} {
# 		set sequence "7,6,5,4,3,2,1,0,15,14,13,12,11,10,9,8,23,22,21,20,19,18,17,16,31,30,29,28,27,26,25,24"
# 		set bus_blocks [expr {$bram / 32}]
# 	} elseif {$bram >= 16 && $bram < 32} {
# 		set sequence "7,5,3,1,15,13,11,9,23,21,19,17,31,29,27,25"
# 		set bus_blocks 1
# 	} elseif {$bram >= 8 && $bram < 16} {
# 		set sequence "7,3,15,11,23,19,31,27"
# 		set bus_blocks 1
# 	} elseif {$bram >= 4 && $bram < 8} {
# 		set sequence "7,15,23,31"
# 		set bus_blocks 1
# 	} else {
# 		set sequence "15,31"
# 		set bus_blocks 1
# 	}
# 	set sequence [split $sequence ","]
# 	
# 	
# 	for {set b 0} {$b < $bus_blocks} {incr b} {
# 		puts $fileout "      <BusBlock>"
# 		for {set i 0} {$i < [llength $sequence]} {incr i} {
# 			for {set j 0} {$j < [llength $cell_name_bram]} {incr j} {
# 				set block_start [expr {32768 * $b}]
# 				#set bmm_width [bram_info [lindex $cell_name_bram $j] "bit_lane"]
# 				#set bmm_width [split $bmm_width ":"]
# 				#set bmm_msb [lindex $bmm_width 0]
# 				#set bmm_lsb [lindex $bmm_width 1]
# 				#set bmm_range [bram_info [lindex $cell_name_bram $j] "range"]
#         set bmm_name [get_property parent [get_cells [lindex $cell_name_bram $j]]]
#         regexp {\[([0-9]+)\]} $bmm_name whole_substring ram_num
#         set addr_offset [expr $ram_num * 8]
#         set bmm_msb [get_property bram_slice_end [get_cells [lindex $cell_name_bram $j]]] 
#         set bmm_msb [expr $bmm_msb + $addr_offset]
#         set bmm_lsb [get_property bram_slice_begin [get_cells [lindex $cell_name_bram $j]]] 
#         set bmm_lsb [expr $bmm_lsb + $addr_offset]
#         set bmm_range ""
#         append bmm_range [get_property bram_addr_begin [get_cells [lindex $cell_name_bram $j]]]
#         append bmm_range ":"
#         append bmm_range [get_property bram_addr_end [get_cells [lindex $cell_name_bram $j]]]
# 				set split_ranges [split $bmm_range ":"]
# 				set MSB [lindex $sequence $i]
# 				if {$MSB == $bmm_msb && $block_start == [lindex $split_ranges 0]} {
# 					set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $j]]]
# 					set status [get_property STATUS [get_cells [lindex $cell_name_bram $j]]]
# 																							
# 					if {$status == "UNPLACED"} {
# 						set placed "X0Y0"
# 					} else {
# 						set placed [get_property LOC [get_cells [lindex $cell_name_bram $j]]]
# 						set placed_list [split $placed "_"]
# 						set placed [lindex $placed_list 1]
# 					}
# 					set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $j]]]			
# 					if {$bram_type == "RAMB36E1"} {
# 						set bram_type "RAMB32"
# 					}
# 															
# 					puts $fileout "        <BitLane MemType=\"$bram_type\" Placement=\"$placed\">"
# 					puts $fileout "          <DataWidth MSB=\"$bmm_msb\" LSB=\"$bmm_lsb\"/>"
# 					puts $fileout "          <AddressRange Begin=\"[lindex $split_ranges 0]\" End=\"[lindex $split_ranges 1]\"/>"
# 					puts $fileout "          <Parity ON=\"false\" NumBits=\"0\"/>"
# 					puts $fileout "        </BitLane>"
# 				}
# 			}
# 		}
# 		puts $fileout "      </BusBlock>"
# 	}
# 	puts $fileout "    </AddressSpace>"
# 	puts $fileout "  </Processor>"
# 	puts $fileout "<Config>"
# 	puts $fileout "  <Option Name=\"Part\" Val=\"[get_property PART [current_project ]]\"/>"
#   puts $fileout "</Config>"
#   puts $fileout "</MemInfo>"
# 	close $fileout
# 	puts "MMI file ($filename) created successfully."
# 	puts "To run Updatemem, use the command line below after write_bitstream:"
# 	puts "updatemem -force --meminfo $filename --data <path to data file>.elf/mem --bit <path to bit file>.bit --proc $inst_path --out <output bit file>.bit"
# }
# proc bram_info {bram type} {
# 	set temp [get_property bmm_info_memory_device [get_cells $bram]]
# 	set bmm_info_memory_device [regexp {\[(.+)\]\[(.+)\]} $temp all 1 2]
# 	if {$type == "bit_lane"} {
# 		return $1
# 	} elseif {$type == "range"} {
# 		return $2
# 	} else {
# 		return $all
# 	}
# }
# proc export2sdk {} {
# 	set proj [current_project]
# 	set file_list ""
# 	set get_impl [split [get_runs] " "]
# 	set get_impl [lindex $get_impl [expr {[llength $get_impl] - 1}]]
# 	set sdk_dir [glob -nocomplain -type d *.sdk]
# 	if {$sdk_dir == ""} {
# 		puts "Creating SDK folder: ${proj}.sdk"
# 		file mkdir ${proj}.sdk
# 	}
# 	set mmi_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.mmi]
# 	if {$mmi_file != ""} {
# 		lappend file_list $mmi_file
# 	}
#         set bit_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.bit]
# 	if {$bit_file != ""} {
# 		lappend file_list $bit_file
# 	}
#         set hwdef_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.hwdef]
# 	if {$hwdef_file != ""} {
# 		lappend file_list $hwdef_file
# 	}
# 	write_sysdef -force -meminfo $mmi_file -hwdef $hwdef_file -bitfile $bit_file -file ${proj}.sdk/test.hdf
# 	puts "Creating HDF file containing"
# 	for {set i 0} {$i <= [llength $file_list]} {incr i} {
# 	puts [lindex $file_list $i]
# 	}
# }
# proc mmi_wrapper {proj_dir proj_name cell_name} {
#   open_project $proj_dir/$proj_name.xpr
#   open_run impl_1
#   write_mmi $cell_name
#   close_project
# }
write_mmi idram_gen
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*microblaze*" }'.
Warning: No Processor found
MMI file (idram_gen.mmi) created successfully.
To run Updatemem, use the command line below after write_bitstream:
updatemem -force --meminfo idram_gen.mmi --data <path to data file>.elf/mem --bit <path to bit file>.bit --proc dummy --out <output bit file>.bit
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 20 12:10:54 2017] Launched impl_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:01:52
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248446418
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-20 12:16:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 12:16:16
ERROR: [Xicom 50-38] xicom: No trigger mark in any sample in window: 0.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/Orca_0/U0/core/X/syscall/global_interrupts -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-20 12:16:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 12:16:42
ERROR: [Xicom 50-38] xicom: No trigger mark in any sample in window: 0.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-20 12:16:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 12:16:43
ERROR: [Xicom 50-38] xicom: No trigger mark in any sample in window: 0.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-20 12:16:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 12:16:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Orca_0/U0/core/X/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/interrupt_processor_reg} {design_1_i/Orca_0/U0/core/X/mcause_reg} {design_1_i/Orca_0/U0/core/X/mstatus_reg} {design_1_i/Orca_0/U0/core/X/p_4_in5_in} {design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid} {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0} {design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg} {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_} {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} {design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg} {design_1_i/Orca_0/U0/core/X/syscall/valid_output} {design_1_i/Orca_0_data_ARADDR} {design_1_i/Orca_0_data_ARBURST} {design_1_i/Orca_0_data_ARCACHE} {design_1_i/Orca_0_data_ARID} {design_1_i/Orca_0_data_ARLEN} {design_1_i/Orca_0_data_ARLOCK} {design_1_i/Orca_0_data_ARPROT} {design_1_i/Orca_0_data_ARREADY} {design_1_i/Orca_0_data_ARSIZE} {design_1_i/Orca_0_data_ARVALID} {design_1_i/Orca_0_data_AWADDR} {design_1_i/Orca_0_data_AWBURST} {design_1_i/Orca_0_data_AWCACHE} {design_1_i/Orca_0_data_AWID} {design_1_i/Orca_0_data_AWLEN} {design_1_i/Orca_0_data_AWLOCK} {design_1_i/Orca_0_data_AWPROT} {design_1_i/Orca_0_data_AWREADY} {design_1_i/Orca_0_data_AWSIZE} {design_1_i/Orca_0_data_AWVALID} {design_1_i/Orca_0_data_BID} {design_1_i/Orca_0_data_BREADY} {design_1_i/Orca_0_data_BRESP} {design_1_i/Orca_0_data_BVALID} {design_1_i/Orca_0_data_RDATA} {design_1_i/Orca_0_data_RID} {design_1_i/Orca_0_data_RLAST} {design_1_i/Orca_0_data_RREADY} {design_1_i/Orca_0_data_RRESP} {design_1_i/Orca_0_data_RVALID} {design_1_i/Orca_0_data_WDATA} {design_1_i/Orca_0_data_WID} {design_1_i/Orca_0_data_WLAST} {design_1_i/Orca_0_data_WREADY} {design_1_i/Orca_0_data_WSTRB} {design_1_i/Orca_0_data_WVALID} {design_1_i/Orca_0_instr_ARADDR} {design_1_i/Orca_0_instr_ARBURST} {design_1_i/Orca_0_instr_ARCACHE} {design_1_i/Orca_0_instr_ARID} {design_1_i/Orca_0_instr_ARLEN} {design_1_i/Orca_0_instr_ARLOCK} {design_1_i/Orca_0_instr_ARPROT} {design_1_i/Orca_0_instr_ARREADY} {design_1_i/Orca_0_instr_ARSIZE} {design_1_i/Orca_0_instr_ARVALID} {design_1_i/Orca_0_instr_RDATA} {design_1_i/Orca_0_instr_RID} {design_1_i/Orca_0_instr_RLAST} {design_1_i/Orca_0_instr_RREADY} {design_1_i/Orca_0_instr_RRESP} {design_1_i/Orca_0_instr_RVALID} }
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_Orca_0_0/design_1_Orca_0_0.dcp' for cell 'design_1_i/Orca_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_edge_extender_0_0/design_1_edge_extender_0_0.dcp' for cell 'design_1_i/edge_extender_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/design_1_fit_timer_0_0.dcp' for cell 'design_1_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_idram_0_0/design_1_idram_0_0.dcp' for cell 'design_1_i/idram_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clock/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/clock/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clock/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp209/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7983.973 ; gain = 191.480 ; free physical = 21528 ; free virtual = 41935
set_property mark_debug true [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0}]]
set_property mark_debug true [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_[31]}]]
set_property mark_debug true [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0 {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[13]} {design_1_i/Orca_0/U0/core/X/syscall/D[31]} {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[3]}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Orca_0_data_BRESP[0]} {design_1_i/Orca_0_data_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Orca_0_data_AWCACHE[0]} {design_1_i/Orca_0_data_AWCACHE[1]} {design_1_i/Orca_0_data_AWCACHE[2]} {design_1_i/Orca_0_data_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Orca_0_data_ARID[0]} {design_1_i/Orca_0_data_ARID[1]} {design_1_i/Orca_0_data_ARID[2]} {design_1_i/Orca_0_data_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Orca_0_data_ARLOCK[0]} {design_1_i/Orca_0_data_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Orca_0_data_WDATA[0]} {design_1_i/Orca_0_data_WDATA[1]} {design_1_i/Orca_0_data_WDATA[2]} {design_1_i/Orca_0_data_WDATA[3]} {design_1_i/Orca_0_data_WDATA[4]} {design_1_i/Orca_0_data_WDATA[5]} {design_1_i/Orca_0_data_WDATA[6]} {design_1_i/Orca_0_data_WDATA[7]} {design_1_i/Orca_0_data_WDATA[8]} {design_1_i/Orca_0_data_WDATA[9]} {design_1_i/Orca_0_data_WDATA[10]} {design_1_i/Orca_0_data_WDATA[11]} {design_1_i/Orca_0_data_WDATA[12]} {design_1_i/Orca_0_data_WDATA[13]} {design_1_i/Orca_0_data_WDATA[14]} {design_1_i/Orca_0_data_WDATA[15]} {design_1_i/Orca_0_data_WDATA[16]} {design_1_i/Orca_0_data_WDATA[17]} {design_1_i/Orca_0_data_WDATA[18]} {design_1_i/Orca_0_data_WDATA[19]} {design_1_i/Orca_0_data_WDATA[20]} {design_1_i/Orca_0_data_WDATA[21]} {design_1_i/Orca_0_data_WDATA[22]} {design_1_i/Orca_0_data_WDATA[23]} {design_1_i/Orca_0_data_WDATA[24]} {design_1_i/Orca_0_data_WDATA[25]} {design_1_i/Orca_0_data_WDATA[26]} {design_1_i/Orca_0_data_WDATA[27]} {design_1_i/Orca_0_data_WDATA[28]} {design_1_i/Orca_0_data_WDATA[29]} {design_1_i/Orca_0_data_WDATA[30]} {design_1_i/Orca_0_data_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Orca_0_data_WSTRB[0]} {design_1_i/Orca_0_data_WSTRB[1]} {design_1_i/Orca_0_data_WSTRB[2]} {design_1_i/Orca_0_data_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Orca_0_data_ARBURST[0]} {design_1_i/Orca_0_data_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Orca_0_data_ARPROT[0]} {design_1_i/Orca_0_data_ARPROT[1]} {design_1_i/Orca_0_data_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Orca_0_data_AWPROT[0]} {design_1_i/Orca_0_data_AWPROT[1]} {design_1_i/Orca_0_data_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Orca_0_data_BID[0]} {design_1_i/Orca_0_data_BID[1]} {design_1_i/Orca_0_data_BID[2]} {design_1_i/Orca_0_data_BID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/Orca_0_data_ARADDR[0]} {design_1_i/Orca_0_data_ARADDR[1]} {design_1_i/Orca_0_data_ARADDR[2]} {design_1_i/Orca_0_data_ARADDR[3]} {design_1_i/Orca_0_data_ARADDR[4]} {design_1_i/Orca_0_data_ARADDR[5]} {design_1_i/Orca_0_data_ARADDR[6]} {design_1_i/Orca_0_data_ARADDR[7]} {design_1_i/Orca_0_data_ARADDR[8]} {design_1_i/Orca_0_data_ARADDR[9]} {design_1_i/Orca_0_data_ARADDR[10]} {design_1_i/Orca_0_data_ARADDR[11]} {design_1_i/Orca_0_data_ARADDR[12]} {design_1_i/Orca_0_data_ARADDR[13]} {design_1_i/Orca_0_data_ARADDR[14]} {design_1_i/Orca_0_data_ARADDR[15]} {design_1_i/Orca_0_data_ARADDR[16]} {design_1_i/Orca_0_data_ARADDR[17]} {design_1_i/Orca_0_data_ARADDR[18]} {design_1_i/Orca_0_data_ARADDR[19]} {design_1_i/Orca_0_data_ARADDR[20]} {design_1_i/Orca_0_data_ARADDR[21]} {design_1_i/Orca_0_data_ARADDR[22]} {design_1_i/Orca_0_data_ARADDR[23]} {design_1_i/Orca_0_data_ARADDR[24]} {design_1_i/Orca_0_data_ARADDR[25]} {design_1_i/Orca_0_data_ARADDR[26]} {design_1_i/Orca_0_data_ARADDR[27]} {design_1_i/Orca_0_data_ARADDR[28]} {design_1_i/Orca_0_data_ARADDR[29]} {design_1_i/Orca_0_data_ARADDR[30]} {design_1_i/Orca_0_data_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/Orca_0_data_AWLOCK[0]} {design_1_i/Orca_0_data_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/Orca_0_data_ARCACHE[0]} {design_1_i/Orca_0_data_ARCACHE[1]} {design_1_i/Orca_0_data_ARCACHE[2]} {design_1_i/Orca_0_data_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/Orca_0_data_AWID[0]} {design_1_i/Orca_0_data_AWID[1]} {design_1_i/Orca_0_data_AWID[2]} {design_1_i/Orca_0_data_AWID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/Orca_0_data_RID[0]} {design_1_i/Orca_0_data_RID[1]} {design_1_i/Orca_0_data_RID[2]} {design_1_i/Orca_0_data_RID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/Orca_0_data_AWSIZE[0]} {design_1_i/Orca_0_data_AWSIZE[1]} {design_1_i/Orca_0_data_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/Orca_0_data_AWBURST[0]} {design_1_i/Orca_0_data_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/Orca_0_data_RRESP[0]} {design_1_i/Orca_0_data_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/Orca_0_data_WID[0]} {design_1_i/Orca_0_data_WID[1]} {design_1_i/Orca_0_data_WID[2]} {design_1_i/Orca_0_data_WID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/Orca_0_data_ARLEN[0]} {design_1_i/Orca_0_data_ARLEN[1]} {design_1_i/Orca_0_data_ARLEN[2]} {design_1_i/Orca_0_data_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/Orca_0_data_RDATA[0]} {design_1_i/Orca_0_data_RDATA[1]} {design_1_i/Orca_0_data_RDATA[2]} {design_1_i/Orca_0_data_RDATA[3]} {design_1_i/Orca_0_data_RDATA[4]} {design_1_i/Orca_0_data_RDATA[5]} {design_1_i/Orca_0_data_RDATA[6]} {design_1_i/Orca_0_data_RDATA[7]} {design_1_i/Orca_0_data_RDATA[8]} {design_1_i/Orca_0_data_RDATA[9]} {design_1_i/Orca_0_data_RDATA[10]} {design_1_i/Orca_0_data_RDATA[11]} {design_1_i/Orca_0_data_RDATA[12]} {design_1_i/Orca_0_data_RDATA[13]} {design_1_i/Orca_0_data_RDATA[14]} {design_1_i/Orca_0_data_RDATA[15]} {design_1_i/Orca_0_data_RDATA[16]} {design_1_i/Orca_0_data_RDATA[17]} {design_1_i/Orca_0_data_RDATA[18]} {design_1_i/Orca_0_data_RDATA[19]} {design_1_i/Orca_0_data_RDATA[20]} {design_1_i/Orca_0_data_RDATA[21]} {design_1_i/Orca_0_data_RDATA[22]} {design_1_i/Orca_0_data_RDATA[23]} {design_1_i/Orca_0_data_RDATA[24]} {design_1_i/Orca_0_data_RDATA[25]} {design_1_i/Orca_0_data_RDATA[26]} {design_1_i/Orca_0_data_RDATA[27]} {design_1_i/Orca_0_data_RDATA[28]} {design_1_i/Orca_0_data_RDATA[29]} {design_1_i/Orca_0_data_RDATA[30]} {design_1_i/Orca_0_data_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/Orca_0_data_AWADDR[0]} {design_1_i/Orca_0_data_AWADDR[1]} {design_1_i/Orca_0_data_AWADDR[2]} {design_1_i/Orca_0_data_AWADDR[3]} {design_1_i/Orca_0_data_AWADDR[4]} {design_1_i/Orca_0_data_AWADDR[5]} {design_1_i/Orca_0_data_AWADDR[6]} {design_1_i/Orca_0_data_AWADDR[7]} {design_1_i/Orca_0_data_AWADDR[8]} {design_1_i/Orca_0_data_AWADDR[9]} {design_1_i/Orca_0_data_AWADDR[10]} {design_1_i/Orca_0_data_AWADDR[11]} {design_1_i/Orca_0_data_AWADDR[12]} {design_1_i/Orca_0_data_AWADDR[13]} {design_1_i/Orca_0_data_AWADDR[14]} {design_1_i/Orca_0_data_AWADDR[15]} {design_1_i/Orca_0_data_AWADDR[16]} {design_1_i/Orca_0_data_AWADDR[17]} {design_1_i/Orca_0_data_AWADDR[18]} {design_1_i/Orca_0_data_AWADDR[19]} {design_1_i/Orca_0_data_AWADDR[20]} {design_1_i/Orca_0_data_AWADDR[21]} {design_1_i/Orca_0_data_AWADDR[22]} {design_1_i/Orca_0_data_AWADDR[23]} {design_1_i/Orca_0_data_AWADDR[24]} {design_1_i/Orca_0_data_AWADDR[25]} {design_1_i/Orca_0_data_AWADDR[26]} {design_1_i/Orca_0_data_AWADDR[27]} {design_1_i/Orca_0_data_AWADDR[28]} {design_1_i/Orca_0_data_AWADDR[29]} {design_1_i/Orca_0_data_AWADDR[30]} {design_1_i/Orca_0_data_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/Orca_0_data_AWLEN[0]} {design_1_i/Orca_0_data_AWLEN[1]} {design_1_i/Orca_0_data_AWLEN[2]} {design_1_i/Orca_0_data_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/Orca_0_data_ARSIZE[0]} {design_1_i/Orca_0_data_ARSIZE[1]} {design_1_i/Orca_0_data_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/D[0]} {design_1_i/Orca_0/U0/core/X/syscall/D[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/Orca_0/U0/core/X/mcause_reg[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/Orca_0/U0/core/X/mstatus_reg[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/Orca_0_data_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list design_1_i/Orca_0_data_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list design_1_i/Orca_0_data_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list design_1_i/Orca_0_data_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list design_1_i/Orca_0_data_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list design_1_i/Orca_0_data_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list design_1_i/Orca_0_data_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list design_1_i/Orca_0_data_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list design_1_i/Orca_0_data_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list design_1_i/Orca_0_data_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list design_1_i/Orca_0_data_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list design_1_i/Orca_0_data_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/Orca_0/U0/core/X/p_4_in5_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/valid_output ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.21 . Memory (MB): peak = 7983.973 ; gain = 0.000 ; free physical = 21493 ; free virtual = 41870
[Thu Jul 20 12:35:19 2017] Launched impl_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 20 12:41:45 2017] Launched impl_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/runme.log
current_design impl_1
current_design synth_1
current_design impl_1
close_design
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp209/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp220/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp220/design_1_wrapper_board.xdc]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp220/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp220/design_1_wrapper_early.xdc]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp220/design_1_wrapper.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp220/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7983.973 ; gain = 0.000 ; free physical = 20443 ; free virtual = 40880
Restored from archive | CPU: 1.200000 secs | Memory: 18.023254 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7983.973 ; gain = 0.000 ; free physical = 20443 ; free virtual = 40880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 437 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 428 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 7983.973 ; gain = 0.000 ; free physical = 20333 ; free virtual = 40741
source write_mmi.tcl
# proc write_mmi {cell_name} {
# 	set proj [current_project]
# 	set filename "${cell_name}.mmi"
# 	set fileout [open $filename "w"]
# 	set brams [split [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.bram.* }] " "]
# 	#isolate all BRAMs identified by cell_name
# 	set cell_name_bram ""
# 	for {set i 0} {$i < [llength $brams]} {incr i} {
# 		if { [regexp -nocase $cell_name [lindex $brams $i]] } {
# 			lappend cell_name_bram [lindex $brams $i]
# 		}
# 	}
# 	set proc_found 0	
# 	set inst_path [split [get_cells -hierarchical -filter { NAME =~  "*microblaze*" } ] " "]
# 	if {$inst_path == ""} {
# 		puts "Warning: No Processor found"
# 		set inst_path "dummy"
# 	} else {
# 		set proc_found 1
# 		set inst_path [lindex $inst_path 0]
# 	}
# 		
# 	puts $fileout "<?xml version=\"1.0\" encoding=\"UTF-8\"?>"
# 	puts $fileout "<MemInfo Version=\"1\" Minor=\"0\">"
# 	set inst_temp [lindex $brams 0]
# 	set loc_temp [string first $cell_name $inst_temp]
# 	set inst [string range $inst_temp 0 $loc_temp]
# 	set new_inst [string last "/" $inst]
# 	set new_inst [string range $inst 0 $new_inst-1]
# 	puts $fileout "  <Processor Endianness=\"Little\" InstPath=\"$inst_path\">"
# 	set bram_range 0
# 	for {set i 0} {$i < [llength $cell_name_bram]} {incr i} {
# 		set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $i]]]
# 		if {$bram_type == "RAMB36E1"} {
# 			set bram_range [expr {$bram_range + 4096}]	
# 		}
# 	}
# 	puts $fileout "    <AddressSpace Name=\"$cell_name\" Begin=\"0\" End=\"[expr {$bram_range - 1}]\">"
# 
# 	set bram [llength $cell_name_bram]
# 	if {$bram >= 32} {
# 		set sequence "7,6,5,4,3,2,1,0,15,14,13,12,11,10,9,8,23,22,21,20,19,18,17,16,31,30,29,28,27,26,25,24"
# 		set bus_blocks [expr {$bram / 32}]
# 	} elseif {$bram >= 16 && $bram < 32} {
# 		set sequence "7,5,3,1,15,13,11,9,23,21,19,17,31,29,27,25"
# 		set bus_blocks 1
# 	} elseif {$bram >= 8 && $bram < 16} {
# 		set sequence "7,3,15,11,23,19,31,27"
# 		set bus_blocks 1
# 	} elseif {$bram >= 4 && $bram < 8} {
# 		set sequence "7,15,23,31"
# 		set bus_blocks 1
# 	} else {
# 		set sequence "15,31"
# 		set bus_blocks 1
# 	}
# 	set sequence [split $sequence ","]
# 	
# 	
# 	for {set b 0} {$b < $bus_blocks} {incr b} {
# 		puts $fileout "      <BusBlock>"
# 		for {set i 0} {$i < [llength $sequence]} {incr i} {
# 			for {set j 0} {$j < [llength $cell_name_bram]} {incr j} {
# 				set block_start [expr {32768 * $b}]
# 				#set bmm_width [bram_info [lindex $cell_name_bram $j] "bit_lane"]
# 				#set bmm_width [split $bmm_width ":"]
# 				#set bmm_msb [lindex $bmm_width 0]
# 				#set bmm_lsb [lindex $bmm_width 1]
# 				#set bmm_range [bram_info [lindex $cell_name_bram $j] "range"]
#         set bmm_name [get_property parent [get_cells [lindex $cell_name_bram $j]]]
#         regexp {\[([0-9]+)\]} $bmm_name whole_substring ram_num
#         set addr_offset [expr $ram_num * 8]
#         set bmm_msb [get_property bram_slice_end [get_cells [lindex $cell_name_bram $j]]] 
#         set bmm_msb [expr $bmm_msb + $addr_offset]
#         set bmm_lsb [get_property bram_slice_begin [get_cells [lindex $cell_name_bram $j]]] 
#         set bmm_lsb [expr $bmm_lsb + $addr_offset]
#         set bmm_range ""
#         append bmm_range [get_property bram_addr_begin [get_cells [lindex $cell_name_bram $j]]]
#         append bmm_range ":"
#         append bmm_range [get_property bram_addr_end [get_cells [lindex $cell_name_bram $j]]]
# 				set split_ranges [split $bmm_range ":"]
# 				set MSB [lindex $sequence $i]
# 				if {$MSB == $bmm_msb && $block_start == [lindex $split_ranges 0]} {
# 					set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $j]]]
# 					set status [get_property STATUS [get_cells [lindex $cell_name_bram $j]]]
# 																							
# 					if {$status == "UNPLACED"} {
# 						set placed "X0Y0"
# 					} else {
# 						set placed [get_property LOC [get_cells [lindex $cell_name_bram $j]]]
# 						set placed_list [split $placed "_"]
# 						set placed [lindex $placed_list 1]
# 					}
# 					set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $j]]]			
# 					if {$bram_type == "RAMB36E1"} {
# 						set bram_type "RAMB32"
# 					}
# 															
# 					puts $fileout "        <BitLane MemType=\"$bram_type\" Placement=\"$placed\">"
# 					puts $fileout "          <DataWidth MSB=\"$bmm_msb\" LSB=\"$bmm_lsb\"/>"
# 					puts $fileout "          <AddressRange Begin=\"[lindex $split_ranges 0]\" End=\"[lindex $split_ranges 1]\"/>"
# 					puts $fileout "          <Parity ON=\"false\" NumBits=\"0\"/>"
# 					puts $fileout "        </BitLane>"
# 				}
# 			}
# 		}
# 		puts $fileout "      </BusBlock>"
# 	}
# 	puts $fileout "    </AddressSpace>"
# 	puts $fileout "  </Processor>"
# 	puts $fileout "<Config>"
# 	puts $fileout "  <Option Name=\"Part\" Val=\"[get_property PART [current_project ]]\"/>"
#   puts $fileout "</Config>"
#   puts $fileout "</MemInfo>"
# 	close $fileout
# 	puts "MMI file ($filename) created successfully."
# 	puts "To run Updatemem, use the command line below after write_bitstream:"
# 	puts "updatemem -force --meminfo $filename --data <path to data file>.elf/mem --bit <path to bit file>.bit --proc $inst_path --out <output bit file>.bit"
# }
# proc bram_info {bram type} {
# 	set temp [get_property bmm_info_memory_device [get_cells $bram]]
# 	set bmm_info_memory_device [regexp {\[(.+)\]\[(.+)\]} $temp all 1 2]
# 	if {$type == "bit_lane"} {
# 		return $1
# 	} elseif {$type == "range"} {
# 		return $2
# 	} else {
# 		return $all
# 	}
# }
# proc export2sdk {} {
# 	set proj [current_project]
# 	set file_list ""
# 	set get_impl [split [get_runs] " "]
# 	set get_impl [lindex $get_impl [expr {[llength $get_impl] - 1}]]
# 	set sdk_dir [glob -nocomplain -type d *.sdk]
# 	if {$sdk_dir == ""} {
# 		puts "Creating SDK folder: ${proj}.sdk"
# 		file mkdir ${proj}.sdk
# 	}
# 	set mmi_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.mmi]
# 	if {$mmi_file != ""} {
# 		lappend file_list $mmi_file
# 	}
#         set bit_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.bit]
# 	if {$bit_file != ""} {
# 		lappend file_list $bit_file
# 	}
#         set hwdef_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.hwdef]
# 	if {$hwdef_file != ""} {
# 		lappend file_list $hwdef_file
# 	}
# 	write_sysdef -force -meminfo $mmi_file -hwdef $hwdef_file -bitfile $bit_file -file ${proj}.sdk/test.hdf
# 	puts "Creating HDF file containing"
# 	for {set i 0} {$i <= [llength $file_list]} {incr i} {
# 	puts [lindex $file_list $i]
# 	}
# }
# proc mmi_wrapper {proj_dir proj_name cell_name} {
#   open_project $proj_dir/$proj_name.xpr
#   open_run impl_1
#   write_mmi $cell_name
#   close_project
# }
write_mmi idram_gen
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*microblaze*" }'.
Warning: No Processor found
MMI file (idram_gen.mmi) created successfully.
To run Updatemem, use the command line below after write_bitstream:
updatemem -force --meminfo idram_gen.mmi --data <path to data file>.elf/mem --bit <path to bit file>.bit --proc dummy --out <output bit file>.bit
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-20 12:45:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 12:45:30
ERROR: [Xicom 50-38] xicom: No trigger mark in any sample in window: 0.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-20 12:45:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 12:45:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Orca_0/U0/core/X/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/interrupt_processor_reg} {design_1_i/Orca_0/U0/core/X/mcause_reg} {design_1_i/Orca_0/U0/core/X/mstatus_reg} {design_1_i/Orca_0/U0/core/X/p_4_in5_in} {design_1_i/Orca_0/U0/core/X/syscall/D} {design_1_i/Orca_0/U0/core/X/syscall/D_1} {design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid} {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0} {design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg} {design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0} {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0} {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_} {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_} {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} {design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg} {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg} {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg_1} {design_1_i/Orca_0/U0/core/X/syscall/valid_output} {design_1_i/Orca_0_data_ARADDR} {design_1_i/Orca_0_data_ARBURST} {design_1_i/Orca_0_data_ARCACHE} {design_1_i/Orca_0_data_ARID} {design_1_i/Orca_0_data_ARLEN} {design_1_i/Orca_0_data_ARLOCK} {design_1_i/Orca_0_data_ARPROT} {design_1_i/Orca_0_data_ARREADY} {design_1_i/Orca_0_data_ARSIZE} {design_1_i/Orca_0_data_ARVALID} {design_1_i/Orca_0_data_AWADDR} {design_1_i/Orca_0_data_AWBURST} {design_1_i/Orca_0_data_AWCACHE} {design_1_i/Orca_0_data_AWID} {design_1_i/Orca_0_data_AWLEN} {design_1_i/Orca_0_data_AWLOCK} {design_1_i/Orca_0_data_AWPROT} {design_1_i/Orca_0_data_AWREADY} {design_1_i/Orca_0_data_AWSIZE} {design_1_i/Orca_0_data_AWVALID} {design_1_i/Orca_0_data_BID} {design_1_i/Orca_0_data_BREADY} {design_1_i/Orca_0_data_BRESP} {design_1_i/Orca_0_data_BVALID} {design_1_i/Orca_0_data_RDATA} {design_1_i/Orca_0_data_RID} {design_1_i/Orca_0_data_RLAST} {design_1_i/Orca_0_data_RREADY} {design_1_i/Orca_0_data_RRESP} {design_1_i/Orca_0_data_RVALID} {design_1_i/Orca_0_data_WDATA} {design_1_i/Orca_0_data_WID} {design_1_i/Orca_0_data_WLAST} {design_1_i/Orca_0_data_WREADY} {design_1_i/Orca_0_data_WSTRB} {design_1_i/Orca_0_data_WVALID} {design_1_i/Orca_0_instr_ARADDR} {design_1_i/Orca_0_instr_ARBURST} {design_1_i/Orca_0_instr_ARCACHE} {design_1_i/Orca_0_instr_ARID} {design_1_i/Orca_0_instr_ARLEN} {design_1_i/Orca_0_instr_ARLOCK} {design_1_i/Orca_0_instr_ARPROT} {design_1_i/Orca_0_instr_ARREADY} {design_1_i/Orca_0_instr_ARSIZE} {design_1_i/Orca_0_instr_ARVALID} {design_1_i/Orca_0_instr_RDATA} {design_1_i/Orca_0_instr_RID} {design_1_i/Orca_0_instr_RLAST} {design_1_i/Orca_0_instr_RREADY} {design_1_i/Orca_0_instr_RRESP} {design_1_i/Orca_0_instr_RVALID} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-20 12:46:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 12:46:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/Orca_0/U0/core/X/syscall/global_interrupts -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/Orca_0/U0/core/X/syscall/global_interrupts -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-20 12:46:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 12:46:36
ERROR: [Xicom 50-38] xicom: No trigger mark in any sample in window: 0.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Jul-20 12:46:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 12:46:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {400}] [get_bd_cells fit_timer_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {200}] [get_bd_cells fit_timer_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {400}] [get_bd_cells fit_timer_0]
endgroup
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 7983.973 ; gain = 0.000 ; free physical = 21470 ; free virtual = 41882
catch { config_ip_cache -export [get_ips -all design_1_fit_timer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 19.086 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_fit_timer_0_0_synth_1
[Thu Jul 20 12:51:02 2017] Launched design_1_fit_timer_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_fit_timer_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul 20 12:56:57 2017] Launched synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_Orca_0_0/design_1_Orca_0_0.dcp' for cell 'design_1_i/Orca_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_edge_extender_0_0/design_1_edge_extender_0_0.dcp' for cell 'design_1_i/edge_extender_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/design_1_fit_timer_0_0.dcp' for cell 'design_1_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_idram_0_0/design_1_idram_0_0.dcp' for cell 'design_1_i/idram_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clock/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/clock/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clock/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp260/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clock/clk_wiz/inst'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/clock/rst_clk_wiz_100M/U0'
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 8074.656 ; gain = 61.637 ; free physical = 21370 ; free virtual = 41749
launch_runs impl_1 -jobs 8
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8074.656 ; gain = 0.000 ; free physical = 21360 ; free virtual = 41741
[Thu Jul 20 13:00:43 2017] Launched impl_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 20 13:04:48 2017] Launched impl_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/runme.log
current_design impl_1
source write_mmi.tcl
# proc write_mmi {cell_name} {
# 	set proj [current_project]
# 	set filename "${cell_name}.mmi"
# 	set fileout [open $filename "w"]
# 	set brams [split [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.bram.* }] " "]
# 	#isolate all BRAMs identified by cell_name
# 	set cell_name_bram ""
# 	for {set i 0} {$i < [llength $brams]} {incr i} {
# 		if { [regexp -nocase $cell_name [lindex $brams $i]] } {
# 			lappend cell_name_bram [lindex $brams $i]
# 		}
# 	}
# 	set proc_found 0	
# 	set inst_path [split [get_cells -hierarchical -filter { NAME =~  "*microblaze*" } ] " "]
# 	if {$inst_path == ""} {
# 		puts "Warning: No Processor found"
# 		set inst_path "dummy"
# 	} else {
# 		set proc_found 1
# 		set inst_path [lindex $inst_path 0]
# 	}
# 		
# 	puts $fileout "<?xml version=\"1.0\" encoding=\"UTF-8\"?>"
# 	puts $fileout "<MemInfo Version=\"1\" Minor=\"0\">"
# 	set inst_temp [lindex $brams 0]
# 	set loc_temp [string first $cell_name $inst_temp]
# 	set inst [string range $inst_temp 0 $loc_temp]
# 	set new_inst [string last "/" $inst]
# 	set new_inst [string range $inst 0 $new_inst-1]
# 	puts $fileout "  <Processor Endianness=\"Little\" InstPath=\"$inst_path\">"
# 	set bram_range 0
# 	for {set i 0} {$i < [llength $cell_name_bram]} {incr i} {
# 		set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $i]]]
# 		if {$bram_type == "RAMB36E1"} {
# 			set bram_range [expr {$bram_range + 4096}]	
# 		}
# 	}
# 	puts $fileout "    <AddressSpace Name=\"$cell_name\" Begin=\"0\" End=\"[expr {$bram_range - 1}]\">"
# 
# 	set bram [llength $cell_name_bram]
# 	if {$bram >= 32} {
# 		set sequence "7,6,5,4,3,2,1,0,15,14,13,12,11,10,9,8,23,22,21,20,19,18,17,16,31,30,29,28,27,26,25,24"
# 		set bus_blocks [expr {$bram / 32}]
# 	} elseif {$bram >= 16 && $bram < 32} {
# 		set sequence "7,5,3,1,15,13,11,9,23,21,19,17,31,29,27,25"
# 		set bus_blocks 1
# 	} elseif {$bram >= 8 && $bram < 16} {
# 		set sequence "7,3,15,11,23,19,31,27"
# 		set bus_blocks 1
# 	} elseif {$bram >= 4 && $bram < 8} {
# 		set sequence "7,15,23,31"
# 		set bus_blocks 1
# 	} else {
# 		set sequence "15,31"
# 		set bus_blocks 1
# 	}
# 	set sequence [split $sequence ","]
# 	
# 	
# 	for {set b 0} {$b < $bus_blocks} {incr b} {
# 		puts $fileout "      <BusBlock>"
# 		for {set i 0} {$i < [llength $sequence]} {incr i} {
# 			for {set j 0} {$j < [llength $cell_name_bram]} {incr j} {
# 				set block_start [expr {32768 * $b}]
# 				#set bmm_width [bram_info [lindex $cell_name_bram $j] "bit_lane"]
# 				#set bmm_width [split $bmm_width ":"]
# 				#set bmm_msb [lindex $bmm_width 0]
# 				#set bmm_lsb [lindex $bmm_width 1]
# 				#set bmm_range [bram_info [lindex $cell_name_bram $j] "range"]
#         set bmm_name [get_property parent [get_cells [lindex $cell_name_bram $j]]]
#         regexp {\[([0-9]+)\]} $bmm_name whole_substring ram_num
#         set addr_offset [expr $ram_num * 8]
#         set bmm_msb [get_property bram_slice_end [get_cells [lindex $cell_name_bram $j]]] 
#         set bmm_msb [expr $bmm_msb + $addr_offset]
#         set bmm_lsb [get_property bram_slice_begin [get_cells [lindex $cell_name_bram $j]]] 
#         set bmm_lsb [expr $bmm_lsb + $addr_offset]
#         set bmm_range ""
#         append bmm_range [get_property bram_addr_begin [get_cells [lindex $cell_name_bram $j]]]
#         append bmm_range ":"
#         append bmm_range [get_property bram_addr_end [get_cells [lindex $cell_name_bram $j]]]
# 				set split_ranges [split $bmm_range ":"]
# 				set MSB [lindex $sequence $i]
# 				if {$MSB == $bmm_msb && $block_start == [lindex $split_ranges 0]} {
# 					set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $j]]]
# 					set status [get_property STATUS [get_cells [lindex $cell_name_bram $j]]]
# 																							
# 					if {$status == "UNPLACED"} {
# 						set placed "X0Y0"
# 					} else {
# 						set placed [get_property LOC [get_cells [lindex $cell_name_bram $j]]]
# 						set placed_list [split $placed "_"]
# 						set placed [lindex $placed_list 1]
# 					}
# 					set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $j]]]			
# 					if {$bram_type == "RAMB36E1"} {
# 						set bram_type "RAMB32"
# 					}
# 															
# 					puts $fileout "        <BitLane MemType=\"$bram_type\" Placement=\"$placed\">"
# 					puts $fileout "          <DataWidth MSB=\"$bmm_msb\" LSB=\"$bmm_lsb\"/>"
# 					puts $fileout "          <AddressRange Begin=\"[lindex $split_ranges 0]\" End=\"[lindex $split_ranges 1]\"/>"
# 					puts $fileout "          <Parity ON=\"false\" NumBits=\"0\"/>"
# 					puts $fileout "        </BitLane>"
# 				}
# 			}
# 		}
# 		puts $fileout "      </BusBlock>"
# 	}
# 	puts $fileout "    </AddressSpace>"
# 	puts $fileout "  </Processor>"
# 	puts $fileout "<Config>"
# 	puts $fileout "  <Option Name=\"Part\" Val=\"[get_property PART [current_project ]]\"/>"
#   puts $fileout "</Config>"
#   puts $fileout "</MemInfo>"
# 	close $fileout
# 	puts "MMI file ($filename) created successfully."
# 	puts "To run Updatemem, use the command line below after write_bitstream:"
# 	puts "updatemem -force --meminfo $filename --data <path to data file>.elf/mem --bit <path to bit file>.bit --proc $inst_path --out <output bit file>.bit"
# }
# proc bram_info {bram type} {
# 	set temp [get_property bmm_info_memory_device [get_cells $bram]]
# 	set bmm_info_memory_device [regexp {\[(.+)\]\[(.+)\]} $temp all 1 2]
# 	if {$type == "bit_lane"} {
# 		return $1
# 	} elseif {$type == "range"} {
# 		return $2
# 	} else {
# 		return $all
# 	}
# }
# proc export2sdk {} {
# 	set proj [current_project]
# 	set file_list ""
# 	set get_impl [split [get_runs] " "]
# 	set get_impl [lindex $get_impl [expr {[llength $get_impl] - 1}]]
# 	set sdk_dir [glob -nocomplain -type d *.sdk]
# 	if {$sdk_dir == ""} {
# 		puts "Creating SDK folder: ${proj}.sdk"
# 		file mkdir ${proj}.sdk
# 	}
# 	set mmi_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.mmi]
# 	if {$mmi_file != ""} {
# 		lappend file_list $mmi_file
# 	}
#         set bit_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.bit]
# 	if {$bit_file != ""} {
# 		lappend file_list $bit_file
# 	}
#         set hwdef_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.hwdef]
# 	if {$hwdef_file != ""} {
# 		lappend file_list $hwdef_file
# 	}
# 	write_sysdef -force -meminfo $mmi_file -hwdef $hwdef_file -bitfile $bit_file -file ${proj}.sdk/test.hdf
# 	puts "Creating HDF file containing"
# 	for {set i 0} {$i <= [llength $file_list]} {incr i} {
# 	puts [lindex $file_list $i]
# 	}
# }
# proc mmi_wrapper {proj_dir proj_name cell_name} {
#   open_project $proj_dir/$proj_name.xpr
#   open_run impl_1
#   write_mmi $cell_name
#   close_project
# }
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp260/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp271/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp271/design_1_wrapper_board.xdc]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp271/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp271/design_1_wrapper_early.xdc]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp271/design_1_wrapper.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp271/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8074.656 ; gain = 0.000 ; free physical = 21220 ; free virtual = 41723
Restored from archive | CPU: 1.280000 secs | Memory: 18.312111 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8074.656 ; gain = 0.000 ; free physical = 21220 ; free virtual = 41723
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 8095.930 ; gain = 21.273 ; free physical = 21123 ; free virtual = 41597
write_mmi idram_gen
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*microblaze*" }'.
Warning: No Processor found
MMI file (idram_gen.mmi) created successfully.
To run Updatemem, use the command line below after write_bitstream:
updatemem -force --meminfo idram_gen.mmi --data <path to data file>.elf/mem --bit <path to bit file>.bit --proc dummy --out <output bit file>.bit
run_hw_ila -force -file ila_trig.tas [get_hw_ilas hw_ila_1]
apply_hw_ila_trigger ila_trig.tas
INFO: [Designutils 20-2480] Applying ILA trigger at startup file 'ila_trig.tas'...
INFO: [Designutils 20-2487] Successfully matched and applied 12 trigger register definitions to ILA instance 'u_ila_0'
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/Orca_0/U0/core/X/syscall/global_interrupts -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila -force -file ila_trig.tas [get_hw_ilas hw_ila_1]
apply_hw_ila_trigger ila_trig.tas
INFO: [Designutils 20-2480] Applying ILA trigger at startup file 'ila_trig.tas'...
INFO: [Designutils 20-2487] Successfully matched and applied 11 trigger register definitions to ILA instance 'u_ila_0'
write_bitstream -force trig_at_startup.bit
Command: write_bitstream -force trig_at_startup.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out output design_1_i/Orca_0/U0/core/X/alu/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out__0 output design_1_i/Orca_0/U0/core/X/alu/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0 multiplier stage design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__2 multiplier stage design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out multiplier stage design_1_i/Orca_0/U0/core/X/alu/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out__0 multiplier stage design_1_i/Orca_0/U0/core/X/alu/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 27 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15]... and (the first 15 of 18 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./trig_at_startup.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
7 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 8470.840 ; gain = 363.246 ; free physical = 21212 ; free virtual = 41576
trig_at_startup.bit
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 13:23:09
ERROR: [Xicom 50-38] xicom: Multiple trigger marks in window: 0, buffer index: 435.
ERROR: [Xicom 50-41] Waveform data read from ILA core is corrupted (user chain=1, slave index=0).
Resolution:
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the clock connected to debug core and/or debug hub is faster than the JTAG clock frequency.
ERROR: [Xicom 50-38] xicom: Error during interpreting trace readback data
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 13:23:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_design synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Orca_0_data_ARPROT[0]} {design_1_i/Orca_0_data_ARPROT[1]} {design_1_i/Orca_0_data_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Orca_0_data_ARCACHE[0]} {design_1_i/Orca_0_data_ARCACHE[1]} {design_1_i/Orca_0_data_ARCACHE[2]} {design_1_i/Orca_0_data_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Orca_0_data_AWCACHE[0]} {design_1_i/Orca_0_data_AWCACHE[1]} {design_1_i/Orca_0_data_AWCACHE[2]} {design_1_i/Orca_0_data_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Orca_0_data_ARLEN[0]} {design_1_i/Orca_0_data_ARLEN[1]} {design_1_i/Orca_0_data_ARLEN[2]} {design_1_i/Orca_0_data_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Orca_0_data_ARADDR[0]} {design_1_i/Orca_0_data_ARADDR[1]} {design_1_i/Orca_0_data_ARADDR[2]} {design_1_i/Orca_0_data_ARADDR[3]} {design_1_i/Orca_0_data_ARADDR[4]} {design_1_i/Orca_0_data_ARADDR[5]} {design_1_i/Orca_0_data_ARADDR[6]} {design_1_i/Orca_0_data_ARADDR[7]} {design_1_i/Orca_0_data_ARADDR[8]} {design_1_i/Orca_0_data_ARADDR[9]} {design_1_i/Orca_0_data_ARADDR[10]} {design_1_i/Orca_0_data_ARADDR[11]} {design_1_i/Orca_0_data_ARADDR[12]} {design_1_i/Orca_0_data_ARADDR[13]} {design_1_i/Orca_0_data_ARADDR[14]} {design_1_i/Orca_0_data_ARADDR[15]} {design_1_i/Orca_0_data_ARADDR[16]} {design_1_i/Orca_0_data_ARADDR[17]} {design_1_i/Orca_0_data_ARADDR[18]} {design_1_i/Orca_0_data_ARADDR[19]} {design_1_i/Orca_0_data_ARADDR[20]} {design_1_i/Orca_0_data_ARADDR[21]} {design_1_i/Orca_0_data_ARADDR[22]} {design_1_i/Orca_0_data_ARADDR[23]} {design_1_i/Orca_0_data_ARADDR[24]} {design_1_i/Orca_0_data_ARADDR[25]} {design_1_i/Orca_0_data_ARADDR[26]} {design_1_i/Orca_0_data_ARADDR[27]} {design_1_i/Orca_0_data_ARADDR[28]} {design_1_i/Orca_0_data_ARADDR[29]} {design_1_i/Orca_0_data_ARADDR[30]} {design_1_i/Orca_0_data_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Orca_0_data_WDATA[0]} {design_1_i/Orca_0_data_WDATA[1]} {design_1_i/Orca_0_data_WDATA[2]} {design_1_i/Orca_0_data_WDATA[3]} {design_1_i/Orca_0_data_WDATA[4]} {design_1_i/Orca_0_data_WDATA[5]} {design_1_i/Orca_0_data_WDATA[6]} {design_1_i/Orca_0_data_WDATA[7]} {design_1_i/Orca_0_data_WDATA[8]} {design_1_i/Orca_0_data_WDATA[9]} {design_1_i/Orca_0_data_WDATA[10]} {design_1_i/Orca_0_data_WDATA[11]} {design_1_i/Orca_0_data_WDATA[12]} {design_1_i/Orca_0_data_WDATA[13]} {design_1_i/Orca_0_data_WDATA[14]} {design_1_i/Orca_0_data_WDATA[15]} {design_1_i/Orca_0_data_WDATA[16]} {design_1_i/Orca_0_data_WDATA[17]} {design_1_i/Orca_0_data_WDATA[18]} {design_1_i/Orca_0_data_WDATA[19]} {design_1_i/Orca_0_data_WDATA[20]} {design_1_i/Orca_0_data_WDATA[21]} {design_1_i/Orca_0_data_WDATA[22]} {design_1_i/Orca_0_data_WDATA[23]} {design_1_i/Orca_0_data_WDATA[24]} {design_1_i/Orca_0_data_WDATA[25]} {design_1_i/Orca_0_data_WDATA[26]} {design_1_i/Orca_0_data_WDATA[27]} {design_1_i/Orca_0_data_WDATA[28]} {design_1_i/Orca_0_data_WDATA[29]} {design_1_i/Orca_0_data_WDATA[30]} {design_1_i/Orca_0_data_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Orca_0_data_BID[0]} {design_1_i/Orca_0_data_BID[1]} {design_1_i/Orca_0_data_BID[2]} {design_1_i/Orca_0_data_BID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Orca_0_data_AWID[0]} {design_1_i/Orca_0_data_AWID[1]} {design_1_i/Orca_0_data_AWID[2]} {design_1_i/Orca_0_data_AWID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Orca_0_data_AWSIZE[0]} {design_1_i/Orca_0_data_AWSIZE[1]} {design_1_i/Orca_0_data_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Orca_0_data_BRESP[0]} {design_1_i/Orca_0_data_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/Orca_0_data_RRESP[0]} {design_1_i/Orca_0_data_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/Orca_0_data_ARSIZE[0]} {design_1_i/Orca_0_data_ARSIZE[1]} {design_1_i/Orca_0_data_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/Orca_0_data_RDATA[0]} {design_1_i/Orca_0_data_RDATA[1]} {design_1_i/Orca_0_data_RDATA[2]} {design_1_i/Orca_0_data_RDATA[3]} {design_1_i/Orca_0_data_RDATA[4]} {design_1_i/Orca_0_data_RDATA[5]} {design_1_i/Orca_0_data_RDATA[6]} {design_1_i/Orca_0_data_RDATA[7]} {design_1_i/Orca_0_data_RDATA[8]} {design_1_i/Orca_0_data_RDATA[9]} {design_1_i/Orca_0_data_RDATA[10]} {design_1_i/Orca_0_data_RDATA[11]} {design_1_i/Orca_0_data_RDATA[12]} {design_1_i/Orca_0_data_RDATA[13]} {design_1_i/Orca_0_data_RDATA[14]} {design_1_i/Orca_0_data_RDATA[15]} {design_1_i/Orca_0_data_RDATA[16]} {design_1_i/Orca_0_data_RDATA[17]} {design_1_i/Orca_0_data_RDATA[18]} {design_1_i/Orca_0_data_RDATA[19]} {design_1_i/Orca_0_data_RDATA[20]} {design_1_i/Orca_0_data_RDATA[21]} {design_1_i/Orca_0_data_RDATA[22]} {design_1_i/Orca_0_data_RDATA[23]} {design_1_i/Orca_0_data_RDATA[24]} {design_1_i/Orca_0_data_RDATA[25]} {design_1_i/Orca_0_data_RDATA[26]} {design_1_i/Orca_0_data_RDATA[27]} {design_1_i/Orca_0_data_RDATA[28]} {design_1_i/Orca_0_data_RDATA[29]} {design_1_i/Orca_0_data_RDATA[30]} {design_1_i/Orca_0_data_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/Orca_0_data_AWPROT[0]} {design_1_i/Orca_0_data_AWPROT[1]} {design_1_i/Orca_0_data_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/Orca_0_data_AWLOCK[0]} {design_1_i/Orca_0_data_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/Orca_0_data_WSTRB[0]} {design_1_i/Orca_0_data_WSTRB[1]} {design_1_i/Orca_0_data_WSTRB[2]} {design_1_i/Orca_0_data_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/Orca_0_data_RID[0]} {design_1_i/Orca_0_data_RID[1]} {design_1_i/Orca_0_data_RID[2]} {design_1_i/Orca_0_data_RID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/Orca_0_data_ARLOCK[0]} {design_1_i/Orca_0_data_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/Orca_0_data_AWBURST[0]} {design_1_i/Orca_0_data_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/Orca_0_data_WID[0]} {design_1_i/Orca_0_data_WID[1]} {design_1_i/Orca_0_data_WID[2]} {design_1_i/Orca_0_data_WID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/Orca_0_data_ARBURST[0]} {design_1_i/Orca_0_data_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/Orca_0_data_AWLEN[0]} {design_1_i/Orca_0_data_AWLEN[1]} {design_1_i/Orca_0_data_AWLEN[2]} {design_1_i/Orca_0_data_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/Orca_0_data_AWADDR[0]} {design_1_i/Orca_0_data_AWADDR[1]} {design_1_i/Orca_0_data_AWADDR[2]} {design_1_i/Orca_0_data_AWADDR[3]} {design_1_i/Orca_0_data_AWADDR[4]} {design_1_i/Orca_0_data_AWADDR[5]} {design_1_i/Orca_0_data_AWADDR[6]} {design_1_i/Orca_0_data_AWADDR[7]} {design_1_i/Orca_0_data_AWADDR[8]} {design_1_i/Orca_0_data_AWADDR[9]} {design_1_i/Orca_0_data_AWADDR[10]} {design_1_i/Orca_0_data_AWADDR[11]} {design_1_i/Orca_0_data_AWADDR[12]} {design_1_i/Orca_0_data_AWADDR[13]} {design_1_i/Orca_0_data_AWADDR[14]} {design_1_i/Orca_0_data_AWADDR[15]} {design_1_i/Orca_0_data_AWADDR[16]} {design_1_i/Orca_0_data_AWADDR[17]} {design_1_i/Orca_0_data_AWADDR[18]} {design_1_i/Orca_0_data_AWADDR[19]} {design_1_i/Orca_0_data_AWADDR[20]} {design_1_i/Orca_0_data_AWADDR[21]} {design_1_i/Orca_0_data_AWADDR[22]} {design_1_i/Orca_0_data_AWADDR[23]} {design_1_i/Orca_0_data_AWADDR[24]} {design_1_i/Orca_0_data_AWADDR[25]} {design_1_i/Orca_0_data_AWADDR[26]} {design_1_i/Orca_0_data_AWADDR[27]} {design_1_i/Orca_0_data_AWADDR[28]} {design_1_i/Orca_0_data_AWADDR[29]} {design_1_i/Orca_0_data_AWADDR[30]} {design_1_i/Orca_0_data_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/Orca_0_data_ARID[0]} {design_1_i/Orca_0_data_ARID[1]} {design_1_i/Orca_0_data_ARID[2]} {design_1_i/Orca_0_data_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/D[0]} {design_1_i/Orca_0/U0/core/X/syscall/D[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/Orca_0/U0/core/X/mcause_reg[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/Orca_0/U0/core/X/mstatus_reg[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/Orca_0_data_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list design_1_i/Orca_0_data_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list design_1_i/Orca_0_data_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list design_1_i/Orca_0_data_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list design_1_i/Orca_0_data_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list design_1_i/Orca_0_data_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list design_1_i/Orca_0_data_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list design_1_i/Orca_0_data_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list design_1_i/Orca_0_data_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list design_1_i/Orca_0_data_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list design_1_i/Orca_0_data_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list design_1_i/Orca_0_data_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/Orca_0/U0/core/X/p_4_in5_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/valid_output ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8505.785 ; gain = 0.000 ; free physical = 21347 ; free virtual = 41680
[Thu Jul 20 13:32:07 2017] Launched impl_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/runme.log
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 896 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp260/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp274/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp274/design_1_wrapper_board.xdc]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp274/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp274/design_1_wrapper_early.xdc]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp274/design_1_wrapper.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp274/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8505.785 ; gain = 0.000 ; free physical = 21343 ; free virtual = 41740
Restored from archive | CPU: 1.330000 secs | Memory: 19.377647 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8505.785 ; gain = 0.000 ; free physical = 21343 ; free virtual = 41740
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 8520.867 ; gain = 15.082 ; free physical = 21320 ; free virtual = 41686
source write_mmi.tcl
# proc write_mmi {cell_name} {
# 	set proj [current_project]
# 	set filename "${cell_name}.mmi"
# 	set fileout [open $filename "w"]
# 	set brams [split [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.bram.* }] " "]
# 	#isolate all BRAMs identified by cell_name
# 	set cell_name_bram ""
# 	for {set i 0} {$i < [llength $brams]} {incr i} {
# 		if { [regexp -nocase $cell_name [lindex $brams $i]] } {
# 			lappend cell_name_bram [lindex $brams $i]
# 		}
# 	}
# 	set proc_found 0	
# 	set inst_path [split [get_cells -hierarchical -filter { NAME =~  "*microblaze*" } ] " "]
# 	if {$inst_path == ""} {
# 		puts "Warning: No Processor found"
# 		set inst_path "dummy"
# 	} else {
# 		set proc_found 1
# 		set inst_path [lindex $inst_path 0]
# 	}
# 		
# 	puts $fileout "<?xml version=\"1.0\" encoding=\"UTF-8\"?>"
# 	puts $fileout "<MemInfo Version=\"1\" Minor=\"0\">"
# 	set inst_temp [lindex $brams 0]
# 	set loc_temp [string first $cell_name $inst_temp]
# 	set inst [string range $inst_temp 0 $loc_temp]
# 	set new_inst [string last "/" $inst]
# 	set new_inst [string range $inst 0 $new_inst-1]
# 	puts $fileout "  <Processor Endianness=\"Little\" InstPath=\"$inst_path\">"
# 	set bram_range 0
# 	for {set i 0} {$i < [llength $cell_name_bram]} {incr i} {
# 		set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $i]]]
# 		if {$bram_type == "RAMB36E1"} {
# 			set bram_range [expr {$bram_range + 4096}]	
# 		}
# 	}
# 	puts $fileout "    <AddressSpace Name=\"$cell_name\" Begin=\"0\" End=\"[expr {$bram_range - 1}]\">"
# 
# 	set bram [llength $cell_name_bram]
# 	if {$bram >= 32} {
# 		set sequence "7,6,5,4,3,2,1,0,15,14,13,12,11,10,9,8,23,22,21,20,19,18,17,16,31,30,29,28,27,26,25,24"
# 		set bus_blocks [expr {$bram / 32}]
# 	} elseif {$bram >= 16 && $bram < 32} {
# 		set sequence "7,5,3,1,15,13,11,9,23,21,19,17,31,29,27,25"
# 		set bus_blocks 1
# 	} elseif {$bram >= 8 && $bram < 16} {
# 		set sequence "7,3,15,11,23,19,31,27"
# 		set bus_blocks 1
# 	} elseif {$bram >= 4 && $bram < 8} {
# 		set sequence "7,15,23,31"
# 		set bus_blocks 1
# 	} else {
# 		set sequence "15,31"
# 		set bus_blocks 1
# 	}
# 	set sequence [split $sequence ","]
# 	
# 	
# 	for {set b 0} {$b < $bus_blocks} {incr b} {
# 		puts $fileout "      <BusBlock>"
# 		for {set i 0} {$i < [llength $sequence]} {incr i} {
# 			for {set j 0} {$j < [llength $cell_name_bram]} {incr j} {
# 				set block_start [expr {32768 * $b}]
# 				#set bmm_width [bram_info [lindex $cell_name_bram $j] "bit_lane"]
# 				#set bmm_width [split $bmm_width ":"]
# 				#set bmm_msb [lindex $bmm_width 0]
# 				#set bmm_lsb [lindex $bmm_width 1]
# 				#set bmm_range [bram_info [lindex $cell_name_bram $j] "range"]
#         set bmm_name [get_property parent [get_cells [lindex $cell_name_bram $j]]]
#         regexp {\[([0-9]+)\]} $bmm_name whole_substring ram_num
#         set addr_offset [expr $ram_num * 8]
#         set bmm_msb [get_property bram_slice_end [get_cells [lindex $cell_name_bram $j]]] 
#         set bmm_msb [expr $bmm_msb + $addr_offset]
#         set bmm_lsb [get_property bram_slice_begin [get_cells [lindex $cell_name_bram $j]]] 
#         set bmm_lsb [expr $bmm_lsb + $addr_offset]
#         set bmm_range ""
#         append bmm_range [get_property bram_addr_begin [get_cells [lindex $cell_name_bram $j]]]
#         append bmm_range ":"
#         append bmm_range [get_property bram_addr_end [get_cells [lindex $cell_name_bram $j]]]
# 				set split_ranges [split $bmm_range ":"]
# 				set MSB [lindex $sequence $i]
# 				if {$MSB == $bmm_msb && $block_start == [lindex $split_ranges 0]} {
# 					set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $j]]]
# 					set status [get_property STATUS [get_cells [lindex $cell_name_bram $j]]]
# 																							
# 					if {$status == "UNPLACED"} {
# 						set placed "X0Y0"
# 					} else {
# 						set placed [get_property LOC [get_cells [lindex $cell_name_bram $j]]]
# 						set placed_list [split $placed "_"]
# 						set placed [lindex $placed_list 1]
# 					}
# 					set bram_type [get_property REF_NAME [get_cells [lindex $cell_name_bram $j]]]			
# 					if {$bram_type == "RAMB36E1"} {
# 						set bram_type "RAMB32"
# 					}
# 															
# 					puts $fileout "        <BitLane MemType=\"$bram_type\" Placement=\"$placed\">"
# 					puts $fileout "          <DataWidth MSB=\"$bmm_msb\" LSB=\"$bmm_lsb\"/>"
# 					puts $fileout "          <AddressRange Begin=\"[lindex $split_ranges 0]\" End=\"[lindex $split_ranges 1]\"/>"
# 					puts $fileout "          <Parity ON=\"false\" NumBits=\"0\"/>"
# 					puts $fileout "        </BitLane>"
# 				}
# 			}
# 		}
# 		puts $fileout "      </BusBlock>"
# 	}
# 	puts $fileout "    </AddressSpace>"
# 	puts $fileout "  </Processor>"
# 	puts $fileout "<Config>"
# 	puts $fileout "  <Option Name=\"Part\" Val=\"[get_property PART [current_project ]]\"/>"
#   puts $fileout "</Config>"
#   puts $fileout "</MemInfo>"
# 	close $fileout
# 	puts "MMI file ($filename) created successfully."
# 	puts "To run Updatemem, use the command line below after write_bitstream:"
# 	puts "updatemem -force --meminfo $filename --data <path to data file>.elf/mem --bit <path to bit file>.bit --proc $inst_path --out <output bit file>.bit"
# }
# proc bram_info {bram type} {
# 	set temp [get_property bmm_info_memory_device [get_cells $bram]]
# 	set bmm_info_memory_device [regexp {\[(.+)\]\[(.+)\]} $temp all 1 2]
# 	if {$type == "bit_lane"} {
# 		return $1
# 	} elseif {$type == "range"} {
# 		return $2
# 	} else {
# 		return $all
# 	}
# }
# proc export2sdk {} {
# 	set proj [current_project]
# 	set file_list ""
# 	set get_impl [split [get_runs] " "]
# 	set get_impl [lindex $get_impl [expr {[llength $get_impl] - 1}]]
# 	set sdk_dir [glob -nocomplain -type d *.sdk]
# 	if {$sdk_dir == ""} {
# 		puts "Creating SDK folder: ${proj}.sdk"
# 		file mkdir ${proj}.sdk
# 	}
# 	set mmi_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.mmi]
# 	if {$mmi_file != ""} {
# 		lappend file_list $mmi_file
# 	}
#         set bit_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.bit]
# 	if {$bit_file != ""} {
# 		lappend file_list $bit_file
# 	}
#         set hwdef_file [glob -nocomplain -directory ${proj}.runs/${get_impl} *.hwdef]
# 	if {$hwdef_file != ""} {
# 		lappend file_list $hwdef_file
# 	}
# 	write_sysdef -force -meminfo $mmi_file -hwdef $hwdef_file -bitfile $bit_file -file ${proj}.sdk/test.hdf
# 	puts "Creating HDF file containing"
# 	for {set i 0} {$i <= [llength $file_list]} {incr i} {
# 	puts [lindex $file_list $i]
# 	}
# }
# proc mmi_wrapper {proj_dir proj_name cell_name} {
#   open_project $proj_dir/$proj_name.xpr
#   open_run impl_1
#   write_mmi $cell_name
#   close_project
# }
write_mmi idram_gen
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*microblaze*" }'.
Warning: No Processor found
MMI file (idram_gen.mmi) created successfully.
To run Updatemem, use the command line below after write_bitstream:
updatemem -force --meminfo idram_gen.mmi --data <path to data file>.elf/mem --bit <path to bit file>.bit --proc dummy --out <output bit file>.bit
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 20 13:40:18 2017] Launched impl_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/runme.log
run_hw_ila -force -file ila_trig.tas [get_hw_ilas hw_ila_1]
apply_hw_ila_trigger ila_trig.tas
INFO: [Designutils 20-2480] Applying ILA trigger at startup file 'ila_trig.tas'...
INFO: [Designutils 20-2487] Successfully matched and applied 11 trigger register definitions to ILA instance 'u_ila_0'
write_bitstream -force trig_at_startup.bit
Command: write_bitstream -force trig_at_startup.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out output design_1_i/Orca_0/U0/core/X/alu/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out__0 output design_1_i/Orca_0/U0/core/X/alu/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0 multiplier stage design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__2 multiplier stage design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out multiplier stage design_1_i/Orca_0/U0/core/X/alu/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out__0 multiplier stage design_1_i/Orca_0/U0/core/X/alu/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 27 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15]... and (the first 15 of 18 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./trig_at_startup.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
7 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 8535.293 ; gain = 14.426 ; free physical = 21189 ; free virtual = 41616
trig_at_startup.bit
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 13:54:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_design synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Orca_0_data_ARPROT[0]} {design_1_i/Orca_0_data_ARPROT[1]} {design_1_i/Orca_0_data_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Orca_0_data_ARCACHE[0]} {design_1_i/Orca_0_data_ARCACHE[1]} {design_1_i/Orca_0_data_ARCACHE[2]} {design_1_i/Orca_0_data_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Orca_0_data_AWCACHE[0]} {design_1_i/Orca_0_data_AWCACHE[1]} {design_1_i/Orca_0_data_AWCACHE[2]} {design_1_i/Orca_0_data_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Orca_0_data_ARLEN[0]} {design_1_i/Orca_0_data_ARLEN[1]} {design_1_i/Orca_0_data_ARLEN[2]} {design_1_i/Orca_0_data_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Orca_0_data_ARADDR[0]} {design_1_i/Orca_0_data_ARADDR[1]} {design_1_i/Orca_0_data_ARADDR[2]} {design_1_i/Orca_0_data_ARADDR[3]} {design_1_i/Orca_0_data_ARADDR[4]} {design_1_i/Orca_0_data_ARADDR[5]} {design_1_i/Orca_0_data_ARADDR[6]} {design_1_i/Orca_0_data_ARADDR[7]} {design_1_i/Orca_0_data_ARADDR[8]} {design_1_i/Orca_0_data_ARADDR[9]} {design_1_i/Orca_0_data_ARADDR[10]} {design_1_i/Orca_0_data_ARADDR[11]} {design_1_i/Orca_0_data_ARADDR[12]} {design_1_i/Orca_0_data_ARADDR[13]} {design_1_i/Orca_0_data_ARADDR[14]} {design_1_i/Orca_0_data_ARADDR[15]} {design_1_i/Orca_0_data_ARADDR[16]} {design_1_i/Orca_0_data_ARADDR[17]} {design_1_i/Orca_0_data_ARADDR[18]} {design_1_i/Orca_0_data_ARADDR[19]} {design_1_i/Orca_0_data_ARADDR[20]} {design_1_i/Orca_0_data_ARADDR[21]} {design_1_i/Orca_0_data_ARADDR[22]} {design_1_i/Orca_0_data_ARADDR[23]} {design_1_i/Orca_0_data_ARADDR[24]} {design_1_i/Orca_0_data_ARADDR[25]} {design_1_i/Orca_0_data_ARADDR[26]} {design_1_i/Orca_0_data_ARADDR[27]} {design_1_i/Orca_0_data_ARADDR[28]} {design_1_i/Orca_0_data_ARADDR[29]} {design_1_i/Orca_0_data_ARADDR[30]} {design_1_i/Orca_0_data_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Orca_0_data_WDATA[0]} {design_1_i/Orca_0_data_WDATA[1]} {design_1_i/Orca_0_data_WDATA[2]} {design_1_i/Orca_0_data_WDATA[3]} {design_1_i/Orca_0_data_WDATA[4]} {design_1_i/Orca_0_data_WDATA[5]} {design_1_i/Orca_0_data_WDATA[6]} {design_1_i/Orca_0_data_WDATA[7]} {design_1_i/Orca_0_data_WDATA[8]} {design_1_i/Orca_0_data_WDATA[9]} {design_1_i/Orca_0_data_WDATA[10]} {design_1_i/Orca_0_data_WDATA[11]} {design_1_i/Orca_0_data_WDATA[12]} {design_1_i/Orca_0_data_WDATA[13]} {design_1_i/Orca_0_data_WDATA[14]} {design_1_i/Orca_0_data_WDATA[15]} {design_1_i/Orca_0_data_WDATA[16]} {design_1_i/Orca_0_data_WDATA[17]} {design_1_i/Orca_0_data_WDATA[18]} {design_1_i/Orca_0_data_WDATA[19]} {design_1_i/Orca_0_data_WDATA[20]} {design_1_i/Orca_0_data_WDATA[21]} {design_1_i/Orca_0_data_WDATA[22]} {design_1_i/Orca_0_data_WDATA[23]} {design_1_i/Orca_0_data_WDATA[24]} {design_1_i/Orca_0_data_WDATA[25]} {design_1_i/Orca_0_data_WDATA[26]} {design_1_i/Orca_0_data_WDATA[27]} {design_1_i/Orca_0_data_WDATA[28]} {design_1_i/Orca_0_data_WDATA[29]} {design_1_i/Orca_0_data_WDATA[30]} {design_1_i/Orca_0_data_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Orca_0_data_BID[0]} {design_1_i/Orca_0_data_BID[1]} {design_1_i/Orca_0_data_BID[2]} {design_1_i/Orca_0_data_BID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Orca_0_data_AWID[0]} {design_1_i/Orca_0_data_AWID[1]} {design_1_i/Orca_0_data_AWID[2]} {design_1_i/Orca_0_data_AWID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Orca_0_data_AWSIZE[0]} {design_1_i/Orca_0_data_AWSIZE[1]} {design_1_i/Orca_0_data_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Orca_0_data_BRESP[0]} {design_1_i/Orca_0_data_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/Orca_0_data_RRESP[0]} {design_1_i/Orca_0_data_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/Orca_0_data_ARSIZE[0]} {design_1_i/Orca_0_data_ARSIZE[1]} {design_1_i/Orca_0_data_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/Orca_0_data_RDATA[0]} {design_1_i/Orca_0_data_RDATA[1]} {design_1_i/Orca_0_data_RDATA[2]} {design_1_i/Orca_0_data_RDATA[3]} {design_1_i/Orca_0_data_RDATA[4]} {design_1_i/Orca_0_data_RDATA[5]} {design_1_i/Orca_0_data_RDATA[6]} {design_1_i/Orca_0_data_RDATA[7]} {design_1_i/Orca_0_data_RDATA[8]} {design_1_i/Orca_0_data_RDATA[9]} {design_1_i/Orca_0_data_RDATA[10]} {design_1_i/Orca_0_data_RDATA[11]} {design_1_i/Orca_0_data_RDATA[12]} {design_1_i/Orca_0_data_RDATA[13]} {design_1_i/Orca_0_data_RDATA[14]} {design_1_i/Orca_0_data_RDATA[15]} {design_1_i/Orca_0_data_RDATA[16]} {design_1_i/Orca_0_data_RDATA[17]} {design_1_i/Orca_0_data_RDATA[18]} {design_1_i/Orca_0_data_RDATA[19]} {design_1_i/Orca_0_data_RDATA[20]} {design_1_i/Orca_0_data_RDATA[21]} {design_1_i/Orca_0_data_RDATA[22]} {design_1_i/Orca_0_data_RDATA[23]} {design_1_i/Orca_0_data_RDATA[24]} {design_1_i/Orca_0_data_RDATA[25]} {design_1_i/Orca_0_data_RDATA[26]} {design_1_i/Orca_0_data_RDATA[27]} {design_1_i/Orca_0_data_RDATA[28]} {design_1_i/Orca_0_data_RDATA[29]} {design_1_i/Orca_0_data_RDATA[30]} {design_1_i/Orca_0_data_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/Orca_0_data_AWPROT[0]} {design_1_i/Orca_0_data_AWPROT[1]} {design_1_i/Orca_0_data_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/Orca_0_data_AWLOCK[0]} {design_1_i/Orca_0_data_AWLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/Orca_0_data_WSTRB[0]} {design_1_i/Orca_0_data_WSTRB[1]} {design_1_i/Orca_0_data_WSTRB[2]} {design_1_i/Orca_0_data_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/Orca_0_data_RID[0]} {design_1_i/Orca_0_data_RID[1]} {design_1_i/Orca_0_data_RID[2]} {design_1_i/Orca_0_data_RID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/Orca_0_data_ARLOCK[0]} {design_1_i/Orca_0_data_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/Orca_0_data_AWBURST[0]} {design_1_i/Orca_0_data_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/Orca_0_data_WID[0]} {design_1_i/Orca_0_data_WID[1]} {design_1_i/Orca_0_data_WID[2]} {design_1_i/Orca_0_data_WID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/Orca_0_data_ARBURST[0]} {design_1_i/Orca_0_data_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/Orca_0_data_AWLEN[0]} {design_1_i/Orca_0_data_AWLEN[1]} {design_1_i/Orca_0_data_AWLEN[2]} {design_1_i/Orca_0_data_AWLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/Orca_0_data_AWADDR[0]} {design_1_i/Orca_0_data_AWADDR[1]} {design_1_i/Orca_0_data_AWADDR[2]} {design_1_i/Orca_0_data_AWADDR[3]} {design_1_i/Orca_0_data_AWADDR[4]} {design_1_i/Orca_0_data_AWADDR[5]} {design_1_i/Orca_0_data_AWADDR[6]} {design_1_i/Orca_0_data_AWADDR[7]} {design_1_i/Orca_0_data_AWADDR[8]} {design_1_i/Orca_0_data_AWADDR[9]} {design_1_i/Orca_0_data_AWADDR[10]} {design_1_i/Orca_0_data_AWADDR[11]} {design_1_i/Orca_0_data_AWADDR[12]} {design_1_i/Orca_0_data_AWADDR[13]} {design_1_i/Orca_0_data_AWADDR[14]} {design_1_i/Orca_0_data_AWADDR[15]} {design_1_i/Orca_0_data_AWADDR[16]} {design_1_i/Orca_0_data_AWADDR[17]} {design_1_i/Orca_0_data_AWADDR[18]} {design_1_i/Orca_0_data_AWADDR[19]} {design_1_i/Orca_0_data_AWADDR[20]} {design_1_i/Orca_0_data_AWADDR[21]} {design_1_i/Orca_0_data_AWADDR[22]} {design_1_i/Orca_0_data_AWADDR[23]} {design_1_i/Orca_0_data_AWADDR[24]} {design_1_i/Orca_0_data_AWADDR[25]} {design_1_i/Orca_0_data_AWADDR[26]} {design_1_i/Orca_0_data_AWADDR[27]} {design_1_i/Orca_0_data_AWADDR[28]} {design_1_i/Orca_0_data_AWADDR[29]} {design_1_i/Orca_0_data_AWADDR[30]} {design_1_i/Orca_0_data_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/Orca_0_data_ARID[0]} {design_1_i/Orca_0_data_ARID[1]} {design_1_i/Orca_0_data_ARID[2]} {design_1_i/Orca_0_data_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/D[0]} {design_1_i/Orca_0/U0/core/X/syscall/D[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list design_1_i/Orca_0/U0/core/X/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list design_1_i/Orca_0/U0/core/X/interrupt_processor_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/Orca_0/U0/core/X/mcause_reg[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/Orca_0/U0/core/X/mstatus_reg[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/Orca_0_data_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list design_1_i/Orca_0_data_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list design_1_i/Orca_0_data_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list design_1_i/Orca_0_data_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list design_1_i/Orca_0_data_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list design_1_i/Orca_0_data_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list design_1_i/Orca_0_data_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list design_1_i/Orca_0_data_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list design_1_i/Orca_0_data_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list design_1_i/Orca_0_data_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list design_1_i/Orca_0_data_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list design_1_i/Orca_0_data_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list design_1_i/Orca_0/U0/core/X/p_4_in5_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/valid_output ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8570.238 ; gain = 0.000 ; free physical = 20976 ; free virtual = 41398
[Thu Jul 20 14:09:27 2017] Launched impl_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/runme.log
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 896 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clock/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp260/design_1_clk_wiz_0.edf:334]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp277/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp277/design_1_wrapper_board.xdc]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp277/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp277/design_1_wrapper_early.xdc]
Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp277/design_1_wrapper.xdc]
Finished Parsing XDC File [/nfs/home/ryan/orca/systems/zedboard/.Xil/Vivado-17694-altivec/dcp277/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8570.238 ; gain = 0.000 ; free physical = 21060 ; free virtual = 41555
Restored from archive | CPU: 1.390000 secs | Memory: 20.512238 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8570.238 ; gain = 0.000 ; free physical = 21060 ; free virtual = 41555
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 8583.320 ; gain = 13.082 ; free physical = 21037 ; free virtual = 41499
write_mmi idram_gen
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*microblaze*" }'.
Warning: No Processor found
MMI file (idram_gen.mmi) created successfully.
To run Updatemem, use the command line below after write_bitstream:
updatemem -force --meminfo idram_gen.mmi --data <path to data file>.elf/mem --bit <path to bit file>.bit --proc dummy --out <output bit file>.bit
run_hw_ila -force -file ila_trig.tas [get_hw_ilas hw_ila_1]
apply_hw_ila_trigger ila_trig.tas
INFO: [Designutils 20-2480] Applying ILA trigger at startup file 'ila_trig.tas'...
INFO: [Designutils 20-2487] Successfully matched and applied 11 trigger register definitions to ILA instance 'u_ila_0'
write_bitstream -force trig_at_startup.bit
Command: write_bitstream -force trig_at_startup.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out output design_1_i/Orca_0/U0/core/X/alu/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out__0 output design_1_i/Orca_0/U0/core/X/alu/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0 multiplier stage design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__2 multiplier stage design_1_i/Orca_0/U0/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out multiplier stage design_1_i/Orca_0/U0/core/X/alu/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Orca_0/U0/core/X/alu/p_0_out__0 multiplier stage design_1_i/Orca_0/U0/core/X/alu/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 27 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15]... and (the first 15 of 18 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./trig_at_startup.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
7 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 8583.320 ; gain = 0.000 ; free physical = 20955 ; free virtual = 41417
trig_at_startup.bit
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Jul-20 14:21:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file /nfs/home/ryan/orca/systems/zedboard/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Orca_0/U0/core/X/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/interrupt_processor_reg} {design_1_i/Orca_0/U0/core/X/mcause_reg} {design_1_i/Orca_0/U0/core/X/mstatus_reg} {design_1_i/Orca_0/U0/core/X/p_4_in5_in} {design_1_i/Orca_0/U0/core/X/syscall/D} {design_1_i/Orca_0/U0/core/X/syscall/D_1} {design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending} {design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid} {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor} {design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0} {design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg} {design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0} {design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0} {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_} {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_} {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0} {design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg} {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg} {design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg_1} {design_1_i/Orca_0/U0/core/X/syscall/valid_output} {design_1_i/Orca_0_data_ARADDR} {design_1_i/Orca_0_data_ARVALID} {design_1_i/Orca_0_data_AWADDR} {design_1_i/Orca_0_data_AWREADY} {design_1_i/Orca_0_data_AWVALID} {design_1_i/Orca_0_data_BRESP} {design_1_i/Orca_0_data_BVALID} {design_1_i/Orca_0_data_RDATA} {design_1_i/Orca_0_data_RRESP} {design_1_i/Orca_0_data_WDATA} {design_1_i/Orca_0_data_WDATA_1} {design_1_i/Orca_0_data_WREADY} {u_ila_0_Orca_0_data_ARCACHE} {u_ila_0_Orca_0_data_ARCACHE_1} {u_ila_0_Orca_0_data_ARCACHE_2} {u_ila_0_Orca_0_data_ARCACHE_3} {u_ila_0_Orca_0_data_ARCACHE_4} {u_ila_0_Orca_0_data_ARCACHE_5} {u_ila_0_Orca_0_data_ARCACHE_6} {u_ila_0_Orca_0_data_ARCACHE_7} {u_ila_0_Orca_0_data_ARCACHE_8} {u_ila_0_Orca_0_data_ARCACHE_9} {u_ila_0_Orca_0_data_ARCACHE_10} {u_ila_0_Orca_0_data_ARCACHE_11} {u_ila_0_Orca_0_data_ARCACHE_12} {u_ila_0_Orca_0_data_ARCACHE_13} {u_ila_0_Orca_0_data_ARPROT} {u_ila_0_Orca_0_data_ARPROT_1} {u_ila_0_Orca_0_data_ARPROT_2} {u_ila_0_Orca_0_data_ARPROT_3} {u_ila_0_Orca_0_data_ARPROT_4} {u_ila_0_Orca_0_data_ARPROT_5} {u_ila_0_Orca_0_data_ARPROT_6} {u_ila_0_Orca_0_data_ARPROT_7} {u_ila_0_Orca_0_data_ARPROT_8} {u_ila_0_Orca_0_data_ARPROT_9} {u_ila_0_Orca_0_data_ARPROT_10} {u_ila_0_Orca_0_data_ARPROT_11} {u_ila_0_Orca_0_data_ARPROT_12} {u_ila_0_Orca_0_data_ARPROT_13} {u_ila_0_Orca_0_data_ARPROT_14} {u_ila_0_Orca_0_data_ARPROT_15} {u_ila_0_Orca_0_data_ARPROT_16} {u_ila_0_Orca_0_data_ARPROT_17} {u_ila_0_Orca_0_data_ARPROT_18} {u_ila_0_Orca_0_data_ARPROT_19} {u_ila_0_Orca_0_data_ARPROT_20} {u_ila_0_Orca_0_data_ARPROT_21} {u_ila_0_Orca_0_data_ARPROT_22} {u_ila_0_Orca_0_data_ARPROT_23} {u_ila_0_Orca_0_data_ARPROT_24} {u_ila_0_Orca_0_data_ARPROT_25} {u_ila_0_Orca_0_data_ARPROT_26} {u_ila_0_Orca_0_data_ARPROT_27} {u_ila_0_Orca_0_data_ARPROT_28} {u_ila_0_Orca_0_data_ARPROT_29} {u_ila_0_Orca_0_data_ARPROT_30} {u_ila_0_Orca_0_data_ARPROT_31} {u_ila_0_Orca_0_data_ARPROT_32} {u_ila_0_Orca_0_data_ARPROT_33} {u_ila_0_Orca_0_data_ARPROT_34} {u_ila_0_Orca_0_data_ARPROT_35} {u_ila_0_Orca_0_data_ARPROT_36} {u_ila_0_Orca_0_data_ARPROT_37} {u_ila_0_Orca_0_data_ARPROT_38} {u_ila_0_Orca_0_data_ARPROT_39} {u_ila_0_Orca_0_data_ARPROT_40} {u_ila_0_Orca_0_data_ARPROT_41} {u_ila_0_Orca_0_data_ARPROT_42} {u_ila_0_Orca_0_data_ARPROT_43} {u_ila_0_Orca_0_data_ARPROT_44} {u_ila_0_Orca_0_data_ARPROT_45} {u_ila_0_Orca_0_data_ARPROT_46} {u_ila_0_Orca_0_data_ARPROT_47} {u_ila_0_Orca_0_data_ARPROT_48} {u_ila_0_Orca_0_data_ARPROT_49} {u_ila_0_Orca_0_data_ARPROT_50} {u_ila_0_Orca_0_data_ARPROT_51} {u_ila_0_Orca_0_data_ARPROT_52} {u_ila_0_Orca_0_data_ARPROT_53} {u_ila_0_Orca_0_data_ARPROT_54} {u_ila_0_Orca_0_data_ARPROT_55} {u_ila_0_Orca_0_data_ARPROT_56} {u_ila_0_Orca_0_data_ARPROT_57} {u_ila_0_Orca_0_data_ARPROT_58} {u_ila_0_Orca_0_data_ARPROT_59} {u_ila_0_Orca_0_data_ARPROT_60} {u_ila_0_Orca_0_data_ARPROT_61} {u_ila_0_Orca_0_data_ARREADY} {u_ila_0_Orca_0_data_BID} {u_ila_0_Orca_0_data_BREADY} {u_ila_0_Orca_0_data_RID} {u_ila_0_Orca_0_data_RLAST} {u_ila_0_Orca_0_data_RVALID} {u_ila_0_Orca_0_data_WDATA} {u_ila_0_Orca_0_data_WLAST} {u_ila_0_Orca_0_data_WLAST_1} {u_ila_0_Orca_0_data_WSTRB} {u_ila_0_Orca_0_instr_ARADDR} {u_ila_0_Orca_0_instr_ARREADY} {u_ila_0_Orca_0_instr_ARVALID} {u_ila_0_Orca_0_instr_RDATA} {u_ila_0_Orca_0_instr_RID} {u_ila_0_Orca_0_instr_RLAST} {u_ila_0_Orca_0_instr_RRESP} {u_ila_0_Orca_0_instr_RVALID} }
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_idram_0_0 design_1_Orca_0_0}] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_idram_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_idram_0_0 from iram_v1_0 1.0 to iram_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_idram_0_0 design_1_Orca_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 8606.758 ; gain = 0.000 ; free physical = 20618 ; free virtual = 41058
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_idram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 24.731 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_Orca_0_0_synth_1 design_1_idram_0_0_synth_1}
[Thu Jul 20 15:28:06 2017] Launched design_1_Orca_0_0_synth_1, design_1_idram_0_0_synth_1...
Run output will be captured here:
design_1_Orca_0_0_synth_1: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
design_1_idram_0_0_synth_1: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_idram_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/opt/xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
xvlog -m64 --relax -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L xil_common_vip_v1_0_0 -L axi_vip_v1_0_1 -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_imp_1UCHCV9
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1R706YB
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_HXKKWO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_3HM21E
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1RU8VXS
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_2KOEHD
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FI55ZU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_O3175N
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj design_1_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/utils.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/4port_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity true_dual_port_ram_single_clock
INFO: [VRFC 10-307] analyzing entity ram_2port
INFO: [VRFC 10-307] analyzing entity ram_4port
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/constants_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_unit
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/bram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/branch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branch_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_mux
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/icache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity icache
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/load_store_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity load_store_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_ci.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_ci
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_top
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca_core
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/sys_call.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_legal
INFO: [VRFC 10-307] analyzing entity system_calls
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_instruction_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_instruction_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_Orca_0_0/sim/design_1_Orca_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_Orca_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/fd1c/src/edge_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_extender
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_edge_extender_0_0/sim/design_1_edge_extender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_edge_extender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_fit_timer_0_0/sim/design_1_fit_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_fit_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_idram_0_0/sim/design_1_idram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_idram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_100M_0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /nfs/opt/xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto f8467cb57f714214932e4f6a464414ad --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_14 -L fit_timer_v2_0_8 -L axi_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L axi_vip_v1_0_1 -L proc_sys_reset_v5_0_11 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L axi_protocol_converter_v2_1_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 12 [/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/constants_pkg.vhd:73]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 8670.820 ; gain = 0.000 ; free physical = 20173 ; free virtual = 40637
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Thu Jul 20 15:29:24 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_idram_0_0 design_1_Orca_0_0}] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_idram_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_idram_0_0 from iram_v1_0 1.0 to iram_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8670.820 ; gain = 0.000 ; free physical = 20492 ; free virtual = 40957
export_ip_user_files -of_objects [get_ips {design_1_idram_0_0 design_1_Orca_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 8670.820 ; gain = 0.000 ; free physical = 20546 ; free virtual = 40988
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_idram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 25.214 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_Orca_0_0_synth_1 design_1_idram_0_0_synth_1}
[Thu Jul 20 15:31:17 2017] Launched design_1_Orca_0_0_synth_1, design_1_idram_0_0_synth_1...
Run output will be captured here:
design_1_Orca_0_0_synth_1: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
design_1_idram_0_0_synth_1: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_idram_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_idram_0_0 design_1_Orca_0_0}] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_idram_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_idram_0_0 from iram_v1_0 1.0 to iram_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_idram_0_0 design_1_Orca_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 8670.820 ; gain = 0.000 ; free physical = 20645 ; free virtual = 41089
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_idram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 25.697 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_Orca_0_0_synth_1 design_1_idram_0_0_synth_1}
[Thu Jul 20 15:33:41 2017] Launched design_1_Orca_0_0_synth_1, design_1_idram_0_0_synth_1...
Run output will be captured here:
design_1_Orca_0_0_synth_1: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
design_1_idram_0_0_synth_1: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_idram_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 8691.871 ; gain = 0.000 ; free physical = 20559 ; free virtual = 41005
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 26.180 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Thu Jul 20 15:38:21 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_idram_0_0 design_1_Orca_0_0}] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_idram_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_idram_0_0 from iram_v1_0 1.0 to iram_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8691.871 ; gain = 0.000 ; free physical = 20311 ; free virtual = 40873
export_ip_user_files -of_objects [get_ips {design_1_idram_0_0 design_1_Orca_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 8691.871 ; gain = 0.000 ; free physical = 20314 ; free virtual = 40855
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_idram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 26.180 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_Orca_0_0_synth_1 design_1_idram_0_0_synth_1}
[Thu Jul 20 16:01:40 2017] Launched design_1_Orca_0_0_synth_1, design_1_idram_0_0_synth_1...
Run output will be captured here:
design_1_Orca_0_0_synth_1: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
design_1_idram_0_0_synth_1: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_idram_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/opt/xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
xvlog -m64 --relax -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L xil_common_vip_v1_0_0 -L axi_vip_v1_0_1 -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_imp_1UCHCV9
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1R706YB
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_HXKKWO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_3HM21E
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1RU8VXS
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_2KOEHD
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FI55ZU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_O3175N
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj design_1_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/utils.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/4port_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity true_dual_port_ram_single_clock
INFO: [VRFC 10-307] analyzing entity ram_2port
INFO: [VRFC 10-307] analyzing entity ram_4port
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/constants_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_unit
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/bram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/branch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branch_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_mux
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/icache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity icache
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/load_store_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity load_store_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_ci.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_ci
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_top
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca_core
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/sys_call.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_legal
INFO: [VRFC 10-307] analyzing entity system_calls
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_instruction_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_instruction_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_Orca_0_0/sim/design_1_Orca_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_Orca_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/fd1c/src/edge_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_extender
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_edge_extender_0_0/sim/design_1_edge_extender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_edge_extender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_fit_timer_0_0/sim/design_1_fit_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_fit_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_idram_0_0/sim/design_1_idram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_idram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_100M_0
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /nfs/opt/xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto f8467cb57f714214932e4f6a464414ad --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_14 -L fit_timer_v2_0_8 -L axi_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L axi_vip_v1_0_1 -L proc_sys_reset_v5_0_11 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L axi_protocol_converter_v2_1_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4597]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4615]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6536]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6554]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6555]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4616]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16441]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16456]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16470]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16484]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.utils
Compiling package xil_defaultlib.constants_pkg
Compiling package xil_defaultlib.rv_components
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.axi_master [axi_master_default]
Compiling architecture rtl of entity xil_defaultlib.axi_instruction_master [axi_instruction_master_default]
Compiling architecture rtl of entity xil_defaultlib.instruction_fetch [\instruction_fetch(register_size...]
Compiling architecture rtl of entity xil_defaultlib.register_file [\register_file(register_size=32,...]
Compiling architecture rtl of entity xil_defaultlib.decode [\decode(register_size=32,sign_ex...]
Compiling architecture rtl of entity xil_defaultlib.divider [\divider(register_size=32)\]
Compiling architecture rtl of entity xil_defaultlib.arithmetic_unit [\arithmetic_unit(register_size=3...]
Compiling architecture latch_middle of entity xil_defaultlib.branch_unit [\branch_unit(register_size=32,si...]
Compiling architecture rtl of entity xil_defaultlib.load_store_unit [\load_store_unit(register_size=3...]
Compiling architecture rtl of entity xil_defaultlib.instruction_legal [\instruction_legal(check_legal_i...]
Compiling architecture rtl of entity xil_defaultlib.system_calls [\system_calls(register_size=32,i...]
Compiling architecture behavioural of entity xil_defaultlib.execute [\execute(register_size=32,sign_e...]
Compiling architecture rtl of entity xil_defaultlib.orca_core [\orca_core(register_size=32,rese...]
Compiling architecture rtl of entity xil_defaultlib.orca [\orca(axi_enable=1,multiply_enab...]
Compiling architecture design_1_orca_0_0_arch of entity xil_defaultlib.design_1_Orca_0_0 [design_1_orca_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_14.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=8...]
Compiling architecture imp of entity axi_gpio_v2_0_14.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1R706YB
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m01_couplers_imp_3HM21E
Compiling module xil_defaultlib.m02_couplers_imp_1RU8VXS
Compiling module xil_defaultlib.m03_couplers_imp_2KOEHD
Compiling module xil_defaultlib.s00_couplers_imp_7HNO1D
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module unisims_ver.MUXF7
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_splitter
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_route...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_mem_intercon_0
Compiling module xil_defaultlib.m00_couplers_imp_HXKKWO
Compiling module xil_defaultlib.s00_couplers_imp_1FI55ZU
Compiling module xil_defaultlib.s01_couplers_imp_O3175N
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_mem_intercon_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling module xil_defaultlib.clock_imp_1UCHCV9
Compiling architecture rtl of entity xil_defaultlib.edge_extender [edge_extender_default]
Compiling architecture design_1_edge_extender_0_0_arch of entity xil_defaultlib.design_1_edge_extender_0_0 [design_1_edge_extender_0_0_defau...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000000001")...]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.Divide_part [\Divide_part(ratio=16)\]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.Divide_part [\Divide_part(ratio=5,first=false...]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.FIT_timer [\FIT_timer(c_family="zynq",c_no_...]
Compiling architecture design_1_fit_timer_0_0_arch of entity xil_defaultlib.design_1_fit_timer_0_0 [design_1_fit_timer_0_0_default]
Compiling architecture rtl of entity xil_defaultlib.bram_xilinx [\bram_xilinx(ram_depth=32768)\]
Compiling architecture rtl of entity xil_defaultlib.idram_xilinx [\idram_xilinx(ram_depth=32768)\]
Compiling architecture rtl of entity xil_defaultlib.idram [\idram(size=131072)\]
Compiling architecture design_1_idram_0_0_arch of entity xil_defaultlib.design_1_idram_0_0 [design_1_idram_0_0_default]
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ge...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ge...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_fm...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ss...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_sp...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_dd...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_oc...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_oc...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_re...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_re...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_rep...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Compiling package axi_vip_v1_0_1.axi_vip_v1_0_1_pkg
Compiling package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 20 16:04:59 2017...
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 8733.895 ; gain = 0.000 ; free physical = 20200 ; free virtual = 40905
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 8733.895 ; gain = 0.000 ; free physical = 20129 ; free virtual = 40845
source sim.tcl
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/clk}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/reset}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/valid_input}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pc_current}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meimask}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meipend}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/fit_timer_0/U0/Interrupt}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/register_bank}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/reset}} 
# restart
INFO: [Simtcl 6-17] Simulation restarted
# log_wave -r *
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/D was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/N was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/R was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/sub was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q_lsb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/func was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/current_alu was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/no_fwd_path was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rs1_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rs2_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rd_latch_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/my_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/last_valid_pc was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/shadow_registers was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(0)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(1)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(2)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(3)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/ocmc/ocm/ocm_memory was not traceable in the design for the following reason:
The number of elements in the requested object is 2097152, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 131072, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

# run 1 ps
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
# set coe_file [open "software/test.coe" r]
# set coe_data [read $coe_file]
# close $coe_file
# set i 0
# set data [split $coe_data "\n"]
# foreach line $data {
#   set words [regexp -all -inline {\S+} $line]
#   #puts $words
#   foreach word $words {
#     set byte0 ""
#     append byte0 [string index $word 6]
#     append byte0 [string index $word 7]
#     #puts $byte0
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(0)\\/bram/ram[$i]" -radix hex $byte0 
#     set byte1 ""
#     append byte1 [string index $word 4]
#     append byte1 [string index $word 5]
#     #puts $byte1
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(1)\\/bram/ram[$i]" -radix hex $byte1
#     set byte2 ""
#     append byte2 [string index $word 2]
#     append byte2 [string index $word 3]
#     #puts $byte2
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(2)\\/bram/ram[$i]" -radix hex $byte2 
#     set byte3 "" 
#     append byte3 [string index $word 0]
#     append byte3 [string index $word 1]
#     #puts $byte3
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(3)\\/bram/ram[$i]" -radix hex $byte3 
#     set i [expr {$i + 1}]
#   }
# }
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'set_value' was cancelled
INFO: [Common 17-344] 'source' was cancelled
source sim.tcl
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/clk}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/reset}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/valid_input}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pc_current}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meimask}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meipend}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/fit_timer_0/U0/Interrupt}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/register_bank}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/reset}} 
# restart
INFO: [Simtcl 6-17] Simulation restarted
# log_wave -r *
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/D was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/N was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/R was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/sub was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q_lsb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/func was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/current_alu was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/no_fwd_path was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rs1_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rs2_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rd_latch_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/my_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/last_valid_pc was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/shadow_registers was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(0)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(1)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(2)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(3)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/ocmc/ocm/ocm_memory was not traceable in the design for the following reason:
The number of elements in the requested object is 2097152, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 131072, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

# run 1 ps
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
# set coe_file [open "software/test.coe" r]
# set coe_data [read $coe_file]
# close $coe_file
# set i 0
# set data [split $coe_data "\n"]
# foreach line $data {
#   set words [regexp -all -inline {\S+} $line]
#   #puts $words
#   foreach word $words {
#     set byte0 ""
#     append byte0 [string index $word 6]
#     append byte0 [string index $word 7]
#     #puts $byte0
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(0)\\/bram/ram[$i]" -radix hex $byte0 
#     set byte1 ""
#     append byte1 [string index $word 4]
#     append byte1 [string index $word 5]
#     #puts $byte1
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(1)\\/bram/ram[$i]" -radix hex $byte1
#     set byte2 ""
#     append byte2 [string index $word 2]
#     append byte2 [string index $word 3]
#     #puts $byte2
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(2)\\/bram/ram[$i]" -radix hex $byte2 
#     set byte3 "" 
#     append byte3 [string index $word 0]
#     append byte3 [string index $word 1]
#     #puts $byte3
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(3)\\/bram/ram[$i]" -radix hex $byte3 
#     set i [expr {$i + 1}]
#   }
# }
run 10 us
executing pc = 00000000 instr =  00005197
executing pc = 00000004 instr =  80018193
executing pc = 00000008 instr =  00008117
executing pc = 0000000C instr =  FF810113
executing pc = 00000010 instr =  00800093
executing pc = 00000014 instr =  3000A073
executing pc = 00000018 instr =  FFF00093
executing pc = 0000001C instr =  7C009073
executing pc = 00000020 instr =  714000EF
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
run 100 us
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  08000513
executing pc = 00000284 instr =  30053073
executing pc = 00000288 instr =  34202573
executing pc = 0000028C instr =  341025F3
executing pc = 00000290 instr =  00010613
executing pc = 00000294 instr =  430000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000298 instr =  34151073
executing pc = 0000029C instr =  00412083
executing pc = 000002A0 instr =  00812103
executing pc = 000002A4 instr =  00C12183
executing pc = 000002A8 instr =  01012203
executing pc = 000002AC instr =  01412283
executing pc = 000002B0 instr =  01812303
executing pc = 000002B4 instr =  01C12383
executing pc = 000002B8 instr =  02012403
executing pc = 000002BC instr =  02412483
executing pc = 000002C0 instr =  02812503
executing pc = 000002C4 instr =  02C12583
executing pc = 000002C8 instr =  03012603
executing pc = 000002CC instr =  03412683
executing pc = 000002D0 instr =  03812703
executing pc = 000002D4 instr =  03C12783
executing pc = 000002D8 instr =  04012803
executing pc = 000002DC instr =  04412883
executing pc = 000002E0 instr =  04812903
executing pc = 000002E4 instr =  04C12983
executing pc = 000002E8 instr =  05012A03
executing pc = 000002EC instr =  05412A83
executing pc = 000002F0 instr =  05812B03
executing pc = 000002F4 instr =  05C12B83
executing pc = 000002F8 instr =  06012C03
executing pc = 000002FC instr =  06412C83
executing pc = 00000300 instr =  06812D03
executing pc = 00000304 instr =  06C12D83
executing pc = 00000308 instr =  07012E03
executing pc = 0000030C instr =  07412E83
executing pc = 00000310 instr =  07812F03
executing pc = 00000314 instr =  07C12F83
executing pc = 00000318 instr =  11010113
executing pc = 0000031C instr =  30046073
executing pc = 00000320 instr =  30200073
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/interrupt_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_read_val}} 
source sim.tcl
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/clk}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/reset}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/valid_input}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pc_current}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meimask}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meipend}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/fit_timer_0/U0/Interrupt}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/register_bank}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/reset}} 
# restart
INFO: [Simtcl 6-17] Simulation restarted
# log_wave -r *
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/D was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/N was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/R was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/sub was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q_lsb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/func was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/current_alu was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/no_fwd_path was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rs1_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rs2_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rd_latch_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/my_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/last_valid_pc was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/shadow_registers was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

INFO: [Common 17-14] Message 'Simtcl 6-142' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
# run 1 ps
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
# set coe_file [open "software/test.coe" r]
# set coe_data [read $coe_file]
# close $coe_file
# set i 0
# set data [split $coe_data "\n"]
# foreach line $data {
#   set words [regexp -all -inline {\S+} $line]
#   #puts $words
#   foreach word $words {
#     set byte0 ""
#     append byte0 [string index $word 6]
#     append byte0 [string index $word 7]
#     #puts $byte0
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(0)\\/bram/ram[$i]" -radix hex $byte0 
#     set byte1 ""
#     append byte1 [string index $word 4]
#     append byte1 [string index $word 5]
#     #puts $byte1
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(1)\\/bram/ram[$i]" -radix hex $byte1
#     set byte2 ""
#     append byte2 [string index $word 2]
#     append byte2 [string index $word 3]
#     #puts $byte2
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(2)\\/bram/ram[$i]" -radix hex $byte2 
#     set byte3 "" 
#     append byte3 [string index $word 0]
#     append byte3 [string index $word 1]
#     #puts $byte3
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(3)\\/bram/ram[$i]" -radix hex $byte3 
#     set i [expr {$i + 1}]
#   }
# }
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'set_value' was cancelled
INFO: [Common 17-344] 'source' was cancelled
source sim.tcl
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/clk}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/reset}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/valid_input}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pc_current}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meimask}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meipend}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/fit_timer_0/U0/Interrupt}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/register_bank}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/reset}} 
# restart
INFO: [Simtcl 6-17] Simulation restarted
# log_wave -r *
# run 1 ps
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
# set coe_file [open "software/test.coe" r]
# set coe_data [read $coe_file]
# close $coe_file
# set i 0
# set data [split $coe_data "\n"]
# foreach line $data {
#   set words [regexp -all -inline {\S+} $line]
#   #puts $words
#   foreach word $words {
#     set byte0 ""
#     append byte0 [string index $word 6]
#     append byte0 [string index $word 7]
#     #puts $byte0
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(0)\\/bram/ram[$i]" -radix hex $byte0 
#     set byte1 ""
#     append byte1 [string index $word 4]
#     append byte1 [string index $word 5]
#     #puts $byte1
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(1)\\/bram/ram[$i]" -radix hex $byte1
#     set byte2 ""
#     append byte2 [string index $word 2]
#     append byte2 [string index $word 3]
#     #puts $byte2
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(2)\\/bram/ram[$i]" -radix hex $byte2 
#     set byte3 "" 
#     append byte3 [string index $word 0]
#     append byte3 [string index $word 1]
#     #puts $byte3
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(3)\\/bram/ram[$i]" -radix hex $byte3 
#     set i [expr {$i + 1}]
#   }
# }
run 100 us
executing pc = 00000000 instr =  00005197
executing pc = 00000004 instr =  80018193
executing pc = 00000008 instr =  00008117
executing pc = 0000000C instr =  FF810113
executing pc = 00000010 instr =  30046073
executing pc = 00000014 instr =  FFF00093
executing pc = 00000018 instr =  7C009073
executing pc = 0000001C instr =  718000EF
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000738 instr =  00000000
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction_fetch_pc}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pc_corr_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_bad_predict}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_new_pc}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 8749.938 ; gain = 0.000 ; free physical = 19773 ; free virtual = 40660
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 29.666 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Fri Jul 21 09:14:57 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/opt/xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
xvlog -m64 --relax -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L xil_common_vip_v1_0_0 -L axi_vip_v1_0_1 -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_imp_1UCHCV9
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1R706YB
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_HXKKWO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_3HM21E
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1RU8VXS
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_2KOEHD
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FI55ZU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_O3175N
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj design_1_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/utils.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/4port_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity true_dual_port_ram_single_clock
INFO: [VRFC 10-307] analyzing entity ram_2port
INFO: [VRFC 10-307] analyzing entity ram_4port
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/constants_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_unit
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/bram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/branch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branch_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_mux
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/icache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity icache
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/load_store_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity load_store_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_ci.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_ci
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_top
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca_core
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/sys_call.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_legal
INFO: [VRFC 10-307] analyzing entity system_calls
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_instruction_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_instruction_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_Orca_0_0/sim/design_1_Orca_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_Orca_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/fd1c/src/edge_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_extender
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_edge_extender_0_0/sim/design_1_edge_extender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_edge_extender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_fit_timer_0_0/sim/design_1_fit_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_fit_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_idram_0_0/sim/design_1_idram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_idram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_100M_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /nfs/opt/xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto f8467cb57f714214932e4f6a464414ad --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_14 -L fit_timer_v2_0_8 -L axi_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L axi_vip_v1_0_1 -L proc_sys_reset_v5_0_11 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L axi_protocol_converter_v2_1_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4597]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4615]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6536]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6554]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6555]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4616]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16441]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16456]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16470]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16484]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.utils
Compiling package xil_defaultlib.constants_pkg
Compiling package xil_defaultlib.rv_components
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.axi_master [axi_master_default]
Compiling architecture rtl of entity xil_defaultlib.axi_instruction_master [axi_instruction_master_default]
Compiling architecture rtl of entity xil_defaultlib.instruction_fetch [\instruction_fetch(register_size...]
Compiling architecture rtl of entity xil_defaultlib.register_file [\register_file(register_size=32,...]
Compiling architecture rtl of entity xil_defaultlib.decode [\decode(register_size=32,sign_ex...]
Compiling architecture rtl of entity xil_defaultlib.divider [\divider(register_size=32)\]
Compiling architecture rtl of entity xil_defaultlib.arithmetic_unit [\arithmetic_unit(register_size=3...]
Compiling architecture latch_middle of entity xil_defaultlib.branch_unit [\branch_unit(register_size=32,si...]
Compiling architecture rtl of entity xil_defaultlib.load_store_unit [\load_store_unit(register_size=3...]
Compiling architecture rtl of entity xil_defaultlib.instruction_legal [\instruction_legal(check_legal_i...]
Compiling architecture rtl of entity xil_defaultlib.system_calls [\system_calls(register_size=32,i...]
Compiling architecture behavioural of entity xil_defaultlib.execute [\execute(register_size=32,sign_e...]
Compiling architecture rtl of entity xil_defaultlib.orca_core [\orca_core(register_size=32,rese...]
Compiling architecture rtl of entity xil_defaultlib.orca [\orca(axi_enable=1,multiply_enab...]
Compiling architecture design_1_orca_0_0_arch of entity xil_defaultlib.design_1_Orca_0_0 [design_1_orca_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_14.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=8...]
Compiling architecture imp of entity axi_gpio_v2_0_14.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1R706YB
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m01_couplers_imp_3HM21E
Compiling module xil_defaultlib.m02_couplers_imp_1RU8VXS
Compiling module xil_defaultlib.m03_couplers_imp_2KOEHD
Compiling module xil_defaultlib.s00_couplers_imp_7HNO1D
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module unisims_ver.MUXF7
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_splitter
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_route...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_mem_intercon_0
Compiling module xil_defaultlib.m00_couplers_imp_HXKKWO
Compiling module xil_defaultlib.s00_couplers_imp_1FI55ZU
Compiling module xil_defaultlib.s01_couplers_imp_O3175N
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_mem_intercon_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling module xil_defaultlib.clock_imp_1UCHCV9
Compiling architecture rtl of entity xil_defaultlib.edge_extender [edge_extender_default]
Compiling architecture design_1_edge_extender_0_0_arch of entity xil_defaultlib.design_1_edge_extender_0_0 [design_1_edge_extender_0_0_defau...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000000001")...]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.Divide_part [\Divide_part(ratio=16)\]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.Divide_part [\Divide_part(ratio=5,first=false...]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.FIT_timer [\FIT_timer(c_family="zynq",c_no_...]
Compiling architecture design_1_fit_timer_0_0_arch of entity xil_defaultlib.design_1_fit_timer_0_0 [design_1_fit_timer_0_0_default]
Compiling architecture rtl of entity xil_defaultlib.bram_xilinx [\bram_xilinx(ram_depth=32768)\]
Compiling architecture rtl of entity xil_defaultlib.idram_xilinx [\idram_xilinx(ram_depth=32768)\]
Compiling architecture rtl of entity xil_defaultlib.idram [\idram(size=131072)\]
Compiling architecture design_1_idram_0_0_arch of entity xil_defaultlib.design_1_idram_0_0 [design_1_idram_0_0_default]
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ge...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ge...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_fm...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ss...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_sp...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_dd...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_oc...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_oc...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_re...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_re...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_rep...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Compiling package axi_vip_v1_0_1.axi_vip_v1_0_1_pkg
Compiling package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 21 09:17:26 2017...
run_program: Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 8796.695 ; gain = 0.000 ; free physical = 19979 ; free virtual = 40877
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 8796.695 ; gain = 0.000 ; free physical = 19936 ; free virtual = 40838
source sim.tcl
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/clk}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/reset}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/valid_input}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pc_current}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meimask}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meipend}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/fit_timer_0/U0/Interrupt}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/register_bank}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/reset}} 
# restart
INFO: [Simtcl 6-17] Simulation restarted
# log_wave -r *
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/D was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/N was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/R was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/sub was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q_lsb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/func was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/current_alu was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/no_fwd_path was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rs1_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rs2_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__259/rd_latch_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/my_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/last_valid_pc was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/shadow_registers was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(0)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(1)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(2)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(3)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/ocmc/ocm/ocm_memory was not traceable in the design for the following reason:
The number of elements in the requested object is 2097152, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 131072, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

# run 1 ps
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
# set coe_file [open "software/test.coe" r]
# set coe_data [read $coe_file]
# close $coe_file
# set i 0
# set data [split $coe_data "\n"]
# foreach line $data {
#   set words [regexp -all -inline {\S+} $line]
#   #puts $words
#   foreach word $words {
#     set byte0 ""
#     append byte0 [string index $word 6]
#     append byte0 [string index $word 7]
#     #puts $byte0
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(0)\\/bram/ram[$i]" -radix hex $byte0 
#     set byte1 ""
#     append byte1 [string index $word 4]
#     append byte1 [string index $word 5]
#     #puts $byte1
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(1)\\/bram/ram[$i]" -radix hex $byte1
#     set byte2 ""
#     append byte2 [string index $word 2]
#     append byte2 [string index $word 3]
#     #puts $byte2
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(2)\\/bram/ram[$i]" -radix hex $byte2 
#     set byte3 "" 
#     append byte3 [string index $word 0]
#     append byte3 [string index $word 1]
#     #puts $byte3
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(3)\\/bram/ram[$i]" -radix hex $byte3 
#     set i [expr {$i + 1}]
#   }
# }
run 100 us
executing pc = 00000000 instr =  00005197
executing pc = 00000004 instr =  80018193
executing pc = 00000008 instr =  00008117
executing pc = 0000000C instr =  FF810113
executing pc = 00000010 instr =  30046073
executing pc = 00000014 instr =  FFF00093
executing pc = 00000018 instr =  7C009073
executing pc = 0000001C instr =  718000EF
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mepc}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/suppress_valid_instr_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/valid_instr_out_saved}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/valid_instr_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/read_datavalid}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/next_pc_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/state}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/read_datavalid}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/read_wait}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/d_valid}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/e_valid}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/d_valid_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/dont_increment}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_idram_0_0 design_1_Orca_0_0}] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_idram_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_idram_0_0 from iram_v1_0 1.0 to iram_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8796.695 ; gain = 0.000 ; free physical = 19789 ; free virtual = 40713
export_ip_user_files -of_objects [get_ips {design_1_idram_0_0 design_1_Orca_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 8796.695 ; gain = 0.000 ; free physical = 19726 ; free virtual = 40628
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_idram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 32.655 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_Orca_0_0_synth_1 design_1_idram_0_0_synth_1}
[Fri Jul 21 10:36:13 2017] Launched design_1_Orca_0_0_synth_1, design_1_idram_0_0_synth_1...
Run output will be captured here:
design_1_Orca_0_0_synth_1: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
design_1_idram_0_0_synth_1: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_idram_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8808.711 ; gain = 12.016 ; free physical = 19673 ; free virtual = 40575
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 33.138 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Fri Jul 21 10:38:23 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/opt/xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
xvlog -m64 --relax -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L xil_common_vip_v1_0_0 -L axi_vip_v1_0_1 -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_imp_1UCHCV9
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1R706YB
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_HXKKWO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_3HM21E
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1RU8VXS
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_2KOEHD
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FI55ZU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_O3175N
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj design_1_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/utils.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/4port_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity true_dual_port_ram_single_clock
INFO: [VRFC 10-307] analyzing entity ram_2port
INFO: [VRFC 10-307] analyzing entity ram_4port
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/constants_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_unit
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/bram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/branch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branch_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_mux
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/icache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity icache
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/load_store_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity load_store_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_ci.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_ci
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_top
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca_core
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/sys_call.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_legal
INFO: [VRFC 10-307] analyzing entity system_calls
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_instruction_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_instruction_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_Orca_0_0/sim/design_1_Orca_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_Orca_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/fd1c/src/edge_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_extender
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_edge_extender_0_0/sim/design_1_edge_extender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_edge_extender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_fit_timer_0_0/sim/design_1_fit_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_fit_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_idram_0_0/sim/design_1_idram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_idram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_100M_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /nfs/opt/xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto f8467cb57f714214932e4f6a464414ad --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_14 -L fit_timer_v2_0_8 -L axi_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L axi_vip_v1_0_1 -L proc_sys_reset_v5_0_11 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L axi_protocol_converter_v2_1_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4597]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4615]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6536]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6554]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6555]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4616]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16441]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16456]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16470]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16484]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.utils
Compiling package xil_defaultlib.constants_pkg
Compiling package xil_defaultlib.rv_components
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.axi_master [axi_master_default]
Compiling architecture rtl of entity xil_defaultlib.axi_instruction_master [axi_instruction_master_default]
Compiling architecture rtl of entity xil_defaultlib.instruction_fetch [\instruction_fetch(register_size...]
Compiling architecture rtl of entity xil_defaultlib.register_file [\register_file(register_size=32,...]
Compiling architecture rtl of entity xil_defaultlib.decode [\decode(register_size=32,sign_ex...]
Compiling architecture rtl of entity xil_defaultlib.divider [\divider(register_size=32)\]
Compiling architecture rtl of entity xil_defaultlib.arithmetic_unit [\arithmetic_unit(register_size=3...]
Compiling architecture latch_middle of entity xil_defaultlib.branch_unit [\branch_unit(register_size=32,si...]
Compiling architecture rtl of entity xil_defaultlib.load_store_unit [\load_store_unit(register_size=3...]
Compiling architecture rtl of entity xil_defaultlib.instruction_legal [\instruction_legal(check_legal_i...]
Compiling architecture rtl of entity xil_defaultlib.system_calls [\system_calls(register_size=32,i...]
Compiling architecture behavioural of entity xil_defaultlib.execute [\execute(register_size=32,sign_e...]
Compiling architecture rtl of entity xil_defaultlib.orca_core [\orca_core(register_size=32,rese...]
Compiling architecture rtl of entity xil_defaultlib.orca [\orca(axi_enable=1,multiply_enab...]
Compiling architecture design_1_orca_0_0_arch of entity xil_defaultlib.design_1_Orca_0_0 [design_1_orca_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_14.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=8...]
Compiling architecture imp of entity axi_gpio_v2_0_14.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1R706YB
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m01_couplers_imp_3HM21E
Compiling module xil_defaultlib.m02_couplers_imp_1RU8VXS
Compiling module xil_defaultlib.m03_couplers_imp_2KOEHD
Compiling module xil_defaultlib.s00_couplers_imp_7HNO1D
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module unisims_ver.MUXF7
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_splitter
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_route...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_mem_intercon_0
Compiling module xil_defaultlib.m00_couplers_imp_HXKKWO
Compiling module xil_defaultlib.s00_couplers_imp_1FI55ZU
Compiling module xil_defaultlib.s01_couplers_imp_O3175N
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_mem_intercon_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling module xil_defaultlib.clock_imp_1UCHCV9
Compiling architecture rtl of entity xil_defaultlib.edge_extender [edge_extender_default]
Compiling architecture design_1_edge_extender_0_0_arch of entity xil_defaultlib.design_1_edge_extender_0_0 [design_1_edge_extender_0_0_defau...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000000001")...]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.Divide_part [\Divide_part(ratio=16)\]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.Divide_part [\Divide_part(ratio=5,first=false...]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.FIT_timer [\FIT_timer(c_family="zynq",c_no_...]
Compiling architecture design_1_fit_timer_0_0_arch of entity xil_defaultlib.design_1_fit_timer_0_0 [design_1_fit_timer_0_0_default]
Compiling architecture rtl of entity xil_defaultlib.bram_xilinx [\bram_xilinx(ram_depth=32768)\]
Compiling architecture rtl of entity xil_defaultlib.idram_xilinx [\idram_xilinx(ram_depth=32768)\]
Compiling architecture rtl of entity xil_defaultlib.idram [\idram(size=131072)\]
Compiling architecture design_1_idram_0_0_arch of entity xil_defaultlib.design_1_idram_0_0 [design_1_idram_0_0_default]
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ge...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ge...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_fm...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ss...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_sp...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_dd...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_oc...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_oc...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_re...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_re...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_rep...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Compiling package axi_vip_v1_0_1.axi_vip_v1_0_1_pkg
Compiling package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 21 10:39:14 2017...
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 8861.754 ; gain = 0.000 ; free physical = 19227 ; free virtual = 40157
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:12 ; elapsed = 00:00:31 . Memory (MB): peak = 8872.848 ; gain = 11.094 ; free physical = 19116 ; free virtual = 40050
source sim.tcl
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/clk}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/reset}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/valid_input}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pc_current}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meimask}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meipend}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/fit_timer_0/U0/Interrupt}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/register_bank}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/reset}} 
# restart
INFO: [Simtcl 6-17] Simulation restarted
# log_wave -r *
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/D was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/N was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/R was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/sub was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q_lsb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/func was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/current_alu was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/no_fwd_path was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rs1_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rs2_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rd_latch_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/my_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/last_valid_pc was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/shadow_registers was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(0)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(1)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(2)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(3)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/ocmc/ocm/ocm_memory was not traceable in the design for the following reason:
The number of elements in the requested object is 2097152, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 131072, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

# run 1 ps
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
# set coe_file [open "software/test.coe" r]
# set coe_data [read $coe_file]
# close $coe_file
# set i 0
# set data [split $coe_data "\n"]
# foreach line $data {
#   set words [regexp -all -inline {\S+} $line]
#   #puts $words
#   foreach word $words {
#     set byte0 ""
#     append byte0 [string index $word 6]
#     append byte0 [string index $word 7]
#     #puts $byte0
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(0)\\/bram/ram[$i]" -radix hex $byte0 
#     set byte1 ""
#     append byte1 [string index $word 4]
#     append byte1 [string index $word 5]
#     #puts $byte1
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(1)\\/bram/ram[$i]" -radix hex $byte1
#     set byte2 ""
#     append byte2 [string index $word 2]
#     append byte2 [string index $word 3]
#     #puts $byte2
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(2)\\/bram/ram[$i]" -radix hex $byte2 
#     set byte3 "" 
#     append byte3 [string index $word 0]
#     append byte3 [string index $word 1]
#     #puts $byte3
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(3)\\/bram/ram[$i]" -radix hex $byte3 
#     set i [expr {$i + 1}]
#   }
# }
run 10 us
executing pc = 00000000 instr =  00005197
executing pc = 00000004 instr =  80018193
executing pc = 00000008 instr =  00008117
executing pc = 0000000C instr =  FF810113
executing pc = 00000010 instr =  30046073
executing pc = 00000014 instr =  FFF00093
executing pc = 00000018 instr =  7C009073
executing pc = 0000001C instr =  718000EF
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
run 100 us
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000738 instr =  00000000
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
executing pc = 000006C8 instr =  0000006F
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/fetch_in_flight}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pipeline_empty}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mepc}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_bad_predict}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_new_pc}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_bad_predict_l}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/valid}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 8930.594 ; gain = 0.000 ; free physical = 19602 ; free virtual = 40512
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 36.128 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Fri Jul 21 11:15:56 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/opt/xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
xvlog -m64 --relax -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L xil_common_vip_v1_0_0 -L axi_vip_v1_0_1 -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_imp_1UCHCV9
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1R706YB
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_HXKKWO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_3HM21E
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1RU8VXS
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_2KOEHD
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FI55ZU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_O3175N
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj design_1_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/utils.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/4port_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity true_dual_port_ram_single_clock
INFO: [VRFC 10-307] analyzing entity ram_2port
INFO: [VRFC 10-307] analyzing entity ram_4port
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/constants_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_unit
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/bram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/branch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branch_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_mux
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/icache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity icache
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/load_store_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity load_store_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_ci.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_ci
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_top
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca_core
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/sys_call.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_legal
INFO: [VRFC 10-307] analyzing entity system_calls
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_instruction_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_instruction_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_Orca_0_0/sim/design_1_Orca_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_Orca_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/fd1c/src/edge_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_extender
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_edge_extender_0_0/sim/design_1_edge_extender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_edge_extender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_fit_timer_0_0/sim/design_1_fit_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_fit_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_idram_0_0/sim/design_1_idram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_idram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_100M_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /nfs/opt/xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto f8467cb57f714214932e4f6a464414ad --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_14 -L fit_timer_v2_0_8 -L axi_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L axi_vip_v1_0_1 -L proc_sys_reset_v5_0_11 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L axi_protocol_converter_v2_1_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4597]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4615]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6536]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6554]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6555]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4616]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16441]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16456]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16470]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16484]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.utils
Compiling package xil_defaultlib.constants_pkg
Compiling package xil_defaultlib.rv_components
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.axi_master [axi_master_default]
Compiling architecture rtl of entity xil_defaultlib.axi_instruction_master [axi_instruction_master_default]
Compiling architecture rtl of entity xil_defaultlib.instruction_fetch [\instruction_fetch(register_size...]
Compiling architecture rtl of entity xil_defaultlib.register_file [\register_file(register_size=32,...]
Compiling architecture rtl of entity xil_defaultlib.decode [\decode(register_size=32,sign_ex...]
Compiling architecture rtl of entity xil_defaultlib.divider [\divider(register_size=32)\]
Compiling architecture rtl of entity xil_defaultlib.arithmetic_unit [\arithmetic_unit(register_size=3...]
Compiling architecture latch_middle of entity xil_defaultlib.branch_unit [\branch_unit(register_size=32,si...]
Compiling architecture rtl of entity xil_defaultlib.load_store_unit [\load_store_unit(register_size=3...]
Compiling architecture rtl of entity xil_defaultlib.instruction_legal [\instruction_legal(check_legal_i...]
Compiling architecture rtl of entity xil_defaultlib.system_calls [\system_calls(register_size=32,i...]
Compiling architecture behavioural of entity xil_defaultlib.execute [\execute(register_size=32,sign_e...]
Compiling architecture rtl of entity xil_defaultlib.orca_core [\orca_core(register_size=32,rese...]
Compiling architecture rtl of entity xil_defaultlib.orca [\orca(axi_enable=1,multiply_enab...]
Compiling architecture design_1_orca_0_0_arch of entity xil_defaultlib.design_1_Orca_0_0 [design_1_orca_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_14.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=8...]
Compiling architecture imp of entity axi_gpio_v2_0_14.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1R706YB
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m01_couplers_imp_3HM21E
Compiling module xil_defaultlib.m02_couplers_imp_1RU8VXS
Compiling module xil_defaultlib.m03_couplers_imp_2KOEHD
Compiling module xil_defaultlib.s00_couplers_imp_7HNO1D
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module unisims_ver.MUXF7
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_splitter
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_route...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_mem_intercon_0
Compiling module xil_defaultlib.m00_couplers_imp_HXKKWO
Compiling module xil_defaultlib.s00_couplers_imp_1FI55ZU
Compiling module xil_defaultlib.s01_couplers_imp_O3175N
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_mem_intercon_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling module xil_defaultlib.clock_imp_1UCHCV9
Compiling architecture rtl of entity xil_defaultlib.edge_extender [edge_extender_default]
Compiling architecture design_1_edge_extender_0_0_arch of entity xil_defaultlib.design_1_edge_extender_0_0 [design_1_edge_extender_0_0_defau...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000000001")...]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.Divide_part [\Divide_part(ratio=16)\]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.Divide_part [\Divide_part(ratio=5,first=false...]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.FIT_timer [\FIT_timer(c_family="zynq",c_no_...]
Compiling architecture design_1_fit_timer_0_0_arch of entity xil_defaultlib.design_1_fit_timer_0_0 [design_1_fit_timer_0_0_default]
Compiling architecture rtl of entity xil_defaultlib.bram_xilinx [\bram_xilinx(ram_depth=32768)\]
Compiling architecture rtl of entity xil_defaultlib.idram_xilinx [\idram_xilinx(ram_depth=32768)\]
Compiling architecture rtl of entity xil_defaultlib.idram [\idram(size=131072)\]
Compiling architecture design_1_idram_0_0_arch of entity xil_defaultlib.design_1_idram_0_0 [design_1_idram_0_0_default]
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ge...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ge...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_fm...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ss...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_sp...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_dd...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_oc...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_oc...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_re...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_re...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_rep...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Compiling package axi_vip_v1_0_1.axi_vip_v1_0_1_pkg
Compiling package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 21 11:17:57 2017...
run_program: Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 8976.250 ; gain = 0.000 ; free physical = 19647 ; free virtual = 40557
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 8976.250 ; gain = 0.000 ; free physical = 19587 ; free virtual = 40502
source sim.tcl
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/clk}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/reset}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/valid_input}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pc_current}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meimask}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meipend}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/fit_timer_0/U0/Interrupt}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/register_bank}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/reset}} 
# restart
INFO: [Simtcl 6-17] Simulation restarted
# log_wave -r *
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/D was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/N was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/R was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/sub was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q_lsb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/func was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/current_alu was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/no_fwd_path was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rs1_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rs2_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rd_latch_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/my_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/last_valid_pc was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/shadow_registers was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(0)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(1)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(2)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(3)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/ocmc/ocm/ocm_memory was not traceable in the design for the following reason:
The number of elements in the requested object is 2097152, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 131072, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

# run 1 ps
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
# set coe_file [open "software/test.coe" r]
# set coe_data [read $coe_file]
# close $coe_file
# set i 0
# set data [split $coe_data "\n"]
# foreach line $data {
#   set words [regexp -all -inline {\S+} $line]
#   #puts $words
#   foreach word $words {
#     set byte0 ""
#     append byte0 [string index $word 6]
#     append byte0 [string index $word 7]
#     #puts $byte0
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(0)\\/bram/ram[$i]" -radix hex $byte0 
#     set byte1 ""
#     append byte1 [string index $word 4]
#     append byte1 [string index $word 5]
#     #puts $byte1
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(1)\\/bram/ram[$i]" -radix hex $byte1
#     set byte2 ""
#     append byte2 [string index $word 2]
#     append byte2 [string index $word 3]
#     #puts $byte2
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(2)\\/bram/ram[$i]" -radix hex $byte2 
#     set byte3 "" 
#     append byte3 [string index $word 0]
#     append byte3 [string index $word 1]
#     #puts $byte3
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(3)\\/bram/ram[$i]" -radix hex $byte3 
#     set i [expr {$i + 1}]
#   }
# }
run 100us
executing pc = 00000000 instr =  00005197
executing pc = 00000004 instr =  80018193
executing pc = 00000008 instr =  00008117
executing pc = 0000000C instr =  FF810113
executing pc = 00000010 instr =  30046073
executing pc = 00000014 instr =  FFF00093
executing pc = 00000018 instr =  7C009073
executing pc = 0000001C instr =  718000EF
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_bad_predict_l}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_new_pc_l}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mepc}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/next_address}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/move_to_next_address}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/fetch_in_flight}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/state}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_saved}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_saved_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_saved}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_saved_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction_fetch_pc}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pipeline_empty}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 8976.250 ; gain = 0.000 ; free physical = 19477 ; free virtual = 40390
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 39.111 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Fri Jul 21 12:39:55 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 9094.648 ; gain = 0.000 ; free physical = 19469 ; free virtual = 40383
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 39.111 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Fri Jul 21 12:41:41 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 9131.148 ; gain = 0.000 ; free physical = 19455 ; free virtual = 40368
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 39.111 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Fri Jul 21 12:43:21 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 9156.059 ; gain = 0.000 ; free physical = 19446 ; free virtual = 40358
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 39.111 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Fri Jul 21 12:45:30 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/opt/xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
xvlog -m64 --relax -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L xil_common_vip_v1_0_0 -L axi_vip_v1_0_1 -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_imp_1UCHCV9
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1R706YB
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_HXKKWO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_3HM21E
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1RU8VXS
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_2KOEHD
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FI55ZU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_O3175N
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj design_1_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/utils.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/4port_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity true_dual_port_ram_single_clock
INFO: [VRFC 10-307] analyzing entity ram_2port
INFO: [VRFC 10-307] analyzing entity ram_4port
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/constants_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_unit
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/bram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/branch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branch_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_mux
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/cache_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity execute
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/icache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity icache
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/load_store_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity load_store_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_ci.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_ci
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/lve_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lve_top
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca_core
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/sys_call.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_legal
INFO: [VRFC 10-307] analyzing entity system_calls
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/orca.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity orca
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/acb0/axi_instruction_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_instruction_master
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_Orca_0_0/sim/design_1_Orca_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_Orca_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/fd1c/src/edge_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_extender
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_edge_extender_0_0/sim/design_1_edge_extender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_edge_extender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_fit_timer_0_0/sim/design_1_fit_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_fit_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ipshared/3f31/src/idram_xilinx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity idram_xilinx
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_idram_0_0/sim/design_1_idram_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_idram_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_100M_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /nfs/opt/xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto f8467cb57f714214932e4f6a464414ad --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_14 -L fit_timer_v2_0_8 -L axi_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_13 -L axi_vip_v1_0_1 -L proc_sys_reset_v5_0_11 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L axi_protocol_converter_v2_1_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4597]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4615]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6536]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6554]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6555]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4616]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16441]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16456]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16470]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv:16484]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15880 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15885 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15890 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15895 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15900 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15905 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15910 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15915 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15930 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv" Line 15935 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16441, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16456, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16470, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 16484, File /wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_0/hdl/axi_vip_v1_0_vl_rfs.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.utils
Compiling package xil_defaultlib.constants_pkg
Compiling package xil_defaultlib.rv_components
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.axi_master [axi_master_default]
Compiling architecture rtl of entity xil_defaultlib.axi_instruction_master [axi_instruction_master_default]
Compiling architecture rtl of entity xil_defaultlib.instruction_fetch [\instruction_fetch(register_size...]
Compiling architecture rtl of entity xil_defaultlib.register_file [\register_file(register_size=32,...]
Compiling architecture rtl of entity xil_defaultlib.decode [\decode(register_size=32,sign_ex...]
Compiling architecture rtl of entity xil_defaultlib.divider [\divider(register_size=32)\]
Compiling architecture rtl of entity xil_defaultlib.arithmetic_unit [\arithmetic_unit(register_size=3...]
Compiling architecture latch_middle of entity xil_defaultlib.branch_unit [\branch_unit(register_size=32,si...]
Compiling architecture rtl of entity xil_defaultlib.load_store_unit [\load_store_unit(register_size=3...]
Compiling architecture rtl of entity xil_defaultlib.instruction_legal [\instruction_legal(check_legal_i...]
Compiling architecture rtl of entity xil_defaultlib.system_calls [\system_calls(register_size=32,i...]
Compiling architecture behavioural of entity xil_defaultlib.execute [\execute(register_size=32,sign_e...]
Compiling architecture rtl of entity xil_defaultlib.orca_core [\orca_core(register_size=32,rese...]
Compiling architecture rtl of entity xil_defaultlib.orca [\orca(axi_enable=1,multiply_enab...]
Compiling architecture design_1_orca_0_0_arch of entity xil_defaultlib.design_1_Orca_0_0 [design_1_orca_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_14.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=8...]
Compiling architecture imp of entity axi_gpio_v2_0_14.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1R706YB
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_b...
Compiling module axi_protocol_converter_v2_1_12.axi_protocol_converter_v2_1_12_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m01_couplers_imp_3HM21E
Compiling module xil_defaultlib.m02_couplers_imp_1RU8VXS
Compiling module xil_defaultlib.m03_couplers_imp_2KOEHD
Compiling module xil_defaultlib.s00_couplers_imp_7HNO1D
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module unisims_ver.MUXF7
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_splitter
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_route...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_mem_intercon_0
Compiling module xil_defaultlib.m00_couplers_imp_HXKKWO
Compiling module xil_defaultlib.s00_couplers_imp_1FI55ZU
Compiling module xil_defaultlib.s01_couplers_imp_O3175N
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_mem_intercon_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling module xil_defaultlib.clock_imp_1UCHCV9
Compiling architecture rtl of entity xil_defaultlib.edge_extender [edge_extender_default]
Compiling architecture design_1_edge_extender_0_0_arch of entity xil_defaultlib.design_1_edge_extender_0_0 [design_1_edge_extender_0_0_defau...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000000001")...]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.Divide_part [\Divide_part(ratio=16)\]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.Divide_part [\Divide_part(ratio=5,first=false...]
Compiling architecture vhdl_rtl of entity fit_timer_v2_0_8.FIT_timer [\FIT_timer(c_family="zynq",c_no_...]
Compiling architecture design_1_fit_timer_0_0_arch of entity xil_defaultlib.design_1_fit_timer_0_0 [design_1_fit_timer_0_0_default]
Compiling architecture rtl of entity xil_defaultlib.bram_xilinx [\bram_xilinx(ram_depth=32768)\]
Compiling architecture rtl of entity xil_defaultlib.idram_xilinx [\idram_xilinx(ram_depth=32768)\]
Compiling architecture rtl of entity xil_defaultlib.idram [\idram(size=131072)\]
Compiling architecture design_1_idram_0_0_arch of entity xil_defaultlib.design_1_idram_0_0 [design_1_idram_0_0_default]
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ge...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ge...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_fm...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ar...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ss...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_sp...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_dd...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_oc...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_oc...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_re...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_re...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_rep...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_in...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_syn...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_af...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_thr...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_axi...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_cor...
Compiling module axi_protocol_checker_v1_1_13.axi_protocol_checker_v1_1_13_top...
Compiling module axi_vip_v1_0_1.axi_vip_v1_0_1_top(C_AXI_PROTOCO...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0_ax...
Compiling module axi_vip_v1_0_1.processing_system7_vip_v1_0_0(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Compiling package axi_vip_v1_0_1.axi_vip_v1_0_1_pkg
Compiling package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 21 12:47:50 2017...
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 9207.094 ; gain = 0.000 ; free physical = 19619 ; free virtual = 40533
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/ryan/orca/systems/zedboard/project/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 9207.094 ; gain = 0.000 ; free physical = 19541 ; free virtual = 40460
source sim.tcl
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/clk}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/reset}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/valid_input}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pc_current}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meimask}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meipend}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/fit_timer_0/U0/Interrupt}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/register_bank}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/reset}} 
# restart
INFO: [Simtcl 6-17] Simulation restarted
# log_wave -r *
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/D was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/N was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/R was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/sub was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q_lsb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/func was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/current_alu was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/no_fwd_path was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rs1_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rs2_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rd_latch_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/my_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/last_valid_pc was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/shadow_registers was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(0)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(1)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(2)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(3)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/ocmc/ocm/ocm_memory was not traceable in the design for the following reason:
The number of elements in the requested object is 2097152, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 131072, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

# run 1 ps
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
# set coe_file [open "software/test.coe" r]
# set coe_data [read $coe_file]
# close $coe_file
# set i 0
# set data [split $coe_data "\n"]
# foreach line $data {
#   set words [regexp -all -inline {\S+} $line]
#   #puts $words
#   foreach word $words {
#     set byte0 ""
#     append byte0 [string index $word 6]
#     append byte0 [string index $word 7]
#     #puts $byte0
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(0)\\/bram/ram[$i]" -radix hex $byte0 
#     set byte1 ""
#     append byte1 [string index $word 4]
#     append byte1 [string index $word 5]
#     #puts $byte1
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(1)\\/bram/ram[$i]" -radix hex $byte1
#     set byte2 ""
#     append byte2 [string index $word 2]
#     append byte2 [string index $word 3]
#     #puts $byte2
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(2)\\/bram/ram[$i]" -radix hex $byte2 
#     set byte3 "" 
#     append byte3 [string index $word 0]
#     append byte3 [string index $word 1]
#     #puts $byte3
#     set_value "/design_1_wrapper/design_1_i/idram_0/U0/ram/\\idram_gen(3)\\/bram/ram[$i]" -radix hex $byte3 
#     set i [expr {$i + 1}]
#   }
# }
run 100 us
executing pc = 00000000 instr =  00005197
executing pc = 00000004 instr =  80018193
executing pc = 00000008 instr =  00008117
executing pc = 0000000C instr =  FF810113
executing pc = 00000010 instr =  30046073
executing pc = 00000014 instr =  FFF00093
executing pc = 00000018 instr =  7C009073
executing pc = 0000001C instr =  718000EF
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000734 instr =  0000006F
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000254 instr =  05512A23
executing pc = 00000258 instr =  05612C23
executing pc = 0000025C instr =  05712E23
executing pc = 00000260 instr =  07812023
executing pc = 00000264 instr =  07912223
executing pc = 00000268 instr =  07A12423
executing pc = 0000026C instr =  07B12623
executing pc = 00000270 instr =  07C12823
executing pc = 00000274 instr =  07D12A23
executing pc = 00000278 instr =  07E12C23
executing pc = 0000027C instr =  07F12E23
executing pc = 00000280 instr =  34202573
executing pc = 00000284 instr =  341025F3
executing pc = 00000288 instr =  00010613
executing pc = 0000028C instr =  438000EF
executing pc = 000006C4 instr =  00054463
executing pc = 000006CC instr =  00058513
executing pc = 000006D0 instr =  00008067
executing pc = 00000290 instr =  34151073
executing pc = 00000294 instr =  00412083
executing pc = 00000298 instr =  00812103
executing pc = 0000029C instr =  00C12183
executing pc = 000002A0 instr =  01012203
executing pc = 000002A4 instr =  01412283
executing pc = 000002A8 instr =  01812303
executing pc = 000002AC instr =  01C12383
executing pc = 000002B0 instr =  02012403
executing pc = 000002B4 instr =  02412483
executing pc = 000002B8 instr =  02812503
executing pc = 000002BC instr =  02C12583
executing pc = 000002C0 instr =  03012603
executing pc = 000002C4 instr =  03412683
executing pc = 000002C8 instr =  03812703
executing pc = 000002CC instr =  03C12783
executing pc = 000002D0 instr =  04012803
executing pc = 000002D4 instr =  04412883
executing pc = 000002D8 instr =  04812903
executing pc = 000002DC instr =  04C12983
executing pc = 000002E0 instr =  05012A03
executing pc = 000002E4 instr =  05412A83
executing pc = 000002E8 instr =  05812B03
executing pc = 000002EC instr =  05C12B83
executing pc = 000002F0 instr =  06012C03
executing pc = 000002F4 instr =  06412C83
executing pc = 000002F8 instr =  06812D03
executing pc = 000002FC instr =  06C12D83
executing pc = 00000300 instr =  07012E03
executing pc = 00000304 instr =  07412E83
executing pc = 00000308 instr =  07812F03
executing pc = 0000030C instr =  07C12F83
executing pc = 00000310 instr =  11010113
executing pc = 00000314 instr =  30200073
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
executing pc = 00000214 instr =  00512A23
executing pc = 00000218 instr =  00612C23
executing pc = 0000021C instr =  00712E23
executing pc = 00000220 instr =  02812023
executing pc = 00000224 instr =  02912223
executing pc = 00000228 instr =  02A12423
executing pc = 0000022C instr =  02B12623
executing pc = 00000230 instr =  02C12823
executing pc = 00000234 instr =  02D12A23
executing pc = 00000238 instr =  02E12C23
executing pc = 0000023C instr =  02F12E23
executing pc = 00000240 instr =  05012023
executing pc = 00000244 instr =  05112223
executing pc = 00000248 instr =  05212423
executing pc = 0000024C instr =  05312623
executing pc = 00000250 instr =  05412823
executing pc = 00000200 instr =  EF010113
executing pc = 00000204 instr =  00112223
executing pc = 00000208 instr =  00212423
executing pc = 0000020C instr =  00312623
executing pc = 00000210 instr =  00412823
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr_en}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/pc_corr}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/instr_fetch/fetch_in_flight}} 
source sim.tcl
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/clk}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/reset}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/valid_input}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/pc_current}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meimask}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meipend}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
# add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction}} 
# add_wave {{/design_1_wrapper/design_1_i/fit_timer_0/U0/Interrupt}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/register_bank}} 
# add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/reset}} 
# restart
INFO: [Simtcl 6-17] Simulation restarted
# log_wave -r *
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/D was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/N was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/R was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/sub was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/d_en/div/div_proc/Q_lsb was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/func was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/base_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/alu/alu_proc/mul_result_valid was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/current_alu was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/no_fwd_path was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rs1_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rs2_mux_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/line__257/rd_latch_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/my_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/last_valid_pc was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/Orca_0/U0/core/X/my_print/shadow_registers was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF_AND/loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_and was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/clock/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF_AND/aux_loop_nand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(0)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(1)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(2)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/idram_0/U0/ram/\idram_gen(3)\/bram/ram was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/ocmc/ocm/ocm_memory was not traceable in the design for the following reason:
The number of elements in the requested object is 2097152, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 131072, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP0/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP1/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP2/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/wr_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276480, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/burst_data was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /design_1_wrapper/design_1_i/processing_system7_0/inst/S_AXI_HP3/read_fifo was not traceable in the design for the following reason:
The number of elements in the requested object is 276736, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

# run 1 ps
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_BFM_INFO : S_AXI_ACP : Port is DISABLED.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Common 17-39] 'run' failed due to earlier errors.

    while executing
"run 1 ps"
    (file "sim.tcl" line 22)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/ryan/orca/rtl'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:Orca:1.0 [get_ips  design_1_Orca_0_0] -log ip_upgrade.log
Upgrading '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Orca_0_0 from Orca_v1_0 1.0 to Orca_v1_0 1.0
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/home/ryan/orca/systems/zedboard/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Orca_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(4) to net 'xbar_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(4) to net 'xbar_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/itcram_RID'(4) to net 'Orca_0_instr_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/Orca_0/iram_RID'(4) to net 'Orca_0_iram_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_ARID'(5) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_AWID'(5) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/idram_0/data_WID'(5) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(4) - Only lower order bits will be connected.
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Orca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_extender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock/rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 9207.094 ; gain = 0.000 ; free physical = 19434 ; free virtual = 40336
catch { config_ip_cache -export [get_ips -all design_1_Orca_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = be5b1412c8c8b634; cache size = 42.136 MB.
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Orca_0_0_synth_1
[Fri Jul 21 13:07:02 2017] Launched design_1_Orca_0_0_synth_1...
Run output will be captured here: /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /nfs/home/ryan/orca/systems/zedboard/vivado_pid17694.debug)
reset_run design_1_Orca_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/ryan/orca/systems/zedboard/project/project.runs/design_1_Orca_0_0_synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {/nfs/home/ryan/orca/systems/zedboard/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/nfs/home/ryan/orca/systems/zedboard/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
ERROR: [Common 17-190] Invalid Tcl eval of 'current_design synth_1' during processing of event '274'.
