;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 30
	SPL 0, <0
	SLT <231, <6
	SPL 0, <0
	JMZ -4, @-20
	MOV -1, 20
	SUB @0, @2
	SLT @400, -95
	MOV -1, <20
	SUB @0, @2
	SPL 12, 226
	SUB -277, <-126
	SPL 0, <0
	DAT <1, #122
	DAT #1, #122
	ADD 240, 60
	SUB #90, <902
	DJN -1, @-20
	SLT 240, 60
	SUB #90, @902
	SUB -4, <-20
	JMZ 0, -1
	SUB 240, 60
	MOV -1, <20
	JMP <124, 106
	SUB @421, 106
	SUB @221, 406
	SPL 0, <0
	SUB 0, -0
	MOV -4, <-20
	ADD #277, <1
	ADD 210, 30
	MOV @400, @12
	JMZ 0, -1
	SLT 100, 206
	SUB 300, 90
	JMN @210, 620
	MOV -1, <-20
	SPL <124, 106
	MOV -794, <-720
	SUB @124, 106
	SUB @124, 106
	CMP -277, <-126
	CMP -277, <-126
	SUB 300, 90
	MOV -4, <-20
	MOV -1, <-20
