# do test_module_test_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/quartus/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {test_module_test_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:40 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." test_module_test_7_1200mv_100c_slow.vo 
# -- Compiling module test_module_test
# -- Compiling module hard_block
# 
# Top level modules:
# 	test_module_test
# End time: 16:19:41 on Apr 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim {/export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/test_module_test_test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:41 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim" /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/test_module_test_test1.vt 
# -- Compiling module test_module_test_vlg_tst
# 
# Top level modules:
# 	test_module_test_vlg_tst
# End time: 16:19:41 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test_module_test_test1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test_module_test_test1 
# Start time: 16:19:41 on Apr 20,2018
# ** Error: (vsim-3170) Could not find 'test_module_test_test1'.
#         Searched libraries:
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/altera
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/cycloneive
#             /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/gate_work
#             /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./test_module_test_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/test_module_test_test1.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:48 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim" /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/test_module_test_test1.vt 
# -- Compiling module test_module_test_vlg_tst
# 
# Top level modules:
# 	test_module_test_vlg_tst
# End time: 16:19:48 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.test_module_test_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.test_module_test_vlg_tst 
# Start time: 16:19:41 on Apr 20,2018
# Loading work.test_module_test_vlg_tst
# Loading work.test_module_test
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from test_module_test_7_1200mv_100c_v_slow.sdo
# ** Error: (vsim-3389) /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/test_module_test_test1.vt(44): Port 'display4' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_module_test_vlg_tst/i1 File: test_module_test_7_1200mv_100c_slow.vo
# ** Fatal: (vsim-3365) /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/test_module_test_test1.vt(44): Too many port connections. Expected 7, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /test_module_test_vlg_tst/i1 File: test_module_test_7_1200mv_100c_slow.vo
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./test_module_test_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/test_module_test_test1.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:13 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim" /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/test_module_test_test1.vt 
# -- Compiling module test_module_test_vlg_tst
# 
# Top level modules:
# 	test_module_test_vlg_tst
# End time: 16:20:13 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.test_module_test_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.test_module_test_vlg_tst 
# Start time: 16:19:41 on Apr 20,2018
# Loading work.test_module_test_vlg_tst
# Loading work.test_module_test
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from test_module_test_7_1200mv_100c_v_slow.sdo
# ** Error: (vsim-3389) /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/test_module_test_test1.vt(44): Port 'display4' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_module_test_vlg_tst/i1 File: test_module_test_7_1200mv_100c_slow.vo
# ** Fatal: (vsim-3365) /export/home/016/a0165336/project/SIMPLE/test_module_test/simulation/modelsim/test_module_test_test1.vt(44): Too many port connections. Expected 7, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /test_module_test_vlg_tst/i1 File: test_module_test_7_1200mv_100c_slow.vo
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./test_module_test_run_msim_gate_verilog.do PAUSED at line 12
# End time: 16:21:07 on Apr 20,2018, Elapsed time: 0:01:26
# Errors: 5, Warnings: 0
