<counter_set count="6" name="ARMv7_Cortex_A17_cnt"/>
<category counter_set="ARMv7_Cortex_A17_cnt" name="Cortex-A17" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv7_Cortex_A17_ccnt" event="0xff" title="Cycles" name="CPU Cycles" description="The counter increments on every cycle." display="hertz" units="Hz" average_selection="yes" average_cores="yes"/>
    <event event="0x1" title="L1 Instruction Cache" name="Refill" description="The counter counts instruction memory accesses that cause a refill of at least the Level 1 instruction or unified cache. This includes each instruction memory access that causes a refill from outside the cache. It excludes accesses that do not cause a new cache refill but are satisfied from refilling data of a previous miss."/>
    <event event="0x2" title="L1 Instruction TLB" name="Refill" description="The counter counts instruction memory accesses that cause a TLB refill of at least the Level 1 instruction TLB. This includes each instruction memory access that causes an access to a level of memory system due to a translation table walk or an access to another level of TLB caching."/>
    <event event="0x3" title="L1 Data Cache" name="Refill" description="The counter counts each memory-read operation or memory-write operation that causes a refill of at least the Level 1 data or unified cache from outside the Level 1 cache. Each access that causes a new linefill is counted, including those from instructions that generate multiple accesses, such as load or store multiples, and PUSH and POP instructions. In particular, the counter counts accesses to the Level 1 cache that cause a refill that is satisfied by another Level 1 data or unified cache, or a Level 2 cache, or memory."/>
    <event event="0x4" title="L1 Data Cache" name="Access" description="The counter counts each memory-read operation or memory-write operation that causes a cache access to at least the Level 1 data or unified cache. Each access to a cache line is counted including the multiple accesses of instructions, such as LDM or STM . Each access to other Level 1 data or unified memory structures, for example refill buffers, write buffers, and write- back buffers, is also counted."/>
    <event event="0x5" title="L1 Data TLB" name="Refill" description="The counter counts each memory-read operation or memory-write operation that causes a TLB refill of at least the Level 1 data or unified TLB. It counts each read or write that causes a refill, in the form of a translation table walk or an access to another level of TLB caching."/>
    <event event="0x8" title="Instructions (Executed)" name="All" description="The counter increments for every architecturally executed instruction." units="instructions"/>
    <event event="0x9" title="Exceptions" name="Taken" description="The counter increments for each exception taken.
The counter counts only the processor exceptions. It does not count untrapped floating-point exceptions or ThumbEE null checks and index checks." units="exceptions"/>
    <event event="0xa" title="Instructions (Executed)" name="Exception Returns" description="The counter increments for each executed exception return instruction." units="instructions"/>
    <event event="0xb" title="Instructions (Executed)" name="Write to CONTEXTIDR" description="The counter increments for every write to the CONTEXTIDR." units="instructions"/>
    <event event="0x10" title="Branch Predictor" name="Mispredictions" description="The counter counts each correction to the predicted program flow that occurs because of a misprediction from, or no prediction from, the branch prediction resources and that relates to instructions that the branch prediction resources are capable of predicting."/>
    <event event="0x12" title="Branch Predictor" name="Possible Predictions" description="The counter counts every branch or other change in the program flow that the branch prediction resources are capable of predicting."/>
    <event event="0x13" title="Memory" name="Access" description="The counter counts memory-read or memory-write operations that the processor made. The counter increments whether the access results in an access to a Level 1 data or unified cache, a Level 2 data or unified cache, or neither of these."/>
    <event event="0x14" title="L1 Instruction Cache" name="Access" description="The counter counts instruction memory accesses that access at least the Level 1 instruction or unified cache. Each access to other Level 1 instruction memory structures, such as refill buffers, is also counted."/>
    <event event="0x15" title="L1 Data Cache" name="Write-back" description="The counter counts every write-back of data from the Level 1 data or unified cache. The counter counts each write-back that causes data to be written from the Level 1 cache to outside of the Level 1 cache."/>
    <event event="0x16" title="L2 Data Cache" name="Access" description="The counter counts memory-read or memory-write operations, that the processor made, that access at least the Level 2 data or unified cache. Each access to a cache line is counted including refills of and write-backs from the Level 1 data, instruction, or unified caches. Each access to other Level 2 data or unified memory structures , such as refill buffers, write buffers, and write-back buffers, is also counted."/>
    <event event="0x17" title="L2 Data Cache" name="Refill" description="The counter counts memory-read or memory-write operations, that the processor made, that access at least the Level 2 data or unified cache and cause a refill of a Level 1 data , instruction, or unified cache or of the Level 2 data or unified cache. Each read from or write to the cache that causes a refill from outside the Level 1 and Level 2 caches is counted."/>
    <event event="0x18" title="L2 Data Cache" name="Write-back" description="The counter counts every write-back of data from the Level 2 data or unified cache that occurs as a result of an operation by this processor. It counts each write-back that causes data to be written from the Level 2 cache to outside the Level 1 and Level 2 caches."/>
    <event event="0x19" title="Bus" name="Access" description="The counter counts memory-read or memory-write operations that access outside of the boundary of the processor and its closely-coupled caches . Where this boundary lies with respect to any implemented caches is IMPLEMENTATION DEFINED. It must count accesses beyond the cache furthest from the processor for which accesses can be counted."/>
    <event event="0x1b" title="Instructions (Speculated)" name="All" description="The counter counts instructions that are speculatively executed by the processor. This includes instructions that are subsequently not architecturally executed. As a result, this event counts a larger number of instructions than the number of instructions architecturally executed." units="instructions"/>
    <event event="0x1c" title="Instructions (Executed)" name="Write to TTBR" description="The counter counts writes to the translation table base registers, TTBR0 and TTBR1." units="instructions"/>
    <event event="0x1d" title="Cycles" name="Bus Cycles" description="The counter increments on every cycle of the external memory interface of the processor."/>
    <event event="0x40" title="L1 Data Cache" name="Access (due to read)" description="As &apos;L1 Data Cache: Access&apos;, but counts only memory read accesses."/>
    <event event="0x41" title="L1 Data Cache" name="Access (due to write)" description="As &apos;L1 Data Cache: Access&apos;, but counts only memory write accesses."/>
    <event event="0x50" title="L2 Data Cache" name="Access (due to read)" description="As &apos;L2 Data Cache: Access&apos;, but counts only memory-read operations that access at least the Level 2 data or unified cache."/>
    <event event="0x51" title="L2 Data Cache" name="Access (due to write)" description="As &apos;L2 Data Cache: Access&apos;, but counts only memory-write operations that access at least the Level 2 data or unified cache."/>
    <event event="0x56" title="L2 Data Cache" name="Write-back (due to reuse)" description="As &apos;L2 Data Cache: Write-back&apos;, but counts only write-backs that are a result of the line being allocated for an access made by the processor."/>
    <event event="0x57" title="L2 Data Cache" name="Write-back (due to clean)" description="As &apos;L2 Data Cache: Write-back&apos;, but counts only write-backs that are a result of a coherency operation made by another processor, or from a CP15 cache maintenance operation. Whether write-backs made as a result of CP15 cache maintenance operations are counted is IMPLEMENTATION DEFINED."/>
    <event event="0x58" title="L2 Data Cache" name="Invalidation" description="The counter counts each invalidation of a cache line in the Level 2 data or unified cache."/>
    <event event="0x62" title="Bus" name="Access (Normal, Cacheable, Shareable)" description="As &apos;Bus: Access&apos;, but counts only memory-read and memory-write operations that make &quot;Normal, Cacheable, Shareable&quot; accesses outside the boundary of the processor and its closely-coupled caches."/>
    <event event="0x63" title="Bus" name="Access (NOT Normal, Cacheable, Shareable)" description="As &apos;Bus: Access&apos;, but counts only memory-read and memory-write operations that make not &quot;Normal, Cacheable, Shareable&quot; accesses outside the boundary of the processor and its closely-coupled caches."/>
    <event event="0x64" title="Bus" name="Access (Normal)" description="As &apos;Bus: Access&apos;, but counts only memory-read and memory-write operations that make &quot;Normal, Cacheable&quot; and &quot;Normal, Non-cacheable&quot; accesses outside the boundary of the processor and its closely-coupled caches."/>
    <event event="0x65" title="Bus" name="Access (Device)" description="As &apos;Bus: Access&apos;, but counts only memory-read and memory-write operations that make &quot;Device&quot; accesses outside the boundary of the processor and its closely-coupled caches."/>
    <event event="0x66" title="Memory" name="Access (due to read)" description="As &apos;Memory: Access&apos;, but the counter counts only memory-read operations that the processor made."/>
    <event event="0x67" title="Memory" name="Access (due to write)" description="As &apos;Memory: Access&apos;, but the counter counts only memory-write operations that the processor made."/>
    <event event="0x68" title="Memory" name="Access (due to unaligned read)" description="As &apos;Memory: Access&apos;, but the counter counts only unaligned memory-read operations that the processor made. It also counts unaligned accesses if they are subsequently changed into multiple aligned accesses."/>
    <event event="0x69" title="Memory" name="Access (due to unaligned write)" description="As &apos;Memory: Access&apos;, but the counter counts only unaligned memory-write operations that the processor made. It also counts unaligned accesses if they are subsequently changed into multiple aligned accesses."/>
    <event event="0x6a" title="Memory" name="Access (due to unaligned read or write)" description="As &apos;Memory: Access&apos;, but the counter counts only unaligned memory-read and unaligned memory-write operations that the processor made. It also counts unaligned accesses if they are subsequently changed into multiple aligned accesses."/>
    <event event="0x6c" title="Instructions (Speculated)" name="Load-Exclusive" description="The counter counts Load-Exclusive instructions speculatively executed." units="instructions"/>
    <event event="0x6e" title="Instructions (Speculated)" name="Store-Exclusive (Failures)" description="The counter counts Store-Exclusive instructions speculatively executed that fail to complete a write. It is within the IMPLEMENTATION DEFINED definition of speculatively executed whether this includes conditional instructions that fail the condition code check." units="instructions"/>
    <event event="0x6f" title="Instructions (Speculated)" name="Store-Exclusive" description="The counter counts Store-Exclusive instructions speculatively executed." units="instructions"/>
    <event event="0x70" title="Instructions (Speculated)" name="Load" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only memory-reading instructions, as defined by the &apos;Instructions (Executed): Load&apos; event." units="instructions"/>
    <event event="0x71" title="Instructions (Speculated)" name="Store" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only memory-writing instructions, as defined by the &apos;Instructions (Executed): Store&apos; event." units="instructions"/>
    <event event="0x72" title="Instructions (Speculated)" name="Load/Store" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only memory-reading and memory-writing instructions, as defined by the &apos;Instructions (Executed): Load&apos; and &apos;Instructions (Executed): Store&apos; events." units="instructions"/>
    <event event="0x73" title="Instructions (Speculated)" name="Data Processing (Integer)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only integer data-processing instructions." units="instructions"/>
    <event event="0x74" title="Instructions (Speculated)" name="Data Processing (Advanced SIMD)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only Advanced SIMD data-processing instructions." units="instructions"/>
    <event event="0x75" title="Instructions (Speculated)" name="Data Processing (Floating-point)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only floating-point data-processing instructions." units="instructions"/>
    <event event="0x76" title="Instructions (Speculated)" name="Branch (software PC writes)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only software changes of the PC." units="instructions"/>
    <event event="0x78" title="Instructions (Speculated)" name="Branch (immediate)" description="The counter counts immediate branch instructions speculatively executed." units="instructions"/>
    <event event="0x79" title="Instructions (Speculated)" name="Branch (return)" description="The counter counts procedure return instructions speculatively executed." units="instructions"/>
    <event event="0x7a" title="Instructions (Speculated)" name="Branch (indirect)" description="The counter counts indirect branch instructions speculatively executed. This includes software change of the PC other than exception-generating instructions and immediate branch instructions." units="instructions"/>
    <event event="0x7c" title="Instructions (Speculated)" name="Barrier (ISB)" description="The counter counts Instruction Synchronization Barrier instructions speculatively executed, including CP15ISB." units="instructions"/>
    <event event="0x7d" title="Instructions (Speculated)" name="Barrier (DSB)" description="The counter counts data synchronization barrier instructions speculatively executed, including CP15DSB." units="instructions"/>
    <event event="0x7e" title="Instructions (Speculated)" name="Barrier (DMB)" description="The counter counts data memory barrier instructions speculatively executed, including CP15DSB. It does not include the implied barrier operations of load/store operations with release consistency semantics." units="instructions"/>
    <event event="0x81" title="Exceptions" name="Undefined" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are not counted by &apos;Exceptions: SVC&apos;, &apos;Exceptions: SMC&apos;, &apos;Exceptions: HVC&apos;, &apos;Exceptions: Instruction Abort&apos;, &apos;Exceptions: Data Abort&apos;, &apos;Exceptions: IRQ&apos;, and &apos;Exceptions: FIQ&apos;." units="exceptions"/>
    <event event="0x8a" title="Exceptions" name="HVC" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions that are Hypervisor Call exceptions including both those taken locally and from non-secure EL1/PL1." units="exceptions"/>
    <event event="0xc0" title="Stalls" name="Frontend (Linefill)" description="Instruction side stalled due to a linefill." units="cycles"/>
    <event event="0xc1" title="Stalls" name="Frontend (Translation Table Walk)" description="Instruction side stalled due to a translation table walk." units="cycles"/>
    <event event="0xc2" title="Instruction Cache" name="Number of ways read (Tag RAM)" description="Number of ways read in the instruction cache - Tag RAM."/>
    <event event="0xc3" title="Instruction Cache" name="Number of ways read (Data RAM)" description="Number of ways read in the instruction cache - Data RAM."/>
    <event event="0xc4" title="Instruction Cache" name="Number of ways read (BTAC RAM)" description="Number of ways read in the instruction BTAC RAM."/>
    <event event="0xca" title="Snoop Control Unit" name="Data Snoop" description="SCU Snooped data from another core for this core."/>
    <event event="0xd3" title="Load-Store Unit" name="All Slots Busy" description="Duration during which all slots in the Load-Store Unit are busy." units="cycles"/>
    <event event="0xd8" title="Issue Queue Full" name="Load-Store" description="Duration during which all slots in the Load-Store Issue queue are busy." units="cycles"/>
    <event event="0xd9" title="Issue Queue Full" name="Data Processing" description="Duration during which all slots in the Data Processing issue queue are busy." units="cycles"/>
    <event event="0xda" title="Issue Queue Full" name="Data Engine" description="Duration during which all slots in the Data Engine issue queue are busy." units="cycles"/>
    <event event="0xdb" title="NEON" name="Conditional Code Flush" description="Number of NEON instruction which fail their condition code and lead to a flush of the DE pipe."/>
    <event event="0xdc" title="Exceptions" name="Trap (Hyp)" description="Number of Trap to hypervisor." units="exceptions"/>
    <event event="0xde" title="PTM" name="Ext Out[0]" description="PTM Ext Out[0]."/>
    <event event="0xdf" title="PTM" name="Ext Out[1]" description="PTM Ext Out[1]."/>
    <event event="0xe0" title="MMU" name="Translation Table Walk" description="Duration during which the MMU handle a translation table walk." units="cycles"/>
    <event event="0xe1" title="MMU" name="Translation Table Walk (Stage 1)" description="Duration during which the MMU handle a Stage1 translation table walk." units="cycles"/>
    <event event="0xe2" title="MMU" name="Translation Table Walk (Stage 2)" description="Duration during which the MMU handle a Stage2 translation table walk." units="cycles"/>
    <event event="0xe3" title="MMU" name="Translation Table Walk (due to Load-Store)" description="Duration during which the MMU handle a translation table walk requested by the Load Store Unit." units="cycles"/>
    <event event="0xe4" title="MMU" name="Translation Table Walk (due to Instruction)" description="Duration during which the MMU handle a translation table walk requested by the Instruction side." units="cycles"/>
    <event event="0xe5" title="MMU" name="Translation Table Walk (due to Preload/Prefetch)" description="Duration during which the MMU handle a translation table walk requested by a Preload instruction or Prefetch request." units="cycles"/>
    <event event="0xe6" title="MMU" name="Translation Table Walk (due to CP15 insn)" description="Duration during which the MMU handle a translation table walk requested by a CP15 operation (maintenance by MVA and VA-to-PA operation)." units="cycles"/>
    <event event="0xe7" title="L1 TLB" name="Refill (Preload)" description="Level 1 Preload TLB refill."/>
    <event event="0xe8" title="L1 TLB" name="Refill (CP15)" description="Level 1 CP15 TLB refill."/>
    <event event="0xe9" title="L1 TLB" name="Flush" description="Level 1 TLB flush."/>
    <event event="0xea" title="L2 TLB" name="Access" description="Level 2 TLB access."/>
    <event event="0xeb" title="L2 TLB" name="Miss" description="Level 2 TLB miss."/>
</category>
