;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP 0, @2
	DJN -1, @-20
	SPL 0, <402
	SUB @30, 32
	SUB @30, 32
	CMP 460, 93
	SUB @111, 103
	ADD -1, @-25
	ADD 30, 9
	ADD <0, 21
	SPL 0, <402
	SUB @127, 300
	JMN 0, <402
	CMP @121, 106
	SUB 300, 90
	SUB #50, -4
	CMP #0, -40
	ADD 30, 9
	SLT 30, 9
	CMP -7, <-20
	JMN 0, <402
	SUB #11, @200
	ADD 30, 9
	SPL 0, -40
	SUB #0, -40
	SLT <0, 21
	CMP 300, 90
	CMP @111, 103
	CMP <0, 21
	CMP 300, 90
	SUB 30, 9
	SPL @300, 90
	ADD #0, 40
	SUB 11, @10
	SUB 11, @10
	JMZ 100, #250
	JMN <50, -4
	SUB 460, 93
	CMP #0, -40
	DJN 100, #251
	SUB @30, 32
	ADD 30, 9
	DJN -1, @-20
	SPL 0, <402
	CMP -207, <-120
	SUB @30, 32
