{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578770153898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578770153906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 16:15:53 2020 " "Processing started: Sat Jan 11 16:15:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578770153906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578770153906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conta_99alarme -c conta_99alarme " "Command: quartus_map --read_settings_files=on --write_settings_files=off conta_99alarme -c conta_99alarme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578770153907 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1578770156156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_99alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta_99alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_99alarme-arquitetura " "Found design unit 1: conta_99alarme-arquitetura" {  } { { "conta_99alarme.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_99alarme.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770159391 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_99alarme " "Found entity 1: conta_99alarme" {  } { { "conta_99alarme.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_99alarme.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770159391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578770159391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicol/documents/codigos/vhdl/conta_99/conta_99.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicol/documents/codigos/vhdl/conta_99/conta_99.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_99-arquitetura " "Found design unit 1: conta_99-arquitetura" {  } { { "../conta_99/conta_99.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_99.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770159438 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_99 " "Found entity 1: conta_99" {  } { { "../conta_99/conta_99.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_99.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770159438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578770159438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_updown/conta_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta_updown/conta_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_updown-arquitetura " "Found design unit 1: conta_updown-arquitetura" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_updown/conta_updown.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770159447 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_updown " "Found entity 1: conta_updown" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_updown/conta_updown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770159447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578770159447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock/clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavioral " "Found design unit 1: clock-behavioral" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/Clock/clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770159485 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/Clock/clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770159485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578770159485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conta_99alarme " "Elaborating entity \"conta_99alarme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578770159966 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "desliga conta_99alarme.vhd(51) " "VHDL Process Statement warning at conta_99alarme.vhd(51): signal \"desliga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conta_99alarme.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_99alarme.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578770160095 "|conta_99alarme"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "desliga conta_99alarme.vhd(54) " "VHDL Process Statement warning at conta_99alarme.vhd(54): signal \"desliga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conta_99alarme.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_99alarme.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578770160095 "|conta_99alarme"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarme conta_99alarme.vhd(49) " "VHDL Process Statement warning at conta_99alarme.vhd(49): inferring latch(es) for signal or variable \"alarme\", which holds its previous value in one or more paths through the process" {  } { { "conta_99alarme.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_99alarme.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1578770160096 "|conta_99alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarme conta_99alarme.vhd(49) " "Inferred latch for \"alarme\" at conta_99alarme.vhd(49)" {  } { { "conta_99alarme.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_99alarme.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578770160110 "|conta_99alarme"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:divisor " "Elaborating entity \"clock\" for hierarchy \"clock:divisor\"" {  } { { "conta_99alarme.vhd" "divisor" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_99alarme.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578770160469 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a clock.vhd(10) " "VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal \"a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/Clock/clock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578770160516 "|conta_99alarme|clock:divisor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b clock.vhd(10) " "VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/Clock/clock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578770160517 "|conta_99alarme|clock:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta_updown conta_updown:contador0 " "Elaborating entity \"conta_updown\" for hierarchy \"conta_updown:contador0\"" {  } { { "conta_99alarme.vhd" "contador0" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_99alarme.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578770160528 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q conta_updown.vhd(16) " "VHDL Process Statement warning at conta_updown.vhd(16): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_updown/conta_updown.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1578770160606 "|conta_99alarme|conta_updown:contador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] conta_updown.vhd(16) " "Inferred latch for \"q\[0\]\" at conta_updown.vhd(16)" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_updown/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578770160606 "|conta_99alarme|conta_updown:contador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] conta_updown.vhd(16) " "Inferred latch for \"q\[1\]\" at conta_updown.vhd(16)" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_updown/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578770160606 "|conta_99alarme|conta_updown:contador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] conta_updown.vhd(16) " "Inferred latch for \"q\[2\]\" at conta_updown.vhd(16)" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_updown/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578770160606 "|conta_99alarme|conta_updown:contador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] conta_updown.vhd(16) " "Inferred latch for \"q\[3\]\" at conta_updown.vhd(16)" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_updown/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578770160607 "|conta_99alarme|conta_updown:contador0"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "decod0 displaycvector " "Node instance \"decod0\" instantiates undefined entity \"displaycvector\"" {  } { { "conta_99alarme.vhd" "decod0" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_99alarme.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578770160687 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "decod1 displaycvector " "Node instance \"decod1\" instantiates undefined entity \"displaycvector\"" {  } { { "conta_99alarme.vhd" "decod1" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99alarme/conta_99alarme.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578770160687 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578770161616 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 11 16:16:01 2020 " "Processing ended: Sat Jan 11 16:16:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578770161616 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578770161616 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578770161616 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578770161616 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578770162434 ""}
