#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028dba214470 .scope module, "ASYNC_FIFO" "ASYNC_FIFO" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_0000028dba211aa0 .param/l "Address_width" 0 2 12, +C4<00000000000000000000000000000011>;
P_0000028dba211ad8 .param/l "Data_width" 0 2 10, +C4<00000000000000000000000000001000>;
P_0000028dba211b10 .param/l "Depth" 0 2 11, +C4<00000000000000000000000000001000>;
P_0000028dba211b48 .param/l "NUM_STAGES" 0 2 13, +C4<00000000000000000000000000000010>;
v0000028dba297b60_0 .net "R2q_wptr_internal", 3 0, v0000028dba238160_0;  1 drivers
v0000028dba297700_0 .net "Radder_internal", 1 0, L_0000028dba297f20;  1 drivers
o0000028dba2402f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028dba2973e0_0 .net "Rclk", 0 0, o0000028dba2402f8;  0 drivers
v0000028dba297c00_0 .net "Rdata", 7 0, v0000028dba296e40_0;  1 drivers
v0000028dba2969e0_0 .net "Rempty", 0 0, v0000028dba296da0_0;  1 drivers
v0000028dba297020_0 .net "Rempty_flag_internal", 0 0, v0000028dba296440_0;  1 drivers
o0000028dba2409e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028dba2970c0_0 .net "Rinc", 0 0, o0000028dba2409e8;  0 drivers
v0000028dba297d40_0 .net "Rptr_internal", 3 0, v0000028dba296bc0_0;  1 drivers
o0000028dba240328 .functor BUFZ 1, C4<z>; HiZ drive
v0000028dba297160_0 .net "Rrst", 0 0, o0000028dba240328;  0 drivers
v0000028dba297200_0 .net "Wadder_internal", 1 0, L_0000028dba297e80;  1 drivers
o0000028dba240088 .functor BUFZ 1, C4<z>; HiZ drive
v0000028dba2972a0_0 .net "Wclk", 0 0, o0000028dba240088;  0 drivers
v0000028dba297520_0 .net "Wclken_internal", 0 0, v0000028dba238e80_0;  1 drivers
v0000028dba297480_0 .net "Wfull", 0 0, v0000028dba2978e0_0;  1 drivers
o0000028dba240598 .functor BUFZ 1, C4<z>; HiZ drive
v0000028dba298060_0 .net "Winc", 0 0, o0000028dba240598;  0 drivers
v0000028dba2975c0_0 .net "Wptr_internal", 3 0, v0000028dba296300_0;  1 drivers
v0000028dba297660_0 .net "Wq2_rptr_internal", 3 0, v0000028dba238c00_0;  1 drivers
o0000028dba240718 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000028dba297ac0_0 .net "Wrdata", 7 0, o0000028dba240718;  0 drivers
o0000028dba2400b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028dba2961c0_0 .net "Wrst", 0 0, o0000028dba2400b8;  0 drivers
S_0000028dba214a50 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 2 100, 3 1 0, S_0000028dba214470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_0000028dba3588a0 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_0000028dba3588d8 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v0000028dba238f20_0 .net "ASYNC", 3 0, v0000028dba296bc0_0;  alias, 1 drivers
v0000028dba238700_0 .net "CLK", 0 0, o0000028dba240088;  alias, 0 drivers
v0000028dba238840_0 .net "RST", 0 0, o0000028dba2400b8;  alias, 0 drivers
v0000028dba238c00_0 .var "SYNC", 3 0;
v0000028dba238ac0_0 .var/i "i", 31 0;
v0000028dba2388e0 .array "sync_reg", 3 0, 1 0;
v0000028dba2388e0_0 .array/port v0000028dba2388e0, 0;
v0000028dba2388e0_1 .array/port v0000028dba2388e0, 1;
v0000028dba2388e0_2 .array/port v0000028dba2388e0, 2;
v0000028dba2388e0_3 .array/port v0000028dba2388e0, 3;
E_0000028dba23c130 .event anyedge, v0000028dba2388e0_0, v0000028dba2388e0_1, v0000028dba2388e0_2, v0000028dba2388e0_3;
E_0000028dba23cd30/0 .event negedge, v0000028dba238840_0;
E_0000028dba23cd30/1 .event posedge, v0000028dba238700_0;
E_0000028dba23cd30 .event/or E_0000028dba23cd30/0, E_0000028dba23cd30/1;
S_0000028dba21a730 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 2 113, 3 1 0, S_0000028dba214470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_0000028dba358ca0 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_0000028dba358cd8 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v0000028dba238de0_0 .net "ASYNC", 3 0, v0000028dba296300_0;  alias, 1 drivers
v0000028dba238b60_0 .net "CLK", 0 0, o0000028dba2402f8;  alias, 0 drivers
v0000028dba238480_0 .net "RST", 0 0, o0000028dba240328;  alias, 0 drivers
v0000028dba238160_0 .var "SYNC", 3 0;
v0000028dba238340_0 .var/i "i", 31 0;
v0000028dba2383e0 .array "sync_reg", 3 0, 1 0;
v0000028dba2383e0_0 .array/port v0000028dba2383e0, 0;
v0000028dba2383e0_1 .array/port v0000028dba2383e0, 1;
v0000028dba2383e0_2 .array/port v0000028dba2383e0, 2;
v0000028dba2383e0_3 .array/port v0000028dba2383e0, 3;
E_0000028dba23c570 .event anyedge, v0000028dba2383e0_0, v0000028dba2383e0_1, v0000028dba2383e0_2, v0000028dba2383e0_3;
E_0000028dba23c8b0/0 .event negedge, v0000028dba238480_0;
E_0000028dba23c8b0/1 .event posedge, v0000028dba238b60_0;
E_0000028dba23c8b0 .event/or E_0000028dba23c8b0/0, E_0000028dba23c8b0/1;
S_0000028dba21a8c0 .scope module, "Clogic" "Comb_logic" 2 55, 4 1 0, S_0000028dba214470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v0000028dba238e80_0 .var "Wclken", 0 0;
v0000028dba238200_0 .net "Wfull", 0 0, v0000028dba2978e0_0;  alias, 1 drivers
v0000028dba238020_0 .net "Winc", 0 0, o0000028dba240598;  alias, 0 drivers
E_0000028dba23c370 .event anyedge, v0000028dba238020_0, v0000028dba238200_0;
S_0000028dba219c30 .scope module, "FIFO_MEM" "FIFO_MEMORY" 2 68, 5 1 0, S_0000028dba214470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 2 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /INPUT 1 "Wrst";
    .port_info 5 /OUTPUT 8 "Rdata";
    .port_info 6 /INPUT 2 "Radder";
    .port_info 7 /INPUT 1 "Rempty_flag";
    .port_info 8 /INPUT 1 "Rclk";
P_0000028dba21aa50 .param/l "Address_width" 0 5 5, +C4<00000000000000000000000000000011>;
P_0000028dba21aa88 .param/l "Data_width" 0 5 3, +C4<00000000000000000000000000001000>;
P_0000028dba21aac0 .param/l "Depth" 0 5 4, +C4<00000000000000000000000000001000>;
v0000028dba238520 .array "MEM", 0 7, 7 0;
v0000028dba2385c0_0 .net "Radder", 1 0, L_0000028dba297f20;  alias, 1 drivers
v0000028dba238980_0 .net "Rclk", 0 0, o0000028dba2402f8;  alias, 0 drivers
v0000028dba296e40_0 .var "Rdata", 7 0;
v0000028dba296c60_0 .net "Rempty_flag", 0 0, v0000028dba296440_0;  alias, 1 drivers
v0000028dba2964e0_0 .net "Wadder", 1 0, L_0000028dba297e80;  alias, 1 drivers
v0000028dba296a80_0 .net "Wclk", 0 0, o0000028dba240088;  alias, 0 drivers
v0000028dba296760_0 .net "Wclken", 0 0, v0000028dba238e80_0;  alias, 1 drivers
v0000028dba2963a0_0 .net "Wrdata", 7 0, o0000028dba240718;  alias, 0 drivers
v0000028dba296620_0 .net "Wrst", 0 0, o0000028dba2400b8;  alias, 0 drivers
v0000028dba296ee0_0 .var/i "i", 31 0;
E_0000028dba23c7b0 .event posedge, v0000028dba238b60_0;
S_0000028dba219dc0 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 2 83, 6 1 0, S_0000028dba214470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 2 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 4 "Rptr";
P_0000028dba23cdb0 .param/l "Address_width" 0 6 1, +C4<00000000000000000000000000000011>;
v0000028dba2977a0_0 .net "R2q_wptr", 3 0, v0000028dba238160_0;  alias, 1 drivers
v0000028dba296260_0 .net "Radder", 1 0, L_0000028dba297f20;  alias, 1 drivers
v0000028dba296580_0 .var "Radder_binary_current", 3 0;
v0000028dba297de0_0 .var "Radder_binary_next", 3 0;
v0000028dba297ca0_0 .var "Radder_gray_next", 3 0;
v0000028dba2968a0_0 .net "Rclk", 0 0, o0000028dba2402f8;  alias, 0 drivers
v0000028dba296da0_0 .var "Rempty", 0 0;
v0000028dba296440_0 .var "Rempty_flag", 0 0;
v0000028dba296d00_0 .net "Rinc", 0 0, o0000028dba2409e8;  alias, 0 drivers
v0000028dba296bc0_0 .var "Rptr", 3 0;
v0000028dba2966c0_0 .net "Rrst", 0 0, o0000028dba240328;  alias, 0 drivers
E_0000028dba23c970 .event anyedge, v0000028dba296580_0, v0000028dba296d00_0, v0000028dba296da0_0, v0000028dba297de0_0;
L_0000028dba297f20 .part v0000028dba296580_0, 0, 2;
S_0000028dba22b180 .scope module, "FIFO_WPTRFULL" "FIFO_wprt_wfull" 2 44, 7 1 0, S_0000028dba214470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 2 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_0000028dba23cbf0 .param/l "Address_width" 0 7 2, +C4<00000000000000000000000000000011>;
v0000028dba297340_0 .net "Wadder", 1 0, L_0000028dba297e80;  alias, 1 drivers
v0000028dba297980_0 .var "Wadder_binary_current", 2 0;
v0000028dba296b20_0 .var "Wadder_binary_next", 2 0;
v0000028dba296f80_0 .var "Wadder_gray_next", 2 0;
v0000028dba297840_0 .net "Wclk", 0 0, o0000028dba240088;  alias, 0 drivers
v0000028dba2978e0_0 .var "Wfull", 0 0;
v0000028dba296800_0 .net "Winc", 0 0, o0000028dba240598;  alias, 0 drivers
v0000028dba296300_0 .var "Wptr", 3 0;
v0000028dba297a20_0 .net "Wq2_rptr", 3 0, v0000028dba238c00_0;  alias, 1 drivers
v0000028dba296940_0 .net "Wrst", 0 0, o0000028dba2400b8;  alias, 0 drivers
E_0000028dba23c9b0 .event anyedge, v0000028dba297980_0, v0000028dba238020_0, v0000028dba238200_0, v0000028dba296b20_0;
L_0000028dba297e80 .part v0000028dba297980_0, 0, 2;
    .scope S_0000028dba22b180;
T_0 ;
    %wait E_0000028dba23c9b0;
    %load/vec4 v0000028dba297980_0;
    %load/vec4 v0000028dba296800_0;
    %pad/u 3;
    %load/vec4 v0000028dba2978e0_0;
    %pad/u 3;
    %inv;
    %and;
    %add;
    %store/vec4 v0000028dba296b20_0, 0, 3;
    %load/vec4 v0000028dba296b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000028dba296b20_0;
    %xor;
    %store/vec4 v0000028dba296f80_0, 0, 3;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028dba22b180;
T_1 ;
    %wait E_0000028dba23cd30;
    %load/vec4 v0000028dba296940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028dba297980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028dba296300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028dba296b20_0;
    %assign/vec4 v0000028dba297980_0, 0;
    %load/vec4 v0000028dba296f80_0;
    %pad/u 4;
    %assign/vec4 v0000028dba296300_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028dba22b180;
T_2 ;
    %wait E_0000028dba23cd30;
    %load/vec4 v0000028dba296940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028dba2978e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028dba297a20_0;
    %parti/s 1, 3, 3;
    %cmpi/ne 1, 1, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.3, 4;
    %load/vec4 v0000028dba296f80_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000028dba297a20_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0000028dba296f80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000028dba297a20_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %assign/vec4 v0000028dba2978e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028dba21a8c0;
T_3 ;
    %wait E_0000028dba23c370;
    %load/vec4 v0000028dba238020_0;
    %load/vec4 v0000028dba238200_0;
    %inv;
    %and;
    %store/vec4 v0000028dba238e80_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028dba219c30;
T_4 ;
    %wait E_0000028dba23cd30;
    %load/vec4 v0000028dba296620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028dba296ee0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000028dba296ee0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000028dba296ee0_0;
    %store/vec4a v0000028dba238520, 4, 0;
    %load/vec4 v0000028dba296ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028dba296ee0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %load/vec4 v0000028dba296760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000028dba2963a0_0;
    %load/vec4 v0000028dba2964e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028dba238520, 0, 4;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028dba219c30;
T_5 ;
    %wait E_0000028dba23c7b0;
    %load/vec4 v0000028dba296c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000028dba2385c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000028dba238520, 4;
    %assign/vec4 v0000028dba296e40_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028dba219dc0;
T_6 ;
    %wait E_0000028dba23c970;
    %load/vec4 v0000028dba296580_0;
    %load/vec4 v0000028dba296d00_0;
    %pad/u 4;
    %load/vec4 v0000028dba296da0_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v0000028dba297de0_0, 0, 4;
    %load/vec4 v0000028dba297de0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000028dba297de0_0;
    %xor;
    %store/vec4 v0000028dba297ca0_0, 0, 4;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000028dba219dc0;
T_7 ;
    %wait E_0000028dba23c8b0;
    %load/vec4 v0000028dba2966c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028dba296580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028dba296bc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000028dba297de0_0;
    %assign/vec4 v0000028dba296580_0, 0;
    %load/vec4 v0000028dba297ca0_0;
    %assign/vec4 v0000028dba296bc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028dba219dc0;
T_8 ;
    %wait E_0000028dba23c8b0;
    %load/vec4 v0000028dba2966c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028dba296da0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028dba297ca0_0;
    %load/vec4 v0000028dba2977a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000028dba296da0_0, 0;
    %load/vec4 v0000028dba297ca0_0;
    %load/vec4 v0000028dba2977a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000028dba296440_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028dba214a50;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028dba238ac0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000028dba238ac0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000028dba238ac0_0;
    %store/vec4a v0000028dba2388e0, 4, 0;
    %load/vec4 v0000028dba238ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028dba238ac0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028dba238c00_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0000028dba214a50;
T_10 ;
    %wait E_0000028dba23cd30;
    %load/vec4 v0000028dba238840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028dba238ac0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0000028dba238ac0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000028dba238ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028dba2388e0, 0, 4;
    %load/vec4 v0000028dba238ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028dba238ac0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028dba238ac0_0, 0, 32;
T_10.4 ;
    %load/vec4 v0000028dba238ac0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_10.5, 5;
    %ix/getv/s 4, v0000028dba238ac0_0;
    %load/vec4a v0000028dba2388e0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000028dba238f20_0;
    %load/vec4 v0000028dba238ac0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000028dba238ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028dba2388e0, 0, 4;
    %load/vec4 v0000028dba238ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028dba238ac0_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028dba214a50;
T_11 ;
    %wait E_0000028dba23c130;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028dba238ac0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000028dba238ac0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_11.1, 5;
    %ix/getv/s 4, v0000028dba238ac0_0;
    %load/vec4a v0000028dba2388e0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000028dba238ac0_0;
    %store/vec4 v0000028dba238c00_0, 4, 1;
    %load/vec4 v0000028dba238ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028dba238ac0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000028dba21a730;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028dba238340_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000028dba238340_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000028dba238340_0;
    %store/vec4a v0000028dba2383e0, 4, 0;
    %load/vec4 v0000028dba238340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028dba238340_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028dba238160_0, 0, 4;
    %end;
    .thread T_12;
    .scope S_0000028dba21a730;
T_13 ;
    %wait E_0000028dba23c8b0;
    %load/vec4 v0000028dba238480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028dba238340_0, 0, 32;
T_13.2 ;
    %load/vec4 v0000028dba238340_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000028dba238340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028dba2383e0, 0, 4;
    %load/vec4 v0000028dba238340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028dba238340_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028dba238340_0, 0, 32;
T_13.4 ;
    %load/vec4 v0000028dba238340_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_13.5, 5;
    %ix/getv/s 4, v0000028dba238340_0;
    %load/vec4a v0000028dba2383e0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000028dba238de0_0;
    %load/vec4 v0000028dba238340_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000028dba238340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028dba2383e0, 0, 4;
    %load/vec4 v0000028dba238340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028dba238340_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000028dba21a730;
T_14 ;
    %wait E_0000028dba23c570;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028dba238340_0, 0, 32;
T_14.0 ;
    %load/vec4 v0000028dba238340_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_14.1, 5;
    %ix/getv/s 4, v0000028dba238340_0;
    %load/vec4a v0000028dba2383e0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000028dba238340_0;
    %store/vec4 v0000028dba238160_0, 4, 1;
    %load/vec4 v0000028dba238340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028dba238340_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
