---
author: kevbroch
comments: false
date: 2012-05-18 18:37:57+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/2000s/hc14/
slug: hc14
title: "\n\t\t\t\tHC14 (2002)\t\t"
wordpress_id: 296
---


				<table style="width: 100%;" >
<tbody >
<tr >

<td width="20%" >**Date**
</td>

<td >August 18-20, 2002
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >[Organizing and Program Committees](/wp-content/uploads/hc_archives/hc14/1_Sun/committees.html)
</td>
</tr>
</tbody>
</table>



### Tutorials


<table style="width: 100%;" >
<tbody >
<tr >
Tutorials
Sunday, August 18, 2002
</tr>
<tr valign="top" >

<td width="20%" >**Morning Tutorial**
08:30-12:00
</td>

<td >**IC Technology Scaling Trends, Challenges, & Potential Solutions through 2016**
**Chair:** Keith Diefendorff
**Speakers:** Peter M. Zeitzoff, Dr. Alfred K. Wong, Dr. Michael E. Thomas (Sematech International, Univ. of Hong Kong, Honeywell Electronic Materials)
</td>
</tr>
<tr valign="top" >

<td >**Afternoon Tutorial**
1:30-5:00
</td>

<td >**Performance Comparison of State-of-the-Art Volatile and Non-Volatile Memory Devices**
**Chair:** Pradeep Dubey
**Speakers:** Rajesh K. Gupta
Center for Embedded Computer Systems, UC Irvine
</td>
</tr>
</tbody>
</table>



### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 19, 2002
</tr>
<tr valign="top" >

<td >**Opening Remarks**
8:20-8:30
</td>

<td >Amr Zaky, General Chair
John Wawrzynek, Program Co-Chairs
Keith Diefendorff
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
8:30-10:00
</td>

<td >**Intel Processors**
**Chair: **John Shen
_McKinley Processor_, San Soltis (Hewlett-Packard), Cameron McNairy (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/03_soltis.pdf)

_An Analysis of the CPU2K Benchmarks on the McKinley Processor_, James McCormick, Hewlett Packard, Allan D. Knies (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/04_mccormick.pdf)

_Intel® Netburst™ Microarchitecture and Hyper-Threading Technology_, Debbie Marr (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/05_marr.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 1**
10:30-11:20
</td>

<td >**Always On: Always Aware. Net Life 2005**, Eric Schmidt, CTO (Google)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
11:20-12:20
</td>

<td >**Network Processors**
**Chair:** Siamak Arya
_Benchmark Performance: IBM PowerNP NP4GS3 Network Processor_, Nathan Pham (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/06_pham.pdf)

_Challenges in Making Highly Integrated Network Processors_, Keith Morris (AMCC) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/07_morris.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 3**
1:30-3:00
</td>

<td >**Interconnects**
**Chair:** Marc Tremblay (Sun)_A 20Gb/s 0.13um CMOS Serial Link_, Patrick Chiang, William J. Dally, Ming-Ju Edward Lee (Stanford University) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/08_chiang.pdf)

_Smarter Interconnects for Smarter Chips_, Scott Evans, John Ivie, Michael J. Meyer, Geert Rosseel, Jay Tomlinson, Wolf-Dietrich Weber, Drew Wingard (Sonics) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/09_sonics.pdf)

_JIO : High Performance I/O & Graphics For UltraSPARC IIIi-based Systems_, Bikram Saha (Sun) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/10_saha.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 4**
3:30-5:00
</td>

<td >**Technology**
**Chair:** Hidetaka Magoshi_Integrated Cryptographic Hardware Engines on the zSeries Microprocessor_, Jeffrey A. Magee, Thomas S. Fuchs, Seth R. Greenspan, Thomas Koehler, Bernd Nerz, Timothy J. Slegel (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/11_magee.pdf)

_How a processor can permute n bits in O(1) cycles_, Ruby Lee, et al. (Princeton University) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/12_lee.pdf)

_CMOS Crossbar_, Ting Wu, Chi-Ying Tsui, Mounir Hamdi (Hong Kong University of Science & Technology) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/13_wu.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 5**
5:30-6:30
</td>

<td >**Systems on Chip I**
**Chair:** Tom Riordan_The RM9000 Family of Integrated Multiprocessor Devices_, Paul C. Cobb (PMC-Sierra) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/14_cobb.pdf)

_Alchemy Au1x00_, Paul Bassett (AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/2_Mon/15_bassett.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Panel Discussion**
7:45-9:00
</td>

<td >Embedded Systems Software : Visions of the Future
**Moderator:** John Mashey (Sensei Partners)Chris Rowen, CEO (Tensilica)
Larry Mitage, CTO (Stellcom)
Jim Turley (JimTurley.com)
Nick Tredennick (Dynamic Silicon)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 20, 2002
</tr>
<tr valign="top" >

<td >**Session 6**
8:30-10:00
</td>

<td >**Potpourri**
**Chair:** Mike Flynn (Stanford University)_The Atheros Chipset for 108 Mb/s Multi-Mode Wireless LANs_, Bill McFarland (Atheros Comm.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/16_mcfarland.pdf)

_PipeRench: Power & Performance Evaluation of a Programmable Pipelined Datapath_, Benjamin A. Levine, Herman H.Schmit (CMU) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/17_levine.pdf)

_GeForce4_, Henry Moreton, John Montrym (Nvidia) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/18_moreton.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 2**
10:30-11:20
</td>

<td >Incredible Challenges of the Air Traffic Control System
Tom Edwards (NASA)
</td>
</tr>
<tr valign="top" >

<td >**Session 7**
11:20-12:20
</td>

<td >**Digital Signal Processors**
**Chair:** John Kubiatowicz_A New Distributed DSP Architecture Based on the Intel IXS_, Ernest Tsui, Jumar Ganapathy, T. Chun, A. Dagan, I. Hirsh, H. Honary, R. Nicholis, L. Snyder, K. Sundstrom (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/19_tsui.pdf)

_VASA: Single-chip MPEG-2 422P@HL CODEC LSI w/Multi-chip Config. for Large Scale Processing Beyond HDTV Level_, Jiro Naganuma, Hiroe Iwasaki, Koyo Nitta, Ken Nakamura, Takeshi Yoshitome, Mitsuo Ogura, Yasuyuki Nakajima, Yutaka Tashiro, Takayuki Onishi, Mitsuo Ikeda, and Makoto Endo (NTT Cyber Space Laboratories, NTT) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/20_naganuma.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 8**
1:30-2:30
</td>

<td >**Switches**
**Chair:** Howard Sachs_Delivering On The Promise of Asynchronous Circuit Design_, Andrew Lines (Fulcrum Micro) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/21_lines.pdf)

_A Scalable Switch Fabric to Multi-Terabit: Architecture and Challenges_, Francois Le Maut, Gilles Garcia (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/22_lemaut.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 9**
3:00-4:30
</td>

<td >**Systems on Chip II**
**Chair:** Pradeep Dubey_FirePath_, Sophie Wilson, Rich Porter (Broadcom) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/23_wilson.pdf)

_Broadcom Calisto: A Multi-Channel Multi-Service Communication Platform_, John Nickolls, L. J. Madar III, Scott Johnson, Viresh Rustagi, Ken Unger, Mustafiz Choudhury (Broadcom) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/24_nickolls.pdf)

_BCM1101 Ethernet IP Phone / Gateway Platform_, Andy Fung (Broadcom) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/25_fung.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 10**
5:00-6:30
</td>

<td >**AMD Hammer**
**Chair:** John Sell_The AMD x86-64 ISA: Extending the x86 to 64-bits_, Kevin J. McGrath, David Christie (AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/26_x86-64_ISA_HC_v7.pdf)

_The AMD Hammer Processor Core_, Chetana Keltcher, A. Ahmed, M. Clark, H. Gao, K. Goveas, R. Haddad, B. Holloway, W. Hughes, R. Klass, D. Kroesche, P. Madrid, K. McGrath, T. Tan, S. White, T. Wood, G. Zurasaki, Jr. (AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/27_AMD_Hammer_Core_HC_v5.pdf)

_Hammer Shared Memory Multi Processor Systems_, Ardsher Ahmed, Pat Conway, Bill Hughes, Fred Weber (AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc14/3_Tue/28_AMD_Hammer_MP_HC_v8.pdf)
</td>
</tr>
</tbody>
</table>		
