/***************************************************************************
 *
 * Copyright 2015-2021 BES.
 * All rights reserved. All unpublished rights reserved.
 *
 * No part of this work may be used or reproduced in any form or by any
 * means, or stored in a database or retrieval system, without prior written
 * permission of BES.
 *
 * Use of this work is governed by a license granted by BES.
 * This work contains confidential and proprietary information of
 * BES. which is protected by copyright, trade secret,
 * trademark and other intellectual property rights.
 *
 ****************************************************************************/
#ifndef __REG_LCD_H__
#define __REG_LCD_H__

#include "plat_types.h"

struct LCDC_REG_T {
    __IO uint32_t REG_000;
    __IO uint32_t REG_004;
    __IO uint32_t REG_008;
    __IO uint32_t REG_00C;
    __IO uint32_t REG_010;
    __IO uint32_t REG_014;
    __IO uint32_t REG_018;
    __IO uint32_t REG_01C;
    __IO uint32_t REG_020;
    __IO uint32_t REG_024;
    __IO uint32_t REG_028;
    __IO uint32_t REG_02C;
    __IO uint32_t REG_030;
    __IO uint32_t REG_034;
    __IO uint32_t REG_038;
    __IO uint32_t REG_03C;
    __IO uint32_t REG_040;
    __IO uint32_t REG_044;
    __IO uint32_t REG_048;
    __IO uint32_t REG_04C;
    __IO uint32_t REG_RESERVED0[12];
    __IO uint32_t REG_080;
    __IO uint32_t REG_084;
    __IO uint32_t REG_088;
    __IO uint32_t REG_08C;
    __IO uint32_t REG_RESERVED1[12];
    __IO uint32_t REG_0C0;
    __IO uint32_t REG_0C4;
    __IO uint32_t REG_0C8;
    __IO uint32_t REG_0CC;
    __IO uint32_t REG_0D0;
    __IO uint32_t REG_0D4;
    __IO uint32_t REG_0D8;
    __IO uint32_t REG_0DC;
    __IO uint32_t REG_0E0;
    __IO uint32_t REG_0E4;
    __IO uint32_t REG_0E8;
    __IO uint32_t REG_0EC;
    __IO uint32_t REG_0F0;
    __IO uint32_t REG_0F4;
    __IO uint32_t REG_0F8;
    __IO uint32_t REG_0FC;
    __IO uint32_t REG_100;
    __IO uint32_t REG_104;
    __IO uint32_t REG_108;
    __IO uint32_t REG_10C;
    __IO uint32_t REG_110;
    __IO uint32_t REG_114;
    __IO uint32_t REG_118;
    __IO uint32_t REG_11C;
    __IO uint32_t REG_120;
    __IO uint32_t REG_124;
    __IO uint32_t REG_128;
    __IO uint32_t REG_12C;
    __IO uint32_t REG_130;
    __IO uint32_t REG_134;
    __IO uint32_t REG_138;
    __IO uint32_t REG_13C;
    __IO uint32_t REG_RESERVED2[18];
    __IO uint32_t REG_188;
    __IO uint32_t REG_18C;
    __IO uint32_t REG_190;
    __IO uint32_t REG_194;
    __IO uint32_t REG_198;
    __IO uint32_t REG_19C;
    __IO uint32_t REG_1A0;
    __IO uint32_t REG_1A4;
    __IO uint32_t REG_1A8;
    __IO uint32_t REG_1AC;
    __IO uint32_t REG_1B0;
    __IO uint32_t REG_1B4;
    __IO uint32_t REG_1B8;
    __IO uint32_t REG_1BC;
    __IO uint32_t REG_1C0;
    __IO uint32_t REG_1C4;
    __IO uint32_t REG_1C8;
    __IO uint32_t REG_1CC;
    __IO uint32_t REG_1D0;
    __IO uint32_t REG_1D4;
    __IO uint32_t REG_1D8;
    __IO uint32_t REG_1DC;
    __IO uint32_t REG_1E0;
    __IO uint32_t REG_1E4;
    __IO uint32_t REG_1E8;
    __IO uint32_t REG_1EC;
    __IO uint32_t REG_1F0;
    __IO uint32_t REG_1F4;
    __IO uint32_t REG_1F8;
    __IO uint32_t REG_1FC;
    __IO uint32_t REG_200;
    __IO uint32_t REG_204;
    __IO uint32_t REG_208;
    __IO uint32_t REG_20C;
    __IO uint32_t REG_210;
    __IO uint32_t REG_214;
    __IO uint32_t REG_218;
    __IO uint32_t REG_21C;
    __IO uint32_t REG_220;
    __IO uint32_t REG_224;
    __IO uint32_t REG_228;
    __IO uint32_t REG_22C;
    __IO uint32_t REG_230;
    __IO uint32_t REG_234;
    __IO uint32_t REG_238;
    __IO uint32_t REG_23C;
    __IO uint32_t REG_240;
    __IO uint32_t REG_244;
    __IO uint32_t REG_248;
    __IO uint32_t REG_24C;
    __IO uint32_t REG_250;
    __IO uint32_t REG_254;
    __IO uint32_t REG_258;
    __IO uint32_t REG_25C;
    __IO uint32_t REG_260;
    __IO uint32_t REG_264;
};

// reg_00
#define LCD_CFG_TVD_SA_Y0(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVD_SA_Y0_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_TVD_SA_Y0_SHIFT                             (0)

// reg_04
#define LCD_CFG_TVD_SA_U0(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVD_SA_U0_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_TVD_SA_U0_SHIFT                             (0)

// reg_08
#define LCD_CFG_TVD_SA_V0(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVD_SA_V0_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_TVD_SA_V0_SHIFT                             (0)

// reg_0c
#define LCD_CFG_TVD_SA_C0(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVD_SA_C0_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_TVD_SA_C0_SHIFT                             (0)

// reg_10
#define LCD_CFG_TVD_SA_Y1(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVD_SA_Y1_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_TVD_SA_Y1_SHIFT                             (0)

// reg_14
#define LCD_CFG_TVD_SA_U1(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVD_SA_U1_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_TVD_SA_U1_SHIFT                             (0)

// reg_18
#define LCD_CFG_TVD_SA_V1(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVD_SA_V1_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_TVD_SA_V1_SHIFT                             (0)

// reg_1c
#define LCD_CFG_TVD_SA_C1(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVD_SA_C1_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_TVD_SA_C1_SHIFT                             (0)

// reg_20
#define LCD_CFG_TVD_PITCH_Y(n)                              (((n) & 0xFFFF) << 0)
#define LCD_CFG_TVD_PITCH_Y_MASK                            (0xFFFF << 0)
#define LCD_CFG_TVD_PITCH_Y_SHIFT                           (0)
#define LCD_CFG_TVD_PITCH_C(n)                              (((n) & 0xFFFF) << 16)
#define LCD_CFG_TVD_PITCH_C_MASK                            (0xFFFF << 16)
#define LCD_CFG_TVD_PITCH_C_SHIFT                           (16)

// reg_24
#define LCD_CFG_TVD_PITCH_U(n)                              (((n) & 0xFFFF) << 0)
#define LCD_CFG_TVD_PITCH_U_MASK                            (0xFFFF << 0)
#define LCD_CFG_TVD_PITCH_U_SHIFT                           (0)
#define LCD_CFG_TVD_PITCH_V(n)                              (((n) & 0xFFFF) << 16)
#define LCD_CFG_TVD_PITCH_V_MASK                            (0xFFFF << 16)
#define LCD_CFG_TVD_PITCH_V_SHIFT                           (16)

// reg_28
#define LCD_CFG_TVD_OVSA_HPXL(n)                            (((n) & 0xFFF) << 0)
#define LCD_CFG_TVD_OVSA_HPXL_MASK                          (0xFFF << 0)
#define LCD_CFG_TVD_OVSA_HPXL_SHIFT                         (0)
#define LCD_CFG_TVDFRM_Y                                    (1 << 12)
#define LCD_CFG_TVDFRM_U                                    (1 << 13)
#define LCD_CFG_TVDFRM_V                                    (1 << 14)
#define LCD_CFG_TVDFRM_C                                    (1 << 15)
#define LCD_CFG_TVD_OVSA_VLN(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_TVD_OVSA_VLN_MASK                           (0xFFF << 16)
#define LCD_CFG_TVD_OVSA_VLN_SHIFT                          (16)
#define LCD_CFG_TVDFRM_FIX                                  (1 << 31)

// reg_2c
#define LCD_CFG_TVD_H_PIXEL(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_TVD_H_PIXEL_MASK                            (0xFFF << 0)
#define LCD_CFG_TVD_H_PIXEL_SHIFT                           (0)
#define LCD_CFG_TVD_V_LINE(n)                               (((n) & 0xFFF) << 16)
#define LCD_CFG_TVD_V_LINE_MASK                             (0xFFF << 16)
#define LCD_CFG_TVD_V_LINE_SHIFT                            (16)

// reg_30
#define LCD_CFG_TVDZM_H_PIXEL(n)                            (((n) & 0xFFF) << 0)
#define LCD_CFG_TVDZM_H_PIXEL_MASK                          (0xFFF << 0)
#define LCD_CFG_TVDZM_H_PIXEL_SHIFT                         (0)
#define LCD_CFG_TVDZM_V_LINE(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_TVDZM_V_LINE_MASK                           (0xFFF << 16)
#define LCD_CFG_TVDZM_V_LINE_SHIFT                          (16)

// reg_34
#define LCD_CFG_TVG_SA0(n)                                  (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVG_SA0_MASK                                (0xFFFFFFFF << 0)
#define LCD_CFG_TVG_SA0_SHIFT                               (0)

// reg_38
#define LCD_CFG_TVG_SA1(n)                                  (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVG_SA1_MASK                                (0xFFFFFFFF << 0)
#define LCD_CFG_TVG_SA1_SHIFT                               (0)

// reg_3c
#define LCD_CFG_TVG_PITCH(n)                                (((n) & 0xFFFF) << 0)
#define LCD_CFG_TVG_PITCH_MASK                              (0xFFFF << 0)
#define LCD_CFG_TVG_PITCH_SHIFT                             (0)
#define LCD_CFG_TV_BKLIGHTDIV(n)                            (((n) & 0xFFF) << 16)
#define LCD_CFG_TV_BKLIGHTDIV_MASK                          (0xFFF << 16)
#define LCD_CFG_TV_BKLIGHTDIV_SHIFT                         (16)
#define LCD_CFG_TV_BKLIGHTDIV_CTRL(n)                       (((n) & 0xF) << 28)
#define LCD_CFG_TV_BKLIGHTDIV_CTRL_MASK                     (0xF << 28)
#define LCD_CFG_TV_BKLIGHTDIV_CTRL_SHIFT                    (28)

// reg_40
#define LCD_CFG_TVG_OVSA_HPXL(n)                            (((n) & 0xFFF) << 0)
#define LCD_CFG_TVG_OVSA_HPXL_MASK                          (0xFFF << 0)
#define LCD_CFG_TVG_OVSA_HPXL_SHIFT                         (0)
#define LCD_CFG_TVGFRM_Y                                    (1 << 12)
#define LCD_CFG_TVG_OVSA_VLN(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_TVG_OVSA_VLN_MASK                           (0xFFF << 16)
#define LCD_CFG_TVG_OVSA_VLN_SHIFT                          (16)
#define LCD_CFG_TVGFRM_FIX                                  (1 << 31)

// reg_44
#define LCD_CFG_TVG_H_PIXEL(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_TVG_H_PIXEL_MASK                            (0xFFF << 0)
#define LCD_CFG_TVG_H_PIXEL_SHIFT                           (0)
#define LCD_CFG_TVG_V_LINE(n)                               (((n) & 0xFFF) << 16)
#define LCD_CFG_TVG_V_LINE_MASK                             (0xFFF << 16)
#define LCD_CFG_TVG_V_LINE_SHIFT                            (16)

// reg_48
#define LCD_CFG_TVGZM_H_PIXEL(n)                            (((n) & 0xFFF) << 0)
#define LCD_CFG_TVGZM_H_PIXEL_MASK                          (0xFFF << 0)
#define LCD_CFG_TVGZM_H_PIXEL_SHIFT                         (0)
#define LCD_CFG_TVGZM_V_LINE(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_TVGZM_V_LINE_MASK                           (0xFFF << 16)
#define LCD_CFG_TVGZM_V_LINE_SHIFT                          (16)

// reg_4c
#define LCD_CFG_TVC_OVSA_HPXL(n)                            (((n) & 0xFFF) << 0)
#define LCD_CFG_TVC_OVSA_HPXL_MASK                          (0xFFF << 0)
#define LCD_CFG_TVC_OVSA_HPXL_SHIFT                         (0)
#define LCD_CFG_TVC_OVSA_VLN(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_TVC_OVSA_VLN_MASK                           (0xFFF << 16)
#define LCD_CFG_TVC_OVSA_VLN_SHIFT                          (16)

// reg_50
#define LCD_CFG_TVC_PHXL(n)                                 (((n) & 0xFFF) << 0)
#define LCD_CFG_TVC_PHXL_MASK                               (0xFFF << 0)
#define LCD_CFG_TVC_PHXL_SHIFT                              (0)
#define LCD_CFG_TVC_VLN(n)                                  (((n) & 0xFFF) << 16)
#define LCD_CFG_TVC_VLN_MASK                                (0xFFF << 16)
#define LCD_CFG_TVC_VLN_SHIFT                               (16)

// reg_54
#define LCD_CFG_TV_H_TOTAL(n)                               (((n) & 0xFFF) << 0)
#define LCD_CFG_TV_H_TOTAL_MASK                             (0xFFF << 0)
#define LCD_CFG_TV_H_TOTAL_SHIFT                            (0)
#define LCD_CFG_TV_V_TOTAL(n)                               (((n) & 0xFFF) << 16)
#define LCD_CFG_TV_V_TOTAL_MASK                             (0xFFF << 16)
#define LCD_CFG_TV_V_TOTAL_SHIFT                            (16)

// reg_58
#define LCD_CFG_TV_H_ACTIVE(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_TV_H_ACTIVE_MASK                            (0xFFF << 0)
#define LCD_CFG_TV_H_ACTIVE_SHIFT                           (0)
#define LCD_CFG_TV_V_ACTIVE(n)                              (((n) & 0xFFF) << 16)
#define LCD_CFG_TV_V_ACTIVE_MASK                            (0xFFF << 16)
#define LCD_CFG_TV_V_ACTIVE_SHIFT                           (16)

// reg_5c
#define LCD_CFG_TV_H_FPORCH(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_TV_H_FPORCH_MASK                            (0xFFF << 0)
#define LCD_CFG_TV_H_FPORCH_SHIFT                           (0)
#define LCD_CFG_TV_H_BPORCH(n)                              (((n) & 0xFFF) << 16)
#define LCD_CFG_TV_H_BPORCH_MASK                            (0xFFF << 16)
#define LCD_CFG_TV_H_BPORCH_SHIFT                           (16)

// reg_60
#define LCD_CFG_TV_V_FPORCH(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_TV_V_FPORCH_MASK                            (0xFFF << 0)
#define LCD_CFG_TV_V_FPORCH_SHIFT                           (0)
#define LCD_CFG_TV_V_BPORCH(n)                              (((n) & 0xFFF) << 16)
#define LCD_CFG_TV_V_BPORCH_MASK                            (0xFFF << 16)
#define LCD_CFG_TV_V_BPORCH_SHIFT                           (16)

// reg_64
#define LCD_CFG_TV_BLANKCOLOR(n)                            (((n) & 0xFFFFFF) << 0)
#define LCD_CFG_TV_BLANKCOLOR_MASK                          (0xFFFFFF << 0)
#define LCD_CFG_TV_BLANKCOLOR_SHIFT                         (0)

// reg_68
#define LCD_CFG_TVC_COLOR1(n)                               (((n) & 0xFFFFFF) << 0)
#define LCD_CFG_TVC_COLOR1_MASK                             (0xFFFFFF << 0)
#define LCD_CFG_TVC_COLOR1_SHIFT                            (0)

// reg_6c
#define LCD_CFG_TVC_COLOR2(n)                               (((n) & 0xFFFFFF) << 0)
#define LCD_CFG_TVC_COLOR2_MASK                             (0xFFFFFF << 0)
#define LCD_CFG_TVC_COLOR2_SHIFT                            (0)

// reg_70
#define LCD_CFG_TV_ALPHA_Y(n)                               (((n) & 0xFF) << 0)
#define LCD_CFG_TV_ALPHA_Y_MASK                             (0xFF << 0)
#define LCD_CFG_TV_ALPHA_Y_SHIFT                            (0)
#define LCD_CFG_TV_CKEY_Y(n)                                (((n) & 0xFF) << 8)
#define LCD_CFG_TV_CKEY_Y_MASK                              (0xFF << 8)
#define LCD_CFG_TV_CKEY_Y_SHIFT                             (8)
#define LCD_CFG_TV_CKEY_Y1(n)                               (((n) & 0xFF) << 16)
#define LCD_CFG_TV_CKEY_Y1_MASK                             (0xFF << 16)
#define LCD_CFG_TV_CKEY_Y1_SHIFT                            (16)
#define LCD_CFG_TV_CKEY_Y2(n)                               (((n) & 0xFF) << 24)
#define LCD_CFG_TV_CKEY_Y2_MASK                             (0xFF << 24)
#define LCD_CFG_TV_CKEY_Y2_SHIFT                            (24)

// reg_74
#define LCD_CFG_TV_ALPHA_U(n)                               (((n) & 0xFF) << 0)
#define LCD_CFG_TV_ALPHA_U_MASK                             (0xFF << 0)
#define LCD_CFG_TV_ALPHA_U_SHIFT                            (0)
#define LCD_CFG_TV_CKEY_U(n)                                (((n) & 0xFF) << 8)
#define LCD_CFG_TV_CKEY_U_MASK                              (0xFF << 8)
#define LCD_CFG_TV_CKEY_U_SHIFT                             (8)
#define LCD_CFG_TV_CKEY_U1(n)                               (((n) & 0xFF) << 16)
#define LCD_CFG_TV_CKEY_U1_MASK                             (0xFF << 16)
#define LCD_CFG_TV_CKEY_U1_SHIFT                            (16)
#define LCD_CFG_TV_CKEY_U2(n)                               (((n) & 0xFF) << 24)
#define LCD_CFG_TV_CKEY_U2_MASK                             (0xFF << 24)
#define LCD_CFG_TV_CKEY_U2_SHIFT                            (24)

// reg_78
#define LCD_CFG_TV_ALPHA_V(n)                               (((n) & 0xFF) << 0)
#define LCD_CFG_TV_ALPHA_V_MASK                             (0xFF << 0)
#define LCD_CFG_TV_ALPHA_V_SHIFT                            (0)
#define LCD_CFG_TV_CKEY_V(n)                                (((n) & 0xFF) << 8)
#define LCD_CFG_TV_CKEY_V_MASK                              (0xFF << 8)
#define LCD_CFG_TV_CKEY_V_SHIFT                             (8)
#define LCD_CFG_TV_CKEY_V1(n)                               (((n) & 0xFF) << 16)
#define LCD_CFG_TV_CKEY_V1_MASK                             (0xFF << 16)
#define LCD_CFG_TV_CKEY_V1_SHIFT                            (16)
#define LCD_CFG_TV_CKEY_V2(n)                               (((n) & 0xFF) << 24)
#define LCD_CFG_TV_CKEY_V2_MASK                             (0xFF << 24)
#define LCD_CFG_TV_CKEY_V2_SHIFT                            (24)

// reg_7c
#define LCD_CFG_TV_V_SPXLCNT(n)                             (((n) & 0xFFF) << 0)
#define LCD_CFG_TV_V_SPXLCNT_MASK                           (0xFFF << 0)
#define LCD_CFG_TV_V_SPXLCNT_SHIFT                          (0)
#define LCD_CFG_TV_V_EPXLCNT(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_TV_V_EPXLCNT_MASK                           (0xFFF << 16)
#define LCD_CFG_TV_V_EPXLCNT_SHIFT                          (16)

// reg_80
#define LCD_CFG_TVG_ENA                                     (1 << 0)
#define LCD_CFG_YUV2RGB_TVG                                 (1 << 1)
#define LCD_CFG_TVG_SWAPYU                                  (1 << 2)
#define LCD_CFG_TVG_SWAPUV                                  (1 << 3)
#define LCD_CFG_TVG_SWAPRB                                  (1 << 4)
#define LCD_CFG_TVG_TSTMODE                                 (1 << 5)
#define LCD_CFG_TVG_HSMOOTH                                 (1 << 6)
#define LCD_CFG_TVG_FTOGGLE                                 (1 << 7)
#define LCD_CFG_TVGFORMAT(n)                                (((n) & 0xF) << 8)
#define LCD_CFG_TVGFORMAT_MASK                              (0xF << 8)
#define LCD_CFG_TVGFORMAT_SHIFT                             (8)
#define LCD_CFG_TVC_1BITENA                                 (1 << 25)
#define LCD_CFG_TVC_1BITMOD                                 (1 << 26)
#define LCD_CFG_TV_PALETTE_ENA                              (1 << 28)
#define LCD_CFG_TV_CBSH_ENA                                 (1 << 29)
#define LCD_CFG_TV_GAMMA_ENA                                (1 << 30)
#define LCD_CFG_TV_NOBLENDING                               (1 << 31)

// reg_84
#define LCD_CFG_TV_NI                                       (1 << 0)
#define LCD_CFG_TV_RESETB                                   (1 << 1)
#define LCD_CFG_TV_TVGOTOPN                                 (1 << 2)
#define LCD_CFG_TV_PNGOTOTV                                 (1 << 3)
#define LCD_CFG_IO_TVGOTOPN                                 (1 << 4)
#define LCD_CFG_IO_PNGOTOTV                                 (1 << 5)
#define LCD_CFG_TMSYNC_ENA                                  (1 << 6)
#define LCD_CFG_TV_ALPHA(n)                                 (((n) & 0xFF) << 8)
#define LCD_CFG_TV_ALPHA_MASK                               (0xFF << 8)
#define LCD_CFG_TV_ALPHA_SHIFT                              (8)
#define LCD_CFG_TV_ALPHAMODE(n)                             (((n) & 0x3) << 16)
#define LCD_CFG_TV_ALPHAMODE_MASK                           (0x3 << 16)
#define LCD_CFG_TV_ALPHAMODE_SHIFT                          (16)
#define LCD_CFG_TV_CKEY_DMA                                 (1 << 18)
#define LCD_CFG_TV_CKEY_GRA                                 (1 << 19)
#define LCD_CFG_TV_CKEY_TVD                                 (1 << 20)
#define LCD_CFG_TV_CKEY_TVG                                 (1 << 21)
#define LCD_CFG_TV_CARRY                                    (1 << 23)
#define LCD_CFG_TV_CKEY_MODE(n)                             (((n) & 0x7) << 24)
#define LCD_CFG_TV_CKEY_MODE_MASK                           (0x7 << 24)
#define LCD_CFG_TV_CKEY_MODE_SHIFT                          (24)
#define LCD_CFG_TVSYN_INV                                   (1 << 27)

// reg_88
#define LCD_CFG_TV_CONTRAST(n)                              (((n) & 0xFFFF) << 0)
#define LCD_CFG_TV_CONTRAST_MASK                            (0xFFFF << 0)
#define LCD_CFG_TV_CONTRAST_SHIFT                           (0)
#define LCD_CFG_TV_BRIGHTNESS(n)                            (((n) & 0xFFFF) << 16)
#define LCD_CFG_TV_BRIGHTNESS_MASK                          (0xFFFF << 16)
#define LCD_CFG_TV_BRIGHTNESS_SHIFT                         (16)

// reg_8c
#define LCD_CFG_TV_SATURATION(n)                            (((n) & 0xFFFF) << 0)
#define LCD_CFG_TV_SATURATION_MASK                          (0xFFFF << 0)
#define LCD_CFG_TV_SATURATION_SHIFT                         (0)
#define LCD_CFG_TV_C_MULT_S(n)                              (((n) & 0xFFFF) << 16)
#define LCD_CFG_TV_C_MULT_S_MASK                            (0xFFFF << 16)
#define LCD_CFG_TV_C_MULT_S_SHIFT                           (16)

// reg_90
#define LCD_CFG_TV_COS0(n)                                  (((n) & 0xFFFF) << 0)
#define LCD_CFG_TV_COS0_MASK                                (0xFFFF << 0)
#define LCD_CFG_TV_COS0_SHIFT                               (0)
#define LCD_CFG_TV_SIN0(n)                                  (((n) & 0xFFFF) << 16)
#define LCD_CFG_TV_SIN0_MASK                                (0xFFFF << 16)
#define LCD_CFG_TV_SIN0_SHIFT                               (16)

// reg_94
#define LCD_CFG_TVIF_ENA                                    (1 << 0)
#define LCD_CFG_TV_INV_TCLK                                 (1 << 1)
#define LCD_CFG_TV_INV_HSYNC                                (1 << 2)
#define LCD_CFG_TV_INV_VSYNC                                (1 << 3)
#define LCD_CFG_TV_INV_HENA                                 (1 << 4)
#define LCD_CFG_TV_INV_COMPSYNC                             (1 << 5)
#define LCD_CFG_TV_INV_COMPBLANK                            (1 << 6)
#define LCD_CFG_TV_REVERSERGB                               (1 << 7)
#define LCD_CFG_TV_BIASOUT                                  (1 << 8)
#define LCD_CFG_INV_TCLK2X                                  (1 << 9)
#define LCD_CFG_TV_INV_FIELD                                (1 << 10)
#define LCD_CFG_TVG_PMBURST                                 (1 << 11)
#define LCD_CFG_AFF_WATERMARK(n)                            (((n) & 0xFF) << 16)
#define LCD_CFG_AFF_WATERMARK_MASK                          (0xFF << 16)
#define LCD_CFG_AFF_WATERMARK_SHIFT                         (16)
#define LCD_CFG_HDMIMODE(n)                                 (((n) & 0xF) << 24)
#define LCD_CFG_HDMIMODE_MASK                               (0xF << 24)
#define LCD_CFG_HDMIMODE_SHIFT                              (24)
#define LCD_CFG_TVIFMODE(n)                                 (((n) & 0xF) << 28)
#define LCD_CFG_TVIFMODE_MASK                               (0xF << 28)
#define LCD_CFG_TVIFMODE_SHIFT                              (28)

// reg_98

// reg_9c
#define LCD_CFG_TCLK_DIV(n)                                 (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TCLK_DIV_MASK                               (0xFFFFFFFF << 0)
#define LCD_CFG_TCLK_DIV_SHIFT                              (0)

// reg_c0
#define LCD_CFG_DMA_SA_Y0(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_DMA_SA_Y0_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_DMA_SA_Y0_SHIFT                             (0)

// reg_c4
#define LCD_CFG_DMA_SA_U0(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_DMA_SA_U0_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_DMA_SA_U0_SHIFT                             (0)

// reg_c8
#define LCD_CFG_DMA_SA_V0(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_DMA_SA_V0_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_DMA_SA_V0_SHIFT                             (0)

// reg_cc
#define LCD_CFG_DMA_SA_C0(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_DMA_SA_C0_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_DMA_SA_C0_SHIFT                             (0)

// reg_d0
#define LCD_CFG_DMA_SA_Y1(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_DMA_SA_Y1_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_DMA_SA_Y1_SHIFT                             (0)

// reg_d4
#define LCD_CFG_DMA_SA_U1(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_DMA_SA_U1_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_DMA_SA_U1_SHIFT                             (0)

// reg_d8
#define LCD_CFG_DMA_SA_V1(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_DMA_SA_V1_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_DMA_SA_V1_SHIFT                             (0)

// reg_dc
#define LCD_CFG_DMA_SA_C1(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_DMA_SA_C1_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_DMA_SA_C1_SHIFT                             (0)

// reg_e0
#define LCD_CFG_DMA_PITCH_Y(n)                              (((n) & 0xFFFF) << 0)
#define LCD_CFG_DMA_PITCH_Y_MASK                            (0xFFFF << 0)
#define LCD_CFG_DMA_PITCH_Y_SHIFT                           (0)
#define LCD_CFG_DMA_PITCH_C(n)                              (((n) & 0xFFFF) << 16)
#define LCD_CFG_DMA_PITCH_C_MASK                            (0xFFFF << 16)
#define LCD_CFG_DMA_PITCH_C_SHIFT                           (16)

// reg_e4
#define LCD_CFG_DMA_PITCH_U(n)                              (((n) & 0xFFFF) << 0)
#define LCD_CFG_DMA_PITCH_U_MASK                            (0xFFFF << 0)
#define LCD_CFG_DMA_PITCH_U_SHIFT                           (0)
#define LCD_CFG_DMA_PITCH_V(n)                              (((n) & 0xFFFF) << 16)
#define LCD_CFG_DMA_PITCH_V_MASK                            (0xFFFF << 16)
#define LCD_CFG_DMA_PITCH_V_SHIFT                           (16)

// reg_e8
#define LCD_CFG_DMA_OVSA_HPXL(n)                            (((n) & 0xFFF) << 0)
#define LCD_CFG_DMA_OVSA_HPXL_MASK                          (0xFFF << 0)
#define LCD_CFG_DMA_OVSA_HPXL_SHIFT                         (0)
#define LCD_CFG_DMAFRM_Y                                    (1 << 12)
#define LCD_CFG_DMAFRM_U                                    (1 << 13)
#define LCD_CFG_DMAFRM_V                                    (1 << 14)
#define LCD_CFG_DMAFRM_C                                    (1 << 15)
#define LCD_CFG_DMA_OVSA_VLN(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_DMA_OVSA_VLN_MASK                           (0xFFF << 16)
#define LCD_CFG_DMA_OVSA_VLN_SHIFT                          (16)
#define LCD_CFG_DMAFRM_FIX                                  (1 << 31)

// reg_ec
#define LCD_CFG_DMA_H_PIXEL(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_DMA_H_PIXEL_MASK                            (0xFFF << 0)
#define LCD_CFG_DMA_H_PIXEL_SHIFT                           (0)
#define LCD_CFG_DMA_V_LINE(n)                               (((n) & 0xFFF) << 16)
#define LCD_CFG_DMA_V_LINE_MASK                             (0xFFF << 16)
#define LCD_CFG_DMA_V_LINE_SHIFT                            (16)

// reg_f0
#define LCD_CFG_DMAZM_H_PIXEL(n)                            (((n) & 0xFFF) << 0)
#define LCD_CFG_DMAZM_H_PIXEL_MASK                          (0xFFF << 0)
#define LCD_CFG_DMAZM_H_PIXEL_SHIFT                         (0)
#define LCD_CFG_DMAZM_V_LINE(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_DMAZM_V_LINE_MASK                           (0xFFF << 16)
#define LCD_CFG_DMAZM_V_LINE_SHIFT                          (16)

// reg_f4
#define LCD_CFG_GRA_SA0(n)                                  (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_GRA_SA0_MASK                                (0xFFFFFFFF << 0)
#define LCD_CFG_GRA_SA0_SHIFT                               (0)

// reg_f8
#define LCD_CFG_GRA_SA1(n)                                  (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_GRA_SA1_MASK                                (0xFFFFFFFF << 0)
#define LCD_CFG_GRA_SA1_SHIFT                               (0)

// reg_fc
#define LCD_CFG_GRA_PITCH(n)                                (((n) & 0xFFFF) << 0)
#define LCD_CFG_GRA_PITCH_MASK                              (0xFFFF << 0)
#define LCD_CFG_GRA_PITCH_SHIFT                             (0)
#define LCD_CFG_PN_BKLIGHTDIV(n)                            (((n) & 0xFFFF) << 16)
#define LCD_CFG_PN_BKLIGHTDIV_MASK                          (0xFFFF << 16)
#define LCD_CFG_PN_BKLIGHTDIV_SHIFT                         (16)

// reg_100
#define LCD_CFG_GRA_OVSA_HPXL(n)                            (((n) & 0xFFF) << 0)
#define LCD_CFG_GRA_OVSA_HPXL_MASK                          (0xFFF << 0)
#define LCD_CFG_GRA_OVSA_HPXL_SHIFT                         (0)
#define LCD_CFG_GRAFRM_Y                                    (1 << 12)
#define LCD_CFG_GRA_OVSA_VLN(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_GRA_OVSA_VLN_MASK                           (0xFFF << 16)
#define LCD_CFG_GRA_OVSA_VLN_SHIFT                          (16)
#define LCD_CFG_GRAFRM_FIX                                  (1 << 31)

// reg_104
#define LCD_CFG_GRA_H_PIXEL(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_GRA_H_PIXEL_MASK                            (0xFFF << 0)
#define LCD_CFG_GRA_H_PIXEL_SHIFT                           (0)
#define LCD_CFG_GRA_V_LINE(n)                               (((n) & 0xFFF) << 16)
#define LCD_CFG_GRA_V_LINE_MASK                             (0xFFF << 16)
#define LCD_CFG_GRA_V_LINE_SHIFT                            (16)

// reg_108
#define LCD_CFG_GRAZM_H_PIXEL(n)                            (((n) & 0xFFF) << 0)
#define LCD_CFG_GRAZM_H_PIXEL_MASK                          (0xFFF << 0)
#define LCD_CFG_GRAZM_H_PIXEL_SHIFT                         (0)
#define LCD_CFG_GRAZM_V_LINE(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_GRAZM_V_LINE_MASK                           (0xFFF << 16)
#define LCD_CFG_GRAZM_V_LINE_SHIFT                          (16)

// reg_10c
#define LCD_CFG_HWC_OVSA_HPXL(n)                            (((n) & 0xFFF) << 0)
#define LCD_CFG_HWC_OVSA_HPXL_MASK                          (0xFFF << 0)
#define LCD_CFG_HWC_OVSA_HPXL_SHIFT                         (0)
#define LCD_CFG_HWC_OVSA_VLN(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_HWC_OVSA_VLN_MASK                           (0xFFF << 16)
#define LCD_CFG_HWC_OVSA_VLN_SHIFT                          (16)

// reg_110
#define LCD_CFG_HWC_HPXL(n)                                 (((n) & 0xFFF) << 0)
#define LCD_CFG_HWC_HPXL_MASK                               (0xFFF << 0)
#define LCD_CFG_HWC_HPXL_SHIFT                              (0)
#define LCD_CFG_HWC_VLN(n)                                  (((n) & 0xFFF) << 16)
#define LCD_CFG_HWC_VLN_MASK                                (0xFFF << 16)
#define LCD_CFG_HWC_VLN_SHIFT                               (16)

// reg_114
#define LCD_CFG_PN_H_TOTAL(n)                               (((n) & 0xFFF) << 0)
#define LCD_CFG_PN_H_TOTAL_MASK                             (0xFFF << 0)
#define LCD_CFG_PN_H_TOTAL_SHIFT                            (0)
#define LCD_CFG_PN_V_TOTAL(n)                               (((n) & 0xFFF) << 16)
#define LCD_CFG_PN_V_TOTAL_MASK                             (0xFFF << 16)
#define LCD_CFG_PN_V_TOTAL_SHIFT                            (16)

// reg_118
#define LCD_CFG_PN_H_ACTIVE(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_PN_H_ACTIVE_MASK                            (0xFFF << 0)
#define LCD_CFG_PN_H_ACTIVE_SHIFT                           (0)
#define LCD_CFG_PN_V_ACTIVE(n)                              (((n) & 0xFFF) << 16)
#define LCD_CFG_PN_V_ACTIVE_MASK                            (0xFFF << 16)
#define LCD_CFG_PN_V_ACTIVE_SHIFT                           (16)

// reg_11c
#define LCD_CFG_PN_H_FPORCH(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_PN_H_FPORCH_MASK                            (0xFFF << 0)
#define LCD_CFG_PN_H_FPORCH_SHIFT                           (0)
#define LCD_CFG_PN_H_BPORCH(n)                              (((n) & 0xFFF) << 16)
#define LCD_CFG_PN_H_BPORCH_MASK                            (0xFFF << 16)
#define LCD_CFG_PN_H_BPORCH_SHIFT                           (16)

// reg_120
#define LCD_CFG_PN_V_FPORCH(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_PN_V_FPORCH_MASK                            (0xFFF << 0)
#define LCD_CFG_PN_V_FPORCH_SHIFT                           (0)
#define LCD_CFG_PN_V_BPORCH(n)                              (((n) & 0xFFF) << 16)
#define LCD_CFG_PN_V_BPORCH_MASK                            (0xFFF << 16)
#define LCD_CFG_PN_V_BPORCH_SHIFT                           (16)

// reg_124
#define LCD_CFG_PN_BLANKCOLOR(n)                            (((n) & 0xFFFFFF) << 0)
#define LCD_CFG_PN_BLANKCOLOR_MASK                          (0xFFFFFF << 0)
#define LCD_CFG_PN_BLANKCOLOR_SHIFT                         (0)

// reg_128
#define LCD_CFG_HWC_COLOR1(n)                               (((n) & 0xFFFFFF) << 0)
#define LCD_CFG_HWC_COLOR1_MASK                             (0xFFFFFF << 0)
#define LCD_CFG_HWC_COLOR1_SHIFT                            (0)

// reg_12c
#define LCD_CFG_HWC_COLOR2(n)                               (((n) & 0xFFFFFF) << 0)
#define LCD_CFG_HWC_COLOR2_MASK                             (0xFFFFFF << 0)
#define LCD_CFG_HWC_COLOR2_SHIFT                            (0)

// reg_130
#define LCD_CFG_PN_ALPHA_Y(n)                               (((n) & 0xFF) << 0)
#define LCD_CFG_PN_ALPHA_Y_MASK                             (0xFF << 0)
#define LCD_CFG_PN_ALPHA_Y_SHIFT                            (0)
#define LCD_CFG_PN_CKEY_Y(n)                                (((n) & 0xFF) << 8)
#define LCD_CFG_PN_CKEY_Y_MASK                              (0xFF << 8)
#define LCD_CFG_PN_CKEY_Y_SHIFT                             (8)
#define LCD_CFG_PN_CKEY_Y1(n)                               (((n) & 0xFF) << 16)
#define LCD_CFG_PN_CKEY_Y1_MASK                             (0xFF << 16)
#define LCD_CFG_PN_CKEY_Y1_SHIFT                            (16)
#define LCD_CFG_PN_CKEY_Y2(n)                               (((n) & 0xFF) << 24)
#define LCD_CFG_PN_CKEY_Y2_MASK                             (0xFF << 24)
#define LCD_CFG_PN_CKEY_Y2_SHIFT                            (24)

// reg_134
#define LCD_CFG_PN_ALPHA_U(n)                               (((n) & 0xFF) << 0)
#define LCD_CFG_PN_ALPHA_U_MASK                             (0xFF << 0)
#define LCD_CFG_PN_ALPHA_U_SHIFT                            (0)
#define LCD_CFG_PN_CKEY_U(n)                                (((n) & 0xFF) << 8)
#define LCD_CFG_PN_CKEY_U_MASK                              (0xFF << 8)
#define LCD_CFG_PN_CKEY_U_SHIFT                             (8)
#define LCD_CFG_PN_CKEY_U1(n)                               (((n) & 0xFF) << 16)
#define LCD_CFG_PN_CKEY_U1_MASK                             (0xFF << 16)
#define LCD_CFG_PN_CKEY_U1_SHIFT                            (16)
#define LCD_CFG_PN_CKEY_U2(n)                               (((n) & 0xFF) << 24)
#define LCD_CFG_PN_CKEY_U2_MASK                             (0xFF << 24)
#define LCD_CFG_PN_CKEY_U2_SHIFT                            (24)

// reg_138
#define LCD_CFG_PN_ALPHA_V(n)                               (((n) & 0xFF) << 0)
#define LCD_CFG_PN_ALPHA_V_MASK                             (0xFF << 0)
#define LCD_CFG_PN_ALPHA_V_SHIFT                            (0)
#define LCD_CFG_PN_CKEY_V(n)                                (((n) & 0xFF) << 8)
#define LCD_CFG_PN_CKEY_V_MASK                              (0xFF << 8)
#define LCD_CFG_PN_CKEY_V_SHIFT                             (8)
#define LCD_CFG_PN_CKEY_V1(n)                               (((n) & 0xFF) << 16)
#define LCD_CFG_PN_CKEY_V1_MASK                             (0xFF << 16)
#define LCD_CFG_PN_CKEY_V1_SHIFT                            (16)
#define LCD_CFG_PN_CKEY_V2(n)                               (((n) & 0xFF) << 24)
#define LCD_CFG_PN_CKEY_V2_MASK                             (0xFF << 24)
#define LCD_CFG_PN_CKEY_V2_SHIFT                            (24)

#if 0
// reg_13c
#define LCD_CFG_PN_V_SPXLCNT(n)                             (((n) & 0xFFF) << 0)
#define LCD_CFG_PN_V_SPXLCNT_MASK                           (0xFFF << 0)
#define LCD_CFG_PN_V_SPXLCNT_SHIFT                          (0)
#define LCD_CFG_PN_V_EPXLCNT(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_PN_V_EPXLCNT_MASK                           (0xFFF << 16)
#define LCD_CFG_PN_V_EPXLCNT_SHIFT                          (16)
#define LCD_CFG_DBG_RD_INDEX(n)                             (((n) & 0xF) << 28)
#define LCD_CFG_DBG_RD_INDEX_MASK                           (0xF << 28)
#define LCD_CFG_DBG_RD_INDEX_SHIFT                          (28)
#endif

// reg_140
#define LCD_SPI_RXDATA(n)                                   (((n) & 0xFFFFFFFF) << 0)
#define LCD_SPI_RXDATA_MASK                                 (0xFFFFFFFF << 0)
#define LCD_SPI_RXDATA_SHIFT                                (0)

// reg_144
#define LCD_ISA_RXDATA(n)                                   (((n) & 0xFFFFFFFF) << 0)
#define LCD_ISA_RXDATA_MASK                                 (0xFFFFFFFF << 0)
#define LCD_ISA_RXDATA_SHIFT                                (0)

// reg_148
#define LCD_PN_IOPAD_I(n)                                   (((n) & 0xFFFFFFF) << 0)
#define LCD_PN_IOPAD_I_MASK                                 (0xFFFFFFF << 0)
#define LCD_PN_IOPAD_I_SHIFT                                (0)

// reg_14c
#define LCD_CFG_DMAVLD_HLEN_Y(n)                            (((n) & 0xFFFF) << 0)
#define LCD_CFG_DMAVLD_HLEN_Y_MASK                          (0xFFFF << 0)
#define LCD_CFG_DMAVLD_HLEN_Y_SHIFT                         (0)
#define LCD_TVD_SA_CFLAG                                    (1 << 22)
#define LCD_DMA_SA_CFLAG                                    (1 << 23)
#define LCD_TVG_SA_YFLAG                                    (1 << 24)
#define LCD_TVD_SA_VFLAG                                    (1 << 25)
#define LCD_TVD_SA_UFLAG                                    (1 << 26)
#define LCD_TVD_SA_YFLAG                                    (1 << 27)
#define LCD_GRA_SA_YFLAG                                    (1 << 28)
#define LCD_DMA_SA_VFLAG                                    (1 << 29)
#define LCD_DMA_SA_UFLAG                                    (1 << 30)
#define LCD_DMA_SA_YFLAG                                    (1 << 31)

// reg_150
#define LCD_CFG_DMAVLD_HLEN_U(n)                            (((n) & 0x3FF) << 0)
#define LCD_CFG_DMAVLD_HLEN_U_MASK                          (0x3FF << 0)
#define LCD_CFG_DMAVLD_HLEN_U_SHIFT                         (0)
#define LCD_CFG_DMAVLD_HLEN_V(n)                            (((n) & 0x3FF) << 10)
#define LCD_CFG_DMAVLD_HLEN_V_MASK                          (0x3FF << 10)
#define LCD_CFG_DMAVLD_HLEN_V_SHIFT                         (10)

// reg_154
#define LCD_CFG_GRAVLD_HLEN(n)                              (((n) & 0xFFFF) << 0)
#define LCD_CFG_GRAVLD_HLEN_MASK                            (0xFFFF << 0)
#define LCD_CFG_GRAVLD_HLEN_SHIFT                           (0)
#define LCD_CFG_TVGVLD_HLEN(n)                              (((n) & 0xFFFF) << 16)
#define LCD_CFG_TVGVLD_HLEN_MASK                            (0xFFFF << 16)
#define LCD_CFG_TVGVLD_HLEN_SHIFT                           (16)

// reg_158
#define LCD_CFG_HWC_RDDAT(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_HWC_RDDAT_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_HWC_RDDAT_SHIFT                             (0)

// reg_15c
#define LCD_CFG_PN_GAMMA_RDDAT(n)                           (((n) & 0xFF) << 0)
#define LCD_CFG_PN_GAMMA_RDDAT_MASK                         (0xFF << 0)
#define LCD_CFG_PN_GAMMA_RDDAT_SHIFT                        (0)

// reg_160
#define LCD_CFG_PN_PALETTE_RDDAT(n)                         (((n) & 0xFFFFFF) << 0)
#define LCD_CFG_PN_PALETTE_RDDAT_MASK                       (0xFFFFFF << 0)
#define LCD_CFG_PN_PALETTE_RDDAT_SHIFT                      (0)

// reg_164
#define LCD_SLV_DATACNT(n)                                  (((n) & 0xFF) << 4)
#define LCD_SLV_DATACNT_MASK                                (0xFF << 4)
#define LCD_SLV_DATACNT_SHIFT                               (4)
#define LCD_SLV_SPACECNT(n)                                 (((n) & 0xFF) << 12)
#define LCD_SLV_SPACECNT_MASK                               (0xFF << 12)
#define LCD_SLV_SPACECNT_SHIFT                              (12)

// reg_168
#define LCD_CFG_TVDVLD_HLEN_Y(n)                            (((n) & 0xFFFF) << 0)
#define LCD_CFG_TVDVLD_HLEN_Y_MASK                          (0xFFFF << 0)
#define LCD_CFG_TVDVLD_HLEN_Y_SHIFT                         (0)

// reg_16c
#define LCD_CFG_DMAVLD_HLEN_U(n)                            (((n) & 0x3FF) << 0)
#define LCD_CFG_DMAVLD_HLEN_U_MASK                          (0x3FF << 0)
#define LCD_CFG_DMAVLD_HLEN_U_SHIFT                         (0)
#define LCD_CFG_DMAVLD_HLEN_V(n)                            (((n) & 0x3FF) << 10)
#define LCD_CFG_DMAVLD_HLEN_V_MASK                          (0x3FF << 10)
#define LCD_CFG_DMAVLD_HLEN_V_SHIFT                         (10)

// reg_170
#define LCD_CFG_TVC_RDDAT(n)                                (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_TVC_RDDAT_MASK                              (0xFFFFFFFF << 0)
#define LCD_CFG_TVC_RDDAT_SHIFT                             (0)

// reg_174
#define LCD_CFG_TV_GAMMA_RDDAT(n)                           (((n) & 0xFF) << 0)
#define LCD_CFG_TV_GAMMA_RDDAT_MASK                         (0xFF << 0)
#define LCD_CFG_TV_GAMMA_RDDAT_SHIFT                        (0)

// reg_178
#define LCD_CFG_TV_PALETTE_RDDAT(n)                         (((n) & 0xFFFFFF) << 0)
#define LCD_CFG_TV_PALETTE_RDDAT_MASK                       (0xFFFFFF << 0)
#define LCD_CFG_TV_PALETTE_RDDAT_SHIFT                      (0)

// reg_17c
#define LCD_DMA_FRAME_CNT(n)                                (((n) & 0x3) << 0)
#define LCD_DMA_FRAME_CNT_MASK                              (0x3 << 0)
#define LCD_DMA_FRAME_CNT_SHIFT                             (0)
#define LCD_GRA_FRAME_CNT(n)                                (((n) & 0x3) << 2)
#define LCD_GRA_FRAME_CNT_MASK                              (0x3 << 2)
#define LCD_GRA_FRAME_CNT_SHIFT                             (2)
#define LCD_TVD_FRAME_CNT(n)                                (((n) & 0x3) << 4)
#define LCD_TVD_FRAME_CNT_MASK                              (0x3 << 4)
#define LCD_TVD_FRAME_CNT_SHIFT                             (4)
#define LCD_TVG_FRAME_CNT(n)                                (((n) & 0x3) << 6)
#define LCD_TVG_FRAME_CNT_MASK                              (0x3 << 6)
#define LCD_TVG_FRAME_CNT_SHIFT                             (6)
#define LCD_PN_CCIC_FRAME_CNT(n)                            (((n) & 0x3) << 8)
#define LCD_PN_CCIC_FRAME_CNT_MASK                          (0x3 << 8)
#define LCD_PN_CCIC_FRAME_CNT_SHIFT                         (8)
#define LCD_PN_IRE_FRAME_CNT(n)                             (((n) & 0x3) << 10)
#define LCD_PN_IRE_FRAME_CNT_MASK                           (0x3 << 10)
#define LCD_PN_IRE_FRAME_CNT_SHIFT                          (10)
#define LCD_TV_CCIC_FRAME_CNT(n)                            (((n) & 0x3) << 12)
#define LCD_TV_CCIC_FRAME_CNT_MASK                          (0x3 << 12)
#define LCD_TV_CCIC_FRAME_CNT_SHIFT                         (12)
#define LCD_TV_IRE_FRAME_CNT(n)                             (((n) & 0x3) << 14)
#define LCD_TV_IRE_FRAME_CNT_MASK                           (0x3 << 14)
#define LCD_TV_IRE_FRAME_CNT_SHIFT                          (14)
#define LCD_SP_FRAME_CNT(n)                                 (((n) & 0x3) << 18)
#define LCD_SP_FRAME_CNT_MASK                               (0x3 << 18)
#define LCD_SP_FRAME_CNT_SHIFT                              (18)
#define LCD_PN_FRAME_CNT(n)                                 (((n) & 0x3) << 20)
#define LCD_PN_FRAME_CNT_MASK                               (0x3 << 20)
#define LCD_PN_FRAME_CNT_SHIFT                              (20)
#define LCD_TV_FRAME_CNT(n)                                 (((n) & 0x3) << 22)
#define LCD_TV_FRAME_CNT_MASK                               (0x3 << 22)
#define LCD_TV_FRAME_CNT_SHIFT                              (22)

// reg_180
#define LCD_CFG_SPI_START                                   (1 << 0)
#define LCD_CFG_SPI_3W4WB                                   (1 << 1)
#define LCD_CFG_SPI_SEL                                     (1 << 2)
#define LCD_CFG_SPI_ENA                                     (1 << 3)
#define LCD_CFG_TXBITSTO0                                   (1 << 4)
#define LCD_CFG_RXBITSTO0                                   (1 << 5)
#define LCD_CFG_SPI_KEEPXFER                                (1 << 6)
#define LCD_CFG_CLKINV                                      (1 << 7)
#define LCD_CFG_TXBITS(n)                                   (((n) & 0xFF) << 8)
#define LCD_CFG_TXBITS_MASK                                 (0xFF << 8)
#define LCD_CFG_TXBITS_SHIFT                                (8)
#define LCD_CFG_RXBITS(n)                                   (((n) & 0xFF) << 16)
#define LCD_CFG_RXBITS_MASK                                 (0xFF << 16)
#define LCD_CFG_RXBITS_SHIFT                                (16)
#define LCD_CFG_SCLKCNT(n)                                  (((n) & 0xFF) << 24)
#define LCD_CFG_SCLKCNT_MASK                                (0xFF << 24)
#define LCD_CFG_SCLKCNT_SHIFT                               (24)

// reg_184
#define LCD_CFG_SPI_TXDATA(n)                               (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_SPI_TXDATA_MASK                             (0xFFFFFFFF << 0)
#define LCD_CFG_SPI_TXDATA_SHIFT                            (0)

// reg_188
#define LCD_CFG_SMPN_ENA                                    (1 << 0)
#define LCD_CFG_KEEPXFER                                    (1 << 1)
#define LCD_CFG_68S80SB                                     (1 << 2)
#define LCD_SMPN_RSTB                                       (1 << 3)
#define LCD_CFG_SLV_ENA                                     (1 << 4)
#define LCD_SMPN_SEL                                        (1 << 5)
#define LCD_CFG_SWAPBYTES                                   (1 << 6)
#define LCD_CFG_CMD32OR16B                                  (1 << 7)
#define LCD_CFG_SMPNMODE(n)                                 (((n) & 0xF) << 8)
#define LCD_CFG_SMPNMODE_MASK                               (0xF << 8)
#define LCD_CFG_SMPNMODE_SHIFT                              (8)
#define LCD_CFG_SLV_ONLY                                    (1 << 12)
#define LCD_CFG_IORDY_MSK                                   (1 << 13)
#define LCD_CFG_SMPNVSYNC(n)                                (((n) & 0x3) << 14)
#define LCD_CFG_SMPNVSYNC_MASK                              (0x3 << 14)
#define LCD_CFG_SMPNVSYNC_SHIFT                             (14)
#define LCD_CFG_ISA_TXHIGH(n)                               (((n) & 0xF) << 16)
#define LCD_CFG_ISA_TXHIGH_MASK                             (0xF << 16)
#define LCD_CFG_ISA_TXHIGH_SHIFT                            (16)
#define LCD_CFG_ISA_TXLOW(n)                                (((n) & 0xF) << 20)
#define LCD_CFG_ISA_TXLOW_MASK                              (0xF << 20)
#define LCD_CFG_ISA_TXLOW_SHIFT                             (20)
#define LCD_CFG_ISA_RXHIGH(n)                               (((n) & 0xF) << 24)
#define LCD_CFG_ISA_RXHIGH_MASK                             (0xF << 24)
#define LCD_CFG_ISA_RXHIGH_SHIFT                            (24)
#define LCD_CFG_ISA_RXLOW(n)                                (((n) & 0xF) << 28)
#define LCD_CFG_ISA_RXLOW_MASK                              (0xF << 28)
#define LCD_CFG_ISA_RXLOW_SHIFT                             (28)

// reg_18c
#define LCD_SLVD_COMMAND0_DATA(n)                           (((n) & 0xFF) << 0)
#define LCD_SLVD_COMMAND0_DATA_MASK                         (0xFF << 0)
#define LCD_SLVD_COMMAND0_DATA_SHIFT                        (0)
#define LCD_SLV_COMMAND0_WRITE                              (1 << 8)
#define LCD_SLV_COMMAND0_READ                               (1 << 9)
#define LCD_32_CMD_FMT_DATA(n)                              (((n) & 0x1F) << 10)
#define LCD_32_CMD_FMT_DATA_MASK                            (0x1F << 10)
#define LCD_32_CMD_FMT_DATA_SHIFT                           (10)
#define LCD_SLV_COMMAND0_A0                                 (1 << 15)
#define LCD_SLV_COMMAND1_DATA(n)                            (((n) & 0xFF) << 16)
#define LCD_SLV_COMMAND1_DATA_MASK                          (0xFF << 16)
#define LCD_SLV_COMMAND1_DATA_SHIFT                         (16)
#define LCD_SLV_COMMAND1_WRITE                              (1 << 24)
#define LCD_SLV_COMMAND1_READ                               (1 << 25)
#define LCD_COMMAND_A_A0                                    (1 << 31)

// reg_190
#define LCD_CFG_DMA_ENA                                     (1 << 0)
#define LCD_CFG_YUV2RGB_DMA                                 (1 << 1)
#define LCD_CFG_DMA_SWAPYU                                  (1 << 2)
#define LCD_CFG_DMA_SWAPUV                                  (1 << 3)
#define LCD_CFG_DMA_SWAPRB                                  (1 << 4)
#define LCD_CFG_DMA_TSTMODE                                 (1 << 5)
#define LCD_CFG_DMA_HSMOOTH                                 (1 << 6)
#define LCD_CFG_DMA_FTOGGLE                                 (1 << 7)
#define LCD_CFG_DMAFORMAT(n)                                (((n) & 0xF) << 8)
#define LCD_CFG_DMAFORMAT_MASK                              (0xF << 8)
#define LCD_CFG_DMAFORMAT_SHIFT                             (8)

// reg_194
#define LCD_CFG_PXLMD(n)                                    (((n) & 0xFF) << 0)
#define LCD_CFG_PXLMD_MASK                                  (0xFF << 0)
#define LCD_CFG_PXLMD_SHIFT                                 (0)
#define LCD_CFG_PN_ALPHA(n)                                 (((n) & 0xFF) << 8)
#define LCD_CFG_PN_ALPHA_MASK                               (0xFF << 8)
#define LCD_CFG_PN_ALPHA_SHIFT                              (8)
#define LCD_CFG_PN_ALPHA_MODE(n)                            (((n) & 0x3) << 16)
#define LCD_CFG_PN_ALPHA_MODE_MASK                          (0x3 << 16)
#define LCD_CFG_PN_ALPHA_MODE_SHIFT                         (16)
#define LCD_CFG_DSCALE(n)                                   (((n) & 0x3) << 18)
#define LCD_CFG_DSCALE_MASK                                 (0x3 << 18)
#define LCD_CFG_DSCALE_SHIFT                                (18)
#define LCD_CFG_PWRDN_ENA                                   (1 << 20)
#define LCD_CFG_GATED_ENA                                   (1 << 21)
#define LCD_CFG_LNBUF_ENA                                   (1 << 22)
#define LCD_CFG_PN_CARRY                                    (1 << 23)
#define LCD_CFG_PN_KEY_MODE(n)                              (((n) & 0x7) << 24)
#define LCD_CFG_PN_KEY_MODE_MASK                            (0x7 << 24)
#define LCD_CFG_PN_KEY_MODE_SHIFT                           (24)
#define LCD_CFG_PN_VSYNC_INV                                (1 << 27)
#define LCD_CFG_PN_VSYNC_MODE(n)                            (((n) & 0x7) << 28)
#define LCD_CFG_PN_VSYNC_MODE_MASK                          (0x7 << 28)
#define LCD_CFG_PN_VSYNC_MODE_SHIFT                         (28)
#define LCD_CFG_FRAME_TRIG                                  (1 << 31)

// reg_198
#define LCD_CFG_SRAM_ADDR(n)                                (((n) & 0xFF) << 0)
#define LCD_CFG_SRAM_ADDR_MASK                              (0xFF << 0)
#define LCD_CFG_SRAM_ADDR_SHIFT                             (0)
#define LCD_CFG_SRAM_ADDR_LCDID(n)                          (((n) & 0xF) << 8)
#define LCD_CFG_SRAM_ADDR_LCDID_MASK                        (0xF << 8)
#define LCD_CFG_SRAM_ADDR_LCDID_SHIFT                       (8)
#define LCD_SRAM_INIT_WR_RD(n)                              (((n) & 0x3) << 14)
#define LCD_SRAM_INIT_WR_RD_MASK                            (0x3 << 14)
#define LCD_SRAM_INIT_WR_RD_SHIFT                           (14)

// reg_19c
#define LCD_CFG_SRAM_WRDAT(n)                               (((n) & 0xFF) << 0)
#define LCD_CFG_SRAM_WRDAT_MASK                             (0xFF << 0)
#define LCD_CFG_SRAM_WRDAT_SHIFT                            (0)

// reg_1a0
#define LCD_CFG_RTC128X66(n)                                (((n) & 0x3) << 0)
#define LCD_CFG_RTC128X66_MASK                              (0x3 << 0)
#define LCD_CFG_RTC128X66_SHIFT                             (0)
#define LCD_CFG_WTC128X66(n)                                (((n) & 0x3) << 2)
#define LCD_CFG_WTC128X66_MASK                              (0x3 << 2)
#define LCD_CFG_WTC128X66_SHIFT                             (2)
#define LCD_CFG_RTC64X66(n)                                 (((n) & 0x3) << 4)
#define LCD_CFG_RTC64X66_MASK                               (0x3 << 4)
#define LCD_CFG_RTC64X66_SHIFT                              (4)
#define LCD_CFG_WTC64X66(n)                                 (((n) & 0x3) << 6)
#define LCD_CFG_WTC64X66_MASK                               (0x3 << 6)
#define LCD_CFG_WTC64X66_SHIFT                              (6)
#define LCD_CFG_RTC32X66(n)                                 (((n) & 0x3) << 8)
#define LCD_CFG_RTC32X66_MASK                               (0x3 << 8)
#define LCD_CFG_RTC32X66_SHIFT                              (8)
#define LCD_CFG_WTC32X66(n)                                 (((n) & 0x3) << 10)
#define LCD_CFG_WTC32X66_MASK                               (0x3 << 10)
#define LCD_CFG_WTC32X66_SHIFT                              (10)
#define LCD_CFG_RTC32X32(n)                                 (((n) & 0x3) << 12)
#define LCD_CFG_RTC32X32_MASK                               (0x3 << 12)
#define LCD_CFG_RTC32X32_SHIFT                              (12)
#define LCD_CFG_WTC32X32(n)                                 (((n) & 0x3) << 14)
#define LCD_CFG_WTC32X32_MASK                               (0x3 << 14)
#define LCD_CFG_WTC32X32_SHIFT                              (14)
#define LCD_CFG_RTC256X8(n)                                 (((n) & 0x3) << 20)
#define LCD_CFG_RTC256X8_MASK                               (0x3 << 20)
#define LCD_CFG_RTC256X8_SHIFT                              (20)
#define LCD_CFG_WTC256X8(n)                                 (((n) & 0x3) << 22)
#define LCD_CFG_WTC256X8_MASK                               (0x3 << 22)
#define LCD_CFG_WTC256X8_SHIFT                              (22)
#define LCD_CFG_RTC256X24(n)                                (((n) & 0x3) << 24)
#define LCD_CFG_RTC256X24_MASK                              (0x3 << 24)
#define LCD_CFG_RTC256X24_SHIFT                             (24)
#define LCD_CFG_WTC256X24(n)                                (((n) & 0x3) << 26)
#define LCD_CFG_WTC256X24_MASK                              (0x3 << 26)
#define LCD_CFG_WTC256X24_SHIFT                             (26)
#define LCD_CFG_RTC256X32(n)                                (((n) & 0x3) << 28)
#define LCD_CFG_RTC256X32_MASK                              (0x3 << 28)
#define LCD_CFG_RTC256X32_SHIFT                             (28)
#define LCD_CFG_WTC256X32(n)                                (((n) & 0x3) << 30)
#define LCD_CFG_WTC256X32_MASK                              (0x3 << 30)
#define LCD_CFG_WTC256X32_SHIFT                             (30)

// reg_1a4
#define LCD_CFG_PDWN128X66                                  (1 << 0)
#define LCD_CFG_PDWN64X66                                   (1 << 1)
#define LCD_CFG_PDWN32X66                                   (1 << 2)
#define LCD_CFG_PDWN32X32                                   (1 << 3)
#define LCD_CFG_PDWN256X8                                   (1 << 5)
#define LCD_CFG_PDWN256X24                                  (1 << 6)
#define LCD_CFG_PDWN256X32                                  (1 << 7)
#define LCD_CFG_CSB_256X8                                   (1 << 13)
#define LCD_CFG_CSB_256X24                                  (1 << 14)
#define LCD_CFG_CSB_256X32                                  (1 << 15)

// reg_1a8
#define LCD_CLK_INT_DIV(n)                                  (((n) & 0xFF) << 0)
#define LCD_CLK_INT_DIV_MASK                                (0xFF << 0)
#define LCD_CLK_INT_DIV_SHIFT                               (0)
#define LCD_DSI1_BITCLK_DIV(n)                              (((n) & 0xF) << 8)
#define LCD_DSI1_BITCLK_DIV_MASK                            (0xF << 8)
#define LCD_DSI1_BITCLK_DIV_SHIFT                           (8)
#define LCD_CLK_FRAC_DIV(n)                                 (((n) & 0xFFF) << 16)
#define LCD_CLK_FRAC_DIV_MASK                               (0xFFF << 16)
#define LCD_CLK_FRAC_DIV_SHIFT                              (16)
#define LCD_CFG_SCLK_DISABLE                                (1 << 28)
#define LCD_SCLK_SOURCE_SELECT(n)                           (((n) & 0x3) << 30)
#define LCD_SCLK_SOURCE_SELECT_MASK                         (0x3 << 30)
#define LCD_SCLK_SOURCE_SELECT_SHIFT                        (30)

// reg_1ac
#define LCD_CFG_PN_CONTRAST(n)                              (((n) & 0xFFFF) << 0)
#define LCD_CFG_PN_CONTRAST_MASK                            (0xFFFF << 0)
#define LCD_CFG_PN_CONTRAST_SHIFT                           (0)
#define LCD_CFG_PN_BRIGHTNESS(n)                            (((n) & 0xFFFF) << 16)
#define LCD_CFG_PN_BRIGHTNESS_MASK                          (0xFFFF << 16)
#define LCD_CFG_PN_BRIGHTNESS_SHIFT                         (16)

// reg_1b0
#define LCD_CFG_PN_SATURATION(n)                            (((n) & 0xFFFF) << 0)
#define LCD_CFG_PN_SATURATION_MASK                          (0xFFFF << 0)
#define LCD_CFG_PN_SATURATION_SHIFT                         (0)
#define LCD_CFG_PN_C_MULT_S(n)                              (((n) & 0xFFFF) << 16)
#define LCD_CFG_PN_C_MULT_S_MASK                            (0xFFFF << 16)
#define LCD_CFG_PN_C_MULT_S_SHIFT                           (16)

// reg_1b4
#define LCD_CFG_PN_COS0(n)                                  (((n) & 0xFFFF) << 0)
#define LCD_CFG_PN_COS0_MASK                                (0xFFFF << 0)
#define LCD_CFG_PN_COS0_SHIFT                               (0)
#define LCD_CFG_PN_SIN0(n)                                  (((n) & 0xFFFF) << 16)
#define LCD_CFG_PN_SIN0_MASK                                (0xFFFF << 16)
#define LCD_CFG_PN_SIN0_SHIFT                               (16)

// reg_1b8
#define LCD_CFG_DUMB_ENA                                    (1 << 0)
#define LCD_CFG_PN_INV_PCLK                                 (1 << 1)
#define LCD_CFG_PN_INV_HSYNC                                (1 << 2)
#define LCD_CFG_PN_INV_VSYNC                                (1 << 3)
#define LCD_CFG_PN_INV_HENA                                 (1 << 4)
#define LCD_CFG_PN_INV_COMPSYNC                             (1 << 5)
#define LCD_CFG_PN_INV_COMPBLANK                            (1 << 6)
#define LCD_CFG_PN_REVERSE_RGB                              (1 << 7)
#define LCD_CFG_PN_BIASOUT                                  (1 << 8)
#define LCD_CFG_PN_NO_IOPAD                                 (1 << 9)
#define LCD_CFG_GRA_PMBURST                                 (1 << 11)
#define LCD_CFG_LCDGPIO_ENA(n)                              (((n) & 0xFF) << 12)
#define LCD_CFG_LCDGPIO_ENA_MASK                            (0xFF << 12)
#define LCD_CFG_LCDGPIO_ENA_SHIFT                           (12)
#define LCD_CFG_LCDGPIO_O(n)                                (((n) & 0xFF) << 20)
#define LCD_CFG_LCDGPIO_O_MASK                              (0xFF << 20)
#define LCD_CFG_LCDGPIO_O_SHIFT                             (20)
#define LCD_CFG_DUMBMODE(n)                                 (((n) & 0xF) << 28)
#define LCD_CFG_DUMBMODE_MASK                               (0xF << 28)
#define LCD_CFG_DUMBMODE_SHIFT                              (28)

// reg_1bc
#define LCD_CFG_IOPADMODE(n)                                (((n) & 0xF) << 0)
#define LCD_CFG_IOPADMODE_MASK                              (0xF << 0)
#define LCD_CFG_IOPADMODE_SHIFT                             (0)
#define LCD_CFG_CYC_BURST_LENGTH                            (1 << 4)
#define LCD_CFG_BOUNDARY                                    (1 << 5)
#define LCD_CFG_PN_CSC(n)                                   (((n) & 0x3) << 8)
#define LCD_CFG_PN_CSC_MASK                                 (0x3 << 8)
#define LCD_CFG_PN_CSC_SHIFT                                (8)
#define LCD_CFG_TV_CSC(n)                                   (((n) & 0x3) << 10)
#define LCD_CFG_TV_CSC_MASK                                 (0x3 << 10)
#define LCD_CFG_TV_CSC_SHIFT                                (10)
#define LCD_CFG_CMD_VM_ENA                                  (1 << 12)
#define LCD_CFG_DMA_VM_ENA                                  (1 << 13)
#define LCD_CFG_GRA_VM_ENA                                  (1 << 15)
#define LCD_CFG_TVD_VM_ENA                                  (1 << 17)
#define LCD_CFG_TVG_VM_ENA                                  (1 << 19)
#define LCD_CFG_SA_ENABLE                                   (1 << 20)
#define LCD_CFG_TVD_SA_CMSK                                 (1 << 22)
#define LCD_CFG_DMA_SA_CMSK                                 (1 << 23)
#define LCD_CFG_TVG_SA_YMSK                                 (1 << 24)
#define LCD_CFG_TVD_SA_VMSK                                 (1 << 25)
#define LCD_CFG_TVD_SA_UMSK                                 (1 << 26)
#define LCD_CFG_TVD_SA_YMSK                                 (1 << 27)
#define LCD_CFG_GRA_SA_YMSK                                 (1 << 28)
#define LCD_CFG_DMA_SA_VMSK                                 (1 << 29)
#define LCD_CFG_DMA_SA_UMSK                                 (1 << 30)
#define LCD_CFG_DMA_SA_YMSK                                 (1 << 31)

// reg_1c0
#define LCD_TVIF_FRAMEDONE_ENA                              (1 << 8)
#define LCD_TVG_FF_UNDERFLOW_ENA                            (1 << 9)
#define LCD_TVG_FRAME_IRQ1_ENA                              (1 << 10)
#define LCD_TVG_FRAME_IRQ0_ENA                              (1 << 11)
#define LCD_TVSYN_IRQ_ENA                                   (1 << 12)
#define LCD_TVD_FF_UNDERFLOW_ENA                            (1 << 13)
#define LCD_TVD_FRAME_IRQ1_ENA                              (1 << 14)
#define LCD_TVD_FRAME_IRQ0_ENA                              (1 << 15)
#define LCD_ERR_IRQ_ENA                                     (1 << 16)
#define LCD_PWRND_IRQ_ENA                                   (1 << 17)
#define LCD_SPI_IRQ_ENA                                     (1 << 18)
#define LCD_SLV_IRQ_ENA                                     (1 << 19)
#define LCD_HWC_FRAMEDONE_ENA                               (1 << 20)
#define LCD_TWC_FRAMEDONE_ENA                               (1 << 21)
#define LCD_DUMB_FRAMEDONE_ENA                              (1 << 22)
#define LCD_VSYNC_IRQ_ENA                                   (1 << 23)
#define LCD_TVC_FRAMEDONE_ENA                               (1 << 24)
#define LCD_GRA_FF_UNDERFLOW_ENA                            (1 << 25)
#define LCD_GRA_FRAME_IRQ1_ENA                              (1 << 26)
#define LCD_GRA_FRAME_IRQ0_ENA                              (1 << 27)
#define LCD_M2A_IRQ_ENA                                     (1 << 28)
#define LCD_DMA_FF_UNDERFLOW_ENA                            (1 << 29)
#define LCD_DMA_FRAME_IRQ1_ENA                              (1 << 30)
#define LCD_DMA_FRAME_IRQ0_ENA                              (1 << 31)

// reg_1c4
#define LCD_TVG_FF_EMPTY                                    (1 << 0)
#define LCD_TVD_FF_EMPTY                                    (1 << 1)
#define LCD_GRA_FF_EMPTY                                    (1 << 2)
#define LCD_DMA_FF_EMPTY                                    (1 << 3)
#define LCD_TVG_FRAME_CNT_0                                 (1 << 4)
#define LCD_TVD_FRAME_CNT_0                                 (1 << 5)
#define LCD_GRA_FRAME_CNT_0                                 (1 << 6)
#define LCD_DMA_FRAME_CNT_0                                 (1 << 7)
#define LCD_TVIF_FRAMEDONE                                  (1 << 8)
#define LCD_TVG_FF_UNDERFLOW                                (1 << 9)
#define LCD_TVG_FRAME_IRQ1                                  (1 << 10)
#define LCD_TVG_FRAME_IRQ0                                  (1 << 11)
#define LCD_TV_VSYNC_IRQ                                    (1 << 12)
#define LCD_TVD_FF_UNDERFLOW                                (1 << 13)
#define LCD_TVD_GRAME_IRQ1                                  (1 << 14)
#define LCD_TVD_GRAME_IRQ0                                  (1 << 15)
#define LCD_ERR_IRQ                                         (1 << 16)
#define LCD_PWRDN_IRQ                                       (1 << 17)
#define LCD_SPI_IRQ                                         (1 << 18)
#define LCD_SLV_IRQ                                         (1 << 19)
#define LCD_HWC_FRAMEDONE                                   (1 << 20)
#define LCD_TXC_FRAMEDONE                                   (1 << 21)
#define LCD_DUMB_FRAMEDONE                                  (1 << 22)
#define LCD_PN_VSYNC_IRQ                                    (1 << 23)
#define LCD_TVC_FRAMEDONE                                   (1 << 24)
#define LCD_GRA_FF_UNDERFLOW                                (1 << 25)
#define LCD_GRA_FRAME_IRQ1                                  (1 << 26)
#define LCD_GRA_FRAME_IRQ0                                  (1 << 27)
#define LCD_M2A_IRQ                                         (1 << 28)
#define LCD_DMA_FF_UNDERFLOW                                (1 << 29)
#define LCD_DMA_FRAME_IRQ1                                  (1 << 30)
#define LCD_DMA_FRAME_IRQ0                                  (1 << 31)

// reg_1c8
#define LCD_RSR(n)                                          (((n) & 0xFFFFFF) << 8)
#define LCD_RSR_MASK                                        (0xFFFFFF << 8)
#define LCD_RSR_SHIFT                                       (8)

// reg_1cc
#define LCD_CFG_GRA_CUTHPXL1(n)                             (((n) & 0xFFF) << 0)
#define LCD_CFG_GRA_CUTHPXL1_MASK                           (0xFFF << 0)
#define LCD_CFG_GRA_CUTHPXL1_SHIFT                          (0)
#define LCD_GRA_CUTCOLOR_3_0(n)                             (((n) & 0xF) << 12)
#define LCD_GRA_CUTCOLOR_3_0_MASK                           (0xF << 12)
#define LCD_GRA_CUTCOLOR_3_0_SHIFT                          (12)
#define LCD_CFG_GRA_CUTHPXL2(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_GRA_CUTHPXL2_MASK                           (0xFFF << 16)
#define LCD_CFG_GRA_CUTHPXL2_SHIFT                          (16)
#define LCD_GRA_CUTCOLOR_7_4(n)                             (((n) & 0xF) << 28)
#define LCD_GRA_CUTCOLOR_7_4_MASK                           (0xF << 28)
#define LCD_GRA_CUTCOLOR_7_4_SHIFT                          (28)

// reg_1d0
#define LCD_CFG_GRA_CUTVLN1(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_GRA_CUTVLN1_MASK                            (0xFFF << 0)
#define LCD_CFG_GRA_CUTVLN1_SHIFT                           (0)
#define LCD_GRA_CUTCOLOR_11_8(n)                            (((n) & 0xF) << 12)
#define LCD_GRA_CUTCOLOR_11_8_MASK                          (0xF << 12)
#define LCD_GRA_CUTCOLOR_11_8_SHIFT                         (12)
#define LCD_CFG_GRA_CUTVLN2(n)                              (((n) & 0xFFF) << 16)
#define LCD_CFG_GRA_CUTVLN2_MASK                            (0xFFF << 16)
#define LCD_CFG_GRA_CUTVLN2_SHIFT                           (16)
#define LCD_GRA_CUTCOLOR_15_12(n)                           (((n) & 0xF) << 28)
#define LCD_GRA_CUTCOLOR_15_12_MASK                         (0xF << 28)
#define LCD_GRA_CUTCOLOR_15_12_SHIFT                        (28)

// reg_1d4
#define LCD_CFG_TVG_CUTHPXL1(n)                             (((n) & 0xFFF) << 0)
#define LCD_CFG_TVG_CUTHPXL1_MASK                           (0xFFF << 0)
#define LCD_CFG_TVG_CUTHPXL1_SHIFT                          (0)
#define LCD_TVG_CUTCOLOR_3_0(n)                             (((n) & 0xF) << 12)
#define LCD_TVG_CUTCOLOR_3_0_MASK                           (0xF << 12)
#define LCD_TVG_CUTCOLOR_3_0_SHIFT                          (12)
#define LCD_CFG_TVG_CUTHPXL2(n)                             (((n) & 0xFFF) << 16)
#define LCD_CFG_TVG_CUTHPXL2_MASK                           (0xFFF << 16)
#define LCD_CFG_TVG_CUTHPXL2_SHIFT                          (16)
#define LCD_TVG_CUTCOLOR_7_4(n)                             (((n) & 0xF) << 28)
#define LCD_TVG_CUTCOLOR_7_4_MASK                           (0xF << 28)
#define LCD_TVG_CUTCOLOR_7_4_SHIFT                          (28)

// reg_1d8
#define LCD_CFG_TVG_CUTVLN1(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_TVG_CUTVLN1_MASK                            (0xFFF << 0)
#define LCD_CFG_TVG_CUTVLN1_SHIFT                           (0)
#define LCD_TVG_CUTCOLOR_11_8(n)                            (((n) & 0xF) << 12)
#define LCD_TVG_CUTCOLOR_11_8_MASK                          (0xF << 12)
#define LCD_TVG_CUTCOLOR_11_8_SHIFT                         (12)
#define LCD_CFG_TVG_CUTVLN2(n)                              (((n) & 0xFFF) << 16)
#define LCD_CFG_TVG_CUTVLN2_MASK                            (0xFFF << 16)
#define LCD_CFG_TVG_CUTVLN2_SHIFT                           (16)
#define LCD_TVG_CUTCOLOR_15_12(n)                           (((n) & 0xF) << 28)
#define LCD_TVG_CUTCOLOR_15_12_MASK                         (0xF << 28)
#define LCD_TVG_CUTCOLOR_15_12_SHIFT                        (28)

// reg_1dc
#define LCD_CFG_AHB_WRCNT(n)                                (((n) & 0x3) << 4)
#define LCD_CFG_AHB_WRCNT_MASK                              (0x3 << 4)
#define LCD_CFG_AHB_WRCNT_SHIFT                             (4)
#define LCD_CFG_AHB_RDCNT(n)                                (((n) & 0x3) << 6)
#define LCD_CFG_AHB_RDCNT_MASK                              (0x3 << 6)
#define LCD_CFG_AHB_RDCNT_SHIFT                             (6)
#define LCD_CFG_DMA_BURST0TO3(n)                            (((n) & 0x3) << 8)
#define LCD_CFG_DMA_BURST0TO3_MASK                          (0x3 << 8)
#define LCD_CFG_DMA_BURST0TO3_SHIFT                         (8)
#define LCD_CFG_GRA_BURST0TO3(n)                            (((n) & 0x3) << 10)
#define LCD_CFG_GRA_BURST0TO3_MASK                          (0x3 << 10)
#define LCD_CFG_GRA_BURST0TO3_SHIFT                         (10)
#define LCD_CFG_TVD_BURST0TO3(n)                            (((n) & 0x3) << 12)
#define LCD_CFG_TVD_BURST0TO3_MASK                          (0x3 << 12)
#define LCD_CFG_TVD_BURST0TO3_SHIFT                         (12)
#define LCD_CFG_TVG_BURST0TO3(n)                            (((n) & 0x3) << 14)
#define LCD_CFG_TVG_BURST0TO3_MASK                          (0x3 << 14)
#define LCD_CFG_TVG_BURST0TO3_SHIFT                         (14)
#define LCD_CFG_PN_SWAPATH_ENA                              (1 << 16)
#define LCD_CFG_PN_SWAPATH                                  (1 << 17)
#define LCD_CFG_TV_SWAPATH_ENA                              (1 << 18)
#define LCD_CFG_TV_SWAPATH                                  (1 << 19)
#define LCD_CFG_MERGE_SCLKTCLK                              (1 << 20)
#define LCD_CFG_T2S_S2TB                                    (1 << 21)
#define LCD_CFG_ALL2PNORTV(n)                               (((n) & 0x3) << 22)
#define LCD_CFG_ALL2PNORTV_MASK                             (0x3 << 22)
#define LCD_CFG_ALL2PNORTV_SHIFT                            (22)
#define LCD_CFG_MIPIMODE(n)                                 (((n) & 0xF) << 24)
#define LCD_CFG_MIPIMODE_MASK                               (0xF << 24)
#define LCD_CFG_MIPIMODE_SHIFT                              (24)
#define LCD_INVERT_IOPAD_DENA                               (1 << 28)
#define LCD_INVERT_IOPAD_PCLK                               (1 << 29)
#define LCD_INVERT_IOPAD_HSYNC                              (1 << 30)
#define LCD_INVERT_IOPAD_VSYNC                              (1 << 31)

// reg_1e0
#define LCD_CFG_SQULN1_ENA                                  (1 << 0)
#define LCD_CFG_SQULN1_SIZE(n)                              (((n) & 0x1F) << 1)
#define LCD_CFG_SQULN1_SIZE_MASK                            (0x1F << 1)
#define LCD_CFG_SQULN1_SIZE_SHIFT                           (1)
#define LCD_CFG_SQULN1_SA(n)                                (((n) & 0x3FFFFFF) << 6)
#define LCD_CFG_SQULN1_SA_MASK                              (0x3FFFFFF << 6)
#define LCD_CFG_SQULN1_SA_SHIFT                             (6)

// reg_1e4
#define LCD_CFG_SQULN2_ENA                                  (1 << 0)
#define LCD_CFG_SQULN2_SIZE(n)                              (((n) & 0x1F) << 1)
#define LCD_CFG_SQULN2_SIZE_MASK                            (0x1F << 1)
#define LCD_CFG_SQULN2_SIZE_SHIFT                           (1)
#define LCD_CFG_SQULN2_SA(n)                                (((n) & 0x3FFFFFF) << 6)
#define LCD_CFG_SQULN2_SA_MASK                              (0x3FFFFFF << 6)
#define LCD_CFG_SQULN2_SA_SHIFT                             (6)

// reg_1e8
#define LCD_CFG_OVTOP(n)                                    (((n) & 0x3) << 0)
#define LCD_CFG_OVTOP_MASK                                  (0x3 << 0)
#define LCD_CFG_OVTOP_SHIFT                                 (0)
#define LCD_CFG_OVNXT(n)                                    (((n) & 0x3) << 2)
#define LCD_CFG_OVNXT_MASK                                  (0x3 << 2)
#define LCD_CFG_OVNXT_SHIFT                                 (2)
#define LCD_CFG_OVTOP_TVC                                   (1 << 4)
#define LCD_CFG_DMATVD_AMOD(n)                              (((n) & 0x3) << 8)
#define LCD_CFG_DMATVD_AMOD_MASK                            (0x3 << 8)
#define LCD_CFG_DMATVD_AMOD_SHIFT                           (8)
#define LCD_CFG_DMATVG_AMOD(n)                              (((n) & 0x3) << 10)
#define LCD_CFG_DMATVG_AMOD_MASK                            (0x3 << 10)
#define LCD_CFG_DMATVG_AMOD_SHIFT                           (10)
#define LCD_CFG_GRATVD_AMOD(n)                              (((n) & 0x3) << 12)
#define LCD_CFG_GRATVD_AMOD_MASK                            (0x3 << 12)
#define LCD_CFG_GRATVD_AMOD_SHIFT                           (12)
#define LCD_CFG_GRATVG_AMOD(n)                              (((n) & 0x3) << 14)
#define LCD_CFG_GRATVG_AMOD_MASK                            (0x3 << 14)
#define LCD_CFG_GRATVG_AMOD_SHIFT                           (14)
#define LCD_CFG_VSMTH_DMATVD(n)                             (((n) & 0x3) << 16)
#define LCD_CFG_VSMTH_DMATVD_MASK                           (0x3 << 16)
#define LCD_CFG_VSMTH_DMATVD_SHIFT                          (16)
#define LCD_CFG_VSMTH_GRATVG(n)                             (((n) & 0x3) << 18)
#define LCD_CFG_VSMTH_GRATVG_MASK                           (0x3 << 18)
#define LCD_CFG_VSMTH_GRATVG_SHIFT                          (18)
#define LCD_CFG_DMA_2ZMDN                                   (1 << 20)
#define LCD_CFG_GRA_2ZMDN                                   (1 << 21)
#define LCD_CFG_TVD_2ZMDN                                   (1 << 22)
#define LCD_CFG_TVG_2ZMDN                                   (1 << 23)

// reg_1ec
#define LCD_DITHER_EN_PN                                    (1 << 0)
#define LCD_DITHER_4X8_PN                                   (1 << 1)
#define LCD_DITHER_MODE_PN(n)                               (((n) & 0x7) << 4)
#define LCD_DITHER_MODE_PN_MASK                             (0x7 << 4)
#define LCD_DITHER_MODE_PN_SHIFT                            (4)
#define LCD_DITHER_EN_TV                                    (1 << 8)
#define LCD_DITHER_4X8_TV                                   (1 << 9)
#define LCD_DITHER_MODE_TV(n)                               (((n) & 0x7) << 12)
#define LCD_DITHER_MODE_TV_MASK                             (0x7 << 12)
#define LCD_DITHER_MODE_TV_SHIFT                            (12)
#define LCD_DITHER_TABLE_INDEX_SEL(n)                       (((n) & 0x3) << 16)
#define LCD_DITHER_TABLE_INDEX_SEL_MASK                     (0x3 << 16)
#define LCD_DITHER_TABLE_INDEX_SEL_SHIFT                    (16)

// reg_1f0
#define LCD_DITHER_TBL_DATA(n)                              (((n) & 0xFFFFFFFF) << 0)
#define LCD_DITHER_TBL_DATA_MASK                            (0xFFFFFFFF << 0)
#define LCD_DITHER_TBL_DATA_SHIFT                           (0)

// reg_1f4
#define LCD_DSI1_SEL                                        (1 << 0)
#define LCD_DSI2_SEL                                        (1 << 1)
#define LCD_MASTER_ENH_PN                                   (1 << 4)
#define LCD_MASTER_ENH_TV                                   (1 << 5)
#define LCD_MASTER_ENV_PN                                   (1 << 6)
#define LCD_MASTER_ENV_TV                                   (1 << 7)
#define LCD_DSI_START_PN_SEL                                (1 << 8)
#define LCD_DSI_START_TV_SEL                                (1 << 9)
#define LCD_HSTART_PN_SEL                                   (1 << 10)
#define LCD_VSTART_PN_SEL                                   (1 << 11)
#define LCD_HSTART_TV_SEL                                   (1 << 12)
#define LCD_VSTART_TV_SEL                                   (1 << 13)
#define LCD_CFG_RTC_DSI(n)                                  (((n) & 0x3) << 14)
#define LCD_CFG_RTC_DSI_MASK                                (0x3 << 14)
#define LCD_CFG_RTC_DSI_SHIFT                               (14)
#define LCD_CFG_WTC_DSI(n)                                  (((n) & 0x3) << 16)
#define LCD_CFG_WTC_DSI_MASK                                (0x3 << 16)
#define LCD_CFG_WTC_DSI_SHIFT                               (16)
#define LCD_CFG_PDWN_DSI                                    (1 << 18)

// reg_1f8
#define LCD_SPI_HW_CTRL                                     (1 << 0)
#define LCD_SMPN_SWAP_RB                                    (1 << 1)
#define LCD_SPI_2LN_MODE                                    (1 << 2)
#define LCD_SPI_3LINE_MODE                                  (1 << 3)
#define LCD_SMPN2SPI_MODE(n)                                (((n) & 0x3) << 4)
#define LCD_SMPN2SPI_MODE_MASK                              (0x3 << 4)
#define LCD_SMPN2SPI_MODE_SHIFT                             (4)
#define LCD_SPI_4LN_MODE                                    (1 << 6)

// reg_200
#define LCD_WDMA_ENA                                        (1 << 0)
#define LCD_CFG_WDMA_SEL_DSI                                (1 << 1)
#define LCD_WDMA_PIX_FMT(n)                                 (((n) & 0x3) << 4)
#define LCD_WDMA_PIX_FMT_MASK                               (0x3 << 4)
#define LCD_WDMA_PIX_FMT_SHIFT                              (4)
#define LCD_WDMA_BURST_LEN(n)                               (((n) & 0x1F) << 8)
#define LCD_WDMA_BURST_LEN_MASK                             (0x1F << 8)
#define LCD_WDMA_BURST_LEN_SHIFT                            (8)
#define LCD_WDMA_IMG_PITCH(n)                               (((n) & 0xFFFF) << 16)
#define LCD_WDMA_IMG_PITCH_MASK                             (0xFFFF << 16)
#define LCD_WDMA_IMG_PITCH_SHIFT                            (16)

// reg_204
#define LCD_WDMA_IMG_WIDTH(n)                               (((n) & 0x1FFF) << 0)
#define LCD_WDMA_IMG_WIDTH_MASK                             (0x1FFF << 0)
#define LCD_WDMA_IMG_WIDTH_SHIFT                            (0)
#define LCD_WDMA_IMG_HEIGHT(n)                              (((n) & 0xFFF) << 16)
#define LCD_WDMA_IMG_HEIGHT_MASK                            (0xFFF << 16)
#define LCD_WDMA_IMG_HEIGHT_SHIFT                           (16)

// reg_208
#define LCD_WDMA_BASE_ADDR(n)                               (((n) & 0xFFFFFFFF) << 0)
#define LCD_WDMA_BASE_ADDR_MASK                             (0xFFFFFFFF << 0)
#define LCD_WDMA_BASE_ADDR_SHIFT                            (0)

// reg_20c
#define LCD_DMAC_CTRL(n)                                    (((n) & 0xFFFFF) << 0)
#define LCD_DMAC_CTRL_MASK                                  (0xFFFFF << 0)
#define LCD_DMAC_CTRL_SHIFT                                 (0)

// reg_210
#define LCD_CFG_VSYNC_TRIG_DISABLE_S                        (1 << 0)
#define LCD_CFG_VSYNC_TRIG_DISABLE_A                        (1 << 1)
#define LCD_CFG_TE_BYPASS                                   (1 << 2)
#define LCD_CFG_TE_SEL                                      (1 << 3)
#define LCD_CFG_EDGE_SEL                                    (1 << 4)
#define LCD_CFG_TE_MODE                                     (1 << 5)
#define LCD_CFG_NFRAME_ACTIVE(n)                            (((n) & 0xFF) << 6)
#define LCD_CFG_NFRAME_ACTIVE_MASK                          (0xFF << 6)
#define LCD_CFG_NFRAME_ACTIVE_SHIFT                         (6)
#define LCD_CFG_EXTRA_DELAY(n)                              (((n) & 0x3FF) << 14)
#define LCD_CFG_EXTRA_DELAY_MASK                            (0x3FF << 14)
#define LCD_CFG_EXTRA_DELAY_SHIFT                           (14)
#define LCD_CFG_TE_CLR                                      (1 << 24)
#define LCD_CFG_TE_MASK                                     (1 << 25)
#define LCD_CFG_DSI_DR                                      (1 << 26)
#define LCD_CFG_BACKLIGHT_EN                                (1 << 27)
#define LCD_CFG_BACKLIGHT_DUMB_MASK                         (1 << 28)
#define LCD_CFG_REG_GEN_FRAME                               (1 << 29)
#define LCD_CFG_DSI_RD_MEM                                  (1 << 30)
#define LCD_CFG_DSI_SOURCE_SEL                              (1 << 31)

// reg_214
#define LCD_CFG_HSYNC_LENGTH(n)                             (((n) & 0xFFFF) << 0)
#define LCD_CFG_HSYNC_LENGTH_MASK                           (0xFFFF << 0)
#define LCD_CFG_HSYNC_LENGTH_SHIFT                          (0)
#define LCD_CFG_DEL_NLINE(n)                                (((n) & 0x3FF) << 16)
#define LCD_CFG_DEL_NLINE_MASK                              (0x3FF << 16)
#define LCD_CFG_DEL_NLINE_SHIFT                             (16)
#define LCD_CFG_HWC_ENA                                     (1 << 26)
#define LCD_CFG_HWC_1BITENA                                 (1 << 27)
#define LCD_CFG_HWC_1BITMOD                                 (1 << 28)
#define LCD_CFG_SPI_CMD_START                               (1 << 29)
#define LCD_CFG_DSI_RD_MEM_CMD                              (1 << 30)
#define LCD_CFG_TE_INV                                      (1 << 31)

// reg_218
#define LCD_CFG_STBY_LENGTH(n)                              (((n) & 0xFFF) << 0)
#define LCD_CFG_STBY_LENGTH_MASK                            (0xFFF << 0)
#define LCD_CFG_STBY_LENGTH_SHIFT                           (0)
#define LCD_CFG_VSYNC_START_LINE(n)                         (((n) & 0xFF) << 12)
#define LCD_CFG_VSYNC_START_LINE_MASK                       (0xFF << 12)
#define LCD_CFG_VSYNC_START_LINE_SHIFT                      (12)
#define LCD_CFG_VSYNC_END_LINE(n)                           (((n) & 0xFF) << 20)
#define LCD_CFG_VSYNC_END_LINE_MASK                         (0xFF << 20)
#define LCD_CFG_VSYNC_END_LINE_SHIFT                        (20)

// reg_21c
#define LCD_CFG_H_FRONT_PORCH_SMPN(n)                       (((n) & 0xFFF) << 0)
#define LCD_CFG_H_FRONT_PORCH_SMPN_MASK                     (0xFFF << 0)
#define LCD_CFG_H_FRONT_PORCH_SMPN_SHIFT                    (0)
#define LCD_CFG_H_BACK_PORCH_SMPN(n)                        (((n) & 0xFFF) << 12)
#define LCD_CFG_H_BACK_PORCH_SMPN_MASK                      (0xFFF << 12)
#define LCD_CFG_H_BACK_PORCH_SMPN_SHIFT                     (12)
#define LCD_CFG_VSYNC_NLINE(n)                              (((n) & 0xFF) << 24)
#define LCD_CFG_VSYNC_NLINE_MASK                            (0xFF << 24)
#define LCD_CFG_VSYNC_NLINE_SHIFT                           (24)

// reg_220
#define LCD_CFG_VSYNC_START_PIX(n)                          (((n) & 0xFFFF) << 0)
#define LCD_CFG_VSYNC_START_PIX_MASK                        (0xFFFF << 0)
#define LCD_CFG_VSYNC_START_PIX_SHIFT                       (0)
#define LCD_CFG_VSYNC_END_PIX(n)                            (((n) & 0xFFFF) << 16)
#define LCD_CFG_VSYNC_END_PIX_MASK                          (0xFFFF << 16)
#define LCD_CFG_VSYNC_END_PIX_SHIFT                         (16)

// reg_224
#define LCD_GEN_FRAME_START(n)                              (((n) & 0xFFFFFFFF) << 0)
#define LCD_GEN_FRAME_START_MASK                            (0xFFFFFFFF << 0)
#define LCD_GEN_FRAME_START_SHIFT                           (0)

// reg_228
#define LCD_CFG_FRAME_HALT_EN                               (1 << 0)
#define LCD_CFG_FRAME_HALT                                  (1 << 1)
#define LCD_CFG_TEST_PATTERN_EN                             (1 << 2)
#define LCD_CFG_PATTERN_MODE(n)                             (((n) & 0x7F) << 3)
#define LCD_CFG_PATTERN_MODE_MASK                           (0x7F << 3)
#define LCD_CFG_PATTERN_MODE_SHIFT                          (3)
#define LCD_CFG_PATTERN_PIX_NUM(n)                          (((n) & 0x7FF) << 10)
#define LCD_CFG_PATTERN_PIX_NUM_MASK                        (0x7FF << 10)
#define LCD_CFG_PATTERN_PIX_NUM_SHIFT                       (10)
#define LCD_CFG_PATTERN_RGB_ORDER(n)                        (((n) & 0x7) << 21)
#define LCD_CFG_PATTERN_RGB_ORDER_MASK                      (0x7 << 21)
#define LCD_CFG_PATTERN_RGB_ORDER_SHIFT                     (21)
#define LCD_CFG_PATTERN_IS_CIR                              (1 << 24)
#define LCD_CFG_DSI_DATA_SWAP(n)                            (((n) & 0x7) << 25)
#define LCD_CFG_DSI_DATA_SWAP_MASK                          (0x7 << 25)
#define LCD_CFG_DSI_DATA_SWAP_SHIFT                         (25)
#define LCD_CFG_DSI_RGB888                                  (1 << 28)
#define LCD_CFG_DSI_RGB666                                  (1 << 29)
#define LCD_CFG_DSI_RGB565                                  (1 << 30)
#define LCD_CFG_DSI_RGB101010                               (1 << 31)

// reg_22c
#define LCD_CFG_TXDATA_HEAD_24B(n)                          (((n) & 0xFFFFFF) << 0)
#define LCD_CFG_TXDATA_HEAD_24B_MASK                        (0xFFFFFF << 0)
#define LCD_CFG_TXDATA_HEAD_24B_SHIFT                       (0)
#define LCD_CFG_SPI_HEAD_TYPE(n)                            (((n) & 0x3) << 24)
#define LCD_CFG_SPI_HEAD_TYPE_MASK                          (0x3 << 24)
#define LCD_CFG_SPI_HEAD_TYPE_SHIFT                         (24)
#define LCD_CFG_USE_FRAME_HEAD                              (1 << 26)
#define LCD_CFG_TXBIT_MINUS1                                (1 << 27)
#define LCD_CFG_SPI_4LN_888                                 (1 << 28)
#define LCD_CFG_SPI_4LN_666                                 (1 << 29)
#define LCD_CFG_SPI_1LN_RGB666_ORDER                        (1 << 30)
#define LCD_CFG_SPI_4LN_565                                 (1 << 31)

// reg_230
#define LCD_CFG_USE_MMU                                     (1 << 0)
#define LCD_CFG_MMU_ENA                                     (1 << 1)
#define LCD_CFG_MMU_BYPASS                                  (1 << 2)
#define LCD_CFG_SPI_DCX_DR                                  (1 << 3)
#define LCD_CFG_SPI_DCX                                     (1 << 4)
#define LCD_CFG_SPI_DCX_OENB                                (1 << 5)
#define LCD_CFG_SPI_XCS_DR                                  (1 << 6)
#define LCD_CFG_SPI_XCS                                     (1 << 7)
#define LCD_CFG_SPI_HEAD_NUM(n)                             (((n) & 0x3F) << 8)
#define LCD_CFG_SPI_HEAD_NUM_MASK                           (0x3F << 8)
#define LCD_CFG_SPI_HEAD_NUM_SHIFT                          (8)

// reg_234
#define LCD_CFG_DMA_WDATA_H(n)                              (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_DMA_WDATA_H_MASK                            (0xFFFFFFFF << 0)
#define LCD_CFG_DMA_WDATA_H_SHIFT                           (0)

// reg_238
#define LCD_CFG_DMA_WDATA_L(n)                              (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_DMA_WDATA_L_MASK                            (0xFFFFFFFF << 0)
#define LCD_CFG_DMA_WDATA_L_SHIFT                           (0)

// reg_23c
#define LCD_CFG_GRA_WDATA_H(n)                              (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_GRA_WDATA_H_MASK                            (0xFFFFFFFF << 0)
#define LCD_CFG_GRA_WDATA_H_SHIFT                           (0)

// reg_240
#define LCD_CFG_GRA_WDATA_L(n)                              (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_GRA_WDATA_L_MASK                            (0xFFFFFFFF << 0)
#define LCD_CFG_GRA_WDATA_L_SHIFT                           (0)

// reg_244
#define LCD_CFG_GRA2_WDATA_H(n)                             (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_GRA2_WDATA_H_MASK                           (0xFFFFFFFF << 0)
#define LCD_CFG_GRA2_WDATA_H_SHIFT                          (0)

// reg_248
#define LCD_CFG_GRA2_WDATA_L(n)                             (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_GRA2_WDATA_L_MASK                           (0xFFFFFFFF << 0)
#define LCD_CFG_GRA2_WDATA_L_SHIFT                          (0)

// reg_24c
#define LCD_CFG_DMA_MAP_ADDR(n)                             (((n) & 0x1FF) << 0)
#define LCD_CFG_DMA_MAP_ADDR_MASK                           (0x1FF << 0)
#define LCD_CFG_DMA_MAP_ADDR_SHIFT                          (0)
#define LCD_CFG_GRA_MAP_ADDR(n)                             (((n) & 0x1FF) << 9)
#define LCD_CFG_GRA_MAP_ADDR_MASK                           (0x1FF << 9)
#define LCD_CFG_GRA_MAP_ADDR_SHIFT                          (9)
#define LCD_CFG_GRA2_MAP_ADDR(n)                            (((n) & 0x1FF) << 18)
#define LCD_CFG_GRA2_MAP_ADDR_MASK                          (0x1FF << 18)
#define LCD_CFG_GRA2_MAP_ADDR_SHIFT                         (18)

// reg_250
#define LCD_CFG_MMU_UNVALID_DATA(n)                         (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_MMU_UNVALID_DATA_MASK                       (0xFFFFFFFF << 0)
#define LCD_CFG_MMU_UNVALID_DATA_SHIFT                      (0)

// reg_254
#define LCD_CFG_TE_DB_TARGET(n)                             (((n) & 0xFF) << 0)
#define LCD_CFG_TE_DB_TARGET_MASK                           (0xFF << 0)
#define LCD_CFG_TE_DB_TARGET_SHIFT                          (0)
#define LCD_CFG_TE_DB_BYPASS                                (1 << 8)
#define LCD_CFG_TE_USE_SW                                   (1 << 9)

#if 0
// reg_258
#define LCD_CFG_FRAME_VALID(n)                              (((n) & 0xFFFFFFFF) << 0)
#define LCD_CFG_FRAME_VALID_MASK                            (0xFFFFFFFF << 0)
#define LCD_CFG_FRAME_VALID_SHIFT                           (0)
#endif

// reg_260
#define LCD_CFG_TVD_ENA                                     (1 << 0)
#define LCD_CFG_YUV2RGB_TVD                                 (1 << 1)
#define LCD_CFG_TVD_SWAPYU                                  (1 << 2)
#define LCD_CFG_TVD_SWAPUV                                  (1 << 3)
#define LCD_CFG_TVD_SWAPRB                                  (1 << 4)
#define LCD_CFG_TVD_TSTMODE                                 (1 << 5)
#define LCD_CFG_TVD_HSMOOTH                                 (1 << 6)
#define LCD_CFG_TVD_FTOGGLE                                 (1 << 7)
#define LCD_CFG_TVDFORMAT(n)                                (((n) & 0xF) << 8)
#define LCD_CFG_TVDFORMAT_MASK                              (0xF << 8)
#define LCD_CFG_TVDFORMAT_SHIFT                             (8)
#define LCD_FORCE_BLANKCOLOR                                (1 << 24)
#define LCD_DLY_CS_ENA                                      (1 << 25)
#define LCD_CFG_ARBFAST_ENA                                 (1 << 27)
#define LCD_CFG_PN_PALETTE_ENA                              (1 << 28)
#define LCD_CFG_PN_CBSH_ENA                                 (1 << 29)
#define LCD_CFG_PN_GAMMA_ENA                                (1 << 30)
#define LCD_CFG_PN_NOBLENDING                               (1 << 31)

// reg_264
#define LCD_CFG_GRA_ENA                                     (1 << 0)
#define LCD_CFG_YUV2RGB_GRA                                 (1 << 1)
#define LCD_CFG_GRA_SWAPYU                                  (1 << 2)
#define LCD_CFG_GRA_SWAPUV                                  (1 << 3)
#define LCD_CFG_GRA_SWAPRB                                  (1 << 4)
#define LCD_CFG_GRA_TSTMODE                                 (1 << 5)
#define LCD_CFG_GRA_HSMOOTH                                 (1 << 6)
#define LCD_CFG_GRA_FTOGGLE                                 (1 << 7)
#define LCD_CFG_GRAFORMAT(n)                                (((n) & 0xF) << 8)
#define LCD_CFG_GRAFORMAT_MASK                              (0xF << 8)
#define LCD_CFG_GRAFORMAT_SHIFT                             (8)

#endif

