{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695839592783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695839592783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 15:33:12 2023 " "Processing started: Wed Sep 27 15:33:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695839592783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695839592783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_adder -c DE10_LITE_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_adder -c DE10_LITE_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695839592783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695839593039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695839593039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fadder-concorrente " "Found design unit 1: fadder-concorrente" {  } { { "src/fadder.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_adder/src/fadder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695839599301 ""} { "Info" "ISGN_ENTITY_NAME" "1 fadder " "Found entity 1: fadder" {  } { { "src/fadder.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_adder/src/fadder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695839599301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695839599301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE_adder-modular " "Found design unit 1: DE10_LITE_adder-modular" {  } { { "src/adder.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_adder/src/adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695839599301 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/adder.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_adder/src/adder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695839599301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695839599301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de10_lite_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/de10_lite_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE_adder-top " "Found design unit 1: DE10_LITE_adder-top" {  } { { "src/DE10_LITE_adder.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_adder/src/DE10_LITE_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695839599301 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_adder " "Found entity 1: DE10_LITE_adder" {  } { { "src/DE10_LITE_adder.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_adder/src/DE10_LITE_adder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695839599301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695839599301 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "A adder.vhd(16) " "VHDL error at adder.vhd(16): object \"A\" is used but not declared" {  } { { "src/adder.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_adder/src/adder.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1695839599301 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "B adder.vhd(16) " "VHDL error at adder.vhd(16): object \"B\" is used but not declared" {  } { { "src/adder.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_adder/src/adder.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1695839599301 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "RESULT adder.vhd(16) " "VHDL error at adder.vhd(16): object \"RESULT\" is used but not declared" {  } { { "src/adder.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_adder/src/adder.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1695839599301 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out s adder.vhd(16) " "VHDL error at adder.vhd(16): cannot associate formal port \"s\" of mode \"out\" with an expression" {  } { { "src/adder.vhd" "" { Text "C:/Users/11734490/Documents/SEL0606_2/DE10_LITE_adder/src/adder.vhd" 16 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1695839599301 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695839599407 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 27 15:33:19 2023 " "Processing ended: Wed Sep 27 15:33:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695839599407 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695839599407 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695839599407 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695839599407 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695839599966 ""}
