
---------- Begin Simulation Statistics ----------
final_tick                                23497312500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    251                       # Simulator instruction rate (inst/s)
host_mem_usage                                8777064                       # Number of bytes of host memory used
host_op_rate                                      257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33062.63                       # Real time elapsed on the host
host_tick_rate                                 597300                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8284139                       # Number of instructions simulated
sim_ops                                       8489877                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019748                       # Number of seconds simulated
sim_ticks                                 19748299375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.398355                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  415628                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               426730                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                546                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3472                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            422403                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3274                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4566                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1292                       # Number of indirect misses.
system.cpu.branchPred.lookups                  446430                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8029                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          746                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2641350                       # Number of instructions committed
system.cpu.committedOps                       2681697                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.383117                       # CPI: cycles per instruction
system.cpu.discardedOps                          9380                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1341601                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             85657                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           821686                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2708387                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295585                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      546                       # number of quiesce instructions executed
system.cpu.numCycles                          8935995                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       546                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1750726     65.28%     65.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1197      0.04%     65.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91430      3.41%     68.74% # Class of committed instruction
system.cpu.op_class_0::MemWrite                838344     31.26%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2681697                       # Class of committed instruction
system.cpu.quiesceCycles                     22661284                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6227608                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        776059                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              245593                       # Transaction distribution
system.membus.trans_dist::ReadResp             246187                       # Transaction distribution
system.membus.trans_dist::WriteReq             147401                       # Transaction distribution
system.membus.trans_dist::WriteResp            147401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          309                       # Transaction distribution
system.membus.trans_dist::WriteClean               62                       # Transaction distribution
system.membus.trans_dist::CleanEvict              258                       # Transaction distribution
system.membus.trans_dist::ReadExReq               177                       # Transaction distribution
system.membus.trans_dist::ReadExResp              178                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           342                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       387357                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        387357                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       776284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       787601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       774714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       774714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1562874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        55808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12626                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        74226                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24790508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24790508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24880862                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1168703                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004032                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1168684    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1168703                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1975511492                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11429625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              508062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2305000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9172865                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1500954955                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1265250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       528838                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       528838                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8986                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1552384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1576960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1695628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8338                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12626                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24838144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25231360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26998590                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2804147250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             14.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2283848349                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1486534000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3318564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2488923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3318564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9126052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3318564                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2488923                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5807487                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3318564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5807487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5807487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14933539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2488923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5807487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8296411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2488923                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       855770                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3344693                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2488923                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8296411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       855770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11641104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       245021                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       245021                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       142336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       142336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       763904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       774714                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24444928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24790508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       482078                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       482078    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       482078                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1127182750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1367428000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1628316413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13274257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19911385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1661502055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     33185642                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33236280                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     66421922                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1661502055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     46510537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19911385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1727923977                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8781824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26935296                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16056320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     26148864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       274432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4683776                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       501760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3024896                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29867078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    889375215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    444687607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1363929900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    511058892                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    813048237                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1324107130                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29867078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1400434107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1257735845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2688037030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          271                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       816678                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        61575                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         878253                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       816678                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       816678                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       816678                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        61575                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        878253                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15663104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15713068                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9133248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       244736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              245522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          371                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       137216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142707                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        50637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    793136852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       855770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1623633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             795666893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1202331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13274257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    444687607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3318564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            462482760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1202331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     13324894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1237824460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3318564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       855770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1623633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1258149653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    381735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448400000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              446672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151948                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      245521                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     142707                       # Number of write requests accepted
system.mem_ctrls.readBursts                    245521                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   142707                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8917                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7933843635                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1226520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14373073635                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32342.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58592.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       217                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   228768                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  132851                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                245520                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               142707                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  216295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    436                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.625455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.627682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.979590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          656      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          659      2.50%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          397      1.50%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          379      1.44%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          432      1.64%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          387      1.47%     11.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          436      1.65%     12.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          423      1.60%     14.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22631     85.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26400                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     778.806349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    978.191571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           180     57.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.32%     57.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           39     12.38%     69.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      1.59%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           81     25.71%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.32%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.63%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      1.59%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     453.057143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    144.814243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.526312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            135     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      4.44%     47.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      4.44%     51.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      2.54%     54.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.63%     54.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.95%     55.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.63%     56.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.63%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.95%     58.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.32%     58.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.32%     58.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.32%     59.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.32%     59.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      3.81%     63.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     36.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15699456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9133632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15713004                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9133248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       462.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    795.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    462.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19747986875                       # Total gap between requests
system.mem_ctrls.avgGap                      50866.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15649216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8780736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 50637.271646080662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 792433601.640191912651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 855769.890818763175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1620392.692674581194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1276869.441827570088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13274256.938390169293                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 444632514.084519743919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3318564.234597542323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       244736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          371                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       137216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1242345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14325436820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23098085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23296385                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11529408625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5477043125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 365318732750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    580737875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     62117.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58534.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     87162.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46592.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31076573.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1337168.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2662362.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    567126.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14079522905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1068270000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4603161595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1092                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     25940493.360806                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    155510066.953192                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          546    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1054500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9333803125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14163509375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1413880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1413880                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1413880                       # number of overall hits
system.cpu.icache.overall_hits::total         1413880                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10946875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10946875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10946875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10946875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1414132                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1414132                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1414132                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1414132                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000178                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000178                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000178                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000178                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.980159                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.980159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.980159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.980159                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10550625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10550625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10550625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10550625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41867.559524                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41867.559524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41867.559524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41867.559524                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1413880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1413880                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10946875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10946875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1414132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1414132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.980159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.980159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10550625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10550625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41867.559524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41867.559524                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           382.302150                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              853489                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                55                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15517.981818                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   382.302150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.746684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.746684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2828516                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2828516                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       150722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           150722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       150722                       # number of overall hits
system.cpu.dcache.overall_hits::total          150722                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          667                       # number of overall misses
system.cpu.dcache.overall_misses::total           667                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52328250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52328250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52328250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52328250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       151389                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       151389                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       151389                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       151389                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004406                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004406                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78453.148426                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78453.148426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78453.148426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78453.148426                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          309                       # number of writebacks
system.cpu.dcache.writebacks::total               309                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5637                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5637                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40612250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40612250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40612250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40612250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12426750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12426750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003428                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003428                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78250.963391                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78250.963391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78250.963391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78250.963391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2204.497073                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2204.497073                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    512                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        92665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           92665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28449250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28449250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        93029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        93029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78157.280220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78157.280220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          572                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          572                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27151375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27151375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12426750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12426750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79389.985380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79389.985380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21725.087413                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21725.087413                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23879000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23879000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78808.580858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78808.580858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13460875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13460875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76050.141243                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76050.141243                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       387357                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       387357                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4055718375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4055718375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10470.233854                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10470.233854                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        49040                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        49040                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       338317                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       338317                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3895540492                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3895540492                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11514.468655                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11514.468655                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           480.976089                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               574                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.693380                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   480.976089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.939406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.939406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3704932                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3704932                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23497312500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23497465000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    251                       # Simulator instruction rate (inst/s)
host_mem_usage                                8777064                       # Number of bytes of host memory used
host_op_rate                                      257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33062.72                       # Real time elapsed on the host
host_tick_rate                                 597303                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8284148                       # Number of instructions simulated
sim_ops                                       8489892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019748                       # Number of seconds simulated
sim_ticks                                 19748451875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.397911                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  415630                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               426734                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                547                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3474                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            422403                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3274                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4566                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1292                       # Number of indirect misses.
system.cpu.branchPred.lookups                  446436                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8031                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          746                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2641359                       # Number of instructions committed
system.cpu.committedOps                       2681712                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.383197                       # CPI: cycles per instruction
system.cpu.discardedOps                          9387                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1341618                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             85657                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           821689                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2708582                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295578                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      546                       # number of quiesce instructions executed
system.cpu.numCycles                          8936239                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       546                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1750734     65.28%     65.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1197      0.04%     65.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91436      3.41%     68.74% # Class of committed instruction
system.cpu.op_class_0::MemWrite                838344     31.26%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2681712                       # Class of committed instruction
system.cpu.quiesceCycles                     22661284                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6227657                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        776063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              245593                       # Transaction distribution
system.membus.trans_dist::ReadResp             246189                       # Transaction distribution
system.membus.trans_dist::WriteReq             147401                       # Transaction distribution
system.membus.trans_dist::WriteResp            147401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          310                       # Transaction distribution
system.membus.trans_dist::WriteClean               62                       # Transaction distribution
system.membus.trans_dist::CleanEvict              259                       # Transaction distribution
system.membus.trans_dist::ReadExReq               177                       # Transaction distribution
system.membus.trans_dist::ReadExResp              178                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           344                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       387357                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        387357                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       776290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       787607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       774714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       774714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1562880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        56000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12626                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        74418                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24790508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24790508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24881054                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1168705                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004032                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1168686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1168705                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1975521367                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11429625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              508062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2305000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9184365                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1500954955                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1265250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       528838                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       528838                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8986                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1552384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1576960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1695628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8338                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12626                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24838144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25231360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26998590                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2804147250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             14.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2283848349                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1486534000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3318539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2488904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3318539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9125981                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3318539                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2488904                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5807443                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3318539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5807443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5807443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14933424                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2488904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5807443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8296347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2488904                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       855763                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3344667                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2488904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8296347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       855763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11641014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       245021                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       245021                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       142336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       142336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       763904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       774714                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24444928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24790508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       482078                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       482078    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       482078                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1127182750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1367428000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1628303839                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13274154                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19911232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1661489225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     33185386                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33236023                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     66421409                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1661489225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     46510177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19911232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1727910634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8781824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26935296                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16056320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     26148864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       274432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4683776                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       501760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3024896                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29866847                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    889368347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    444684174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1363919368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    511054946                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    813041959                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1324096905                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29866847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1400423293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1257726133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2688016273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          271                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       816672                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        61574                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         878246                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       816672                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       816672                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       816672                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        61574                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        878246                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15663104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15713196                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9133312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       244736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              245524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       137216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142708                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        50637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    793130727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       855763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1630102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             795667230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1205563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13274154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    444684174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3318539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            462482429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1205563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     13324791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1237814901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3318539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       855763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1630102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1258149659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    381735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448400000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              446677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151948                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      245523                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     142708                       # Number of write requests accepted
system.mem_ctrls.readBursts                    245523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   142708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8917                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7933843635                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1226530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14373126135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32342.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58592.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       217                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   228770                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  132851                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                245522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               142708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  216295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    436                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.625455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.627682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.979590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          656      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          659      2.50%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          397      1.50%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          379      1.44%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          432      1.64%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          387      1.47%     11.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          436      1.65%     12.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          423      1.60%     14.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22631     85.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26400                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     778.806349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    978.191571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           180     57.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.32%     57.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           39     12.38%     69.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      1.59%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           81     25.71%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.32%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.63%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      1.59%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     453.057143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    144.814243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.526312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            135     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      4.44%     47.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      4.44%     51.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      2.54%     54.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.63%     54.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.95%     55.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.63%     56.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.63%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.95%     58.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.32%     58.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.32%     58.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.32%     59.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.32%     59.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      3.81%     63.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     36.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15699584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9133632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15713132                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9133312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       462.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    795.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    462.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19748421875                       # Total gap between requests
system.mem_ctrls.avgGap                      50867.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15649216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8780736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 50636.880618775089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 792427482.369424939156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 855763.282457298948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1626861.700520006008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1276859.581683032680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13274154.432928176597                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 444629080.576980650425                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3318538.608232044149                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       244736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          372                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       137216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1242345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14325436820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23098085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23348885                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11529408625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5477043125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 365318732750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    580737875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     62117.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58534.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     87162.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46511.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30993033.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1337168.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2662362.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    567126.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14079522905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1068270000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4603314095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1092                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     25940493.360806                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    155510066.953192                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          546    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1054500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9333955625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14163509375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1413892                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1413892                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1413892                       # number of overall hits
system.cpu.icache.overall_hits::total         1413892                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10946875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10946875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10946875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10946875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1414144                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1414144                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1414144                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1414144                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000178                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000178                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000178                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000178                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.980159                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.980159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.980159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.980159                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10550625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10550625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10550625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10550625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41867.559524                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41867.559524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41867.559524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41867.559524                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1413892                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1413892                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10946875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10946875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1414144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1414144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.980159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.980159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10550625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10550625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41867.559524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41867.559524                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           382.302171                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3027445                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               440                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6880.556818                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   382.302171                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.746684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.746684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2828540                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2828540                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       150726                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           150726                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       150726                       # number of overall hits
system.cpu.dcache.overall_hits::total          150726                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          669                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            669                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          669                       # number of overall misses
system.cpu.dcache.overall_misses::total           669                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52448875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52448875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52448875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52448875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       151395                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       151395                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       151395                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       151395                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004419                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004419                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004419                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004419                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78398.916293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78398.916293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78398.916293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78398.916293                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          310                       # number of writebacks
system.cpu.dcache.writebacks::total               310                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5637                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5637                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40729750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40729750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40729750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40729750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12426750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12426750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003441                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003441                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78176.103647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78176.103647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78176.103647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78176.103647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2204.497073                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2204.497073                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    514                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        92669                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           92669                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          366                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           366                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28569875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28569875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        93035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        93035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78059.767760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78059.767760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          572                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          572                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27268875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27268875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12426750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12426750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79269.985465                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79269.985465                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21725.087413                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21725.087413                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23879000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23879000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78808.580858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78808.580858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13460875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13460875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76050.141243                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76050.141243                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       387357                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       387357                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4055718375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4055718375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10470.233854                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10470.233854                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        49040                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        49040                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       338317                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       338317                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3895540492                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3895540492                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11514.468655                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11514.468655                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           480.975912                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              155524                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1034                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            150.410058                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   480.975912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.939406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.939406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3704958                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3704958                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23497465000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
