<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="319" />
   <irq preferredWidth="47" />
   <name preferredWidth="257" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="312" />
   <clocksource preferredWidth="311" />
   <frequency preferredWidth="301" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Library,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/SDRAM Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/LPDDR2 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces,Project,Library/Memories and Memory Controllers" />
 <window width="1364" height="726" x="1" y="1" />
 <generation block_symbol_file="0" />
 <hdlexample language="VERILOG" />
</preferences>
