<BaliSimProject version="1.3" path="." stage="0" language="-1" name="clksim" simType="Active-HDL">
    <Source worklib="work" path="clk_div_2.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="clktest.vhd" type="VHDL" include="none"/>
    <SimLib value="pmi_work ovi_ecp5u"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VHDL" name="Tb_clock_divider"/>
</BaliSimProject>
