
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035136                       # Number of seconds simulated
sim_ticks                                 35136252366                       # Number of ticks simulated
final_tick                               564700632303                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  76764                       # Simulator instruction rate (inst/s)
host_op_rate                                    97166                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2452007                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903584                       # Number of bytes of host memory used
host_seconds                                 14329.59                       # Real time elapsed on the host
sim_insts                                  1100000001                       # Number of instructions simulated
sim_ops                                    1392352235                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       374272                       # Number of bytes read from this memory
system.physmem.bytes_read::total               375680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       375680                       # Number of bytes written to this memory
system.physmem.bytes_written::total            375680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2924                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2935                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2935                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2935                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        40073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     10652018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10692091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        40073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10692091                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10692091                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10692091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        40073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     10652018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               21384182                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 84259599                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         30984456                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25427661                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2017114                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      13136585                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12086514                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3157652                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        87178                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     32036330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              170317822                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            30984456                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15244166                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              36599344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10808710                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        6139311                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          15667162                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        800295                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     83533743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.505128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.338829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         46934399     56.19%     56.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3654121      4.37%     60.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          3206747      3.84%     64.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3445862      4.13%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2996387      3.59%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1576111      1.89%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1030738      1.23%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2708005      3.24%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         17981373     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     83533743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.367726                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.021346                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         33692165                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5724558                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          34824041                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        540663                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8752307                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5069046                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          6609                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      201968937                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         51050                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8752307                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         35359616                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         2272711                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       776133                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          33663302                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2709666                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      195129829                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         12592                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1683440                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        749532                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          132                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    271092479                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     909976919                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    909976919                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     168259218                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        102833215                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        34188                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        18166                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           7228145                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     19230582                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     10021695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       239526                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3013636                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          183933778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        34178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         147826131                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       282083                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     61009690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    186401819                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     83533743                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.769658                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.911843                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29350760     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     17867045     21.39%     56.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11885121     14.23%     70.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7632376      9.14%     79.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7569473      9.06%     88.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4421611      5.29%     94.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3402013      4.07%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       749061      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       656283      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83533743                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1083080     69.72%     69.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             42      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         205489     13.23%     82.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        264767     17.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     121584670     82.25%     82.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2018649      1.37%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15756631     10.66%     94.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      8450159      5.72%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      147826131                       # Type of FU issued
system.switch_cpus.iq.rate                   1.754413                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1553378                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010508                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    381021462                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    244978689                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    143679261                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      149379509                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       262737                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7018453                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          446                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1063                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2280022                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8752307                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1541389                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        155137                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    183967956                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       334550                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      19230582                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     10021695                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        18156                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         111616                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          6671                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1063                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1236385                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1126368                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2362753                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     145251366                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      14805790                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2574761                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             23012324                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20586016                       # Number of branches executed
system.switch_cpus.iew.exec_stores            8206534                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.723855                       # Inst execution rate
system.switch_cpus.iew.wb_sent              143825801                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             143679261                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          93727680                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         261766100                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.705198                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.358059                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     61548901                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2042761                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     74781436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.637063                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.175520                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29468190     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     20456911     27.36%     66.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8391262     11.22%     77.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4283946      5.73%     83.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3677061      4.92%     88.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1807552      2.42%     91.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1990223      2.66%     93.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1007023      1.35%     95.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3699268      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     74781436                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122421920                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               19953799                       # Number of memory references committed
system.switch_cpus.commit.loads              12212129                       # Number of loads committed
system.switch_cpus.commit.membars               16022                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17573934                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110146126                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3699268                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            255052989                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           376702266                       # The number of ROB writes
system.switch_cpus.timesIdled                   37388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  725856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.842596                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.842596                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.186808                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.186808                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        655843311                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       197084489                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       189457497                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          32044                       # number of misc regfile writes
system.l2.replacements                           2935                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1191351                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134007                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.890215                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         115589.272267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      10.996605                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1530.731128                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    163                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data                  13778                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.881876                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.011679                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001244                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.105118                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        92165                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   92165                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43249                       # number of Writeback hits
system.l2.Writeback_hits::total                 43249                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         92165                       # number of demand (read+write) hits
system.l2.demand_hits::total                    92165                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        92165                       # number of overall hits
system.l2.overall_hits::total                   92165                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2924                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2935                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2924                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2935                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2924                       # number of overall misses
system.l2.overall_misses::total                  2935                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       575885                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    171723988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       172299873                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       575885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    171723988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        172299873                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       575885                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    171723988                       # number of overall miss cycles
system.l2.overall_miss_latency::total       172299873                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        95089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               95100                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43249                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43249                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        95089                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                95100                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        95089                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               95100                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.030750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.030862                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.030750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030862                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.030750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030862                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52353.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58729.134063                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58705.237819                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52353.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 58729.134063                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58705.237819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52353.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 58729.134063                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58705.237819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2935                       # number of writebacks
system.l2.writebacks::total                      2935                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2924                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2935                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2935                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2935                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       512084                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    154218076                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    154730160                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       512084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    154218076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    154730160                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       512084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    154218076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    154730160                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.030750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.030862                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.030750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030862                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.030750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030862                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 46553.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 52742.160055                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 52718.964225                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 46553.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 52742.160055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 52718.964225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 46553.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 52742.160055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 52718.964225                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                550.996603                       # Cycle average of tags in use
system.cpu.icache.total_refs               1015674812                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    551                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1843329.967332                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    10.996603                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            540                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.017623                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.865385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.883007                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15667151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15667151                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15667151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15667151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15667151                       # number of overall hits
system.cpu.icache.overall_hits::total        15667151                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           11                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            11                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           11                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             11                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           11                       # number of overall misses
system.cpu.icache.overall_misses::total            11                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       627255                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       627255                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       627255                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       627255                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       627255                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       627255                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15667162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15667162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15667162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15667162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15667162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15667162                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 57023.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57023.181818                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 57023.181818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57023.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 57023.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57023.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           11                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       587555                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       587555                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       587555                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       587555                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       587555                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       587555                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 53414.090909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53414.090909                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 53414.090909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53414.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 53414.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53414.090909                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  95089                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                191913880                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  95345                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                2012.836331                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   234.493402                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      21.506598                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.915990                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.084010                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     11649310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11649310                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7709460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7709460                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17266                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17266                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     19358770                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19358770                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     19358770                       # number of overall hits
system.cpu.dcache.overall_hits::total        19358770                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       349229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        349229                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data           65                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       349294                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349294                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       349294                       # number of overall misses
system.cpu.dcache.overall_misses::total        349294                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   8246378990                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8246378990                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      2384528                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2384528                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   8248763518                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8248763518                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   8248763518                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8248763518                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     11998539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11998539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     19708064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19708064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     19708064                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19708064                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.029106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029106                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.017723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017723                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.017723                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017723                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23613.099113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23613.099113                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 36685.046154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36685.046154                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23615.531667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23615.531667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23615.531667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23615.531667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        43249                       # number of writebacks
system.cpu.dcache.writebacks::total             43249                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       254140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       254140                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       254205                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       254205                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       254205                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       254205                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        95089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        95089                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        95089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        95089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        95089                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        95089                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1051490239                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1051490239                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1051490239                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1051490239                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1051490239                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1051490239                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007925                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007925                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004825                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004825                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004825                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004825                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11057.958744                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11057.958744                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 11057.958744                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11057.958744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 11057.958744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11057.958744                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
