
DS18B20_Thermometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000380c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080038cc  080038cc  000048cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003930  08003930  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003930  08003930  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003930  08003930  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003930  08003930  00004930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003934  08003934  00004934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003938  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  08003944  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  08003944  000050cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a7b7  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f89  00000000  00000000  0000f7eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba8  00000000  00000000  00011778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f1  00000000  00000000  00012320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fcf5  00000000  00000000  00012c11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd00  00000000  00000000  00022906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005d177  00000000  00000000  00032606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008f77d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029d4  00000000  00000000  0008f7c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00092194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080038b4 	.word	0x080038b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080038b4 	.word	0x080038b4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cfrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0008      	movs	r0, r1
 80003f8:	4661      	mov	r1, ip
 80003fa:	e7ff      	b.n	80003fc <__aeabi_cfcmpeq>

080003fc <__aeabi_cfcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f000 f8a3 	bl	8000548 <__lesf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cfcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_fcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f000 f82b 	bl	8000468 <__eqsf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_fcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f000 f895 	bl	8000548 <__lesf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_fcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_fcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 f88b 	bl	8000548 <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_fcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_fcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 f839 	bl	80004b8 <__gesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_fcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_fcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 f82f 	bl	80004b8 <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_fcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__eqsf2>:
 8000468:	b570      	push	{r4, r5, r6, lr}
 800046a:	0042      	lsls	r2, r0, #1
 800046c:	024e      	lsls	r6, r1, #9
 800046e:	004c      	lsls	r4, r1, #1
 8000470:	0245      	lsls	r5, r0, #9
 8000472:	0a6d      	lsrs	r5, r5, #9
 8000474:	0e12      	lsrs	r2, r2, #24
 8000476:	0fc3      	lsrs	r3, r0, #31
 8000478:	0a76      	lsrs	r6, r6, #9
 800047a:	0e24      	lsrs	r4, r4, #24
 800047c:	0fc9      	lsrs	r1, r1, #31
 800047e:	2aff      	cmp	r2, #255	@ 0xff
 8000480:	d010      	beq.n	80004a4 <__eqsf2+0x3c>
 8000482:	2cff      	cmp	r4, #255	@ 0xff
 8000484:	d00c      	beq.n	80004a0 <__eqsf2+0x38>
 8000486:	2001      	movs	r0, #1
 8000488:	42a2      	cmp	r2, r4
 800048a:	d10a      	bne.n	80004a2 <__eqsf2+0x3a>
 800048c:	42b5      	cmp	r5, r6
 800048e:	d108      	bne.n	80004a2 <__eqsf2+0x3a>
 8000490:	428b      	cmp	r3, r1
 8000492:	d00f      	beq.n	80004b4 <__eqsf2+0x4c>
 8000494:	2a00      	cmp	r2, #0
 8000496:	d104      	bne.n	80004a2 <__eqsf2+0x3a>
 8000498:	0028      	movs	r0, r5
 800049a:	1e43      	subs	r3, r0, #1
 800049c:	4198      	sbcs	r0, r3
 800049e:	e000      	b.n	80004a2 <__eqsf2+0x3a>
 80004a0:	2001      	movs	r0, #1
 80004a2:	bd70      	pop	{r4, r5, r6, pc}
 80004a4:	2001      	movs	r0, #1
 80004a6:	2cff      	cmp	r4, #255	@ 0xff
 80004a8:	d1fb      	bne.n	80004a2 <__eqsf2+0x3a>
 80004aa:	4335      	orrs	r5, r6
 80004ac:	d1f9      	bne.n	80004a2 <__eqsf2+0x3a>
 80004ae:	404b      	eors	r3, r1
 80004b0:	0018      	movs	r0, r3
 80004b2:	e7f6      	b.n	80004a2 <__eqsf2+0x3a>
 80004b4:	2000      	movs	r0, #0
 80004b6:	e7f4      	b.n	80004a2 <__eqsf2+0x3a>

080004b8 <__gesf2>:
 80004b8:	b530      	push	{r4, r5, lr}
 80004ba:	0042      	lsls	r2, r0, #1
 80004bc:	0244      	lsls	r4, r0, #9
 80004be:	024d      	lsls	r5, r1, #9
 80004c0:	0fc3      	lsrs	r3, r0, #31
 80004c2:	0048      	lsls	r0, r1, #1
 80004c4:	0a64      	lsrs	r4, r4, #9
 80004c6:	0e12      	lsrs	r2, r2, #24
 80004c8:	0a6d      	lsrs	r5, r5, #9
 80004ca:	0e00      	lsrs	r0, r0, #24
 80004cc:	0fc9      	lsrs	r1, r1, #31
 80004ce:	2aff      	cmp	r2, #255	@ 0xff
 80004d0:	d018      	beq.n	8000504 <__gesf2+0x4c>
 80004d2:	28ff      	cmp	r0, #255	@ 0xff
 80004d4:	d00a      	beq.n	80004ec <__gesf2+0x34>
 80004d6:	2a00      	cmp	r2, #0
 80004d8:	d11e      	bne.n	8000518 <__gesf2+0x60>
 80004da:	2800      	cmp	r0, #0
 80004dc:	d10a      	bne.n	80004f4 <__gesf2+0x3c>
 80004de:	2d00      	cmp	r5, #0
 80004e0:	d029      	beq.n	8000536 <__gesf2+0x7e>
 80004e2:	2c00      	cmp	r4, #0
 80004e4:	d12d      	bne.n	8000542 <__gesf2+0x8a>
 80004e6:	0048      	lsls	r0, r1, #1
 80004e8:	3801      	subs	r0, #1
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	2d00      	cmp	r5, #0
 80004ee:	d125      	bne.n	800053c <__gesf2+0x84>
 80004f0:	2a00      	cmp	r2, #0
 80004f2:	d101      	bne.n	80004f8 <__gesf2+0x40>
 80004f4:	2c00      	cmp	r4, #0
 80004f6:	d0f6      	beq.n	80004e6 <__gesf2+0x2e>
 80004f8:	428b      	cmp	r3, r1
 80004fa:	d019      	beq.n	8000530 <__gesf2+0x78>
 80004fc:	2001      	movs	r0, #1
 80004fe:	425b      	negs	r3, r3
 8000500:	4318      	orrs	r0, r3
 8000502:	e7f2      	b.n	80004ea <__gesf2+0x32>
 8000504:	2c00      	cmp	r4, #0
 8000506:	d119      	bne.n	800053c <__gesf2+0x84>
 8000508:	28ff      	cmp	r0, #255	@ 0xff
 800050a:	d1f7      	bne.n	80004fc <__gesf2+0x44>
 800050c:	2d00      	cmp	r5, #0
 800050e:	d115      	bne.n	800053c <__gesf2+0x84>
 8000510:	2000      	movs	r0, #0
 8000512:	428b      	cmp	r3, r1
 8000514:	d1f2      	bne.n	80004fc <__gesf2+0x44>
 8000516:	e7e8      	b.n	80004ea <__gesf2+0x32>
 8000518:	2800      	cmp	r0, #0
 800051a:	d0ef      	beq.n	80004fc <__gesf2+0x44>
 800051c:	428b      	cmp	r3, r1
 800051e:	d1ed      	bne.n	80004fc <__gesf2+0x44>
 8000520:	4282      	cmp	r2, r0
 8000522:	dceb      	bgt.n	80004fc <__gesf2+0x44>
 8000524:	db04      	blt.n	8000530 <__gesf2+0x78>
 8000526:	42ac      	cmp	r4, r5
 8000528:	d8e8      	bhi.n	80004fc <__gesf2+0x44>
 800052a:	2000      	movs	r0, #0
 800052c:	42ac      	cmp	r4, r5
 800052e:	d2dc      	bcs.n	80004ea <__gesf2+0x32>
 8000530:	0058      	lsls	r0, r3, #1
 8000532:	3801      	subs	r0, #1
 8000534:	e7d9      	b.n	80004ea <__gesf2+0x32>
 8000536:	2c00      	cmp	r4, #0
 8000538:	d0d7      	beq.n	80004ea <__gesf2+0x32>
 800053a:	e7df      	b.n	80004fc <__gesf2+0x44>
 800053c:	2002      	movs	r0, #2
 800053e:	4240      	negs	r0, r0
 8000540:	e7d3      	b.n	80004ea <__gesf2+0x32>
 8000542:	428b      	cmp	r3, r1
 8000544:	d1da      	bne.n	80004fc <__gesf2+0x44>
 8000546:	e7ee      	b.n	8000526 <__gesf2+0x6e>

08000548 <__lesf2>:
 8000548:	b530      	push	{r4, r5, lr}
 800054a:	0042      	lsls	r2, r0, #1
 800054c:	0244      	lsls	r4, r0, #9
 800054e:	024d      	lsls	r5, r1, #9
 8000550:	0fc3      	lsrs	r3, r0, #31
 8000552:	0048      	lsls	r0, r1, #1
 8000554:	0a64      	lsrs	r4, r4, #9
 8000556:	0e12      	lsrs	r2, r2, #24
 8000558:	0a6d      	lsrs	r5, r5, #9
 800055a:	0e00      	lsrs	r0, r0, #24
 800055c:	0fc9      	lsrs	r1, r1, #31
 800055e:	2aff      	cmp	r2, #255	@ 0xff
 8000560:	d017      	beq.n	8000592 <__lesf2+0x4a>
 8000562:	28ff      	cmp	r0, #255	@ 0xff
 8000564:	d00a      	beq.n	800057c <__lesf2+0x34>
 8000566:	2a00      	cmp	r2, #0
 8000568:	d11b      	bne.n	80005a2 <__lesf2+0x5a>
 800056a:	2800      	cmp	r0, #0
 800056c:	d10a      	bne.n	8000584 <__lesf2+0x3c>
 800056e:	2d00      	cmp	r5, #0
 8000570:	d01d      	beq.n	80005ae <__lesf2+0x66>
 8000572:	2c00      	cmp	r4, #0
 8000574:	d12d      	bne.n	80005d2 <__lesf2+0x8a>
 8000576:	0048      	lsls	r0, r1, #1
 8000578:	3801      	subs	r0, #1
 800057a:	e011      	b.n	80005a0 <__lesf2+0x58>
 800057c:	2d00      	cmp	r5, #0
 800057e:	d10e      	bne.n	800059e <__lesf2+0x56>
 8000580:	2a00      	cmp	r2, #0
 8000582:	d101      	bne.n	8000588 <__lesf2+0x40>
 8000584:	2c00      	cmp	r4, #0
 8000586:	d0f6      	beq.n	8000576 <__lesf2+0x2e>
 8000588:	428b      	cmp	r3, r1
 800058a:	d10c      	bne.n	80005a6 <__lesf2+0x5e>
 800058c:	0058      	lsls	r0, r3, #1
 800058e:	3801      	subs	r0, #1
 8000590:	e006      	b.n	80005a0 <__lesf2+0x58>
 8000592:	2c00      	cmp	r4, #0
 8000594:	d103      	bne.n	800059e <__lesf2+0x56>
 8000596:	28ff      	cmp	r0, #255	@ 0xff
 8000598:	d105      	bne.n	80005a6 <__lesf2+0x5e>
 800059a:	2d00      	cmp	r5, #0
 800059c:	d015      	beq.n	80005ca <__lesf2+0x82>
 800059e:	2002      	movs	r0, #2
 80005a0:	bd30      	pop	{r4, r5, pc}
 80005a2:	2800      	cmp	r0, #0
 80005a4:	d106      	bne.n	80005b4 <__lesf2+0x6c>
 80005a6:	2001      	movs	r0, #1
 80005a8:	425b      	negs	r3, r3
 80005aa:	4318      	orrs	r0, r3
 80005ac:	e7f8      	b.n	80005a0 <__lesf2+0x58>
 80005ae:	2c00      	cmp	r4, #0
 80005b0:	d0f6      	beq.n	80005a0 <__lesf2+0x58>
 80005b2:	e7f8      	b.n	80005a6 <__lesf2+0x5e>
 80005b4:	428b      	cmp	r3, r1
 80005b6:	d1f6      	bne.n	80005a6 <__lesf2+0x5e>
 80005b8:	4282      	cmp	r2, r0
 80005ba:	dcf4      	bgt.n	80005a6 <__lesf2+0x5e>
 80005bc:	dbe6      	blt.n	800058c <__lesf2+0x44>
 80005be:	42ac      	cmp	r4, r5
 80005c0:	d8f1      	bhi.n	80005a6 <__lesf2+0x5e>
 80005c2:	2000      	movs	r0, #0
 80005c4:	42ac      	cmp	r4, r5
 80005c6:	d2eb      	bcs.n	80005a0 <__lesf2+0x58>
 80005c8:	e7e0      	b.n	800058c <__lesf2+0x44>
 80005ca:	2000      	movs	r0, #0
 80005cc:	428b      	cmp	r3, r1
 80005ce:	d1ea      	bne.n	80005a6 <__lesf2+0x5e>
 80005d0:	e7e6      	b.n	80005a0 <__lesf2+0x58>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	d1e7      	bne.n	80005a6 <__lesf2+0x5e>
 80005d6:	e7f2      	b.n	80005be <__lesf2+0x76>

080005d8 <__aeabi_fmul>:
 80005d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005da:	464f      	mov	r7, r9
 80005dc:	4646      	mov	r6, r8
 80005de:	46d6      	mov	lr, sl
 80005e0:	0044      	lsls	r4, r0, #1
 80005e2:	b5c0      	push	{r6, r7, lr}
 80005e4:	0246      	lsls	r6, r0, #9
 80005e6:	1c0f      	adds	r7, r1, #0
 80005e8:	0a76      	lsrs	r6, r6, #9
 80005ea:	0e24      	lsrs	r4, r4, #24
 80005ec:	0fc5      	lsrs	r5, r0, #31
 80005ee:	2c00      	cmp	r4, #0
 80005f0:	d100      	bne.n	80005f4 <__aeabi_fmul+0x1c>
 80005f2:	e0da      	b.n	80007aa <__aeabi_fmul+0x1d2>
 80005f4:	2cff      	cmp	r4, #255	@ 0xff
 80005f6:	d074      	beq.n	80006e2 <__aeabi_fmul+0x10a>
 80005f8:	2380      	movs	r3, #128	@ 0x80
 80005fa:	00f6      	lsls	r6, r6, #3
 80005fc:	04db      	lsls	r3, r3, #19
 80005fe:	431e      	orrs	r6, r3
 8000600:	2300      	movs	r3, #0
 8000602:	4699      	mov	r9, r3
 8000604:	469a      	mov	sl, r3
 8000606:	3c7f      	subs	r4, #127	@ 0x7f
 8000608:	027b      	lsls	r3, r7, #9
 800060a:	0a5b      	lsrs	r3, r3, #9
 800060c:	4698      	mov	r8, r3
 800060e:	007b      	lsls	r3, r7, #1
 8000610:	0e1b      	lsrs	r3, r3, #24
 8000612:	0fff      	lsrs	r7, r7, #31
 8000614:	2b00      	cmp	r3, #0
 8000616:	d074      	beq.n	8000702 <__aeabi_fmul+0x12a>
 8000618:	2bff      	cmp	r3, #255	@ 0xff
 800061a:	d100      	bne.n	800061e <__aeabi_fmul+0x46>
 800061c:	e08e      	b.n	800073c <__aeabi_fmul+0x164>
 800061e:	4642      	mov	r2, r8
 8000620:	2180      	movs	r1, #128	@ 0x80
 8000622:	00d2      	lsls	r2, r2, #3
 8000624:	04c9      	lsls	r1, r1, #19
 8000626:	4311      	orrs	r1, r2
 8000628:	3b7f      	subs	r3, #127	@ 0x7f
 800062a:	002a      	movs	r2, r5
 800062c:	18e4      	adds	r4, r4, r3
 800062e:	464b      	mov	r3, r9
 8000630:	407a      	eors	r2, r7
 8000632:	4688      	mov	r8, r1
 8000634:	b2d2      	uxtb	r2, r2
 8000636:	2b0a      	cmp	r3, #10
 8000638:	dc75      	bgt.n	8000726 <__aeabi_fmul+0x14e>
 800063a:	464b      	mov	r3, r9
 800063c:	2000      	movs	r0, #0
 800063e:	2b02      	cmp	r3, #2
 8000640:	dd0f      	ble.n	8000662 <__aeabi_fmul+0x8a>
 8000642:	4649      	mov	r1, r9
 8000644:	2301      	movs	r3, #1
 8000646:	408b      	lsls	r3, r1
 8000648:	21a6      	movs	r1, #166	@ 0xa6
 800064a:	00c9      	lsls	r1, r1, #3
 800064c:	420b      	tst	r3, r1
 800064e:	d169      	bne.n	8000724 <__aeabi_fmul+0x14c>
 8000650:	2190      	movs	r1, #144	@ 0x90
 8000652:	0089      	lsls	r1, r1, #2
 8000654:	420b      	tst	r3, r1
 8000656:	d000      	beq.n	800065a <__aeabi_fmul+0x82>
 8000658:	e100      	b.n	800085c <__aeabi_fmul+0x284>
 800065a:	2188      	movs	r1, #136	@ 0x88
 800065c:	4219      	tst	r1, r3
 800065e:	d000      	beq.n	8000662 <__aeabi_fmul+0x8a>
 8000660:	e0f5      	b.n	800084e <__aeabi_fmul+0x276>
 8000662:	4641      	mov	r1, r8
 8000664:	0409      	lsls	r1, r1, #16
 8000666:	0c09      	lsrs	r1, r1, #16
 8000668:	4643      	mov	r3, r8
 800066a:	0008      	movs	r0, r1
 800066c:	0c35      	lsrs	r5, r6, #16
 800066e:	0436      	lsls	r6, r6, #16
 8000670:	0c1b      	lsrs	r3, r3, #16
 8000672:	0c36      	lsrs	r6, r6, #16
 8000674:	4370      	muls	r0, r6
 8000676:	4369      	muls	r1, r5
 8000678:	435e      	muls	r6, r3
 800067a:	435d      	muls	r5, r3
 800067c:	1876      	adds	r6, r6, r1
 800067e:	0c03      	lsrs	r3, r0, #16
 8000680:	199b      	adds	r3, r3, r6
 8000682:	4299      	cmp	r1, r3
 8000684:	d903      	bls.n	800068e <__aeabi_fmul+0xb6>
 8000686:	2180      	movs	r1, #128	@ 0x80
 8000688:	0249      	lsls	r1, r1, #9
 800068a:	468c      	mov	ip, r1
 800068c:	4465      	add	r5, ip
 800068e:	0400      	lsls	r0, r0, #16
 8000690:	0419      	lsls	r1, r3, #16
 8000692:	0c00      	lsrs	r0, r0, #16
 8000694:	1809      	adds	r1, r1, r0
 8000696:	018e      	lsls	r6, r1, #6
 8000698:	1e70      	subs	r0, r6, #1
 800069a:	4186      	sbcs	r6, r0
 800069c:	0c1b      	lsrs	r3, r3, #16
 800069e:	0e89      	lsrs	r1, r1, #26
 80006a0:	195b      	adds	r3, r3, r5
 80006a2:	430e      	orrs	r6, r1
 80006a4:	019b      	lsls	r3, r3, #6
 80006a6:	431e      	orrs	r6, r3
 80006a8:	011b      	lsls	r3, r3, #4
 80006aa:	d46c      	bmi.n	8000786 <__aeabi_fmul+0x1ae>
 80006ac:	0023      	movs	r3, r4
 80006ae:	337f      	adds	r3, #127	@ 0x7f
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	dc00      	bgt.n	80006b6 <__aeabi_fmul+0xde>
 80006b4:	e0b1      	b.n	800081a <__aeabi_fmul+0x242>
 80006b6:	0015      	movs	r5, r2
 80006b8:	0771      	lsls	r1, r6, #29
 80006ba:	d00b      	beq.n	80006d4 <__aeabi_fmul+0xfc>
 80006bc:	200f      	movs	r0, #15
 80006be:	0021      	movs	r1, r4
 80006c0:	4030      	ands	r0, r6
 80006c2:	2804      	cmp	r0, #4
 80006c4:	d006      	beq.n	80006d4 <__aeabi_fmul+0xfc>
 80006c6:	3604      	adds	r6, #4
 80006c8:	0132      	lsls	r2, r6, #4
 80006ca:	d503      	bpl.n	80006d4 <__aeabi_fmul+0xfc>
 80006cc:	4b6e      	ldr	r3, [pc, #440]	@ (8000888 <__aeabi_fmul+0x2b0>)
 80006ce:	401e      	ands	r6, r3
 80006d0:	000b      	movs	r3, r1
 80006d2:	3380      	adds	r3, #128	@ 0x80
 80006d4:	2bfe      	cmp	r3, #254	@ 0xfe
 80006d6:	dd00      	ble.n	80006da <__aeabi_fmul+0x102>
 80006d8:	e0bd      	b.n	8000856 <__aeabi_fmul+0x27e>
 80006da:	01b2      	lsls	r2, r6, #6
 80006dc:	0a52      	lsrs	r2, r2, #9
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	e048      	b.n	8000774 <__aeabi_fmul+0x19c>
 80006e2:	2e00      	cmp	r6, #0
 80006e4:	d000      	beq.n	80006e8 <__aeabi_fmul+0x110>
 80006e6:	e092      	b.n	800080e <__aeabi_fmul+0x236>
 80006e8:	2308      	movs	r3, #8
 80006ea:	4699      	mov	r9, r3
 80006ec:	3b06      	subs	r3, #6
 80006ee:	469a      	mov	sl, r3
 80006f0:	027b      	lsls	r3, r7, #9
 80006f2:	0a5b      	lsrs	r3, r3, #9
 80006f4:	4698      	mov	r8, r3
 80006f6:	007b      	lsls	r3, r7, #1
 80006f8:	24ff      	movs	r4, #255	@ 0xff
 80006fa:	0e1b      	lsrs	r3, r3, #24
 80006fc:	0fff      	lsrs	r7, r7, #31
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d18a      	bne.n	8000618 <__aeabi_fmul+0x40>
 8000702:	4642      	mov	r2, r8
 8000704:	2a00      	cmp	r2, #0
 8000706:	d164      	bne.n	80007d2 <__aeabi_fmul+0x1fa>
 8000708:	4649      	mov	r1, r9
 800070a:	3201      	adds	r2, #1
 800070c:	4311      	orrs	r1, r2
 800070e:	4689      	mov	r9, r1
 8000710:	290a      	cmp	r1, #10
 8000712:	dc08      	bgt.n	8000726 <__aeabi_fmul+0x14e>
 8000714:	407d      	eors	r5, r7
 8000716:	2001      	movs	r0, #1
 8000718:	b2ea      	uxtb	r2, r5
 800071a:	2902      	cmp	r1, #2
 800071c:	dc91      	bgt.n	8000642 <__aeabi_fmul+0x6a>
 800071e:	0015      	movs	r5, r2
 8000720:	2200      	movs	r2, #0
 8000722:	e027      	b.n	8000774 <__aeabi_fmul+0x19c>
 8000724:	0015      	movs	r5, r2
 8000726:	4653      	mov	r3, sl
 8000728:	2b02      	cmp	r3, #2
 800072a:	d100      	bne.n	800072e <__aeabi_fmul+0x156>
 800072c:	e093      	b.n	8000856 <__aeabi_fmul+0x27e>
 800072e:	2b03      	cmp	r3, #3
 8000730:	d01a      	beq.n	8000768 <__aeabi_fmul+0x190>
 8000732:	2b01      	cmp	r3, #1
 8000734:	d12c      	bne.n	8000790 <__aeabi_fmul+0x1b8>
 8000736:	2300      	movs	r3, #0
 8000738:	2200      	movs	r2, #0
 800073a:	e01b      	b.n	8000774 <__aeabi_fmul+0x19c>
 800073c:	4643      	mov	r3, r8
 800073e:	34ff      	adds	r4, #255	@ 0xff
 8000740:	2b00      	cmp	r3, #0
 8000742:	d055      	beq.n	80007f0 <__aeabi_fmul+0x218>
 8000744:	2103      	movs	r1, #3
 8000746:	464b      	mov	r3, r9
 8000748:	430b      	orrs	r3, r1
 800074a:	0019      	movs	r1, r3
 800074c:	2b0a      	cmp	r3, #10
 800074e:	dc00      	bgt.n	8000752 <__aeabi_fmul+0x17a>
 8000750:	e092      	b.n	8000878 <__aeabi_fmul+0x2a0>
 8000752:	2b0f      	cmp	r3, #15
 8000754:	d000      	beq.n	8000758 <__aeabi_fmul+0x180>
 8000756:	e08c      	b.n	8000872 <__aeabi_fmul+0x29a>
 8000758:	2280      	movs	r2, #128	@ 0x80
 800075a:	03d2      	lsls	r2, r2, #15
 800075c:	4216      	tst	r6, r2
 800075e:	d003      	beq.n	8000768 <__aeabi_fmul+0x190>
 8000760:	4643      	mov	r3, r8
 8000762:	4213      	tst	r3, r2
 8000764:	d100      	bne.n	8000768 <__aeabi_fmul+0x190>
 8000766:	e07d      	b.n	8000864 <__aeabi_fmul+0x28c>
 8000768:	2280      	movs	r2, #128	@ 0x80
 800076a:	03d2      	lsls	r2, r2, #15
 800076c:	4332      	orrs	r2, r6
 800076e:	0252      	lsls	r2, r2, #9
 8000770:	0a52      	lsrs	r2, r2, #9
 8000772:	23ff      	movs	r3, #255	@ 0xff
 8000774:	05d8      	lsls	r0, r3, #23
 8000776:	07ed      	lsls	r5, r5, #31
 8000778:	4310      	orrs	r0, r2
 800077a:	4328      	orrs	r0, r5
 800077c:	bce0      	pop	{r5, r6, r7}
 800077e:	46ba      	mov	sl, r7
 8000780:	46b1      	mov	r9, r6
 8000782:	46a8      	mov	r8, r5
 8000784:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000786:	2301      	movs	r3, #1
 8000788:	0015      	movs	r5, r2
 800078a:	0871      	lsrs	r1, r6, #1
 800078c:	401e      	ands	r6, r3
 800078e:	430e      	orrs	r6, r1
 8000790:	0023      	movs	r3, r4
 8000792:	3380      	adds	r3, #128	@ 0x80
 8000794:	1c61      	adds	r1, r4, #1
 8000796:	2b00      	cmp	r3, #0
 8000798:	dd41      	ble.n	800081e <__aeabi_fmul+0x246>
 800079a:	0772      	lsls	r2, r6, #29
 800079c:	d094      	beq.n	80006c8 <__aeabi_fmul+0xf0>
 800079e:	220f      	movs	r2, #15
 80007a0:	4032      	ands	r2, r6
 80007a2:	2a04      	cmp	r2, #4
 80007a4:	d000      	beq.n	80007a8 <__aeabi_fmul+0x1d0>
 80007a6:	e78e      	b.n	80006c6 <__aeabi_fmul+0xee>
 80007a8:	e78e      	b.n	80006c8 <__aeabi_fmul+0xf0>
 80007aa:	2e00      	cmp	r6, #0
 80007ac:	d105      	bne.n	80007ba <__aeabi_fmul+0x1e2>
 80007ae:	2304      	movs	r3, #4
 80007b0:	4699      	mov	r9, r3
 80007b2:	3b03      	subs	r3, #3
 80007b4:	2400      	movs	r4, #0
 80007b6:	469a      	mov	sl, r3
 80007b8:	e726      	b.n	8000608 <__aeabi_fmul+0x30>
 80007ba:	0030      	movs	r0, r6
 80007bc:	f000 fb3a 	bl	8000e34 <__clzsi2>
 80007c0:	2476      	movs	r4, #118	@ 0x76
 80007c2:	1f43      	subs	r3, r0, #5
 80007c4:	409e      	lsls	r6, r3
 80007c6:	2300      	movs	r3, #0
 80007c8:	4264      	negs	r4, r4
 80007ca:	4699      	mov	r9, r3
 80007cc:	469a      	mov	sl, r3
 80007ce:	1a24      	subs	r4, r4, r0
 80007d0:	e71a      	b.n	8000608 <__aeabi_fmul+0x30>
 80007d2:	4640      	mov	r0, r8
 80007d4:	f000 fb2e 	bl	8000e34 <__clzsi2>
 80007d8:	464b      	mov	r3, r9
 80007da:	1a24      	subs	r4, r4, r0
 80007dc:	3c76      	subs	r4, #118	@ 0x76
 80007de:	2b0a      	cmp	r3, #10
 80007e0:	dca1      	bgt.n	8000726 <__aeabi_fmul+0x14e>
 80007e2:	4643      	mov	r3, r8
 80007e4:	3805      	subs	r0, #5
 80007e6:	4083      	lsls	r3, r0
 80007e8:	407d      	eors	r5, r7
 80007ea:	4698      	mov	r8, r3
 80007ec:	b2ea      	uxtb	r2, r5
 80007ee:	e724      	b.n	800063a <__aeabi_fmul+0x62>
 80007f0:	464a      	mov	r2, r9
 80007f2:	3302      	adds	r3, #2
 80007f4:	4313      	orrs	r3, r2
 80007f6:	002a      	movs	r2, r5
 80007f8:	407a      	eors	r2, r7
 80007fa:	b2d2      	uxtb	r2, r2
 80007fc:	2b0a      	cmp	r3, #10
 80007fe:	dc92      	bgt.n	8000726 <__aeabi_fmul+0x14e>
 8000800:	4649      	mov	r1, r9
 8000802:	0015      	movs	r5, r2
 8000804:	2900      	cmp	r1, #0
 8000806:	d026      	beq.n	8000856 <__aeabi_fmul+0x27e>
 8000808:	4699      	mov	r9, r3
 800080a:	2002      	movs	r0, #2
 800080c:	e719      	b.n	8000642 <__aeabi_fmul+0x6a>
 800080e:	230c      	movs	r3, #12
 8000810:	4699      	mov	r9, r3
 8000812:	3b09      	subs	r3, #9
 8000814:	24ff      	movs	r4, #255	@ 0xff
 8000816:	469a      	mov	sl, r3
 8000818:	e6f6      	b.n	8000608 <__aeabi_fmul+0x30>
 800081a:	0015      	movs	r5, r2
 800081c:	0021      	movs	r1, r4
 800081e:	2201      	movs	r2, #1
 8000820:	1ad3      	subs	r3, r2, r3
 8000822:	2b1b      	cmp	r3, #27
 8000824:	dd00      	ble.n	8000828 <__aeabi_fmul+0x250>
 8000826:	e786      	b.n	8000736 <__aeabi_fmul+0x15e>
 8000828:	319e      	adds	r1, #158	@ 0x9e
 800082a:	0032      	movs	r2, r6
 800082c:	408e      	lsls	r6, r1
 800082e:	40da      	lsrs	r2, r3
 8000830:	1e73      	subs	r3, r6, #1
 8000832:	419e      	sbcs	r6, r3
 8000834:	4332      	orrs	r2, r6
 8000836:	0753      	lsls	r3, r2, #29
 8000838:	d004      	beq.n	8000844 <__aeabi_fmul+0x26c>
 800083a:	230f      	movs	r3, #15
 800083c:	4013      	ands	r3, r2
 800083e:	2b04      	cmp	r3, #4
 8000840:	d000      	beq.n	8000844 <__aeabi_fmul+0x26c>
 8000842:	3204      	adds	r2, #4
 8000844:	0153      	lsls	r3, r2, #5
 8000846:	d510      	bpl.n	800086a <__aeabi_fmul+0x292>
 8000848:	2301      	movs	r3, #1
 800084a:	2200      	movs	r2, #0
 800084c:	e792      	b.n	8000774 <__aeabi_fmul+0x19c>
 800084e:	003d      	movs	r5, r7
 8000850:	4646      	mov	r6, r8
 8000852:	4682      	mov	sl, r0
 8000854:	e767      	b.n	8000726 <__aeabi_fmul+0x14e>
 8000856:	23ff      	movs	r3, #255	@ 0xff
 8000858:	2200      	movs	r2, #0
 800085a:	e78b      	b.n	8000774 <__aeabi_fmul+0x19c>
 800085c:	2280      	movs	r2, #128	@ 0x80
 800085e:	2500      	movs	r5, #0
 8000860:	03d2      	lsls	r2, r2, #15
 8000862:	e786      	b.n	8000772 <__aeabi_fmul+0x19a>
 8000864:	003d      	movs	r5, r7
 8000866:	431a      	orrs	r2, r3
 8000868:	e783      	b.n	8000772 <__aeabi_fmul+0x19a>
 800086a:	0192      	lsls	r2, r2, #6
 800086c:	2300      	movs	r3, #0
 800086e:	0a52      	lsrs	r2, r2, #9
 8000870:	e780      	b.n	8000774 <__aeabi_fmul+0x19c>
 8000872:	003d      	movs	r5, r7
 8000874:	4646      	mov	r6, r8
 8000876:	e777      	b.n	8000768 <__aeabi_fmul+0x190>
 8000878:	002a      	movs	r2, r5
 800087a:	2301      	movs	r3, #1
 800087c:	407a      	eors	r2, r7
 800087e:	408b      	lsls	r3, r1
 8000880:	2003      	movs	r0, #3
 8000882:	b2d2      	uxtb	r2, r2
 8000884:	e6e9      	b.n	800065a <__aeabi_fmul+0x82>
 8000886:	46c0      	nop			@ (mov r8, r8)
 8000888:	f7ffffff 	.word	0xf7ffffff

0800088c <__aeabi_fsub>:
 800088c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800088e:	4647      	mov	r7, r8
 8000890:	46ce      	mov	lr, r9
 8000892:	0243      	lsls	r3, r0, #9
 8000894:	b580      	push	{r7, lr}
 8000896:	0a5f      	lsrs	r7, r3, #9
 8000898:	099b      	lsrs	r3, r3, #6
 800089a:	0045      	lsls	r5, r0, #1
 800089c:	004a      	lsls	r2, r1, #1
 800089e:	469c      	mov	ip, r3
 80008a0:	024b      	lsls	r3, r1, #9
 80008a2:	0fc4      	lsrs	r4, r0, #31
 80008a4:	0fce      	lsrs	r6, r1, #31
 80008a6:	0e2d      	lsrs	r5, r5, #24
 80008a8:	0a58      	lsrs	r0, r3, #9
 80008aa:	0e12      	lsrs	r2, r2, #24
 80008ac:	0999      	lsrs	r1, r3, #6
 80008ae:	2aff      	cmp	r2, #255	@ 0xff
 80008b0:	d06b      	beq.n	800098a <__aeabi_fsub+0xfe>
 80008b2:	2301      	movs	r3, #1
 80008b4:	405e      	eors	r6, r3
 80008b6:	1aab      	subs	r3, r5, r2
 80008b8:	42b4      	cmp	r4, r6
 80008ba:	d04b      	beq.n	8000954 <__aeabi_fsub+0xc8>
 80008bc:	2b00      	cmp	r3, #0
 80008be:	dc00      	bgt.n	80008c2 <__aeabi_fsub+0x36>
 80008c0:	e0ff      	b.n	8000ac2 <__aeabi_fsub+0x236>
 80008c2:	2a00      	cmp	r2, #0
 80008c4:	d100      	bne.n	80008c8 <__aeabi_fsub+0x3c>
 80008c6:	e088      	b.n	80009da <__aeabi_fsub+0x14e>
 80008c8:	2dff      	cmp	r5, #255	@ 0xff
 80008ca:	d100      	bne.n	80008ce <__aeabi_fsub+0x42>
 80008cc:	e0ef      	b.n	8000aae <__aeabi_fsub+0x222>
 80008ce:	2280      	movs	r2, #128	@ 0x80
 80008d0:	04d2      	lsls	r2, r2, #19
 80008d2:	4311      	orrs	r1, r2
 80008d4:	2001      	movs	r0, #1
 80008d6:	2b1b      	cmp	r3, #27
 80008d8:	dc08      	bgt.n	80008ec <__aeabi_fsub+0x60>
 80008da:	0008      	movs	r0, r1
 80008dc:	2220      	movs	r2, #32
 80008de:	40d8      	lsrs	r0, r3
 80008e0:	1ad3      	subs	r3, r2, r3
 80008e2:	4099      	lsls	r1, r3
 80008e4:	000b      	movs	r3, r1
 80008e6:	1e5a      	subs	r2, r3, #1
 80008e8:	4193      	sbcs	r3, r2
 80008ea:	4318      	orrs	r0, r3
 80008ec:	4663      	mov	r3, ip
 80008ee:	1a1b      	subs	r3, r3, r0
 80008f0:	469c      	mov	ip, r3
 80008f2:	4663      	mov	r3, ip
 80008f4:	015b      	lsls	r3, r3, #5
 80008f6:	d400      	bmi.n	80008fa <__aeabi_fsub+0x6e>
 80008f8:	e0cd      	b.n	8000a96 <__aeabi_fsub+0x20a>
 80008fa:	4663      	mov	r3, ip
 80008fc:	019f      	lsls	r7, r3, #6
 80008fe:	09bf      	lsrs	r7, r7, #6
 8000900:	0038      	movs	r0, r7
 8000902:	f000 fa97 	bl	8000e34 <__clzsi2>
 8000906:	003b      	movs	r3, r7
 8000908:	3805      	subs	r0, #5
 800090a:	4083      	lsls	r3, r0
 800090c:	4285      	cmp	r5, r0
 800090e:	dc00      	bgt.n	8000912 <__aeabi_fsub+0x86>
 8000910:	e0a2      	b.n	8000a58 <__aeabi_fsub+0x1cc>
 8000912:	4ab7      	ldr	r2, [pc, #732]	@ (8000bf0 <__aeabi_fsub+0x364>)
 8000914:	1a2d      	subs	r5, r5, r0
 8000916:	401a      	ands	r2, r3
 8000918:	4694      	mov	ip, r2
 800091a:	075a      	lsls	r2, r3, #29
 800091c:	d100      	bne.n	8000920 <__aeabi_fsub+0x94>
 800091e:	e0c3      	b.n	8000aa8 <__aeabi_fsub+0x21c>
 8000920:	220f      	movs	r2, #15
 8000922:	4013      	ands	r3, r2
 8000924:	2b04      	cmp	r3, #4
 8000926:	d100      	bne.n	800092a <__aeabi_fsub+0x9e>
 8000928:	e0be      	b.n	8000aa8 <__aeabi_fsub+0x21c>
 800092a:	2304      	movs	r3, #4
 800092c:	4698      	mov	r8, r3
 800092e:	44c4      	add	ip, r8
 8000930:	4663      	mov	r3, ip
 8000932:	015b      	lsls	r3, r3, #5
 8000934:	d400      	bmi.n	8000938 <__aeabi_fsub+0xac>
 8000936:	e0b7      	b.n	8000aa8 <__aeabi_fsub+0x21c>
 8000938:	1c68      	adds	r0, r5, #1
 800093a:	2dfe      	cmp	r5, #254	@ 0xfe
 800093c:	d000      	beq.n	8000940 <__aeabi_fsub+0xb4>
 800093e:	e0a5      	b.n	8000a8c <__aeabi_fsub+0x200>
 8000940:	20ff      	movs	r0, #255	@ 0xff
 8000942:	2200      	movs	r2, #0
 8000944:	05c0      	lsls	r0, r0, #23
 8000946:	4310      	orrs	r0, r2
 8000948:	07e4      	lsls	r4, r4, #31
 800094a:	4320      	orrs	r0, r4
 800094c:	bcc0      	pop	{r6, r7}
 800094e:	46b9      	mov	r9, r7
 8000950:	46b0      	mov	r8, r6
 8000952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000954:	2b00      	cmp	r3, #0
 8000956:	dc00      	bgt.n	800095a <__aeabi_fsub+0xce>
 8000958:	e1eb      	b.n	8000d32 <__aeabi_fsub+0x4a6>
 800095a:	2a00      	cmp	r2, #0
 800095c:	d046      	beq.n	80009ec <__aeabi_fsub+0x160>
 800095e:	2dff      	cmp	r5, #255	@ 0xff
 8000960:	d100      	bne.n	8000964 <__aeabi_fsub+0xd8>
 8000962:	e0a4      	b.n	8000aae <__aeabi_fsub+0x222>
 8000964:	2280      	movs	r2, #128	@ 0x80
 8000966:	04d2      	lsls	r2, r2, #19
 8000968:	4311      	orrs	r1, r2
 800096a:	2b1b      	cmp	r3, #27
 800096c:	dc00      	bgt.n	8000970 <__aeabi_fsub+0xe4>
 800096e:	e0fb      	b.n	8000b68 <__aeabi_fsub+0x2dc>
 8000970:	2305      	movs	r3, #5
 8000972:	4698      	mov	r8, r3
 8000974:	002b      	movs	r3, r5
 8000976:	44c4      	add	ip, r8
 8000978:	4662      	mov	r2, ip
 800097a:	08d7      	lsrs	r7, r2, #3
 800097c:	2bff      	cmp	r3, #255	@ 0xff
 800097e:	d100      	bne.n	8000982 <__aeabi_fsub+0xf6>
 8000980:	e095      	b.n	8000aae <__aeabi_fsub+0x222>
 8000982:	027a      	lsls	r2, r7, #9
 8000984:	0a52      	lsrs	r2, r2, #9
 8000986:	b2d8      	uxtb	r0, r3
 8000988:	e7dc      	b.n	8000944 <__aeabi_fsub+0xb8>
 800098a:	002b      	movs	r3, r5
 800098c:	3bff      	subs	r3, #255	@ 0xff
 800098e:	4699      	mov	r9, r3
 8000990:	2900      	cmp	r1, #0
 8000992:	d118      	bne.n	80009c6 <__aeabi_fsub+0x13a>
 8000994:	2301      	movs	r3, #1
 8000996:	405e      	eors	r6, r3
 8000998:	42b4      	cmp	r4, r6
 800099a:	d100      	bne.n	800099e <__aeabi_fsub+0x112>
 800099c:	e0ca      	b.n	8000b34 <__aeabi_fsub+0x2a8>
 800099e:	464b      	mov	r3, r9
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d02d      	beq.n	8000a00 <__aeabi_fsub+0x174>
 80009a4:	2d00      	cmp	r5, #0
 80009a6:	d000      	beq.n	80009aa <__aeabi_fsub+0x11e>
 80009a8:	e13c      	b.n	8000c24 <__aeabi_fsub+0x398>
 80009aa:	23ff      	movs	r3, #255	@ 0xff
 80009ac:	4664      	mov	r4, ip
 80009ae:	2c00      	cmp	r4, #0
 80009b0:	d100      	bne.n	80009b4 <__aeabi_fsub+0x128>
 80009b2:	e15f      	b.n	8000c74 <__aeabi_fsub+0x3e8>
 80009b4:	1e5d      	subs	r5, r3, #1
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d100      	bne.n	80009bc <__aeabi_fsub+0x130>
 80009ba:	e174      	b.n	8000ca6 <__aeabi_fsub+0x41a>
 80009bc:	0034      	movs	r4, r6
 80009be:	2bff      	cmp	r3, #255	@ 0xff
 80009c0:	d074      	beq.n	8000aac <__aeabi_fsub+0x220>
 80009c2:	002b      	movs	r3, r5
 80009c4:	e103      	b.n	8000bce <__aeabi_fsub+0x342>
 80009c6:	42b4      	cmp	r4, r6
 80009c8:	d100      	bne.n	80009cc <__aeabi_fsub+0x140>
 80009ca:	e09c      	b.n	8000b06 <__aeabi_fsub+0x27a>
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d017      	beq.n	8000a00 <__aeabi_fsub+0x174>
 80009d0:	2d00      	cmp	r5, #0
 80009d2:	d0ea      	beq.n	80009aa <__aeabi_fsub+0x11e>
 80009d4:	0007      	movs	r7, r0
 80009d6:	0034      	movs	r4, r6
 80009d8:	e06c      	b.n	8000ab4 <__aeabi_fsub+0x228>
 80009da:	2900      	cmp	r1, #0
 80009dc:	d0cc      	beq.n	8000978 <__aeabi_fsub+0xec>
 80009de:	1e5a      	subs	r2, r3, #1
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d02b      	beq.n	8000a3c <__aeabi_fsub+0x1b0>
 80009e4:	2bff      	cmp	r3, #255	@ 0xff
 80009e6:	d062      	beq.n	8000aae <__aeabi_fsub+0x222>
 80009e8:	0013      	movs	r3, r2
 80009ea:	e773      	b.n	80008d4 <__aeabi_fsub+0x48>
 80009ec:	2900      	cmp	r1, #0
 80009ee:	d0c3      	beq.n	8000978 <__aeabi_fsub+0xec>
 80009f0:	1e5a      	subs	r2, r3, #1
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d100      	bne.n	80009f8 <__aeabi_fsub+0x16c>
 80009f6:	e11e      	b.n	8000c36 <__aeabi_fsub+0x3aa>
 80009f8:	2bff      	cmp	r3, #255	@ 0xff
 80009fa:	d058      	beq.n	8000aae <__aeabi_fsub+0x222>
 80009fc:	0013      	movs	r3, r2
 80009fe:	e7b4      	b.n	800096a <__aeabi_fsub+0xde>
 8000a00:	22fe      	movs	r2, #254	@ 0xfe
 8000a02:	1c6b      	adds	r3, r5, #1
 8000a04:	421a      	tst	r2, r3
 8000a06:	d10d      	bne.n	8000a24 <__aeabi_fsub+0x198>
 8000a08:	2d00      	cmp	r5, #0
 8000a0a:	d060      	beq.n	8000ace <__aeabi_fsub+0x242>
 8000a0c:	4663      	mov	r3, ip
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d000      	beq.n	8000a14 <__aeabi_fsub+0x188>
 8000a12:	e120      	b.n	8000c56 <__aeabi_fsub+0x3ca>
 8000a14:	2900      	cmp	r1, #0
 8000a16:	d000      	beq.n	8000a1a <__aeabi_fsub+0x18e>
 8000a18:	e128      	b.n	8000c6c <__aeabi_fsub+0x3e0>
 8000a1a:	2280      	movs	r2, #128	@ 0x80
 8000a1c:	2400      	movs	r4, #0
 8000a1e:	20ff      	movs	r0, #255	@ 0xff
 8000a20:	03d2      	lsls	r2, r2, #15
 8000a22:	e78f      	b.n	8000944 <__aeabi_fsub+0xb8>
 8000a24:	4663      	mov	r3, ip
 8000a26:	1a5f      	subs	r7, r3, r1
 8000a28:	017b      	lsls	r3, r7, #5
 8000a2a:	d500      	bpl.n	8000a2e <__aeabi_fsub+0x1a2>
 8000a2c:	e0fe      	b.n	8000c2c <__aeabi_fsub+0x3a0>
 8000a2e:	2f00      	cmp	r7, #0
 8000a30:	d000      	beq.n	8000a34 <__aeabi_fsub+0x1a8>
 8000a32:	e765      	b.n	8000900 <__aeabi_fsub+0x74>
 8000a34:	2400      	movs	r4, #0
 8000a36:	2000      	movs	r0, #0
 8000a38:	2200      	movs	r2, #0
 8000a3a:	e783      	b.n	8000944 <__aeabi_fsub+0xb8>
 8000a3c:	4663      	mov	r3, ip
 8000a3e:	1a59      	subs	r1, r3, r1
 8000a40:	014b      	lsls	r3, r1, #5
 8000a42:	d400      	bmi.n	8000a46 <__aeabi_fsub+0x1ba>
 8000a44:	e119      	b.n	8000c7a <__aeabi_fsub+0x3ee>
 8000a46:	018f      	lsls	r7, r1, #6
 8000a48:	09bf      	lsrs	r7, r7, #6
 8000a4a:	0038      	movs	r0, r7
 8000a4c:	f000 f9f2 	bl	8000e34 <__clzsi2>
 8000a50:	003b      	movs	r3, r7
 8000a52:	3805      	subs	r0, #5
 8000a54:	4083      	lsls	r3, r0
 8000a56:	2501      	movs	r5, #1
 8000a58:	2220      	movs	r2, #32
 8000a5a:	1b40      	subs	r0, r0, r5
 8000a5c:	3001      	adds	r0, #1
 8000a5e:	1a12      	subs	r2, r2, r0
 8000a60:	0019      	movs	r1, r3
 8000a62:	4093      	lsls	r3, r2
 8000a64:	40c1      	lsrs	r1, r0
 8000a66:	1e5a      	subs	r2, r3, #1
 8000a68:	4193      	sbcs	r3, r2
 8000a6a:	4319      	orrs	r1, r3
 8000a6c:	468c      	mov	ip, r1
 8000a6e:	1e0b      	subs	r3, r1, #0
 8000a70:	d0e1      	beq.n	8000a36 <__aeabi_fsub+0x1aa>
 8000a72:	075b      	lsls	r3, r3, #29
 8000a74:	d100      	bne.n	8000a78 <__aeabi_fsub+0x1ec>
 8000a76:	e152      	b.n	8000d1e <__aeabi_fsub+0x492>
 8000a78:	230f      	movs	r3, #15
 8000a7a:	2500      	movs	r5, #0
 8000a7c:	400b      	ands	r3, r1
 8000a7e:	2b04      	cmp	r3, #4
 8000a80:	d000      	beq.n	8000a84 <__aeabi_fsub+0x1f8>
 8000a82:	e752      	b.n	800092a <__aeabi_fsub+0x9e>
 8000a84:	2001      	movs	r0, #1
 8000a86:	014a      	lsls	r2, r1, #5
 8000a88:	d400      	bmi.n	8000a8c <__aeabi_fsub+0x200>
 8000a8a:	e092      	b.n	8000bb2 <__aeabi_fsub+0x326>
 8000a8c:	b2c0      	uxtb	r0, r0
 8000a8e:	4663      	mov	r3, ip
 8000a90:	019a      	lsls	r2, r3, #6
 8000a92:	0a52      	lsrs	r2, r2, #9
 8000a94:	e756      	b.n	8000944 <__aeabi_fsub+0xb8>
 8000a96:	4663      	mov	r3, ip
 8000a98:	075b      	lsls	r3, r3, #29
 8000a9a:	d005      	beq.n	8000aa8 <__aeabi_fsub+0x21c>
 8000a9c:	230f      	movs	r3, #15
 8000a9e:	4662      	mov	r2, ip
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	2b04      	cmp	r3, #4
 8000aa4:	d000      	beq.n	8000aa8 <__aeabi_fsub+0x21c>
 8000aa6:	e740      	b.n	800092a <__aeabi_fsub+0x9e>
 8000aa8:	002b      	movs	r3, r5
 8000aaa:	e765      	b.n	8000978 <__aeabi_fsub+0xec>
 8000aac:	0007      	movs	r7, r0
 8000aae:	2f00      	cmp	r7, #0
 8000ab0:	d100      	bne.n	8000ab4 <__aeabi_fsub+0x228>
 8000ab2:	e745      	b.n	8000940 <__aeabi_fsub+0xb4>
 8000ab4:	2280      	movs	r2, #128	@ 0x80
 8000ab6:	03d2      	lsls	r2, r2, #15
 8000ab8:	433a      	orrs	r2, r7
 8000aba:	0252      	lsls	r2, r2, #9
 8000abc:	20ff      	movs	r0, #255	@ 0xff
 8000abe:	0a52      	lsrs	r2, r2, #9
 8000ac0:	e740      	b.n	8000944 <__aeabi_fsub+0xb8>
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d179      	bne.n	8000bba <__aeabi_fsub+0x32e>
 8000ac6:	22fe      	movs	r2, #254	@ 0xfe
 8000ac8:	1c6b      	adds	r3, r5, #1
 8000aca:	421a      	tst	r2, r3
 8000acc:	d1aa      	bne.n	8000a24 <__aeabi_fsub+0x198>
 8000ace:	4663      	mov	r3, ip
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_fsub+0x24a>
 8000ad4:	e0f5      	b.n	8000cc2 <__aeabi_fsub+0x436>
 8000ad6:	2900      	cmp	r1, #0
 8000ad8:	d100      	bne.n	8000adc <__aeabi_fsub+0x250>
 8000ada:	e0d1      	b.n	8000c80 <__aeabi_fsub+0x3f4>
 8000adc:	1a5f      	subs	r7, r3, r1
 8000ade:	2380      	movs	r3, #128	@ 0x80
 8000ae0:	04db      	lsls	r3, r3, #19
 8000ae2:	421f      	tst	r7, r3
 8000ae4:	d100      	bne.n	8000ae8 <__aeabi_fsub+0x25c>
 8000ae6:	e10e      	b.n	8000d06 <__aeabi_fsub+0x47a>
 8000ae8:	4662      	mov	r2, ip
 8000aea:	2401      	movs	r4, #1
 8000aec:	1a8a      	subs	r2, r1, r2
 8000aee:	4694      	mov	ip, r2
 8000af0:	2000      	movs	r0, #0
 8000af2:	4034      	ands	r4, r6
 8000af4:	2a00      	cmp	r2, #0
 8000af6:	d100      	bne.n	8000afa <__aeabi_fsub+0x26e>
 8000af8:	e724      	b.n	8000944 <__aeabi_fsub+0xb8>
 8000afa:	2001      	movs	r0, #1
 8000afc:	421a      	tst	r2, r3
 8000afe:	d1c6      	bne.n	8000a8e <__aeabi_fsub+0x202>
 8000b00:	2300      	movs	r3, #0
 8000b02:	08d7      	lsrs	r7, r2, #3
 8000b04:	e73d      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d017      	beq.n	8000b3a <__aeabi_fsub+0x2ae>
 8000b0a:	2d00      	cmp	r5, #0
 8000b0c:	d000      	beq.n	8000b10 <__aeabi_fsub+0x284>
 8000b0e:	e0af      	b.n	8000c70 <__aeabi_fsub+0x3e4>
 8000b10:	23ff      	movs	r3, #255	@ 0xff
 8000b12:	4665      	mov	r5, ip
 8000b14:	2d00      	cmp	r5, #0
 8000b16:	d100      	bne.n	8000b1a <__aeabi_fsub+0x28e>
 8000b18:	e0ad      	b.n	8000c76 <__aeabi_fsub+0x3ea>
 8000b1a:	1e5e      	subs	r6, r3, #1
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d100      	bne.n	8000b22 <__aeabi_fsub+0x296>
 8000b20:	e089      	b.n	8000c36 <__aeabi_fsub+0x3aa>
 8000b22:	2bff      	cmp	r3, #255	@ 0xff
 8000b24:	d0c2      	beq.n	8000aac <__aeabi_fsub+0x220>
 8000b26:	2e1b      	cmp	r6, #27
 8000b28:	dc00      	bgt.n	8000b2c <__aeabi_fsub+0x2a0>
 8000b2a:	e0ab      	b.n	8000c84 <__aeabi_fsub+0x3f8>
 8000b2c:	1d4b      	adds	r3, r1, #5
 8000b2e:	469c      	mov	ip, r3
 8000b30:	0013      	movs	r3, r2
 8000b32:	e721      	b.n	8000978 <__aeabi_fsub+0xec>
 8000b34:	464b      	mov	r3, r9
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d170      	bne.n	8000c1c <__aeabi_fsub+0x390>
 8000b3a:	22fe      	movs	r2, #254	@ 0xfe
 8000b3c:	1c6b      	adds	r3, r5, #1
 8000b3e:	421a      	tst	r2, r3
 8000b40:	d15e      	bne.n	8000c00 <__aeabi_fsub+0x374>
 8000b42:	2d00      	cmp	r5, #0
 8000b44:	d000      	beq.n	8000b48 <__aeabi_fsub+0x2bc>
 8000b46:	e0c3      	b.n	8000cd0 <__aeabi_fsub+0x444>
 8000b48:	4663      	mov	r3, ip
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d100      	bne.n	8000b50 <__aeabi_fsub+0x2c4>
 8000b4e:	e0d0      	b.n	8000cf2 <__aeabi_fsub+0x466>
 8000b50:	2900      	cmp	r1, #0
 8000b52:	d100      	bne.n	8000b56 <__aeabi_fsub+0x2ca>
 8000b54:	e094      	b.n	8000c80 <__aeabi_fsub+0x3f4>
 8000b56:	000a      	movs	r2, r1
 8000b58:	4462      	add	r2, ip
 8000b5a:	0153      	lsls	r3, r2, #5
 8000b5c:	d400      	bmi.n	8000b60 <__aeabi_fsub+0x2d4>
 8000b5e:	e0d8      	b.n	8000d12 <__aeabi_fsub+0x486>
 8000b60:	0192      	lsls	r2, r2, #6
 8000b62:	2001      	movs	r0, #1
 8000b64:	0a52      	lsrs	r2, r2, #9
 8000b66:	e6ed      	b.n	8000944 <__aeabi_fsub+0xb8>
 8000b68:	0008      	movs	r0, r1
 8000b6a:	2220      	movs	r2, #32
 8000b6c:	40d8      	lsrs	r0, r3
 8000b6e:	1ad3      	subs	r3, r2, r3
 8000b70:	4099      	lsls	r1, r3
 8000b72:	000b      	movs	r3, r1
 8000b74:	1e5a      	subs	r2, r3, #1
 8000b76:	4193      	sbcs	r3, r2
 8000b78:	4303      	orrs	r3, r0
 8000b7a:	449c      	add	ip, r3
 8000b7c:	4663      	mov	r3, ip
 8000b7e:	015b      	lsls	r3, r3, #5
 8000b80:	d589      	bpl.n	8000a96 <__aeabi_fsub+0x20a>
 8000b82:	3501      	adds	r5, #1
 8000b84:	2dff      	cmp	r5, #255	@ 0xff
 8000b86:	d100      	bne.n	8000b8a <__aeabi_fsub+0x2fe>
 8000b88:	e6da      	b.n	8000940 <__aeabi_fsub+0xb4>
 8000b8a:	4662      	mov	r2, ip
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	4919      	ldr	r1, [pc, #100]	@ (8000bf4 <__aeabi_fsub+0x368>)
 8000b90:	4013      	ands	r3, r2
 8000b92:	0852      	lsrs	r2, r2, #1
 8000b94:	400a      	ands	r2, r1
 8000b96:	431a      	orrs	r2, r3
 8000b98:	0013      	movs	r3, r2
 8000b9a:	4694      	mov	ip, r2
 8000b9c:	075b      	lsls	r3, r3, #29
 8000b9e:	d004      	beq.n	8000baa <__aeabi_fsub+0x31e>
 8000ba0:	230f      	movs	r3, #15
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	2b04      	cmp	r3, #4
 8000ba6:	d000      	beq.n	8000baa <__aeabi_fsub+0x31e>
 8000ba8:	e6bf      	b.n	800092a <__aeabi_fsub+0x9e>
 8000baa:	4663      	mov	r3, ip
 8000bac:	015b      	lsls	r3, r3, #5
 8000bae:	d500      	bpl.n	8000bb2 <__aeabi_fsub+0x326>
 8000bb0:	e6c2      	b.n	8000938 <__aeabi_fsub+0xac>
 8000bb2:	4663      	mov	r3, ip
 8000bb4:	08df      	lsrs	r7, r3, #3
 8000bb6:	002b      	movs	r3, r5
 8000bb8:	e6e3      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000bba:	1b53      	subs	r3, r2, r5
 8000bbc:	2d00      	cmp	r5, #0
 8000bbe:	d100      	bne.n	8000bc2 <__aeabi_fsub+0x336>
 8000bc0:	e6f4      	b.n	80009ac <__aeabi_fsub+0x120>
 8000bc2:	2080      	movs	r0, #128	@ 0x80
 8000bc4:	4664      	mov	r4, ip
 8000bc6:	04c0      	lsls	r0, r0, #19
 8000bc8:	4304      	orrs	r4, r0
 8000bca:	46a4      	mov	ip, r4
 8000bcc:	0034      	movs	r4, r6
 8000bce:	2001      	movs	r0, #1
 8000bd0:	2b1b      	cmp	r3, #27
 8000bd2:	dc09      	bgt.n	8000be8 <__aeabi_fsub+0x35c>
 8000bd4:	2520      	movs	r5, #32
 8000bd6:	4660      	mov	r0, ip
 8000bd8:	40d8      	lsrs	r0, r3
 8000bda:	1aeb      	subs	r3, r5, r3
 8000bdc:	4665      	mov	r5, ip
 8000bde:	409d      	lsls	r5, r3
 8000be0:	002b      	movs	r3, r5
 8000be2:	1e5d      	subs	r5, r3, #1
 8000be4:	41ab      	sbcs	r3, r5
 8000be6:	4318      	orrs	r0, r3
 8000be8:	1a0b      	subs	r3, r1, r0
 8000bea:	469c      	mov	ip, r3
 8000bec:	0015      	movs	r5, r2
 8000bee:	e680      	b.n	80008f2 <__aeabi_fsub+0x66>
 8000bf0:	fbffffff 	.word	0xfbffffff
 8000bf4:	7dffffff 	.word	0x7dffffff
 8000bf8:	22fe      	movs	r2, #254	@ 0xfe
 8000bfa:	1c6b      	adds	r3, r5, #1
 8000bfc:	4213      	tst	r3, r2
 8000bfe:	d0a3      	beq.n	8000b48 <__aeabi_fsub+0x2bc>
 8000c00:	2bff      	cmp	r3, #255	@ 0xff
 8000c02:	d100      	bne.n	8000c06 <__aeabi_fsub+0x37a>
 8000c04:	e69c      	b.n	8000940 <__aeabi_fsub+0xb4>
 8000c06:	4461      	add	r1, ip
 8000c08:	0849      	lsrs	r1, r1, #1
 8000c0a:	074a      	lsls	r2, r1, #29
 8000c0c:	d049      	beq.n	8000ca2 <__aeabi_fsub+0x416>
 8000c0e:	220f      	movs	r2, #15
 8000c10:	400a      	ands	r2, r1
 8000c12:	2a04      	cmp	r2, #4
 8000c14:	d045      	beq.n	8000ca2 <__aeabi_fsub+0x416>
 8000c16:	1d0a      	adds	r2, r1, #4
 8000c18:	4694      	mov	ip, r2
 8000c1a:	e6ad      	b.n	8000978 <__aeabi_fsub+0xec>
 8000c1c:	2d00      	cmp	r5, #0
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_fsub+0x396>
 8000c20:	e776      	b.n	8000b10 <__aeabi_fsub+0x284>
 8000c22:	e68d      	b.n	8000940 <__aeabi_fsub+0xb4>
 8000c24:	0034      	movs	r4, r6
 8000c26:	20ff      	movs	r0, #255	@ 0xff
 8000c28:	2200      	movs	r2, #0
 8000c2a:	e68b      	b.n	8000944 <__aeabi_fsub+0xb8>
 8000c2c:	4663      	mov	r3, ip
 8000c2e:	2401      	movs	r4, #1
 8000c30:	1acf      	subs	r7, r1, r3
 8000c32:	4034      	ands	r4, r6
 8000c34:	e664      	b.n	8000900 <__aeabi_fsub+0x74>
 8000c36:	4461      	add	r1, ip
 8000c38:	014b      	lsls	r3, r1, #5
 8000c3a:	d56d      	bpl.n	8000d18 <__aeabi_fsub+0x48c>
 8000c3c:	0848      	lsrs	r0, r1, #1
 8000c3e:	4944      	ldr	r1, [pc, #272]	@ (8000d50 <__aeabi_fsub+0x4c4>)
 8000c40:	4001      	ands	r1, r0
 8000c42:	0743      	lsls	r3, r0, #29
 8000c44:	d02c      	beq.n	8000ca0 <__aeabi_fsub+0x414>
 8000c46:	230f      	movs	r3, #15
 8000c48:	4003      	ands	r3, r0
 8000c4a:	2b04      	cmp	r3, #4
 8000c4c:	d028      	beq.n	8000ca0 <__aeabi_fsub+0x414>
 8000c4e:	1d0b      	adds	r3, r1, #4
 8000c50:	469c      	mov	ip, r3
 8000c52:	2302      	movs	r3, #2
 8000c54:	e690      	b.n	8000978 <__aeabi_fsub+0xec>
 8000c56:	2900      	cmp	r1, #0
 8000c58:	d100      	bne.n	8000c5c <__aeabi_fsub+0x3d0>
 8000c5a:	e72b      	b.n	8000ab4 <__aeabi_fsub+0x228>
 8000c5c:	2380      	movs	r3, #128	@ 0x80
 8000c5e:	03db      	lsls	r3, r3, #15
 8000c60:	429f      	cmp	r7, r3
 8000c62:	d200      	bcs.n	8000c66 <__aeabi_fsub+0x3da>
 8000c64:	e726      	b.n	8000ab4 <__aeabi_fsub+0x228>
 8000c66:	4298      	cmp	r0, r3
 8000c68:	d300      	bcc.n	8000c6c <__aeabi_fsub+0x3e0>
 8000c6a:	e723      	b.n	8000ab4 <__aeabi_fsub+0x228>
 8000c6c:	2401      	movs	r4, #1
 8000c6e:	4034      	ands	r4, r6
 8000c70:	0007      	movs	r7, r0
 8000c72:	e71f      	b.n	8000ab4 <__aeabi_fsub+0x228>
 8000c74:	0034      	movs	r4, r6
 8000c76:	468c      	mov	ip, r1
 8000c78:	e67e      	b.n	8000978 <__aeabi_fsub+0xec>
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	08cf      	lsrs	r7, r1, #3
 8000c7e:	e680      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000c80:	2300      	movs	r3, #0
 8000c82:	e67e      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000c84:	2020      	movs	r0, #32
 8000c86:	4665      	mov	r5, ip
 8000c88:	1b80      	subs	r0, r0, r6
 8000c8a:	4085      	lsls	r5, r0
 8000c8c:	4663      	mov	r3, ip
 8000c8e:	0028      	movs	r0, r5
 8000c90:	40f3      	lsrs	r3, r6
 8000c92:	1e45      	subs	r5, r0, #1
 8000c94:	41a8      	sbcs	r0, r5
 8000c96:	4303      	orrs	r3, r0
 8000c98:	469c      	mov	ip, r3
 8000c9a:	0015      	movs	r5, r2
 8000c9c:	448c      	add	ip, r1
 8000c9e:	e76d      	b.n	8000b7c <__aeabi_fsub+0x2f0>
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	08cf      	lsrs	r7, r1, #3
 8000ca4:	e66d      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000ca6:	1b0f      	subs	r7, r1, r4
 8000ca8:	017b      	lsls	r3, r7, #5
 8000caa:	d528      	bpl.n	8000cfe <__aeabi_fsub+0x472>
 8000cac:	01bf      	lsls	r7, r7, #6
 8000cae:	09bf      	lsrs	r7, r7, #6
 8000cb0:	0038      	movs	r0, r7
 8000cb2:	f000 f8bf 	bl	8000e34 <__clzsi2>
 8000cb6:	003b      	movs	r3, r7
 8000cb8:	3805      	subs	r0, #5
 8000cba:	4083      	lsls	r3, r0
 8000cbc:	0034      	movs	r4, r6
 8000cbe:	2501      	movs	r5, #1
 8000cc0:	e6ca      	b.n	8000a58 <__aeabi_fsub+0x1cc>
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d100      	bne.n	8000cc8 <__aeabi_fsub+0x43c>
 8000cc6:	e6b5      	b.n	8000a34 <__aeabi_fsub+0x1a8>
 8000cc8:	2401      	movs	r4, #1
 8000cca:	0007      	movs	r7, r0
 8000ccc:	4034      	ands	r4, r6
 8000cce:	e658      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000cd0:	4663      	mov	r3, ip
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d100      	bne.n	8000cd8 <__aeabi_fsub+0x44c>
 8000cd6:	e6e9      	b.n	8000aac <__aeabi_fsub+0x220>
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d100      	bne.n	8000cde <__aeabi_fsub+0x452>
 8000cdc:	e6ea      	b.n	8000ab4 <__aeabi_fsub+0x228>
 8000cde:	2380      	movs	r3, #128	@ 0x80
 8000ce0:	03db      	lsls	r3, r3, #15
 8000ce2:	429f      	cmp	r7, r3
 8000ce4:	d200      	bcs.n	8000ce8 <__aeabi_fsub+0x45c>
 8000ce6:	e6e5      	b.n	8000ab4 <__aeabi_fsub+0x228>
 8000ce8:	4298      	cmp	r0, r3
 8000cea:	d300      	bcc.n	8000cee <__aeabi_fsub+0x462>
 8000cec:	e6e2      	b.n	8000ab4 <__aeabi_fsub+0x228>
 8000cee:	0007      	movs	r7, r0
 8000cf0:	e6e0      	b.n	8000ab4 <__aeabi_fsub+0x228>
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	d100      	bne.n	8000cf8 <__aeabi_fsub+0x46c>
 8000cf6:	e69e      	b.n	8000a36 <__aeabi_fsub+0x1aa>
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	08cf      	lsrs	r7, r1, #3
 8000cfc:	e641      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000cfe:	0034      	movs	r4, r6
 8000d00:	2301      	movs	r3, #1
 8000d02:	08ff      	lsrs	r7, r7, #3
 8000d04:	e63d      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000d06:	2f00      	cmp	r7, #0
 8000d08:	d100      	bne.n	8000d0c <__aeabi_fsub+0x480>
 8000d0a:	e693      	b.n	8000a34 <__aeabi_fsub+0x1a8>
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	08ff      	lsrs	r7, r7, #3
 8000d10:	e637      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000d12:	2300      	movs	r3, #0
 8000d14:	08d7      	lsrs	r7, r2, #3
 8000d16:	e634      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000d18:	2301      	movs	r3, #1
 8000d1a:	08cf      	lsrs	r7, r1, #3
 8000d1c:	e631      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000d1e:	2280      	movs	r2, #128	@ 0x80
 8000d20:	000b      	movs	r3, r1
 8000d22:	04d2      	lsls	r2, r2, #19
 8000d24:	2001      	movs	r0, #1
 8000d26:	4013      	ands	r3, r2
 8000d28:	4211      	tst	r1, r2
 8000d2a:	d000      	beq.n	8000d2e <__aeabi_fsub+0x4a2>
 8000d2c:	e6ae      	b.n	8000a8c <__aeabi_fsub+0x200>
 8000d2e:	08cf      	lsrs	r7, r1, #3
 8000d30:	e627      	b.n	8000982 <__aeabi_fsub+0xf6>
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d100      	bne.n	8000d38 <__aeabi_fsub+0x4ac>
 8000d36:	e75f      	b.n	8000bf8 <__aeabi_fsub+0x36c>
 8000d38:	1b56      	subs	r6, r2, r5
 8000d3a:	2d00      	cmp	r5, #0
 8000d3c:	d101      	bne.n	8000d42 <__aeabi_fsub+0x4b6>
 8000d3e:	0033      	movs	r3, r6
 8000d40:	e6e7      	b.n	8000b12 <__aeabi_fsub+0x286>
 8000d42:	2380      	movs	r3, #128	@ 0x80
 8000d44:	4660      	mov	r0, ip
 8000d46:	04db      	lsls	r3, r3, #19
 8000d48:	4318      	orrs	r0, r3
 8000d4a:	4684      	mov	ip, r0
 8000d4c:	e6eb      	b.n	8000b26 <__aeabi_fsub+0x29a>
 8000d4e:	46c0      	nop			@ (mov r8, r8)
 8000d50:	7dffffff 	.word	0x7dffffff

08000d54 <__aeabi_f2iz>:
 8000d54:	0241      	lsls	r1, r0, #9
 8000d56:	0042      	lsls	r2, r0, #1
 8000d58:	0fc3      	lsrs	r3, r0, #31
 8000d5a:	0a49      	lsrs	r1, r1, #9
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	0e12      	lsrs	r2, r2, #24
 8000d60:	2a7e      	cmp	r2, #126	@ 0x7e
 8000d62:	dd03      	ble.n	8000d6c <__aeabi_f2iz+0x18>
 8000d64:	2a9d      	cmp	r2, #157	@ 0x9d
 8000d66:	dd02      	ble.n	8000d6e <__aeabi_f2iz+0x1a>
 8000d68:	4a09      	ldr	r2, [pc, #36]	@ (8000d90 <__aeabi_f2iz+0x3c>)
 8000d6a:	1898      	adds	r0, r3, r2
 8000d6c:	4770      	bx	lr
 8000d6e:	2080      	movs	r0, #128	@ 0x80
 8000d70:	0400      	lsls	r0, r0, #16
 8000d72:	4301      	orrs	r1, r0
 8000d74:	2a95      	cmp	r2, #149	@ 0x95
 8000d76:	dc07      	bgt.n	8000d88 <__aeabi_f2iz+0x34>
 8000d78:	2096      	movs	r0, #150	@ 0x96
 8000d7a:	1a82      	subs	r2, r0, r2
 8000d7c:	40d1      	lsrs	r1, r2
 8000d7e:	4248      	negs	r0, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d1f3      	bne.n	8000d6c <__aeabi_f2iz+0x18>
 8000d84:	0008      	movs	r0, r1
 8000d86:	e7f1      	b.n	8000d6c <__aeabi_f2iz+0x18>
 8000d88:	3a96      	subs	r2, #150	@ 0x96
 8000d8a:	4091      	lsls	r1, r2
 8000d8c:	e7f7      	b.n	8000d7e <__aeabi_f2iz+0x2a>
 8000d8e:	46c0      	nop			@ (mov r8, r8)
 8000d90:	7fffffff 	.word	0x7fffffff

08000d94 <__aeabi_i2f>:
 8000d94:	b570      	push	{r4, r5, r6, lr}
 8000d96:	2800      	cmp	r0, #0
 8000d98:	d012      	beq.n	8000dc0 <__aeabi_i2f+0x2c>
 8000d9a:	17c3      	asrs	r3, r0, #31
 8000d9c:	18c5      	adds	r5, r0, r3
 8000d9e:	405d      	eors	r5, r3
 8000da0:	0fc4      	lsrs	r4, r0, #31
 8000da2:	0028      	movs	r0, r5
 8000da4:	f000 f846 	bl	8000e34 <__clzsi2>
 8000da8:	239e      	movs	r3, #158	@ 0x9e
 8000daa:	1a1b      	subs	r3, r3, r0
 8000dac:	2b96      	cmp	r3, #150	@ 0x96
 8000dae:	dc0f      	bgt.n	8000dd0 <__aeabi_i2f+0x3c>
 8000db0:	2808      	cmp	r0, #8
 8000db2:	d038      	beq.n	8000e26 <__aeabi_i2f+0x92>
 8000db4:	3808      	subs	r0, #8
 8000db6:	4085      	lsls	r5, r0
 8000db8:	026d      	lsls	r5, r5, #9
 8000dba:	0a6d      	lsrs	r5, r5, #9
 8000dbc:	b2d8      	uxtb	r0, r3
 8000dbe:	e002      	b.n	8000dc6 <__aeabi_i2f+0x32>
 8000dc0:	2400      	movs	r4, #0
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	2500      	movs	r5, #0
 8000dc6:	05c0      	lsls	r0, r0, #23
 8000dc8:	4328      	orrs	r0, r5
 8000dca:	07e4      	lsls	r4, r4, #31
 8000dcc:	4320      	orrs	r0, r4
 8000dce:	bd70      	pop	{r4, r5, r6, pc}
 8000dd0:	2b99      	cmp	r3, #153	@ 0x99
 8000dd2:	dc14      	bgt.n	8000dfe <__aeabi_i2f+0x6a>
 8000dd4:	1f42      	subs	r2, r0, #5
 8000dd6:	4095      	lsls	r5, r2
 8000dd8:	002a      	movs	r2, r5
 8000dda:	4915      	ldr	r1, [pc, #84]	@ (8000e30 <__aeabi_i2f+0x9c>)
 8000ddc:	4011      	ands	r1, r2
 8000dde:	0755      	lsls	r5, r2, #29
 8000de0:	d01c      	beq.n	8000e1c <__aeabi_i2f+0x88>
 8000de2:	250f      	movs	r5, #15
 8000de4:	402a      	ands	r2, r5
 8000de6:	2a04      	cmp	r2, #4
 8000de8:	d018      	beq.n	8000e1c <__aeabi_i2f+0x88>
 8000dea:	3104      	adds	r1, #4
 8000dec:	08ca      	lsrs	r2, r1, #3
 8000dee:	0149      	lsls	r1, r1, #5
 8000df0:	d515      	bpl.n	8000e1e <__aeabi_i2f+0x8a>
 8000df2:	239f      	movs	r3, #159	@ 0x9f
 8000df4:	0252      	lsls	r2, r2, #9
 8000df6:	1a18      	subs	r0, r3, r0
 8000df8:	0a55      	lsrs	r5, r2, #9
 8000dfa:	b2c0      	uxtb	r0, r0
 8000dfc:	e7e3      	b.n	8000dc6 <__aeabi_i2f+0x32>
 8000dfe:	2205      	movs	r2, #5
 8000e00:	0029      	movs	r1, r5
 8000e02:	1a12      	subs	r2, r2, r0
 8000e04:	40d1      	lsrs	r1, r2
 8000e06:	0002      	movs	r2, r0
 8000e08:	321b      	adds	r2, #27
 8000e0a:	4095      	lsls	r5, r2
 8000e0c:	002a      	movs	r2, r5
 8000e0e:	1e55      	subs	r5, r2, #1
 8000e10:	41aa      	sbcs	r2, r5
 8000e12:	430a      	orrs	r2, r1
 8000e14:	4906      	ldr	r1, [pc, #24]	@ (8000e30 <__aeabi_i2f+0x9c>)
 8000e16:	4011      	ands	r1, r2
 8000e18:	0755      	lsls	r5, r2, #29
 8000e1a:	d1e2      	bne.n	8000de2 <__aeabi_i2f+0x4e>
 8000e1c:	08ca      	lsrs	r2, r1, #3
 8000e1e:	0252      	lsls	r2, r2, #9
 8000e20:	0a55      	lsrs	r5, r2, #9
 8000e22:	b2d8      	uxtb	r0, r3
 8000e24:	e7cf      	b.n	8000dc6 <__aeabi_i2f+0x32>
 8000e26:	026d      	lsls	r5, r5, #9
 8000e28:	0a6d      	lsrs	r5, r5, #9
 8000e2a:	308e      	adds	r0, #142	@ 0x8e
 8000e2c:	e7cb      	b.n	8000dc6 <__aeabi_i2f+0x32>
 8000e2e:	46c0      	nop			@ (mov r8, r8)
 8000e30:	fbffffff 	.word	0xfbffffff

08000e34 <__clzsi2>:
 8000e34:	211c      	movs	r1, #28
 8000e36:	2301      	movs	r3, #1
 8000e38:	041b      	lsls	r3, r3, #16
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d301      	bcc.n	8000e42 <__clzsi2+0xe>
 8000e3e:	0c00      	lsrs	r0, r0, #16
 8000e40:	3910      	subs	r1, #16
 8000e42:	0a1b      	lsrs	r3, r3, #8
 8000e44:	4298      	cmp	r0, r3
 8000e46:	d301      	bcc.n	8000e4c <__clzsi2+0x18>
 8000e48:	0a00      	lsrs	r0, r0, #8
 8000e4a:	3908      	subs	r1, #8
 8000e4c:	091b      	lsrs	r3, r3, #4
 8000e4e:	4298      	cmp	r0, r3
 8000e50:	d301      	bcc.n	8000e56 <__clzsi2+0x22>
 8000e52:	0900      	lsrs	r0, r0, #4
 8000e54:	3904      	subs	r1, #4
 8000e56:	a202      	add	r2, pc, #8	@ (adr r2, 8000e60 <__clzsi2+0x2c>)
 8000e58:	5c10      	ldrb	r0, [r2, r0]
 8000e5a:	1840      	adds	r0, r0, r1
 8000e5c:	4770      	bx	lr
 8000e5e:	46c0      	nop			@ (mov r8, r8)
 8000e60:	02020304 	.word	0x02020304
 8000e64:	01010101 	.word	0x01010101
	...

08000e70 <DS18B20_init>:
#include "DS18B20.h"


void DS18B20_init(void)                             
{                                       
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
	onewire_GPIO_Init();
 8000e74:	f000 fd9c 	bl	80019b0 <onewire_GPIO_Init>
	onewire_reset();
 8000e78:	f000 fdf4 	bl	8001a64 <onewire_reset>
	delay_ms(100);
 8000e7c:	2064      	movs	r0, #100	@ 0x64
 8000e7e:	f000 ffe1 	bl	8001e44 <delay_ms>
}              
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <DS18B20_get_temperature>:


float DS18B20_get_temperature(void)
{                                               
 8000e88:	b590      	push	{r4, r7, lr}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
	uint8_t msb = 0;
 8000e8e:	1dfb      	adds	r3, r7, #7
 8000e90:	2200      	movs	r2, #0
 8000e92:	701a      	strb	r2, [r3, #0]
	uint8_t lsb = 0;
 8000e94:	1dbb      	adds	r3, r7, #6
 8000e96:	2200      	movs	r2, #0
 8000e98:	701a      	strb	r2, [r3, #0]
	int32_t temp_raw = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	603b      	str	r3, [r7, #0]
	register float temp = 0.0;
	                       
	if(onewire_reset())
 8000e9e:	f000 fde1 	bl	8001a64 <onewire_reset>
 8000ea2:	1e03      	subs	r3, r0, #0
 8000ea4:	d001      	beq.n	8000eaa <DS18B20_get_temperature+0x22>
	{
	    return -1000.0;
 8000ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f1c <DS18B20_get_temperature+0x94>)
 8000ea8:	e034      	b.n	8000f14 <DS18B20_get_temperature+0x8c>
	}

	onewire_write(DS18B20_skip_ROM);
 8000eaa:	20cc      	movs	r0, #204	@ 0xcc
 8000eac:	f000 fe56 	bl	8001b5c <onewire_write>
	onewire_write(DS18B20_convert_T);
 8000eb0:	2044      	movs	r0, #68	@ 0x44
 8000eb2:	f000 fe53 	bl	8001b5c <onewire_write>
			delay_ms(94);
			break;                            
		}                        
		default:
		{
			delay_ms(750);
 8000eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f20 <DS18B20_get_temperature+0x98>)
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f000 ffc3 	bl	8001e44 <delay_ms>
			break;
 8000ebe:	46c0      	nop			@ (mov r8, r8)
		}
	}                  

	onewire_reset(); 
 8000ec0:	f000 fdd0 	bl	8001a64 <onewire_reset>
	onewire_write(DS18B20_skip_ROM);
 8000ec4:	20cc      	movs	r0, #204	@ 0xcc
 8000ec6:	f000 fe49 	bl	8001b5c <onewire_write>
	onewire_write(DS18B20_read_scratchpad);
 8000eca:	20be      	movs	r0, #190	@ 0xbe
 8000ecc:	f000 fe46 	bl	8001b5c <onewire_write>

	lsb = onewire_read();
 8000ed0:	1dbc      	adds	r4, r7, #6
 8000ed2:	f000 fe6e 	bl	8001bb2 <onewire_read>
 8000ed6:	0003      	movs	r3, r0
 8000ed8:	7023      	strb	r3, [r4, #0]
	msb = onewire_read();
 8000eda:	1dfc      	adds	r4, r7, #7
 8000edc:	f000 fe69 	bl	8001bb2 <onewire_read>
 8000ee0:	0003      	movs	r3, r0
 8000ee2:	7023      	strb	r3, [r4, #0]

	temp_raw = msb;
 8000ee4:	1dfb      	adds	r3, r7, #7
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	603b      	str	r3, [r7, #0]
	temp_raw <<= 8;
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	021b      	lsls	r3, r3, #8
 8000eee:	603b      	str	r3, [r7, #0]
	temp_raw += lsb;
 8000ef0:	1dbb      	adds	r3, r7, #6
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	683a      	ldr	r2, [r7, #0]
 8000ef6:	18d3      	adds	r3, r2, r3
 8000ef8:	603b      	str	r3, [r7, #0]
			temp_raw &= ~0x07;
			break;      
		}
		default:
		{
			break;
 8000efa:	46c0      	nop			@ (mov r8, r8)
		}
	}  
	
	temp = (((float)temp_raw) * 0.0625);
 8000efc:	6838      	ldr	r0, [r7, #0]
 8000efe:	f7ff ff49 	bl	8000d94 <__aeabi_i2f>
 8000f02:	1c03      	adds	r3, r0, #0
 8000f04:	21f6      	movs	r1, #246	@ 0xf6
 8000f06:	0589      	lsls	r1, r1, #22
 8000f08:	1c18      	adds	r0, r3, #0
 8000f0a:	f7ff fb65 	bl	80005d8 <__aeabi_fmul>
 8000f0e:	1c03      	adds	r3, r0, #0
 8000f10:	1c1c      	adds	r4, r3, #0

	return temp;
 8000f12:	1c23      	adds	r3, r4, #0
}
 8000f14:	1c18      	adds	r0, r3, #0
 8000f16:	46bd      	mov	sp, r7
 8000f18:	b003      	add	sp, #12
 8000f1a:	bd90      	pop	{r4, r7, pc}
 8000f1c:	c47a0000 	.word	0xc47a0000
 8000f20:	000002ee 	.word	0x000002ee

08000f24 <TWI_init>:
#include "HW_I2C.h"


void TWI_init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000f2a:	4b23      	ldr	r3, [pc, #140]	@ (8000fb8 <TWI_init+0x94>)
 8000f2c:	69da      	ldr	r2, [r3, #28]
 8000f2e:	4b22      	ldr	r3, [pc, #136]	@ (8000fb8 <TWI_init+0x94>)
 8000f30:	2180      	movs	r1, #128	@ 0x80
 8000f32:	0389      	lsls	r1, r1, #14
 8000f34:	430a      	orrs	r2, r1
 8000f36:	61da      	str	r2, [r3, #28]
 8000f38:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb8 <TWI_init+0x94>)
 8000f3a:	69da      	ldr	r2, [r3, #28]
 8000f3c:	2380      	movs	r3, #128	@ 0x80
 8000f3e:	039b      	lsls	r3, r3, #14
 8000f40:	4013      	ands	r3, r2
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	687b      	ldr	r3, [r7, #4]

	hi2c1.Instance = I2C1;
 8000f46:	4b1d      	ldr	r3, [pc, #116]	@ (8000fbc <TWI_init+0x98>)
 8000f48:	4a1d      	ldr	r2, [pc, #116]	@ (8000fc0 <TWI_init+0x9c>)
 8000f4a:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x10805D88;
 8000f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fbc <TWI_init+0x98>)
 8000f4e:	4a1d      	ldr	r2, [pc, #116]	@ (8000fc4 <TWI_init+0xa0>)
 8000f50:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8000f52:	4b1a      	ldr	r3, [pc, #104]	@ (8000fbc <TWI_init+0x98>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f58:	4b18      	ldr	r3, [pc, #96]	@ (8000fbc <TWI_init+0x98>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f5e:	4b17      	ldr	r3, [pc, #92]	@ (8000fbc <TWI_init+0x98>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8000f64:	4b15      	ldr	r3, [pc, #84]	@ (8000fbc <TWI_init+0x98>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f6a:	4b14      	ldr	r3, [pc, #80]	@ (8000fbc <TWI_init+0x98>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f70:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <TWI_init+0x98>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f76:	4b11      	ldr	r3, [pc, #68]	@ (8000fbc <TWI_init+0x98>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	621a      	str	r2, [r3, #32]
	if(HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fbc <TWI_init+0x98>)
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f001 fa4e 	bl	8002420 <HAL_I2C_Init>
 8000f84:	1e03      	subs	r3, r0, #0
 8000f86:	d001      	beq.n	8000f8c <TWI_init+0x68>
	{
		Error_Handler();
 8000f88:	f000 fd0c 	bl	80019a4 <Error_Handler>
	}

	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fbc <TWI_init+0x98>)
 8000f8e:	2100      	movs	r1, #0
 8000f90:	0018      	movs	r0, r3
 8000f92:	f001 fe4b 	bl	8002c2c <HAL_I2CEx_ConfigAnalogFilter>
 8000f96:	1e03      	subs	r3, r0, #0
 8000f98:	d001      	beq.n	8000f9e <TWI_init+0x7a>
	{
		Error_Handler();
 8000f9a:	f000 fd03 	bl	80019a4 <Error_Handler>
	}

	/** Configure Digital filter
	*/
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f9e:	4b07      	ldr	r3, [pc, #28]	@ (8000fbc <TWI_init+0x98>)
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	f001 fe8e 	bl	8002cc4 <HAL_I2CEx_ConfigDigitalFilter>
 8000fa8:	1e03      	subs	r3, r0, #0
 8000faa:	d001      	beq.n	8000fb0 <TWI_init+0x8c>
	{
		Error_Handler();
 8000fac:	f000 fcfa 	bl	80019a4 <Error_Handler>
	}
}
 8000fb0:	46c0      	nop			@ (mov r8, r8)
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	b002      	add	sp, #8
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	2000002c 	.word	0x2000002c
 8000fc0:	40005400 	.word	0x40005400
 8000fc4:	10805d88 	.word	0x10805d88

08000fc8 <LCD_init>:
static uint8_t bl_state;
static uint8_t data_value;


void LCD_init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  bl_state = BL_ON;
 8000fcc:	4b15      	ldr	r3, [pc, #84]	@ (8001024 <LCD_init+0x5c>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
  data_value = 0x04;
 8000fd2:	4b15      	ldr	r3, [pc, #84]	@ (8001028 <LCD_init+0x60>)
 8000fd4:	2204      	movs	r2, #4
 8000fd6:	701a      	strb	r2, [r3, #0]

#if(I2C_peripheral == use_SW_I2C)
  SW_I2C_GPIO_init();

#elif(I2C_peripheral == use_HW_I2C)
  TWI_init();
 8000fd8:	f7ff ffa4 	bl	8000f24 <TWI_init>

#endif

  PCF8574_write(data_value);
 8000fdc:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <LCD_init+0x60>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	f000 f967 	bl	80012b4 <PCF8574_write>

  HAL_Delay(10);
 8000fe6:	200a      	movs	r0, #10
 8000fe8:	f000 ffd2 	bl	8001f90 <HAL_Delay>

  LCD_send(0x33, CMD);
 8000fec:	2100      	movs	r1, #0
 8000fee:	2033      	movs	r0, #51	@ 0x33
 8000ff0:	f000 f842 	bl	8001078 <LCD_send>
  LCD_send(0x32, CMD);
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2032      	movs	r0, #50	@ 0x32
 8000ff8:	f000 f83e 	bl	8001078 <LCD_send>

  LCD_send((_4_pin_interface | _2_row_display | _5x7_dots), CMD);
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	2028      	movs	r0, #40	@ 0x28
 8001000:	f000 f83a 	bl	8001078 <LCD_send>
  LCD_send((display_on | cursor_off | blink_off), CMD);
 8001004:	2100      	movs	r1, #0
 8001006:	200c      	movs	r0, #12
 8001008:	f000 f836 	bl	8001078 <LCD_send>
  LCD_send((clear_display), CMD);
 800100c:	2100      	movs	r1, #0
 800100e:	2001      	movs	r0, #1
 8001010:	f000 f832 	bl	8001078 <LCD_send>
  LCD_send((cursor_direction_inc | display_no_shift), CMD);
 8001014:	2100      	movs	r1, #0
 8001016:	2006      	movs	r0, #6
 8001018:	f000 f82e 	bl	8001078 <LCD_send>
}
 800101c:	46c0      	nop			@ (mov r8, r8)
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	46c0      	nop			@ (mov r8, r8)
 8001024:	20000028 	.word	0x20000028
 8001028:	20000029 	.word	0x20000029

0800102c <LCD_toggle_EN>:


void LCD_toggle_EN(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  data_value |= 0x04;
 8001030:	4b10      	ldr	r3, [pc, #64]	@ (8001074 <LCD_toggle_EN+0x48>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2204      	movs	r2, #4
 8001036:	4313      	orrs	r3, r2
 8001038:	b2da      	uxtb	r2, r3
 800103a:	4b0e      	ldr	r3, [pc, #56]	@ (8001074 <LCD_toggle_EN+0x48>)
 800103c:	701a      	strb	r2, [r3, #0]
  PCF8574_write(data_value);
 800103e:	4b0d      	ldr	r3, [pc, #52]	@ (8001074 <LCD_toggle_EN+0x48>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	0018      	movs	r0, r3
 8001044:	f000 f936 	bl	80012b4 <PCF8574_write>
  HAL_Delay(1);
 8001048:	2001      	movs	r0, #1
 800104a:	f000 ffa1 	bl	8001f90 <HAL_Delay>
  data_value &= 0xF9;
 800104e:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <LCD_toggle_EN+0x48>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2206      	movs	r2, #6
 8001054:	4393      	bics	r3, r2
 8001056:	b2da      	uxtb	r2, r3
 8001058:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <LCD_toggle_EN+0x48>)
 800105a:	701a      	strb	r2, [r3, #0]
  PCF8574_write(data_value);
 800105c:	4b05      	ldr	r3, [pc, #20]	@ (8001074 <LCD_toggle_EN+0x48>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	0018      	movs	r0, r3
 8001062:	f000 f927 	bl	80012b4 <PCF8574_write>
  HAL_Delay(1);
 8001066:	2001      	movs	r0, #1
 8001068:	f000 ff92 	bl	8001f90 <HAL_Delay>
}
 800106c:	46c0      	nop			@ (mov r8, r8)
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	46c0      	nop			@ (mov r8, r8)
 8001074:	20000029 	.word	0x20000029

08001078 <LCD_send>:


void LCD_send(uint8_t value, uint8_t mode)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	0002      	movs	r2, r0
 8001080:	1dfb      	adds	r3, r7, #7
 8001082:	701a      	strb	r2, [r3, #0]
 8001084:	1dbb      	adds	r3, r7, #6
 8001086:	1c0a      	adds	r2, r1, #0
 8001088:	701a      	strb	r2, [r3, #0]
  switch(mode)
 800108a:	1dbb      	adds	r3, r7, #6
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d002      	beq.n	8001098 <LCD_send+0x20>
 8001092:	2b01      	cmp	r3, #1
 8001094:	d008      	beq.n	80010a8 <LCD_send+0x30>
 8001096:	e00f      	b.n	80010b8 <LCD_send+0x40>
  {
     case CMD:
     {
        data_value &= 0xF4;
 8001098:	4b1b      	ldr	r3, [pc, #108]	@ (8001108 <LCD_send+0x90>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	220b      	movs	r2, #11
 800109e:	4393      	bics	r3, r2
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	4b19      	ldr	r3, [pc, #100]	@ (8001108 <LCD_send+0x90>)
 80010a4:	701a      	strb	r2, [r3, #0]
        break;
 80010a6:	e007      	b.n	80010b8 <LCD_send+0x40>
     }
     case DAT:
     {
        data_value |= 0x01;
 80010a8:	4b17      	ldr	r3, [pc, #92]	@ (8001108 <LCD_send+0x90>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2201      	movs	r2, #1
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4b15      	ldr	r3, [pc, #84]	@ (8001108 <LCD_send+0x90>)
 80010b4:	701a      	strb	r2, [r3, #0]
        break;
 80010b6:	46c0      	nop			@ (mov r8, r8)
     }
  }

  switch(bl_state)
 80010b8:	4b14      	ldr	r3, [pc, #80]	@ (800110c <LCD_send+0x94>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d009      	beq.n	80010d4 <LCD_send+0x5c>
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d10f      	bne.n	80010e4 <LCD_send+0x6c>
  {
     case BL_ON:
     {
        data_value |= 0x08;
 80010c4:	4b10      	ldr	r3, [pc, #64]	@ (8001108 <LCD_send+0x90>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2208      	movs	r2, #8
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <LCD_send+0x90>)
 80010d0:	701a      	strb	r2, [r3, #0]
        break;
 80010d2:	e007      	b.n	80010e4 <LCD_send+0x6c>
     }
     case BL_OFF:
     {
        data_value &= 0xF7;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <LCD_send+0x90>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	2208      	movs	r2, #8
 80010da:	4393      	bics	r3, r2
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4b0a      	ldr	r3, [pc, #40]	@ (8001108 <LCD_send+0x90>)
 80010e0:	701a      	strb	r2, [r3, #0]
        break;
 80010e2:	46c0      	nop			@ (mov r8, r8)
     }
  }

  PCF8574_write(data_value);
 80010e4:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <LCD_send+0x90>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	0018      	movs	r0, r3
 80010ea:	f000 f8e3 	bl	80012b4 <PCF8574_write>
  LCD_4bit_send(value);
 80010ee:	1dfb      	adds	r3, r7, #7
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	0018      	movs	r0, r3
 80010f4:	f000 f80c 	bl	8001110 <LCD_4bit_send>
  HAL_Delay(1);
 80010f8:	2001      	movs	r0, #1
 80010fa:	f000 ff49 	bl	8001f90 <HAL_Delay>
}
 80010fe:	46c0      	nop			@ (mov r8, r8)
 8001100:	46bd      	mov	sp, r7
 8001102:	b002      	add	sp, #8
 8001104:	bd80      	pop	{r7, pc}
 8001106:	46c0      	nop			@ (mov r8, r8)
 8001108:	20000029 	.word	0x20000029
 800110c:	20000028 	.word	0x20000028

08001110 <LCD_4bit_send>:


void LCD_4bit_send(uint8_t lcd_data)
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	0002      	movs	r2, r0
 8001118:	1dfb      	adds	r3, r7, #7
 800111a:	701a      	strb	r2, [r3, #0]
  uint8_t temp = 0x00;
 800111c:	200f      	movs	r0, #15
 800111e:	183b      	adds	r3, r7, r0
 8001120:	2200      	movs	r2, #0
 8001122:	701a      	strb	r2, [r3, #0]

  temp = (lcd_data & 0xF0);
 8001124:	183b      	adds	r3, r7, r0
 8001126:	1dfa      	adds	r2, r7, #7
 8001128:	7812      	ldrb	r2, [r2, #0]
 800112a:	210f      	movs	r1, #15
 800112c:	438a      	bics	r2, r1
 800112e:	701a      	strb	r2, [r3, #0]
  data_value &= 0x0F;
 8001130:	4b1e      	ldr	r3, [pc, #120]	@ (80011ac <LCD_4bit_send+0x9c>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	220f      	movs	r2, #15
 8001136:	4013      	ands	r3, r2
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <LCD_4bit_send+0x9c>)
 800113c:	701a      	strb	r2, [r3, #0]
  data_value |= temp;
 800113e:	4b1b      	ldr	r3, [pc, #108]	@ (80011ac <LCD_4bit_send+0x9c>)
 8001140:	781a      	ldrb	r2, [r3, #0]
 8001142:	0004      	movs	r4, r0
 8001144:	183b      	adds	r3, r7, r0
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	4313      	orrs	r3, r2
 800114a:	b2da      	uxtb	r2, r3
 800114c:	4b17      	ldr	r3, [pc, #92]	@ (80011ac <LCD_4bit_send+0x9c>)
 800114e:	701a      	strb	r2, [r3, #0]
  PCF8574_write(data_value);
 8001150:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <LCD_4bit_send+0x9c>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	0018      	movs	r0, r3
 8001156:	f000 f8ad 	bl	80012b4 <PCF8574_write>
  LCD_toggle_EN();
 800115a:	f7ff ff67 	bl	800102c <LCD_toggle_EN>

  temp = (lcd_data & 0x0F);
 800115e:	193b      	adds	r3, r7, r4
 8001160:	1dfa      	adds	r2, r7, #7
 8001162:	7812      	ldrb	r2, [r2, #0]
 8001164:	210f      	movs	r1, #15
 8001166:	400a      	ands	r2, r1
 8001168:	701a      	strb	r2, [r3, #0]
  temp <<= 0x04;
 800116a:	193b      	adds	r3, r7, r4
 800116c:	0021      	movs	r1, r4
 800116e:	193a      	adds	r2, r7, r4
 8001170:	7812      	ldrb	r2, [r2, #0]
 8001172:	0112      	lsls	r2, r2, #4
 8001174:	701a      	strb	r2, [r3, #0]
  data_value &= 0x0F;
 8001176:	4b0d      	ldr	r3, [pc, #52]	@ (80011ac <LCD_4bit_send+0x9c>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	220f      	movs	r2, #15
 800117c:	4013      	ands	r3, r2
 800117e:	b2da      	uxtb	r2, r3
 8001180:	4b0a      	ldr	r3, [pc, #40]	@ (80011ac <LCD_4bit_send+0x9c>)
 8001182:	701a      	strb	r2, [r3, #0]
  data_value |= temp;
 8001184:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <LCD_4bit_send+0x9c>)
 8001186:	781a      	ldrb	r2, [r3, #0]
 8001188:	187b      	adds	r3, r7, r1
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4313      	orrs	r3, r2
 800118e:	b2da      	uxtb	r2, r3
 8001190:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <LCD_4bit_send+0x9c>)
 8001192:	701a      	strb	r2, [r3, #0]
  PCF8574_write(data_value);
 8001194:	4b05      	ldr	r3, [pc, #20]	@ (80011ac <LCD_4bit_send+0x9c>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	0018      	movs	r0, r3
 800119a:	f000 f88b 	bl	80012b4 <PCF8574_write>
  LCD_toggle_EN();
 800119e:	f7ff ff45 	bl	800102c <LCD_toggle_EN>
}
 80011a2:	46c0      	nop			@ (mov r8, r8)
 80011a4:	46bd      	mov	sp, r7
 80011a6:	b005      	add	sp, #20
 80011a8:	bd90      	pop	{r4, r7, pc}
 80011aa:	46c0      	nop			@ (mov r8, r8)
 80011ac:	20000029 	.word	0x20000029

080011b0 <LCD_putchar>:


void LCD_putchar(char char_data)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	0002      	movs	r2, r0
 80011b8:	1dfb      	adds	r3, r7, #7
 80011ba:	701a      	strb	r2, [r3, #0]
  LCD_send(char_data, DAT);
 80011bc:	1dfb      	adds	r3, r7, #7
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2101      	movs	r1, #1
 80011c2:	0018      	movs	r0, r3
 80011c4:	f7ff ff58 	bl	8001078 <LCD_send>
}
 80011c8:	46c0      	nop			@ (mov r8, r8)
 80011ca:	46bd      	mov	sp, r7
 80011cc:	b002      	add	sp, #8
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <LCD_goto>:
  LCD_send(goto_home, CMD);
}


void LCD_goto(uint8_t x_pos, uint8_t y_pos)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	0002      	movs	r2, r0
 80011d8:	1dfb      	adds	r3, r7, #7
 80011da:	701a      	strb	r2, [r3, #0]
 80011dc:	1dbb      	adds	r3, r7, #6
 80011de:	1c0a      	adds	r2, r1, #0
 80011e0:	701a      	strb	r2, [r3, #0]
    switch(y_pos)
 80011e2:	1dbb      	adds	r3, r7, #6
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	2b03      	cmp	r3, #3
 80011e8:	d023      	beq.n	8001232 <LCD_goto+0x62>
 80011ea:	dc31      	bgt.n	8001250 <LCD_goto+0x80>
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d002      	beq.n	80011f6 <LCD_goto+0x26>
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d00f      	beq.n	8001214 <LCD_goto+0x44>
 80011f4:	e02c      	b.n	8001250 <LCD_goto+0x80>
    {
        case 1:
        {
            LCD_send((0x80 | (line_2_y_pos + x_pos)), CMD);
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	3340      	adds	r3, #64	@ 0x40
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	b25b      	sxtb	r3, r3
 8001200:	2280      	movs	r2, #128	@ 0x80
 8001202:	4252      	negs	r2, r2
 8001204:	4313      	orrs	r3, r2
 8001206:	b25b      	sxtb	r3, r3
 8001208:	b2db      	uxtb	r3, r3
 800120a:	2100      	movs	r1, #0
 800120c:	0018      	movs	r0, r3
 800120e:	f7ff ff33 	bl	8001078 <LCD_send>
            break;
 8001212:	e028      	b.n	8001266 <LCD_goto+0x96>
        }

        case 2:
        {
            LCD_send((0x80 | (line_3_y_pos + x_pos)), CMD);
 8001214:	1dfb      	adds	r3, r7, #7
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3314      	adds	r3, #20
 800121a:	b2db      	uxtb	r3, r3
 800121c:	b25b      	sxtb	r3, r3
 800121e:	2280      	movs	r2, #128	@ 0x80
 8001220:	4252      	negs	r2, r2
 8001222:	4313      	orrs	r3, r2
 8001224:	b25b      	sxtb	r3, r3
 8001226:	b2db      	uxtb	r3, r3
 8001228:	2100      	movs	r1, #0
 800122a:	0018      	movs	r0, r3
 800122c:	f7ff ff24 	bl	8001078 <LCD_send>
            break;
 8001230:	e019      	b.n	8001266 <LCD_goto+0x96>
        }

        case 3:
        {
            LCD_send((0x80 | (line_4_y_pos + x_pos)), CMD);
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	3354      	adds	r3, #84	@ 0x54
 8001238:	b2db      	uxtb	r3, r3
 800123a:	b25b      	sxtb	r3, r3
 800123c:	2280      	movs	r2, #128	@ 0x80
 800123e:	4252      	negs	r2, r2
 8001240:	4313      	orrs	r3, r2
 8001242:	b25b      	sxtb	r3, r3
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2100      	movs	r1, #0
 8001248:	0018      	movs	r0, r3
 800124a:	f7ff ff15 	bl	8001078 <LCD_send>
            break;
 800124e:	e00a      	b.n	8001266 <LCD_goto+0x96>
        }

        default:
        {
            LCD_send((0x80 | (line_1_y_pos + x_pos)), CMD);
 8001250:	1dfb      	adds	r3, r7, #7
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2280      	movs	r2, #128	@ 0x80
 8001256:	4252      	negs	r2, r2
 8001258:	4313      	orrs	r3, r2
 800125a:	b2db      	uxtb	r3, r3
 800125c:	2100      	movs	r1, #0
 800125e:	0018      	movs	r0, r3
 8001260:	f7ff ff0a 	bl	8001078 <LCD_send>
            break;
 8001264:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 8001266:	46c0      	nop			@ (mov r8, r8)
 8001268:	46bd      	mov	sp, r7
 800126a:	b002      	add	sp, #8
 800126c:	bd80      	pop	{r7, pc}

0800126e <LCD_putstr>:


void LCD_putstr(uint8_t x_pos, uint8_t y_pos, const char *lcd_string)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	603a      	str	r2, [r7, #0]
 8001276:	1dfb      	adds	r3, r7, #7
 8001278:	1c02      	adds	r2, r0, #0
 800127a:	701a      	strb	r2, [r3, #0]
 800127c:	1dbb      	adds	r3, r7, #6
 800127e:	1c0a      	adds	r2, r1, #0
 8001280:	701a      	strb	r2, [r3, #0]
    LCD_goto(x_pos, y_pos);
 8001282:	1dbb      	adds	r3, r7, #6
 8001284:	781a      	ldrb	r2, [r3, #0]
 8001286:	1dfb      	adds	r3, r7, #7
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	0011      	movs	r1, r2
 800128c:	0018      	movs	r0, r3
 800128e:	f7ff ff9f 	bl	80011d0 <LCD_goto>
    while(*lcd_string != '\0')
 8001292:	e006      	b.n	80012a2 <LCD_putstr+0x34>
    {
        LCD_putchar(*lcd_string++);
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	1c5a      	adds	r2, r3, #1
 8001298:	603a      	str	r2, [r7, #0]
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	0018      	movs	r0, r3
 800129e:	f7ff ff87 	bl	80011b0 <LCD_putchar>
    while(*lcd_string != '\0')
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d1f4      	bne.n	8001294 <LCD_putstr+0x26>
    };
}
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	46c0      	nop			@ (mov r8, r8)
 80012ae:	46bd      	mov	sp, r7
 80012b0:	b002      	add	sp, #8
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <PCF8574_write>:
    return value;
}


void PCF8574_write(uint8_t value)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af02      	add	r7, sp, #8
 80012ba:	0002      	movs	r2, r0
 80012bc:	1dfb      	adds	r3, r7, #7
 80012be:	701a      	strb	r2, [r3, #0]
	uint8_t data_buffer[1] = {0x00};
 80012c0:	210c      	movs	r1, #12
 80012c2:	187b      	adds	r3, r7, r1
 80012c4:	4a09      	ldr	r2, [pc, #36]	@ (80012ec <PCF8574_write+0x38>)
 80012c6:	7812      	ldrb	r2, [r2, #0]
 80012c8:	701a      	strb	r2, [r3, #0]

	data_buffer[0] = value;
 80012ca:	187b      	adds	r3, r7, r1
 80012cc:	1dfa      	adds	r2, r7, #7
 80012ce:	7812      	ldrb	r2, [r2, #0]
 80012d0:	701a      	strb	r2, [r3, #0]
    SW_I2C_write(value);
    SW_I2C_wait_ACK();
    SW_I2C_stop();

#elif(I2C_peripheral == use_HW_I2C)
    HAL_I2C_Master_Transmit(&hi2c1, PCF8574_I2C_address, data_buffer, 1, 1000);
 80012d2:	187a      	adds	r2, r7, r1
 80012d4:	4806      	ldr	r0, [pc, #24]	@ (80012f0 <PCF8574_write+0x3c>)
 80012d6:	23fa      	movs	r3, #250	@ 0xfa
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	2301      	movs	r3, #1
 80012de:	214e      	movs	r1, #78	@ 0x4e
 80012e0:	f001 f944 	bl	800256c <HAL_I2C_Master_Transmit>

#endif
}
 80012e4:	46c0      	nop			@ (mov r8, r8)
 80012e6:	46bd      	mov	sp, r7
 80012e8:	b004      	add	sp, #16
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	080038cc 	.word	0x080038cc
 80012f0:	2000002c 	.word	0x2000002c

080012f4 <load_custom_symbol>:
#include "lcd_print.h"


void load_custom_symbol(void)
{
 80012f4:	b590      	push	{r4, r7, lr}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
    uint8_t s = 0;
 80012fa:	240f      	movs	r4, #15
 80012fc:	193b      	adds	r3, r7, r4
 80012fe:	2200      	movs	r2, #0
 8001300:	701a      	strb	r2, [r3, #0]

    const uint8_t custom_symbol[array_size] =
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	4a12      	ldr	r2, [pc, #72]	@ (8001350 <load_custom_symbol+0x5c>)
 8001306:	ca03      	ldmia	r2!, {r0, r1}
 8001308:	c303      	stmia	r3!, {r0, r1}
    {
        0x00, 0x06, 0x09, 0x09, 0x06, 0x00, 0x00, 0x00
    };

    LCD_send(0x40, CMD);
 800130a:	2100      	movs	r1, #0
 800130c:	2040      	movs	r0, #64	@ 0x40
 800130e:	f7ff feb3 	bl	8001078 <LCD_send>

    for(s = 0; s < array_size; s++)
 8001312:	193b      	adds	r3, r7, r4
 8001314:	2200      	movs	r2, #0
 8001316:	701a      	strb	r2, [r3, #0]
 8001318:	e00d      	b.n	8001336 <load_custom_symbol+0x42>
    {
         LCD_send(custom_symbol[s], DAT);
 800131a:	240f      	movs	r4, #15
 800131c:	193b      	adds	r3, r7, r4
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	1d3a      	adds	r2, r7, #4
 8001322:	5cd3      	ldrb	r3, [r2, r3]
 8001324:	2101      	movs	r1, #1
 8001326:	0018      	movs	r0, r3
 8001328:	f7ff fea6 	bl	8001078 <LCD_send>
    for(s = 0; s < array_size; s++)
 800132c:	193b      	adds	r3, r7, r4
 800132e:	781a      	ldrb	r2, [r3, #0]
 8001330:	193b      	adds	r3, r7, r4
 8001332:	3201      	adds	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]
 8001336:	230f      	movs	r3, #15
 8001338:	18fb      	adds	r3, r7, r3
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b07      	cmp	r3, #7
 800133e:	d9ec      	bls.n	800131a <load_custom_symbol+0x26>
    }

    LCD_send(0x80, CMD);
 8001340:	2100      	movs	r1, #0
 8001342:	2080      	movs	r0, #128	@ 0x80
 8001344:	f7ff fe98 	bl	8001078 <LCD_send>
}
 8001348:	46c0      	nop			@ (mov r8, r8)
 800134a:	46bd      	mov	sp, r7
 800134c:	b005      	add	sp, #20
 800134e:	bd90      	pop	{r4, r7, pc}
 8001350:	080038d0 	.word	0x080038d0

08001354 <print_symbol>:


void print_symbol(uint8_t x_pos, uint8_t y_pos, uint8_t symbol_index)
{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	0004      	movs	r4, r0
 800135c:	0008      	movs	r0, r1
 800135e:	0011      	movs	r1, r2
 8001360:	1dfb      	adds	r3, r7, #7
 8001362:	1c22      	adds	r2, r4, #0
 8001364:	701a      	strb	r2, [r3, #0]
 8001366:	1dbb      	adds	r3, r7, #6
 8001368:	1c02      	adds	r2, r0, #0
 800136a:	701a      	strb	r2, [r3, #0]
 800136c:	1d7b      	adds	r3, r7, #5
 800136e:	1c0a      	adds	r2, r1, #0
 8001370:	701a      	strb	r2, [r3, #0]
    LCD_goto(x_pos, y_pos);
 8001372:	1dbb      	adds	r3, r7, #6
 8001374:	781a      	ldrb	r2, [r3, #0]
 8001376:	1dfb      	adds	r3, r7, #7
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	0011      	movs	r1, r2
 800137c:	0018      	movs	r0, r3
 800137e:	f7ff ff27 	bl	80011d0 <LCD_goto>
    LCD_send(symbol_index, DAT);
 8001382:	1d7b      	adds	r3, r7, #5
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2101      	movs	r1, #1
 8001388:	0018      	movs	r0, r3
 800138a:	f7ff fe75 	bl	8001078 <LCD_send>
}
 800138e:	46c0      	nop			@ (mov r8, r8)
 8001390:	46bd      	mov	sp, r7
 8001392:	b003      	add	sp, #12
 8001394:	bd90      	pop	{r4, r7, pc}
	...

08001398 <print_I>:
     LCD_putstr(x_pos, y_pos, ch);
}


void print_I(uint8_t x_pos, uint8_t y_pos, int32_t value)
{
 8001398:	b590      	push	{r4, r7, lr}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	603a      	str	r2, [r7, #0]
 80013a0:	1dfb      	adds	r3, r7, #7
 80013a2:	1c02      	adds	r2, r0, #0
 80013a4:	701a      	strb	r2, [r3, #0]
 80013a6:	1dbb      	adds	r3, r7, #6
 80013a8:	1c0a      	adds	r2, r1, #0
 80013aa:	701a      	strb	r2, [r3, #0]
    char ch[7] = {0x20, 0x20, 0x20, 0x20, 0x20, 0x20, '\0'};
 80013ac:	2008      	movs	r0, #8
 80013ae:	183b      	adds	r3, r7, r0
 80013b0:	4a9e      	ldr	r2, [pc, #632]	@ (800162c <print_I+0x294>)
 80013b2:	6811      	ldr	r1, [r2, #0]
 80013b4:	6019      	str	r1, [r3, #0]
 80013b6:	8891      	ldrh	r1, [r2, #4]
 80013b8:	8099      	strh	r1, [r3, #4]
 80013ba:	7992      	ldrb	r2, [r2, #6]
 80013bc:	719a      	strb	r2, [r3, #6]

    if(value < 0)
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	da06      	bge.n	80013d2 <print_I+0x3a>
    {
        ch[0] = 0x2D;
 80013c4:	183b      	adds	r3, r7, r0
 80013c6:	222d      	movs	r2, #45	@ 0x2d
 80013c8:	701a      	strb	r2, [r3, #0]
        value = -value;
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	425b      	negs	r3, r3
 80013ce:	603b      	str	r3, [r7, #0]
 80013d0:	e003      	b.n	80013da <print_I+0x42>
    }
    else
    {
        ch[0] = 0x20;
 80013d2:	2308      	movs	r3, #8
 80013d4:	18fb      	adds	r3, r7, r3
 80013d6:	2220      	movs	r2, #32
 80013d8:	701a      	strb	r2, [r3, #0]
    }

    if(value > 9999)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	4a94      	ldr	r2, [pc, #592]	@ (8001630 <print_I+0x298>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	dd4a      	ble.n	8001478 <print_I+0xe0>
    {
        ch[1] = ((value / 10000) + 0x30);
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	4993      	ldr	r1, [pc, #588]	@ (8001634 <print_I+0x29c>)
 80013e6:	0018      	movs	r0, r3
 80013e8:	f7fe ff18 	bl	800021c <__divsi3>
 80013ec:	0003      	movs	r3, r0
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	3330      	adds	r3, #48	@ 0x30
 80013f2:	b2da      	uxtb	r2, r3
 80013f4:	2408      	movs	r4, #8
 80013f6:	193b      	adds	r3, r7, r4
 80013f8:	705a      	strb	r2, [r3, #1]
        ch[2] = (((value % 10000)/ 1000) + 0x30);
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	498d      	ldr	r1, [pc, #564]	@ (8001634 <print_I+0x29c>)
 80013fe:	0018      	movs	r0, r3
 8001400:	f7fe fff2 	bl	80003e8 <__aeabi_idivmod>
 8001404:	000b      	movs	r3, r1
 8001406:	001a      	movs	r2, r3
 8001408:	23fa      	movs	r3, #250	@ 0xfa
 800140a:	0099      	lsls	r1, r3, #2
 800140c:	0010      	movs	r0, r2
 800140e:	f7fe ff05 	bl	800021c <__divsi3>
 8001412:	0003      	movs	r3, r0
 8001414:	b2db      	uxtb	r3, r3
 8001416:	3330      	adds	r3, #48	@ 0x30
 8001418:	b2da      	uxtb	r2, r3
 800141a:	193b      	adds	r3, r7, r4
 800141c:	709a      	strb	r2, [r3, #2]
        ch[3] = (((value % 1000) / 100) + 0x30);
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	22fa      	movs	r2, #250	@ 0xfa
 8001422:	0091      	lsls	r1, r2, #2
 8001424:	0018      	movs	r0, r3
 8001426:	f7fe ffdf 	bl	80003e8 <__aeabi_idivmod>
 800142a:	000b      	movs	r3, r1
 800142c:	2164      	movs	r1, #100	@ 0x64
 800142e:	0018      	movs	r0, r3
 8001430:	f7fe fef4 	bl	800021c <__divsi3>
 8001434:	0003      	movs	r3, r0
 8001436:	b2db      	uxtb	r3, r3
 8001438:	3330      	adds	r3, #48	@ 0x30
 800143a:	b2da      	uxtb	r2, r3
 800143c:	193b      	adds	r3, r7, r4
 800143e:	70da      	strb	r2, [r3, #3]
        ch[4] = (((value % 100) / 10) + 0x30);
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	2164      	movs	r1, #100	@ 0x64
 8001444:	0018      	movs	r0, r3
 8001446:	f7fe ffcf 	bl	80003e8 <__aeabi_idivmod>
 800144a:	000b      	movs	r3, r1
 800144c:	210a      	movs	r1, #10
 800144e:	0018      	movs	r0, r3
 8001450:	f7fe fee4 	bl	800021c <__divsi3>
 8001454:	0003      	movs	r3, r0
 8001456:	b2db      	uxtb	r3, r3
 8001458:	3330      	adds	r3, #48	@ 0x30
 800145a:	b2da      	uxtb	r2, r3
 800145c:	193b      	adds	r3, r7, r4
 800145e:	711a      	strb	r2, [r3, #4]
        ch[5] = ((value % 10) + 0x30);
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	210a      	movs	r1, #10
 8001464:	0018      	movs	r0, r3
 8001466:	f7fe ffbf 	bl	80003e8 <__aeabi_idivmod>
 800146a:	000b      	movs	r3, r1
 800146c:	b2db      	uxtb	r3, r3
 800146e:	3330      	adds	r3, #48	@ 0x30
 8001470:	b2da      	uxtb	r2, r3
 8001472:	193b      	adds	r3, r7, r4
 8001474:	715a      	strb	r2, [r3, #5]
 8001476:	e0cb      	b.n	8001610 <print_I+0x278>
    }

    else if((value > 999) && (value <= 9999))
 8001478:	683a      	ldr	r2, [r7, #0]
 800147a:	23fa      	movs	r3, #250	@ 0xfa
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	429a      	cmp	r2, r3
 8001480:	db46      	blt.n	8001510 <print_I+0x178>
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	4a6a      	ldr	r2, [pc, #424]	@ (8001630 <print_I+0x298>)
 8001486:	4293      	cmp	r3, r2
 8001488:	dc42      	bgt.n	8001510 <print_I+0x178>
    {
        ch[1] = (((value % 10000)/ 1000) + 0x30);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	4969      	ldr	r1, [pc, #420]	@ (8001634 <print_I+0x29c>)
 800148e:	0018      	movs	r0, r3
 8001490:	f7fe ffaa 	bl	80003e8 <__aeabi_idivmod>
 8001494:	000b      	movs	r3, r1
 8001496:	001a      	movs	r2, r3
 8001498:	23fa      	movs	r3, #250	@ 0xfa
 800149a:	0099      	lsls	r1, r3, #2
 800149c:	0010      	movs	r0, r2
 800149e:	f7fe febd 	bl	800021c <__divsi3>
 80014a2:	0003      	movs	r3, r0
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	3330      	adds	r3, #48	@ 0x30
 80014a8:	b2da      	uxtb	r2, r3
 80014aa:	2408      	movs	r4, #8
 80014ac:	193b      	adds	r3, r7, r4
 80014ae:	705a      	strb	r2, [r3, #1]
        ch[2] = (((value % 1000) / 100) + 0x30);
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	22fa      	movs	r2, #250	@ 0xfa
 80014b4:	0091      	lsls	r1, r2, #2
 80014b6:	0018      	movs	r0, r3
 80014b8:	f7fe ff96 	bl	80003e8 <__aeabi_idivmod>
 80014bc:	000b      	movs	r3, r1
 80014be:	2164      	movs	r1, #100	@ 0x64
 80014c0:	0018      	movs	r0, r3
 80014c2:	f7fe feab 	bl	800021c <__divsi3>
 80014c6:	0003      	movs	r3, r0
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	3330      	adds	r3, #48	@ 0x30
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	193b      	adds	r3, r7, r4
 80014d0:	709a      	strb	r2, [r3, #2]
        ch[3] = (((value % 100) / 10) + 0x30);
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	2164      	movs	r1, #100	@ 0x64
 80014d6:	0018      	movs	r0, r3
 80014d8:	f7fe ff86 	bl	80003e8 <__aeabi_idivmod>
 80014dc:	000b      	movs	r3, r1
 80014de:	210a      	movs	r1, #10
 80014e0:	0018      	movs	r0, r3
 80014e2:	f7fe fe9b 	bl	800021c <__divsi3>
 80014e6:	0003      	movs	r3, r0
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	3330      	adds	r3, #48	@ 0x30
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	193b      	adds	r3, r7, r4
 80014f0:	70da      	strb	r2, [r3, #3]
        ch[4] = ((value % 10) + 0x30);
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	210a      	movs	r1, #10
 80014f6:	0018      	movs	r0, r3
 80014f8:	f7fe ff76 	bl	80003e8 <__aeabi_idivmod>
 80014fc:	000b      	movs	r3, r1
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	3330      	adds	r3, #48	@ 0x30
 8001502:	b2da      	uxtb	r2, r3
 8001504:	193b      	adds	r3, r7, r4
 8001506:	711a      	strb	r2, [r3, #4]
        ch[5] = 0x20;
 8001508:	193b      	adds	r3, r7, r4
 800150a:	2220      	movs	r2, #32
 800150c:	715a      	strb	r2, [r3, #5]
 800150e:	e07f      	b.n	8001610 <print_I+0x278>
    }
    else if((value > 99) && (value <= 999))
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	2b63      	cmp	r3, #99	@ 0x63
 8001514:	dd38      	ble.n	8001588 <print_I+0x1f0>
 8001516:	683a      	ldr	r2, [r7, #0]
 8001518:	23fa      	movs	r3, #250	@ 0xfa
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	429a      	cmp	r2, r3
 800151e:	da33      	bge.n	8001588 <print_I+0x1f0>
    {
        ch[1] = (((value % 1000) / 100) + 0x30);
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	22fa      	movs	r2, #250	@ 0xfa
 8001524:	0091      	lsls	r1, r2, #2
 8001526:	0018      	movs	r0, r3
 8001528:	f7fe ff5e 	bl	80003e8 <__aeabi_idivmod>
 800152c:	000b      	movs	r3, r1
 800152e:	2164      	movs	r1, #100	@ 0x64
 8001530:	0018      	movs	r0, r3
 8001532:	f7fe fe73 	bl	800021c <__divsi3>
 8001536:	0003      	movs	r3, r0
 8001538:	b2db      	uxtb	r3, r3
 800153a:	3330      	adds	r3, #48	@ 0x30
 800153c:	b2da      	uxtb	r2, r3
 800153e:	2408      	movs	r4, #8
 8001540:	193b      	adds	r3, r7, r4
 8001542:	705a      	strb	r2, [r3, #1]
        ch[2] = (((value % 100) / 10) + 0x30);
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	2164      	movs	r1, #100	@ 0x64
 8001548:	0018      	movs	r0, r3
 800154a:	f7fe ff4d 	bl	80003e8 <__aeabi_idivmod>
 800154e:	000b      	movs	r3, r1
 8001550:	210a      	movs	r1, #10
 8001552:	0018      	movs	r0, r3
 8001554:	f7fe fe62 	bl	800021c <__divsi3>
 8001558:	0003      	movs	r3, r0
 800155a:	b2db      	uxtb	r3, r3
 800155c:	3330      	adds	r3, #48	@ 0x30
 800155e:	b2da      	uxtb	r2, r3
 8001560:	193b      	adds	r3, r7, r4
 8001562:	709a      	strb	r2, [r3, #2]
        ch[3] = ((value % 10) + 0x30);
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	210a      	movs	r1, #10
 8001568:	0018      	movs	r0, r3
 800156a:	f7fe ff3d 	bl	80003e8 <__aeabi_idivmod>
 800156e:	000b      	movs	r3, r1
 8001570:	b2db      	uxtb	r3, r3
 8001572:	3330      	adds	r3, #48	@ 0x30
 8001574:	b2da      	uxtb	r2, r3
 8001576:	193b      	adds	r3, r7, r4
 8001578:	70da      	strb	r2, [r3, #3]
        ch[4] = 0x20;
 800157a:	193b      	adds	r3, r7, r4
 800157c:	2220      	movs	r2, #32
 800157e:	711a      	strb	r2, [r3, #4]
        ch[5] = 0x20;
 8001580:	193b      	adds	r3, r7, r4
 8001582:	2220      	movs	r2, #32
 8001584:	715a      	strb	r2, [r3, #5]
 8001586:	e043      	b.n	8001610 <print_I+0x278>
    }
    else if((value > 9) && (value <= 99))
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	2b09      	cmp	r3, #9
 800158c:	dd28      	ble.n	80015e0 <print_I+0x248>
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	2b63      	cmp	r3, #99	@ 0x63
 8001592:	dc25      	bgt.n	80015e0 <print_I+0x248>
    {
        ch[1] = (((value % 100) / 10) + 0x30);
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	2164      	movs	r1, #100	@ 0x64
 8001598:	0018      	movs	r0, r3
 800159a:	f7fe ff25 	bl	80003e8 <__aeabi_idivmod>
 800159e:	000b      	movs	r3, r1
 80015a0:	210a      	movs	r1, #10
 80015a2:	0018      	movs	r0, r3
 80015a4:	f7fe fe3a 	bl	800021c <__divsi3>
 80015a8:	0003      	movs	r3, r0
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	3330      	adds	r3, #48	@ 0x30
 80015ae:	b2da      	uxtb	r2, r3
 80015b0:	2408      	movs	r4, #8
 80015b2:	193b      	adds	r3, r7, r4
 80015b4:	705a      	strb	r2, [r3, #1]
        ch[2] = ((value % 10) + 0x30);
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	210a      	movs	r1, #10
 80015ba:	0018      	movs	r0, r3
 80015bc:	f7fe ff14 	bl	80003e8 <__aeabi_idivmod>
 80015c0:	000b      	movs	r3, r1
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	3330      	adds	r3, #48	@ 0x30
 80015c6:	b2da      	uxtb	r2, r3
 80015c8:	193b      	adds	r3, r7, r4
 80015ca:	709a      	strb	r2, [r3, #2]
        ch[3] = 0x20;
 80015cc:	193b      	adds	r3, r7, r4
 80015ce:	2220      	movs	r2, #32
 80015d0:	70da      	strb	r2, [r3, #3]
        ch[4] = 0x20;
 80015d2:	193b      	adds	r3, r7, r4
 80015d4:	2220      	movs	r2, #32
 80015d6:	711a      	strb	r2, [r3, #4]
        ch[5] = 0x20;
 80015d8:	193b      	adds	r3, r7, r4
 80015da:	2220      	movs	r2, #32
 80015dc:	715a      	strb	r2, [r3, #5]
 80015de:	e017      	b.n	8001610 <print_I+0x278>
    }
    else
    {
        ch[1] = ((value % 10) + 0x30);
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	210a      	movs	r1, #10
 80015e4:	0018      	movs	r0, r3
 80015e6:	f7fe feff 	bl	80003e8 <__aeabi_idivmod>
 80015ea:	000b      	movs	r3, r1
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	3330      	adds	r3, #48	@ 0x30
 80015f0:	b2da      	uxtb	r2, r3
 80015f2:	2108      	movs	r1, #8
 80015f4:	187b      	adds	r3, r7, r1
 80015f6:	705a      	strb	r2, [r3, #1]
        ch[2] = 0x20;
 80015f8:	187b      	adds	r3, r7, r1
 80015fa:	2220      	movs	r2, #32
 80015fc:	709a      	strb	r2, [r3, #2]
        ch[3] = 0x20;
 80015fe:	187b      	adds	r3, r7, r1
 8001600:	2220      	movs	r2, #32
 8001602:	70da      	strb	r2, [r3, #3]
        ch[4] = 0x20;
 8001604:	187b      	adds	r3, r7, r1
 8001606:	2220      	movs	r2, #32
 8001608:	711a      	strb	r2, [r3, #4]
        ch[5] = 0x20;
 800160a:	187b      	adds	r3, r7, r1
 800160c:	2220      	movs	r2, #32
 800160e:	715a      	strb	r2, [r3, #5]
    }

    LCD_putstr(x_pos, y_pos, ch);
 8001610:	2308      	movs	r3, #8
 8001612:	18fa      	adds	r2, r7, r3
 8001614:	1dbb      	adds	r3, r7, #6
 8001616:	7819      	ldrb	r1, [r3, #0]
 8001618:	1dfb      	adds	r3, r7, #7
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	0018      	movs	r0, r3
 800161e:	f7ff fe26 	bl	800126e <LCD_putstr>
}
 8001622:	46c0      	nop			@ (mov r8, r8)
 8001624:	46bd      	mov	sp, r7
 8001626:	b005      	add	sp, #20
 8001628:	bd90      	pop	{r4, r7, pc}
 800162a:	46c0      	nop			@ (mov r8, r8)
 800162c:	080038d8 	.word	0x080038d8
 8001630:	0000270f 	.word	0x0000270f
 8001634:	00002710 	.word	0x00002710

08001638 <print_D>:


void print_D(uint8_t x_pos, uint8_t y_pos, int16_t value, uint8_t points)
{
 8001638:	b5b0      	push	{r4, r5, r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	0005      	movs	r5, r0
 8001640:	000c      	movs	r4, r1
 8001642:	0010      	movs	r0, r2
 8001644:	0019      	movs	r1, r3
 8001646:	1dfb      	adds	r3, r7, #7
 8001648:	1c2a      	adds	r2, r5, #0
 800164a:	701a      	strb	r2, [r3, #0]
 800164c:	1dbb      	adds	r3, r7, #6
 800164e:	1c22      	adds	r2, r4, #0
 8001650:	701a      	strb	r2, [r3, #0]
 8001652:	1d3b      	adds	r3, r7, #4
 8001654:	1c02      	adds	r2, r0, #0
 8001656:	801a      	strh	r2, [r3, #0]
 8001658:	1cfb      	adds	r3, r7, #3
 800165a:	1c0a      	adds	r2, r1, #0
 800165c:	701a      	strb	r2, [r3, #0]
    char ch[6] = {0x2E, 0x20, 0x20, 0x20, 0x20, '\0'};
 800165e:	2408      	movs	r4, #8
 8001660:	193b      	adds	r3, r7, r4
 8001662:	4a25      	ldr	r2, [pc, #148]	@ (80016f8 <print_D+0xc0>)
 8001664:	6811      	ldr	r1, [r2, #0]
 8001666:	6019      	str	r1, [r3, #0]
 8001668:	8892      	ldrh	r2, [r2, #4]
 800166a:	809a      	strh	r2, [r3, #4]

    ch[1] = ((value / 100) + 0x30);
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	2200      	movs	r2, #0
 8001670:	5e9b      	ldrsh	r3, [r3, r2]
 8001672:	2164      	movs	r1, #100	@ 0x64
 8001674:	0018      	movs	r0, r3
 8001676:	f7fe fdd1 	bl	800021c <__divsi3>
 800167a:	0003      	movs	r3, r0
 800167c:	b21b      	sxth	r3, r3
 800167e:	b2db      	uxtb	r3, r3
 8001680:	3330      	adds	r3, #48	@ 0x30
 8001682:	b2da      	uxtb	r2, r3
 8001684:	193b      	adds	r3, r7, r4
 8001686:	705a      	strb	r2, [r3, #1]

    if(points > 1)
 8001688:	1cfb      	adds	r3, r7, #3
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d925      	bls.n	80016dc <print_D+0xa4>
    {
        ch[2] = (((value / 10) % 10) + 0x30);
 8001690:	1d3b      	adds	r3, r7, #4
 8001692:	2200      	movs	r2, #0
 8001694:	5e9b      	ldrsh	r3, [r3, r2]
 8001696:	210a      	movs	r1, #10
 8001698:	0018      	movs	r0, r3
 800169a:	f7fe fdbf 	bl	800021c <__divsi3>
 800169e:	0003      	movs	r3, r0
 80016a0:	b21b      	sxth	r3, r3
 80016a2:	210a      	movs	r1, #10
 80016a4:	0018      	movs	r0, r3
 80016a6:	f7fe fe9f 	bl	80003e8 <__aeabi_idivmod>
 80016aa:	000b      	movs	r3, r1
 80016ac:	b21b      	sxth	r3, r3
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	3330      	adds	r3, #48	@ 0x30
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	193b      	adds	r3, r7, r4
 80016b6:	709a      	strb	r2, [r3, #2]

        if(points > 1)
 80016b8:	1cfb      	adds	r3, r7, #3
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d90d      	bls.n	80016dc <print_D+0xa4>
        {
            ch[3] = ((value % 10) + 0x30);
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	2200      	movs	r2, #0
 80016c4:	5e9b      	ldrsh	r3, [r3, r2]
 80016c6:	210a      	movs	r1, #10
 80016c8:	0018      	movs	r0, r3
 80016ca:	f7fe fe8d 	bl	80003e8 <__aeabi_idivmod>
 80016ce:	000b      	movs	r3, r1
 80016d0:	b21b      	sxth	r3, r3
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	3330      	adds	r3, #48	@ 0x30
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	193b      	adds	r3, r7, r4
 80016da:	70da      	strb	r2, [r3, #3]
        }
    }

    LCD_putstr(x_pos, y_pos, ch);
 80016dc:	2308      	movs	r3, #8
 80016de:	18fa      	adds	r2, r7, r3
 80016e0:	1dbb      	adds	r3, r7, #6
 80016e2:	7819      	ldrb	r1, [r3, #0]
 80016e4:	1dfb      	adds	r3, r7, #7
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	0018      	movs	r0, r3
 80016ea:	f7ff fdc0 	bl	800126e <LCD_putstr>
}
 80016ee:	46c0      	nop			@ (mov r8, r8)
 80016f0:	46bd      	mov	sp, r7
 80016f2:	b004      	add	sp, #16
 80016f4:	bdb0      	pop	{r4, r5, r7, pc}
 80016f6:	46c0      	nop			@ (mov r8, r8)
 80016f8:	080038e0 	.word	0x080038e0

080016fc <print_F>:


void print_F(uint8_t x_pos, uint8_t y_pos, float value, uint8_t points)
{
 80016fc:	b590      	push	{r4, r7, lr}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	0004      	movs	r4, r0
 8001704:	0008      	movs	r0, r1
 8001706:	603a      	str	r2, [r7, #0]
 8001708:	0019      	movs	r1, r3
 800170a:	1dfb      	adds	r3, r7, #7
 800170c:	1c22      	adds	r2, r4, #0
 800170e:	701a      	strb	r2, [r3, #0]
 8001710:	1dbb      	adds	r3, r7, #6
 8001712:	1c02      	adds	r2, r0, #0
 8001714:	701a      	strb	r2, [r3, #0]
 8001716:	1d7b      	adds	r3, r7, #5
 8001718:	1c0a      	adds	r2, r1, #0
 800171a:	701a      	strb	r2, [r3, #0]
    int32_t tmp = 0x00000000;
 800171c:	2300      	movs	r3, #0
 800171e:	60fb      	str	r3, [r7, #12]

    tmp = value;
 8001720:	6838      	ldr	r0, [r7, #0]
 8001722:	f7ff fb17 	bl	8000d54 <__aeabi_f2iz>
 8001726:	0003      	movs	r3, r0
 8001728:	60fb      	str	r3, [r7, #12]
    print_I(x_pos, y_pos, tmp);
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	1dbb      	adds	r3, r7, #6
 800172e:	7819      	ldrb	r1, [r3, #0]
 8001730:	1dfb      	adds	r3, r7, #7
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	0018      	movs	r0, r3
 8001736:	f7ff fe2f 	bl	8001398 <print_I>
    tmp = ((value - tmp) * 1000);
 800173a:	68f8      	ldr	r0, [r7, #12]
 800173c:	f7ff fb2a 	bl	8000d94 <__aeabi_i2f>
 8001740:	1c03      	adds	r3, r0, #0
 8001742:	1c19      	adds	r1, r3, #0
 8001744:	6838      	ldr	r0, [r7, #0]
 8001746:	f7ff f8a1 	bl	800088c <__aeabi_fsub>
 800174a:	1c03      	adds	r3, r0, #0
 800174c:	4959      	ldr	r1, [pc, #356]	@ (80018b4 <print_F+0x1b8>)
 800174e:	1c18      	adds	r0, r3, #0
 8001750:	f7fe ff42 	bl	80005d8 <__aeabi_fmul>
 8001754:	1c03      	adds	r3, r0, #0
 8001756:	1c18      	adds	r0, r3, #0
 8001758:	f7ff fafc 	bl	8000d54 <__aeabi_f2iz>
 800175c:	0003      	movs	r3, r0
 800175e:	60fb      	str	r3, [r7, #12]

    if(tmp < 0)
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2b00      	cmp	r3, #0
 8001764:	da02      	bge.n	800176c <print_F+0x70>
    {
       tmp = -tmp;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	425b      	negs	r3, r3
 800176a:	60fb      	str	r3, [r7, #12]
    }

    if(value < 0)
 800176c:	2100      	movs	r1, #0
 800176e:	6838      	ldr	r0, [r7, #0]
 8001770:	f7fe fe52 	bl	8000418 <__aeabi_fcmplt>
 8001774:	1e03      	subs	r3, r0, #0
 8001776:	d010      	beq.n	800179a <print_F+0x9e>
    {
        value = -value;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	2280      	movs	r2, #128	@ 0x80
 800177c:	0612      	lsls	r2, r2, #24
 800177e:	4053      	eors	r3, r2
 8001780:	603b      	str	r3, [r7, #0]
        LCD_goto(x_pos, y_pos);
 8001782:	1dbb      	adds	r3, r7, #6
 8001784:	781a      	ldrb	r2, [r3, #0]
 8001786:	1dfb      	adds	r3, r7, #7
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	0011      	movs	r1, r2
 800178c:	0018      	movs	r0, r3
 800178e:	f7ff fd1f 	bl	80011d0 <LCD_goto>
        LCD_putchar(0x2D);
 8001792:	202d      	movs	r0, #45	@ 0x2d
 8001794:	f7ff fd0c 	bl	80011b0 <LCD_putchar>
 8001798:	e00a      	b.n	80017b0 <print_F+0xb4>
    }
    else
    {
        LCD_goto(x_pos, y_pos);
 800179a:	1dbb      	adds	r3, r7, #6
 800179c:	781a      	ldrb	r2, [r3, #0]
 800179e:	1dfb      	adds	r3, r7, #7
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	0011      	movs	r1, r2
 80017a4:	0018      	movs	r0, r3
 80017a6:	f7ff fd13 	bl	80011d0 <LCD_goto>
        LCD_putchar(0x20);
 80017aa:	2020      	movs	r0, #32
 80017ac:	f7ff fd00 	bl	80011b0 <LCD_putchar>
    }

    if((value >= 10000) && (value < 100000))
 80017b0:	4941      	ldr	r1, [pc, #260]	@ (80018b8 <print_F+0x1bc>)
 80017b2:	6838      	ldr	r0, [r7, #0]
 80017b4:	f7fe fe4e 	bl	8000454 <__aeabi_fcmpge>
 80017b8:	1e03      	subs	r3, r0, #0
 80017ba:	d013      	beq.n	80017e4 <print_F+0xe8>
 80017bc:	493f      	ldr	r1, [pc, #252]	@ (80018bc <print_F+0x1c0>)
 80017be:	6838      	ldr	r0, [r7, #0]
 80017c0:	f7fe fe2a 	bl	8000418 <__aeabi_fcmplt>
 80017c4:	1e03      	subs	r3, r0, #0
 80017c6:	d00d      	beq.n	80017e4 <print_F+0xe8>
    {
        print_D((x_pos + 6), y_pos, tmp, points);
 80017c8:	1dfb      	adds	r3, r7, #7
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	3306      	adds	r3, #6
 80017ce:	b2d8      	uxtb	r0, r3
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	b21a      	sxth	r2, r3
 80017d4:	1d7b      	adds	r3, r7, #5
 80017d6:	781c      	ldrb	r4, [r3, #0]
 80017d8:	1dbb      	adds	r3, r7, #6
 80017da:	7819      	ldrb	r1, [r3, #0]
 80017dc:	0023      	movs	r3, r4
 80017de:	f7ff ff2b 	bl	8001638 <print_D>
 80017e2:	e062      	b.n	80018aa <print_F+0x1ae>
    }
    else if((value >= 1000) && (value < 10000))
 80017e4:	4933      	ldr	r1, [pc, #204]	@ (80018b4 <print_F+0x1b8>)
 80017e6:	6838      	ldr	r0, [r7, #0]
 80017e8:	f7fe fe34 	bl	8000454 <__aeabi_fcmpge>
 80017ec:	1e03      	subs	r3, r0, #0
 80017ee:	d013      	beq.n	8001818 <print_F+0x11c>
 80017f0:	4931      	ldr	r1, [pc, #196]	@ (80018b8 <print_F+0x1bc>)
 80017f2:	6838      	ldr	r0, [r7, #0]
 80017f4:	f7fe fe10 	bl	8000418 <__aeabi_fcmplt>
 80017f8:	1e03      	subs	r3, r0, #0
 80017fa:	d00d      	beq.n	8001818 <print_F+0x11c>
    {
        print_D((x_pos + 5), y_pos, tmp, points);
 80017fc:	1dfb      	adds	r3, r7, #7
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	3305      	adds	r3, #5
 8001802:	b2d8      	uxtb	r0, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	b21a      	sxth	r2, r3
 8001808:	1d7b      	adds	r3, r7, #5
 800180a:	781c      	ldrb	r4, [r3, #0]
 800180c:	1dbb      	adds	r3, r7, #6
 800180e:	7819      	ldrb	r1, [r3, #0]
 8001810:	0023      	movs	r3, r4
 8001812:	f7ff ff11 	bl	8001638 <print_D>
 8001816:	e048      	b.n	80018aa <print_F+0x1ae>
    }
    else if((value >= 100) && (value < 1000))
 8001818:	4929      	ldr	r1, [pc, #164]	@ (80018c0 <print_F+0x1c4>)
 800181a:	6838      	ldr	r0, [r7, #0]
 800181c:	f7fe fe1a 	bl	8000454 <__aeabi_fcmpge>
 8001820:	1e03      	subs	r3, r0, #0
 8001822:	d013      	beq.n	800184c <print_F+0x150>
 8001824:	4923      	ldr	r1, [pc, #140]	@ (80018b4 <print_F+0x1b8>)
 8001826:	6838      	ldr	r0, [r7, #0]
 8001828:	f7fe fdf6 	bl	8000418 <__aeabi_fcmplt>
 800182c:	1e03      	subs	r3, r0, #0
 800182e:	d00d      	beq.n	800184c <print_F+0x150>
    {
        print_D((x_pos + 4), y_pos, tmp, points);
 8001830:	1dfb      	adds	r3, r7, #7
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	3304      	adds	r3, #4
 8001836:	b2d8      	uxtb	r0, r3
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	b21a      	sxth	r2, r3
 800183c:	1d7b      	adds	r3, r7, #5
 800183e:	781c      	ldrb	r4, [r3, #0]
 8001840:	1dbb      	adds	r3, r7, #6
 8001842:	7819      	ldrb	r1, [r3, #0]
 8001844:	0023      	movs	r3, r4
 8001846:	f7ff fef7 	bl	8001638 <print_D>
 800184a:	e02e      	b.n	80018aa <print_F+0x1ae>
    }
    else if((value >= 10) && (value < 100))
 800184c:	491d      	ldr	r1, [pc, #116]	@ (80018c4 <print_F+0x1c8>)
 800184e:	6838      	ldr	r0, [r7, #0]
 8001850:	f7fe fe00 	bl	8000454 <__aeabi_fcmpge>
 8001854:	1e03      	subs	r3, r0, #0
 8001856:	d013      	beq.n	8001880 <print_F+0x184>
 8001858:	4919      	ldr	r1, [pc, #100]	@ (80018c0 <print_F+0x1c4>)
 800185a:	6838      	ldr	r0, [r7, #0]
 800185c:	f7fe fddc 	bl	8000418 <__aeabi_fcmplt>
 8001860:	1e03      	subs	r3, r0, #0
 8001862:	d00d      	beq.n	8001880 <print_F+0x184>
    {
        print_D((x_pos + 3), y_pos, tmp, points);
 8001864:	1dfb      	adds	r3, r7, #7
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	3303      	adds	r3, #3
 800186a:	b2d8      	uxtb	r0, r3
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	b21a      	sxth	r2, r3
 8001870:	1d7b      	adds	r3, r7, #5
 8001872:	781c      	ldrb	r4, [r3, #0]
 8001874:	1dbb      	adds	r3, r7, #6
 8001876:	7819      	ldrb	r1, [r3, #0]
 8001878:	0023      	movs	r3, r4
 800187a:	f7ff fedd 	bl	8001638 <print_D>
 800187e:	e014      	b.n	80018aa <print_F+0x1ae>
    }
    else if(value < 10)
 8001880:	4910      	ldr	r1, [pc, #64]	@ (80018c4 <print_F+0x1c8>)
 8001882:	6838      	ldr	r0, [r7, #0]
 8001884:	f7fe fdc8 	bl	8000418 <__aeabi_fcmplt>
 8001888:	1e03      	subs	r3, r0, #0
 800188a:	d100      	bne.n	800188e <print_F+0x192>
    {
        print_D((x_pos + 2), y_pos, tmp, points);
    }
}
 800188c:	e00d      	b.n	80018aa <print_F+0x1ae>
        print_D((x_pos + 2), y_pos, tmp, points);
 800188e:	1dfb      	adds	r3, r7, #7
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	3302      	adds	r3, #2
 8001894:	b2d8      	uxtb	r0, r3
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	b21a      	sxth	r2, r3
 800189a:	1d7b      	adds	r3, r7, #5
 800189c:	781c      	ldrb	r4, [r3, #0]
 800189e:	1dbb      	adds	r3, r7, #6
 80018a0:	7819      	ldrb	r1, [r3, #0]
 80018a2:	0023      	movs	r3, r4
 80018a4:	f7ff fec8 	bl	8001638 <print_D>
}
 80018a8:	e7ff      	b.n	80018aa <print_F+0x1ae>
 80018aa:	46c0      	nop			@ (mov r8, r8)
 80018ac:	46bd      	mov	sp, r7
 80018ae:	b005      	add	sp, #20
 80018b0:	bd90      	pop	{r4, r7, pc}
 80018b2:	46c0      	nop			@ (mov r8, r8)
 80018b4:	447a0000 	.word	0x447a0000
 80018b8:	461c4000 	.word	0x461c4000
 80018bc:	47c35000 	.word	0x47c35000
 80018c0:	42c80000 	.word	0x42c80000
 80018c4:	41200000 	.word	0x41200000

080018c8 <main>:

void SystemClock_Config(void);


int main(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
	float temp = 0.0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]

	HAL_Init();
 80018d2:	f000 faf9 	bl	8001ec8 <HAL_Init>
	SystemClock_Config();
 80018d6:	f000 f825 	bl	8001924 <SystemClock_Config>
	MX_TIM14_Init();
 80018da:	f000 fa4f 	bl	8001d7c <MX_TIM14_Init>
	DS18B20_init();
 80018de:	f7ff fac7 	bl	8000e70 <DS18B20_init>
	LCD_init();
 80018e2:	f7ff fb71 	bl	8000fc8 <LCD_init>
	load_custom_symbol();
 80018e6:	f7ff fd05 	bl	80012f4 <load_custom_symbol>
	LCD_putstr(0, 0, "Temperature/ C");
 80018ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001920 <main+0x58>)
 80018ec:	001a      	movs	r2, r3
 80018ee:	2100      	movs	r1, #0
 80018f0:	2000      	movs	r0, #0
 80018f2:	f7ff fcbc 	bl	800126e <LCD_putstr>
	print_symbol(12, 0, 0);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2100      	movs	r1, #0
 80018fa:	200c      	movs	r0, #12
 80018fc:	f7ff fd2a 	bl	8001354 <print_symbol>

	while(1)
	{
		temp = DS18B20_get_temperature();
 8001900:	f7ff fac2 	bl	8000e88 <DS18B20_get_temperature>
 8001904:	1c03      	adds	r3, r0, #0
 8001906:	607b      	str	r3, [r7, #4]
		print_F(0, 1, temp, 3);
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	2303      	movs	r3, #3
 800190c:	2101      	movs	r1, #1
 800190e:	2000      	movs	r0, #0
 8001910:	f7ff fef4 	bl	80016fc <print_F>
		delay_ms(100);
 8001914:	2064      	movs	r0, #100	@ 0x64
 8001916:	f000 fa95 	bl	8001e44 <delay_ms>
		temp = DS18B20_get_temperature();
 800191a:	46c0      	nop			@ (mov r8, r8)
 800191c:	e7f0      	b.n	8001900 <main+0x38>
 800191e:	46c0      	nop			@ (mov r8, r8)
 8001920:	080038e8 	.word	0x080038e8

08001924 <SystemClock_Config>:
	}
}


void SystemClock_Config(void)
{
 8001924:	b590      	push	{r4, r7, lr}
 8001926:	b091      	sub	sp, #68	@ 0x44
 8001928:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800192a:	2410      	movs	r4, #16
 800192c:	193b      	adds	r3, r7, r4
 800192e:	0018      	movs	r0, r3
 8001930:	2330      	movs	r3, #48	@ 0x30
 8001932:	001a      	movs	r2, r3
 8001934:	2100      	movs	r1, #0
 8001936:	f001 ff91 	bl	800385c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800193a:	003b      	movs	r3, r7
 800193c:	0018      	movs	r0, r3
 800193e:	2310      	movs	r3, #16
 8001940:	001a      	movs	r2, r3
 8001942:	2100      	movs	r1, #0
 8001944:	f001 ff8a 	bl	800385c <memset>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001948:	0021      	movs	r1, r4
 800194a:	187b      	adds	r3, r7, r1
 800194c:	2202      	movs	r2, #2
 800194e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001950:	187b      	adds	r3, r7, r1
 8001952:	2201      	movs	r2, #1
 8001954:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001956:	187b      	adds	r3, r7, r1
 8001958:	2210      	movs	r2, #16
 800195a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800195c:	187b      	adds	r3, r7, r1
 800195e:	2200      	movs	r2, #0
 8001960:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001962:	187b      	adds	r3, r7, r1
 8001964:	0018      	movs	r0, r3
 8001966:	f001 f9f9 	bl	8002d5c <HAL_RCC_OscConfig>
 800196a:	1e03      	subs	r3, r0, #0
 800196c:	d001      	beq.n	8001972 <SystemClock_Config+0x4e>
  {
	Error_Handler();
 800196e:	f000 f819 	bl	80019a4 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001972:	003b      	movs	r3, r7
 8001974:	2207      	movs	r2, #7
 8001976:	601a      	str	r2, [r3, #0]
							  |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001978:	003b      	movs	r3, r7
 800197a:	2200      	movs	r2, #0
 800197c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800197e:	003b      	movs	r3, r7
 8001980:	2200      	movs	r2, #0
 8001982:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001984:	003b      	movs	r3, r7
 8001986:	2200      	movs	r2, #0
 8001988:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800198a:	003b      	movs	r3, r7
 800198c:	2100      	movs	r1, #0
 800198e:	0018      	movs	r0, r3
 8001990:	f001 fcfe 	bl	8003390 <HAL_RCC_ClockConfig>
 8001994:	1e03      	subs	r3, r0, #0
 8001996:	d001      	beq.n	800199c <SystemClock_Config+0x78>
  {
	Error_Handler();
 8001998:	f000 f804 	bl	80019a4 <Error_Handler>
  }
}
 800199c:	46c0      	nop			@ (mov r8, r8)
 800199e:	46bd      	mov	sp, r7
 80019a0:	b011      	add	sp, #68	@ 0x44
 80019a2:	bd90      	pop	{r4, r7, pc}

080019a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019a8:	b672      	cpsid	i
}
 80019aa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019ac:	46c0      	nop			@ (mov r8, r8)
 80019ae:	e7fd      	b.n	80019ac <Error_Handler+0x8>

080019b0 <onewire_GPIO_Init>:
#include "one_wire.h"
    

void onewire_GPIO_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b6:	4b19      	ldr	r3, [pc, #100]	@ (8001a1c <onewire_GPIO_Init+0x6c>)
 80019b8:	695a      	ldr	r2, [r3, #20]
 80019ba:	4b18      	ldr	r3, [pc, #96]	@ (8001a1c <onewire_GPIO_Init+0x6c>)
 80019bc:	2180      	movs	r1, #128	@ 0x80
 80019be:	0289      	lsls	r1, r1, #10
 80019c0:	430a      	orrs	r2, r1
 80019c2:	615a      	str	r2, [r3, #20]
 80019c4:	4b15      	ldr	r3, [pc, #84]	@ (8001a1c <onewire_GPIO_Init+0x6c>)
 80019c6:	695a      	ldr	r2, [r3, #20]
 80019c8:	2380      	movs	r3, #128	@ 0x80
 80019ca:	029b      	lsls	r3, r3, #10
 80019cc:	4013      	ands	r3, r2
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]

    // PA0 -> Output Open-Drain, No Pull
    ONEWIRE_PORT->MODER &= ~(3U << (ONEWIRE_PIN * 2));
 80019d2:	2390      	movs	r3, #144	@ 0x90
 80019d4:	05db      	lsls	r3, r3, #23
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	2390      	movs	r3, #144	@ 0x90
 80019da:	05db      	lsls	r3, r3, #23
 80019dc:	2103      	movs	r1, #3
 80019de:	438a      	bics	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]
    ONEWIRE_PORT->MODER |=  (1U << (ONEWIRE_PIN * 2));   // Output
 80019e2:	2390      	movs	r3, #144	@ 0x90
 80019e4:	05db      	lsls	r3, r3, #23
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	2390      	movs	r3, #144	@ 0x90
 80019ea:	05db      	lsls	r3, r3, #23
 80019ec:	2101      	movs	r1, #1
 80019ee:	430a      	orrs	r2, r1
 80019f0:	601a      	str	r2, [r3, #0]
    ONEWIRE_PORT->OTYPER |= (1U << ONEWIRE_PIN);         // Open-drain
 80019f2:	2390      	movs	r3, #144	@ 0x90
 80019f4:	05db      	lsls	r3, r3, #23
 80019f6:	685a      	ldr	r2, [r3, #4]
 80019f8:	2390      	movs	r3, #144	@ 0x90
 80019fa:	05db      	lsls	r3, r3, #23
 80019fc:	2101      	movs	r1, #1
 80019fe:	430a      	orrs	r2, r1
 8001a00:	605a      	str	r2, [r3, #4]
    ONEWIRE_PORT->PUPDR  &= ~(3U << (ONEWIRE_PIN * 2));  // No pull-up/pull-down
 8001a02:	2390      	movs	r3, #144	@ 0x90
 8001a04:	05db      	lsls	r3, r3, #23
 8001a06:	68da      	ldr	r2, [r3, #12]
 8001a08:	2390      	movs	r3, #144	@ 0x90
 8001a0a:	05db      	lsls	r3, r3, #23
 8001a0c:	2103      	movs	r1, #3
 8001a0e:	438a      	bics	r2, r1
 8001a10:	60da      	str	r2, [r3, #12]
}
 8001a12:	46c0      	nop			@ (mov r8, r8)
 8001a14:	46bd      	mov	sp, r7
 8001a16:	b002      	add	sp, #8
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	46c0      	nop			@ (mov r8, r8)
 8001a1c:	40021000 	.word	0x40021000

08001a20 <onewire_set_pin_in>:

void onewire_set_pin_in(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
    ONEWIRE_PORT->MODER &= ~(3U << (ONEWIRE_PIN * 2));   // Input
 8001a24:	2390      	movs	r3, #144	@ 0x90
 8001a26:	05db      	lsls	r3, r3, #23
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	2390      	movs	r3, #144	@ 0x90
 8001a2c:	05db      	lsls	r3, r3, #23
 8001a2e:	2103      	movs	r1, #3
 8001a30:	438a      	bics	r2, r1
 8001a32:	601a      	str	r2, [r3, #0]
}
 8001a34:	46c0      	nop			@ (mov r8, r8)
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <onewire_set_pin_out>:

void onewire_set_pin_out(void)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	af00      	add	r7, sp, #0
    ONEWIRE_PORT->MODER &= ~(3U << (ONEWIRE_PIN * 2));
 8001a3e:	2390      	movs	r3, #144	@ 0x90
 8001a40:	05db      	lsls	r3, r3, #23
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	2390      	movs	r3, #144	@ 0x90
 8001a46:	05db      	lsls	r3, r3, #23
 8001a48:	2103      	movs	r1, #3
 8001a4a:	438a      	bics	r2, r1
 8001a4c:	601a      	str	r2, [r3, #0]
    ONEWIRE_PORT->MODER |=  (1U << (ONEWIRE_PIN * 2));   // Output
 8001a4e:	2390      	movs	r3, #144	@ 0x90
 8001a50:	05db      	lsls	r3, r3, #23
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	2390      	movs	r3, #144	@ 0x90
 8001a56:	05db      	lsls	r3, r3, #23
 8001a58:	2101      	movs	r1, #1
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	601a      	str	r2, [r3, #0]
}
 8001a5e:	46c0      	nop			@ (mov r8, r8)
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <onewire_reset>:


uint8_t onewire_reset(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
    uint8_t presence;

    onewire_set_pin_out();
 8001a6a:	f7ff ffe6 	bl	8001a3a <onewire_set_pin_out>
    DS18B20_OUT_LOW();
 8001a6e:	2390      	movs	r3, #144	@ 0x90
 8001a70:	05db      	lsls	r3, r3, #23
 8001a72:	2280      	movs	r2, #128	@ 0x80
 8001a74:	0252      	lsls	r2, r2, #9
 8001a76:	619a      	str	r2, [r3, #24]
    delay_us(480);
 8001a78:	23f0      	movs	r3, #240	@ 0xf0
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	f000 f9bf 	bl	8001e00 <delay_us>
    DS18B20_OUT_HIGH();
 8001a82:	2390      	movs	r3, #144	@ 0x90
 8001a84:	05db      	lsls	r3, r3, #23
 8001a86:	2201      	movs	r2, #1
 8001a88:	619a      	str	r2, [r3, #24]

    onewire_set_pin_in();
 8001a8a:	f7ff ffc9 	bl	8001a20 <onewire_set_pin_in>
    delay_us(70);
 8001a8e:	2046      	movs	r0, #70	@ 0x46
 8001a90:	f000 f9b6 	bl	8001e00 <delay_us>
    presence = DS18B20_IN();
 8001a94:	2390      	movs	r3, #144	@ 0x90
 8001a96:	05db      	lsls	r3, r3, #23
 8001a98:	691b      	ldr	r3, [r3, #16]
 8001a9a:	b2da      	uxtb	r2, r3
 8001a9c:	1dfb      	adds	r3, r7, #7
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	400a      	ands	r2, r1
 8001aa2:	701a      	strb	r2, [r3, #0]
    delay_us(410);
 8001aa4:	23cd      	movs	r3, #205	@ 0xcd
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f000 f9a9 	bl	8001e00 <delay_us>

    return presence; // 0 = device present
 8001aae:	1dfb      	adds	r3, r7, #7
 8001ab0:	781b      	ldrb	r3, [r3, #0]
}
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	b002      	add	sp, #8
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <onewire_write_bit>:


void onewire_write_bit(uint8_t bit_value)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b082      	sub	sp, #8
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	0002      	movs	r2, r0
 8001ac2:	1dfb      	adds	r3, r7, #7
 8001ac4:	701a      	strb	r2, [r3, #0]
    onewire_set_pin_out();
 8001ac6:	f7ff ffb8 	bl	8001a3a <onewire_set_pin_out>
    DS18B20_OUT_LOW();
 8001aca:	2390      	movs	r3, #144	@ 0x90
 8001acc:	05db      	lsls	r3, r3, #23
 8001ace:	2280      	movs	r2, #128	@ 0x80
 8001ad0:	0252      	lsls	r2, r2, #9
 8001ad2:	619a      	str	r2, [r3, #24]

    if(bit_value)
 8001ad4:	1dfb      	adds	r3, r7, #7
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d00a      	beq.n	8001af2 <onewire_write_bit+0x38>
    {
        delay_us(5);
 8001adc:	2005      	movs	r0, #5
 8001ade:	f000 f98f 	bl	8001e00 <delay_us>
        DS18B20_OUT_HIGH();
 8001ae2:	2390      	movs	r3, #144	@ 0x90
 8001ae4:	05db      	lsls	r3, r3, #23
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	619a      	str	r2, [r3, #24]
        delay_us(55);
 8001aea:	2037      	movs	r0, #55	@ 0x37
 8001aec:	f000 f988 	bl	8001e00 <delay_us>
    {
        delay_us(60);
        DS18B20_OUT_HIGH();
        delay_us(5);
    }
}
 8001af0:	e009      	b.n	8001b06 <onewire_write_bit+0x4c>
        delay_us(60);
 8001af2:	203c      	movs	r0, #60	@ 0x3c
 8001af4:	f000 f984 	bl	8001e00 <delay_us>
        DS18B20_OUT_HIGH();
 8001af8:	2390      	movs	r3, #144	@ 0x90
 8001afa:	05db      	lsls	r3, r3, #23
 8001afc:	2201      	movs	r2, #1
 8001afe:	619a      	str	r2, [r3, #24]
        delay_us(5);
 8001b00:	2005      	movs	r0, #5
 8001b02:	f000 f97d 	bl	8001e00 <delay_us>
}
 8001b06:	46c0      	nop			@ (mov r8, r8)
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	b002      	add	sp, #8
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <onewire_read_bit>:


uint8_t onewire_read_bit(void)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
    uint8_t bit;

    onewire_set_pin_out();
 8001b14:	f7ff ff91 	bl	8001a3a <onewire_set_pin_out>
    DS18B20_OUT_LOW();
 8001b18:	2390      	movs	r3, #144	@ 0x90
 8001b1a:	05db      	lsls	r3, r3, #23
 8001b1c:	2280      	movs	r2, #128	@ 0x80
 8001b1e:	0252      	lsls	r2, r2, #9
 8001b20:	619a      	str	r2, [r3, #24]
    delay_us(3);
 8001b22:	2003      	movs	r0, #3
 8001b24:	f000 f96c 	bl	8001e00 <delay_us>
    DS18B20_OUT_HIGH();
 8001b28:	2390      	movs	r3, #144	@ 0x90
 8001b2a:	05db      	lsls	r3, r3, #23
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	619a      	str	r2, [r3, #24]

    onewire_set_pin_in();
 8001b30:	f7ff ff76 	bl	8001a20 <onewire_set_pin_in>
    delay_us(10);
 8001b34:	200a      	movs	r0, #10
 8001b36:	f000 f963 	bl	8001e00 <delay_us>
    bit = DS18B20_IN();
 8001b3a:	2390      	movs	r3, #144	@ 0x90
 8001b3c:	05db      	lsls	r3, r3, #23
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	1dfb      	adds	r3, r7, #7
 8001b44:	2101      	movs	r1, #1
 8001b46:	400a      	ands	r2, r1
 8001b48:	701a      	strb	r2, [r3, #0]
    delay_us(50);
 8001b4a:	2032      	movs	r0, #50	@ 0x32
 8001b4c:	f000 f958 	bl	8001e00 <delay_us>

    return bit;
 8001b50:	1dfb      	adds	r3, r7, #7
 8001b52:	781b      	ldrb	r3, [r3, #0]
}
 8001b54:	0018      	movs	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b002      	add	sp, #8
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <onewire_write>:


void onewire_write(uint8_t value)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	0002      	movs	r2, r0
 8001b64:	1dfb      	adds	r3, r7, #7
 8001b66:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0;
 8001b68:	210f      	movs	r1, #15
 8001b6a:	187b      	adds	r3, r7, r1
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	701a      	strb	r2, [r3, #0]

	for(i = 0; i < 8; i++)
 8001b70:	187b      	adds	r3, r7, r1
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]
 8001b76:	e012      	b.n	8001b9e <onewire_write+0x42>
    {
        onewire_write_bit(value & 0x01);
 8001b78:	1dfb      	adds	r3, r7, #7
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	4013      	ands	r3, r2
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	0018      	movs	r0, r3
 8001b84:	f7ff ff99 	bl	8001aba <onewire_write_bit>
        value >>= 1;
 8001b88:	1dfb      	adds	r3, r7, #7
 8001b8a:	1dfa      	adds	r2, r7, #7
 8001b8c:	7812      	ldrb	r2, [r2, #0]
 8001b8e:	0852      	lsrs	r2, r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 8001b92:	210f      	movs	r1, #15
 8001b94:	187b      	adds	r3, r7, r1
 8001b96:	781a      	ldrb	r2, [r3, #0]
 8001b98:	187b      	adds	r3, r7, r1
 8001b9a:	3201      	adds	r2, #1
 8001b9c:	701a      	strb	r2, [r3, #0]
 8001b9e:	230f      	movs	r3, #15
 8001ba0:	18fb      	adds	r3, r7, r3
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b07      	cmp	r3, #7
 8001ba6:	d9e7      	bls.n	8001b78 <onewire_write+0x1c>
    }
}
 8001ba8:	46c0      	nop			@ (mov r8, r8)
 8001baa:	46c0      	nop			@ (mov r8, r8)
 8001bac:	46bd      	mov	sp, r7
 8001bae:	b004      	add	sp, #16
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <onewire_read>:


uint8_t onewire_read(void)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
	int8_t i = 0;
 8001bb8:	1dfb      	adds	r3, r7, #7
 8001bba:	2200      	movs	r2, #0
 8001bbc:	701a      	strb	r2, [r3, #0]
    uint8_t value = 0;
 8001bbe:	1dbb      	adds	r3, r7, #6
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	701a      	strb	r2, [r3, #0]

    for(i = 0; i < 8; i++)
 8001bc4:	1dfb      	adds	r3, r7, #7
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	701a      	strb	r2, [r3, #0]
 8001bca:	e019      	b.n	8001c00 <onewire_read+0x4e>
    {
        if (onewire_read_bit())
 8001bcc:	f7ff ff9f 	bl	8001b0e <onewire_read_bit>
 8001bd0:	1e03      	subs	r3, r0, #0
 8001bd2:	d00d      	beq.n	8001bf0 <onewire_read+0x3e>
        {
            value |= (1 << i);
 8001bd4:	1dfb      	adds	r3, r7, #7
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	b25b      	sxtb	r3, r3
 8001bda:	2201      	movs	r2, #1
 8001bdc:	409a      	lsls	r2, r3
 8001bde:	0013      	movs	r3, r2
 8001be0:	b25a      	sxtb	r2, r3
 8001be2:	1dbb      	adds	r3, r7, #6
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	b25b      	sxtb	r3, r3
 8001be8:	4313      	orrs	r3, r2
 8001bea:	b25a      	sxtb	r2, r3
 8001bec:	1dbb      	adds	r3, r7, #6
 8001bee:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < 8; i++)
 8001bf0:	1dfb      	adds	r3, r7, #7
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	b25b      	sxtb	r3, r3
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	b2da      	uxtb	r2, r3
 8001bfc:	1dfb      	adds	r3, r7, #7
 8001bfe:	701a      	strb	r2, [r3, #0]
 8001c00:	1dfb      	adds	r3, r7, #7
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	b25b      	sxtb	r3, r3
 8001c06:	2b07      	cmp	r3, #7
 8001c08:	dde0      	ble.n	8001bcc <onewire_read+0x1a>
        }
    }
    return value;
 8001c0a:	1dbb      	adds	r3, r7, #6
 8001c0c:	781b      	ldrb	r3, [r3, #0]
}
 8001c0e:	0018      	movs	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	b002      	add	sp, #8
 8001c14:	bd80      	pop	{r7, pc}
	...

08001c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c5c <HAL_MspInit+0x44>)
 8001c20:	699a      	ldr	r2, [r3, #24]
 8001c22:	4b0e      	ldr	r3, [pc, #56]	@ (8001c5c <HAL_MspInit+0x44>)
 8001c24:	2101      	movs	r1, #1
 8001c26:	430a      	orrs	r2, r1
 8001c28:	619a      	str	r2, [r3, #24]
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c5c <HAL_MspInit+0x44>)
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	4013      	ands	r3, r2
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c36:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <HAL_MspInit+0x44>)
 8001c38:	69da      	ldr	r2, [r3, #28]
 8001c3a:	4b08      	ldr	r3, [pc, #32]	@ (8001c5c <HAL_MspInit+0x44>)
 8001c3c:	2180      	movs	r1, #128	@ 0x80
 8001c3e:	0549      	lsls	r1, r1, #21
 8001c40:	430a      	orrs	r2, r1
 8001c42:	61da      	str	r2, [r3, #28]
 8001c44:	4b05      	ldr	r3, [pc, #20]	@ (8001c5c <HAL_MspInit+0x44>)
 8001c46:	69da      	ldr	r2, [r3, #28]
 8001c48:	2380      	movs	r3, #128	@ 0x80
 8001c4a:	055b      	lsls	r3, r3, #21
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	603b      	str	r3, [r7, #0]
 8001c50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c52:	46c0      	nop			@ (mov r8, r8)
 8001c54:	46bd      	mov	sp, r7
 8001c56:	b002      	add	sp, #8
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	46c0      	nop			@ (mov r8, r8)
 8001c5c:	40021000 	.word	0x40021000

08001c60 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c60:	b590      	push	{r4, r7, lr}
 8001c62:	b08b      	sub	sp, #44	@ 0x2c
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c68:	2414      	movs	r4, #20
 8001c6a:	193b      	adds	r3, r7, r4
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	2314      	movs	r3, #20
 8001c70:	001a      	movs	r2, r3
 8001c72:	2100      	movs	r1, #0
 8001c74:	f001 fdf2 	bl	800385c <memset>
  if(hi2c->Instance==I2C1)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf4 <HAL_I2C_MspInit+0x94>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d133      	bne.n	8001cea <HAL_I2C_MspInit+0x8a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c82:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf8 <HAL_I2C_MspInit+0x98>)
 8001c84:	695a      	ldr	r2, [r3, #20]
 8001c86:	4b1c      	ldr	r3, [pc, #112]	@ (8001cf8 <HAL_I2C_MspInit+0x98>)
 8001c88:	2180      	movs	r1, #128	@ 0x80
 8001c8a:	0289      	lsls	r1, r1, #10
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	615a      	str	r2, [r3, #20]
 8001c90:	4b19      	ldr	r3, [pc, #100]	@ (8001cf8 <HAL_I2C_MspInit+0x98>)
 8001c92:	695a      	ldr	r2, [r3, #20]
 8001c94:	2380      	movs	r3, #128	@ 0x80
 8001c96:	029b      	lsls	r3, r3, #10
 8001c98:	4013      	ands	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c9e:	193b      	adds	r3, r7, r4
 8001ca0:	22c0      	movs	r2, #192	@ 0xc0
 8001ca2:	00d2      	lsls	r2, r2, #3
 8001ca4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ca6:	0021      	movs	r1, r4
 8001ca8:	187b      	adds	r3, r7, r1
 8001caa:	2212      	movs	r2, #18
 8001cac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	187b      	adds	r3, r7, r1
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cb4:	187b      	adds	r3, r7, r1
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cba:	187b      	adds	r3, r7, r1
 8001cbc:	2204      	movs	r2, #4
 8001cbe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc0:	187a      	adds	r2, r7, r1
 8001cc2:	2390      	movs	r3, #144	@ 0x90
 8001cc4:	05db      	lsls	r3, r3, #23
 8001cc6:	0011      	movs	r1, r2
 8001cc8:	0018      	movs	r0, r3
 8001cca:	f000 fa39 	bl	8002140 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cce:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf8 <HAL_I2C_MspInit+0x98>)
 8001cd0:	69da      	ldr	r2, [r3, #28]
 8001cd2:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <HAL_I2C_MspInit+0x98>)
 8001cd4:	2180      	movs	r1, #128	@ 0x80
 8001cd6:	0389      	lsls	r1, r1, #14
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	61da      	str	r2, [r3, #28]
 8001cdc:	4b06      	ldr	r3, [pc, #24]	@ (8001cf8 <HAL_I2C_MspInit+0x98>)
 8001cde:	69da      	ldr	r2, [r3, #28]
 8001ce0:	2380      	movs	r3, #128	@ 0x80
 8001ce2:	039b      	lsls	r3, r3, #14
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cea:	46c0      	nop			@ (mov r8, r8)
 8001cec:	46bd      	mov	sp, r7
 8001cee:	b00b      	add	sp, #44	@ 0x2c
 8001cf0:	bd90      	pop	{r4, r7, pc}
 8001cf2:	46c0      	nop			@ (mov r8, r8)
 8001cf4:	40005400 	.word	0x40005400
 8001cf8:	40021000 	.word	0x40021000

08001cfc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a0a      	ldr	r2, [pc, #40]	@ (8001d34 <HAL_TIM_Base_MspInit+0x38>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d10d      	bne.n	8001d2a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d38 <HAL_TIM_Base_MspInit+0x3c>)
 8001d10:	69da      	ldr	r2, [r3, #28]
 8001d12:	4b09      	ldr	r3, [pc, #36]	@ (8001d38 <HAL_TIM_Base_MspInit+0x3c>)
 8001d14:	2180      	movs	r1, #128	@ 0x80
 8001d16:	0049      	lsls	r1, r1, #1
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	61da      	str	r2, [r3, #28]
 8001d1c:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <HAL_TIM_Base_MspInit+0x3c>)
 8001d1e:	69da      	ldr	r2, [r3, #28]
 8001d20:	2380      	movs	r3, #128	@ 0x80
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	4013      	ands	r3, r2
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8001d2a:	46c0      	nop			@ (mov r8, r8)
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	b004      	add	sp, #16
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	46c0      	nop			@ (mov r8, r8)
 8001d34:	40002000 	.word	0x40002000
 8001d38:	40021000 	.word	0x40021000

08001d3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001d40:	f001 fc6a 	bl	8003618 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d44:	46c0      	nop			@ (mov r8, r8)
 8001d46:	e7fd      	b.n	8001d44 <NMI_Handler+0x8>

08001d48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4c:	46c0      	nop			@ (mov r8, r8)
 8001d4e:	e7fd      	b.n	8001d4c <HardFault_Handler+0x4>

08001d50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001d54:	46c0      	nop			@ (mov r8, r8)
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d5e:	46c0      	nop			@ (mov r8, r8)
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d68:	f000 f8f6 	bl	8001f58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d6c:	46c0      	nop			@ (mov r8, r8)
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001d76:	46c0      	nop			@ (mov r8, r8)
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <MX_TIM14_Init>:
#include "timer_delay.h"


void MX_TIM14_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM14_CLK_ENABLE();
 8001d82:	4b1a      	ldr	r3, [pc, #104]	@ (8001dec <MX_TIM14_Init+0x70>)
 8001d84:	69da      	ldr	r2, [r3, #28]
 8001d86:	4b19      	ldr	r3, [pc, #100]	@ (8001dec <MX_TIM14_Init+0x70>)
 8001d88:	2180      	movs	r1, #128	@ 0x80
 8001d8a:	0049      	lsls	r1, r1, #1
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	61da      	str	r2, [r3, #28]
 8001d90:	4b16      	ldr	r3, [pc, #88]	@ (8001dec <MX_TIM14_Init+0x70>)
 8001d92:	69da      	ldr	r2, [r3, #28]
 8001d94:	2380      	movs	r3, #128	@ 0x80
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	4013      	ands	r3, r2
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]

	htim14.Instance = TIM14;
 8001d9e:	4b14      	ldr	r3, [pc, #80]	@ (8001df0 <MX_TIM14_Init+0x74>)
 8001da0:	4a14      	ldr	r2, [pc, #80]	@ (8001df4 <MX_TIM14_Init+0x78>)
 8001da2:	601a      	str	r2, [r3, #0]
	htim14.Init.Prescaler = (HAL_RCC_GetPCLK1Freq() / 2000000) - 1;
 8001da4:	f001 fc22 	bl	80035ec <HAL_RCC_GetPCLK1Freq>
 8001da8:	0003      	movs	r3, r0
 8001daa:	4913      	ldr	r1, [pc, #76]	@ (8001df8 <MX_TIM14_Init+0x7c>)
 8001dac:	0018      	movs	r0, r3
 8001dae:	f7fe f9ab 	bl	8000108 <__udivsi3>
 8001db2:	0003      	movs	r3, r0
 8001db4:	1e5a      	subs	r2, r3, #1
 8001db6:	4b0e      	ldr	r3, [pc, #56]	@ (8001df0 <MX_TIM14_Init+0x74>)
 8001db8:	605a      	str	r2, [r3, #4]
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dba:	4b0d      	ldr	r3, [pc, #52]	@ (8001df0 <MX_TIM14_Init+0x74>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	609a      	str	r2, [r3, #8]
	htim14.Init.Period = 65535;
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <MX_TIM14_Init+0x74>)
 8001dc2:	4a0e      	ldr	r2, [pc, #56]	@ (8001dfc <MX_TIM14_Init+0x80>)
 8001dc4:	60da      	str	r2, [r3, #12]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001df0 <MX_TIM14_Init+0x74>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	611a      	str	r2, [r3, #16]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dcc:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <MX_TIM14_Init+0x74>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim14);
 8001dd2:	4b07      	ldr	r3, [pc, #28]	@ (8001df0 <MX_TIM14_Init+0x74>)
 8001dd4:	0018      	movs	r0, r3
 8001dd6:	f001 fc38 	bl	800364a <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start(&htim14);
 8001dda:	4b05      	ldr	r3, [pc, #20]	@ (8001df0 <MX_TIM14_Init+0x74>)
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f001 fc85 	bl	80036ec <HAL_TIM_Base_Start>
}
 8001de2:	46c0      	nop			@ (mov r8, r8)
 8001de4:	46bd      	mov	sp, r7
 8001de6:	b002      	add	sp, #8
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	46c0      	nop			@ (mov r8, r8)
 8001dec:	40021000 	.word	0x40021000
 8001df0:	20000080 	.word	0x20000080
 8001df4:	40002000 	.word	0x40002000
 8001df8:	001e8480 	.word	0x001e8480
 8001dfc:	0000ffff 	.word	0x0000ffff

08001e00 <delay_us>:


void delay_us(uint16_t us)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	0002      	movs	r2, r0
 8001e08:	1dbb      	adds	r3, r7, #6
 8001e0a:	801a      	strh	r2, [r3, #0]
    uint16_t start = __HAL_TIM_GET_COUNTER(&htim14);
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e40 <delay_us+0x40>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e12:	230e      	movs	r3, #14
 8001e14:	18fb      	adds	r3, r7, r3
 8001e16:	801a      	strh	r2, [r3, #0]
    while ((uint16_t)(__HAL_TIM_GET_COUNTER(&htim14) - start) < us);
 8001e18:	46c0      	nop			@ (mov r8, r8)
 8001e1a:	4b09      	ldr	r3, [pc, #36]	@ (8001e40 <delay_us+0x40>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	230e      	movs	r3, #14
 8001e24:	18fb      	adds	r3, r7, r3
 8001e26:	881b      	ldrh	r3, [r3, #0]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	1dba      	adds	r2, r7, #6
 8001e2e:	8812      	ldrh	r2, [r2, #0]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d8f2      	bhi.n	8001e1a <delay_us+0x1a>
}
 8001e34:	46c0      	nop			@ (mov r8, r8)
 8001e36:	46c0      	nop			@ (mov r8, r8)
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	b004      	add	sp, #16
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	46c0      	nop			@ (mov r8, r8)
 8001e40:	20000080 	.word	0x20000080

08001e44 <delay_ms>:


void delay_ms(uint16_t ms)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	0002      	movs	r2, r0
 8001e4c:	1dbb      	adds	r3, r7, #6
 8001e4e:	801a      	strh	r2, [r3, #0]
	while(ms--)
 8001e50:	e004      	b.n	8001e5c <delay_ms+0x18>
	{
		delay_us(1000);
 8001e52:	23fa      	movs	r3, #250	@ 0xfa
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	0018      	movs	r0, r3
 8001e58:	f7ff ffd2 	bl	8001e00 <delay_us>
	while(ms--)
 8001e5c:	1dbb      	adds	r3, r7, #6
 8001e5e:	881b      	ldrh	r3, [r3, #0]
 8001e60:	1dba      	adds	r2, r7, #6
 8001e62:	1e59      	subs	r1, r3, #1
 8001e64:	8011      	strh	r1, [r2, #0]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d1f3      	bne.n	8001e52 <delay_ms+0xe>
	}
}
 8001e6a:	46c0      	nop			@ (mov r8, r8)
 8001e6c:	46c0      	nop			@ (mov r8, r8)
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	b002      	add	sp, #8
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e74:	480d      	ldr	r0, [pc, #52]	@ (8001eac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e76:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e78:	f7ff ff7b 	bl	8001d72 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e7c:	480c      	ldr	r0, [pc, #48]	@ (8001eb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e7e:	490d      	ldr	r1, [pc, #52]	@ (8001eb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e80:	4a0d      	ldr	r2, [pc, #52]	@ (8001eb8 <LoopForever+0xe>)
  movs r3, #0
 8001e82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e84:	e002      	b.n	8001e8c <LoopCopyDataInit>

08001e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e8a:	3304      	adds	r3, #4

08001e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e90:	d3f9      	bcc.n	8001e86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e92:	4a0a      	ldr	r2, [pc, #40]	@ (8001ebc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e94:	4c0a      	ldr	r4, [pc, #40]	@ (8001ec0 <LoopForever+0x16>)
  movs r3, #0
 8001e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e98:	e001      	b.n	8001e9e <LoopFillZerobss>

08001e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e9c:	3204      	adds	r2, #4

08001e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea0:	d3fb      	bcc.n	8001e9a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ea2:	f001 fce3 	bl	800386c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ea6:	f7ff fd0f 	bl	80018c8 <main>

08001eaa <LoopForever>:

LoopForever:
    b LoopForever
 8001eaa:	e7fe      	b.n	8001eaa <LoopForever>
  ldr   r0, =_estack
 8001eac:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8001eb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eb4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001eb8:	08003938 	.word	0x08003938
  ldr r2, =_sbss
 8001ebc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001ec0:	200000cc 	.word	0x200000cc

08001ec4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ec4:	e7fe      	b.n	8001ec4 <ADC1_IRQHandler>
	...

08001ec8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ecc:	4b07      	ldr	r3, [pc, #28]	@ (8001eec <HAL_Init+0x24>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <HAL_Init+0x24>)
 8001ed2:	2110      	movs	r1, #16
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed8:	2003      	movs	r0, #3
 8001eda:	f000 f809 	bl	8001ef0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ede:	f7ff fe9b 	bl	8001c18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	46c0      	nop			@ (mov r8, r8)
 8001eec:	40022000 	.word	0x40022000

08001ef0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ef0:	b590      	push	{r4, r7, lr}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef8:	4b14      	ldr	r3, [pc, #80]	@ (8001f4c <HAL_InitTick+0x5c>)
 8001efa:	681c      	ldr	r4, [r3, #0]
 8001efc:	4b14      	ldr	r3, [pc, #80]	@ (8001f50 <HAL_InitTick+0x60>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	0019      	movs	r1, r3
 8001f02:	23fa      	movs	r3, #250	@ 0xfa
 8001f04:	0098      	lsls	r0, r3, #2
 8001f06:	f7fe f8ff 	bl	8000108 <__udivsi3>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	0019      	movs	r1, r3
 8001f0e:	0020      	movs	r0, r4
 8001f10:	f7fe f8fa 	bl	8000108 <__udivsi3>
 8001f14:	0003      	movs	r3, r0
 8001f16:	0018      	movs	r0, r3
 8001f18:	f000 f905 	bl	8002126 <HAL_SYSTICK_Config>
 8001f1c:	1e03      	subs	r3, r0, #0
 8001f1e:	d001      	beq.n	8001f24 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e00f      	b.n	8001f44 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b03      	cmp	r3, #3
 8001f28:	d80b      	bhi.n	8001f42 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	425b      	negs	r3, r3
 8001f30:	2200      	movs	r2, #0
 8001f32:	0018      	movs	r0, r3
 8001f34:	f000 f8e2 	bl	80020fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f38:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <HAL_InitTick+0x64>)
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	e000      	b.n	8001f44 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
}
 8001f44:	0018      	movs	r0, r3
 8001f46:	46bd      	mov	sp, r7
 8001f48:	b003      	add	sp, #12
 8001f4a:	bd90      	pop	{r4, r7, pc}
 8001f4c:	20000000 	.word	0x20000000
 8001f50:	20000008 	.word	0x20000008
 8001f54:	20000004 	.word	0x20000004

08001f58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f5c:	4b05      	ldr	r3, [pc, #20]	@ (8001f74 <HAL_IncTick+0x1c>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	001a      	movs	r2, r3
 8001f62:	4b05      	ldr	r3, [pc, #20]	@ (8001f78 <HAL_IncTick+0x20>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	18d2      	adds	r2, r2, r3
 8001f68:	4b03      	ldr	r3, [pc, #12]	@ (8001f78 <HAL_IncTick+0x20>)
 8001f6a:	601a      	str	r2, [r3, #0]
}
 8001f6c:	46c0      	nop			@ (mov r8, r8)
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	46c0      	nop			@ (mov r8, r8)
 8001f74:	20000008 	.word	0x20000008
 8001f78:	200000c8 	.word	0x200000c8

08001f7c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f80:	4b02      	ldr	r3, [pc, #8]	@ (8001f8c <HAL_GetTick+0x10>)
 8001f82:	681b      	ldr	r3, [r3, #0]
}
 8001f84:	0018      	movs	r0, r3
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	46c0      	nop			@ (mov r8, r8)
 8001f8c:	200000c8 	.word	0x200000c8

08001f90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f98:	f7ff fff0 	bl	8001f7c <HAL_GetTick>
 8001f9c:	0003      	movs	r3, r0
 8001f9e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	d005      	beq.n	8001fb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001faa:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd4 <HAL_Delay+0x44>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	001a      	movs	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	189b      	adds	r3, r3, r2
 8001fb4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001fb6:	46c0      	nop			@ (mov r8, r8)
 8001fb8:	f7ff ffe0 	bl	8001f7c <HAL_GetTick>
 8001fbc:	0002      	movs	r2, r0
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d8f7      	bhi.n	8001fb8 <HAL_Delay+0x28>
  {
  }
}
 8001fc8:	46c0      	nop			@ (mov r8, r8)
 8001fca:	46c0      	nop			@ (mov r8, r8)
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	b004      	add	sp, #16
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	46c0      	nop			@ (mov r8, r8)
 8001fd4:	20000008 	.word	0x20000008

08001fd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd8:	b590      	push	{r4, r7, lr}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	0002      	movs	r2, r0
 8001fe0:	6039      	str	r1, [r7, #0]
 8001fe2:	1dfb      	adds	r3, r7, #7
 8001fe4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001fe6:	1dfb      	adds	r3, r7, #7
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b7f      	cmp	r3, #127	@ 0x7f
 8001fec:	d828      	bhi.n	8002040 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fee:	4a2f      	ldr	r2, [pc, #188]	@ (80020ac <__NVIC_SetPriority+0xd4>)
 8001ff0:	1dfb      	adds	r3, r7, #7
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	b25b      	sxtb	r3, r3
 8001ff6:	089b      	lsrs	r3, r3, #2
 8001ff8:	33c0      	adds	r3, #192	@ 0xc0
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	589b      	ldr	r3, [r3, r2]
 8001ffe:	1dfa      	adds	r2, r7, #7
 8002000:	7812      	ldrb	r2, [r2, #0]
 8002002:	0011      	movs	r1, r2
 8002004:	2203      	movs	r2, #3
 8002006:	400a      	ands	r2, r1
 8002008:	00d2      	lsls	r2, r2, #3
 800200a:	21ff      	movs	r1, #255	@ 0xff
 800200c:	4091      	lsls	r1, r2
 800200e:	000a      	movs	r2, r1
 8002010:	43d2      	mvns	r2, r2
 8002012:	401a      	ands	r2, r3
 8002014:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	019b      	lsls	r3, r3, #6
 800201a:	22ff      	movs	r2, #255	@ 0xff
 800201c:	401a      	ands	r2, r3
 800201e:	1dfb      	adds	r3, r7, #7
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	0018      	movs	r0, r3
 8002024:	2303      	movs	r3, #3
 8002026:	4003      	ands	r3, r0
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800202c:	481f      	ldr	r0, [pc, #124]	@ (80020ac <__NVIC_SetPriority+0xd4>)
 800202e:	1dfb      	adds	r3, r7, #7
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	b25b      	sxtb	r3, r3
 8002034:	089b      	lsrs	r3, r3, #2
 8002036:	430a      	orrs	r2, r1
 8002038:	33c0      	adds	r3, #192	@ 0xc0
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800203e:	e031      	b.n	80020a4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002040:	4a1b      	ldr	r2, [pc, #108]	@ (80020b0 <__NVIC_SetPriority+0xd8>)
 8002042:	1dfb      	adds	r3, r7, #7
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	0019      	movs	r1, r3
 8002048:	230f      	movs	r3, #15
 800204a:	400b      	ands	r3, r1
 800204c:	3b08      	subs	r3, #8
 800204e:	089b      	lsrs	r3, r3, #2
 8002050:	3306      	adds	r3, #6
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	18d3      	adds	r3, r2, r3
 8002056:	3304      	adds	r3, #4
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	1dfa      	adds	r2, r7, #7
 800205c:	7812      	ldrb	r2, [r2, #0]
 800205e:	0011      	movs	r1, r2
 8002060:	2203      	movs	r2, #3
 8002062:	400a      	ands	r2, r1
 8002064:	00d2      	lsls	r2, r2, #3
 8002066:	21ff      	movs	r1, #255	@ 0xff
 8002068:	4091      	lsls	r1, r2
 800206a:	000a      	movs	r2, r1
 800206c:	43d2      	mvns	r2, r2
 800206e:	401a      	ands	r2, r3
 8002070:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	019b      	lsls	r3, r3, #6
 8002076:	22ff      	movs	r2, #255	@ 0xff
 8002078:	401a      	ands	r2, r3
 800207a:	1dfb      	adds	r3, r7, #7
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	0018      	movs	r0, r3
 8002080:	2303      	movs	r3, #3
 8002082:	4003      	ands	r3, r0
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002088:	4809      	ldr	r0, [pc, #36]	@ (80020b0 <__NVIC_SetPriority+0xd8>)
 800208a:	1dfb      	adds	r3, r7, #7
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	001c      	movs	r4, r3
 8002090:	230f      	movs	r3, #15
 8002092:	4023      	ands	r3, r4
 8002094:	3b08      	subs	r3, #8
 8002096:	089b      	lsrs	r3, r3, #2
 8002098:	430a      	orrs	r2, r1
 800209a:	3306      	adds	r3, #6
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	18c3      	adds	r3, r0, r3
 80020a0:	3304      	adds	r3, #4
 80020a2:	601a      	str	r2, [r3, #0]
}
 80020a4:	46c0      	nop			@ (mov r8, r8)
 80020a6:	46bd      	mov	sp, r7
 80020a8:	b003      	add	sp, #12
 80020aa:	bd90      	pop	{r4, r7, pc}
 80020ac:	e000e100 	.word	0xe000e100
 80020b0:	e000ed00 	.word	0xe000ed00

080020b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	1e5a      	subs	r2, r3, #1
 80020c0:	2380      	movs	r3, #128	@ 0x80
 80020c2:	045b      	lsls	r3, r3, #17
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d301      	bcc.n	80020cc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020c8:	2301      	movs	r3, #1
 80020ca:	e010      	b.n	80020ee <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020cc:	4b0a      	ldr	r3, [pc, #40]	@ (80020f8 <SysTick_Config+0x44>)
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	3a01      	subs	r2, #1
 80020d2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020d4:	2301      	movs	r3, #1
 80020d6:	425b      	negs	r3, r3
 80020d8:	2103      	movs	r1, #3
 80020da:	0018      	movs	r0, r3
 80020dc:	f7ff ff7c 	bl	8001fd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020e0:	4b05      	ldr	r3, [pc, #20]	@ (80020f8 <SysTick_Config+0x44>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020e6:	4b04      	ldr	r3, [pc, #16]	@ (80020f8 <SysTick_Config+0x44>)
 80020e8:	2207      	movs	r2, #7
 80020ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	0018      	movs	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	b002      	add	sp, #8
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	46c0      	nop			@ (mov r8, r8)
 80020f8:	e000e010 	.word	0xe000e010

080020fc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	60b9      	str	r1, [r7, #8]
 8002104:	607a      	str	r2, [r7, #4]
 8002106:	210f      	movs	r1, #15
 8002108:	187b      	adds	r3, r7, r1
 800210a:	1c02      	adds	r2, r0, #0
 800210c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800210e:	68ba      	ldr	r2, [r7, #8]
 8002110:	187b      	adds	r3, r7, r1
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	b25b      	sxtb	r3, r3
 8002116:	0011      	movs	r1, r2
 8002118:	0018      	movs	r0, r3
 800211a:	f7ff ff5d 	bl	8001fd8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800211e:	46c0      	nop			@ (mov r8, r8)
 8002120:	46bd      	mov	sp, r7
 8002122:	b004      	add	sp, #16
 8002124:	bd80      	pop	{r7, pc}

08002126 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	0018      	movs	r0, r3
 8002132:	f7ff ffbf 	bl	80020b4 <SysTick_Config>
 8002136:	0003      	movs	r3, r0
}
 8002138:	0018      	movs	r0, r3
 800213a:	46bd      	mov	sp, r7
 800213c:	b002      	add	sp, #8
 800213e:	bd80      	pop	{r7, pc}

08002140 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800214a:	2300      	movs	r3, #0
 800214c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800214e:	e14f      	b.n	80023f0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2101      	movs	r1, #1
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	4091      	lsls	r1, r2
 800215a:	000a      	movs	r2, r1
 800215c:	4013      	ands	r3, r2
 800215e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d100      	bne.n	8002168 <HAL_GPIO_Init+0x28>
 8002166:	e140      	b.n	80023ea <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2203      	movs	r2, #3
 800216e:	4013      	ands	r3, r2
 8002170:	2b01      	cmp	r3, #1
 8002172:	d005      	beq.n	8002180 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	2203      	movs	r2, #3
 800217a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800217c:	2b02      	cmp	r3, #2
 800217e:	d130      	bne.n	80021e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	2203      	movs	r2, #3
 800218c:	409a      	lsls	r2, r3
 800218e:	0013      	movs	r3, r2
 8002190:	43da      	mvns	r2, r3
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	4013      	ands	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	68da      	ldr	r2, [r3, #12]
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	409a      	lsls	r2, r3
 80021a2:	0013      	movs	r3, r2
 80021a4:	693a      	ldr	r2, [r7, #16]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021b6:	2201      	movs	r2, #1
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	409a      	lsls	r2, r3
 80021bc:	0013      	movs	r3, r2
 80021be:	43da      	mvns	r2, r3
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	4013      	ands	r3, r2
 80021c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	091b      	lsrs	r3, r3, #4
 80021cc:	2201      	movs	r2, #1
 80021ce:	401a      	ands	r2, r3
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	409a      	lsls	r2, r3
 80021d4:	0013      	movs	r3, r2
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	4313      	orrs	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	2203      	movs	r2, #3
 80021e8:	4013      	ands	r3, r2
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	d017      	beq.n	800221e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	2203      	movs	r2, #3
 80021fa:	409a      	lsls	r2, r3
 80021fc:	0013      	movs	r3, r2
 80021fe:	43da      	mvns	r2, r3
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	4013      	ands	r3, r2
 8002204:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	689a      	ldr	r2, [r3, #8]
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	409a      	lsls	r2, r3
 8002210:	0013      	movs	r3, r2
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	2203      	movs	r2, #3
 8002224:	4013      	ands	r3, r2
 8002226:	2b02      	cmp	r3, #2
 8002228:	d123      	bne.n	8002272 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	08da      	lsrs	r2, r3, #3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3208      	adds	r2, #8
 8002232:	0092      	lsls	r2, r2, #2
 8002234:	58d3      	ldr	r3, [r2, r3]
 8002236:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	2207      	movs	r2, #7
 800223c:	4013      	ands	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	220f      	movs	r2, #15
 8002242:	409a      	lsls	r2, r3
 8002244:	0013      	movs	r3, r2
 8002246:	43da      	mvns	r2, r3
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	4013      	ands	r3, r2
 800224c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	691a      	ldr	r2, [r3, #16]
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	2107      	movs	r1, #7
 8002256:	400b      	ands	r3, r1
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	409a      	lsls	r2, r3
 800225c:	0013      	movs	r3, r2
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	4313      	orrs	r3, r2
 8002262:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	08da      	lsrs	r2, r3, #3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	3208      	adds	r2, #8
 800226c:	0092      	lsls	r2, r2, #2
 800226e:	6939      	ldr	r1, [r7, #16]
 8002270:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	2203      	movs	r2, #3
 800227e:	409a      	lsls	r2, r3
 8002280:	0013      	movs	r3, r2
 8002282:	43da      	mvns	r2, r3
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	4013      	ands	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2203      	movs	r2, #3
 8002290:	401a      	ands	r2, r3
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	409a      	lsls	r2, r3
 8002298:	0013      	movs	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	23c0      	movs	r3, #192	@ 0xc0
 80022ac:	029b      	lsls	r3, r3, #10
 80022ae:	4013      	ands	r3, r2
 80022b0:	d100      	bne.n	80022b4 <HAL_GPIO_Init+0x174>
 80022b2:	e09a      	b.n	80023ea <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b4:	4b54      	ldr	r3, [pc, #336]	@ (8002408 <HAL_GPIO_Init+0x2c8>)
 80022b6:	699a      	ldr	r2, [r3, #24]
 80022b8:	4b53      	ldr	r3, [pc, #332]	@ (8002408 <HAL_GPIO_Init+0x2c8>)
 80022ba:	2101      	movs	r1, #1
 80022bc:	430a      	orrs	r2, r1
 80022be:	619a      	str	r2, [r3, #24]
 80022c0:	4b51      	ldr	r3, [pc, #324]	@ (8002408 <HAL_GPIO_Init+0x2c8>)
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	2201      	movs	r2, #1
 80022c6:	4013      	ands	r3, r2
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022cc:	4a4f      	ldr	r2, [pc, #316]	@ (800240c <HAL_GPIO_Init+0x2cc>)
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	089b      	lsrs	r3, r3, #2
 80022d2:	3302      	adds	r3, #2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	589b      	ldr	r3, [r3, r2]
 80022d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	2203      	movs	r2, #3
 80022de:	4013      	ands	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	220f      	movs	r2, #15
 80022e4:	409a      	lsls	r2, r3
 80022e6:	0013      	movs	r3, r2
 80022e8:	43da      	mvns	r2, r3
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	4013      	ands	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	2390      	movs	r3, #144	@ 0x90
 80022f4:	05db      	lsls	r3, r3, #23
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d013      	beq.n	8002322 <HAL_GPIO_Init+0x1e2>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a44      	ldr	r2, [pc, #272]	@ (8002410 <HAL_GPIO_Init+0x2d0>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d00d      	beq.n	800231e <HAL_GPIO_Init+0x1de>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a43      	ldr	r2, [pc, #268]	@ (8002414 <HAL_GPIO_Init+0x2d4>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d007      	beq.n	800231a <HAL_GPIO_Init+0x1da>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a42      	ldr	r2, [pc, #264]	@ (8002418 <HAL_GPIO_Init+0x2d8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d101      	bne.n	8002316 <HAL_GPIO_Init+0x1d6>
 8002312:	2303      	movs	r3, #3
 8002314:	e006      	b.n	8002324 <HAL_GPIO_Init+0x1e4>
 8002316:	2305      	movs	r3, #5
 8002318:	e004      	b.n	8002324 <HAL_GPIO_Init+0x1e4>
 800231a:	2302      	movs	r3, #2
 800231c:	e002      	b.n	8002324 <HAL_GPIO_Init+0x1e4>
 800231e:	2301      	movs	r3, #1
 8002320:	e000      	b.n	8002324 <HAL_GPIO_Init+0x1e4>
 8002322:	2300      	movs	r3, #0
 8002324:	697a      	ldr	r2, [r7, #20]
 8002326:	2103      	movs	r1, #3
 8002328:	400a      	ands	r2, r1
 800232a:	0092      	lsls	r2, r2, #2
 800232c:	4093      	lsls	r3, r2
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	4313      	orrs	r3, r2
 8002332:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002334:	4935      	ldr	r1, [pc, #212]	@ (800240c <HAL_GPIO_Init+0x2cc>)
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	089b      	lsrs	r3, r3, #2
 800233a:	3302      	adds	r3, #2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002342:	4b36      	ldr	r3, [pc, #216]	@ (800241c <HAL_GPIO_Init+0x2dc>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	43da      	mvns	r2, r3
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	4013      	ands	r3, r2
 8002350:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685a      	ldr	r2, [r3, #4]
 8002356:	2380      	movs	r3, #128	@ 0x80
 8002358:	035b      	lsls	r3, r3, #13
 800235a:	4013      	ands	r3, r2
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	4313      	orrs	r3, r2
 8002364:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002366:	4b2d      	ldr	r3, [pc, #180]	@ (800241c <HAL_GPIO_Init+0x2dc>)
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800236c:	4b2b      	ldr	r3, [pc, #172]	@ (800241c <HAL_GPIO_Init+0x2dc>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	43da      	mvns	r2, r3
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	4013      	ands	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685a      	ldr	r2, [r3, #4]
 8002380:	2380      	movs	r3, #128	@ 0x80
 8002382:	039b      	lsls	r3, r3, #14
 8002384:	4013      	ands	r3, r2
 8002386:	d003      	beq.n	8002390 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002390:	4b22      	ldr	r3, [pc, #136]	@ (800241c <HAL_GPIO_Init+0x2dc>)
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002396:	4b21      	ldr	r3, [pc, #132]	@ (800241c <HAL_GPIO_Init+0x2dc>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	43da      	mvns	r2, r3
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	4013      	ands	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685a      	ldr	r2, [r3, #4]
 80023aa:	2380      	movs	r3, #128	@ 0x80
 80023ac:	029b      	lsls	r3, r3, #10
 80023ae:	4013      	ands	r3, r2
 80023b0:	d003      	beq.n	80023ba <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023ba:	4b18      	ldr	r3, [pc, #96]	@ (800241c <HAL_GPIO_Init+0x2dc>)
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80023c0:	4b16      	ldr	r3, [pc, #88]	@ (800241c <HAL_GPIO_Init+0x2dc>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	43da      	mvns	r2, r3
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	4013      	ands	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	2380      	movs	r3, #128	@ 0x80
 80023d6:	025b      	lsls	r3, r3, #9
 80023d8:	4013      	ands	r3, r2
 80023da:	d003      	beq.n	80023e4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023e4:	4b0d      	ldr	r3, [pc, #52]	@ (800241c <HAL_GPIO_Init+0x2dc>)
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	3301      	adds	r3, #1
 80023ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	40da      	lsrs	r2, r3
 80023f8:	1e13      	subs	r3, r2, #0
 80023fa:	d000      	beq.n	80023fe <HAL_GPIO_Init+0x2be>
 80023fc:	e6a8      	b.n	8002150 <HAL_GPIO_Init+0x10>
  } 
}
 80023fe:	46c0      	nop			@ (mov r8, r8)
 8002400:	46c0      	nop			@ (mov r8, r8)
 8002402:	46bd      	mov	sp, r7
 8002404:	b006      	add	sp, #24
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40021000 	.word	0x40021000
 800240c:	40010000 	.word	0x40010000
 8002410:	48000400 	.word	0x48000400
 8002414:	48000800 	.word	0x48000800
 8002418:	48000c00 	.word	0x48000c00
 800241c:	40010400 	.word	0x40010400

08002420 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d101      	bne.n	8002432 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e08f      	b.n	8002552 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2241      	movs	r2, #65	@ 0x41
 8002436:	5c9b      	ldrb	r3, [r3, r2]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d107      	bne.n	800244e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2240      	movs	r2, #64	@ 0x40
 8002442:	2100      	movs	r1, #0
 8002444:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	0018      	movs	r0, r3
 800244a:	f7ff fc09 	bl	8001c60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2241      	movs	r2, #65	@ 0x41
 8002452:	2124      	movs	r1, #36	@ 0x24
 8002454:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2101      	movs	r1, #1
 8002462:	438a      	bics	r2, r1
 8002464:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685a      	ldr	r2, [r3, #4]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	493b      	ldr	r1, [pc, #236]	@ (800255c <HAL_I2C_Init+0x13c>)
 8002470:	400a      	ands	r2, r1
 8002472:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4938      	ldr	r1, [pc, #224]	@ (8002560 <HAL_I2C_Init+0x140>)
 8002480:	400a      	ands	r2, r1
 8002482:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d108      	bne.n	800249e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2180      	movs	r1, #128	@ 0x80
 8002496:	0209      	lsls	r1, r1, #8
 8002498:	430a      	orrs	r2, r1
 800249a:	609a      	str	r2, [r3, #8]
 800249c:	e007      	b.n	80024ae <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	689a      	ldr	r2, [r3, #8]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2184      	movs	r1, #132	@ 0x84
 80024a8:	0209      	lsls	r1, r1, #8
 80024aa:	430a      	orrs	r2, r1
 80024ac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d109      	bne.n	80024ca <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	685a      	ldr	r2, [r3, #4]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2180      	movs	r1, #128	@ 0x80
 80024c2:	0109      	lsls	r1, r1, #4
 80024c4:	430a      	orrs	r2, r1
 80024c6:	605a      	str	r2, [r3, #4]
 80024c8:	e007      	b.n	80024da <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4923      	ldr	r1, [pc, #140]	@ (8002564 <HAL_I2C_Init+0x144>)
 80024d6:	400a      	ands	r2, r1
 80024d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4920      	ldr	r1, [pc, #128]	@ (8002568 <HAL_I2C_Init+0x148>)
 80024e6:	430a      	orrs	r2, r1
 80024e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68da      	ldr	r2, [r3, #12]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	491a      	ldr	r1, [pc, #104]	@ (8002560 <HAL_I2C_Init+0x140>)
 80024f6:	400a      	ands	r2, r1
 80024f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	691a      	ldr	r2, [r3, #16]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	431a      	orrs	r2, r3
 8002504:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	69d9      	ldr	r1, [r3, #28]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a1a      	ldr	r2, [r3, #32]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	430a      	orrs	r2, r1
 8002522:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2101      	movs	r1, #1
 8002530:	430a      	orrs	r2, r1
 8002532:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2241      	movs	r2, #65	@ 0x41
 800253e:	2120      	movs	r1, #32
 8002540:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2242      	movs	r2, #66	@ 0x42
 800254c:	2100      	movs	r1, #0
 800254e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	0018      	movs	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	b002      	add	sp, #8
 8002558:	bd80      	pop	{r7, pc}
 800255a:	46c0      	nop			@ (mov r8, r8)
 800255c:	f0ffffff 	.word	0xf0ffffff
 8002560:	ffff7fff 	.word	0xffff7fff
 8002564:	fffff7ff 	.word	0xfffff7ff
 8002568:	02008000 	.word	0x02008000

0800256c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800256c:	b590      	push	{r4, r7, lr}
 800256e:	b089      	sub	sp, #36	@ 0x24
 8002570:	af02      	add	r7, sp, #8
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	0008      	movs	r0, r1
 8002576:	607a      	str	r2, [r7, #4]
 8002578:	0019      	movs	r1, r3
 800257a:	230a      	movs	r3, #10
 800257c:	18fb      	adds	r3, r7, r3
 800257e:	1c02      	adds	r2, r0, #0
 8002580:	801a      	strh	r2, [r3, #0]
 8002582:	2308      	movs	r3, #8
 8002584:	18fb      	adds	r3, r7, r3
 8002586:	1c0a      	adds	r2, r1, #0
 8002588:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2241      	movs	r2, #65	@ 0x41
 800258e:	5c9b      	ldrb	r3, [r3, r2]
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b20      	cmp	r3, #32
 8002594:	d000      	beq.n	8002598 <HAL_I2C_Master_Transmit+0x2c>
 8002596:	e10a      	b.n	80027ae <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2240      	movs	r2, #64	@ 0x40
 800259c:	5c9b      	ldrb	r3, [r3, r2]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d101      	bne.n	80025a6 <HAL_I2C_Master_Transmit+0x3a>
 80025a2:	2302      	movs	r3, #2
 80025a4:	e104      	b.n	80027b0 <HAL_I2C_Master_Transmit+0x244>
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2240      	movs	r2, #64	@ 0x40
 80025aa:	2101      	movs	r1, #1
 80025ac:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80025ae:	f7ff fce5 	bl	8001f7c <HAL_GetTick>
 80025b2:	0003      	movs	r3, r0
 80025b4:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025b6:	2380      	movs	r3, #128	@ 0x80
 80025b8:	0219      	lsls	r1, r3, #8
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	9300      	str	r3, [sp, #0]
 80025c0:	2319      	movs	r3, #25
 80025c2:	2201      	movs	r2, #1
 80025c4:	f000 f91e 	bl	8002804 <I2C_WaitOnFlagUntilTimeout>
 80025c8:	1e03      	subs	r3, r0, #0
 80025ca:	d001      	beq.n	80025d0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e0ef      	b.n	80027b0 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2241      	movs	r2, #65	@ 0x41
 80025d4:	2121      	movs	r1, #33	@ 0x21
 80025d6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2242      	movs	r2, #66	@ 0x42
 80025dc:	2110      	movs	r1, #16
 80025de:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2200      	movs	r2, #0
 80025e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2208      	movs	r2, #8
 80025f0:	18ba      	adds	r2, r7, r2
 80025f2:	8812      	ldrh	r2, [r2, #0]
 80025f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2200      	movs	r2, #0
 80025fa:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002600:	b29b      	uxth	r3, r3
 8002602:	2bff      	cmp	r3, #255	@ 0xff
 8002604:	d906      	bls.n	8002614 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	22ff      	movs	r2, #255	@ 0xff
 800260a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800260c:	2380      	movs	r3, #128	@ 0x80
 800260e:	045b      	lsls	r3, r3, #17
 8002610:	617b      	str	r3, [r7, #20]
 8002612:	e007      	b.n	8002624 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002618:	b29a      	uxth	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800261e:	2380      	movs	r3, #128	@ 0x80
 8002620:	049b      	lsls	r3, r3, #18
 8002622:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002628:	2b00      	cmp	r3, #0
 800262a:	d027      	beq.n	800267c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002630:	781a      	ldrb	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263c:	1c5a      	adds	r2, r3, #1
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002646:	b29b      	uxth	r3, r3
 8002648:	3b01      	subs	r3, #1
 800264a:	b29a      	uxth	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002654:	3b01      	subs	r3, #1
 8002656:	b29a      	uxth	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002660:	b2db      	uxtb	r3, r3
 8002662:	3301      	adds	r3, #1
 8002664:	b2da      	uxtb	r2, r3
 8002666:	697c      	ldr	r4, [r7, #20]
 8002668:	230a      	movs	r3, #10
 800266a:	18fb      	adds	r3, r7, r3
 800266c:	8819      	ldrh	r1, [r3, #0]
 800266e:	68f8      	ldr	r0, [r7, #12]
 8002670:	4b51      	ldr	r3, [pc, #324]	@ (80027b8 <HAL_I2C_Master_Transmit+0x24c>)
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	0023      	movs	r3, r4
 8002676:	f000 fa9f 	bl	8002bb8 <I2C_TransferConfig>
 800267a:	e06f      	b.n	800275c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002680:	b2da      	uxtb	r2, r3
 8002682:	697c      	ldr	r4, [r7, #20]
 8002684:	230a      	movs	r3, #10
 8002686:	18fb      	adds	r3, r7, r3
 8002688:	8819      	ldrh	r1, [r3, #0]
 800268a:	68f8      	ldr	r0, [r7, #12]
 800268c:	4b4a      	ldr	r3, [pc, #296]	@ (80027b8 <HAL_I2C_Master_Transmit+0x24c>)
 800268e:	9300      	str	r3, [sp, #0]
 8002690:	0023      	movs	r3, r4
 8002692:	f000 fa91 	bl	8002bb8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002696:	e061      	b.n	800275c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	0018      	movs	r0, r3
 80026a0:	f000 f908 	bl	80028b4 <I2C_WaitOnTXISFlagUntilTimeout>
 80026a4:	1e03      	subs	r3, r0, #0
 80026a6:	d001      	beq.n	80026ac <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e081      	b.n	80027b0 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b0:	781a      	ldrb	r2, [r3, #0]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026bc:	1c5a      	adds	r2, r3, #1
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	3b01      	subs	r3, #1
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026d4:	3b01      	subs	r3, #1
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d03a      	beq.n	800275c <HAL_I2C_Master_Transmit+0x1f0>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d136      	bne.n	800275c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80026ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	0013      	movs	r3, r2
 80026f8:	2200      	movs	r2, #0
 80026fa:	2180      	movs	r1, #128	@ 0x80
 80026fc:	f000 f882 	bl	8002804 <I2C_WaitOnFlagUntilTimeout>
 8002700:	1e03      	subs	r3, r0, #0
 8002702:	d001      	beq.n	8002708 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e053      	b.n	80027b0 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800270c:	b29b      	uxth	r3, r3
 800270e:	2bff      	cmp	r3, #255	@ 0xff
 8002710:	d911      	bls.n	8002736 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	22ff      	movs	r2, #255	@ 0xff
 8002716:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800271c:	b2da      	uxtb	r2, r3
 800271e:	2380      	movs	r3, #128	@ 0x80
 8002720:	045c      	lsls	r4, r3, #17
 8002722:	230a      	movs	r3, #10
 8002724:	18fb      	adds	r3, r7, r3
 8002726:	8819      	ldrh	r1, [r3, #0]
 8002728:	68f8      	ldr	r0, [r7, #12]
 800272a:	2300      	movs	r3, #0
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	0023      	movs	r3, r4
 8002730:	f000 fa42 	bl	8002bb8 <I2C_TransferConfig>
 8002734:	e012      	b.n	800275c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800273a:	b29a      	uxth	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002744:	b2da      	uxtb	r2, r3
 8002746:	2380      	movs	r3, #128	@ 0x80
 8002748:	049c      	lsls	r4, r3, #18
 800274a:	230a      	movs	r3, #10
 800274c:	18fb      	adds	r3, r7, r3
 800274e:	8819      	ldrh	r1, [r3, #0]
 8002750:	68f8      	ldr	r0, [r7, #12]
 8002752:	2300      	movs	r3, #0
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	0023      	movs	r3, r4
 8002758:	f000 fa2e 	bl	8002bb8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002760:	b29b      	uxth	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d198      	bne.n	8002698 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	0018      	movs	r0, r3
 800276e:	f000 f8e7 	bl	8002940 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002772:	1e03      	subs	r3, r0, #0
 8002774:	d001      	beq.n	800277a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e01a      	b.n	80027b0 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2220      	movs	r2, #32
 8002780:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	490b      	ldr	r1, [pc, #44]	@ (80027bc <HAL_I2C_Master_Transmit+0x250>)
 800278e:	400a      	ands	r2, r1
 8002790:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2241      	movs	r2, #65	@ 0x41
 8002796:	2120      	movs	r1, #32
 8002798:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2242      	movs	r2, #66	@ 0x42
 800279e:	2100      	movs	r1, #0
 80027a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2240      	movs	r2, #64	@ 0x40
 80027a6:	2100      	movs	r1, #0
 80027a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80027aa:	2300      	movs	r3, #0
 80027ac:	e000      	b.n	80027b0 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80027ae:	2302      	movs	r3, #2
  }
}
 80027b0:	0018      	movs	r0, r3
 80027b2:	46bd      	mov	sp, r7
 80027b4:	b007      	add	sp, #28
 80027b6:	bd90      	pop	{r4, r7, pc}
 80027b8:	80002000 	.word	0x80002000
 80027bc:	fe00e800 	.word	0xfe00e800

080027c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	2202      	movs	r2, #2
 80027d0:	4013      	ands	r3, r2
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d103      	bne.n	80027de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2200      	movs	r2, #0
 80027dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	2201      	movs	r2, #1
 80027e6:	4013      	ands	r3, r2
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d007      	beq.n	80027fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	699a      	ldr	r2, [r3, #24]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2101      	movs	r1, #1
 80027f8:	430a      	orrs	r2, r1
 80027fa:	619a      	str	r2, [r3, #24]
  }
}
 80027fc:	46c0      	nop			@ (mov r8, r8)
 80027fe:	46bd      	mov	sp, r7
 8002800:	b002      	add	sp, #8
 8002802:	bd80      	pop	{r7, pc}

08002804 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	603b      	str	r3, [r7, #0]
 8002810:	1dfb      	adds	r3, r7, #7
 8002812:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002814:	e03a      	b.n	800288c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	6839      	ldr	r1, [r7, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	0018      	movs	r0, r3
 800281e:	f000 f8d3 	bl	80029c8 <I2C_IsErrorOccurred>
 8002822:	1e03      	subs	r3, r0, #0
 8002824:	d001      	beq.n	800282a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e040      	b.n	80028ac <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	3301      	adds	r3, #1
 800282e:	d02d      	beq.n	800288c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002830:	f7ff fba4 	bl	8001f7c <HAL_GetTick>
 8002834:	0002      	movs	r2, r0
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	683a      	ldr	r2, [r7, #0]
 800283c:	429a      	cmp	r2, r3
 800283e:	d302      	bcc.n	8002846 <I2C_WaitOnFlagUntilTimeout+0x42>
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d122      	bne.n	800288c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	68ba      	ldr	r2, [r7, #8]
 800284e:	4013      	ands	r3, r2
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	425a      	negs	r2, r3
 8002856:	4153      	adcs	r3, r2
 8002858:	b2db      	uxtb	r3, r3
 800285a:	001a      	movs	r2, r3
 800285c:	1dfb      	adds	r3, r7, #7
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	429a      	cmp	r2, r3
 8002862:	d113      	bne.n	800288c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002868:	2220      	movs	r2, #32
 800286a:	431a      	orrs	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2241      	movs	r2, #65	@ 0x41
 8002874:	2120      	movs	r1, #32
 8002876:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2242      	movs	r2, #66	@ 0x42
 800287c:	2100      	movs	r1, #0
 800287e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2240      	movs	r2, #64	@ 0x40
 8002884:	2100      	movs	r1, #0
 8002886:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e00f      	b.n	80028ac <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	4013      	ands	r3, r2
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	425a      	negs	r2, r3
 800289c:	4153      	adcs	r3, r2
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	001a      	movs	r2, r3
 80028a2:	1dfb      	adds	r3, r7, #7
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d0b5      	beq.n	8002816 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	0018      	movs	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	b004      	add	sp, #16
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028c0:	e032      	b.n	8002928 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	68b9      	ldr	r1, [r7, #8]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	0018      	movs	r0, r3
 80028ca:	f000 f87d 	bl	80029c8 <I2C_IsErrorOccurred>
 80028ce:	1e03      	subs	r3, r0, #0
 80028d0:	d001      	beq.n	80028d6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e030      	b.n	8002938 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	3301      	adds	r3, #1
 80028da:	d025      	beq.n	8002928 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028dc:	f7ff fb4e 	bl	8001f7c <HAL_GetTick>
 80028e0:	0002      	movs	r2, r0
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d302      	bcc.n	80028f2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d11a      	bne.n	8002928 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	2202      	movs	r2, #2
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d013      	beq.n	8002928 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002904:	2220      	movs	r2, #32
 8002906:	431a      	orrs	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2241      	movs	r2, #65	@ 0x41
 8002910:	2120      	movs	r1, #32
 8002912:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2242      	movs	r2, #66	@ 0x42
 8002918:	2100      	movs	r1, #0
 800291a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2240      	movs	r2, #64	@ 0x40
 8002920:	2100      	movs	r1, #0
 8002922:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e007      	b.n	8002938 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	2202      	movs	r2, #2
 8002930:	4013      	ands	r3, r2
 8002932:	2b02      	cmp	r3, #2
 8002934:	d1c5      	bne.n	80028c2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	0018      	movs	r0, r3
 800293a:	46bd      	mov	sp, r7
 800293c:	b004      	add	sp, #16
 800293e:	bd80      	pop	{r7, pc}

08002940 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800294c:	e02f      	b.n	80029ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	68b9      	ldr	r1, [r7, #8]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	0018      	movs	r0, r3
 8002956:	f000 f837 	bl	80029c8 <I2C_IsErrorOccurred>
 800295a:	1e03      	subs	r3, r0, #0
 800295c:	d001      	beq.n	8002962 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e02d      	b.n	80029be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002962:	f7ff fb0b 	bl	8001f7c <HAL_GetTick>
 8002966:	0002      	movs	r2, r0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	68ba      	ldr	r2, [r7, #8]
 800296e:	429a      	cmp	r2, r3
 8002970:	d302      	bcc.n	8002978 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d11a      	bne.n	80029ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	2220      	movs	r2, #32
 8002980:	4013      	ands	r3, r2
 8002982:	2b20      	cmp	r3, #32
 8002984:	d013      	beq.n	80029ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800298a:	2220      	movs	r2, #32
 800298c:	431a      	orrs	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2241      	movs	r2, #65	@ 0x41
 8002996:	2120      	movs	r1, #32
 8002998:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2242      	movs	r2, #66	@ 0x42
 800299e:	2100      	movs	r1, #0
 80029a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2240      	movs	r2, #64	@ 0x40
 80029a6:	2100      	movs	r1, #0
 80029a8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e007      	b.n	80029be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	2220      	movs	r2, #32
 80029b6:	4013      	ands	r3, r2
 80029b8:	2b20      	cmp	r3, #32
 80029ba:	d1c8      	bne.n	800294e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	0018      	movs	r0, r3
 80029c0:	46bd      	mov	sp, r7
 80029c2:	b004      	add	sp, #16
 80029c4:	bd80      	pop	{r7, pc}
	...

080029c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08a      	sub	sp, #40	@ 0x28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029d4:	2327      	movs	r3, #39	@ 0x27
 80029d6:	18fb      	adds	r3, r7, r3
 80029d8:	2200      	movs	r2, #0
 80029da:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029e4:	2300      	movs	r3, #0
 80029e6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	2210      	movs	r2, #16
 80029f0:	4013      	ands	r3, r2
 80029f2:	d100      	bne.n	80029f6 <I2C_IsErrorOccurred+0x2e>
 80029f4:	e079      	b.n	8002aea <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2210      	movs	r2, #16
 80029fc:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80029fe:	e057      	b.n	8002ab0 <I2C_IsErrorOccurred+0xe8>
 8002a00:	2227      	movs	r2, #39	@ 0x27
 8002a02:	18bb      	adds	r3, r7, r2
 8002a04:	18ba      	adds	r2, r7, r2
 8002a06:	7812      	ldrb	r2, [r2, #0]
 8002a08:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	d04f      	beq.n	8002ab0 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a10:	f7ff fab4 	bl	8001f7c <HAL_GetTick>
 8002a14:	0002      	movs	r2, r0
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	68ba      	ldr	r2, [r7, #8]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d302      	bcc.n	8002a26 <I2C_IsErrorOccurred+0x5e>
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d144      	bne.n	8002ab0 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	2380      	movs	r3, #128	@ 0x80
 8002a2e:	01db      	lsls	r3, r3, #7
 8002a30:	4013      	ands	r3, r2
 8002a32:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a34:	2013      	movs	r0, #19
 8002a36:	183b      	adds	r3, r7, r0
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	2142      	movs	r1, #66	@ 0x42
 8002a3c:	5c52      	ldrb	r2, [r2, r1]
 8002a3e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	699a      	ldr	r2, [r3, #24]
 8002a46:	2380      	movs	r3, #128	@ 0x80
 8002a48:	021b      	lsls	r3, r3, #8
 8002a4a:	401a      	ands	r2, r3
 8002a4c:	2380      	movs	r3, #128	@ 0x80
 8002a4e:	021b      	lsls	r3, r3, #8
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d126      	bne.n	8002aa2 <I2C_IsErrorOccurred+0xda>
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	2380      	movs	r3, #128	@ 0x80
 8002a58:	01db      	lsls	r3, r3, #7
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d021      	beq.n	8002aa2 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002a5e:	183b      	adds	r3, r7, r0
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	2b20      	cmp	r3, #32
 8002a64:	d01d      	beq.n	8002aa2 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	685a      	ldr	r2, [r3, #4]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2180      	movs	r1, #128	@ 0x80
 8002a72:	01c9      	lsls	r1, r1, #7
 8002a74:	430a      	orrs	r2, r1
 8002a76:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a78:	f7ff fa80 	bl	8001f7c <HAL_GetTick>
 8002a7c:	0003      	movs	r3, r0
 8002a7e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a80:	e00f      	b.n	8002aa2 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a82:	f7ff fa7b 	bl	8001f7c <HAL_GetTick>
 8002a86:	0002      	movs	r2, r0
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b19      	cmp	r3, #25
 8002a8e:	d908      	bls.n	8002aa2 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a90:	6a3b      	ldr	r3, [r7, #32]
 8002a92:	2220      	movs	r2, #32
 8002a94:	4313      	orrs	r3, r2
 8002a96:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002a98:	2327      	movs	r3, #39	@ 0x27
 8002a9a:	18fb      	adds	r3, r7, r3
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	701a      	strb	r2, [r3, #0]

              break;
 8002aa0:	e006      	b.n	8002ab0 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	2220      	movs	r2, #32
 8002aaa:	4013      	ands	r3, r2
 8002aac:	2b20      	cmp	r3, #32
 8002aae:	d1e8      	bne.n	8002a82 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	4013      	ands	r3, r2
 8002aba:	2b20      	cmp	r3, #32
 8002abc:	d004      	beq.n	8002ac8 <I2C_IsErrorOccurred+0x100>
 8002abe:	2327      	movs	r3, #39	@ 0x27
 8002ac0:	18fb      	adds	r3, r7, r3
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d09b      	beq.n	8002a00 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ac8:	2327      	movs	r3, #39	@ 0x27
 8002aca:	18fb      	adds	r3, r7, r3
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d103      	bne.n	8002ada <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	2204      	movs	r2, #4
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ae2:	2327      	movs	r3, #39	@ 0x27
 8002ae4:	18fb      	adds	r3, r7, r3
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	2380      	movs	r3, #128	@ 0x80
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	4013      	ands	r3, r2
 8002afa:	d00c      	beq.n	8002b16 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	2201      	movs	r2, #1
 8002b00:	4313      	orrs	r3, r2
 8002b02:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2280      	movs	r2, #128	@ 0x80
 8002b0a:	0052      	lsls	r2, r2, #1
 8002b0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b0e:	2327      	movs	r3, #39	@ 0x27
 8002b10:	18fb      	adds	r3, r7, r3
 8002b12:	2201      	movs	r2, #1
 8002b14:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	2380      	movs	r3, #128	@ 0x80
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	d00c      	beq.n	8002b3a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b20:	6a3b      	ldr	r3, [r7, #32]
 8002b22:	2208      	movs	r2, #8
 8002b24:	4313      	orrs	r3, r2
 8002b26:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2280      	movs	r2, #128	@ 0x80
 8002b2e:	00d2      	lsls	r2, r2, #3
 8002b30:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b32:	2327      	movs	r3, #39	@ 0x27
 8002b34:	18fb      	adds	r3, r7, r3
 8002b36:	2201      	movs	r2, #1
 8002b38:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b3a:	69ba      	ldr	r2, [r7, #24]
 8002b3c:	2380      	movs	r3, #128	@ 0x80
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4013      	ands	r3, r2
 8002b42:	d00c      	beq.n	8002b5e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b44:	6a3b      	ldr	r3, [r7, #32]
 8002b46:	2202      	movs	r2, #2
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2280      	movs	r2, #128	@ 0x80
 8002b52:	0092      	lsls	r2, r2, #2
 8002b54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b56:	2327      	movs	r3, #39	@ 0x27
 8002b58:	18fb      	adds	r3, r7, r3
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002b5e:	2327      	movs	r3, #39	@ 0x27
 8002b60:	18fb      	adds	r3, r7, r3
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d01d      	beq.n	8002ba4 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	f7ff fe28 	bl	80027c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	490e      	ldr	r1, [pc, #56]	@ (8002bb4 <I2C_IsErrorOccurred+0x1ec>)
 8002b7c:	400a      	ands	r2, r1
 8002b7e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b84:	6a3b      	ldr	r3, [r7, #32]
 8002b86:	431a      	orrs	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2241      	movs	r2, #65	@ 0x41
 8002b90:	2120      	movs	r1, #32
 8002b92:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2242      	movs	r2, #66	@ 0x42
 8002b98:	2100      	movs	r1, #0
 8002b9a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2240      	movs	r2, #64	@ 0x40
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002ba4:	2327      	movs	r3, #39	@ 0x27
 8002ba6:	18fb      	adds	r3, r7, r3
 8002ba8:	781b      	ldrb	r3, [r3, #0]
}
 8002baa:	0018      	movs	r0, r3
 8002bac:	46bd      	mov	sp, r7
 8002bae:	b00a      	add	sp, #40	@ 0x28
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	46c0      	nop			@ (mov r8, r8)
 8002bb4:	fe00e800 	.word	0xfe00e800

08002bb8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002bb8:	b590      	push	{r4, r7, lr}
 8002bba:	b087      	sub	sp, #28
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	0008      	movs	r0, r1
 8002bc2:	0011      	movs	r1, r2
 8002bc4:	607b      	str	r3, [r7, #4]
 8002bc6:	240a      	movs	r4, #10
 8002bc8:	193b      	adds	r3, r7, r4
 8002bca:	1c02      	adds	r2, r0, #0
 8002bcc:	801a      	strh	r2, [r3, #0]
 8002bce:	2009      	movs	r0, #9
 8002bd0:	183b      	adds	r3, r7, r0
 8002bd2:	1c0a      	adds	r2, r1, #0
 8002bd4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bd6:	193b      	adds	r3, r7, r4
 8002bd8:	881b      	ldrh	r3, [r3, #0]
 8002bda:	059b      	lsls	r3, r3, #22
 8002bdc:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bde:	183b      	adds	r3, r7, r0
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	0419      	lsls	r1, r3, #16
 8002be4:	23ff      	movs	r3, #255	@ 0xff
 8002be6:	041b      	lsls	r3, r3, #16
 8002be8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bea:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	085b      	lsrs	r3, r3, #1
 8002bf8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c02:	0d51      	lsrs	r1, r2, #21
 8002c04:	2280      	movs	r2, #128	@ 0x80
 8002c06:	00d2      	lsls	r2, r2, #3
 8002c08:	400a      	ands	r2, r1
 8002c0a:	4907      	ldr	r1, [pc, #28]	@ (8002c28 <I2C_TransferConfig+0x70>)
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	43d2      	mvns	r2, r2
 8002c10:	401a      	ands	r2, r3
 8002c12:	0011      	movs	r1, r2
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	697a      	ldr	r2, [r7, #20]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c1e:	46c0      	nop			@ (mov r8, r8)
 8002c20:	46bd      	mov	sp, r7
 8002c22:	b007      	add	sp, #28
 8002c24:	bd90      	pop	{r4, r7, pc}
 8002c26:	46c0      	nop			@ (mov r8, r8)
 8002c28:	03ff63ff 	.word	0x03ff63ff

08002c2c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2241      	movs	r2, #65	@ 0x41
 8002c3a:	5c9b      	ldrb	r3, [r3, r2]
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b20      	cmp	r3, #32
 8002c40:	d138      	bne.n	8002cb4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2240      	movs	r2, #64	@ 0x40
 8002c46:	5c9b      	ldrb	r3, [r3, r2]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d101      	bne.n	8002c50 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	e032      	b.n	8002cb6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2240      	movs	r2, #64	@ 0x40
 8002c54:	2101      	movs	r1, #1
 8002c56:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2241      	movs	r2, #65	@ 0x41
 8002c5c:	2124      	movs	r1, #36	@ 0x24
 8002c5e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	438a      	bics	r2, r1
 8002c6e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4911      	ldr	r1, [pc, #68]	@ (8002cc0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002c7c:	400a      	ands	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	6819      	ldr	r1, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	683a      	ldr	r2, [r7, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2241      	movs	r2, #65	@ 0x41
 8002ca4:	2120      	movs	r1, #32
 8002ca6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2240      	movs	r2, #64	@ 0x40
 8002cac:	2100      	movs	r1, #0
 8002cae:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	e000      	b.n	8002cb6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002cb4:	2302      	movs	r3, #2
  }
}
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	b002      	add	sp, #8
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	46c0      	nop			@ (mov r8, r8)
 8002cc0:	ffffefff 	.word	0xffffefff

08002cc4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2241      	movs	r2, #65	@ 0x41
 8002cd2:	5c9b      	ldrb	r3, [r3, r2]
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b20      	cmp	r3, #32
 8002cd8:	d139      	bne.n	8002d4e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2240      	movs	r2, #64	@ 0x40
 8002cde:	5c9b      	ldrb	r3, [r3, r2]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	e033      	b.n	8002d50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2240      	movs	r2, #64	@ 0x40
 8002cec:	2101      	movs	r1, #1
 8002cee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2241      	movs	r2, #65	@ 0x41
 8002cf4:	2124      	movs	r1, #36	@ 0x24
 8002cf6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2101      	movs	r1, #1
 8002d04:	438a      	bics	r2, r1
 8002d06:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	4a11      	ldr	r2, [pc, #68]	@ (8002d58 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002d14:	4013      	ands	r3, r2
 8002d16:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	021b      	lsls	r3, r3, #8
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68fa      	ldr	r2, [r7, #12]
 8002d28:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2101      	movs	r1, #1
 8002d36:	430a      	orrs	r2, r1
 8002d38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2241      	movs	r2, #65	@ 0x41
 8002d3e:	2120      	movs	r1, #32
 8002d40:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2240      	movs	r2, #64	@ 0x40
 8002d46:	2100      	movs	r1, #0
 8002d48:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	e000      	b.n	8002d50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d4e:	2302      	movs	r3, #2
  }
}
 8002d50:	0018      	movs	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	b004      	add	sp, #16
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	fffff0ff 	.word	0xfffff0ff

08002d5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b088      	sub	sp, #32
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e301      	b.n	8003372 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2201      	movs	r2, #1
 8002d74:	4013      	ands	r3, r2
 8002d76:	d100      	bne.n	8002d7a <HAL_RCC_OscConfig+0x1e>
 8002d78:	e08d      	b.n	8002e96 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002d7a:	4bc3      	ldr	r3, [pc, #780]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	220c      	movs	r2, #12
 8002d80:	4013      	ands	r3, r2
 8002d82:	2b04      	cmp	r3, #4
 8002d84:	d00e      	beq.n	8002da4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d86:	4bc0      	ldr	r3, [pc, #768]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	220c      	movs	r2, #12
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b08      	cmp	r3, #8
 8002d90:	d116      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x64>
 8002d92:	4bbd      	ldr	r3, [pc, #756]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	2380      	movs	r3, #128	@ 0x80
 8002d98:	025b      	lsls	r3, r3, #9
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	2380      	movs	r3, #128	@ 0x80
 8002d9e:	025b      	lsls	r3, r3, #9
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d10d      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da4:	4bb8      	ldr	r3, [pc, #736]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	2380      	movs	r3, #128	@ 0x80
 8002daa:	029b      	lsls	r3, r3, #10
 8002dac:	4013      	ands	r3, r2
 8002dae:	d100      	bne.n	8002db2 <HAL_RCC_OscConfig+0x56>
 8002db0:	e070      	b.n	8002e94 <HAL_RCC_OscConfig+0x138>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d000      	beq.n	8002dbc <HAL_RCC_OscConfig+0x60>
 8002dba:	e06b      	b.n	8002e94 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e2d8      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d107      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x7c>
 8002dc8:	4baf      	ldr	r3, [pc, #700]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	4bae      	ldr	r3, [pc, #696]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002dce:	2180      	movs	r1, #128	@ 0x80
 8002dd0:	0249      	lsls	r1, r1, #9
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	601a      	str	r2, [r3, #0]
 8002dd6:	e02f      	b.n	8002e38 <HAL_RCC_OscConfig+0xdc>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10c      	bne.n	8002dfa <HAL_RCC_OscConfig+0x9e>
 8002de0:	4ba9      	ldr	r3, [pc, #676]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	4ba8      	ldr	r3, [pc, #672]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002de6:	49a9      	ldr	r1, [pc, #676]	@ (800308c <HAL_RCC_OscConfig+0x330>)
 8002de8:	400a      	ands	r2, r1
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	4ba6      	ldr	r3, [pc, #664]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	4ba5      	ldr	r3, [pc, #660]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002df2:	49a7      	ldr	r1, [pc, #668]	@ (8003090 <HAL_RCC_OscConfig+0x334>)
 8002df4:	400a      	ands	r2, r1
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	e01e      	b.n	8002e38 <HAL_RCC_OscConfig+0xdc>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	2b05      	cmp	r3, #5
 8002e00:	d10e      	bne.n	8002e20 <HAL_RCC_OscConfig+0xc4>
 8002e02:	4ba1      	ldr	r3, [pc, #644]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	4ba0      	ldr	r3, [pc, #640]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002e08:	2180      	movs	r1, #128	@ 0x80
 8002e0a:	02c9      	lsls	r1, r1, #11
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	4b9d      	ldr	r3, [pc, #628]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	4b9c      	ldr	r3, [pc, #624]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002e16:	2180      	movs	r1, #128	@ 0x80
 8002e18:	0249      	lsls	r1, r1, #9
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	601a      	str	r2, [r3, #0]
 8002e1e:	e00b      	b.n	8002e38 <HAL_RCC_OscConfig+0xdc>
 8002e20:	4b99      	ldr	r3, [pc, #612]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	4b98      	ldr	r3, [pc, #608]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002e26:	4999      	ldr	r1, [pc, #612]	@ (800308c <HAL_RCC_OscConfig+0x330>)
 8002e28:	400a      	ands	r2, r1
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	4b96      	ldr	r3, [pc, #600]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	4b95      	ldr	r3, [pc, #596]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002e32:	4997      	ldr	r1, [pc, #604]	@ (8003090 <HAL_RCC_OscConfig+0x334>)
 8002e34:	400a      	ands	r2, r1
 8002e36:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d014      	beq.n	8002e6a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e40:	f7ff f89c 	bl	8001f7c <HAL_GetTick>
 8002e44:	0003      	movs	r3, r0
 8002e46:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e48:	e008      	b.n	8002e5c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e4a:	f7ff f897 	bl	8001f7c <HAL_GetTick>
 8002e4e:	0002      	movs	r2, r0
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b64      	cmp	r3, #100	@ 0x64
 8002e56:	d901      	bls.n	8002e5c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e28a      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e5c:	4b8a      	ldr	r3, [pc, #552]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	2380      	movs	r3, #128	@ 0x80
 8002e62:	029b      	lsls	r3, r3, #10
 8002e64:	4013      	ands	r3, r2
 8002e66:	d0f0      	beq.n	8002e4a <HAL_RCC_OscConfig+0xee>
 8002e68:	e015      	b.n	8002e96 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6a:	f7ff f887 	bl	8001f7c <HAL_GetTick>
 8002e6e:	0003      	movs	r3, r0
 8002e70:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e74:	f7ff f882 	bl	8001f7c <HAL_GetTick>
 8002e78:	0002      	movs	r2, r0
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b64      	cmp	r3, #100	@ 0x64
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e275      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e86:	4b80      	ldr	r3, [pc, #512]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	2380      	movs	r3, #128	@ 0x80
 8002e8c:	029b      	lsls	r3, r3, #10
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d1f0      	bne.n	8002e74 <HAL_RCC_OscConfig+0x118>
 8002e92:	e000      	b.n	8002e96 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e94:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	d100      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x146>
 8002ea0:	e069      	b.n	8002f76 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002ea2:	4b79      	ldr	r3, [pc, #484]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	220c      	movs	r2, #12
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	d00b      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002eac:	4b76      	ldr	r3, [pc, #472]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	220c      	movs	r2, #12
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d11c      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x196>
 8002eb8:	4b73      	ldr	r3, [pc, #460]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002eba:	685a      	ldr	r2, [r3, #4]
 8002ebc:	2380      	movs	r3, #128	@ 0x80
 8002ebe:	025b      	lsls	r3, r3, #9
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	d116      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ec4:	4b70      	ldr	r3, [pc, #448]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2202      	movs	r2, #2
 8002eca:	4013      	ands	r3, r2
 8002ecc:	d005      	beq.n	8002eda <HAL_RCC_OscConfig+0x17e>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d001      	beq.n	8002eda <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e24b      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eda:	4b6b      	ldr	r3, [pc, #428]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	22f8      	movs	r2, #248	@ 0xf8
 8002ee0:	4393      	bics	r3, r2
 8002ee2:	0019      	movs	r1, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	00da      	lsls	r2, r3, #3
 8002eea:	4b67      	ldr	r3, [pc, #412]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002eec:	430a      	orrs	r2, r1
 8002eee:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ef0:	e041      	b.n	8002f76 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d024      	beq.n	8002f44 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002efa:	4b63      	ldr	r3, [pc, #396]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	4b62      	ldr	r3, [pc, #392]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002f00:	2101      	movs	r1, #1
 8002f02:	430a      	orrs	r2, r1
 8002f04:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f06:	f7ff f839 	bl	8001f7c <HAL_GetTick>
 8002f0a:	0003      	movs	r3, r0
 8002f0c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f10:	f7ff f834 	bl	8001f7c <HAL_GetTick>
 8002f14:	0002      	movs	r2, r0
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e227      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f22:	4b59      	ldr	r3, [pc, #356]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2202      	movs	r2, #2
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d0f1      	beq.n	8002f10 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f2c:	4b56      	ldr	r3, [pc, #344]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	22f8      	movs	r2, #248	@ 0xf8
 8002f32:	4393      	bics	r3, r2
 8002f34:	0019      	movs	r1, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	00da      	lsls	r2, r3, #3
 8002f3c:	4b52      	ldr	r3, [pc, #328]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	e018      	b.n	8002f76 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f44:	4b50      	ldr	r3, [pc, #320]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	4b4f      	ldr	r3, [pc, #316]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	438a      	bics	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f50:	f7ff f814 	bl	8001f7c <HAL_GetTick>
 8002f54:	0003      	movs	r3, r0
 8002f56:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f58:	e008      	b.n	8002f6c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f5a:	f7ff f80f 	bl	8001f7c <HAL_GetTick>
 8002f5e:	0002      	movs	r2, r0
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d901      	bls.n	8002f6c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e202      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f6c:	4b46      	ldr	r3, [pc, #280]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2202      	movs	r2, #2
 8002f72:	4013      	ands	r3, r2
 8002f74:	d1f1      	bne.n	8002f5a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2208      	movs	r2, #8
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d036      	beq.n	8002fee <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	69db      	ldr	r3, [r3, #28]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d019      	beq.n	8002fbc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f88:	4b3f      	ldr	r3, [pc, #252]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002f8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f8c:	4b3e      	ldr	r3, [pc, #248]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002f8e:	2101      	movs	r1, #1
 8002f90:	430a      	orrs	r2, r1
 8002f92:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f94:	f7fe fff2 	bl	8001f7c <HAL_GetTick>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f9c:	e008      	b.n	8002fb0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f9e:	f7fe ffed 	bl	8001f7c <HAL_GetTick>
 8002fa2:	0002      	movs	r2, r0
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d901      	bls.n	8002fb0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e1e0      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fb0:	4b35      	ldr	r3, [pc, #212]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb4:	2202      	movs	r2, #2
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	d0f1      	beq.n	8002f9e <HAL_RCC_OscConfig+0x242>
 8002fba:	e018      	b.n	8002fee <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fbc:	4b32      	ldr	r3, [pc, #200]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002fbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fc0:	4b31      	ldr	r3, [pc, #196]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	438a      	bics	r2, r1
 8002fc6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fc8:	f7fe ffd8 	bl	8001f7c <HAL_GetTick>
 8002fcc:	0003      	movs	r3, r0
 8002fce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fd0:	e008      	b.n	8002fe4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fd2:	f7fe ffd3 	bl	8001f7c <HAL_GetTick>
 8002fd6:	0002      	movs	r2, r0
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d901      	bls.n	8002fe4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e1c6      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fe4:	4b28      	ldr	r3, [pc, #160]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe8:	2202      	movs	r2, #2
 8002fea:	4013      	ands	r3, r2
 8002fec:	d1f1      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2204      	movs	r2, #4
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	d100      	bne.n	8002ffa <HAL_RCC_OscConfig+0x29e>
 8002ff8:	e0b4      	b.n	8003164 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ffa:	201f      	movs	r0, #31
 8002ffc:	183b      	adds	r3, r7, r0
 8002ffe:	2200      	movs	r2, #0
 8003000:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003002:	4b21      	ldr	r3, [pc, #132]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8003004:	69da      	ldr	r2, [r3, #28]
 8003006:	2380      	movs	r3, #128	@ 0x80
 8003008:	055b      	lsls	r3, r3, #21
 800300a:	4013      	ands	r3, r2
 800300c:	d110      	bne.n	8003030 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800300e:	4b1e      	ldr	r3, [pc, #120]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8003010:	69da      	ldr	r2, [r3, #28]
 8003012:	4b1d      	ldr	r3, [pc, #116]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8003014:	2180      	movs	r1, #128	@ 0x80
 8003016:	0549      	lsls	r1, r1, #21
 8003018:	430a      	orrs	r2, r1
 800301a:	61da      	str	r2, [r3, #28]
 800301c:	4b1a      	ldr	r3, [pc, #104]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 800301e:	69da      	ldr	r2, [r3, #28]
 8003020:	2380      	movs	r3, #128	@ 0x80
 8003022:	055b      	lsls	r3, r3, #21
 8003024:	4013      	ands	r3, r2
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800302a:	183b      	adds	r3, r7, r0
 800302c:	2201      	movs	r2, #1
 800302e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003030:	4b18      	ldr	r3, [pc, #96]	@ (8003094 <HAL_RCC_OscConfig+0x338>)
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	2380      	movs	r3, #128	@ 0x80
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	4013      	ands	r3, r2
 800303a:	d11a      	bne.n	8003072 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800303c:	4b15      	ldr	r3, [pc, #84]	@ (8003094 <HAL_RCC_OscConfig+0x338>)
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	4b14      	ldr	r3, [pc, #80]	@ (8003094 <HAL_RCC_OscConfig+0x338>)
 8003042:	2180      	movs	r1, #128	@ 0x80
 8003044:	0049      	lsls	r1, r1, #1
 8003046:	430a      	orrs	r2, r1
 8003048:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800304a:	f7fe ff97 	bl	8001f7c <HAL_GetTick>
 800304e:	0003      	movs	r3, r0
 8003050:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003054:	f7fe ff92 	bl	8001f7c <HAL_GetTick>
 8003058:	0002      	movs	r2, r0
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b64      	cmp	r3, #100	@ 0x64
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e185      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003066:	4b0b      	ldr	r3, [pc, #44]	@ (8003094 <HAL_RCC_OscConfig+0x338>)
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	2380      	movs	r3, #128	@ 0x80
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	4013      	ands	r3, r2
 8003070:	d0f0      	beq.n	8003054 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d10e      	bne.n	8003098 <HAL_RCC_OscConfig+0x33c>
 800307a:	4b03      	ldr	r3, [pc, #12]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 800307c:	6a1a      	ldr	r2, [r3, #32]
 800307e:	4b02      	ldr	r3, [pc, #8]	@ (8003088 <HAL_RCC_OscConfig+0x32c>)
 8003080:	2101      	movs	r1, #1
 8003082:	430a      	orrs	r2, r1
 8003084:	621a      	str	r2, [r3, #32]
 8003086:	e035      	b.n	80030f4 <HAL_RCC_OscConfig+0x398>
 8003088:	40021000 	.word	0x40021000
 800308c:	fffeffff 	.word	0xfffeffff
 8003090:	fffbffff 	.word	0xfffbffff
 8003094:	40007000 	.word	0x40007000
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10c      	bne.n	80030ba <HAL_RCC_OscConfig+0x35e>
 80030a0:	4bb6      	ldr	r3, [pc, #728]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030a2:	6a1a      	ldr	r2, [r3, #32]
 80030a4:	4bb5      	ldr	r3, [pc, #724]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030a6:	2101      	movs	r1, #1
 80030a8:	438a      	bics	r2, r1
 80030aa:	621a      	str	r2, [r3, #32]
 80030ac:	4bb3      	ldr	r3, [pc, #716]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030ae:	6a1a      	ldr	r2, [r3, #32]
 80030b0:	4bb2      	ldr	r3, [pc, #712]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030b2:	2104      	movs	r1, #4
 80030b4:	438a      	bics	r2, r1
 80030b6:	621a      	str	r2, [r3, #32]
 80030b8:	e01c      	b.n	80030f4 <HAL_RCC_OscConfig+0x398>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	2b05      	cmp	r3, #5
 80030c0:	d10c      	bne.n	80030dc <HAL_RCC_OscConfig+0x380>
 80030c2:	4bae      	ldr	r3, [pc, #696]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030c4:	6a1a      	ldr	r2, [r3, #32]
 80030c6:	4bad      	ldr	r3, [pc, #692]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030c8:	2104      	movs	r1, #4
 80030ca:	430a      	orrs	r2, r1
 80030cc:	621a      	str	r2, [r3, #32]
 80030ce:	4bab      	ldr	r3, [pc, #684]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030d0:	6a1a      	ldr	r2, [r3, #32]
 80030d2:	4baa      	ldr	r3, [pc, #680]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030d4:	2101      	movs	r1, #1
 80030d6:	430a      	orrs	r2, r1
 80030d8:	621a      	str	r2, [r3, #32]
 80030da:	e00b      	b.n	80030f4 <HAL_RCC_OscConfig+0x398>
 80030dc:	4ba7      	ldr	r3, [pc, #668]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030de:	6a1a      	ldr	r2, [r3, #32]
 80030e0:	4ba6      	ldr	r3, [pc, #664]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030e2:	2101      	movs	r1, #1
 80030e4:	438a      	bics	r2, r1
 80030e6:	621a      	str	r2, [r3, #32]
 80030e8:	4ba4      	ldr	r3, [pc, #656]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030ea:	6a1a      	ldr	r2, [r3, #32]
 80030ec:	4ba3      	ldr	r3, [pc, #652]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80030ee:	2104      	movs	r1, #4
 80030f0:	438a      	bics	r2, r1
 80030f2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d014      	beq.n	8003126 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030fc:	f7fe ff3e 	bl	8001f7c <HAL_GetTick>
 8003100:	0003      	movs	r3, r0
 8003102:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003104:	e009      	b.n	800311a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003106:	f7fe ff39 	bl	8001f7c <HAL_GetTick>
 800310a:	0002      	movs	r2, r0
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	4a9b      	ldr	r2, [pc, #620]	@ (8003380 <HAL_RCC_OscConfig+0x624>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e12b      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800311a:	4b98      	ldr	r3, [pc, #608]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	2202      	movs	r2, #2
 8003120:	4013      	ands	r3, r2
 8003122:	d0f0      	beq.n	8003106 <HAL_RCC_OscConfig+0x3aa>
 8003124:	e013      	b.n	800314e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003126:	f7fe ff29 	bl	8001f7c <HAL_GetTick>
 800312a:	0003      	movs	r3, r0
 800312c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800312e:	e009      	b.n	8003144 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003130:	f7fe ff24 	bl	8001f7c <HAL_GetTick>
 8003134:	0002      	movs	r2, r0
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	4a91      	ldr	r2, [pc, #580]	@ (8003380 <HAL_RCC_OscConfig+0x624>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d901      	bls.n	8003144 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e116      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003144:	4b8d      	ldr	r3, [pc, #564]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	2202      	movs	r2, #2
 800314a:	4013      	ands	r3, r2
 800314c:	d1f0      	bne.n	8003130 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800314e:	231f      	movs	r3, #31
 8003150:	18fb      	adds	r3, r7, r3
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d105      	bne.n	8003164 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003158:	4b88      	ldr	r3, [pc, #544]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800315a:	69da      	ldr	r2, [r3, #28]
 800315c:	4b87      	ldr	r3, [pc, #540]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800315e:	4989      	ldr	r1, [pc, #548]	@ (8003384 <HAL_RCC_OscConfig+0x628>)
 8003160:	400a      	ands	r2, r1
 8003162:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2210      	movs	r2, #16
 800316a:	4013      	ands	r3, r2
 800316c:	d063      	beq.n	8003236 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d12a      	bne.n	80031cc <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003176:	4b81      	ldr	r3, [pc, #516]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 8003178:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800317a:	4b80      	ldr	r3, [pc, #512]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800317c:	2104      	movs	r1, #4
 800317e:	430a      	orrs	r2, r1
 8003180:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003182:	4b7e      	ldr	r3, [pc, #504]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 8003184:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003186:	4b7d      	ldr	r3, [pc, #500]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 8003188:	2101      	movs	r1, #1
 800318a:	430a      	orrs	r2, r1
 800318c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800318e:	f7fe fef5 	bl	8001f7c <HAL_GetTick>
 8003192:	0003      	movs	r3, r0
 8003194:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003198:	f7fe fef0 	bl	8001f7c <HAL_GetTick>
 800319c:	0002      	movs	r2, r0
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e0e3      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80031aa:	4b74      	ldr	r3, [pc, #464]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80031ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ae:	2202      	movs	r2, #2
 80031b0:	4013      	ands	r3, r2
 80031b2:	d0f1      	beq.n	8003198 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80031b4:	4b71      	ldr	r3, [pc, #452]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80031b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031b8:	22f8      	movs	r2, #248	@ 0xf8
 80031ba:	4393      	bics	r3, r2
 80031bc:	0019      	movs	r1, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	00da      	lsls	r2, r3, #3
 80031c4:	4b6d      	ldr	r3, [pc, #436]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80031c6:	430a      	orrs	r2, r1
 80031c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80031ca:	e034      	b.n	8003236 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	695b      	ldr	r3, [r3, #20]
 80031d0:	3305      	adds	r3, #5
 80031d2:	d111      	bne.n	80031f8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80031d4:	4b69      	ldr	r3, [pc, #420]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80031d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031d8:	4b68      	ldr	r3, [pc, #416]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80031da:	2104      	movs	r1, #4
 80031dc:	438a      	bics	r2, r1
 80031de:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80031e0:	4b66      	ldr	r3, [pc, #408]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80031e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031e4:	22f8      	movs	r2, #248	@ 0xf8
 80031e6:	4393      	bics	r3, r2
 80031e8:	0019      	movs	r1, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	00da      	lsls	r2, r3, #3
 80031f0:	4b62      	ldr	r3, [pc, #392]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80031f2:	430a      	orrs	r2, r1
 80031f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80031f6:	e01e      	b.n	8003236 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80031f8:	4b60      	ldr	r3, [pc, #384]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80031fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031fc:	4b5f      	ldr	r3, [pc, #380]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80031fe:	2104      	movs	r1, #4
 8003200:	430a      	orrs	r2, r1
 8003202:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003204:	4b5d      	ldr	r3, [pc, #372]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 8003206:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003208:	4b5c      	ldr	r3, [pc, #368]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800320a:	2101      	movs	r1, #1
 800320c:	438a      	bics	r2, r1
 800320e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003210:	f7fe feb4 	bl	8001f7c <HAL_GetTick>
 8003214:	0003      	movs	r3, r0
 8003216:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003218:	e008      	b.n	800322c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800321a:	f7fe feaf 	bl	8001f7c <HAL_GetTick>
 800321e:	0002      	movs	r2, r0
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e0a2      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800322c:	4b53      	ldr	r3, [pc, #332]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800322e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003230:	2202      	movs	r2, #2
 8003232:	4013      	ands	r3, r2
 8003234:	d1f1      	bne.n	800321a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d100      	bne.n	8003240 <HAL_RCC_OscConfig+0x4e4>
 800323e:	e097      	b.n	8003370 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003240:	4b4e      	ldr	r3, [pc, #312]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	220c      	movs	r2, #12
 8003246:	4013      	ands	r3, r2
 8003248:	2b08      	cmp	r3, #8
 800324a:	d100      	bne.n	800324e <HAL_RCC_OscConfig+0x4f2>
 800324c:	e06b      	b.n	8003326 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	2b02      	cmp	r3, #2
 8003254:	d14c      	bne.n	80032f0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003256:	4b49      	ldr	r3, [pc, #292]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	4b48      	ldr	r3, [pc, #288]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800325c:	494a      	ldr	r1, [pc, #296]	@ (8003388 <HAL_RCC_OscConfig+0x62c>)
 800325e:	400a      	ands	r2, r1
 8003260:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003262:	f7fe fe8b 	bl	8001f7c <HAL_GetTick>
 8003266:	0003      	movs	r3, r0
 8003268:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800326c:	f7fe fe86 	bl	8001f7c <HAL_GetTick>
 8003270:	0002      	movs	r2, r0
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e079      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800327e:	4b3f      	ldr	r3, [pc, #252]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	2380      	movs	r3, #128	@ 0x80
 8003284:	049b      	lsls	r3, r3, #18
 8003286:	4013      	ands	r3, r2
 8003288:	d1f0      	bne.n	800326c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800328a:	4b3c      	ldr	r3, [pc, #240]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800328c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328e:	220f      	movs	r2, #15
 8003290:	4393      	bics	r3, r2
 8003292:	0019      	movs	r1, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003298:	4b38      	ldr	r3, [pc, #224]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800329a:	430a      	orrs	r2, r1
 800329c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800329e:	4b37      	ldr	r3, [pc, #220]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	4a3a      	ldr	r2, [pc, #232]	@ (800338c <HAL_RCC_OscConfig+0x630>)
 80032a4:	4013      	ands	r3, r2
 80032a6:	0019      	movs	r1, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b0:	431a      	orrs	r2, r3
 80032b2:	4b32      	ldr	r3, [pc, #200]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80032b4:	430a      	orrs	r2, r1
 80032b6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032b8:	4b30      	ldr	r3, [pc, #192]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	4b2f      	ldr	r3, [pc, #188]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80032be:	2180      	movs	r1, #128	@ 0x80
 80032c0:	0449      	lsls	r1, r1, #17
 80032c2:	430a      	orrs	r2, r1
 80032c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c6:	f7fe fe59 	bl	8001f7c <HAL_GetTick>
 80032ca:	0003      	movs	r3, r0
 80032cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032d0:	f7fe fe54 	bl	8001f7c <HAL_GetTick>
 80032d4:	0002      	movs	r2, r0
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e047      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032e2:	4b26      	ldr	r3, [pc, #152]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	2380      	movs	r3, #128	@ 0x80
 80032e8:	049b      	lsls	r3, r3, #18
 80032ea:	4013      	ands	r3, r2
 80032ec:	d0f0      	beq.n	80032d0 <HAL_RCC_OscConfig+0x574>
 80032ee:	e03f      	b.n	8003370 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032f0:	4b22      	ldr	r3, [pc, #136]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	4b21      	ldr	r3, [pc, #132]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 80032f6:	4924      	ldr	r1, [pc, #144]	@ (8003388 <HAL_RCC_OscConfig+0x62c>)
 80032f8:	400a      	ands	r2, r1
 80032fa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fc:	f7fe fe3e 	bl	8001f7c <HAL_GetTick>
 8003300:	0003      	movs	r3, r0
 8003302:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003304:	e008      	b.n	8003318 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003306:	f7fe fe39 	bl	8001f7c <HAL_GetTick>
 800330a:	0002      	movs	r2, r0
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d901      	bls.n	8003318 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e02c      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003318:	4b18      	ldr	r3, [pc, #96]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	2380      	movs	r3, #128	@ 0x80
 800331e:	049b      	lsls	r3, r3, #18
 8003320:	4013      	ands	r3, r2
 8003322:	d1f0      	bne.n	8003306 <HAL_RCC_OscConfig+0x5aa>
 8003324:	e024      	b.n	8003370 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d101      	bne.n	8003332 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e01f      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003332:	4b12      	ldr	r3, [pc, #72]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003338:	4b10      	ldr	r3, [pc, #64]	@ (800337c <HAL_RCC_OscConfig+0x620>)
 800333a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800333e:	697a      	ldr	r2, [r7, #20]
 8003340:	2380      	movs	r3, #128	@ 0x80
 8003342:	025b      	lsls	r3, r3, #9
 8003344:	401a      	ands	r2, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334a:	429a      	cmp	r2, r3
 800334c:	d10e      	bne.n	800336c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	220f      	movs	r2, #15
 8003352:	401a      	ands	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003358:	429a      	cmp	r2, r3
 800335a:	d107      	bne.n	800336c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	23f0      	movs	r3, #240	@ 0xf0
 8003360:	039b      	lsls	r3, r3, #14
 8003362:	401a      	ands	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003368:	429a      	cmp	r2, r3
 800336a:	d001      	beq.n	8003370 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e000      	b.n	8003372 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	0018      	movs	r0, r3
 8003374:	46bd      	mov	sp, r7
 8003376:	b008      	add	sp, #32
 8003378:	bd80      	pop	{r7, pc}
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	40021000 	.word	0x40021000
 8003380:	00001388 	.word	0x00001388
 8003384:	efffffff 	.word	0xefffffff
 8003388:	feffffff 	.word	0xfeffffff
 800338c:	ffc2ffff 	.word	0xffc2ffff

08003390 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d101      	bne.n	80033a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e0b3      	b.n	800350c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033a4:	4b5b      	ldr	r3, [pc, #364]	@ (8003514 <HAL_RCC_ClockConfig+0x184>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2201      	movs	r2, #1
 80033aa:	4013      	ands	r3, r2
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d911      	bls.n	80033d6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033b2:	4b58      	ldr	r3, [pc, #352]	@ (8003514 <HAL_RCC_ClockConfig+0x184>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2201      	movs	r2, #1
 80033b8:	4393      	bics	r3, r2
 80033ba:	0019      	movs	r1, r3
 80033bc:	4b55      	ldr	r3, [pc, #340]	@ (8003514 <HAL_RCC_ClockConfig+0x184>)
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	430a      	orrs	r2, r1
 80033c2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033c4:	4b53      	ldr	r3, [pc, #332]	@ (8003514 <HAL_RCC_ClockConfig+0x184>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2201      	movs	r2, #1
 80033ca:	4013      	ands	r3, r2
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d001      	beq.n	80033d6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e09a      	b.n	800350c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2202      	movs	r2, #2
 80033dc:	4013      	ands	r3, r2
 80033de:	d015      	beq.n	800340c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2204      	movs	r2, #4
 80033e6:	4013      	ands	r3, r2
 80033e8:	d006      	beq.n	80033f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80033ea:	4b4b      	ldr	r3, [pc, #300]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 80033f0:	21e0      	movs	r1, #224	@ 0xe0
 80033f2:	00c9      	lsls	r1, r1, #3
 80033f4:	430a      	orrs	r2, r1
 80033f6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033f8:	4b47      	ldr	r3, [pc, #284]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	22f0      	movs	r2, #240	@ 0xf0
 80033fe:	4393      	bics	r3, r2
 8003400:	0019      	movs	r1, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	4b44      	ldr	r3, [pc, #272]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 8003408:	430a      	orrs	r2, r1
 800340a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2201      	movs	r2, #1
 8003412:	4013      	ands	r3, r2
 8003414:	d040      	beq.n	8003498 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d107      	bne.n	800342e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800341e:	4b3e      	ldr	r3, [pc, #248]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	2380      	movs	r3, #128	@ 0x80
 8003424:	029b      	lsls	r3, r3, #10
 8003426:	4013      	ands	r3, r2
 8003428:	d114      	bne.n	8003454 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e06e      	b.n	800350c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b02      	cmp	r3, #2
 8003434:	d107      	bne.n	8003446 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003436:	4b38      	ldr	r3, [pc, #224]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	2380      	movs	r3, #128	@ 0x80
 800343c:	049b      	lsls	r3, r3, #18
 800343e:	4013      	ands	r3, r2
 8003440:	d108      	bne.n	8003454 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e062      	b.n	800350c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003446:	4b34      	ldr	r3, [pc, #208]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2202      	movs	r2, #2
 800344c:	4013      	ands	r3, r2
 800344e:	d101      	bne.n	8003454 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e05b      	b.n	800350c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003454:	4b30      	ldr	r3, [pc, #192]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	2203      	movs	r2, #3
 800345a:	4393      	bics	r3, r2
 800345c:	0019      	movs	r1, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	4b2d      	ldr	r3, [pc, #180]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 8003464:	430a      	orrs	r2, r1
 8003466:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003468:	f7fe fd88 	bl	8001f7c <HAL_GetTick>
 800346c:	0003      	movs	r3, r0
 800346e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003470:	e009      	b.n	8003486 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003472:	f7fe fd83 	bl	8001f7c <HAL_GetTick>
 8003476:	0002      	movs	r2, r0
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	4a27      	ldr	r2, [pc, #156]	@ (800351c <HAL_RCC_ClockConfig+0x18c>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e042      	b.n	800350c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003486:	4b24      	ldr	r3, [pc, #144]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	220c      	movs	r2, #12
 800348c:	401a      	ands	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	429a      	cmp	r2, r3
 8003496:	d1ec      	bne.n	8003472 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003498:	4b1e      	ldr	r3, [pc, #120]	@ (8003514 <HAL_RCC_ClockConfig+0x184>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2201      	movs	r2, #1
 800349e:	4013      	ands	r3, r2
 80034a0:	683a      	ldr	r2, [r7, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d211      	bcs.n	80034ca <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003514 <HAL_RCC_ClockConfig+0x184>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2201      	movs	r2, #1
 80034ac:	4393      	bics	r3, r2
 80034ae:	0019      	movs	r1, r3
 80034b0:	4b18      	ldr	r3, [pc, #96]	@ (8003514 <HAL_RCC_ClockConfig+0x184>)
 80034b2:	683a      	ldr	r2, [r7, #0]
 80034b4:	430a      	orrs	r2, r1
 80034b6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b8:	4b16      	ldr	r3, [pc, #88]	@ (8003514 <HAL_RCC_ClockConfig+0x184>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2201      	movs	r2, #1
 80034be:	4013      	ands	r3, r2
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d001      	beq.n	80034ca <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e020      	b.n	800350c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2204      	movs	r2, #4
 80034d0:	4013      	ands	r3, r2
 80034d2:	d009      	beq.n	80034e8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80034d4:	4b10      	ldr	r3, [pc, #64]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	4a11      	ldr	r2, [pc, #68]	@ (8003520 <HAL_RCC_ClockConfig+0x190>)
 80034da:	4013      	ands	r3, r2
 80034dc:	0019      	movs	r1, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 80034e4:	430a      	orrs	r2, r1
 80034e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80034e8:	f000 f820 	bl	800352c <HAL_RCC_GetSysClockFreq>
 80034ec:	0001      	movs	r1, r0
 80034ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003518 <HAL_RCC_ClockConfig+0x188>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	091b      	lsrs	r3, r3, #4
 80034f4:	220f      	movs	r2, #15
 80034f6:	4013      	ands	r3, r2
 80034f8:	4a0a      	ldr	r2, [pc, #40]	@ (8003524 <HAL_RCC_ClockConfig+0x194>)
 80034fa:	5cd3      	ldrb	r3, [r2, r3]
 80034fc:	000a      	movs	r2, r1
 80034fe:	40da      	lsrs	r2, r3
 8003500:	4b09      	ldr	r3, [pc, #36]	@ (8003528 <HAL_RCC_ClockConfig+0x198>)
 8003502:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003504:	2003      	movs	r0, #3
 8003506:	f7fe fcf3 	bl	8001ef0 <HAL_InitTick>
  
  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	0018      	movs	r0, r3
 800350e:	46bd      	mov	sp, r7
 8003510:	b004      	add	sp, #16
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40022000 	.word	0x40022000
 8003518:	40021000 	.word	0x40021000
 800351c:	00001388 	.word	0x00001388
 8003520:	fffff8ff 	.word	0xfffff8ff
 8003524:	080038f8 	.word	0x080038f8
 8003528:	20000000 	.word	0x20000000

0800352c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003532:	2300      	movs	r3, #0
 8003534:	60fb      	str	r3, [r7, #12]
 8003536:	2300      	movs	r3, #0
 8003538:	60bb      	str	r3, [r7, #8]
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
 800353e:	2300      	movs	r3, #0
 8003540:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003542:	2300      	movs	r3, #0
 8003544:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003546:	4b20      	ldr	r3, [pc, #128]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	220c      	movs	r2, #12
 8003550:	4013      	ands	r3, r2
 8003552:	2b04      	cmp	r3, #4
 8003554:	d002      	beq.n	800355c <HAL_RCC_GetSysClockFreq+0x30>
 8003556:	2b08      	cmp	r3, #8
 8003558:	d003      	beq.n	8003562 <HAL_RCC_GetSysClockFreq+0x36>
 800355a:	e02c      	b.n	80035b6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800355c:	4b1b      	ldr	r3, [pc, #108]	@ (80035cc <HAL_RCC_GetSysClockFreq+0xa0>)
 800355e:	613b      	str	r3, [r7, #16]
      break;
 8003560:	e02c      	b.n	80035bc <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	0c9b      	lsrs	r3, r3, #18
 8003566:	220f      	movs	r2, #15
 8003568:	4013      	ands	r3, r2
 800356a:	4a19      	ldr	r2, [pc, #100]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800356c:	5cd3      	ldrb	r3, [r2, r3]
 800356e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003570:	4b15      	ldr	r3, [pc, #84]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003574:	220f      	movs	r2, #15
 8003576:	4013      	ands	r3, r2
 8003578:	4a16      	ldr	r2, [pc, #88]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800357a:	5cd3      	ldrb	r3, [r2, r3]
 800357c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	2380      	movs	r3, #128	@ 0x80
 8003582:	025b      	lsls	r3, r3, #9
 8003584:	4013      	ands	r3, r2
 8003586:	d009      	beq.n	800359c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003588:	68b9      	ldr	r1, [r7, #8]
 800358a:	4810      	ldr	r0, [pc, #64]	@ (80035cc <HAL_RCC_GetSysClockFreq+0xa0>)
 800358c:	f7fc fdbc 	bl	8000108 <__udivsi3>
 8003590:	0003      	movs	r3, r0
 8003592:	001a      	movs	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4353      	muls	r3, r2
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	e009      	b.n	80035b0 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	000a      	movs	r2, r1
 80035a0:	0152      	lsls	r2, r2, #5
 80035a2:	1a52      	subs	r2, r2, r1
 80035a4:	0193      	lsls	r3, r2, #6
 80035a6:	1a9b      	subs	r3, r3, r2
 80035a8:	00db      	lsls	r3, r3, #3
 80035aa:	185b      	adds	r3, r3, r1
 80035ac:	021b      	lsls	r3, r3, #8
 80035ae:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	613b      	str	r3, [r7, #16]
      break;
 80035b4:	e002      	b.n	80035bc <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035b6:	4b05      	ldr	r3, [pc, #20]	@ (80035cc <HAL_RCC_GetSysClockFreq+0xa0>)
 80035b8:	613b      	str	r3, [r7, #16]
      break;
 80035ba:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80035bc:	693b      	ldr	r3, [r7, #16]
}
 80035be:	0018      	movs	r0, r3
 80035c0:	46bd      	mov	sp, r7
 80035c2:	b006      	add	sp, #24
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	46c0      	nop			@ (mov r8, r8)
 80035c8:	40021000 	.word	0x40021000
 80035cc:	007a1200 	.word	0x007a1200
 80035d0:	08003910 	.word	0x08003910
 80035d4:	08003920 	.word	0x08003920

080035d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035dc:	4b02      	ldr	r3, [pc, #8]	@ (80035e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80035de:	681b      	ldr	r3, [r3, #0]
}
 80035e0:	0018      	movs	r0, r3
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	46c0      	nop			@ (mov r8, r8)
 80035e8:	20000000 	.word	0x20000000

080035ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80035f0:	f7ff fff2 	bl	80035d8 <HAL_RCC_GetHCLKFreq>
 80035f4:	0001      	movs	r1, r0
 80035f6:	4b06      	ldr	r3, [pc, #24]	@ (8003610 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	0a1b      	lsrs	r3, r3, #8
 80035fc:	2207      	movs	r2, #7
 80035fe:	4013      	ands	r3, r2
 8003600:	4a04      	ldr	r2, [pc, #16]	@ (8003614 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003602:	5cd3      	ldrb	r3, [r2, r3]
 8003604:	40d9      	lsrs	r1, r3
 8003606:	000b      	movs	r3, r1
}    
 8003608:	0018      	movs	r0, r3
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	46c0      	nop			@ (mov r8, r8)
 8003610:	40021000 	.word	0x40021000
 8003614:	08003908 	.word	0x08003908

08003618 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800361c:	4b06      	ldr	r3, [pc, #24]	@ (8003638 <HAL_RCC_NMI_IRQHandler+0x20>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	2280      	movs	r2, #128	@ 0x80
 8003622:	4013      	ands	r3, r2
 8003624:	2b80      	cmp	r3, #128	@ 0x80
 8003626:	d104      	bne.n	8003632 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003628:	f000 f80a 	bl	8003640 <HAL_RCC_CSSCallback>
    
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800362c:	4b03      	ldr	r3, [pc, #12]	@ (800363c <HAL_RCC_NMI_IRQHandler+0x24>)
 800362e:	2280      	movs	r2, #128	@ 0x80
 8003630:	701a      	strb	r2, [r3, #0]
  }
}
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40021000 	.word	0x40021000
 800363c:	4002100a 	.word	0x4002100a

08003640 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */ 
}
 8003644:	46c0      	nop			@ (mov r8, r8)
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b082      	sub	sp, #8
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e042      	b.n	80036e2 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	223d      	movs	r2, #61	@ 0x3d
 8003660:	5c9b      	ldrb	r3, [r3, r2]
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	d107      	bne.n	8003678 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	223c      	movs	r2, #60	@ 0x3c
 800366c:	2100      	movs	r1, #0
 800366e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	0018      	movs	r0, r3
 8003674:	f7fe fb42 	bl	8001cfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	223d      	movs	r2, #61	@ 0x3d
 800367c:	2102      	movs	r1, #2
 800367e:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	3304      	adds	r3, #4
 8003688:	0019      	movs	r1, r3
 800368a:	0010      	movs	r0, r2
 800368c:	f000 f86c 	bl	8003768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2246      	movs	r2, #70	@ 0x46
 8003694:	2101      	movs	r1, #1
 8003696:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	223e      	movs	r2, #62	@ 0x3e
 800369c:	2101      	movs	r1, #1
 800369e:	5499      	strb	r1, [r3, r2]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	223f      	movs	r2, #63	@ 0x3f
 80036a4:	2101      	movs	r1, #1
 80036a6:	5499      	strb	r1, [r3, r2]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2240      	movs	r2, #64	@ 0x40
 80036ac:	2101      	movs	r1, #1
 80036ae:	5499      	strb	r1, [r3, r2]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2241      	movs	r2, #65	@ 0x41
 80036b4:	2101      	movs	r1, #1
 80036b6:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2242      	movs	r2, #66	@ 0x42
 80036bc:	2101      	movs	r1, #1
 80036be:	5499      	strb	r1, [r3, r2]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2243      	movs	r2, #67	@ 0x43
 80036c4:	2101      	movs	r1, #1
 80036c6:	5499      	strb	r1, [r3, r2]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2244      	movs	r2, #68	@ 0x44
 80036cc:	2101      	movs	r1, #1
 80036ce:	5499      	strb	r1, [r3, r2]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2245      	movs	r2, #69	@ 0x45
 80036d4:	2101      	movs	r1, #1
 80036d6:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	223d      	movs	r2, #61	@ 0x3d
 80036dc:	2101      	movs	r1, #1
 80036de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	0018      	movs	r0, r3
 80036e4:	46bd      	mov	sp, r7
 80036e6:	b002      	add	sp, #8
 80036e8:	bd80      	pop	{r7, pc}
	...

080036ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	223d      	movs	r2, #61	@ 0x3d
 80036f8:	5c9b      	ldrb	r3, [r3, r2]
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d001      	beq.n	8003704 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e028      	b.n	8003756 <HAL_TIM_Base_Start+0x6a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	223d      	movs	r2, #61	@ 0x3d
 8003708:	2102      	movs	r1, #2
 800370a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a13      	ldr	r2, [pc, #76]	@ (8003760 <HAL_TIM_Base_Start+0x74>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d004      	beq.n	8003720 <HAL_TIM_Base_Start+0x34>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a12      	ldr	r2, [pc, #72]	@ (8003764 <HAL_TIM_Base_Start+0x78>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d111      	bne.n	8003744 <HAL_TIM_Base_Start+0x58>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	2207      	movs	r2, #7
 8003728:	4013      	ands	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2b06      	cmp	r3, #6
 8003730:	d010      	beq.n	8003754 <HAL_TIM_Base_Start+0x68>
    {
      __HAL_TIM_ENABLE(htim);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2101      	movs	r1, #1
 800373e:	430a      	orrs	r2, r1
 8003740:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003742:	e007      	b.n	8003754 <HAL_TIM_Base_Start+0x68>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2101      	movs	r1, #1
 8003750:	430a      	orrs	r2, r1
 8003752:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	0018      	movs	r0, r3
 8003758:	46bd      	mov	sp, r7
 800375a:	b004      	add	sp, #16
 800375c:	bd80      	pop	{r7, pc}
 800375e:	46c0      	nop			@ (mov r8, r8)
 8003760:	40012c00 	.word	0x40012c00
 8003764:	40000400 	.word	0x40000400

08003768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a32      	ldr	r2, [pc, #200]	@ (8003844 <TIM_Base_SetConfig+0xdc>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d003      	beq.n	8003788 <TIM_Base_SetConfig+0x20>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4a31      	ldr	r2, [pc, #196]	@ (8003848 <TIM_Base_SetConfig+0xe0>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d108      	bne.n	800379a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2270      	movs	r2, #112	@ 0x70
 800378c:	4393      	bics	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	4313      	orrs	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a29      	ldr	r2, [pc, #164]	@ (8003844 <TIM_Base_SetConfig+0xdc>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d00f      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a28      	ldr	r2, [pc, #160]	@ (8003848 <TIM_Base_SetConfig+0xe0>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d00b      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a27      	ldr	r2, [pc, #156]	@ (800384c <TIM_Base_SetConfig+0xe4>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d007      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a26      	ldr	r2, [pc, #152]	@ (8003850 <TIM_Base_SetConfig+0xe8>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d003      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a25      	ldr	r2, [pc, #148]	@ (8003854 <TIM_Base_SetConfig+0xec>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d108      	bne.n	80037d4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4a24      	ldr	r2, [pc, #144]	@ (8003858 <TIM_Base_SetConfig+0xf0>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2280      	movs	r2, #128	@ 0x80
 80037d8:	4393      	bics	r3, r2
 80037da:	001a      	movs	r2, r3
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68fa      	ldr	r2, [r7, #12]
 80037e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	689a      	ldr	r2, [r3, #8]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a11      	ldr	r2, [pc, #68]	@ (8003844 <TIM_Base_SetConfig+0xdc>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d007      	beq.n	8003812 <TIM_Base_SetConfig+0xaa>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a12      	ldr	r2, [pc, #72]	@ (8003850 <TIM_Base_SetConfig+0xe8>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d003      	beq.n	8003812 <TIM_Base_SetConfig+0xaa>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a11      	ldr	r2, [pc, #68]	@ (8003854 <TIM_Base_SetConfig+0xec>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d103      	bne.n	800381a <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	691a      	ldr	r2, [r3, #16]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	691b      	ldr	r3, [r3, #16]
 8003824:	2201      	movs	r2, #1
 8003826:	4013      	ands	r3, r2
 8003828:	2b01      	cmp	r3, #1
 800382a:	d106      	bne.n	800383a <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	2201      	movs	r2, #1
 8003832:	4393      	bics	r3, r2
 8003834:	001a      	movs	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	611a      	str	r2, [r3, #16]
  }
}
 800383a:	46c0      	nop			@ (mov r8, r8)
 800383c:	46bd      	mov	sp, r7
 800383e:	b004      	add	sp, #16
 8003840:	bd80      	pop	{r7, pc}
 8003842:	46c0      	nop			@ (mov r8, r8)
 8003844:	40012c00 	.word	0x40012c00
 8003848:	40000400 	.word	0x40000400
 800384c:	40002000 	.word	0x40002000
 8003850:	40014400 	.word	0x40014400
 8003854:	40014800 	.word	0x40014800
 8003858:	fffffcff 	.word	0xfffffcff

0800385c <memset>:
 800385c:	0003      	movs	r3, r0
 800385e:	1882      	adds	r2, r0, r2
 8003860:	4293      	cmp	r3, r2
 8003862:	d100      	bne.n	8003866 <memset+0xa>
 8003864:	4770      	bx	lr
 8003866:	7019      	strb	r1, [r3, #0]
 8003868:	3301      	adds	r3, #1
 800386a:	e7f9      	b.n	8003860 <memset+0x4>

0800386c <__libc_init_array>:
 800386c:	b570      	push	{r4, r5, r6, lr}
 800386e:	2600      	movs	r6, #0
 8003870:	4c0c      	ldr	r4, [pc, #48]	@ (80038a4 <__libc_init_array+0x38>)
 8003872:	4d0d      	ldr	r5, [pc, #52]	@ (80038a8 <__libc_init_array+0x3c>)
 8003874:	1b64      	subs	r4, r4, r5
 8003876:	10a4      	asrs	r4, r4, #2
 8003878:	42a6      	cmp	r6, r4
 800387a:	d109      	bne.n	8003890 <__libc_init_array+0x24>
 800387c:	2600      	movs	r6, #0
 800387e:	f000 f819 	bl	80038b4 <_init>
 8003882:	4c0a      	ldr	r4, [pc, #40]	@ (80038ac <__libc_init_array+0x40>)
 8003884:	4d0a      	ldr	r5, [pc, #40]	@ (80038b0 <__libc_init_array+0x44>)
 8003886:	1b64      	subs	r4, r4, r5
 8003888:	10a4      	asrs	r4, r4, #2
 800388a:	42a6      	cmp	r6, r4
 800388c:	d105      	bne.n	800389a <__libc_init_array+0x2e>
 800388e:	bd70      	pop	{r4, r5, r6, pc}
 8003890:	00b3      	lsls	r3, r6, #2
 8003892:	58eb      	ldr	r3, [r5, r3]
 8003894:	4798      	blx	r3
 8003896:	3601      	adds	r6, #1
 8003898:	e7ee      	b.n	8003878 <__libc_init_array+0xc>
 800389a:	00b3      	lsls	r3, r6, #2
 800389c:	58eb      	ldr	r3, [r5, r3]
 800389e:	4798      	blx	r3
 80038a0:	3601      	adds	r6, #1
 80038a2:	e7f2      	b.n	800388a <__libc_init_array+0x1e>
 80038a4:	08003930 	.word	0x08003930
 80038a8:	08003930 	.word	0x08003930
 80038ac:	08003934 	.word	0x08003934
 80038b0:	08003930 	.word	0x08003930

080038b4 <_init>:
 80038b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038b6:	46c0      	nop			@ (mov r8, r8)
 80038b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ba:	bc08      	pop	{r3}
 80038bc:	469e      	mov	lr, r3
 80038be:	4770      	bx	lr

080038c0 <_fini>:
 80038c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038c2:	46c0      	nop			@ (mov r8, r8)
 80038c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038c6:	bc08      	pop	{r3}
 80038c8:	469e      	mov	lr, r3
 80038ca:	4770      	bx	lr
