// Seed: 615549246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_10 = id_10 > 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    output wand id_2,
    input  tri1 id_3,
    input  wand id_4,
    input  tri0 id_5,
    input  tri0 id_6
    , id_8
);
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8, id_9, id_8, id_8, id_9, id_9, id_8
  );
endmodule
