Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Dec 15 18:19:10 2021
| Host              : bluewater03 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file Ultra96_timing_summary_routed.rpt -pb Ultra96_timing_summary_routed.pb -rpx Ultra96_timing_summary_routed.rpx -warn_on_violation
| Design            : Ultra96
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.965        0.000                      0                    8        0.063        0.000                      0                    8        3.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.965        0.000                      0                    8        0.063        0.000                      0                    8        3.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.215ns (27.706%)  route 0.561ns (72.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.814ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.736ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.997     2.204    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.302 r  CNT_reg[1]/Q
                         net (fo=4, routed)           0.277     2.579    uart_test_wrapper/Q[1]
    SLICE_X14Y140        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.696 r  uart_test_wrapper/CNT[3]_i_1/O
                         net (fo=4, routed)           0.284     2.980    uart_test_wrapper_n_1
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.764    11.931    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/C
                         clock pessimism              0.262    12.193    
                         clock uncertainty           -0.176    12.017    
    SLICE_X14Y140        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    11.945    CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.215ns (27.706%)  route 0.561ns (72.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.814ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.736ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.997     2.204    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.302 r  CNT_reg[1]/Q
                         net (fo=4, routed)           0.277     2.579    uart_test_wrapper/Q[1]
    SLICE_X14Y140        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.696 r  uart_test_wrapper/CNT[3]_i_1/O
                         net (fo=4, routed)           0.284     2.980    uart_test_wrapper_n_1
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.764    11.931    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
                         clock pessimism              0.262    12.193    
                         clock uncertainty           -0.176    12.017    
    SLICE_X14Y140        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    11.945    CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.215ns (27.706%)  route 0.561ns (72.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.814ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.736ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.997     2.204    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.302 r  CNT_reg[1]/Q
                         net (fo=4, routed)           0.277     2.579    uart_test_wrapper/Q[1]
    SLICE_X14Y140        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.696 r  uart_test_wrapper/CNT[3]_i_1/O
                         net (fo=4, routed)           0.284     2.980    uart_test_wrapper_n_1
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.764    11.931    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/C
                         clock pessimism              0.262    12.193    
                         clock uncertainty           -0.176    12.017    
    SLICE_X14Y140        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    11.945    CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.215ns (27.706%)  route 0.561ns (72.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.814ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.736ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.997     2.204    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.302 r  CNT_reg[1]/Q
                         net (fo=4, routed)           0.277     2.579    uart_test_wrapper/Q[1]
    SLICE_X14Y140        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.696 r  uart_test_wrapper/CNT[3]_i_1/O
                         net (fo=4, routed)           0.284     2.980    uart_test_wrapper_n_1
    SLICE_X14Y140        FDRE                                         r  CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.764    11.931    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[3]/C
                         clock pessimism              0.262    12.193    
                         clock uncertainty           -0.176    12.017    
    SLICE_X14Y140        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.072    11.945    CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.245ns (40.429%)  route 0.361ns (59.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.814ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.736ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.997     2.204    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.302 r  CNT_reg[1]/Q
                         net (fo=4, routed)           0.284     2.586    CNT_reg[1]
    SLICE_X14Y140        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     2.733 r  CNT[2]_i_1/O
                         net (fo=1, routed)           0.077     2.810    CNT[2]_i_1_n_0
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.764    11.931    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/C
                         clock pessimism              0.262    12.193    
                         clock uncertainty           -0.176    12.017    
    SLICE_X14Y140        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    12.044    CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         12.044    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  9.234    

Slack (MET) :             9.254ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.267ns (45.563%)  route 0.319ns (54.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.814ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.736ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.997     2.204    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.302 r  CNT_reg[1]/Q
                         net (fo=4, routed)           0.284     2.586    CNT_reg[1]
    SLICE_X14Y140        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     2.755 r  CNT[3]_i_2/O
                         net (fo=1, routed)           0.035     2.790    p_1_in[3]
    SLICE_X14Y140        FDRE                                         r  CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.764    11.931    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[3]/C
                         clock pessimism              0.262    12.193    
                         clock uncertainty           -0.176    12.017    
    SLICE_X14Y140        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    12.044    CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         12.044    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                  9.254    

Slack (MET) :             9.318ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.265ns (50.766%)  route 0.257ns (49.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.814ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.736ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.997     2.204    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.302 r  CNT_reg[1]/Q
                         net (fo=4, routed)           0.219     2.521    CNT_reg[1]
    SLICE_X14Y140        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     2.688 r  CNT[1]_i_1/O
                         net (fo=1, routed)           0.038     2.726    p_1_in[1]
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.764    11.931    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
                         clock pessimism              0.262    12.193    
                         clock uncertainty           -0.176    12.017    
    SLICE_X14Y140        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    12.044    CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         12.044    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                  9.318    

Slack (MET) :             9.493ns  (required time - arrival time)
  Source:                 CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.194ns (55.908%)  route 0.153ns (44.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.814ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.736ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.997     2.204    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.300 f  CNT_reg[0]/Q
                         net (fo=5, routed)           0.071     2.371    CNT_reg[0]
    SLICE_X14Y140        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     2.469 r  CNT[0]_i_1/O
                         net (fo=1, routed)           0.082     2.551    p_1_in[0]
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.764    11.931    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/C
                         clock pessimism              0.262    12.193    
                         clock uncertainty           -0.176    12.017    
    SLICE_X14Y140        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    12.044    CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         12.044    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  9.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.076ns (65.517%)  route 0.040ns (34.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.010ns (routing 0.411ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.457ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.010     1.121    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.160 r  CNT_reg[0]/Q
                         net (fo=5, routed)           0.031     1.191    CNT_reg[0]
    SLICE_X14Y140        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.228 r  CNT[1]_i_1/O
                         net (fo=1, routed)           0.009     1.237    p_1_in[1]
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.138     1.276    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
                         clock pessimism             -0.149     1.127    
    SLICE_X14Y140        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.174    CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.074ns (56.923%)  route 0.056ns (43.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.010ns (routing 0.411ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.457ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.010     1.121    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.159 r  CNT_reg[2]/Q
                         net (fo=3, routed)           0.048     1.207    CNT_reg[2]
    SLICE_X14Y140        LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.036     1.243 r  CNT[3]_i_2/O
                         net (fo=1, routed)           0.008     1.251    p_1_in[3]
    SLICE_X14Y140        FDRE                                         r  CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.138     1.276    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[3]/C
                         clock pessimism             -0.149     1.127    
    SLICE_X14Y140        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.174    CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.074ns (56.489%)  route 0.057ns (43.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.010ns (routing 0.411ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.457ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.010     1.121    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.160 f  CNT_reg[0]/Q
                         net (fo=5, routed)           0.031     1.191    CNT_reg[0]
    SLICE_X14Y140        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.226 r  CNT[0]_i_1/O
                         net (fo=1, routed)           0.026     1.252    p_1_in[0]
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.138     1.276    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/C
                         clock pessimism             -0.149     1.127    
    SLICE_X14Y140        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.173    CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.073ns (50.345%)  route 0.072ns (49.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.010ns (routing 0.411ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.457ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.010     1.121    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.159 r  CNT_reg[2]/Q
                         net (fo=3, routed)           0.048     1.207    CNT_reg[2]
    SLICE_X14Y140        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.242 r  CNT[2]_i_1/O
                         net (fo=1, routed)           0.024     1.266    CNT[2]_i_1_n_0
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.138     1.276    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/C
                         clock pessimism             -0.149     1.127    
    SLICE_X14Y140        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.173    CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.073ns (32.301%)  route 0.153ns (67.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.010ns (routing 0.411ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.457ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.010     1.121    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.159 r  CNT_reg[2]/Q
                         net (fo=3, routed)           0.050     1.209    uart_test_wrapper/Q[2]
    SLICE_X14Y140        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     1.244 r  uart_test_wrapper/CNT[3]_i_1/O
                         net (fo=4, routed)           0.103     1.347    uart_test_wrapper_n_1
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.138     1.276    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[0]/C
                         clock pessimism             -0.149     1.127    
    SLICE_X14Y140        FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.010     1.117    CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.073ns (32.301%)  route 0.153ns (67.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.010ns (routing 0.411ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.457ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.010     1.121    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.159 r  CNT_reg[2]/Q
                         net (fo=3, routed)           0.050     1.209    uart_test_wrapper/Q[2]
    SLICE_X14Y140        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     1.244 r  uart_test_wrapper/CNT[3]_i_1/O
                         net (fo=4, routed)           0.103     1.347    uart_test_wrapper_n_1
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.138     1.276    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[1]/C
                         clock pessimism             -0.149     1.127    
    SLICE_X14Y140        FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.010     1.117    CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.073ns (32.301%)  route 0.153ns (67.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.010ns (routing 0.411ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.457ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.010     1.121    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.159 r  CNT_reg[2]/Q
                         net (fo=3, routed)           0.050     1.209    uart_test_wrapper/Q[2]
    SLICE_X14Y140        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     1.244 r  uart_test_wrapper/CNT[3]_i_1/O
                         net (fo=4, routed)           0.103     1.347    uart_test_wrapper_n_1
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.138     1.276    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/C
                         clock pessimism             -0.149     1.127    
    SLICE_X14Y140        FDRE (Hold_CFF_SLICEM_C_R)
                                                     -0.010     1.117    CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.073ns (32.301%)  route 0.153ns (67.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.010ns (routing 0.411ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.457ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.010     1.121    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.159 r  CNT_reg[2]/Q
                         net (fo=3, routed)           0.050     1.209    uart_test_wrapper/Q[2]
    SLICE_X14Y140        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     1.244 r  uart_test_wrapper/CNT[3]_i_1/O
                         net (fo=4, routed)           0.103     1.347    uart_test_wrapper_n_1
    SLICE_X14Y140        FDRE                                         r  CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    uart_test_wrapper/UART_TEST_i/zynq/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  uart_test_wrapper/UART_TEST_i/zynq/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5, routed)           1.138     1.276    PL_CLK
    SLICE_X14Y140        FDRE                                         r  CNT_reg[3]/C
                         clock pessimism             -0.149     1.127    
    SLICE_X14Y140        FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.010     1.117    CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X14Y140  CNT_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X14Y140  CNT_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X14Y140  CNT_reg[2]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X14Y140  CNT_reg[3]/C
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[3]/C
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       uart_test_wrapper/UART_TEST_i/zynq/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[1]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[1]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[2]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[2]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[3]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X14Y140  CNT_reg[3]/C



