C:/intelFPGA_lite/17.1/quartus/MyDev/countervar_v1/simulation/modelsim/counterverilog_tb.v {1 {vlog -work work -stats=none C:/intelFPGA_lite/17.1/quartus/MyDev/countervar_v1/simulation/modelsim/counterverilog_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module counterverilog_tb

Top level modules:
	counterverilog_tb

} {} {}} C:/intelFPGA_lite/17.1/quartus/MyDev/countervar_v1/simulation/modelsim/foolaround1.v {1 {vlog -work work -stats=none C:/intelFPGA_lite/17.1/quartus/MyDev/countervar_v1/simulation/modelsim/foolaround1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module foolaround1

Top level modules:
	foolaround1

} {} {}} C:/intelFPGA_lite/17.1/quartus/MyDev/countervar_v1/countervar_v1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/17.1/quartus/MyDev/countervar_v1/countervar_v1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity countervar_v1
-- Compiling architecture rtl of countervar_v1

} {} {}} C:/intelFPGA_lite/17.1/quartus/MyDev/countervar_v1/simulation/modelsim/countervar_v1_tb.sv {1 {vlog -work work -sv -stats=none C:/intelFPGA_lite/17.1/quartus/MyDev/countervar_v1/simulation/modelsim/countervar_v1_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} C:/intelFPGA_lite/17.1/quartus/MyDev/countervar_v1/simulation/modelsim/counterverilog.v {1 {vlog -work work -stats=none C:/intelFPGA_lite/17.1/quartus/MyDev/countervar_v1/simulation/modelsim/counterverilog.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module counterverilog

Top level modules:
	counterverilog

} {} {}}
