<profile>

<section name = "Vitis HLS Report for 'cordiccart2pol'" level="0">
<item name = "Date">Sun Nov 13 22:40:39 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">CORDIC_original</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.35 ns, 3.903 ns, 1.44 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">42, 42, 0.225 us, 0.225 us, 18, 18, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Block_entry39_proc9_U0">Block_entry39_proc9, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="ini_trans_U0">ini_trans, 11, 11, 58.850 ns, 58.850 ns, 11, 11, no</column>
<column name="cordic_cr_unsigned_short_1_U0">cordic_cr_unsigned_short_1_s, 1, 1, 5.350 ns, 5.350 ns, 1, 1, no</column>
<column name="cordic_cr_unsigned_short_2_U0">cordic_cr_unsigned_short_2_s, 1, 1, 5.350 ns, 5.350 ns, 1, 1, no</column>
<column name="cordic_cr_unsigned_short_3_U0">cordic_cr_unsigned_short_3_s, 1, 1, 5.350 ns, 5.350 ns, 1, 1, no</column>
<column name="cordic_cr_unsigned_short_4_U0">cordic_cr_unsigned_short_4_s, 1, 1, 5.350 ns, 5.350 ns, 1, 1, no</column>
<column name="cordic_cr_unsigned_short_5_U0">cordic_cr_unsigned_short_5_s, 1, 1, 5.350 ns, 5.350 ns, 1, 1, no</column>
<column name="cordic_cr_unsigned_short_6_U0">cordic_cr_unsigned_short_6_s, 1, 1, 5.350 ns, 5.350 ns, 1, 1, no</column>
<column name="Block_entry3947_proc_U0">Block_entry3947_proc, 17, 17, 90.950 ns, 90.950 ns, 17, 17, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 114, -</column>
<column name="FIFO">-, -, 2277, 1564, -</column>
<column name="Instance">0, 1, 4624, 5628, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 189, -</column>
<column name="Register">-, -, 21, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 6, 14, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Block_entry3947_proc_U0">Block_entry3947_proc, 0, 1, 2061, 2058, 0</column>
<column name="Block_entry39_proc9_U0">Block_entry39_proc9, 0, 0, 3, 38, 0</column>
<column name="cordic_cr_unsigned_short_1_U0">cordic_cr_unsigned_short_1_s, 0, 0, 82, 212, 0</column>
<column name="cordic_cr_unsigned_short_2_U0">cordic_cr_unsigned_short_2_s, 0, 0, 80, 211, 0</column>
<column name="cordic_cr_unsigned_short_3_U0">cordic_cr_unsigned_short_3_s, 0, 0, 78, 210, 0</column>
<column name="cordic_cr_unsigned_short_4_U0">cordic_cr_unsigned_short_4_s, 0, 0, 76, 209, 0</column>
<column name="cordic_cr_unsigned_short_5_U0">cordic_cr_unsigned_short_5_s, 0, 0, 74, 209, 0</column>
<column name="cordic_cr_unsigned_short_6_U0">cordic_cr_unsigned_short_6_s, 0, 0, 72, 208, 0</column>
<column name="ini_trans_U0">ini_trans, 0, 0, 2098, 2273, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="inStream_x_U">0, 99, 0, -, 1, 32, 32</column>
<column name="inStream_y_U">0, 99, 0, -, 1, 32, 32</column>
<column name="theta_pip_V_0_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="theta_pip_V_1_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="theta_pip_V_2_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="theta_pip_V_3_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="theta_pip_V_4_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="theta_pip_V_5_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="theta_pip_V_6_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="x_pip_V_0_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="x_pip_V_1_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="x_pip_V_2_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="x_pip_V_3_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="x_pip_V_4_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="x_pip_V_5_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="x_pip_V_6_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="y_pip_V_0_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="y_pip_V_1_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="y_pip_V_2_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="y_pip_V_3_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="y_pip_V_4_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="y_pip_V_5_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
<column name="y_pip_V_6_c_channel_U">0, 99, 0, -, 2, 16, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_entry3947_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_theta_pip_V_0_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_theta_pip_V_1_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_theta_pip_V_2_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_theta_pip_V_3_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_theta_pip_V_4_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_theta_pip_V_5_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_theta_pip_V_6_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_pip_V_0_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_pip_V_1_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_pip_V_2_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_pip_V_3_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_pip_V_4_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_pip_V_5_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_pip_V_6_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_y_pip_V_0_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_y_pip_V_1_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_y_pip_V_2_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_y_pip_V_3_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_y_pip_V_4_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_y_pip_V_5_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_y_pip_V_6_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_1_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_2_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_2_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_3_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_4_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_4_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_5_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_5_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_6_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="cordic_cr_unsigned_short_6_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ini_trans_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_theta_pip_V_0_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_theta_pip_V_1_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_theta_pip_V_2_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_theta_pip_V_3_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_theta_pip_V_4_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_theta_pip_V_5_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_theta_pip_V_6_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_pip_V_0_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_pip_V_1_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_pip_V_2_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_pip_V_3_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_pip_V_4_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_pip_V_5_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_pip_V_6_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_y_pip_V_0_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_y_pip_V_1_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_y_pip_V_2_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_y_pip_V_3_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_y_pip_V_4_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_y_pip_V_5_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_y_pip_V_6_c_channel">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_theta_pip_V_0_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_1_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_2_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_3_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_4_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_5_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_6_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_pip_V_0_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_pip_V_1_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_pip_V_2_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_pip_V_3_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_pip_V_4_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_pip_V_5_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_pip_V_6_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_y_pip_V_0_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_y_pip_V_1_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_y_pip_V_2_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_y_pip_V_3_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_y_pip_V_4_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_y_pip_V_5_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_y_pip_V_6_c_channel">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_theta_pip_V_0_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_1_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_2_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_3_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_4_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_5_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_theta_pip_V_6_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_pip_V_0_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_pip_V_1_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_pip_V_2_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_pip_V_3_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_pip_V_4_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_pip_V_5_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_pip_V_6_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_y_pip_V_0_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_y_pip_V_1_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_y_pip_V_2_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_y_pip_V_3_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_y_pip_V_4_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_y_pip_V_5_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_y_pip_V_6_c_channel">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="x">in, 32, ap_none, x, scalar</column>
<column name="y">in, 32, ap_none, y, scalar</column>
<column name="r">out, 32, ap_vld, r, pointer</column>
<column name="r_ap_vld">out, 1, ap_vld, r, pointer</column>
<column name="theta">out, 32, ap_vld, theta, pointer</column>
<column name="theta_ap_vld">out, 1, ap_vld, theta, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, cordiccart2pol, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_chain, cordiccart2pol, return value</column>
<column name="ap_start">in, 1, ap_ctrl_chain, cordiccart2pol, return value</column>
<column name="ap_done">out, 1, ap_ctrl_chain, cordiccart2pol, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_chain, cordiccart2pol, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_chain, cordiccart2pol, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_chain, cordiccart2pol, return value</column>
</table>
</item>
</section>
</profile>
