$date
	Mon Nov 10 10:57:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_full_adder_nand $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 % cin $end
$var wire 1 & n1 $end
$var wire 1 ' n2 $end
$var wire 1 ( n3 $end
$var wire 1 ) n4 $end
$var wire 1 * n5 $end
$var wire 1 + n6 $end
$var wire 1 , n7 $end
$var wire 1 - n8 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
1,
1+
1*
0)
1(
1'
1&
0%
0$
0#
1"
0!
$end
#10000
1!
0,
1%
#20000
0+
1!
1)
1,
0(
0%
1$
#30000
0!
0"
1+
1-
0*
1,
1%
#40000
1!
1"
0+
0-
1*
1(
0'
0%
0$
1#
#50000
0!
0"
1+
1-
0*
1,
1%
#60000
0!
0)
1+
1'
1*
0&
1(
0%
1$
#70000
1!
0,
1%
#80000
