Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 15 17:02:11 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.643      -12.538                     55                 1113        0.097        0.000                      0                 1113        4.500        0.000                       0                   444  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.643      -12.538                     55                 1109        0.097        0.000                      0                 1109        4.500        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.196        0.000                      0                    4        0.724        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           55  Failing Endpoints,  Worst Slack       -0.643ns,  Total Violation      -12.538ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.956ns  (logic 2.574ns (25.853%)  route 7.382ns (74.147%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=94, routed)          1.101     6.708    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.832 r  sm/D_states_q[5]_i_20/O
                         net (fo=4, routed)           0.976     7.808    sm/D_states_q[5]_i_20_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.932 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.569     8.501    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.625 r  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.593     9.218    sm/out_sig0_carry_i_28_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.342 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.820    10.162    L_reg/M_sm_ra1[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.286 f  L_reg/out_sig0_carry__0_i_9/O
                         net (fo=5, routed)           0.709    10.995    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.124    11.119 r  L_reg/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.550    11.669    alum/ram_reg_i_81_2[0]
    SLICE_X47Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.176 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.489 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.486    12.975    alum/data1[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.306    13.281 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.444    13.725    sm/ram_reg_12
    SLICE_X44Y53         LUT6 (Prop_lut6_I4_O)        0.124    13.849 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.557    14.406    sm/D_ddr_q_reg_5
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.124    14.530 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.578    15.108    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.482    14.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.465    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.638ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.953ns  (logic 2.574ns (25.862%)  route 7.379ns (74.138%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=94, routed)          1.101     6.708    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.832 r  sm/D_states_q[5]_i_20/O
                         net (fo=4, routed)           0.976     7.808    sm/D_states_q[5]_i_20_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.932 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.569     8.501    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.625 r  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.593     9.218    sm/out_sig0_carry_i_28_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.342 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.820    10.162    L_reg/M_sm_ra1[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.286 f  L_reg/out_sig0_carry__0_i_9/O
                         net (fo=5, routed)           0.709    10.995    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.124    11.119 r  L_reg/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.550    11.669    alum/ram_reg_i_81_2[0]
    SLICE_X47Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.176 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.489 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.486    12.975    alum/data1[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.306    13.281 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.444    13.725    sm/ram_reg_12
    SLICE_X44Y53         LUT6 (Prop_lut6_I4_O)        0.124    13.849 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.532    14.382    display/ram_reg_5
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    14.506 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.599    15.104    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179    15.067    
                         clock uncertainty           -0.035    15.032    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.466    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -15.104    
  -------------------------------------------------------------------
                         slack                                 -0.638    

Slack (VIOLATED) :        -0.557ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.871ns  (logic 2.589ns (26.228%)  route 7.282ns (73.772%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X40Y49         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[7]/Q
                         net (fo=154, routed)         0.813     6.420    sm/D_states_q_reg[7]_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.544 f  sm/D_accel_timer_q[3]_i_10/O
                         net (fo=18, routed)          0.455     6.999    sm/D_accel_timer_q[3]_i_10_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  sm/out_sig0_carry__1_i_34/O
                         net (fo=2, routed)           0.783     7.906    sm/out_sig0_carry__1_i_34_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.030 f  sm/i__carry__0_i_15/O
                         net (fo=1, routed)           0.875     8.905    sm/i__carry__0_i_15_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.029 f  sm/i__carry__0_i_13/O
                         net (fo=1, routed)           0.595     9.624    sm/i__carry__0_i_13_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.748 f  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.590    10.338    sm/M_sm_bsel[0]
    SLICE_X46Y50         LUT4 (Prop_lut4_I0_O)        0.124    10.462 r  sm/out_sig0_carry_i_14/O
                         net (fo=21, routed)          1.021    11.483    L_reg/out_sig0_carry__1
    SLICE_X47Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.607 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.607    alum/ram_reg_i_96_1[2]
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.005 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.005    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.318 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.559    12.877    alum/data1[7]
    SLICE_X45Y52         LUT3 (Prop_lut3_I2_O)        0.306    13.183 r  alum/ram_reg_i_73/O
                         net (fo=1, routed)           0.289    13.472    sm/ram_reg_8
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    13.596 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.570    14.166    display/ram_reg_11
    SLICE_X45Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.290 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.732    15.023    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179    15.067    
                         clock uncertainty           -0.035    15.032    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.466    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 -0.557    

Slack (VIOLATED) :        -0.489ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 2.297ns (23.430%)  route 7.507ns (76.570%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=94, routed)          1.101     6.708    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.832 r  sm/D_states_q[5]_i_20/O
                         net (fo=4, routed)           0.976     7.808    sm/D_states_q[5]_i_20_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.932 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.783     8.714    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.838 r  sm/out_sig0_carry__1_i_20/O
                         net (fo=28, routed)          0.876     9.715    sm/out_sig0_carry__1_i_20_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.839 r  sm/ram_reg_i_93/O
                         net (fo=1, routed)           0.725    10.564    sm/ram_reg_i_93_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.688 r  sm/ram_reg_i_37/O
                         net (fo=17, routed)          0.631    11.319    sm/ram_reg_i_35_0[0]
    SLICE_X47Y53         LUT2 (Prop_lut2_I0_O)        0.124    11.443 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.443    alum/ram_reg_i_96_1[0]
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.990 r  alum/out_sig0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.540    12.531    sm/ram_reg_i_22_0[0]
    SLICE_X45Y53         LUT4 (Prop_lut4_I1_O)        0.302    12.833 r  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.441    13.274    sm/ram_reg_i_86_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.398 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.716    14.114    display/ram_reg_2
    SLICE_X49Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.238 r  display/ram_reg_i_11/O
                         net (fo=1, routed)           0.717    14.955    brams/bram1/ADDRARDADDR[2]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179    15.067    
                         clock uncertainty           -0.035    15.032    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.466    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                 -0.489    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.294ns  (logic 1.572ns (15.271%)  route 8.722ns (84.729%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=94, routed)          1.101     6.708    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.832 r  sm/D_states_q[5]_i_20/O
                         net (fo=4, routed)           0.976     7.808    sm/D_states_q[5]_i_20_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.932 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.783     8.714    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.838 r  sm/out_sig0_carry__1_i_20/O
                         net (fo=28, routed)          1.325    10.164    sm/out_sig0_carry__1_i_20_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.288 r  sm/D_states_q[1]_i_65/O
                         net (fo=1, routed)           0.632    10.920    sm/D_states_q[1]_i_65_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124    11.044 f  sm/D_states_q[1]_i_44/O
                         net (fo=5, routed)           1.024    12.068    sm/D_registers_q_reg[7][2]
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.192 f  sm/D_states_q[1]_i_16/O
                         net (fo=6, routed)           0.607    12.799    L_reg/D_states_q[2]_i_2
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.923 f  L_reg/D_states_q[7]_i_37/O
                         net (fo=3, routed)           0.983    13.905    sm/D_states_q_reg[2]_4
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.124    14.029 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.656    14.685    sm/D_states_q[2]_i_2_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.809 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.636    15.445    sm/D_states_d__0[2]
    SLICE_X39Y49         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.446    14.851    sm/clk_IBUF_BUFG
    SLICE_X39Y49         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X39Y49         FDSE (Setup_fdse_C_D)       -0.081    14.994    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.415ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.298ns  (logic 1.572ns (15.265%)  route 8.726ns (84.735%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=94, routed)          1.101     6.708    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.832 r  sm/D_states_q[5]_i_20/O
                         net (fo=4, routed)           0.976     7.808    sm/D_states_q[5]_i_20_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.932 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.783     8.714    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.838 r  sm/out_sig0_carry__1_i_20/O
                         net (fo=28, routed)          1.325    10.164    sm/out_sig0_carry__1_i_20_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.288 r  sm/D_states_q[1]_i_65/O
                         net (fo=1, routed)           0.632    10.920    sm/D_states_q[1]_i_65_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124    11.044 f  sm/D_states_q[1]_i_44/O
                         net (fo=5, routed)           1.024    12.068    sm/D_registers_q_reg[7][2]
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.192 f  sm/D_states_q[1]_i_16/O
                         net (fo=6, routed)           0.675    12.867    sm/ram_reg_i_78_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.991 r  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.731    13.723    sm/D_states_q[1]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.847 r  sm/D_states_q[1]_i_2/O
                         net (fo=2, routed)           1.008    14.854    sm/D_states_q[1]_i_2_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.978 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.472    15.450    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X41Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.448    14.853    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X41Y49         FDSE (Setup_fdse_C_D)       -0.081    15.035    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -15.450    
  -------------------------------------------------------------------
                         slack                                 -0.415    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.624ns (25.592%)  route 7.629ns (74.408%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=94, routed)          1.101     6.708    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.832 r  sm/D_states_q[5]_i_20/O
                         net (fo=4, routed)           0.976     7.808    sm/D_states_q[5]_i_20_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.932 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.783     8.714    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.838 r  sm/out_sig0_carry__1_i_20/O
                         net (fo=28, routed)          1.325    10.164    sm/out_sig0_carry__1_i_20_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.288 f  sm/D_states_q[1]_i_65/O
                         net (fo=1, routed)           0.632    10.920    sm/D_states_q[1]_i_65_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124    11.044 r  sm/D_states_q[1]_i_44/O
                         net (fo=5, routed)           0.692    11.736    L_reg/D_states_q_reg[3]_i_33_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.860 r  L_reg/D_states_q[3]_i_38/O
                         net (fo=1, routed)           0.000    11.860    L_reg/D_states_q[3]_i_38_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.392 r  L_reg/D_states_q_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.392    L_reg/D_states_q_reg[3]_i_33_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.663 r  L_reg/D_states_q_reg[3]_i_30/CO[0]
                         net (fo=2, routed)           0.648    13.311    sm/CO[0]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.373    13.684 r  sm/D_states_q[3]_i_14/O
                         net (fo=1, routed)           0.296    13.980    sm/D_states_q[3]_i_14_n_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.104 r  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.420    14.524    sm/D_states_q[3]_i_3_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.757    15.405    sm/D_states_d__0[3]
    SLICE_X39Y49         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.446    14.851    sm/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)       -0.067    15.008    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -15.405    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 2.579ns (26.600%)  route 7.117ns (73.400%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X40Y49         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[7]/Q
                         net (fo=154, routed)         0.813     6.420    sm/D_states_q_reg[7]_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.544 f  sm/D_accel_timer_q[3]_i_10/O
                         net (fo=18, routed)          0.455     6.999    sm/D_accel_timer_q[3]_i_10_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  sm/out_sig0_carry__1_i_34/O
                         net (fo=2, routed)           0.783     7.906    sm/out_sig0_carry__1_i_34_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.030 f  sm/i__carry__0_i_15/O
                         net (fo=1, routed)           0.875     8.905    sm/i__carry__0_i_15_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.029 f  sm/i__carry__0_i_13/O
                         net (fo=1, routed)           0.595     9.624    sm/i__carry__0_i_13_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.748 f  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.590    10.338    sm/M_sm_bsel[0]
    SLICE_X46Y50         LUT4 (Prop_lut4_I0_O)        0.124    10.462 r  sm/out_sig0_carry_i_14/O
                         net (fo=21, routed)          0.891    11.353    L_reg/out_sig0_carry__1
    SLICE_X46Y51         LUT6 (Prop_lut6_I3_O)        0.124    11.477 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.477    alum/S[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.853 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    alum/out_sig0_carry_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.970 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.970    alum/out_sig0_carry__0_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.189 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.775    12.964    sm/ram_reg_i_22_1[3]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.295    13.259 f  sm/ram_reg_i_69/O
                         net (fo=1, routed)           0.301    13.560    sm/ram_reg_i_69_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.684 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.595    14.280    display/ram_reg_9
    SLICE_X49Y53         LUT5 (Prop_lut5_I3_O)        0.124    14.404 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.443    14.847    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179    15.067    
                         clock uncertainty           -0.035    15.032    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.466    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 2.579ns (26.627%)  route 7.107ns (73.373%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X40Y49         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[7]/Q
                         net (fo=154, routed)         0.813     6.420    sm/D_states_q_reg[7]_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.544 f  sm/D_accel_timer_q[3]_i_10/O
                         net (fo=18, routed)          0.455     6.999    sm/D_accel_timer_q[3]_i_10_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  sm/out_sig0_carry__1_i_34/O
                         net (fo=2, routed)           0.783     7.906    sm/out_sig0_carry__1_i_34_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.030 f  sm/i__carry__0_i_15/O
                         net (fo=1, routed)           0.875     8.905    sm/i__carry__0_i_15_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.029 f  sm/i__carry__0_i_13/O
                         net (fo=1, routed)           0.595     9.624    sm/i__carry__0_i_13_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.748 f  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.590    10.338    sm/M_sm_bsel[0]
    SLICE_X46Y50         LUT4 (Prop_lut4_I0_O)        0.124    10.462 r  sm/out_sig0_carry_i_14/O
                         net (fo=21, routed)          0.891    11.353    L_reg/out_sig0_carry__1
    SLICE_X46Y51         LUT6 (Prop_lut6_I3_O)        0.124    11.477 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.477    alum/S[3]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.853 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    alum/out_sig0_carry_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.970 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.970    alum/out_sig0_carry__0_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.189 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.775    12.964    sm/ram_reg_i_22_1[3]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.295    13.259 f  sm/ram_reg_i_69/O
                         net (fo=1, routed)           0.301    13.560    sm/ram_reg_i_69_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.684 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.502    14.187    sm/D_ddr_q_reg_3
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.311 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.526    14.837    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.482    14.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.465    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 2.592ns (26.780%)  route 7.087ns (73.220%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=94, routed)          1.101     6.708    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.832 r  sm/D_states_q[5]_i_20/O
                         net (fo=4, routed)           0.976     7.808    sm/D_states_q[5]_i_20_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.932 r  sm/D_registers_d_reg[7]_i_14/O
                         net (fo=3, routed)           0.569     8.501    sm/D_registers_d_reg[7]_i_14_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.625 r  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.593     9.218    sm/out_sig0_carry_i_28_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.342 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.820    10.162    L_reg/M_sm_ra1[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.286 f  L_reg/out_sig0_carry__0_i_9/O
                         net (fo=5, routed)           0.709    10.995    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.124    11.119 r  L_reg/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.550    11.669    alum/ram_reg_i_81_2[0]
    SLICE_X47Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.176 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.510 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.568    13.078    sm/ram_reg_i_22_0[4]
    SLICE_X46Y57         LUT4 (Prop_lut4_I1_O)        0.303    13.381 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.165    13.546    sm/ram_reg_i_66_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.670 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.305    13.975    display/ram_reg_7
    SLICE_X47Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.099 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.732    14.830    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179    15.067    
                         clock uncertainty           -0.035    15.032    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.466    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                 -0.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.567     1.511    forLoop_idx_0_1948123767[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[14]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.958    forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[12]_i_1__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.011 r  forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[16]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.011    forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[16]_i_1__3_n_7
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.835     2.025    forLoop_idx_0_1948123767[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1948123767[1].cond_butt_dirs/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  cond_butt_next_play/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.830    cond_butt_next_play/D_ctr_q_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.987    cond_butt_next_play/D_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.040 r  cond_butt_next_play/D_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.040    cond_butt_next_play/D_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    cond_butt_next_play/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.143%)  route 0.270ns (67.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  display/D_pixel_idx_q_reg[3]/Q
                         net (fo=5, routed)           0.270     1.902    display/p_0_in__0[3]
    SLICE_X37Y55         FDRE                                         r  display/D_bram_addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.829     2.019    display/clk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  display/D_bram_addr_q_reg[3]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.016     1.785    display/D_bram_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.596     1.540    forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.737    forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.057    forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.075     1.615    forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.187%)  route 0.311ns (68.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_pixel_idx_q_reg[2]/Q
                         net (fo=6, routed)           0.311     1.956    display/p_0_in__0[2]
    SLICE_X39Y57         FDRE                                         r  display/D_bram_addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.828     2.018    display/clk_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  display/D_bram_addr_q_reg[2]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.066     1.834    display/D_bram_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.596     1.540    forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.737    forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.057    forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.071     1.611    forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.536    forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.735    forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.052    forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.071     1.607    forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.030%)  route 0.304ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X34Y56         FDRE                                         r  display/D_pixel_idx_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_pixel_idx_q_reg[5]/Q
                         net (fo=3, routed)           0.304     1.972    display/p_0_in__0[5]
    SLICE_X42Y57         FDRE                                         r  display/D_bram_addr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     2.019    display/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  display/D_bram_addr_q_reg[5]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.052     1.821    display/D_bram_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.261%)  route 0.341ns (70.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_pixel_idx_q_reg[4]/Q
                         net (fo=4, routed)           0.341     1.986    display/p_0_in__0[4]
    SLICE_X42Y57         FDRE                                         r  display/D_bram_addr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     2.019    display/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  display/D_bram_addr_q_reg[4]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.059     1.828    display/D_bram_addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.567     1.511    forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.731    forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.835     2.025    forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.060     1.571    forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y38   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y40   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y38   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y38   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y38   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y38   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.704ns (21.471%)  route 2.575ns (78.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=141, routed)         0.800     6.406    sm/D_states_q_reg_n_0_[3]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.530 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.133     7.663    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.787 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.643     8.429    fifo_reset_cond/AS[0]
    SLICE_X36Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X36Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    14.625    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.704ns (21.471%)  route 2.575ns (78.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=141, routed)         0.800     6.406    sm/D_states_q_reg_n_0_[3]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.530 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.133     7.663    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.787 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.643     8.429    fifo_reset_cond/AS[0]
    SLICE_X36Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X36Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    14.625    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.704ns (21.471%)  route 2.575ns (78.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=141, routed)         0.800     6.406    sm/D_states_q_reg_n_0_[3]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.530 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.133     7.663    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.787 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.643     8.429    fifo_reset_cond/AS[0]
    SLICE_X36Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X36Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    14.625    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.704ns (21.471%)  route 2.575ns (78.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[3]/Q
                         net (fo=141, routed)         0.800     6.406    sm/D_states_q_reg_n_0_[3]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.530 f  sm/D_stage_q[3]_i_2/O
                         net (fo=20, routed)          1.133     7.663    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.787 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.643     8.429    fifo_reset_cond/AS[0]
    SLICE_X36Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X36Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    14.625    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.760%)  route 0.710ns (79.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=159, routed)         0.482     2.131    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.176 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.228     2.404    fifo_reset_cond/AS[0]
    SLICE_X36Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.680    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.760%)  route 0.710ns (79.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=159, routed)         0.482     2.131    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.176 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.228     2.404    fifo_reset_cond/AS[0]
    SLICE_X36Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.680    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.760%)  route 0.710ns (79.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=159, routed)         0.482     2.131    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.176 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.228     2.404    fifo_reset_cond/AS[0]
    SLICE_X36Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.680    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.760%)  route 0.710ns (79.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X41Y49         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=159, routed)         0.482     2.131    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.176 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.228     2.404    fifo_reset_cond/AS[0]
    SLICE_X36Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.680    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.724    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.566ns  (logic 11.193ns (32.382%)  route 23.373ns (67.618%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  L_reg/D_registers_q_reg[1][9]/Q
                         net (fo=19, routed)          2.158     7.715    L_reg/D_registers_q_reg[1][10]_0[7]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  L_reg/L_56bc86a4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.492     8.506    L_reg/L_56bc86a4_remainder0__0_carry__1_i_12_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.630 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.582     9.212    L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     9.362 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.322     9.684    L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.348    10.032 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.223    11.255    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.152    11.407 r  L_reg/L_56bc86a4_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.661    12.068    L_reg/L_56bc86a4_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.326    12.394 r  L_reg/L_56bc86a4_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.394    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.944    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.058    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.981    14.374    L_reg/L_56bc86a4_remainder0_1[9]
    SLICE_X42Y38         LUT5 (Prop_lut5_I3_O)        0.303    14.677 r  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.236    15.913    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.150    16.063 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.041    17.104    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.326    17.430 f  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.731    18.161    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    18.285 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.244    19.530    L_reg/i__carry_i_25__0_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.654 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           0.682    20.335    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    20.459 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.558    21.017    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.415 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 f  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    22.482    L_reg/L_56bc86a4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y36         LUT5 (Prop_lut5_I1_O)        0.302    22.784 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          1.298    24.082    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124    24.206 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           1.109    25.315    L_reg/i__carry_i_14__0_n_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.124    25.439 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    26.269    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124    26.393 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.827    27.220    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.124    27.344 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.344    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.877 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.877    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.994 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.994    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.111 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.111    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.330 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.649    28.979    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.295    29.274 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.797    30.071    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.195 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.579    30.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.150    30.924 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.799    31.723    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.332    32.055 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.048    33.103    L_reg/bseg[6]_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.152    33.255 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.697    35.952    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.752    39.704 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.704    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.438ns  (logic 10.945ns (31.783%)  route 23.492ns (68.217%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  L_reg/D_registers_q_reg[1][9]/Q
                         net (fo=19, routed)          2.158     7.715    L_reg/D_registers_q_reg[1][10]_0[7]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  L_reg/L_56bc86a4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.492     8.506    L_reg/L_56bc86a4_remainder0__0_carry__1_i_12_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.630 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.582     9.212    L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     9.362 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.322     9.684    L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.348    10.032 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.223    11.255    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.152    11.407 r  L_reg/L_56bc86a4_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.661    12.068    L_reg/L_56bc86a4_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.326    12.394 r  L_reg/L_56bc86a4_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.394    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.944    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.058    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.981    14.374    L_reg/L_56bc86a4_remainder0_1[9]
    SLICE_X42Y38         LUT5 (Prop_lut5_I3_O)        0.303    14.677 r  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.236    15.913    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.150    16.063 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.041    17.104    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.326    17.430 f  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.731    18.161    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    18.285 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.244    19.530    L_reg/i__carry_i_25__0_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.654 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           0.682    20.335    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    20.459 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.558    21.017    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.415 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 f  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    22.482    L_reg/L_56bc86a4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y36         LUT5 (Prop_lut5_I1_O)        0.302    22.784 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          1.298    24.082    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124    24.206 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           1.109    25.315    L_reg/i__carry_i_14__0_n_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.124    25.439 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    26.269    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124    26.393 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.827    27.220    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.124    27.344 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.344    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.877 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.877    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.994 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.994    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.111 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.111    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.330 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.649    28.979    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.295    29.274 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.797    30.071    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.195 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.579    30.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.150    30.924 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.799    31.723    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.332    32.055 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.056    33.111    L_reg/bseg[6]_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I1_O)        0.124    33.235 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.808    36.043    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    39.576 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.576    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.426ns  (logic 10.717ns (31.132%)  route 23.709ns (68.868%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  L_reg/D_registers_q_reg[1][9]/Q
                         net (fo=19, routed)          2.158     7.715    L_reg/D_registers_q_reg[1][10]_0[7]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  L_reg/L_56bc86a4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.492     8.506    L_reg/L_56bc86a4_remainder0__0_carry__1_i_12_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.630 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.582     9.212    L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     9.362 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.322     9.684    L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.348    10.032 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.223    11.255    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.152    11.407 r  L_reg/L_56bc86a4_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.661    12.068    L_reg/L_56bc86a4_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.326    12.394 r  L_reg/L_56bc86a4_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.394    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.944    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.058    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.981    14.374    L_reg/L_56bc86a4_remainder0_1[9]
    SLICE_X42Y38         LUT5 (Prop_lut5_I3_O)        0.303    14.677 r  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.236    15.913    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.150    16.063 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.041    17.104    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.326    17.430 f  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.731    18.161    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    18.285 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.244    19.530    L_reg/i__carry_i_25__0_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.654 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           0.682    20.335    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    20.459 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.558    21.017    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.415 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 f  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    22.482    L_reg/L_56bc86a4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y36         LUT5 (Prop_lut5_I1_O)        0.302    22.784 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          1.298    24.082    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124    24.206 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           1.109    25.315    L_reg/i__carry_i_14__0_n_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.124    25.439 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    26.269    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124    26.393 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.827    27.220    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.124    27.344 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.344    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.877 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.877    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.994 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.994    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.111 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.111    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.330 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.649    28.979    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.295    29.274 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.797    30.071    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.195 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.872    31.067    L_reg/bseg_OBUF[10]_inst_i_2_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.124    31.191 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.816    32.007    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    32.131 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.825    32.956    bseg_driver/ctr/bseg[3]
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124    33.080 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.945    36.026    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.564 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.564    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.338ns  (logic 10.946ns (31.877%)  route 23.392ns (68.123%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  L_reg/D_registers_q_reg[1][9]/Q
                         net (fo=19, routed)          2.158     7.715    L_reg/D_registers_q_reg[1][10]_0[7]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  L_reg/L_56bc86a4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.492     8.506    L_reg/L_56bc86a4_remainder0__0_carry__1_i_12_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.630 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.582     9.212    L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     9.362 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.322     9.684    L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.348    10.032 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.223    11.255    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.152    11.407 r  L_reg/L_56bc86a4_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.661    12.068    L_reg/L_56bc86a4_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.326    12.394 r  L_reg/L_56bc86a4_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.394    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.944    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.058    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.981    14.374    L_reg/L_56bc86a4_remainder0_1[9]
    SLICE_X42Y38         LUT5 (Prop_lut5_I3_O)        0.303    14.677 r  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.236    15.913    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.150    16.063 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.041    17.104    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.326    17.430 f  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.731    18.161    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    18.285 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.244    19.530    L_reg/i__carry_i_25__0_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.654 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           0.682    20.335    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    20.459 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.558    21.017    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.415 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 f  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    22.482    L_reg/L_56bc86a4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y36         LUT5 (Prop_lut5_I1_O)        0.302    22.784 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          1.298    24.082    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124    24.206 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           1.109    25.315    L_reg/i__carry_i_14__0_n_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.124    25.439 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    26.269    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124    26.393 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.827    27.220    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.124    27.344 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.344    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.877 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.877    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.994 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.994    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.111 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.111    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.330 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.649    28.979    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.295    29.274 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.797    30.071    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.195 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.872    31.067    L_reg/bseg_OBUF[10]_inst_i_2_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.124    31.191 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.816    32.007    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    32.131 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.825    32.956    bseg_driver/ctr/bseg[3]
    SLICE_X40Y33         LUT4 (Prop_lut4_I1_O)        0.154    33.110 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.629    35.739    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    39.476 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.476    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.267ns  (logic 10.953ns (31.962%)  route 23.315ns (68.038%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=1 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  L_reg/D_registers_q_reg[1][9]/Q
                         net (fo=19, routed)          2.158     7.715    L_reg/D_registers_q_reg[1][10]_0[7]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  L_reg/L_56bc86a4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.492     8.506    L_reg/L_56bc86a4_remainder0__0_carry__1_i_12_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.630 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.582     9.212    L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     9.362 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.322     9.684    L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.348    10.032 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.223    11.255    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.152    11.407 r  L_reg/L_56bc86a4_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.661    12.068    L_reg/L_56bc86a4_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.326    12.394 r  L_reg/L_56bc86a4_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.394    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.944    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.058    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.981    14.374    L_reg/L_56bc86a4_remainder0_1[9]
    SLICE_X42Y38         LUT5 (Prop_lut5_I3_O)        0.303    14.677 r  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.236    15.913    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.150    16.063 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.041    17.104    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.326    17.430 f  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.731    18.161    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    18.285 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.244    19.530    L_reg/i__carry_i_25__0_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.654 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           0.682    20.335    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    20.459 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.558    21.017    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.415 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 f  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    22.482    L_reg/L_56bc86a4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y36         LUT5 (Prop_lut5_I1_O)        0.302    22.784 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          1.298    24.082    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124    24.206 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           1.109    25.315    L_reg/i__carry_i_14__0_n_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.124    25.439 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    26.269    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124    26.393 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.827    27.220    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.124    27.344 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.344    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.877 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.877    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.994 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.994    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.111 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.111    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.330 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.649    28.979    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.295    29.274 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.797    30.071    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.195 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.872    31.067    L_reg/bseg_OBUF[10]_inst_i_2_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.124    31.191 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.816    32.007    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    32.131 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.827    32.958    L_reg/D_ctr_q_reg[16]_0
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.152    33.110 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.550    35.660    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.746    39.405 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.405    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.028ns  (logic 10.958ns (32.203%)  route 23.070ns (67.797%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  L_reg/D_registers_q_reg[1][9]/Q
                         net (fo=19, routed)          2.158     7.715    L_reg/D_registers_q_reg[1][10]_0[7]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  L_reg/L_56bc86a4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.492     8.506    L_reg/L_56bc86a4_remainder0__0_carry__1_i_12_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.630 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.582     9.212    L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     9.362 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.322     9.684    L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.348    10.032 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.223    11.255    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.152    11.407 r  L_reg/L_56bc86a4_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.661    12.068    L_reg/L_56bc86a4_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.326    12.394 r  L_reg/L_56bc86a4_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.394    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.944    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.058    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.981    14.374    L_reg/L_56bc86a4_remainder0_1[9]
    SLICE_X42Y38         LUT5 (Prop_lut5_I3_O)        0.303    14.677 r  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.236    15.913    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.150    16.063 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.041    17.104    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.326    17.430 f  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.731    18.161    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    18.285 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.244    19.530    L_reg/i__carry_i_25__0_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.654 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           0.682    20.335    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    20.459 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.558    21.017    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.415 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 f  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    22.482    L_reg/L_56bc86a4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y36         LUT5 (Prop_lut5_I1_O)        0.302    22.784 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          1.298    24.082    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124    24.206 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           1.109    25.315    L_reg/i__carry_i_14__0_n_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.124    25.439 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    26.269    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124    26.393 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.827    27.220    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.124    27.344 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.344    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.877 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.877    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.994 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.994    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.111 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.111    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.330 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.649    28.979    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.295    29.274 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.797    30.071    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.195 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.579    30.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.150    30.924 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.799    31.723    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.332    32.055 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.048    33.103    L_reg/bseg[6]_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.124    33.227 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.394    35.621    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.166 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.166    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.880ns  (logic 10.949ns (32.318%)  route 22.931ns (67.682%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT4=8 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  L_reg/D_registers_q_reg[1][9]/Q
                         net (fo=19, routed)          2.158     7.715    L_reg/D_registers_q_reg[1][10]_0[7]
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  L_reg/L_56bc86a4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.492     8.506    L_reg/L_56bc86a4_remainder0__0_carry__1_i_12_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.630 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.582     9.212    L_reg/L_56bc86a4_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     9.362 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.322     9.684    L_reg/L_56bc86a4_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.348    10.032 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.223    11.255    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.152    11.407 r  L_reg/L_56bc86a4_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.661    12.068    L_reg/L_56bc86a4_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.326    12.394 r  L_reg/L_56bc86a4_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.394    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.944    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.058    bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.981    14.374    L_reg/L_56bc86a4_remainder0_1[9]
    SLICE_X42Y38         LUT5 (Prop_lut5_I3_O)        0.303    14.677 r  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.236    15.913    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.150    16.063 f  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.041    17.104    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.326    17.430 f  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.731    18.161    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    18.285 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.244    19.530    L_reg/i__carry_i_25__0_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.654 r  L_reg/i__carry__0_i_11__5/O
                         net (fo=3, routed)           0.682    20.335    L_reg/i__carry__0_i_11__5_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    20.459 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.558    21.017    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.415 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 f  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    22.482    L_reg/L_56bc86a4_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y36         LUT5 (Prop_lut5_I1_O)        0.302    22.784 f  L_reg/i__carry_i_26/O
                         net (fo=13, routed)          1.298    24.082    L_reg/D_registers_q_reg[1][2]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124    24.206 r  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           1.109    25.315    L_reg/i__carry_i_14__0_n_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.124    25.439 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.831    26.269    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124    26.393 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.827    27.220    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.124    27.344 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.344    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.877 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.877    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.994 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.994    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.111 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.111    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.330 r  bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.649    28.979    bseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.295    29.274 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.797    30.071    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.195 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.579    30.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.150    30.924 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.654    31.578    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.332    31.910 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.042    32.952    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124    33.076 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.406    35.482    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    39.018 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.018    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.768ns  (logic 10.627ns (31.471%)  route 23.141ns (68.529%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT4=5 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  L_reg/D_registers_q_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[0][3]/Q
                         net (fo=16, routed)          1.463     7.057    L_reg/D_registers_q_reg[0][10]_0[3]
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.150     7.207 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.808     8.015    L_reg/L_56bc86a4_remainder0__0_carry__1_i_11_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.328     8.343 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.809     9.152    L_reg/L_56bc86a4_remainder0__0_carry__1_i_8_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.152     9.304 r  L_reg/L_56bc86a4_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.996    10.300    L_reg/L_56bc86a4_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    10.626 r  L_reg/L_56bc86a4_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.084    11.710    L_reg/L_56bc86a4_remainder0__0_carry_i_10_n_0
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.124    11.834 r  L_reg/L_56bc86a4_remainder0__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.834    aseg_driver/decimal_renderer/i__carry__0_i_11__1_1[2]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.235 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.235    aseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.569 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.816    13.385    L_reg/L_56bc86a4_remainder0[9]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.303    13.688 r  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           0.861    14.549    L_reg/i__carry__1_i_13_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.152    14.701 r  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           0.865    15.565    L_reg/i__carry_i_16__4_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.326    15.891 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.969    16.861    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I1_O)        0.124    16.985 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.985    17.970    L_reg/i__carry_i_20__4_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.094 r  L_reg/i__carry__0_i_12__5/O
                         net (fo=2, routed)           0.956    19.049    L_reg/i__carry__0_i_12__5_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.150    19.199 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.674    19.873    aseg_driver/decimal_renderer/i__carry__0_i_21__0[2]
    SLICE_X41Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    20.502 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.502    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.724 f  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.023    21.747    L_reg/L_56bc86a4_remainder0_inferred__1/i__carry__2[0]
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.299    22.046 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=12, routed)          0.857    22.903    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.027 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.180    24.207    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.331 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.646    24.977    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.124    25.101 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.817    25.918    L_reg/i__carry_i_12_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I0_O)        0.124    26.042 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.042    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.592 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.592    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.706 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.706    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.019 f  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    27.644    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.306    27.950 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           1.030    28.979    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.103 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.824    29.928    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I4_O)        0.124    30.052 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.707    30.759    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    30.883 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.164    32.047    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I3_O)        0.148    32.195 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.983    35.178    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    38.906 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.906    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.755ns  (logic 10.648ns (31.545%)  route 23.107ns (68.455%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT4=5 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  L_reg/D_registers_q_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[0][3]/Q
                         net (fo=16, routed)          1.463     7.057    L_reg/D_registers_q_reg[0][10]_0[3]
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.150     7.207 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.808     8.015    L_reg/L_56bc86a4_remainder0__0_carry__1_i_11_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.328     8.343 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.809     9.152    L_reg/L_56bc86a4_remainder0__0_carry__1_i_8_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.152     9.304 r  L_reg/L_56bc86a4_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.996    10.300    L_reg/L_56bc86a4_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    10.626 r  L_reg/L_56bc86a4_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.084    11.710    L_reg/L_56bc86a4_remainder0__0_carry_i_10_n_0
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.124    11.834 r  L_reg/L_56bc86a4_remainder0__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.834    aseg_driver/decimal_renderer/i__carry__0_i_11__1_1[2]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.235 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.235    aseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.569 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.816    13.385    L_reg/L_56bc86a4_remainder0[9]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.303    13.688 r  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           0.861    14.549    L_reg/i__carry__1_i_13_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.152    14.701 r  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           0.865    15.565    L_reg/i__carry_i_16__4_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.326    15.891 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.969    16.861    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I1_O)        0.124    16.985 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.985    17.970    L_reg/i__carry_i_20__4_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.094 r  L_reg/i__carry__0_i_12__5/O
                         net (fo=2, routed)           0.956    19.049    L_reg/i__carry__0_i_12__5_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.150    19.199 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.674    19.873    aseg_driver/decimal_renderer/i__carry__0_i_21__0[2]
    SLICE_X41Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    20.502 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.502    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.724 f  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.023    21.747    L_reg/L_56bc86a4_remainder0_inferred__1/i__carry__2[0]
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.299    22.046 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=12, routed)          0.857    22.903    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.027 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.180    24.207    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.331 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.646    24.977    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.124    25.101 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.817    25.918    L_reg/i__carry_i_12_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I0_O)        0.124    26.042 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.042    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.592 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.592    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.706 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.706    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.019 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    27.644    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.306    27.950 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           1.030    28.979    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.103 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.824    29.928    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I4_O)        0.124    30.052 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.707    30.759    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.124    30.883 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.162    32.045    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I3_O)        0.150    32.195 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.951    35.146    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.747    38.893 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.893    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.738ns  (logic 10.836ns (32.118%)  route 22.902ns (67.882%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT4=6 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  L_reg/D_registers_q_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[0][3]/Q
                         net (fo=16, routed)          1.463     7.057    L_reg/D_registers_q_reg[0][10]_0[3]
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.150     7.207 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.808     8.015    L_reg/L_56bc86a4_remainder0__0_carry__1_i_11_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.328     8.343 f  L_reg/L_56bc86a4_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.809     9.152    L_reg/L_56bc86a4_remainder0__0_carry__1_i_8_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.152     9.304 r  L_reg/L_56bc86a4_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.996    10.300    L_reg/L_56bc86a4_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    10.626 r  L_reg/L_56bc86a4_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.084    11.710    L_reg/L_56bc86a4_remainder0__0_carry_i_10_n_0
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.124    11.834 r  L_reg/L_56bc86a4_remainder0__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.834    aseg_driver/decimal_renderer/i__carry__0_i_11__1_1[2]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.235 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.235    aseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.569 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.816    13.385    L_reg/L_56bc86a4_remainder0[9]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.303    13.688 r  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           0.861    14.549    L_reg/i__carry__1_i_13_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.152    14.701 r  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           0.865    15.565    L_reg/i__carry_i_16__4_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.326    15.891 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.969    16.861    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I1_O)        0.124    16.985 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.985    17.970    L_reg/i__carry_i_20__4_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.094 r  L_reg/i__carry__0_i_12__5/O
                         net (fo=2, routed)           0.956    19.049    L_reg/i__carry__0_i_12__5_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.150    19.199 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.674    19.873    aseg_driver/decimal_renderer/i__carry__0_i_21__0[2]
    SLICE_X41Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    20.502 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.502    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.724 f  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.023    21.747    L_reg/L_56bc86a4_remainder0_inferred__1/i__carry__2[0]
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.299    22.046 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=12, routed)          0.857    22.903    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.027 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.180    24.207    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.331 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.646    24.977    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.124    25.101 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.817    25.918    L_reg/i__carry_i_12_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I0_O)        0.124    26.042 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.042    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.592 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.592    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.706 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.706    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.019 r  aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    27.644    aseg_driver/decimal_renderer/L_56bc86a4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.306    27.950 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           1.030    28.979    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.103 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.838    29.942    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I2_O)        0.124    30.066 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.421    30.487    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I4_O)        0.118    30.605 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.176    31.781    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I3_O)        0.355    32.136 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.004    35.140    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    38.876 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.876    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.373ns (77.273%)  route 0.404ns (22.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.404     2.082    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.314 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.314    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.367ns (75.417%)  route 0.445ns (24.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.445     2.122    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.348 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_886291366[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.460ns (71.667%)  route 0.577ns (28.333%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.538    forLoop_idx_0_886291366[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_886291366[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_886291366[1].cond_butt_sel_desel/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.062     1.741    forLoop_idx_0_886291366[1].cond_butt_sel_desel/D_ctr_q_reg[5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I2_O)        0.045     1.786 f  forLoop_idx_0_886291366[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.837    forLoop_idx_0_886291366[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  forLoop_idx_0_886291366[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.464     2.346    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.576 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.576    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.383ns (65.696%)  route 0.722ns (34.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.722     2.368    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.610 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.610    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.484ns (71.474%)  route 0.592ns (28.526%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  cond_butt_next_play/D_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.114     1.818    cond_butt_next_play/D_ctr_q_reg[13]
    SLICE_X65Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.863 f  cond_butt_next_play/io_led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.914    cond_butt_next_play/io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.427     2.386    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.616 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.616    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_886291366[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.466ns (69.975%)  route 0.629ns (30.025%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.536    forLoop_idx_0_886291366[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  forLoop_idx_0_886291366[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_886291366[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.101     1.778    forLoop_idx_0_886291366[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X60Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.823 f  forLoop_idx_0_886291366[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.056     1.879    forLoop_idx_0_886291366[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.924 r  forLoop_idx_0_886291366[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.472     2.396    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.630 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.630    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.386ns (64.090%)  route 0.776ns (35.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.776     2.422    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.667 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.667    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.628ns (36.340%)  route 2.852ns (63.660%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.856     3.359    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.996     4.479    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.628ns (36.340%)  route 2.852ns (63.660%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.856     3.359    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.996     4.479    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.628ns (36.340%)  route 2.852ns (63.660%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.856     3.359    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.996     4.479    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.628ns (36.340%)  route 2.852ns (63.660%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.856     3.359    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.996     4.479    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 1.628ns (36.375%)  route 2.847ns (63.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.856     3.359    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.991     4.475    reset_cond/M_reset_cond_in
    SLICE_X63Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.125ns  (logic 1.625ns (39.385%)  route 2.501ns (60.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.501     4.001    forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y61         LUT1 (Prop_lut1_I0_O)        0.124     4.125 r  forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.125    forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.505     4.909    forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.087ns  (logic 1.617ns (39.569%)  route 2.470ns (60.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.470     3.963    forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.087 r  forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.087    forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.520     4.925    forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.783ns  (logic 1.619ns (42.789%)  route 2.164ns (57.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.164     3.659    forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.783 r  forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.783    forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.520     4.925    forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.672ns  (logic 1.615ns (43.981%)  route 2.057ns (56.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.057     3.548    forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.672 r  forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.672    forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.444     4.848    forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 1.622ns (46.913%)  route 1.836ns (53.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.836     3.335    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.459 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.459    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.507     4.911    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.307ns (35.016%)  route 0.570ns (64.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.570     0.832    forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.877 r  forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.877    forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.052    forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_886291366[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_886291366[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.300ns (30.093%)  route 0.696ns (69.907%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.696     0.951    forLoop_idx_0_886291366[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.996 r  forLoop_idx_0_886291366[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.996    forLoop_idx_0_886291366[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_886291366[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.860     2.050    forLoop_idx_0_886291366[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_886291366[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.311ns (29.348%)  route 0.749ns (70.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.749     1.015    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.060 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.060    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.307ns (27.186%)  route 0.823ns (72.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.823     1.086    forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.131 r  forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.131    forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.057    forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.304ns (26.254%)  route 0.853ns (73.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.853     1.112    forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.157 r  forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.157    forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.835     2.025    forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1948123767[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.306ns (24.484%)  route 0.944ns (75.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.944     1.205    forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.250 r  forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.250    forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.057    forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  forLoop_idx_0_1948123767[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.313ns (23.689%)  route 1.010ns (76.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.010     1.278    forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.323 r  forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.323    forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.860     2.049    forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_1948123767[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.316ns (22.272%)  route 1.104ns (77.728%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.010    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.365     1.421    reset_cond/M_reset_cond_in
    SLICE_X63Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.316ns (22.204%)  route 1.109ns (77.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.010    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.370     1.425    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.316ns (22.204%)  route 1.109ns (77.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.010    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.055 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.370     1.425    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





