

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Nov  6 23:56:09 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253|  2.530 us|  2.530 us|  254|  254|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |      240|      240|        12|          -|          -|    20|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    732|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   31|    2409|   4546|    -|
|Memory           |        0|    -|      32|      8|    -|
|Multiplexer      |        -|    -|       -|    311|    -|
|Register         |        -|    -|     749|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   31|    3190|   5597|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   14|       2|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                         |control_s_axi                       |        0|   0|  188|   296|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U12  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U14         |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U13       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|   586|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4       |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|   390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1   |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|   390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U2   |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U10         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U11         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   321|    0|
    |fpext_32ns_64_2_no_dsp_1_U9             |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U8           |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|     0|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U3       |fsub_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|   390|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                   |                                    |        0|  31| 2409|  4546|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |angles_U  |angles_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                    |        0|  32|   8|    0|    16|   32|     1|          512|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_426_p2       |         +|   0|  0|  13|           5|           1|
    |and_ln26_fu_323_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln32_fu_380_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln43_fu_475_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln70_fu_606_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln72_1_fu_676_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_2_fu_687_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_3_fu_699_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_4_fu_703_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_5_fu_716_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_6_fu_727_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_7_fu_646_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_8_fu_652_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_fu_600_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln88_fu_620_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_1_fu_311_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln26_fu_305_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln32_1_fu_368_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln32_fu_362_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln40_fu_420_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln43_1_fu_460_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln43_fu_454_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln72_1_fu_590_p2    |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln72_fu_584_p2      |      icmp|   0|  0|  11|          11|           2|
    |or_ln26_fu_317_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_374_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_471_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln72_fu_596_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln79_fu_630_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln88_fu_641_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_181_p1            |    select|   0|  0|  32|           1|          32|
    |grp_fu_185_p1            |    select|   0|  0|  32|           1|          32|
    |select_ln72_1_fu_691_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_2_fu_708_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_3_fu_720_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_4_fu_731_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_5_fu_738_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_fu_680_p3    |    select|   0|  0|  32|           1|          32|
    |theta_accum_3_fu_539_p3  |    select|   0|  0|  64|           1|          64|
    |x0_3_fu_338_p3           |    select|   0|  0|  32|           1|          32|
    |y0_3_fu_395_p3           |    select|   0|  0|  32|           1|          32|
    |xor_ln28_fu_328_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln34_fu_385_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln55_fu_494_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln56_fu_508_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln72_fu_625_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln79_1_fu_635_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln79_fu_610_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln82_fu_666_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln88_fu_615_p2       |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 732|         364|         591|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  117|         26|    1|         26|
    |factor_fu_114       |    9|          2|   32|         64|
    |grp_fu_161_opcode   |   14|          3|    2|          6|
    |grp_fu_161_p0       |   14|          3|   32|         96|
    |grp_fu_161_p1       |   14|          3|   32|         96|
    |grp_fu_165_opcode   |   14|          3|    2|          6|
    |grp_fu_165_p0       |   14|          3|   32|         96|
    |grp_fu_165_p1       |   14|          3|   32|         96|
    |grp_fu_194_p0       |   14|          3|   64|        192|
    |grp_fu_197_p0       |   14|          3|   32|         96|
    |grp_fu_201_p0       |   14|          3|   32|         96|
    |grp_fu_213_opcode   |   14|          3|    2|          6|
    |j_fu_118            |    9|          2|    5|         10|
    |theta_accum_fu_102  |    9|          2|   64|        128|
    |x0_2_fu_110         |    9|          2|   32|         64|
    |y0_2_fu_106         |    9|          2|   32|         64|
    |y1_fu_98            |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  311|         68|  460|       1206|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add1_reg_957         |  32|   0|   32|          0|
    |and_ln26_reg_816     |   1|   0|    1|          0|
    |and_ln32_reg_824     |   1|   0|    1|          0|
    |and_ln43_reg_853     |   1|   0|    1|          0|
    |and_ln70_reg_919     |   1|   0|    1|          0|
    |and_ln72_8_reg_942   |   1|   0|    1|          0|
    |and_ln72_reg_901     |   1|   0|    1|          0|
    |and_ln88_reg_930     |   1|   0|    1|          0|
    |ap_CS_fsm            |  25|   0|   25|          0|
    |conv2_reg_909        |  32|   0|   32|          0|
    |factor_fu_114        |  32|   0|   32|          0|
    |icmp_ln43_1_reg_843  |   1|   0|    1|          0|
    |icmp_ln43_reg_838    |   1|   0|    1|          0|
    |icmp_ln72_1_reg_896  |   1|   0|    1|          0|
    |icmp_ln72_reg_891    |   1|   0|    1|          0|
    |j_fu_118             |   5|   0|    5|          0|
    |mul1_reg_947         |  64|   0|   64|          0|
    |mul8_pn_reg_886      |  32|   0|   32|          0|
    |mul_pn_reg_881       |  32|   0|   32|          0|
    |reg_237              |  32|   0|   32|          0|
    |reg_243              |  64|   0|   64|          0|
    |reg_256              |  64|   0|   64|          0|
    |reg_260              |  32|   0|   32|          0|
    |reg_264              |  32|   0|   32|          0|
    |sub4_reg_952         |  32|   0|   32|          0|
    |theta_accum_fu_102   |  64|   0|   64|          0|
    |tmp_2_reg_806        |   1|   0|    1|          0|
    |tmp_4_reg_811        |   1|   0|    1|          0|
    |x0_2_fu_110          |  32|   0|   32|          0|
    |x_read_reg_799       |  32|   0|   32|          0|
    |xor_ln72_reg_936     |   1|   0|    1|          0|
    |xor_ln79_reg_925     |   1|   0|    1|          0|
    |y0_2_fu_106          |  32|   0|   32|          0|
    |y1_fu_98             |  32|   0|   32|          0|
    |y_read_reg_792       |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 749|   0|  749|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

