Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/ISE PROJECT/NE555FINAL/tb_top_isim_beh.exe -prj E:/ISE PROJECT/NE555FINAL/tb_top_beh.prj work.tb_top work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ISE PROJECT/NE555FINAL/../NE555 FINAL CODE/count.v" into library work
Analyzing Verilog file "E:/ISE PROJECT/NE555FINAL/../NE555 FINAL CODE/top.v" into library work
Analyzing Verilog file "E:/ISE PROJECT/NE555FINAL/../NE555 FINAL CODE/tb_top.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159264 KB
Fuse CPU Usage: 265 ms
Compiling module count
Compiling module top
Compiling module tb_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable E:/ISE PROJECT/NE555FINAL/tb_top_isim_beh.exe
Fuse Memory Usage: 165764 KB
Fuse CPU Usage: 296 ms
