### Question:
 creating a module that has one input and one output and behaves like a wire 

### Verilog:
 ```
module top_module(
input 
output 
);
wire 
reg
 
 endmodule
 ```

### System-Verilog:
```


```

### Suggested Testbench:
```


```