library IEEE;
use IEEE.std_logic_1164.ALL;

entity decoder_tb is
end entity decoder_tb;

architecture behavioural of decoder_tb is
component decoder
      port(   decoder_in : in std_logic_vector(11 downto 0)
              decoder_c : in std_logic;
              decoder_z : in std_logic;
              decoder_en : in std_logic;
              decoder_pc_inc : out std_logic;
              decoder_pc_ld : out std_logic;
              decoder_ibufoe : out std_logic;
              decoder_aregld : out std_logic;
              decoder_abufoe : out std_logic;
              decoder_bregld : out std_logic_vector(3 downto 0);
              decoder_bbufoe : out std_logic_vector(3 downto 0);
              decoder_alu : out std_logic_vector(2 downto 0));)
end component;

signal decoder_in : in std_logic_vector(11 downto 0);
signal decoder_c : in std_logic;
signal decoder_z : in std_logic;
signal decoder_en : in std_logic;
signal decoder_pc_inc : out std_logic;
signal decoder_pc_ld : out std_logic;
signal decoder_ibufoe : out std_logic;
signal decoder_aregld : out std_logic;
signal decoder_abufoe : out std_logic;
signal decoder_bregld : out std_logic_vector(3 downto 0);
signal decoder_bbufoe : out std_logic_vector(3 downto 0);
signal decoder_alu : out std_logic_vector(2 downto 0));)

begin
lbl1: decoder port map ()
