#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* ERed */
#define ERed__0__DR CYREG_GPIO_PRT0_DR
#define ERed__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ERed__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ERed__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ERed__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ERed__0__HSIOM_MASK 0x000F0000u
#define ERed__0__HSIOM_SHIFT 16u
#define ERed__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ERed__0__INTR CYREG_GPIO_PRT0_INTR
#define ERed__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ERed__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define ERed__0__MASK 0x10u
#define ERed__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ERed__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ERed__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ERed__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ERed__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ERed__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ERed__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ERed__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ERed__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ERed__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ERed__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ERed__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ERed__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ERed__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ERed__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ERed__0__PC CYREG_GPIO_PRT0_PC
#define ERed__0__PC2 CYREG_GPIO_PRT0_PC2
#define ERed__0__PORT 0u
#define ERed__0__PS CYREG_GPIO_PRT0_PS
#define ERed__0__SHIFT 4
#define ERed__DR CYREG_GPIO_PRT0_DR
#define ERed__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ERed__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ERed__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ERed__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ERed__INTR CYREG_GPIO_PRT0_INTR
#define ERed__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ERed__INTSTAT CYREG_GPIO_PRT0_INTR
#define ERed__MASK 0x10u
#define ERed__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ERed__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ERed__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ERed__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ERed__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ERed__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ERed__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ERed__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ERed__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ERed__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ERed__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ERed__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ERed__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ERed__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ERed__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ERed__PC CYREG_GPIO_PRT0_PC
#define ERed__PC2 CYREG_GPIO_PRT0_PC2
#define ERed__PORT 0u
#define ERed__PS CYREG_GPIO_PRT0_PS
#define ERed__SHIFT 4

/* NRed */
#define NRed__0__DR CYREG_GPIO_PRT1_DR
#define NRed__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NRed__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NRed__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NRed__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define NRed__0__HSIOM_MASK 0x000F0000u
#define NRed__0__HSIOM_SHIFT 16u
#define NRed__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NRed__0__INTR CYREG_GPIO_PRT1_INTR
#define NRed__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NRed__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define NRed__0__MASK 0x10u
#define NRed__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NRed__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NRed__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NRed__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NRed__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NRed__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NRed__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NRed__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NRed__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NRed__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NRed__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NRed__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NRed__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NRed__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NRed__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NRed__0__PC CYREG_GPIO_PRT1_PC
#define NRed__0__PC2 CYREG_GPIO_PRT1_PC2
#define NRed__0__PORT 1u
#define NRed__0__PS CYREG_GPIO_PRT1_PS
#define NRed__0__SHIFT 4
#define NRed__DR CYREG_GPIO_PRT1_DR
#define NRed__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NRed__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NRed__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NRed__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NRed__INTR CYREG_GPIO_PRT1_INTR
#define NRed__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NRed__INTSTAT CYREG_GPIO_PRT1_INTR
#define NRed__MASK 0x10u
#define NRed__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NRed__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NRed__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NRed__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NRed__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NRed__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NRed__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NRed__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NRed__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NRed__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NRed__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NRed__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NRed__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NRed__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NRed__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NRed__PC CYREG_GPIO_PRT1_PC
#define NRed__PC2 CYREG_GPIO_PRT1_PC2
#define NRed__PORT 1u
#define NRed__PS CYREG_GPIO_PRT1_PS
#define NRed__SHIFT 4

/* SRed */
#define SRed__0__DR CYREG_GPIO_PRT2_DR
#define SRed__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SRed__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SRed__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SRed__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SRed__0__HSIOM_MASK 0x00000F00u
#define SRed__0__HSIOM_SHIFT 8u
#define SRed__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SRed__0__INTR CYREG_GPIO_PRT2_INTR
#define SRed__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SRed__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SRed__0__MASK 0x04u
#define SRed__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SRed__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SRed__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SRed__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SRed__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SRed__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SRed__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SRed__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SRed__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SRed__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SRed__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SRed__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SRed__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SRed__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SRed__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SRed__0__PC CYREG_GPIO_PRT2_PC
#define SRed__0__PC2 CYREG_GPIO_PRT2_PC2
#define SRed__0__PORT 2u
#define SRed__0__PS CYREG_GPIO_PRT2_PS
#define SRed__0__SHIFT 2
#define SRed__DR CYREG_GPIO_PRT2_DR
#define SRed__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SRed__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SRed__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SRed__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SRed__INTR CYREG_GPIO_PRT2_INTR
#define SRed__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SRed__INTSTAT CYREG_GPIO_PRT2_INTR
#define SRed__MASK 0x04u
#define SRed__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SRed__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SRed__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SRed__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SRed__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SRed__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SRed__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SRed__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SRed__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SRed__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SRed__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SRed__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SRed__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SRed__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SRed__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SRed__PC CYREG_GPIO_PRT2_PC
#define SRed__PC2 CYREG_GPIO_PRT2_PC2
#define SRed__PORT 2u
#define SRed__PS CYREG_GPIO_PRT2_PS
#define SRed__SHIFT 2

/* WRed */
#define WRed__0__DR CYREG_GPIO_PRT2_DR
#define WRed__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define WRed__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define WRed__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define WRed__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define WRed__0__HSIOM_MASK 0x00F00000u
#define WRed__0__HSIOM_SHIFT 20u
#define WRed__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define WRed__0__INTR CYREG_GPIO_PRT2_INTR
#define WRed__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define WRed__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define WRed__0__MASK 0x20u
#define WRed__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define WRed__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define WRed__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define WRed__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define WRed__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define WRed__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define WRed__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define WRed__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define WRed__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define WRed__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define WRed__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define WRed__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define WRed__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define WRed__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define WRed__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define WRed__0__PC CYREG_GPIO_PRT2_PC
#define WRed__0__PC2 CYREG_GPIO_PRT2_PC2
#define WRed__0__PORT 2u
#define WRed__0__PS CYREG_GPIO_PRT2_PS
#define WRed__0__SHIFT 5
#define WRed__DR CYREG_GPIO_PRT2_DR
#define WRed__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define WRed__DR_INV CYREG_GPIO_PRT2_DR_INV
#define WRed__DR_SET CYREG_GPIO_PRT2_DR_SET
#define WRed__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define WRed__INTR CYREG_GPIO_PRT2_INTR
#define WRed__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define WRed__INTSTAT CYREG_GPIO_PRT2_INTR
#define WRed__MASK 0x20u
#define WRed__PA__CFG0 CYREG_UDB_PA2_CFG0
#define WRed__PA__CFG1 CYREG_UDB_PA2_CFG1
#define WRed__PA__CFG10 CYREG_UDB_PA2_CFG10
#define WRed__PA__CFG11 CYREG_UDB_PA2_CFG11
#define WRed__PA__CFG12 CYREG_UDB_PA2_CFG12
#define WRed__PA__CFG13 CYREG_UDB_PA2_CFG13
#define WRed__PA__CFG14 CYREG_UDB_PA2_CFG14
#define WRed__PA__CFG2 CYREG_UDB_PA2_CFG2
#define WRed__PA__CFG3 CYREG_UDB_PA2_CFG3
#define WRed__PA__CFG4 CYREG_UDB_PA2_CFG4
#define WRed__PA__CFG5 CYREG_UDB_PA2_CFG5
#define WRed__PA__CFG6 CYREG_UDB_PA2_CFG6
#define WRed__PA__CFG7 CYREG_UDB_PA2_CFG7
#define WRed__PA__CFG8 CYREG_UDB_PA2_CFG8
#define WRed__PA__CFG9 CYREG_UDB_PA2_CFG9
#define WRed__PC CYREG_GPIO_PRT2_PC
#define WRed__PC2 CYREG_GPIO_PRT2_PC2
#define WRed__PORT 2u
#define WRed__PS CYREG_GPIO_PRT2_PS
#define WRed__SHIFT 5

/* NARed */
#define NARed__0__DR CYREG_GPIO_PRT1_DR
#define NARed__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NARed__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NARed__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NARed__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define NARed__0__HSIOM_MASK 0x000000F0u
#define NARed__0__HSIOM_SHIFT 4u
#define NARed__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NARed__0__INTR CYREG_GPIO_PRT1_INTR
#define NARed__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NARed__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define NARed__0__MASK 0x02u
#define NARed__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NARed__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NARed__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NARed__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NARed__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NARed__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NARed__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NARed__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NARed__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NARed__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NARed__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NARed__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NARed__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NARed__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NARed__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NARed__0__PC CYREG_GPIO_PRT1_PC
#define NARed__0__PC2 CYREG_GPIO_PRT1_PC2
#define NARed__0__PORT 1u
#define NARed__0__PS CYREG_GPIO_PRT1_PS
#define NARed__0__SHIFT 1
#define NARed__DR CYREG_GPIO_PRT1_DR
#define NARed__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NARed__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NARed__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NARed__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NARed__INTR CYREG_GPIO_PRT1_INTR
#define NARed__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NARed__INTSTAT CYREG_GPIO_PRT1_INTR
#define NARed__MASK 0x02u
#define NARed__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NARed__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NARed__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NARed__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NARed__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NARed__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NARed__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NARed__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NARed__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NARed__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NARed__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NARed__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NARed__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NARed__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NARed__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NARed__PC CYREG_GPIO_PRT1_PC
#define NARed__PC2 CYREG_GPIO_PRT1_PC2
#define NARed__PORT 1u
#define NARed__PS CYREG_GPIO_PRT1_PS
#define NARed__SHIFT 1

/* SARed */
#define SARed__0__DR CYREG_GPIO_PRT1_DR
#define SARed__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SARed__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SARed__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SARed__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SARed__0__HSIOM_MASK 0xF0000000u
#define SARed__0__HSIOM_SHIFT 28u
#define SARed__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SARed__0__INTR CYREG_GPIO_PRT1_INTR
#define SARed__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SARed__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SARed__0__MASK 0x80u
#define SARed__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SARed__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SARed__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SARed__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SARed__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SARed__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SARed__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SARed__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SARed__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SARed__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SARed__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SARed__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SARed__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SARed__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SARed__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SARed__0__PC CYREG_GPIO_PRT1_PC
#define SARed__0__PC2 CYREG_GPIO_PRT1_PC2
#define SARed__0__PORT 1u
#define SARed__0__PS CYREG_GPIO_PRT1_PS
#define SARed__0__SHIFT 7
#define SARed__DR CYREG_GPIO_PRT1_DR
#define SARed__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SARed__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SARed__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SARed__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SARed__INTR CYREG_GPIO_PRT1_INTR
#define SARed__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SARed__INTSTAT CYREG_GPIO_PRT1_INTR
#define SARed__MASK 0x80u
#define SARed__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SARed__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SARed__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SARed__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SARed__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SARed__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SARed__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SARed__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SARed__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SARed__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SARed__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SARed__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SARed__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SARed__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SARed__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SARed__PC CYREG_GPIO_PRT1_PC
#define SARed__PC2 CYREG_GPIO_PRT1_PC2
#define SARed__PORT 1u
#define SARed__PS CYREG_GPIO_PRT1_PS
#define SARed__SHIFT 7

/* EGreen */
#define EGreen__0__DR CYREG_GPIO_PRT0_DR
#define EGreen__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define EGreen__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define EGreen__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define EGreen__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define EGreen__0__HSIOM_MASK 0x0000F000u
#define EGreen__0__HSIOM_SHIFT 12u
#define EGreen__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define EGreen__0__INTR CYREG_GPIO_PRT0_INTR
#define EGreen__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define EGreen__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define EGreen__0__MASK 0x08u
#define EGreen__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define EGreen__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define EGreen__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define EGreen__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define EGreen__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define EGreen__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define EGreen__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define EGreen__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define EGreen__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define EGreen__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define EGreen__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define EGreen__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define EGreen__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define EGreen__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define EGreen__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define EGreen__0__PC CYREG_GPIO_PRT0_PC
#define EGreen__0__PC2 CYREG_GPIO_PRT0_PC2
#define EGreen__0__PORT 0u
#define EGreen__0__PS CYREG_GPIO_PRT0_PS
#define EGreen__0__SHIFT 3
#define EGreen__DR CYREG_GPIO_PRT0_DR
#define EGreen__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define EGreen__DR_INV CYREG_GPIO_PRT0_DR_INV
#define EGreen__DR_SET CYREG_GPIO_PRT0_DR_SET
#define EGreen__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define EGreen__INTR CYREG_GPIO_PRT0_INTR
#define EGreen__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define EGreen__INTSTAT CYREG_GPIO_PRT0_INTR
#define EGreen__MASK 0x08u
#define EGreen__PA__CFG0 CYREG_UDB_PA0_CFG0
#define EGreen__PA__CFG1 CYREG_UDB_PA0_CFG1
#define EGreen__PA__CFG10 CYREG_UDB_PA0_CFG10
#define EGreen__PA__CFG11 CYREG_UDB_PA0_CFG11
#define EGreen__PA__CFG12 CYREG_UDB_PA0_CFG12
#define EGreen__PA__CFG13 CYREG_UDB_PA0_CFG13
#define EGreen__PA__CFG14 CYREG_UDB_PA0_CFG14
#define EGreen__PA__CFG2 CYREG_UDB_PA0_CFG2
#define EGreen__PA__CFG3 CYREG_UDB_PA0_CFG3
#define EGreen__PA__CFG4 CYREG_UDB_PA0_CFG4
#define EGreen__PA__CFG5 CYREG_UDB_PA0_CFG5
#define EGreen__PA__CFG6 CYREG_UDB_PA0_CFG6
#define EGreen__PA__CFG7 CYREG_UDB_PA0_CFG7
#define EGreen__PA__CFG8 CYREG_UDB_PA0_CFG8
#define EGreen__PA__CFG9 CYREG_UDB_PA0_CFG9
#define EGreen__PC CYREG_GPIO_PRT0_PC
#define EGreen__PC2 CYREG_GPIO_PRT0_PC2
#define EGreen__PORT 0u
#define EGreen__PS CYREG_GPIO_PRT0_PS
#define EGreen__SHIFT 3

/* NGreen */
#define NGreen__0__DR CYREG_GPIO_PRT1_DR
#define NGreen__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NGreen__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NGreen__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NGreen__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define NGreen__0__HSIOM_MASK 0x0000F000u
#define NGreen__0__HSIOM_SHIFT 12u
#define NGreen__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NGreen__0__INTR CYREG_GPIO_PRT1_INTR
#define NGreen__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NGreen__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define NGreen__0__MASK 0x08u
#define NGreen__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NGreen__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NGreen__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NGreen__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NGreen__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NGreen__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NGreen__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NGreen__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NGreen__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NGreen__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NGreen__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NGreen__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NGreen__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NGreen__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NGreen__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NGreen__0__PC CYREG_GPIO_PRT1_PC
#define NGreen__0__PC2 CYREG_GPIO_PRT1_PC2
#define NGreen__0__PORT 1u
#define NGreen__0__PS CYREG_GPIO_PRT1_PS
#define NGreen__0__SHIFT 3
#define NGreen__DR CYREG_GPIO_PRT1_DR
#define NGreen__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NGreen__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NGreen__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NGreen__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NGreen__INTR CYREG_GPIO_PRT1_INTR
#define NGreen__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NGreen__INTSTAT CYREG_GPIO_PRT1_INTR
#define NGreen__MASK 0x08u
#define NGreen__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NGreen__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NGreen__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NGreen__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NGreen__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NGreen__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NGreen__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NGreen__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NGreen__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NGreen__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NGreen__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NGreen__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NGreen__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NGreen__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NGreen__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NGreen__PC CYREG_GPIO_PRT1_PC
#define NGreen__PC2 CYREG_GPIO_PRT1_PC2
#define NGreen__PORT 1u
#define NGreen__PS CYREG_GPIO_PRT1_PS
#define NGreen__SHIFT 3

/* SGreen */
#define SGreen__0__DR CYREG_GPIO_PRT2_DR
#define SGreen__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SGreen__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SGreen__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SGreen__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SGreen__0__HSIOM_MASK 0x000000F0u
#define SGreen__0__HSIOM_SHIFT 4u
#define SGreen__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SGreen__0__INTR CYREG_GPIO_PRT2_INTR
#define SGreen__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SGreen__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SGreen__0__MASK 0x02u
#define SGreen__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SGreen__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SGreen__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SGreen__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SGreen__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SGreen__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SGreen__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SGreen__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SGreen__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SGreen__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SGreen__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SGreen__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SGreen__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SGreen__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SGreen__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SGreen__0__PC CYREG_GPIO_PRT2_PC
#define SGreen__0__PC2 CYREG_GPIO_PRT2_PC2
#define SGreen__0__PORT 2u
#define SGreen__0__PS CYREG_GPIO_PRT2_PS
#define SGreen__0__SHIFT 1
#define SGreen__DR CYREG_GPIO_PRT2_DR
#define SGreen__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SGreen__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SGreen__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SGreen__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SGreen__INTR CYREG_GPIO_PRT2_INTR
#define SGreen__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SGreen__INTSTAT CYREG_GPIO_PRT2_INTR
#define SGreen__MASK 0x02u
#define SGreen__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SGreen__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SGreen__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SGreen__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SGreen__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SGreen__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SGreen__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SGreen__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SGreen__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SGreen__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SGreen__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SGreen__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SGreen__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SGreen__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SGreen__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SGreen__PC CYREG_GPIO_PRT2_PC
#define SGreen__PC2 CYREG_GPIO_PRT2_PC2
#define SGreen__PORT 2u
#define SGreen__PS CYREG_GPIO_PRT2_PS
#define SGreen__SHIFT 1

/* WGreen */
#define WGreen__0__DR CYREG_GPIO_PRT2_DR
#define WGreen__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define WGreen__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define WGreen__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define WGreen__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define WGreen__0__HSIOM_MASK 0x000F0000u
#define WGreen__0__HSIOM_SHIFT 16u
#define WGreen__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define WGreen__0__INTR CYREG_GPIO_PRT2_INTR
#define WGreen__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define WGreen__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define WGreen__0__MASK 0x10u
#define WGreen__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define WGreen__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define WGreen__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define WGreen__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define WGreen__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define WGreen__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define WGreen__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define WGreen__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define WGreen__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define WGreen__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define WGreen__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define WGreen__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define WGreen__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define WGreen__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define WGreen__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define WGreen__0__PC CYREG_GPIO_PRT2_PC
#define WGreen__0__PC2 CYREG_GPIO_PRT2_PC2
#define WGreen__0__PORT 2u
#define WGreen__0__PS CYREG_GPIO_PRT2_PS
#define WGreen__0__SHIFT 4
#define WGreen__DR CYREG_GPIO_PRT2_DR
#define WGreen__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define WGreen__DR_INV CYREG_GPIO_PRT2_DR_INV
#define WGreen__DR_SET CYREG_GPIO_PRT2_DR_SET
#define WGreen__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define WGreen__INTR CYREG_GPIO_PRT2_INTR
#define WGreen__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define WGreen__INTSTAT CYREG_GPIO_PRT2_INTR
#define WGreen__MASK 0x10u
#define WGreen__PA__CFG0 CYREG_UDB_PA2_CFG0
#define WGreen__PA__CFG1 CYREG_UDB_PA2_CFG1
#define WGreen__PA__CFG10 CYREG_UDB_PA2_CFG10
#define WGreen__PA__CFG11 CYREG_UDB_PA2_CFG11
#define WGreen__PA__CFG12 CYREG_UDB_PA2_CFG12
#define WGreen__PA__CFG13 CYREG_UDB_PA2_CFG13
#define WGreen__PA__CFG14 CYREG_UDB_PA2_CFG14
#define WGreen__PA__CFG2 CYREG_UDB_PA2_CFG2
#define WGreen__PA__CFG3 CYREG_UDB_PA2_CFG3
#define WGreen__PA__CFG4 CYREG_UDB_PA2_CFG4
#define WGreen__PA__CFG5 CYREG_UDB_PA2_CFG5
#define WGreen__PA__CFG6 CYREG_UDB_PA2_CFG6
#define WGreen__PA__CFG7 CYREG_UDB_PA2_CFG7
#define WGreen__PA__CFG8 CYREG_UDB_PA2_CFG8
#define WGreen__PA__CFG9 CYREG_UDB_PA2_CFG9
#define WGreen__PC CYREG_GPIO_PRT2_PC
#define WGreen__PC2 CYREG_GPIO_PRT2_PC2
#define WGreen__PORT 2u
#define WGreen__PS CYREG_GPIO_PRT2_PS
#define WGreen__SHIFT 4

/* ESensor */
#define ESensor__0__DR CYREG_GPIO_PRT0_DR
#define ESensor__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ESensor__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ESensor__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ESensor__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ESensor__0__HSIOM_MASK 0x000000F0u
#define ESensor__0__HSIOM_SHIFT 4u
#define ESensor__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ESensor__0__INTR CYREG_GPIO_PRT0_INTR
#define ESensor__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ESensor__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define ESensor__0__MASK 0x02u
#define ESensor__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ESensor__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ESensor__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ESensor__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ESensor__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ESensor__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ESensor__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ESensor__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ESensor__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ESensor__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ESensor__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ESensor__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ESensor__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ESensor__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ESensor__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ESensor__0__PC CYREG_GPIO_PRT0_PC
#define ESensor__0__PC2 CYREG_GPIO_PRT0_PC2
#define ESensor__0__PORT 0u
#define ESensor__0__PS CYREG_GPIO_PRT0_PS
#define ESensor__0__SHIFT 1
#define ESensor__DR CYREG_GPIO_PRT0_DR
#define ESensor__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ESensor__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ESensor__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ESensor__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ESensor__INTR CYREG_GPIO_PRT0_INTR
#define ESensor__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ESensor__INTSTAT CYREG_GPIO_PRT0_INTR
#define ESensor__MASK 0x02u
#define ESensor__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ESensor__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ESensor__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ESensor__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ESensor__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ESensor__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ESensor__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ESensor__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ESensor__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ESensor__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ESensor__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ESensor__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ESensor__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ESensor__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ESensor__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ESensor__PC CYREG_GPIO_PRT0_PC
#define ESensor__PC2 CYREG_GPIO_PRT0_PC2
#define ESensor__PORT 0u
#define ESensor__PS CYREG_GPIO_PRT0_PS
#define ESensor__SHIFT 1

/* EYellow */
#define EYellow__0__DR CYREG_GPIO_PRT0_DR
#define EYellow__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define EYellow__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define EYellow__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define EYellow__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define EYellow__0__HSIOM_MASK 0x00F00000u
#define EYellow__0__HSIOM_SHIFT 20u
#define EYellow__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define EYellow__0__INTR CYREG_GPIO_PRT0_INTR
#define EYellow__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define EYellow__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define EYellow__0__MASK 0x20u
#define EYellow__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define EYellow__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define EYellow__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define EYellow__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define EYellow__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define EYellow__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define EYellow__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define EYellow__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define EYellow__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define EYellow__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define EYellow__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define EYellow__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define EYellow__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define EYellow__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define EYellow__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define EYellow__0__PC CYREG_GPIO_PRT0_PC
#define EYellow__0__PC2 CYREG_GPIO_PRT0_PC2
#define EYellow__0__PORT 0u
#define EYellow__0__PS CYREG_GPIO_PRT0_PS
#define EYellow__0__SHIFT 5
#define EYellow__DR CYREG_GPIO_PRT0_DR
#define EYellow__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define EYellow__DR_INV CYREG_GPIO_PRT0_DR_INV
#define EYellow__DR_SET CYREG_GPIO_PRT0_DR_SET
#define EYellow__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define EYellow__INTR CYREG_GPIO_PRT0_INTR
#define EYellow__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define EYellow__INTSTAT CYREG_GPIO_PRT0_INTR
#define EYellow__MASK 0x20u
#define EYellow__PA__CFG0 CYREG_UDB_PA0_CFG0
#define EYellow__PA__CFG1 CYREG_UDB_PA0_CFG1
#define EYellow__PA__CFG10 CYREG_UDB_PA0_CFG10
#define EYellow__PA__CFG11 CYREG_UDB_PA0_CFG11
#define EYellow__PA__CFG12 CYREG_UDB_PA0_CFG12
#define EYellow__PA__CFG13 CYREG_UDB_PA0_CFG13
#define EYellow__PA__CFG14 CYREG_UDB_PA0_CFG14
#define EYellow__PA__CFG2 CYREG_UDB_PA0_CFG2
#define EYellow__PA__CFG3 CYREG_UDB_PA0_CFG3
#define EYellow__PA__CFG4 CYREG_UDB_PA0_CFG4
#define EYellow__PA__CFG5 CYREG_UDB_PA0_CFG5
#define EYellow__PA__CFG6 CYREG_UDB_PA0_CFG6
#define EYellow__PA__CFG7 CYREG_UDB_PA0_CFG7
#define EYellow__PA__CFG8 CYREG_UDB_PA0_CFG8
#define EYellow__PA__CFG9 CYREG_UDB_PA0_CFG9
#define EYellow__PC CYREG_GPIO_PRT0_PC
#define EYellow__PC2 CYREG_GPIO_PRT0_PC2
#define EYellow__PORT 0u
#define EYellow__PS CYREG_GPIO_PRT0_PS
#define EYellow__SHIFT 5

/* NAGreen */
#define NAGreen__0__DR CYREG_GPIO_PRT1_DR
#define NAGreen__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NAGreen__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NAGreen__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NAGreen__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define NAGreen__0__HSIOM_MASK 0x0000000Fu
#define NAGreen__0__HSIOM_SHIFT 0u
#define NAGreen__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NAGreen__0__INTR CYREG_GPIO_PRT1_INTR
#define NAGreen__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NAGreen__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define NAGreen__0__MASK 0x01u
#define NAGreen__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NAGreen__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NAGreen__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NAGreen__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NAGreen__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NAGreen__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NAGreen__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NAGreen__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NAGreen__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NAGreen__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NAGreen__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NAGreen__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NAGreen__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NAGreen__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NAGreen__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NAGreen__0__PC CYREG_GPIO_PRT1_PC
#define NAGreen__0__PC2 CYREG_GPIO_PRT1_PC2
#define NAGreen__0__PORT 1u
#define NAGreen__0__PS CYREG_GPIO_PRT1_PS
#define NAGreen__0__SHIFT 0
#define NAGreen__DR CYREG_GPIO_PRT1_DR
#define NAGreen__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NAGreen__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NAGreen__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NAGreen__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NAGreen__INTR CYREG_GPIO_PRT1_INTR
#define NAGreen__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NAGreen__INTSTAT CYREG_GPIO_PRT1_INTR
#define NAGreen__MASK 0x01u
#define NAGreen__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NAGreen__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NAGreen__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NAGreen__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NAGreen__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NAGreen__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NAGreen__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NAGreen__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NAGreen__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NAGreen__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NAGreen__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NAGreen__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NAGreen__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NAGreen__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NAGreen__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NAGreen__PC CYREG_GPIO_PRT1_PC
#define NAGreen__PC2 CYREG_GPIO_PRT1_PC2
#define NAGreen__PORT 1u
#define NAGreen__PS CYREG_GPIO_PRT1_PS
#define NAGreen__SHIFT 0

/* NYellow */
#define NYellow__0__DR CYREG_GPIO_PRT1_DR
#define NYellow__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NYellow__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NYellow__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NYellow__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define NYellow__0__HSIOM_MASK 0x00F00000u
#define NYellow__0__HSIOM_SHIFT 20u
#define NYellow__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NYellow__0__INTR CYREG_GPIO_PRT1_INTR
#define NYellow__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NYellow__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define NYellow__0__MASK 0x20u
#define NYellow__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NYellow__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NYellow__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NYellow__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NYellow__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NYellow__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NYellow__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NYellow__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NYellow__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NYellow__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NYellow__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NYellow__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NYellow__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NYellow__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NYellow__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NYellow__0__PC CYREG_GPIO_PRT1_PC
#define NYellow__0__PC2 CYREG_GPIO_PRT1_PC2
#define NYellow__0__PORT 1u
#define NYellow__0__PS CYREG_GPIO_PRT1_PS
#define NYellow__0__SHIFT 5
#define NYellow__DR CYREG_GPIO_PRT1_DR
#define NYellow__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NYellow__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NYellow__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NYellow__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NYellow__INTR CYREG_GPIO_PRT1_INTR
#define NYellow__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NYellow__INTSTAT CYREG_GPIO_PRT1_INTR
#define NYellow__MASK 0x20u
#define NYellow__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NYellow__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NYellow__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NYellow__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NYellow__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NYellow__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NYellow__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NYellow__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NYellow__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NYellow__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NYellow__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NYellow__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NYellow__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NYellow__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NYellow__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NYellow__PC CYREG_GPIO_PRT1_PC
#define NYellow__PC2 CYREG_GPIO_PRT1_PC2
#define NYellow__PORT 1u
#define NYellow__PS CYREG_GPIO_PRT1_PS
#define NYellow__SHIFT 5

/* SAGreen */
#define SAGreen__0__DR CYREG_GPIO_PRT1_DR
#define SAGreen__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SAGreen__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SAGreen__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SAGreen__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SAGreen__0__HSIOM_MASK 0x0F000000u
#define SAGreen__0__HSIOM_SHIFT 24u
#define SAGreen__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SAGreen__0__INTR CYREG_GPIO_PRT1_INTR
#define SAGreen__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SAGreen__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SAGreen__0__MASK 0x40u
#define SAGreen__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SAGreen__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SAGreen__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SAGreen__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SAGreen__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SAGreen__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SAGreen__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SAGreen__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SAGreen__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SAGreen__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SAGreen__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SAGreen__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SAGreen__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SAGreen__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SAGreen__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SAGreen__0__PC CYREG_GPIO_PRT1_PC
#define SAGreen__0__PC2 CYREG_GPIO_PRT1_PC2
#define SAGreen__0__PORT 1u
#define SAGreen__0__PS CYREG_GPIO_PRT1_PS
#define SAGreen__0__SHIFT 6
#define SAGreen__DR CYREG_GPIO_PRT1_DR
#define SAGreen__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SAGreen__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SAGreen__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SAGreen__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SAGreen__INTR CYREG_GPIO_PRT1_INTR
#define SAGreen__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SAGreen__INTSTAT CYREG_GPIO_PRT1_INTR
#define SAGreen__MASK 0x40u
#define SAGreen__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SAGreen__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SAGreen__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SAGreen__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SAGreen__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SAGreen__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SAGreen__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SAGreen__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SAGreen__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SAGreen__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SAGreen__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SAGreen__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SAGreen__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SAGreen__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SAGreen__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SAGreen__PC CYREG_GPIO_PRT1_PC
#define SAGreen__PC2 CYREG_GPIO_PRT1_PC2
#define SAGreen__PORT 1u
#define SAGreen__PS CYREG_GPIO_PRT1_PS
#define SAGreen__SHIFT 6

/* SYellow */
#define SYellow__0__DR CYREG_GPIO_PRT2_DR
#define SYellow__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SYellow__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SYellow__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SYellow__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SYellow__0__HSIOM_MASK 0x0000F000u
#define SYellow__0__HSIOM_SHIFT 12u
#define SYellow__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SYellow__0__INTR CYREG_GPIO_PRT2_INTR
#define SYellow__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SYellow__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SYellow__0__MASK 0x08u
#define SYellow__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SYellow__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SYellow__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SYellow__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SYellow__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SYellow__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SYellow__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SYellow__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SYellow__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SYellow__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SYellow__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SYellow__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SYellow__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SYellow__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SYellow__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SYellow__0__PC CYREG_GPIO_PRT2_PC
#define SYellow__0__PC2 CYREG_GPIO_PRT2_PC2
#define SYellow__0__PORT 2u
#define SYellow__0__PS CYREG_GPIO_PRT2_PS
#define SYellow__0__SHIFT 3
#define SYellow__DR CYREG_GPIO_PRT2_DR
#define SYellow__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SYellow__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SYellow__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SYellow__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SYellow__INTR CYREG_GPIO_PRT2_INTR
#define SYellow__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SYellow__INTSTAT CYREG_GPIO_PRT2_INTR
#define SYellow__MASK 0x08u
#define SYellow__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SYellow__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SYellow__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SYellow__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SYellow__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SYellow__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SYellow__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SYellow__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SYellow__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SYellow__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SYellow__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SYellow__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SYellow__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SYellow__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SYellow__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SYellow__PC CYREG_GPIO_PRT2_PC
#define SYellow__PC2 CYREG_GPIO_PRT2_PC2
#define SYellow__PORT 2u
#define SYellow__PS CYREG_GPIO_PRT2_PS
#define SYellow__SHIFT 3

/* TLCMode */
#define TLCMode__0__DR CYREG_GPIO_PRT0_DR
#define TLCMode__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TLCMode__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TLCMode__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TLCMode__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TLCMode__0__HSIOM_MASK 0x00000F00u
#define TLCMode__0__HSIOM_SHIFT 8u
#define TLCMode__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TLCMode__0__INTR CYREG_GPIO_PRT0_INTR
#define TLCMode__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TLCMode__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define TLCMode__0__MASK 0x04u
#define TLCMode__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TLCMode__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TLCMode__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TLCMode__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TLCMode__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TLCMode__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TLCMode__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TLCMode__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TLCMode__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TLCMode__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TLCMode__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TLCMode__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TLCMode__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TLCMode__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TLCMode__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TLCMode__0__PC CYREG_GPIO_PRT0_PC
#define TLCMode__0__PC2 CYREG_GPIO_PRT0_PC2
#define TLCMode__0__PORT 0u
#define TLCMode__0__PS CYREG_GPIO_PRT0_PS
#define TLCMode__0__SHIFT 2
#define TLCMode__DR CYREG_GPIO_PRT0_DR
#define TLCMode__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TLCMode__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TLCMode__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TLCMode__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TLCMode__INTR CYREG_GPIO_PRT0_INTR
#define TLCMode__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TLCMode__INTSTAT CYREG_GPIO_PRT0_INTR
#define TLCMode__MASK 0x04u
#define TLCMode__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TLCMode__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TLCMode__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TLCMode__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TLCMode__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TLCMode__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TLCMode__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TLCMode__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TLCMode__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TLCMode__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TLCMode__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TLCMode__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TLCMode__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TLCMode__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TLCMode__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TLCMode__PC CYREG_GPIO_PRT0_PC
#define TLCMode__PC2 CYREG_GPIO_PRT0_PC2
#define TLCMode__PORT 0u
#define TLCMode__PS CYREG_GPIO_PRT0_PS
#define TLCMode__SHIFT 2

/* WYellow */
#define WYellow__0__DR CYREG_GPIO_PRT2_DR
#define WYellow__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define WYellow__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define WYellow__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define WYellow__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define WYellow__0__HSIOM_MASK 0x0F000000u
#define WYellow__0__HSIOM_SHIFT 24u
#define WYellow__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define WYellow__0__INTR CYREG_GPIO_PRT2_INTR
#define WYellow__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define WYellow__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define WYellow__0__MASK 0x40u
#define WYellow__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define WYellow__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define WYellow__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define WYellow__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define WYellow__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define WYellow__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define WYellow__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define WYellow__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define WYellow__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define WYellow__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define WYellow__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define WYellow__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define WYellow__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define WYellow__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define WYellow__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define WYellow__0__PC CYREG_GPIO_PRT2_PC
#define WYellow__0__PC2 CYREG_GPIO_PRT2_PC2
#define WYellow__0__PORT 2u
#define WYellow__0__PS CYREG_GPIO_PRT2_PS
#define WYellow__0__SHIFT 6
#define WYellow__DR CYREG_GPIO_PRT2_DR
#define WYellow__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define WYellow__DR_INV CYREG_GPIO_PRT2_DR_INV
#define WYellow__DR_SET CYREG_GPIO_PRT2_DR_SET
#define WYellow__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define WYellow__INTR CYREG_GPIO_PRT2_INTR
#define WYellow__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define WYellow__INTSTAT CYREG_GPIO_PRT2_INTR
#define WYellow__MASK 0x40u
#define WYellow__PA__CFG0 CYREG_UDB_PA2_CFG0
#define WYellow__PA__CFG1 CYREG_UDB_PA2_CFG1
#define WYellow__PA__CFG10 CYREG_UDB_PA2_CFG10
#define WYellow__PA__CFG11 CYREG_UDB_PA2_CFG11
#define WYellow__PA__CFG12 CYREG_UDB_PA2_CFG12
#define WYellow__PA__CFG13 CYREG_UDB_PA2_CFG13
#define WYellow__PA__CFG14 CYREG_UDB_PA2_CFG14
#define WYellow__PA__CFG2 CYREG_UDB_PA2_CFG2
#define WYellow__PA__CFG3 CYREG_UDB_PA2_CFG3
#define WYellow__PA__CFG4 CYREG_UDB_PA2_CFG4
#define WYellow__PA__CFG5 CYREG_UDB_PA2_CFG5
#define WYellow__PA__CFG6 CYREG_UDB_PA2_CFG6
#define WYellow__PA__CFG7 CYREG_UDB_PA2_CFG7
#define WYellow__PA__CFG8 CYREG_UDB_PA2_CFG8
#define WYellow__PA__CFG9 CYREG_UDB_PA2_CFG9
#define WYellow__PC CYREG_GPIO_PRT2_PC
#define WYellow__PC2 CYREG_GPIO_PRT2_PC2
#define WYellow__PORT 2u
#define WYellow__PS CYREG_GPIO_PRT2_PS
#define WYellow__SHIFT 6

/* NASensor */
#define NASensor__0__DR CYREG_GPIO_PRT0_DR
#define NASensor__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define NASensor__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define NASensor__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define NASensor__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define NASensor__0__HSIOM_MASK 0x0000000Fu
#define NASensor__0__HSIOM_SHIFT 0u
#define NASensor__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define NASensor__0__INTR CYREG_GPIO_PRT0_INTR
#define NASensor__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define NASensor__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define NASensor__0__MASK 0x01u
#define NASensor__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define NASensor__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define NASensor__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define NASensor__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define NASensor__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define NASensor__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define NASensor__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define NASensor__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define NASensor__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define NASensor__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define NASensor__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define NASensor__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define NASensor__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define NASensor__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define NASensor__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define NASensor__0__PC CYREG_GPIO_PRT0_PC
#define NASensor__0__PC2 CYREG_GPIO_PRT0_PC2
#define NASensor__0__PORT 0u
#define NASensor__0__PS CYREG_GPIO_PRT0_PS
#define NASensor__0__SHIFT 0
#define NASensor__DR CYREG_GPIO_PRT0_DR
#define NASensor__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define NASensor__DR_INV CYREG_GPIO_PRT0_DR_INV
#define NASensor__DR_SET CYREG_GPIO_PRT0_DR_SET
#define NASensor__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define NASensor__INTR CYREG_GPIO_PRT0_INTR
#define NASensor__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define NASensor__INTSTAT CYREG_GPIO_PRT0_INTR
#define NASensor__MASK 0x01u
#define NASensor__PA__CFG0 CYREG_UDB_PA0_CFG0
#define NASensor__PA__CFG1 CYREG_UDB_PA0_CFG1
#define NASensor__PA__CFG10 CYREG_UDB_PA0_CFG10
#define NASensor__PA__CFG11 CYREG_UDB_PA0_CFG11
#define NASensor__PA__CFG12 CYREG_UDB_PA0_CFG12
#define NASensor__PA__CFG13 CYREG_UDB_PA0_CFG13
#define NASensor__PA__CFG14 CYREG_UDB_PA0_CFG14
#define NASensor__PA__CFG2 CYREG_UDB_PA0_CFG2
#define NASensor__PA__CFG3 CYREG_UDB_PA0_CFG3
#define NASensor__PA__CFG4 CYREG_UDB_PA0_CFG4
#define NASensor__PA__CFG5 CYREG_UDB_PA0_CFG5
#define NASensor__PA__CFG6 CYREG_UDB_PA0_CFG6
#define NASensor__PA__CFG7 CYREG_UDB_PA0_CFG7
#define NASensor__PA__CFG8 CYREG_UDB_PA0_CFG8
#define NASensor__PA__CFG9 CYREG_UDB_PA0_CFG9
#define NASensor__PC CYREG_GPIO_PRT0_PC
#define NASensor__PC2 CYREG_GPIO_PRT0_PC2
#define NASensor__PORT 0u
#define NASensor__PS CYREG_GPIO_PRT0_PS
#define NASensor__SHIFT 0

/* NAYellow */
#define NAYellow__0__DR CYREG_GPIO_PRT1_DR
#define NAYellow__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NAYellow__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NAYellow__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NAYellow__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define NAYellow__0__HSIOM_MASK 0x00000F00u
#define NAYellow__0__HSIOM_SHIFT 8u
#define NAYellow__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NAYellow__0__INTR CYREG_GPIO_PRT1_INTR
#define NAYellow__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NAYellow__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define NAYellow__0__MASK 0x04u
#define NAYellow__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NAYellow__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NAYellow__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NAYellow__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NAYellow__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NAYellow__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NAYellow__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NAYellow__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NAYellow__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NAYellow__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NAYellow__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NAYellow__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NAYellow__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NAYellow__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NAYellow__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NAYellow__0__PC CYREG_GPIO_PRT1_PC
#define NAYellow__0__PC2 CYREG_GPIO_PRT1_PC2
#define NAYellow__0__PORT 1u
#define NAYellow__0__PS CYREG_GPIO_PRT1_PS
#define NAYellow__0__SHIFT 2
#define NAYellow__DR CYREG_GPIO_PRT1_DR
#define NAYellow__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NAYellow__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NAYellow__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NAYellow__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NAYellow__INTR CYREG_GPIO_PRT1_INTR
#define NAYellow__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NAYellow__INTSTAT CYREG_GPIO_PRT1_INTR
#define NAYellow__MASK 0x04u
#define NAYellow__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NAYellow__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NAYellow__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NAYellow__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NAYellow__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NAYellow__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NAYellow__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NAYellow__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NAYellow__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NAYellow__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NAYellow__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NAYellow__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NAYellow__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NAYellow__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NAYellow__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NAYellow__PC CYREG_GPIO_PRT1_PC
#define NAYellow__PC2 CYREG_GPIO_PRT1_PC2
#define NAYellow__PORT 1u
#define NAYellow__PS CYREG_GPIO_PRT1_PS
#define NAYellow__SHIFT 2

/* SAYellow */
#define SAYellow__0__DR CYREG_GPIO_PRT2_DR
#define SAYellow__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SAYellow__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SAYellow__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SAYellow__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SAYellow__0__HSIOM_MASK 0x0000000Fu
#define SAYellow__0__HSIOM_SHIFT 0u
#define SAYellow__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SAYellow__0__INTR CYREG_GPIO_PRT2_INTR
#define SAYellow__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SAYellow__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SAYellow__0__MASK 0x01u
#define SAYellow__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SAYellow__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SAYellow__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SAYellow__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SAYellow__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SAYellow__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SAYellow__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SAYellow__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SAYellow__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SAYellow__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SAYellow__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SAYellow__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SAYellow__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SAYellow__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SAYellow__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SAYellow__0__PC CYREG_GPIO_PRT2_PC
#define SAYellow__0__PC2 CYREG_GPIO_PRT2_PC2
#define SAYellow__0__PORT 2u
#define SAYellow__0__PS CYREG_GPIO_PRT2_PS
#define SAYellow__0__SHIFT 0
#define SAYellow__DR CYREG_GPIO_PRT2_DR
#define SAYellow__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SAYellow__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SAYellow__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SAYellow__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SAYellow__INTR CYREG_GPIO_PRT2_INTR
#define SAYellow__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SAYellow__INTSTAT CYREG_GPIO_PRT2_INTR
#define SAYellow__MASK 0x01u
#define SAYellow__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SAYellow__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SAYellow__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SAYellow__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SAYellow__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SAYellow__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SAYellow__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SAYellow__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SAYellow__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SAYellow__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SAYellow__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SAYellow__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SAYellow__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SAYellow__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SAYellow__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SAYellow__PC CYREG_GPIO_PRT2_PC
#define SAYellow__PC2 CYREG_GPIO_PRT2_PC2
#define SAYellow__PORT 2u
#define SAYellow__PS CYREG_GPIO_PRT2_PS
#define SAYellow__SHIFT 0

/* Miscellaneous */
#define CY_VERSION "PSoC Creator  3.1 SP3"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
