/*         
 The MIT License (MIT)

 Copyright Â© 2025 Yusen Wang @yusen.w@qq.com
                                                                         
 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:
                                                                         
 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.
                                                                         
 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.
 */

`include "defines.svh"

// æŒ‡ä»¤è§£ç å•å…ƒé¡¶å±‚æ¨¡å—
// æ•´åˆidå’Œid_exæ¨¡å—
module idu (
    input wire clk,
    input wire rst_n,

    // from if_id
    input wire [`INST_DATA_WIDTH-1:0] inst_i,      // æŒ‡ä»¤å†…å®¹
    input wire [`INST_ADDR_WIDTH-1:0] inst_addr_i, // æŒ‡ä»¤åœ°å€
    input wire  [`INST_ADDR_WIDTH-1:0] old_pc_i,  // æµæ°´çº¿å†²åˆ·æ ‡å¿?
    input wire                         branch_taken_i, // åˆ†æ”¯é¢„æµ‹ç»“æœ

    // from ctrl
    input wire [   `CU_BUS_WIDTH-1:0] stall_flag_i,  // æµæ°´çº¿æš‚åœæ ‡å¿?

    // é•¿æŒ‡ä»¤å®Œæˆä¿¡å? - ä¿ç•™ç”¨äºå†…éƒ¨ç›‘æ§
    input wire       commit_valid_i,  // é•¿æŒ‡ä»¤æ‰§è¡Œå®Œæˆæœ‰æ•ˆä¿¡å?
    input wire [1:0] commit_id_i,     // æ‰§è¡Œå®Œæˆçš„é•¿æŒ‡ä»¤ID

    // to csr reg
    output wire [`BUS_ADDR_WIDTH-1:0] csr_raddr_o,  // è¯»CSRå¯„å­˜å™¨åœ°å?

    // to ex
    output wire [`INST_ADDR_WIDTH-1:0] inst_addr_o,    // æŒ‡ä»¤åœ°å€
    output wire                        reg_we_o,       // å†™é?šç”¨å¯„å­˜å™¨æ ‡å¿?
    output wire [ `REG_ADDR_WIDTH-1:0] reg_waddr_o,    // å†™é?šç”¨å¯„å­˜å™¨åœ°å?
    output wire [ `REG_ADDR_WIDTH-1:0] reg1_raddr_o,   // è¯»é?šç”¨å¯„å­˜å™?1åœ°å€(ä¼ ç»™EX)
    output wire [ `REG_ADDR_WIDTH-1:0] reg2_raddr_o,   // è¯»é?šç”¨å¯„å­˜å™?2åœ°å€(ä¼ ç»™EX)
    output wire                        csr_we_o,       // å†™CSRå¯„å­˜å™¨æ ‡å¿?
    output wire [ `BUS_ADDR_WIDTH-1:0] csr_waddr_o,    // å†™CSRå¯„å­˜å™¨åœ°å?
    output wire [                31:0] dec_imm_o,      // ç«‹å³æ•?
    output wire [  `DECINFO_WIDTH-1:0] dec_info_bus_o,  // è¯‘ç ä¿¡æ¯æ€»çº¿

    output wire [`INST_ADDR_WIDTH-1:0] old_pc_o,  // è¾“å‡ºæ—§çš„PCåœ°å€
    output wire                        branch_taken_o  // åˆ†æ”¯é¢„æµ‹ç»“æœè¾“å‡º
    // ç§»é™¤äº†HDUç›¸å…³çš„è¾“å‡?
);

    // å†…éƒ¨è¿çº¿ï¼Œè¿æ¥idå’Œid_pipe
    wire [`INST_ADDR_WIDTH-1:0] id_inst_addr;
    wire                        id_reg_we;
    wire [ `REG_ADDR_WIDTH-1:0] id_reg_waddr;
    wire [ `REG_ADDR_WIDTH-1:0] id_reg1_raddr;
    wire [ `REG_ADDR_WIDTH-1:0] id_reg2_raddr;
    wire                        id_csr_we;
    wire [ `BUS_ADDR_WIDTH-1:0] id_csr_waddr;
    wire [ `BUS_ADDR_WIDTH-1:0] id_csr_raddr;  // CSRè¯»åœ°å?
    wire [                31:0] id_dec_imm;
    wire [  `DECINFO_WIDTH-1:0] id_dec_info_bus;

    // ç§»é™¤HDUç›¸å…³å†…éƒ¨è¿çº¿

    // å®ä¾‹åŒ–idæ¨¡å—
    idu_decode u_idu_decode (
        .rst_n(rst_n),

        // from if_id
        .inst_i     (inst_i),
        .inst_addr_i(inst_addr_i),

        // to regs
        .reg1_raddr_o(id_reg1_raddr),
        .reg2_raddr_o(id_reg2_raddr),

        // to csr reg
        .csr_raddr_o(id_csr_raddr),

        // to id_ex
        .dec_imm_o     (id_dec_imm),
        .dec_info_bus_o(id_dec_info_bus),
        .inst_addr_o   (id_inst_addr),
        .reg_we_o      (id_reg_we),
        .reg_waddr_o   (id_reg_waddr),
        .csr_we_o      (id_csr_we),
        .csr_waddr_o   (id_csr_waddr)
    );

    // ç§»é™¤HDUå®ä¾‹åŒ–å’Œç›¸å…³åˆ¤æ–­ä»£ç 

    // å®ä¾‹åŒ–idu_id_pipeæ¨¡å— - ç§»é™¤é•¿æŒ‡ä»¤IDç›¸å…³æ¥å£
    idu_id_pipe u_idu_id_pipe (
        .clk  (clk),
        .rst_n(rst_n),

        // from id
        .inst_addr_i   (id_inst_addr),
        .reg_we_i      (id_reg_we),
        .reg_waddr_i   (id_reg_waddr),
        .reg1_raddr_i  (id_reg1_raddr),
        .reg2_raddr_i  (id_reg2_raddr),
        .csr_we_i      (id_csr_we),
        .csr_waddr_i   (id_csr_waddr),
        .csr_raddr_i   (id_csr_raddr),
        .dec_info_bus_i(id_dec_info_bus),
        .dec_imm_i     (id_dec_imm),
        .old_pc_i      (old_pc_i),  // æ—§è·³è½¬åœ°å?
        .branch_taken_i(branch_taken_i),  // åˆ†æ”¯é¢„æµ‹ç»“æœ

        // from ctrl
        .stall_flag_i(stall_flag_i),

        // to ex
        .inst_addr_o   (inst_addr_o),
        .reg_we_o      (reg_we_o),
        .reg_waddr_o   (reg_waddr_o),
        .reg1_raddr_o  (reg1_raddr_o),
        .reg2_raddr_o  (reg2_raddr_o),
        .csr_we_o      (csr_we_o),
        .csr_waddr_o   (csr_waddr_o),
        .csr_raddr_o   (csr_raddr_o),
        .dec_imm_o     (dec_imm_o),
        .dec_info_bus_o(dec_info_bus_o),
        .old_pc_o      (old_pc_o),  // è¾“å‡ºæ—§çš„PCåœ°å€
        .branch_taken_o(branch_taken_o)  // åˆ†æ”¯é¢„æµ‹ç»“æœè¾“å‡º
    );

endmodule
