# ğŸ”§ RTL Workshop â€“ Day 1 Report  

![Banner](https://img.shields.io/badge/RTL-Workshop-blueviolet?style=for-the-badge&logo=verilog&logoColor=white)

<p align="center">
  <img src="https://img.shields.io/badge/Made%20With-Verilog-green?style=flat-square" />
  <img src="https://img.shields.io/badge/Tool-Yosys-orange?style=flat-square" />
  <img src="https://img.shields.io/badge/Simulator-Icarus%20Verilog-blue?style=flat-square" />
  <img src="https://img.shields.io/badge/Waveform-GTKWave-red?style=flat-square" />
  <img src="https://img.shields.io/badge/PDK-Sky130-lightgrey?style=flat-square" />
</p>

---

## ğŸ“Œ Introduction
This repository documents my learning journey in the **RTL Workshop**.  
**Day 1** focused on the **RTL Design and Synthesis Flow**, exploring how a digital design moves from **Verilog code â simulation â synthesis â netlist**, using fully open-source tools.  

---

## ğŸ› ï¸ Tools Used
- ğŸ–¥ **Icarus Verilog (iverilog)** â€“ for compiling and simulating Verilog designs.  
- ğŸ“ˆ **GTKWave** â€“ for viewing simulation waveforms.  
- âš™ï¸ **Yosys** â€“ for RTL synthesis and netlist generation.  
- ğŸ“‚ **Sky130 PDK** â€“ technology library for mapping logic gates.  

---

## ğŸ“š Day 1 Learnings

##  What is a Simulator, Design, and Testbench?

### ğŸ–¥ï¸ Simulator
A **simulator** is a software tool that checks your digital circuitâ€™s functionality by applying test inputs and observing outputs.  
It helps you **verify your design before hardware implementation**.

### ğŸ“ Design
The **design** is your **Verilog code** describing the intended logic functionality.

### ğŸ§ª Testbench
A **testbench** is a **simulation environment** that applies various inputs to your design and checks whether the outputs are correct.

---

## 1ï¸âƒ£ Simulation with Icarus Verilog
Simulation is the **first validation step**. I implemented a **2:1 multiplexer** in Verilog and tested it with a testbench.

#### ğŸ”¹ 2:1 MUX Design (`mux.v`)
```verilog
module mux (
    input wire a, b, sel,
    output wire y
);
    assign y = sel ? b : a;
endmodule

```

## â–¶ï¸ Running Simulation
```bash
iverilog -o mux_tb mux.v tb_mux.v
./mux_tb
gtkwave mux.vcd
```

## 2ï¸âƒ£ Synthesis with Yosys
I synthesized the same 2:1 MUX into gate-level hardware using **Yosys** and the **Sky130 standard cell library**.  

### ğŸ”¹ Yosys Script (`mux.ys`)
```tcl
read_liberty -lib sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog mux.v
synth -top mux
dfflibmap -liberty sky130_fd_sc_hd__tt_025C_1v80.lib
abc -liberty sky130_fd_sc_hd__tt_025C_1v80.lib
show
write_verilog mux_synth.v
```

### â–¶ï¸ Running Synthesis
```bash
yosys -s mux.ys
```

ğŸ“„ **Result:** Yosys produced an optimized **gate-level netlist** (`mux_synth.v`) mapped to Sky130 cells.  

---

## ğŸ“ Key Learnings & Takeaways
- ğŸ” Always **simulate before synthesis** to catch design issues early.  
- ğŸ›  **iverilog + GTKWave** workflow is excellent for debugging.  
- ğŸ“‚ `.lib` files are **critical** for mapping RTL to real hardware cells.  
- ğŸ“œ Yosys scripting makes synthesis **repeatable and automated**.  

---

## ğŸ”® Next Steps
- ğŸ” Study **sequential circuits** (flip-flops, registers).  
- â± Learn about **timing equations** (setup/hold checks).  
- â• Practice with **larger designs** like adders & ALUs.  

---

## ğŸ“‚ Repository Structure
```bash
â”œâ”€â”€ mux.v              # 2:1 MUX design
â”œâ”€â”€ tb_mux.v           # Testbench
â”œâ”€â”€ mux.ys             # Yosys synthesis script
â”œâ”€â”€ mux_synth.v        # Synthesized netlist
â”œâ”€â”€ mux.vcd            # Simulation waveform (generated)
â””â”€â”€ README.md          # This report







