/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  reg [8:0] celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [9:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire [24:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(in_data[174] ? celloutsig_1_0z[3] : in_data[144]);
  assign celloutsig_0_8z = !(celloutsig_0_4z[22] ? celloutsig_0_3z[1] : celloutsig_0_3z[0]);
  assign celloutsig_0_17z = !(celloutsig_0_12z[7] ? celloutsig_0_15z : celloutsig_0_1z[4]);
  assign celloutsig_0_15z = ~(celloutsig_0_10z[0] | celloutsig_0_13z[7]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z[0] ^ in_data[12]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z[0] ^ celloutsig_1_5z[3]);
  assign celloutsig_1_0z = in_data[182:178] + in_data[116:112];
  assign celloutsig_0_14z = celloutsig_0_2z + { in_data[17:15], celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[48:45] + in_data[65:62];
  assign celloutsig_0_3z = celloutsig_0_0z[3:0] & celloutsig_0_0z[9:6];
  assign celloutsig_1_4z = { in_data[117:116], celloutsig_1_2z } & { celloutsig_1_0z[3:2], celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_3z & celloutsig_1_3z;
  assign celloutsig_0_16z = celloutsig_0_4z[20:14] / { 1'h1, celloutsig_0_10z };
  assign celloutsig_0_11z = { celloutsig_0_10z[1], celloutsig_0_7z } && { celloutsig_0_10z[5:2], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_3z = celloutsig_1_2z * celloutsig_1_0z[2:0];
  assign celloutsig_0_12z = { celloutsig_0_7z[3:0], celloutsig_0_7z } * { celloutsig_0_0z[8:1], celloutsig_0_6z };
  assign celloutsig_0_13z = { in_data[9:3], celloutsig_0_8z, celloutsig_0_11z } * { celloutsig_0_10z[4:2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_32z = & celloutsig_0_4z[13:11];
  assign celloutsig_0_69z = ~^ celloutsig_0_29z[10:7];
  assign celloutsig_0_9z = ~^ celloutsig_0_3z[2:0];
  assign celloutsig_0_5z = ^ celloutsig_0_0z[8:0];
  assign celloutsig_1_5z = celloutsig_1_4z[4:1] << celloutsig_1_4z[4:1];
  assign celloutsig_1_18z = { celloutsig_1_3z[2:1], celloutsig_1_2z } << in_data[127:123];
  assign celloutsig_0_10z = celloutsig_0_4z[12:7] << { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_1z = celloutsig_0_0z[4:0] << in_data[61:57];
  assign celloutsig_1_2z = celloutsig_1_0z[4:2] >>> { in_data[130], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[163], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z } >>> { celloutsig_1_4z[2], celloutsig_1_18z };
  assign celloutsig_0_25z = celloutsig_0_4z[19:4] >>> { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_3z[3:1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_21z } >>> { celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[80:71] ~^ in_data[78:69];
  assign celloutsig_0_36z = celloutsig_0_25z[9:0] ~^ { celloutsig_0_5z, celloutsig_0_24z };
  assign celloutsig_0_21z = celloutsig_0_0z[6:4] ~^ { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_4z = { in_data[46:26], celloutsig_0_2z } ^ { in_data[82:73], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_1z ^ in_data[85:81];
  assign celloutsig_0_68z = { celloutsig_0_36z[6:2], celloutsig_0_32z } ^ celloutsig_0_25z[14:9];
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_24z = { celloutsig_0_4z[23:20], celloutsig_0_1z };
  assign { out_data[132:128], out_data[101:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
