Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.88 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.99 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\final3\ipcore_dir\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "\\mac\home\final3\fin3.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clock>.

Elaborating module <IBUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=10.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=10.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.1,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=10,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.3,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=10,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.25,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=10,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.15,CLKOUT3_USE_FINE_PS="FALSE",CLKOUT4_DIVIDE=10,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.1,CLKOUT4_USE_FINE_PS="FALSE",CLKOUT5_DIVIDE=10,CLKOUT5_PHASE=0.0,CLKOUT5_DUTY_CYCLE=0.2,CLKOUT5_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 152: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 154: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 156: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 158: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 160: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 163: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 175: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 176: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 182: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 184: Assignment to locked_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 185: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\final3\ipcore_dir\clock.v" Line 186: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "\\mac\home\final3\fin3.v" Line 128: Assignment to CLK_OUT1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 772: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 773: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 774: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 775: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 776: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 777: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 778: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 779: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 780: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 781: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 782: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 783: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 784: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 785: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 786: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\final3\fin3.v" Line 787: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:634 - "\\mac\home\final3\fin3.v" Line 136: Net <rst> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "\\mac\home\final3\fin3.v".
INFO:Xst:3210 - "\\mac\home\final3\fin3.v" line 124: Output port <CLK_OUT1> of the instance <instance_name> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <stop>.
    Found 1-bit register for signal <flag>.
    Found 3-bit register for signal <state1>.
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit register for signal <cnt_7>.
    Found 4-bit register for signal <state_7>.
    Found 7-bit register for signal <seg_number>.
    Found 8-bit register for signal <scan>.
    Found 7-bit register for signal <seg_data>.
    Found 4-bit register for signal <state_color>.
    Found finite state machine <FSM_0> for signal <stop>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK_OUT3 (rising_edge)                         |
    | Reset              | btnc (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <state_color[3]_GND_1_o_sub_4_OUT> created at line 154.
    Found 32-bit subtractor for signal <cnt[31]_GND_1_o_sub_122_OUT> created at line 253.
    Found 32-bit subtractor for signal <cnt_7[31]_GND_1_o_sub_136_OUT> created at line 266.
    Found 32-bit subtractor for signal <cnt_7[31]_GND_1_o_sub_140_OUT> created at line 269.
    Found 32-bit subtractor for signal <cnt_7[31]_GND_1_o_sub_142_OUT> created at line 271.
    Found 4-bit adder for signal <state_color[3]_GND_1_o_add_9_OUT> created at line 163.
    Found 32-bit adder for signal <cnt[31]_GND_1_o_add_117_OUT> created at line 248.
    Found 32-bit adder for signal <cnt_7[31]_GND_1_o_add_147_OUT> created at line 276.
    Found 32-bit adder for signal <cnt_7[31]_GND_1_o_add_151_OUT> created at line 279.
    Found 32-bit adder for signal <cnt_7[31]_GND_1_o_add_153_OUT> created at line 281.
    Found 8x29-bit Read Only RAM for signal <_n1121>
    Found 32-bit comparator greater for signal <GND_1_o_cnt[31]_LessThan_126_o> created at line 255
    Found 32-bit comparator greater for signal <n0112> created at line 275
    Found 32-bit comparator greater for signal <n0130> created at line 293
    Found 32-bit comparator greater for signal <n0134> created at line 295
    Found 32-bit comparator greater for signal <n0139> created at line 297
    Found 32-bit comparator greater for signal <n0144> created at line 299
    Found 32-bit comparator greater for signal <n0149> created at line 301
    Found 32-bit comparator greater for signal <n0154> created at line 303
    Found 32-bit comparator greater for signal <n0159> created at line 305
    Found 32-bit comparator greater for signal <n0256> created at line 772
    Found 32-bit comparator greater for signal <n0263> created at line 773
    Found 32-bit comparator greater for signal <n0269> created at line 774
    Found 32-bit comparator greater for signal <n0275> created at line 775
    Found 32-bit comparator greater for signal <n0281> created at line 776
    Found 32-bit comparator greater for signal <n0287> created at line 777
    Found 32-bit comparator greater for signal <n0293> created at line 778
    Found 32-bit comparator greater for signal <n0299> created at line 779
    Found 32-bit comparator greater for signal <n0305> created at line 780
    Found 32-bit comparator greater for signal <n0311> created at line 781
    Found 32-bit comparator greater for signal <n0317> created at line 782
    Found 32-bit comparator greater for signal <n0323> created at line 783
    Found 32-bit comparator greater for signal <n0329> created at line 784
    Found 32-bit comparator greater for signal <n0335> created at line 785
    Found 32-bit comparator greater for signal <n0341> created at line 786
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 101 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred 100 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <clock>.
    Related source file is "\\mac\home\final3\ipcore_dir\clock.v".
    Summary:
	no macro.
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x29-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 32-bit addsub                                         : 2
 4-bit addsub                                          : 1
# Registers                                            : 10
 1-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 24
 32-bit comparator greater                             : 24
# Multiplexers                                         : 100
 1-bit 2-to-1 multiplexer                              : 38
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 36
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <state1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <state1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <state_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2404 -  FFs/Latches <state1<2:1>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <state<2:2>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <state_7> prevents it from being combined with the RAM <Mram__n1121> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 29-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state_7<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x29-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 32-bit addsub                                         : 1
 4-bit addsub                                          : 1
# Counters                                             : 1
 32-bit updown counter                                 : 1
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 24
 32-bit comparator greater                             : 24
# Multiplexers                                         : 99
 1-bit 2-to-1 multiplexer                              : 38
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 36
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <stop[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 0
 001   | 1
-------------------
WARNING:Xst:1710 - FF/Latch <state_7_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <clock> ...

Optimizing unit <top> ...
WARNING:Xst:1710 - FF/Latch <seg_number_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seg_number_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cnt_7_28> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <cnt_7_29> <cnt_7_30> <cnt_7_31> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 789
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 6
#      LUT2                        : 79
#      LUT3                        : 97
#      LUT4                        : 58
#      LUT5                        : 199
#      LUT6                        : 52
#      MUXCY                       : 224
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 90
#      FDE                         : 7
#      FDR                         : 1
#      FDRE                        : 68
#      FDS                         : 1
#      FDSE                        : 13
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 50
#      IBUF                        : 15
#      IBUFG                       : 1
#      OBUF                        : 34
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              90  out of  126800     0%  
 Number of Slice LUTs:                  505  out of  63400     0%  
    Number used as Logic:               505  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    506
   Number with an unused Flip Flop:     416  out of    506    82%  
   Number with an unused LUT:             1  out of    506     0%  
   Number of fully used LUT-FF pairs:    89  out of    506    17%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  50  out of    210    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
instance_name/clkout2              | BUFG                   | 90    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.694ns (Maximum Frequency: 213.019MHz)
   Minimum input arrival time before clock: 3.302ns
   Maximum output required time after clock: 3.283ns
   Maximum combinational path delay: 0.001ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'instance_name/clkout2'
  Clock period: 4.694ns (frequency: 213.019MHz)
  Total number of paths / destination ports: 52143 / 241
-------------------------------------------------------------------------
Delay:               4.694ns (Levels of Logic = 39)
  Source:            cnt_7_0 (FF)
  Destination:       cnt_7_28 (FF)
  Source Clock:      instance_name/clkout2 rising
  Destination Clock: instance_name/clkout2 rising

  Data Path: cnt_7_0 to cnt_7_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            11   0.398   0.836  cnt_7_0 (cnt_7_0)
     LUT5:I0->O            1   0.105   0.000  Mcompar_n0112_lut<0> (Mcompar_n0112_lut<0>)
     MUXCY:S->O            1   0.392   0.000  Mcompar_n0112_cy<0> (Mcompar_n0112_cy<0>)
     MUXCY:CI->O           1   0.025   0.000  Mcompar_n0112_cy<1> (Mcompar_n0112_cy<1>)
     MUXCY:CI->O           1   0.025   0.000  Mcompar_n0112_cy<2> (Mcompar_n0112_cy<2>)
     MUXCY:CI->O           1   0.025   0.000  Mcompar_n0112_cy<3> (Mcompar_n0112_cy<3>)
     MUXCY:CI->O           1   0.025   0.000  Mcompar_n0112_cy<4> (Mcompar_n0112_cy<4>)
     MUXCY:CI->O           1   0.025   0.000  Mcompar_n0112_cy<5> (Mcompar_n0112_cy<5>)
     MUXCY:CI->O          60   0.280   0.492  Mcompar_n0112_cy<6> (Mcompar_n0112_cy<6>)
     LUT3:I2->O            1   0.105   0.000  Mmux__n0810_rs_lut<0>1 (Mmux__n0810_rs_lut<0>)
     MUXCY:S->O            1   0.392   0.000  Mmux__n0810_rs_cy<0> (Mmux__n0810_rs_cy<0>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<1> (Mmux__n0810_rs_cy<1>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<2> (Mmux__n0810_rs_cy<2>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<3> (Mmux__n0810_rs_cy<3>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<4> (Mmux__n0810_rs_cy<4>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<5> (Mmux__n0810_rs_cy<5>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<6> (Mmux__n0810_rs_cy<6>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<7> (Mmux__n0810_rs_cy<7>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<8> (Mmux__n0810_rs_cy<8>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<9> (Mmux__n0810_rs_cy<9>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<10> (Mmux__n0810_rs_cy<10>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<11> (Mmux__n0810_rs_cy<11>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<12> (Mmux__n0810_rs_cy<12>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<13> (Mmux__n0810_rs_cy<13>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<14> (Mmux__n0810_rs_cy<14>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<15> (Mmux__n0810_rs_cy<15>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<16> (Mmux__n0810_rs_cy<16>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<17> (Mmux__n0810_rs_cy<17>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<18> (Mmux__n0810_rs_cy<18>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<19> (Mmux__n0810_rs_cy<19>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<20> (Mmux__n0810_rs_cy<20>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<21> (Mmux__n0810_rs_cy<21>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<22> (Mmux__n0810_rs_cy<22>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<23> (Mmux__n0810_rs_cy<23>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<24> (Mmux__n0810_rs_cy<24>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<25> (Mmux__n0810_rs_cy<25>)
     MUXCY:CI->O           1   0.025   0.000  Mmux__n0810_rs_cy<26> (Mmux__n0810_rs_cy<26>)
     MUXCY:CI->O           0   0.025   0.000  Mmux__n0810_rs_cy<27> (Mmux__n0810_rs_cy<27>)
     XORCY:CI->O           1   0.417   0.357  Mmux__n0810_rs_xor<28> (_n0810<28>)
     LUT3:I2->O            1   0.105   0.000  Mmux_cnt_7[31]_GND_1_o_mux_160_OUT211 (cnt_7[31]_GND_1_o_mux_160_OUT<28>)
     FDRE:D                    0.015          cnt_7_28
    ----------------------------------------
    Total                      4.694ns (3.009ns logic, 1.685ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instance_name/clkout2'
  Total number of paths / destination ports: 266 / 68
-------------------------------------------------------------------------
Offset:              3.302ns (Levels of Logic = 4)
  Source:            sw3 (PAD)
  Destination:       seg_number_0 (FF)
  Destination Clock: instance_name/clkout2 rising

  Data Path: sw3 to seg_number_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.633  sw3_IBUF (sw3_IBUF)
     LUT3:I0->O            6   0.105   0.808  Mmux_state_7[3]_state_7[3]_mux_338_OUT8141 (Mmux_state_7[3]_state_7[3]_mux_338_OUT814)
     LUT5:I0->O            2   0.105   0.785  _n0884_SW0 (N15)
     LUT6:I1->O            5   0.105   0.362  _n0884 (_n0884)
     FDRE:R                    0.397          seg_number_0
    ----------------------------------------
    Total                      3.302ns (0.713ns logic, 2.589ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'instance_name/clkout2'
  Total number of paths / destination ports: 1511 / 34
-------------------------------------------------------------------------
Offset:              3.283ns (Levels of Logic = 9)
  Source:            cnt_9 (FF)
  Destination:       led2 (PAD)
  Source Clock:      instance_name/clkout2 rising

  Data Path: cnt_9 to led2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            32   0.398   0.910  cnt_9 (cnt_9)
     LUT5:I0->O            1   0.105   0.000  Mcompar_n0263_lut<1> (Mcompar_n0263_lut<1>)
     MUXCY:S->O            1   0.392   0.000  Mcompar_n0263_cy<1> (Mcompar_n0263_cy<1>)
     MUXCY:CI->O           1   0.025   0.000  Mcompar_n0263_cy<2> (Mcompar_n0263_cy<2>)
     MUXCY:CI->O           1   0.025   0.000  Mcompar_n0263_cy<3> (Mcompar_n0263_cy<3>)
     MUXCY:CI->O           1   0.025   0.000  Mcompar_n0263_cy<4> (Mcompar_n0263_cy<4>)
     MUXCY:CI->O           1   0.025   0.000  Mcompar_n0263_cy<5> (Mcompar_n0263_cy<5>)
     MUXCY:CI->O           2   0.280   0.654  Mcompar_n0263_cy<6> (Mcompar_n0263_cy<6>)
     LUT4:I0->O            1   0.105   0.339  GND_1_o_GND_1_o_AND_106_o1 (led2_OBUF)
     OBUF:I->O                 0.000          led2_OBUF (led2)
    ----------------------------------------
    Total                      3.283ns (1.380ns logic, 1.903ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.001ns (Levels of Logic = 1)
  Source:            clk100mhz (PAD)
  Destination:       instance_name/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: clk100mhz to instance_name/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.001   0.000  instance_name/clkin1_buf (instance_name/clkin1)
    MMCME2_ADV:CLKIN1          0.000          instance_name/mmcm_adv_inst
    ----------------------------------------
    Total                      0.001ns (0.001ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock instance_name/clkout2
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
instance_name/clkout2|    4.694|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 49.00 secs
Total CPU time to Xst completion: 49.28 secs
 
--> 

Total memory usage is 402520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    4 (   0 filtered)

