/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module b_registered_input_to_output_new_primitive(a, b, clk, reset, dly_b, z_out);
  output [37:0] z_out;
  input reset;
  output [17:0] dly_b;
  input clk;
  input [17:0] b;
  input [19:0] a;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$535 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$534 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$533 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$532 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$531 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$530 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$529 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$528 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$527 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$526 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$525 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$524 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$523 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$522 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$521 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$520 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$519 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$518 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$517 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$516 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$515 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$514 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$513 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$512 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$511 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$510 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$509 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$508 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$507 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$506 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$505 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$504 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$503 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$502 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$501 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$500 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$499 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$498 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$497 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$496 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$clkbufmap.cc:298:execute$398 ;
  wire [19:0] \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a ;
  wire [17:0] \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$clk ;
  wire [17:0] \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$reset ;
  wire [37:0] \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:2.21-2.22" *)
  wire [19:0] \$auto$rs_design_edit.cc:820:execute$537.a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:3.24-3.25" *)
  wire [17:0] \$auto$rs_design_edit.cc:820:execute$537.b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:4.13-4.16" *)
  wire \$auto$rs_design_edit.cc:820:execute$537.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:5.24-5.29" *)
  wire [17:0] \$auto$rs_design_edit.cc:820:execute$537.dly_b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:4.18-4.23" *)
  wire \$auto$rs_design_edit.cc:820:execute$537.reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:6.24-6.29" *)
  wire [37:0] \$auto$rs_design_edit.cc:820:execute$537.z_out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:6.24-6.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:6.24-6.29" *)
  wire [37:0] z_out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:4.18-4.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:4.18-4.23" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:5.24-5.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:5.24-5.29" *)
  wire [17:0] dly_b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:4.13-4.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:4.13-4.16" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:3.24-3.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:3.24-3.25" *)
  wire [17:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:2.21-2.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:2.21-2.22" *)
  wire [19:0] a;
  wire [37:0] \$iopadmap$z_out ;
  wire \$iopadmap$reset ;
  wire [17:0] \$iopadmap$dly_b ;
  wire \$iopadmap$clk ;
  wire [17:0] \$iopadmap$b ;
  wire [19:0] \$iopadmap$a ;
  wire \$auto$clkbufmap.cc:298:execute$398 ;
  wire \$auto$rs_design_edit.cc:568:execute$496 ;
  wire \$auto$rs_design_edit.cc:568:execute$497 ;
  wire \$auto$rs_design_edit.cc:568:execute$498 ;
  wire \$auto$rs_design_edit.cc:568:execute$499 ;
  wire \$auto$rs_design_edit.cc:568:execute$500 ;
  wire \$auto$rs_design_edit.cc:568:execute$501 ;
  wire \$auto$rs_design_edit.cc:568:execute$502 ;
  wire \$auto$rs_design_edit.cc:568:execute$503 ;
  wire \$auto$rs_design_edit.cc:568:execute$504 ;
  wire \$auto$rs_design_edit.cc:568:execute$505 ;
  wire \$auto$rs_design_edit.cc:568:execute$506 ;
  wire \$auto$rs_design_edit.cc:568:execute$507 ;
  wire \$auto$rs_design_edit.cc:568:execute$508 ;
  wire \$auto$rs_design_edit.cc:568:execute$509 ;
  wire \$auto$rs_design_edit.cc:568:execute$510 ;
  wire \$auto$rs_design_edit.cc:568:execute$511 ;
  wire \$auto$rs_design_edit.cc:568:execute$512 ;
  wire \$auto$rs_design_edit.cc:568:execute$513 ;
  wire \$auto$rs_design_edit.cc:568:execute$514 ;
  wire \$auto$rs_design_edit.cc:568:execute$515 ;
  wire \$auto$rs_design_edit.cc:568:execute$516 ;
  wire \$auto$rs_design_edit.cc:568:execute$517 ;
  wire \$auto$rs_design_edit.cc:568:execute$518 ;
  wire \$auto$rs_design_edit.cc:568:execute$519 ;
  wire \$auto$rs_design_edit.cc:568:execute$520 ;
  wire \$auto$rs_design_edit.cc:568:execute$521 ;
  wire \$auto$rs_design_edit.cc:568:execute$522 ;
  wire \$auto$rs_design_edit.cc:568:execute$523 ;
  wire \$auto$rs_design_edit.cc:568:execute$524 ;
  wire \$auto$rs_design_edit.cc:568:execute$525 ;
  wire \$auto$rs_design_edit.cc:568:execute$526 ;
  wire \$auto$rs_design_edit.cc:568:execute$527 ;
  wire \$auto$rs_design_edit.cc:568:execute$528 ;
  wire \$auto$rs_design_edit.cc:568:execute$529 ;
  wire \$auto$rs_design_edit.cc:568:execute$530 ;
  wire \$auto$rs_design_edit.cc:568:execute$531 ;
  wire \$auto$rs_design_edit.cc:568:execute$532 ;
  wire \$auto$rs_design_edit.cc:568:execute$533 ;
  wire \$auto$rs_design_edit.cc:568:execute$534 ;
  wire \$auto$rs_design_edit.cc:568:execute$535 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$496 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$497 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$498 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [10]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$499 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [11]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$500 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [12]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$501 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [13]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$502 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [14]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$503 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [15]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$504 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [16]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$505 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [17]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$506 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [18]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$507 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [19]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$508 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$509 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$510 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [4]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$511 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [5]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$512 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [6]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$513 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [7]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$514 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [8]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.a_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$515 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.a [9]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$516 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$517 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$518 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [10]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$519 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [11]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$520 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [12]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$521 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [13]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$522 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [14]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$523 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [15]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$524 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [16]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$525 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [17]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$526 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$527 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$528 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [4]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$529 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [5]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$530 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [6]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$531 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [7]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$532 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [8]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.b_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$533 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.b [9]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$534 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [0]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [1]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_10  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [10]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_11  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [11]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_12  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [12]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_13  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [13]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_14  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [14]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_15  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [15]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_16  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [16]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_17  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [17]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_2  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [2]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_3  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [3]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_4  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [4]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_5  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [5]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_6  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [6]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_7  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [7]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_8  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [8]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.dly_b_9  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b [9]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.dly_b [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$535 ),
    .I(\$auto$rs_design_edit.cc:820:execute$537.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [0]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [1]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_10  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [10]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_11  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [11]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_12  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [12]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_13  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [13]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_14  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [14]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_15  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [15]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_16  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [16]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_17  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [17]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_18  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [18]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_19  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [19]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_2  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [2]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_20  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [20]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_21  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [21]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_22  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [22]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_23  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [23]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_24  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [24]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_25  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [25]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_26  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [26]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_27  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [27]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_28  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [28]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_29  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [29]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_3  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [3]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_30  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [30]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_31  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [31]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_32  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [32]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_33  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [33]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_34  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [34]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_35  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [35]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_36  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [36]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_37  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [37]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_4  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [4]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_5  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [5]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_6  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [6]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_7  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [7]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_8  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [8]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b_registered_input_to_output_new_primitive.z_out_9  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out [9]),
    .O(\$auto$rs_design_edit.cc:820:execute$537.z_out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$clkbufmap.cc:265:execute$396  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$clkbufmap.cc:298:execute$398 )
  );
  fabric_b_registered_input_to_output_new_primitive \$auto$rs_design_edit.cc:818:execute$536  (
    .\$auto$rs_design_edit.cc:568:execute$535 (\$auto$rs_design_edit.cc:568:execute$535 ),
    .\$auto$rs_design_edit.cc:568:execute$534 (\$auto$rs_design_edit.cc:568:execute$534 ),
    .\$auto$rs_design_edit.cc:568:execute$533 (\$auto$rs_design_edit.cc:568:execute$533 ),
    .\$auto$rs_design_edit.cc:568:execute$532 (\$auto$rs_design_edit.cc:568:execute$532 ),
    .\$auto$rs_design_edit.cc:568:execute$531 (\$auto$rs_design_edit.cc:568:execute$531 ),
    .\$auto$rs_design_edit.cc:568:execute$530 (\$auto$rs_design_edit.cc:568:execute$530 ),
    .\$auto$rs_design_edit.cc:568:execute$529 (\$auto$rs_design_edit.cc:568:execute$529 ),
    .\$auto$rs_design_edit.cc:568:execute$528 (\$auto$rs_design_edit.cc:568:execute$528 ),
    .\$auto$rs_design_edit.cc:568:execute$527 (\$auto$rs_design_edit.cc:568:execute$527 ),
    .\$auto$rs_design_edit.cc:568:execute$526 (\$auto$rs_design_edit.cc:568:execute$526 ),
    .\$auto$rs_design_edit.cc:568:execute$525 (\$auto$rs_design_edit.cc:568:execute$525 ),
    .\$auto$rs_design_edit.cc:568:execute$524 (\$auto$rs_design_edit.cc:568:execute$524 ),
    .\$auto$rs_design_edit.cc:568:execute$523 (\$auto$rs_design_edit.cc:568:execute$523 ),
    .\$auto$rs_design_edit.cc:568:execute$522 (\$auto$rs_design_edit.cc:568:execute$522 ),
    .\$auto$rs_design_edit.cc:568:execute$521 (\$auto$rs_design_edit.cc:568:execute$521 ),
    .\$auto$rs_design_edit.cc:568:execute$520 (\$auto$rs_design_edit.cc:568:execute$520 ),
    .\$auto$rs_design_edit.cc:568:execute$519 (\$auto$rs_design_edit.cc:568:execute$519 ),
    .\$auto$rs_design_edit.cc:568:execute$518 (\$auto$rs_design_edit.cc:568:execute$518 ),
    .\$auto$rs_design_edit.cc:568:execute$517 (\$auto$rs_design_edit.cc:568:execute$517 ),
    .\$auto$rs_design_edit.cc:568:execute$516 (\$auto$rs_design_edit.cc:568:execute$516 ),
    .\$auto$rs_design_edit.cc:568:execute$515 (\$auto$rs_design_edit.cc:568:execute$515 ),
    .\$auto$rs_design_edit.cc:568:execute$514 (\$auto$rs_design_edit.cc:568:execute$514 ),
    .\$auto$rs_design_edit.cc:568:execute$513 (\$auto$rs_design_edit.cc:568:execute$513 ),
    .\$auto$rs_design_edit.cc:568:execute$512 (\$auto$rs_design_edit.cc:568:execute$512 ),
    .\$auto$rs_design_edit.cc:568:execute$511 (\$auto$rs_design_edit.cc:568:execute$511 ),
    .\$auto$rs_design_edit.cc:568:execute$510 (\$auto$rs_design_edit.cc:568:execute$510 ),
    .\$auto$rs_design_edit.cc:568:execute$509 (\$auto$rs_design_edit.cc:568:execute$509 ),
    .\$auto$rs_design_edit.cc:568:execute$508 (\$auto$rs_design_edit.cc:568:execute$508 ),
    .\$auto$rs_design_edit.cc:568:execute$507 (\$auto$rs_design_edit.cc:568:execute$507 ),
    .\$auto$rs_design_edit.cc:568:execute$506 (\$auto$rs_design_edit.cc:568:execute$506 ),
    .\$auto$rs_design_edit.cc:568:execute$505 (\$auto$rs_design_edit.cc:568:execute$505 ),
    .\$auto$rs_design_edit.cc:568:execute$504 (\$auto$rs_design_edit.cc:568:execute$504 ),
    .\$auto$rs_design_edit.cc:568:execute$503 (\$auto$rs_design_edit.cc:568:execute$503 ),
    .\$auto$rs_design_edit.cc:568:execute$502 (\$auto$rs_design_edit.cc:568:execute$502 ),
    .\$auto$rs_design_edit.cc:568:execute$501 (\$auto$rs_design_edit.cc:568:execute$501 ),
    .\$auto$rs_design_edit.cc:568:execute$500 (\$auto$rs_design_edit.cc:568:execute$500 ),
    .\$auto$rs_design_edit.cc:568:execute$499 (\$auto$rs_design_edit.cc:568:execute$499 ),
    .\$auto$rs_design_edit.cc:568:execute$498 (\$auto$rs_design_edit.cc:568:execute$498 ),
    .\$auto$rs_design_edit.cc:568:execute$497 (\$auto$rs_design_edit.cc:568:execute$497 ),
    .\$auto$rs_design_edit.cc:568:execute$496 (\$auto$rs_design_edit.cc:568:execute$496 ),
    .\$auto$clkbufmap.cc:298:execute$398 (\$auto$clkbufmap.cc:298:execute$398 ),
    .\$iopadmap$a (\$iopadmap$a ),
    .\$iopadmap$b (\$iopadmap$b ),
    .\$iopadmap$dly_b (\$iopadmap$dly_b ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .\$iopadmap$z_out (\$iopadmap$z_out )
  );
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$535  = \$auto$rs_design_edit.cc:568:execute$535 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$534  = \$auto$rs_design_edit.cc:568:execute$534 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$533  = \$auto$rs_design_edit.cc:568:execute$533 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$532  = \$auto$rs_design_edit.cc:568:execute$532 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$531  = \$auto$rs_design_edit.cc:568:execute$531 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$530  = \$auto$rs_design_edit.cc:568:execute$530 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$529  = \$auto$rs_design_edit.cc:568:execute$529 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$528  = \$auto$rs_design_edit.cc:568:execute$528 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$527  = \$auto$rs_design_edit.cc:568:execute$527 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$526  = \$auto$rs_design_edit.cc:568:execute$526 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$525  = \$auto$rs_design_edit.cc:568:execute$525 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$524  = \$auto$rs_design_edit.cc:568:execute$524 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$523  = \$auto$rs_design_edit.cc:568:execute$523 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$522  = \$auto$rs_design_edit.cc:568:execute$522 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$521  = \$auto$rs_design_edit.cc:568:execute$521 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$520  = \$auto$rs_design_edit.cc:568:execute$520 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$519  = \$auto$rs_design_edit.cc:568:execute$519 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$518  = \$auto$rs_design_edit.cc:568:execute$518 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$517  = \$auto$rs_design_edit.cc:568:execute$517 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$516  = \$auto$rs_design_edit.cc:568:execute$516 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$515  = \$auto$rs_design_edit.cc:568:execute$515 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$514  = \$auto$rs_design_edit.cc:568:execute$514 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$513  = \$auto$rs_design_edit.cc:568:execute$513 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$512  = \$auto$rs_design_edit.cc:568:execute$512 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$511  = \$auto$rs_design_edit.cc:568:execute$511 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$510  = \$auto$rs_design_edit.cc:568:execute$510 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$509  = \$auto$rs_design_edit.cc:568:execute$509 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$508  = \$auto$rs_design_edit.cc:568:execute$508 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$507  = \$auto$rs_design_edit.cc:568:execute$507 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$506  = \$auto$rs_design_edit.cc:568:execute$506 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$505  = \$auto$rs_design_edit.cc:568:execute$505 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$504  = \$auto$rs_design_edit.cc:568:execute$504 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$503  = \$auto$rs_design_edit.cc:568:execute$503 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$502  = \$auto$rs_design_edit.cc:568:execute$502 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$501  = \$auto$rs_design_edit.cc:568:execute$501 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$500  = \$auto$rs_design_edit.cc:568:execute$500 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$499  = \$auto$rs_design_edit.cc:568:execute$499 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$498  = \$auto$rs_design_edit.cc:568:execute$498 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$497  = \$auto$rs_design_edit.cc:568:execute$497 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$rs_design_edit.cc:568:execute$496  = \$auto$rs_design_edit.cc:568:execute$496 ;
  assign \$auto$clkbufmap.cc:298:execute$398  = \$flatten$auto$rs_design_edit.cc:820:execute$537.$auto$clkbufmap.cc:298:execute$398 ;
  assign \$iopadmap$a  = \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$a ;
  assign \$iopadmap$b  = \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$b ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$dly_b  = \$iopadmap$dly_b ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$reset ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$537.$iopadmap$z_out  = \$iopadmap$z_out ;
  assign \$auto$rs_design_edit.cc:820:execute$537.a  = a;
  assign \$auto$rs_design_edit.cc:820:execute$537.b  = b;
  assign \$auto$rs_design_edit.cc:820:execute$537.clk  = clk;
  assign dly_b = \$auto$rs_design_edit.cc:820:execute$537.dly_b ;
  assign \$auto$rs_design_edit.cc:820:execute$537.reset  = reset;
  assign z_out = \$auto$rs_design_edit.cc:820:execute$537.z_out ;
endmodule
