arch                     	circuit  	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                                                  	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta         	23.30                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run002/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta         	762624     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.42     	357                  	1.84      	0.00             	6.46199       	-69.3428            	-6.46199            	6.46199                                                      	0.000153458                      	0.000123846          	0.0176875                       	0.0146652           	20            	843              	17                                    	0                     	0                    	100248.                          	1139.18                             	0.76                     	0.0690009                                	0.0590992                    	706                        	18                               	438                        	1928                              	165528                     	64657                    	6.74513            	6.74513                                           	-76.3567 	-6.74513 	0       	0       	125464.                     	1425.72                        	0.05                	0.0155815                           	0.0144562               
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override	22.58                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run002/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override	763016     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.40     	371                  	1.88      	0.00             	6.62144       	-70.0537            	-6.62144            	6.62144                                                      	0.000154766                      	0.000121243          	0.0164106                       	0.0134944           	18            	903              	20                                    	0                     	0                    	88979.3                          	1011.13                             	0.77                     	0.0672959                                	0.0576555                    	705                        	14                               	337                        	1322                              	122145                     	48442                    	6.73463            	6.73463                                           	-75.7981 	-6.73463 	0       	0       	114778.                     	1304.29                        	0.04                	0.0141376                           	0.0132042               
