entity wb_spimaster is
generic (
    dat_sz  : natural := 8;
    slv_bits: natural := 3
);
port (
    clk_i  : in  std_logic;
    rst_i  : in  std_logic;
    --
    -- Whishbone Interface
    --
    adr_i  : in  std_logic_vector(1 downto 0);
    dat_i  : in  std_logic_vector((dat_sz - 1) downto 0);
    dat_o  : out std_logic_vector((dat_sz - 1) downto 0);
    cyc_i  : in  std_logic;
    lock_i : in  std_logic;
    sel_i  : in  std_logic;
    we_i   : in  std_logic;
    ack_o  : out std_logic;
    err_o  : out std_logic;
    rty_o  : out std_logic;
    stall_o: out std_logic;
    stb_i  : in  std_logic;
    --
    -- SPI Master Signals
    --
    spi_mosi_o  : out std_logic;
    spi_miso_i  : in  std_logic;
    spi_nsel_o  : out std_logic_vector(((2 ** slv_bits) - 1) downto 0);
    spi_sclk_o  : out std_logic
);
end wb_spimaster;

