Info: Starting: Create simulation model
Info: qsys-generate C:\Users\ben\Documents\GitHub\KPCDASS2017\adc_mult.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\ben\Documents\GitHub\KPCDASS2017\V\adc_mult\simulation --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading KPCDASS2017/adc_mult.qsys
Progress: Reading input file
Progress: Adding modular_dual_adc_0 [altera_modular_dual_adc 17.0]
Progress: Parameterizing module modular_dual_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adc_mult: Generating adc_mult "adc_mult" for SIM_VERILOG
Info: modular_dual_adc_0: "adc_mult" instantiated altera_modular_dual_adc "modular_dual_adc_0"
Info: control_internal: "modular_dual_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: sequencer_internal: "modular_dual_adc_0" instantiated altera_modular_adc_sequencer "sequencer_internal"
Info: sample_store_internal: "modular_dual_adc_0" instantiated altera_modular_adc_sample_store "sample_store_internal"
Info: conduit_splitter_internal: "modular_dual_adc_0" instantiated altera_modular_adc_conduit_splitter "conduit_splitter_internal"
Info: dual_sync_internal: "modular_dual_adc_0" instantiated altera_modular_adc_dual_sync "dual_sync_internal"
Info: response_merge_internal: "modular_dual_adc_0" instantiated altera_modular_adc_response_merge "response_merge_internal"
Info: adc_mult: Done "adc_mult" with 8 modules, 16 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\ben\Documents\GitHub\KPCDASS2017\V\adc_mult\adc_mult.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/V/adc_mult/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\ben\Documents\GitHub\KPCDASS2017\V\adc_mult\adc_mult.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/V/adc_mult/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/V/adc_mult/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/V/adc_mult/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/V/adc_mult/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/V/adc_mult/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	7 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/V/adc_mult/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ben/Documents/GitHub/KPCDASS2017/V/adc_mult/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ben\Documents\GitHub\KPCDASS2017\adc_mult.qsys --synthesis=VERILOG --greybox --output-directory=C:\Users\ben\Documents\GitHub\KPCDASS2017\V\adc_mult\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading KPCDASS2017/adc_mult.qsys
Progress: Reading input file
Progress: Adding modular_dual_adc_0 [altera_modular_dual_adc 17.0]
Progress: Parameterizing module modular_dual_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adc_mult: Generating adc_mult "adc_mult" for QUARTUS_SYNTH
Info: modular_dual_adc_0: "adc_mult" instantiated altera_modular_dual_adc "modular_dual_adc_0"
Info: control_internal: "modular_dual_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: sequencer_internal: "modular_dual_adc_0" instantiated altera_modular_adc_sequencer "sequencer_internal"
Info: sample_store_internal: "modular_dual_adc_0" instantiated altera_modular_adc_sample_store "sample_store_internal"
Info: conduit_splitter_internal: "modular_dual_adc_0" instantiated altera_modular_adc_conduit_splitter "conduit_splitter_internal"
Info: dual_sync_internal: "modular_dual_adc_0" instantiated altera_modular_adc_dual_sync "dual_sync_internal"
Info: response_merge_internal: "modular_dual_adc_0" instantiated altera_modular_adc_response_merge "response_merge_internal"
Info: adc_mult: Done "adc_mult" with 8 modules, 17 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
