Return-Path: <cw00.choi@samsung.com>
MIME-version: 1.0
Content-type: text/plain; charset="UTF-8"
Message-id: <5AA09F22.2070903@samsung.com>
Date: Thu, 08 Mar 2018 11:25:38 +0900
From: Chanwoo Choi <cw00.choi@samsung.com>
To: Sylwester Nawrocki <s.nawrocki@samsung.com>, linux-clk@vger.kernel.org
Cc: mturquette@baylibre.com, sboyd@kernel.org,
	linux-samsung-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	b.zolnierkie@samsung.com, m.szyprowski@samsung.com
Subject: Re: [PATCH] clk: samsung: exynos5420: Add CLK_SET_RATE_PARENT flag
 to mout_mau_epll_clk
In-reply-to: <20180307164656.12194-1-s.nawrocki@samsung.com>
References: <CGME20180307164708epcas1p27e6599e85617f559c5c4c8eb92a70a47@epcas1p2.samsung.com>
	<20180307164656.12194-1-s.nawrocki@samsung.com>
List-ID: <linux-clk.vger.kernel.org>

Hi Sylwester,

On 2018년 03월 08일 01:46, Sylwester Nawrocki wrote:
> This allows changing the EPLL output frequency through the audio subsystem
> clock tree leaf clocks. This change is needed to support audio on the HDMI
> interface on Peach-Pi(t) Chromebook.
> 
> Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
> ---
>  drivers/clk/samsung/clk-exynos5420.c | 3 ++-
>  1 file changed, 2 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/clk/samsung/clk-exynos5420.c b/drivers/clk/samsung/clk-exynos5420.c
> index 8c050ff63536..1f204ba37f0f 100644
> --- a/drivers/clk/samsung/clk-exynos5420.c
> +++ b/drivers/clk/samsung/clk-exynos5420.c
> @@ -621,7 +621,8 @@ static const struct samsung_mux_clock exynos5420_mux_clks[] __initconst = {
>  
>  	MUX(CLK_MOUT_MX_MSPLL_CCORE, "mout_mx_mspll_ccore",
>  			mout_group5_5800_p, SRC_TOP7, 16, 2),
> -	MUX(0, "mout_mau_epll_clk", mout_mau_epll_clk_p, SRC_TOP7, 20, 2),
> +	MUX_F(0, "mout_mau_epll_clk", mout_mau_epll_clk_p, SRC_TOP7, 20, 2,
> +	      CLK_SET_RATE_PARENT, 0),
>  
>  	MUX(0, "mout_fimd1", mout_group3_p, SRC_DISP10, 4, 1),
>  };
> 

Looks good to me.
Acked-by: Chanwoo Choi <cw00.choi@samsung.com>

-- 
Best Regards,
Chanwoo Choi
Samsung Electronics
