

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n9_1_L_n9_2'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.670 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.804 us|  0.804 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n9_1_L_n9_2  |       65|       65|         3|          1|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      53|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      53|    188|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_4s_10_1_1_U84  |mul_8s_4s_10_1_1  |        0|   0|  0|  41|    0|
    +----------------------+------------------+---------+----+---+----+-----+
    |Total                 |                  |        0|   0|  0|  41|    0|
    +----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln218_fu_122_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln219_fu_150_p2    |         +|   0|  0|  13|           4|           1|
    |m27_4_fu_181_p2        |         +|   0|  0|  23|          16|          16|
    |icmp_ln218_fu_116_p2   |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln219_fu_131_p2   |      icmp|   0|  0|  13|           4|           5|
    |select_ln22_fu_137_p3  |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  84|          40|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_n9_1_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten89_load  |   9|          2|    7|         14|
    |i_n9_1_fu_54                            |   9|          2|    4|          8|
    |indvar_flatten89_fu_58                  |   9|          2|    7|         14|
    |m27_fu_50                               |   9|          2|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   40|         80|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_n9_1_fu_54                      |   4|   0|    4|          0|
    |icmp_ln218_reg_223                |   1|   0|    1|          0|
    |indvar_flatten89_fu_58            |   7|   0|    7|          0|
    |m105_reg_232                      |  10|   0|   10|          0|
    |m27_fu_50                         |  16|   0|   16|          0|
    |sext_ln220_cast_reg_218           |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  53|   0|   53|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n9_1_L_n9_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n9_1_L_n9_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n9_1_L_n9_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n9_1_L_n9_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n9_1_L_n9_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n9_1_L_n9_2|  return value|
|m27_13_reload       |   in|   16|     ap_none|                  m27_13_reload|        scalar|
|in_data_2_address0  |  out|    4|   ap_memory|                      in_data_2|         array|
|in_data_2_ce0       |  out|    1|   ap_memory|                      in_data_2|         array|
|in_data_2_q0        |   in|    8|   ap_memory|                      in_data_2|         array|
|sext_ln220          |   in|    4|     ap_none|                     sext_ln220|        scalar|
|m27_15_out          |  out|   16|      ap_vld|                     m27_15_out|       pointer|
|m27_15_out_ap_vld   |  out|    1|      ap_vld|                     m27_15_out|       pointer|
+--------------------+-----+-----+------------+-------------------------------+--------------+

