// Seed: 1527354952
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout tri0 id_2;
  output wire id_1;
  generate
    logic id_11;
    if (1) begin : LABEL_0
      for (id_12 = -1'b0; -1 > -1; ++id_2) begin : LABEL_1
        wire id_13;
      end
    end
  endgenerate
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    output tri0 id_2,
    input uwire id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
