# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TP_BIP.srcs/sources_1/new/interface.v" \
"../../../../../TP_UART/TP_UART.srcs/sim_1/new/allTest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
