

================================================================
== Vitis HLS Report for 'kernel_DW_conv'
================================================================
* Date:           Wed Sep 20 01:19:40 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        kernel_DW_conv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline |
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type   |
    +---------+---------+----------+----------+---------+---------+----------+
    |  1586122|  1586122|  6.344 ms|  6.344 ms|  1430040|  1430040|  dataflow|
    +---------+---------+----------+----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+----------+----------+---------+---------+---------+
        |                    |                 |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +--------------------+-----------------+---------+---------+----------+----------+---------+---------+---------+
        |entry_proc_U0       |entry_proc       |        0|        0|      0 ns|      0 ns|        0|        0|       no|
        |load_input_U0       |load_input       |    75340|    75340|  0.301 ms|  0.301 ms|    75340|    75340|       no|
        |compute_padding_U0  |compute_padding  |    80741|    80741|  0.323 ms|  0.323 ms|    80741|    80741|       no|
        |compute_conv_U0     |compute_conv     |  1430039|  1430039|  5.720 ms|  5.720 ms|  1430039|  1430039|       no|
        |compute_norm_U0     |compute_norm     |   150610|   150610|  0.602 ms|  0.602 ms|   150610|   150610|       no|
        |compute_act_U0      |compute_act      |    75339|    75339|  0.301 ms|  0.301 ms|    75339|    75339|       no|
        +--------------------+-----------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      12|    -|
|FIFO                 |        -|     -|        7|      46|    -|
|Instance             |        2|    24|     6372|    6990|    5|
|Memory               |        -|     -|       16|    1200|   48|
|Multiplexer          |        -|     -|        -|      18|    -|
|Register             |        -|     -|        5|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        2|    24|     6400|    8266|   53|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       1|   16|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|      ~0|    8|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+------+------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------+-----------------+---------+----+------+------+-----+
    |compute_act_U0      |compute_act      |        0|   1|   477|   645|    0|
    |compute_conv_U0     |compute_conv     |        0|   6|  1300|  1848|    1|
    |compute_norm_U0     |compute_norm     |        0|  15|  2893|  2264|    4|
    |compute_padding_U0  |compute_padding  |        0|   1|   276|   625|    0|
    |control_s_axi_U     |control_s_axi    |        0|   0|   183|   298|    0|
    |entry_proc_U0       |entry_proc       |        0|   0|     2|    20|    0|
    |gmem0_m_axi_U       |gmem0_m_axi      |        2|   0|   512|   580|    0|
    |load_input_U0       |load_input       |        0|   1|   729|   710|    0|
    +--------------------+-----------------+---------+----+------+------+-----+
    |Total               |                 |        2|  24|  6372|  6990|    5|
    +--------------------+-----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT | URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |in_U         |in_RAM_1P_URAM_1R1W      |        0|  4|  300|   12|  75264|   32|     1|      2408448|
    |afterConv_U  |in_RAM_1P_URAM_1R1W      |        0|  4|  300|   12|  75264|   32|     1|      2408448|
    |afterNorm_U  |in_RAM_1P_URAM_1R1W      |        0|  4|  300|   12|  75264|   32|     1|      2408448|
    |in_pad_U     |in_pad_RAM_1P_URAM_1R1W  |        0|  4|  300|   12|  80736|   32|     1|      2583552|
    +-------------+-------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |Total        |                         |        0| 16| 1200|   48| 306528|  128|     4|      9808896|
    +-------------+-------------------------+---------+---+-----+-----+-------+-----+------+-------------+

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |buffer_result_c_U  |        0|  7|   0|    -|     6|   64|      384|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0|  7|   0|    0|     6|   64|      384|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_input_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_input_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_input_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                        |  1|   0|    1|          0|
    |ap_rst_reg_1                        |  1|   0|    1|          0|
    |ap_rst_reg_2                        |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_input_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  5|   0|    5|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  kernel_DW_conv|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  kernel_DW_conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  kernel_DW_conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  kernel_DW_conv|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|           gmem0|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

