{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562350778221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562350778238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 18:19:37 2019 " "Processing started: Fri Jul  5 18:19:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562350778238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562350778238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial -c serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial -c serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562350778238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1562350779147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Parallel_to_Serial_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Parallel_to_Serial_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parallel_to_Serial_converter-teste " "Found design unit 1: Parallel_to_Serial_converter-teste" {  } { { "Parallel_to_Serial_converter.vhd" "" { Text "/home/guilherme.s17/Testando/Parallel_to_Serial_converter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parallel_to_Serial_converter " "Found entity 1: Parallel_to_Serial_converter" {  } { { "Parallel_to_Serial_converter.vhd" "" { Text "/home/guilherme.s17/Testando/Parallel_to_Serial_converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562350780229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_ssd-ifsc " "Found design unit 1: bin_to_ssd-ifsc" {  } { { "bin_to_ssd.vhd" "" { Text "/home/guilherme.s17/Testando/bin_to_ssd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780283 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ssd " "Found entity 1: bin_to_ssd" {  } { { "bin_to_ssd.vhd" "" { Text "/home/guilherme.s17/Testando/bin_to_ssd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562350780283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baud_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_gen-ifsc " "Found design unit 1: baud_gen-ifsc" {  } { { "baud_gen.vhd" "" { Text "/home/guilherme.s17/Testando/baud_gen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780333 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.vhd" "" { Text "/home/guilherme.s17/Testando/baud_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562350780333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_gen-teste " "Found design unit 1: address_gen-teste" {  } { { "address_gen.vhd" "" { Text "/home/guilherme.s17/Testando/address_gen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780375 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_gen " "Found entity 1: address_gen" {  } { { "address_gen.vhd" "" { Text "/home/guilherme.s17/Testando/address_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562350780375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_in-teste " "Found design unit 1: data_in-teste" {  } { { "data_in.vhd" "" { Text "/home/guilherme.s17/Testando/data_in.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780426 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_in " "Found entity 1: data_in" {  } { { "data_in.vhd" "" { Text "/home/guilherme.s17/Testando/data_in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562350780426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial-estrutura " "Found design unit 1: serial-estrutura" {  } { { "serial.vhd" "" { Text "/home/guilherme.s17/Testando/serial.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780476 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial " "Found entity 1: serial" {  } { { "serial.vhd" "" { Text "/home/guilherme.s17/Testando/serial.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562350780476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_receiver-teste " "Found design unit 1: serial_receiver-teste" {  } { { "serial_receiver.vhd" "" { Text "/home/guilherme.s17/Testando/serial_receiver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780519 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver " "Found entity 1: serial_receiver" {  } { { "serial_receiver.vhd" "" { Text "/home/guilherme.s17/Testando/serial_receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562350780519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562350780519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial " "Elaborating entity \"serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562350780901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_in data_in:data_in_1 " "Elaborating entity \"data_in\" for hierarchy \"data_in:data_in_1\"" {  } { { "serial.vhd" "data_in_1" { Text "/home/guilherme.s17/Testando/serial.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562350780910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_gen address_gen:address_gen_1 " "Elaborating entity \"address_gen\" for hierarchy \"address_gen:address_gen_1\"" {  } { { "serial.vhd" "address_gen_1" { Text "/home/guilherme.s17/Testando/serial.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562350780917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_ssd bin_to_ssd:bin_to_ssd_1 " "Elaborating entity \"bin_to_ssd\" for hierarchy \"bin_to_ssd:bin_to_ssd_1\"" {  } { { "serial.vhd" "bin_to_ssd_1" { Text "/home/guilherme.s17/Testando/serial.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562350780922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_to_Serial_converter Parallel_to_Serial_converter:Parallel_to_Serial_converter_1 " "Elaborating entity \"Parallel_to_Serial_converter\" for hierarchy \"Parallel_to_Serial_converter:Parallel_to_Serial_converter_1\"" {  } { { "serial.vhd" "Parallel_to_Serial_converter_1" { Text "/home/guilherme.s17/Testando/serial.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562350780935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_gen baud_gen:baud_gen_1 " "Elaborating entity \"baud_gen\" for hierarchy \"baud_gen:baud_gen_1\"" {  } { { "serial.vhd" "baud_gen_1" { Text "/home/guilherme.s17/Testando/serial.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562350780940 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Parallel_to_Serial_converter.vhd" "" { Text "/home/guilherme.s17/Testando/Parallel_to_Serial_converter.vhd" 15 -1 0 } } { "baud_gen.vhd" "" { Text "/home/guilherme.s17/Testando/baud_gen.vhd" 50 -1 0 } } { "data_in.vhd" "" { Text "/home/guilherme.s17/Testando/data_in.vhd" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1562350782927 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1562350782927 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud_gen:baud_gen_1\|clk_t High " "Register baud_gen:baud_gen_1\|clk_t will power up to High" {  } { { "baud_gen.vhd" "" { Text "/home/guilherme.s17/Testando/baud_gen.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1562350783170 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "data_in:data_in_1\|i\[0\] Low " "Register data_in:data_in_1\|i\[0\] will power up to Low" {  } { { "data_in.vhd" "" { Text "/home/guilherme.s17/Testando/data_in.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1562350783170 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1562350783170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1562350783345 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1562350784125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562350785416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562350785416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "318 " "Implemented 318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562350786720 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562350786720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562350786720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562350786720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562350787036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  5 18:19:47 2019 " "Processing ended: Fri Jul  5 18:19:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562350787036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562350787036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562350787036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562350787036 ""}
