FPGA project for partial-reconfiguration default AFU design, depending on exported PR FIM design.
