#This is a sample settings file for the hard block flow.
#The hard block flow is detailed in the paper: 
#"COFFE 2: Automatic Modelling and Optimization of Complex and Heterogeneous FPGA Architectures"
#https://dl.acm.org/doi/10.1145/3301298
#Most of the variables below have comments with them. The paper provides more context and details too.

#############################################
########## General Design Settings ##########
#############################################
# The folder in which all the design files are located:
design_folder=/home/projects/ljohn/aarora1/coffe2_aman/COFFE/input_files/simple_dsp_slice_65nm/dsp_slice_hdl

# The design language. Should be either 'verilog', 'vhdl' or 'sverilog'
design_language=verilog

# The exponents of delay and area in the cost function.
# cost = (delay ^ delay_cost_exp) * (area ^ area_cost_exp)
delay_cost_exp=1.0
area_cost_exp=1.0

########################################
########## Synthesis Settings ##########
########################################

# Name of the clock pin in the design
clock_pin_name=clk

# Desired clock period in ns
clock_period=3.0

# Name of the top-level entity in the design
top_level=dsp_slice

# The name of the folder in which post-synthesis files and synthesis reports are to be stored
synth_folder=/home/projects/ljohn/aarora1/coffe2_aman/COFFE/output_files/simple_dsp_slice_65nm/dsp_slice_synth

# Do you want to be informed of warnings during synthesis?
show_warnings=True

# Should the flow terminate after synthesis?
# A value of "False" will continue into placement and routing
synthesis_only=False

# Do you want to provide a saif file for power analysis?
# In case of setting this to "True" a saif.saif file should be provided
read_saif_file=False

# If you don't want to provide a saif file, specify the switching activity parameters below:
static_probability=0.5
toggle_rate=25

# Should COFFE generate an activity file for the design (using modelsim)
generate_activity_file=False

# Location of the library files.
# if you have more than one library, please provide them similiar to the example below.

#link_libraries=/usr/local/packages/cadence_2007/FreePDK45/osu_soc/lib/files/gscl45nm.db dw_foundation.sldb
#link_libraries=/home/projects/ljohn/aarora1/FreePDK45/FreePDK45/osu_soc/lib/files/gscl45nm.db dw_foundation.sldb
link_libraries="/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db dw_foundation.sldb"

#target_libraries=/home/projects/ljohn/aarora1/FreePDK45/FreePDK45/osu_soc/lib/files/gscl45nm.db
target_libraries=/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.db

##############################################
########## Place and Route Settings ##########
##############################################

# Libraries required in EDI:

#this can be a list of numbers
metal_layers=4

#names of metal layers starting from the bottom-most layer on the left. use a python list format. 
metal_layer_names=["ME1", "ME2", "ME3", "ME4"]

#names of metal layers to use for each side of the power ring
#order: top, bottom, left, right
power_ring_metal_layer_names=["ME1", "ME1", "ME2", "ME2"]

#name of the file to use for layer mapping. used for stream out.
#set it to None if you want the tool to create a generic map file
map_file=None

#mention the wireload model to be used. this is present in .lib files.
#if the library doesn't have wireload models, specify None.
#multiple values can be specified. just add more rows like:
#wire_selection=WireAreaLowkCon
#wire_selection=WireAreaLowkAgr
#wire_selection=WireAreaForZero
wire_selection=DEFAULT

#specify names of ground and power pins and nets in the library
gnd_net=gnd!
gnd_pin=gnd!
pwr_net=vdd!
pwr_pin=vdd!
tilehi_tielo_cells_between_power_gnd=False

#specify footprint names for inverters, buffers, delays.
#this is optional. you can get these values from the lib file.
#you can also specify None, if you can't find them in the lib file.
inv_footprint=INVX
buf_footprint=BUFX
delay_footprint=INVX

#list of filler cell names. use a python list format.
#the names can be obtained from .lib files.
filler_cell_names=["FILL1", "FILL2", "FILL3", "FILL4"]

#name of the core site in the floorplan. can be obtained from lef files.
core_site_name=Core

#specify the utilization of the core site. you can specify multiple ones on different lines.
core_utilization=0.70

#specify LEF files in the library. remember to specify the tech/header file first and then the file that has macros/cells.
lef_files="/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/lef/ceid_vlsiLab_umc65ll_header.lef /home/projects/ljohn/aarora1/ceid/ceid_umc65ll/lef/ceid_vlsiLab_umc65ll_allStdCells.lef"

#list names (full paths) of the .lib files for various corners
best_case_libs=/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.lib

standard_libs=/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.lib

worst_case_libs=/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys/ceid_vlsiLab_umc65ll_stdCells.lib

# EDI (Cadence Encounter) settings:
power_ring_width=3
power_ring_spacing=1
height_to_width_ratio=4.0
space_around_core=10

# The folder in which place and route reports and post-routing netlists and spef files will be stored
pr_folder=/home/projects/ljohn/aarora1/coffe2_aman/COFFE/output_files/simple_dsp_slice_65nm/dsp_slice_pnr


##############################################
########## Prime Time Settings ###############
##############################################

#mode_signal=mode_0
#mode_signal=mode_1

#the directory containing the primetime library and the name of the library file
primetime_lib_path=/home/projects/ljohn/aarora1/ceid/ceid_umc65ll/synopsys
primetime_lib_name=ceid_vlsiLab_umc65ll_stdCells.db

# The name of the folder in which primetime results/reports are to be stored
primetime_folder=/home/projects/ljohn/aarora1/coffe2_aman/COFFE/output_files/simple_dsp_slice_65nm/dsp_slice_pt

# COFFE parameters:
name=hard_block
num_gen_inputs=22
crossbar_population=0.5
height=4
num_gen_outputs=9
num_dedicated_outputs=0
soft_logic_per_block=0.1
area_scale_factor=0.14
freq_scale_factor=2.32
power_scale_factor=0.29
input_usage=0.8
num_crossbars=1
crossbar_modelling=optimistic
