From 1ad5bd0541a0cb7ba2c0bf17843ae0dfd2a3c150 Mon Sep 17 00:00:00 2001
From: Shengjiu Wang <shengjiu.wang@freescale.com>
Date: Tue, 5 May 2015 09:52:35 +0800
Subject: [PATCH 0494/1221] MLK-10813-3: ARM: dts: add wm8958 support for
 imx6ul arm2 board

In imx6ul arm2 board, SAI pin is conflicted with SD1 card, SD1 card
is used for boot. So we need to enable SAI->wm8958 with QSPI-Nor boot.

Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/imx6ul-ddr3-arm2-wm8958.dts |  103 +++++++++++++++++++++++++
 arch/arm/boot/dts/imx6ul-ddr3-arm2.dts        |   18 +++++
 arch/arm/boot/dts/imx6ul-pinfunc.h            |    2 +-
 3 files changed, 122 insertions(+), 1 deletions(-)
 create mode 100644 arch/arm/boot/dts/imx6ul-ddr3-arm2-wm8958.dts

diff --git a/arch/arm/boot/dts/imx6ul-ddr3-arm2-wm8958.dts b/arch/arm/boot/dts/imx6ul-ddr3-arm2-wm8958.dts
new file mode 100644
index 0000000..1ac7dba
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ul-ddr3-arm2-wm8958.dts
@@ -0,0 +1,103 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx6ul-ddr3-arm2.dts"
+
+/ {
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_codec_5v: codec_5v {
+			compatible = "regulator-fixed";
+			regulator-name = "CODEC_5V";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			enable-active-high;
+		};
+
+		reg_aud_3v3: aud_3v3 {
+			compatible = "regulator-fixed";
+			regulator-name = "AUD_3V3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			enable-active-high;
+		};
+
+		reg_aud_1v8: aud_1v8 {
+			compatible = "regulator-fixed";
+			regulator-name = "AUD_1V8";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			enable-active-high;
+		};
+	};
+
+	sound-wm8958 {
+		compatible = "fsl,imx6ul-ddr3-arm2-wm8958",
+			   "fsl,imx-audio-wm8958";
+		model = "wm8958-audio";
+		cpu-dai = <&sai2>;
+		audio-codec = <&codec>;
+		codec-master;
+		gpr = <&gpr>;
+		hp-det-gpios = <&gpio5 0 1>;
+	};
+};
+
+&clks {
+	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <786432000>;
+};
+
+
+&i2c4 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	status = "okay";
+
+	codec: wm8958@1a {
+		compatible = "wlf,wm8958";
+		reg = <0x1a>;
+		clocks = <&clks IMX6UL_CLK_SAI2>,
+		       <&clks IMX6UL_CLK_DUMMY>;
+		clock-names = "mclk1", "mclk2";
+
+		DBVDD1-supply = <&reg_aud_1v8>;
+		DBVDD2-supply = <&reg_aud_1v8>;
+		DBVDD3-supply = <&reg_aud_3v3>;
+		AVDD2-supply = <&reg_aud_1v8>;
+		CPVDD-supply = <&reg_aud_1v8>;
+		SPKVDD1-supply = <&reg_codec_5v>;
+		SPKVDD2-supply = <&reg_codec_5v>;
+
+		wlf,ldo1ena;
+		wlf,ldo2ena;
+	};
+};
+
+&sai2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai2>;
+	assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>,
+			<&clks IMX6UL_CLK_SAI2>;
+	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <0>, <24576000>;
+	status = "okay";
+};
+
+&uart2 {
+	status = "disabled";
+};
+
+&usdhc1 {
+	status = "disabled";
+};
diff --git a/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts b/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
index 84f8451..db14926 100644
--- a/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
+++ b/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
@@ -157,6 +157,13 @@
 			>;
 		};
 
+		pinctrl_i2c4: i2c4grp {
+			fsl,pins = <
+				MX6UL_PAD_UART2_TX_DATA__I2C4_SCL	0x4001b8b0
+				MX6UL_PAD_UART2_RX_DATA__I2C4_SDA	0x4001b8b0
+			>;
+		};
+
 		pinctrl_lcdif_dat: lcdifdatgrp {
 			fsl,pins = <
 				MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79
@@ -209,6 +216,17 @@
 			>;
 		};
 
+		pinctrl_sai2: sai2grp {
+			fsl,pins = <
+				MX6UL_PAD_SD1_DATA0__SAI2_TX_SYNC     0x1b0b0
+				MX6UL_PAD_SD1_DATA1__SAI2_TX_BCLK     0x1b0b0
+				MX6UL_PAD_SD1_DATA2__SAI2_RX_DATA     0x1b0b0
+				MX6UL_PAD_SD1_DATA3__SAI2_TX_DATA     0x1b0b0
+				MX6UL_PAD_SD1_CLK__SAI2_MCLK          0x1b0b0
+				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00   0x17059
+			>;
+		};
+
 		pinctrl_spdif: spdifgrp {
 			fsl,pins = <
 				MX6UL_PAD_GPIO1_IO08__SPDIF_OUT       0x1b0b0
diff --git a/arch/arm/boot/dts/imx6ul-pinfunc.h b/arch/arm/boot/dts/imx6ul-pinfunc.h
index cae3ff7..64eed24 100755
--- a/arch/arm/boot/dts/imx6ul-pinfunc.h
+++ b/arch/arm/boot/dts/imx6ul-pinfunc.h
@@ -816,7 +816,7 @@
 #define	MX6UL_PAD_SD1_DATA1__USB_OTG2_PWR                        	0x01C8 0x0454 0x0000 8 0
 #define	MX6UL_PAD_SD1_DATA2__USDHC1_DATA2                        	0x01CC 0x0458 0x0000 0 0
 #define	MX6UL_PAD_SD1_DATA2__GPT2_CAPTURE1                       	0x01CC 0x0458 0x0598 1 1
-#define	MX6UL_PAD_SD1_DATA2__SAI2_RX_DATA                        	0x01CC 0x0458 0x0000 2 0
+#define	MX6UL_PAD_SD1_DATA2__SAI2_RX_DATA                        	0x01CC 0x0458 0x05F4 2 1
 #define	MX6UL_PAD_SD1_DATA2__FLEXCAN2_TX                         	0x01CC 0x0458 0x0000 3 0
 #define	MX6UL_PAD_SD1_DATA2__EIM_ADDR23                          	0x01CC 0x0458 0x0000 4 0
 #define	MX6UL_PAD_SD1_DATA2__GPIO2_IO20                          	0x01CC 0x0458 0x0000 5 0
-- 
1.7.5.4

