#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 13 17:43:01 2025
# Process ID: 1918914
# Current directory: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output
# Command line: vivado -source design.tcl
# Log file: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/vivado.log
# Journal file: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/vivado.jou
#-----------------------------------------------------------
start_gui
source design.tcl
# create_project test ./test -part xc7a200tsbg484-1 -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
# create_bd_design bd_design
Wrote  : </home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.srcs/sources_1/bd/bd_design/bd_design.bd> 
# create_bd_cell -type hier ip_0_axi_timer
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
# move_bd_cells [get_bd_cells ip_0_axi_timer] [get_bd_cells axi_timer_0]
# set_property -dict "CONFIG.GEN0_ASSERT Active_Low CONFIG.TRIG0_ASSERT Active_High CONFIG.mode_64bit 1 " [get_bd_cells ip_0_axi_timer/axi_timer_0]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_0_axi_timer/S_AXI
# connect_bd_intf_net [get_bd_intf_pins ip_0_axi_timer/S_AXI] [get_bd_intf_pins ip_0_axi_timer/axi_timer_0/S_AXI]
# create_bd_pin -dir I -from 0 -to 0 ip_0_axi_timer/capturetrig0
# connect_bd_net [get_bd_pins ip_0_axi_timer/capturetrig0] [get_bd_pins ip_0_axi_timer/axi_timer_0/capturetrig0]
# create_bd_pin -dir I -from 0 -to 0 ip_0_axi_timer/freeze
# connect_bd_net [get_bd_pins ip_0_axi_timer/freeze] [get_bd_pins ip_0_axi_timer/axi_timer_0/freeze]
# create_bd_pin -dir I -from 0 -to 0 ip_0_axi_timer/s_axi_aclk
# connect_bd_net [get_bd_pins ip_0_axi_timer/s_axi_aclk] [get_bd_pins ip_0_axi_timer/axi_timer_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_0_axi_timer/s_axi_aresetn
# connect_bd_net [get_bd_pins ip_0_axi_timer/s_axi_aresetn] [get_bd_pins ip_0_axi_timer/axi_timer_0/s_axi_aresetn]
# create_bd_pin -dir O -from 0 -to 0 ip_0_axi_timer/generateout0
# connect_bd_net [get_bd_pins ip_0_axi_timer/generateout0] [get_bd_pins ip_0_axi_timer/axi_timer_0/generateout0]
# create_bd_pin -dir O -from 0 -to 0 ip_0_axi_timer/generateout1
# connect_bd_net [get_bd_pins ip_0_axi_timer/generateout1] [get_bd_pins ip_0_axi_timer/axi_timer_0/generateout1]
# create_bd_pin -dir O -from 0 -to 0 ip_0_axi_timer/pwm0
# connect_bd_net [get_bd_pins ip_0_axi_timer/pwm0] [get_bd_pins ip_0_axi_timer/axi_timer_0/pwm0]
# create_bd_pin -dir O -from 0 -to 0 ip_0_axi_timer/interrupt
# connect_bd_net [get_bd_pins ip_0_axi_timer/interrupt] [get_bd_pins ip_0_axi_timer/axi_timer_0/interrupt]
# create_bd_cell -type hier ip_1_xadc_wiz
# create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
# move_bd_cells [get_bd_cells ip_1_xadc_wiz] [get_bd_cells xadc_wiz_0]
# set_property -dict "CONFIG.ADC_OFFSET_AND_GAIN_CALIBRATION 0 CONFIG.ADC_OFFSET_CALIBRATION 0 CONFIG.CHANNEL_AVERAGING 16 CONFIG.ENABLE_CALIBRATION_AVERAGING 0 CONFIG.ENABLE_DCLK 0 CONFIG.ENABLE_JTAG_ARBITER 0 CONFIG.ENABLE_RESET 0 CONFIG.ENABLE_VBRAM_ALARM 1 CONFIG.INTERFACE_SELECTION None CONFIG.OT_ALARM 0 CONFIG.POWER_DOWN_ADCA 0 CONFIG.POWER_DOWN_ADCB 1 CONFIG.SENSOR_OFFSET_AND_GAIN_CALIBRATION 0 CONFIG.SENSOR_OFFSET_CALIBRATION 1 CONFIG.TIMING_MODE Continuous CONFIG.USER_TEMP_ALARM 1 CONFIG.VCCAUX_ALARM 0 CONFIG.VCCINT_ALARM 1 CONFIG.XADC_STARUP_SELECTION channel_sequencer " [get_bd_cells ip_1_xadc_wiz/xadc_wiz_0]
# create_bd_pin -dir O -from 0 -to 0 ip_1_xadc_wiz/user_temp_alarm_out
# connect_bd_net [get_bd_pins ip_1_xadc_wiz/user_temp_alarm_out] [get_bd_pins ip_1_xadc_wiz/xadc_wiz_0/user_temp_alarm_out]
# create_bd_pin -dir O -from 0 -to 0 ip_1_xadc_wiz/vccint_alarm_out
# connect_bd_net [get_bd_pins ip_1_xadc_wiz/vccint_alarm_out] [get_bd_pins ip_1_xadc_wiz/xadc_wiz_0/vccint_alarm_out]
# create_bd_pin -dir O -from 0 -to 0 ip_1_xadc_wiz/vbram_alarm_out
# connect_bd_net [get_bd_pins ip_1_xadc_wiz/vbram_alarm_out] [get_bd_pins ip_1_xadc_wiz/xadc_wiz_0/vbram_alarm_out]
# create_bd_pin -dir O -from 0 -to 0 ip_1_xadc_wiz/eoc_out
# connect_bd_net [get_bd_pins ip_1_xadc_wiz/eoc_out] [get_bd_pins ip_1_xadc_wiz/xadc_wiz_0/eoc_out]
# create_bd_pin -dir O -from 0 -to 0 ip_1_xadc_wiz/eos_out
# connect_bd_net [get_bd_pins ip_1_xadc_wiz/eos_out] [get_bd_pins ip_1_xadc_wiz/xadc_wiz_0/eos_out]
# create_bd_pin -dir O -from 0 -to 0 ip_1_xadc_wiz/alarm_out
# connect_bd_net [get_bd_pins ip_1_xadc_wiz/alarm_out] [get_bd_pins ip_1_xadc_wiz/xadc_wiz_0/alarm_out]
# create_bd_pin -dir O -from 0 -to 0 ip_1_xadc_wiz/busy_out
# connect_bd_net [get_bd_pins ip_1_xadc_wiz/busy_out] [get_bd_pins ip_1_xadc_wiz/xadc_wiz_0/busy_out]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 ip_1_xadc_wiz/Vp_Vn
# connect_bd_intf_net [get_bd_intf_pins ip_1_xadc_wiz/Vp_Vn] [get_bd_intf_pins ip_1_xadc_wiz/xadc_wiz_0/Vp_Vn]
# create_bd_cell -type hier ip_2_axi_cdma
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
# move_bd_cells [get_bd_cells ip_2_axi_cdma] [get_bd_cells axi_cdma_0]
# set_property -dict "CONFIG.C_ADDR_WIDTH 43 CONFIG.C_INCLUDE_DRE 0 CONFIG.C_INCLUDE_SF 0 CONFIG.C_INCLUDE_SG 0 CONFIG.C_M_AXI_DATA_WIDTH 128 CONFIG.C_M_AXI_MAX_BURST_LEN 8 CONFIG.C_USE_DATAMOVER_LITE 0 " [get_bd_cells ip_2_axi_cdma/axi_cdma_0]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_2_axi_cdma/S_AXI_LITE
# connect_bd_intf_net [get_bd_intf_pins ip_2_axi_cdma/S_AXI_LITE] [get_bd_intf_pins ip_2_axi_cdma/axi_cdma_0/S_AXI_LITE]
# create_bd_pin -dir I -from 0 -to 0 ip_2_axi_cdma/m_axi_aclk
# connect_bd_net [get_bd_pins ip_2_axi_cdma/m_axi_aclk] [get_bd_pins ip_2_axi_cdma/axi_cdma_0/m_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_2_axi_cdma/s_axi_lite_aclk
# connect_bd_net [get_bd_pins ip_2_axi_cdma/s_axi_lite_aclk] [get_bd_pins ip_2_axi_cdma/axi_cdma_0/s_axi_lite_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_2_axi_cdma/s_axi_lite_aresetn
# connect_bd_net [get_bd_pins ip_2_axi_cdma/s_axi_lite_aresetn] [get_bd_pins ip_2_axi_cdma/axi_cdma_0/s_axi_lite_aresetn]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_2_axi_cdma/M_AXI
# connect_bd_intf_net [get_bd_intf_pins ip_2_axi_cdma/M_AXI] [get_bd_intf_pins ip_2_axi_cdma/axi_cdma_0/M_AXI]
# create_bd_pin -dir O -from 0 -to 0 ip_2_axi_cdma/cdma_introut
# connect_bd_net [get_bd_pins ip_2_axi_cdma/cdma_introut] [get_bd_pins ip_2_axi_cdma/axi_cdma_0/cdma_introut]
# create_bd_cell -type hier ip_3_axi_cdma
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
# move_bd_cells [get_bd_cells ip_3_axi_cdma] [get_bd_cells axi_cdma_0]
# set_property -dict "CONFIG.C_ADDR_WIDTH 48 CONFIG.C_INCLUDE_SF 0 CONFIG.C_INCLUDE_SG 0 CONFIG.C_M_AXI_DATA_WIDTH 64 CONFIG.C_M_AXI_MAX_BURST_LEN 16 CONFIG.C_USE_DATAMOVER_LITE 1 " [get_bd_cells ip_3_axi_cdma/axi_cdma_0]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_3_axi_cdma/S_AXI_LITE
# connect_bd_intf_net [get_bd_intf_pins ip_3_axi_cdma/S_AXI_LITE] [get_bd_intf_pins ip_3_axi_cdma/axi_cdma_0/S_AXI_LITE]
# create_bd_pin -dir I -from 0 -to 0 ip_3_axi_cdma/m_axi_aclk
# connect_bd_net [get_bd_pins ip_3_axi_cdma/m_axi_aclk] [get_bd_pins ip_3_axi_cdma/axi_cdma_0/m_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_3_axi_cdma/s_axi_lite_aclk
# connect_bd_net [get_bd_pins ip_3_axi_cdma/s_axi_lite_aclk] [get_bd_pins ip_3_axi_cdma/axi_cdma_0/s_axi_lite_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_3_axi_cdma/s_axi_lite_aresetn
# connect_bd_net [get_bd_pins ip_3_axi_cdma/s_axi_lite_aresetn] [get_bd_pins ip_3_axi_cdma/axi_cdma_0/s_axi_lite_aresetn]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_3_axi_cdma/M_AXI
# connect_bd_intf_net [get_bd_intf_pins ip_3_axi_cdma/M_AXI] [get_bd_intf_pins ip_3_axi_cdma/axi_cdma_0/M_AXI]
# create_bd_pin -dir O -from 0 -to 0 ip_3_axi_cdma/cdma_introut
# connect_bd_net [get_bd_pins ip_3_axi_cdma/cdma_introut] [get_bd_pins ip_3_axi_cdma/axi_cdma_0/cdma_introut]
# create_bd_cell -type hier ip_4_accumulator
# create_bd_cell -type ip -vlnv xilinx.com:ip:c_accum:12.0 accumulator_0
# move_bd_cells [get_bd_cells ip_4_accumulator] [get_bd_cells accumulator_0]
# set_property -dict "CONFIG.AINIT_Value 3450873173395281893717377931138512726225554486085193277581262111899647 CONFIG.Accum_Mode Add_Subtract CONFIG.Bypass 1 CONFIG.Bypass_Sense Active_Low CONFIG.CE 0 CONFIG.C_In 0 CONFIG.Implementation Fabric CONFIG.Input_Type Signed CONFIG.Input_Width 192 CONFIG.Latency_Configuration Automatic CONFIG.Output_Width 231 CONFIG.SCLR 0 CONFIG.SINIT 0 CONFIG.SSET 0 " [get_bd_cells ip_4_accumulator/accumulator_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'AINIT_Value' from '0' to '3450873173395281893717377931138512726225554486085193277581262111899647' has been ignored for IP 'ip_4_accumulator/accumulator_0'
# create_bd_pin -dir I -from 0 -to 0 ip_4_accumulator/clk
# connect_bd_net [get_bd_pins ip_4_accumulator/clk] [get_bd_pins ip_4_accumulator/accumulator_0/CLK]
# create_bd_pin -dir I -from 191 -to 0 ip_4_accumulator/B
# connect_bd_net [get_bd_pins ip_4_accumulator/B] [get_bd_pins ip_4_accumulator/accumulator_0/B]
# create_bd_pin -dir O -from 230 -to 0 ip_4_accumulator/Q
# connect_bd_net [get_bd_pins ip_4_accumulator/Q] [get_bd_pins ip_4_accumulator/accumulator_0/Q]
# create_bd_pin -dir I -from 0 -to 0 ip_4_accumulator/ADD
# connect_bd_net [get_bd_pins ip_4_accumulator/ADD] [get_bd_pins ip_4_accumulator/accumulator_0/ADD]
# create_bd_pin -dir I -from 0 -to 0 ip_4_accumulator/Bypass
# connect_bd_net [get_bd_pins ip_4_accumulator/Bypass] [get_bd_pins ip_4_accumulator/accumulator_0/Bypass]
# create_bd_cell -type hier ip_5_dft
# create_bd_cell -type ip -vlnv xilinx.com:ip:dft:4.2 dft_0
# move_bd_cells [get_bd_cells ip_5_dft] [get_bd_cells dft_0]
# set_property -dict "CONFIG.Clock_Enable 0 CONFIG.Data_Width 13 CONFIG.Speed_Optimization Area CONFIG.Support_Size_5G 1 CONFIG.Synchronous_Clear 1 " [get_bd_cells ip_5_dft/dft_0]
# create_bd_pin -dir I -from 0 -to 0 ip_5_dft/CLK
# connect_bd_net [get_bd_pins ip_5_dft/CLK] [get_bd_pins ip_5_dft/dft_0/CLK]
# create_bd_pin -dir I -from 0 -to 0 ip_5_dft/SCLR
# connect_bd_net [get_bd_pins ip_5_dft/SCLR] [get_bd_pins ip_5_dft/dft_0/SCLR]
# create_bd_pin -dir I -from 12 -to 0 ip_5_dft/XN_RE
# connect_bd_net [get_bd_pins ip_5_dft/XN_RE] [get_bd_pins ip_5_dft/dft_0/XN_RE]
# create_bd_pin -dir I -from 12 -to 0 ip_5_dft/XN_IM
# connect_bd_net [get_bd_pins ip_5_dft/XN_IM] [get_bd_pins ip_5_dft/dft_0/XN_IM]
# create_bd_pin -dir I -from 0 -to 0 ip_5_dft/FD_IN
# connect_bd_net [get_bd_pins ip_5_dft/FD_IN] [get_bd_pins ip_5_dft/dft_0/FD_IN]
# create_bd_pin -dir I -from 0 -to 0 ip_5_dft/FWD_INV
# connect_bd_net [get_bd_pins ip_5_dft/FWD_INV] [get_bd_pins ip_5_dft/dft_0/FWD_INV]
# create_bd_pin -dir I -from 5 -to 0 ip_5_dft/SIZE
# connect_bd_net [get_bd_pins ip_5_dft/SIZE] [get_bd_pins ip_5_dft/dft_0/SIZE]
# create_bd_pin -dir O -from 0 -to 0 ip_5_dft/RFFD
# connect_bd_net [get_bd_pins ip_5_dft/RFFD] [get_bd_pins ip_5_dft/dft_0/RFFD]
# create_bd_pin -dir O -from 12 -to 0 ip_5_dft/XK_RE
# connect_bd_net [get_bd_pins ip_5_dft/XK_RE] [get_bd_pins ip_5_dft/dft_0/XK_RE]
# create_bd_pin -dir O -from 12 -to 0 ip_5_dft/XK_IM
# connect_bd_net [get_bd_pins ip_5_dft/XK_IM] [get_bd_pins ip_5_dft/dft_0/XK_IM]
# create_bd_pin -dir O -from 3 -to 0 ip_5_dft/BLK_EXP
# connect_bd_net [get_bd_pins ip_5_dft/BLK_EXP] [get_bd_pins ip_5_dft/dft_0/BLK_EXP]
# create_bd_pin -dir O -from 0 -to 0 ip_5_dft/FD_OUT
# connect_bd_net [get_bd_pins ip_5_dft/FD_OUT] [get_bd_pins ip_5_dft/dft_0/FD_OUT]
# create_bd_pin -dir O -from 0 -to 0 ip_5_dft/DATA_VALID
# connect_bd_net [get_bd_pins ip_5_dft/DATA_VALID] [get_bd_pins ip_5_dft/dft_0/DATA_VALID]
# create_bd_cell -type hier ip_6_emc
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_emc:3.0 emc_0
# move_bd_cells [get_bd_cells ip_6_emc] [get_bd_cells emc_0]
# set_property -dict "CONFIG.C_NUM_BANKS_MEM 1 CONFIG.C_S_AXI_MEM_DATA_WIDTH 32 " [get_bd_cells ip_6_emc/emc_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:emc_rtl:1.0 ip_6_emc/EMC_INTF
# connect_bd_intf_net [get_bd_intf_pins ip_6_emc/EMC_INTF] [get_bd_intf_pins ip_6_emc/emc_0/EMC_INTF]
# create_bd_pin -dir I -from 0 -to 0 ip_6_emc/clk
# connect_bd_net [get_bd_pins ip_6_emc/clk] [get_bd_pins ip_6_emc/emc_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_6_emc/rdclk
# connect_bd_net [get_bd_pins ip_6_emc/rdclk] [get_bd_pins ip_6_emc/emc_0/rdclk]
# create_bd_pin -dir I -from 0 -to 0 ip_6_emc/rst
# connect_bd_net [get_bd_pins ip_6_emc/rst] [get_bd_pins ip_6_emc/emc_0/s_axi_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_6_emc/AXI
# connect_bd_intf_net [get_bd_intf_pins ip_6_emc/AXI] [get_bd_intf_pins ip_6_emc/emc_0/S_AXI_MEM]
# create_bd_cell -type hier ip_7_accumulator
# create_bd_cell -type ip -vlnv xilinx.com:ip:c_accum:12.0 accumulator_0
# move_bd_cells [get_bd_cells ip_7_accumulator] [get_bd_cells accumulator_0]
# set_property -dict "CONFIG.Accum_Mode Subtract CONFIG.Bypass 1 CONFIG.Bypass_Sense Active_High CONFIG.CE 0 CONFIG.C_In 0 CONFIG.Implementation DSP48 CONFIG.Input_Type Unsigned CONFIG.Input_Width 26 CONFIG.Latency_Configuration Automatic CONFIG.Output_Width 48 CONFIG.SCLR 1 CONFIG.SINIT 0 CONFIG.SSET 0 " [get_bd_cells ip_7_accumulator/accumulator_0]
# create_bd_pin -dir I -from 0 -to 0 ip_7_accumulator/clk
# connect_bd_net [get_bd_pins ip_7_accumulator/clk] [get_bd_pins ip_7_accumulator/accumulator_0/CLK]
# create_bd_pin -dir I -from 25 -to 0 ip_7_accumulator/B
# connect_bd_net [get_bd_pins ip_7_accumulator/B] [get_bd_pins ip_7_accumulator/accumulator_0/B]
# create_bd_pin -dir O -from 47 -to 0 ip_7_accumulator/Q
# connect_bd_net [get_bd_pins ip_7_accumulator/Q] [get_bd_pins ip_7_accumulator/accumulator_0/Q]
# create_bd_pin -dir I -from 0 -to 0 ip_7_accumulator/SCLR
# connect_bd_net [get_bd_pins ip_7_accumulator/SCLR] [get_bd_pins ip_7_accumulator/accumulator_0/SCLR]
# create_bd_pin -dir I -from 0 -to 0 ip_7_accumulator/Bypass
# connect_bd_net [get_bd_pins ip_7_accumulator/Bypass] [get_bd_pins ip_7_accumulator/accumulator_0/Bypass]
# create_bd_cell -type hier ip_8_axi_ethernet_lite
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernetlite:3.0 axi_ethernetlite_0
# move_bd_cells [get_bd_cells ip_8_axi_ethernet_lite] [get_bd_cells axi_ethernetlite_0]
# set_property -dict "CONFIG.C_DUPLEX 1 CONFIG.C_INCLUDE_GLOBAL_BUFFERS 0 CONFIG.C_INCLUDE_INTERNAL_LOOPBACK 0 CONFIG.C_INCLUDE_MDIO 1 CONFIG.C_RX_PING_PONG 0 CONFIG.C_S_AXI_PROTOCOL AXI4LITE CONFIG.C_TX_PING_PONG 1 " [get_bd_cells ip_8_axi_ethernet_lite/axi_ethernetlite_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mii_rtl:1.0 ip_8_axi_ethernet_lite/MII
# connect_bd_intf_net [get_bd_intf_pins ip_8_axi_ethernet_lite/MII] [get_bd_intf_pins ip_8_axi_ethernet_lite/axi_ethernetlite_0/MII]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 ip_8_axi_ethernet_lite/MDIO
# connect_bd_intf_net [get_bd_intf_pins ip_8_axi_ethernet_lite/MDIO] [get_bd_intf_pins ip_8_axi_ethernet_lite/axi_ethernetlite_0/MDIO]
# create_bd_pin -dir I -from 0 -to 0 ip_8_axi_ethernet_lite/clk
# connect_bd_net [get_bd_pins ip_8_axi_ethernet_lite/clk] [get_bd_pins ip_8_axi_ethernet_lite/axi_ethernetlite_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_8_axi_ethernet_lite/reset
# connect_bd_net [get_bd_pins ip_8_axi_ethernet_lite/reset] [get_bd_pins ip_8_axi_ethernet_lite/axi_ethernetlite_0/s_axi_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_8_axi_ethernet_lite/AXI
# connect_bd_intf_net [get_bd_intf_pins ip_8_axi_ethernet_lite/AXI] [get_bd_intf_pins ip_8_axi_ethernet_lite/axi_ethernetlite_0/S_AXI]
# create_bd_pin -dir O -from 0 -to 0 ip_8_axi_ethernet_lite/irq
# connect_bd_net [get_bd_pins ip_8_axi_ethernet_lite/irq] [get_bd_pins ip_8_axi_ethernet_lite/axi_ethernetlite_0/ip2intc_irpt]
# create_bd_cell -type hier ip_9_uartlite
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 uart_0
# move_bd_cells [get_bd_cells ip_9_uartlite] [get_bd_cells uart_0]
# set_property -dict "CONFIG.C_BAUDRATE 115200 CONFIG.C_DATA_BITS 7 CONFIG.PARITY No_Parity " [get_bd_cells ip_9_uartlite/uart_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 ip_9_uartlite/UART
# connect_bd_intf_net [get_bd_intf_pins ip_9_uartlite/UART] [get_bd_intf_pins ip_9_uartlite/uart_0/UART]
# create_bd_pin -dir I -from 0 -to 0 ip_9_uartlite/clk
# connect_bd_net [get_bd_pins ip_9_uartlite/clk] [get_bd_pins ip_9_uartlite/uart_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_9_uartlite/reset
# connect_bd_net [get_bd_pins ip_9_uartlite/reset] [get_bd_pins ip_9_uartlite/uart_0/s_axi_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_9_uartlite/AXI
# connect_bd_intf_net [get_bd_intf_pins ip_9_uartlite/AXI] [get_bd_intf_pins ip_9_uartlite/uart_0/S_AXI]
# create_bd_pin -dir O -from 0 -to 0 ip_9_uartlite/irq
# connect_bd_net [get_bd_pins ip_9_uartlite/irq] [get_bd_pins ip_9_uartlite/uart_0/interrupt]
# create_bd_cell -type hier ip_10_dft
# create_bd_cell -type ip -vlnv xilinx.com:ip:dft:4.2 dft_0
# move_bd_cells [get_bd_cells ip_10_dft] [get_bd_cells dft_0]
# set_property -dict "CONFIG.Clock_Enable 0 CONFIG.Data_Width 12 CONFIG.Speed_Optimization Speed CONFIG.Support_Size_1536 0 CONFIG.Support_Size_5G 0 CONFIG.Synchronous_Clear 0 " [get_bd_cells ip_10_dft/dft_0]
# create_bd_pin -dir I -from 0 -to 0 ip_10_dft/CLK
# connect_bd_net [get_bd_pins ip_10_dft/CLK] [get_bd_pins ip_10_dft/dft_0/CLK]
# create_bd_pin -dir I -from 11 -to 0 ip_10_dft/XN_RE
# connect_bd_net [get_bd_pins ip_10_dft/XN_RE] [get_bd_pins ip_10_dft/dft_0/XN_RE]
# create_bd_pin -dir I -from 11 -to 0 ip_10_dft/XN_IM
# connect_bd_net [get_bd_pins ip_10_dft/XN_IM] [get_bd_pins ip_10_dft/dft_0/XN_IM]
# create_bd_pin -dir I -from 0 -to 0 ip_10_dft/FD_IN
# connect_bd_net [get_bd_pins ip_10_dft/FD_IN] [get_bd_pins ip_10_dft/dft_0/FD_IN]
# create_bd_pin -dir I -from 0 -to 0 ip_10_dft/FWD_INV
# connect_bd_net [get_bd_pins ip_10_dft/FWD_INV] [get_bd_pins ip_10_dft/dft_0/FWD_INV]
# create_bd_pin -dir I -from 5 -to 0 ip_10_dft/SIZE
# connect_bd_net [get_bd_pins ip_10_dft/SIZE] [get_bd_pins ip_10_dft/dft_0/SIZE]
# create_bd_pin -dir O -from 0 -to 0 ip_10_dft/RFFD
# connect_bd_net [get_bd_pins ip_10_dft/RFFD] [get_bd_pins ip_10_dft/dft_0/RFFD]
# create_bd_pin -dir O -from 11 -to 0 ip_10_dft/XK_RE
# connect_bd_net [get_bd_pins ip_10_dft/XK_RE] [get_bd_pins ip_10_dft/dft_0/XK_RE]
# create_bd_pin -dir O -from 11 -to 0 ip_10_dft/XK_IM
# connect_bd_net [get_bd_pins ip_10_dft/XK_IM] [get_bd_pins ip_10_dft/dft_0/XK_IM]
# create_bd_pin -dir O -from 3 -to 0 ip_10_dft/BLK_EXP
# connect_bd_net [get_bd_pins ip_10_dft/BLK_EXP] [get_bd_pins ip_10_dft/dft_0/BLK_EXP]
# create_bd_pin -dir O -from 0 -to 0 ip_10_dft/FD_OUT
# connect_bd_net [get_bd_pins ip_10_dft/FD_OUT] [get_bd_pins ip_10_dft/dft_0/FD_OUT]
# create_bd_pin -dir O -from 0 -to 0 ip_10_dft/DATA_VALID
# connect_bd_net [get_bd_pins ip_10_dft/DATA_VALID] [get_bd_pins ip_10_dft/dft_0/DATA_VALID]
# create_bd_cell -type hier ip_11_axi_hwicap
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_hwicap:3.0 axi_hwicap_0
# move_bd_cells [get_bd_cells ip_11_axi_hwicap] [get_bd_cells axi_hwicap_0]
# set_property -dict "CONFIG.C_ICAP_DWIDTH 8 CONFIG.C_ICAP_EXTERNAL 1 CONFIG.C_INCLUDE_STARTUP 1 CONFIG.C_MODE 1 CONFIG.C_NOREAD 1 CONFIG.C_OPERATION 1 CONFIG.C_SHARED_STARTUP 0 " [get_bd_cells ip_11_axi_hwicap/axi_hwicap_0]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_11_axi_hwicap/S_AXI_LITE
# connect_bd_intf_net [get_bd_intf_pins ip_11_axi_hwicap/S_AXI_LITE] [get_bd_intf_pins ip_11_axi_hwicap/axi_hwicap_0/S_AXI_LITE]
# create_bd_pin -dir I -from 0 -to 0 ip_11_axi_hwicap/icap_clk
# connect_bd_net [get_bd_pins ip_11_axi_hwicap/icap_clk] [get_bd_pins ip_11_axi_hwicap/axi_hwicap_0/icap_clk]
# create_bd_pin -dir I -from 0 -to 0 ip_11_axi_hwicap/eos_in
# connect_bd_net [get_bd_pins ip_11_axi_hwicap/eos_in] [get_bd_pins ip_11_axi_hwicap/axi_hwicap_0/eos_in]
# create_bd_pin -dir I -from 0 -to 0 ip_11_axi_hwicap/s_axi_aclk
# connect_bd_net [get_bd_pins ip_11_axi_hwicap/s_axi_aclk] [get_bd_pins ip_11_axi_hwicap/axi_hwicap_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_11_axi_hwicap/s_axi_aresetn
# connect_bd_net [get_bd_pins ip_11_axi_hwicap/s_axi_aresetn] [get_bd_pins ip_11_axi_hwicap/axi_hwicap_0/s_axi_aresetn]
# create_bd_pin -dir O -from 0 -to 0 ip_11_axi_hwicap/ip2intc_irpt
# connect_bd_net [get_bd_pins ip_11_axi_hwicap/ip2intc_irpt] [get_bd_pins ip_11_axi_hwicap/axi_hwicap_0/ip2intc_irpt]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:icap_rtl:1.0 ip_11_axi_hwicap/ICAP
# connect_bd_intf_net [get_bd_intf_pins ip_11_axi_hwicap/ICAP] [get_bd_intf_pins ip_11_axi_hwicap/axi_hwicap_0/ICAP]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:arb_rtl:1.0 ip_11_axi_hwicap/ICAP_ARBITER
# connect_bd_intf_net [get_bd_intf_pins ip_11_axi_hwicap/ICAP_ARBITER] [get_bd_intf_pins ip_11_axi_hwicap/axi_hwicap_0/ICAP_ARBITER]
# create_bd_cell -type hier ip_12_emc
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_emc:3.0 emc_0
# move_bd_cells [get_bd_cells ip_12_emc] [get_bd_cells emc_0]
# set_property -dict "CONFIG.C_NUM_BANKS_MEM 1 CONFIG.C_S_AXI_MEM_DATA_WIDTH 32 " [get_bd_cells ip_12_emc/emc_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:emc_rtl:1.0 ip_12_emc/EMC_INTF
# connect_bd_intf_net [get_bd_intf_pins ip_12_emc/EMC_INTF] [get_bd_intf_pins ip_12_emc/emc_0/EMC_INTF]
# create_bd_pin -dir I -from 0 -to 0 ip_12_emc/clk
# connect_bd_net [get_bd_pins ip_12_emc/clk] [get_bd_pins ip_12_emc/emc_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_12_emc/rdclk
# connect_bd_net [get_bd_pins ip_12_emc/rdclk] [get_bd_pins ip_12_emc/emc_0/rdclk]
# create_bd_pin -dir I -from 0 -to 0 ip_12_emc/rst
# connect_bd_net [get_bd_pins ip_12_emc/rst] [get_bd_pins ip_12_emc/emc_0/s_axi_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_12_emc/AXI
# connect_bd_intf_net [get_bd_intf_pins ip_12_emc/AXI] [get_bd_intf_pins ip_12_emc/emc_0/S_AXI_MEM]
# create_bd_cell -type hier ip_13_axi_cdma
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
# move_bd_cells [get_bd_cells ip_13_axi_cdma] [get_bd_cells axi_cdma_0]
# set_property -dict "CONFIG.C_ADDR_WIDTH 57 CONFIG.C_INCLUDE_SF 1 CONFIG.C_INCLUDE_SG 0 CONFIG.C_M_AXI_DATA_WIDTH 64 CONFIG.C_M_AXI_MAX_BURST_LEN 64 CONFIG.C_USE_DATAMOVER_LITE 1 " [get_bd_cells ip_13_axi_cdma/axi_cdma_0]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_13_axi_cdma/S_AXI_LITE
# connect_bd_intf_net [get_bd_intf_pins ip_13_axi_cdma/S_AXI_LITE] [get_bd_intf_pins ip_13_axi_cdma/axi_cdma_0/S_AXI_LITE]
# create_bd_pin -dir I -from 0 -to 0 ip_13_axi_cdma/m_axi_aclk
# connect_bd_net [get_bd_pins ip_13_axi_cdma/m_axi_aclk] [get_bd_pins ip_13_axi_cdma/axi_cdma_0/m_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_13_axi_cdma/s_axi_lite_aclk
# connect_bd_net [get_bd_pins ip_13_axi_cdma/s_axi_lite_aclk] [get_bd_pins ip_13_axi_cdma/axi_cdma_0/s_axi_lite_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_13_axi_cdma/s_axi_lite_aresetn
# connect_bd_net [get_bd_pins ip_13_axi_cdma/s_axi_lite_aresetn] [get_bd_pins ip_13_axi_cdma/axi_cdma_0/s_axi_lite_aresetn]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_13_axi_cdma/M_AXI
# connect_bd_intf_net [get_bd_intf_pins ip_13_axi_cdma/M_AXI] [get_bd_intf_pins ip_13_axi_cdma/axi_cdma_0/M_AXI]
# create_bd_pin -dir O -from 0 -to 0 ip_13_axi_cdma/cdma_introut
# connect_bd_net [get_bd_pins ip_13_axi_cdma/cdma_introut] [get_bd_pins ip_13_axi_cdma/axi_cdma_0/cdma_introut]
# create_bd_cell -type hier ip_14_axi_timer
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
# move_bd_cells [get_bd_cells ip_14_axi_timer] [get_bd_cells axi_timer_0]
# set_property -dict "CONFIG.COUNT_WIDTH 16 CONFIG.GEN0_ASSERT Active_High CONFIG.TRIG0_ASSERT Active_High CONFIG.enable_timer2 0 CONFIG.mode_64bit 0 " [get_bd_cells ip_14_axi_timer/axi_timer_0]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_14_axi_timer/S_AXI
# connect_bd_intf_net [get_bd_intf_pins ip_14_axi_timer/S_AXI] [get_bd_intf_pins ip_14_axi_timer/axi_timer_0/S_AXI]
# create_bd_pin -dir I -from 0 -to 0 ip_14_axi_timer/capturetrig0
# connect_bd_net [get_bd_pins ip_14_axi_timer/capturetrig0] [get_bd_pins ip_14_axi_timer/axi_timer_0/capturetrig0]
# create_bd_pin -dir I -from 0 -to 0 ip_14_axi_timer/capturetrig1
# connect_bd_net [get_bd_pins ip_14_axi_timer/capturetrig1] [get_bd_pins ip_14_axi_timer/axi_timer_0/capturetrig1]
# create_bd_pin -dir I -from 0 -to 0 ip_14_axi_timer/freeze
# connect_bd_net [get_bd_pins ip_14_axi_timer/freeze] [get_bd_pins ip_14_axi_timer/axi_timer_0/freeze]
# create_bd_pin -dir I -from 0 -to 0 ip_14_axi_timer/s_axi_aclk
# connect_bd_net [get_bd_pins ip_14_axi_timer/s_axi_aclk] [get_bd_pins ip_14_axi_timer/axi_timer_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_14_axi_timer/s_axi_aresetn
# connect_bd_net [get_bd_pins ip_14_axi_timer/s_axi_aresetn] [get_bd_pins ip_14_axi_timer/axi_timer_0/s_axi_aresetn]
# create_bd_pin -dir O -from 0 -to 0 ip_14_axi_timer/generateout0
# connect_bd_net [get_bd_pins ip_14_axi_timer/generateout0] [get_bd_pins ip_14_axi_timer/axi_timer_0/generateout0]
# create_bd_pin -dir O -from 0 -to 0 ip_14_axi_timer/generateout1
# connect_bd_net [get_bd_pins ip_14_axi_timer/generateout1] [get_bd_pins ip_14_axi_timer/axi_timer_0/generateout1]
# create_bd_pin -dir O -from 0 -to 0 ip_14_axi_timer/pwm0
# connect_bd_net [get_bd_pins ip_14_axi_timer/pwm0] [get_bd_pins ip_14_axi_timer/axi_timer_0/pwm0]
# create_bd_pin -dir O -from 0 -to 0 ip_14_axi_timer/interrupt
# connect_bd_net [get_bd_pins ip_14_axi_timer/interrupt] [get_bd_pins ip_14_axi_timer/axi_timer_0/interrupt]
# create_bd_cell -type hier ip_15_axi_quad_spi
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
# move_bd_cells [get_bd_cells ip_15_axi_quad_spi] [get_bd_cells axi_quad_spi_0]
# set_property -dict "CONFIG.C_FIFO_DEPTH 16 CONFIG.C_SHARED_STARTUP 1 CONFIG.C_SPI_MEMORY 1 CONFIG.C_SPI_MODE 1 CONFIG.C_TYPE_OF_AXI4_INTERFACE 1 CONFIG.C_USE_STARTUP 1 CONFIG.C_XIP_MODE 0 CONFIG.C_XIP_PERF_MODE 0 CONFIG.FIFO_INCLUDED 1 CONFIG.Master_mode 1 " [get_bd_cells ip_15_axi_quad_spi/axi_quad_spi_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 ip_15_axi_quad_spi/IIC
# connect_bd_intf_net [get_bd_intf_pins ip_15_axi_quad_spi/IIC] [get_bd_intf_pins ip_15_axi_quad_spi/axi_quad_spi_0/SPI_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:startup_rtl:1.0 ip_15_axi_quad_spi/STARTUP_IO_S
# connect_bd_intf_net [get_bd_intf_pins ip_15_axi_quad_spi/STARTUP_IO_S] [get_bd_intf_pins ip_15_axi_quad_spi/axi_quad_spi_0/STARTUP_IO_S]
# create_bd_pin -dir I -from 0 -to 0 ip_15_axi_quad_spi/ext_spi_clk
# connect_bd_net [get_bd_pins ip_15_axi_quad_spi/ext_spi_clk] [get_bd_pins ip_15_axi_quad_spi/axi_quad_spi_0/ext_spi_clk]
# create_bd_pin -dir I -from 0 -to 0 ip_15_axi_quad_spi/clk4
# connect_bd_net [get_bd_pins ip_15_axi_quad_spi/clk4] [get_bd_pins ip_15_axi_quad_spi/axi_quad_spi_0/s_axi4_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_15_axi_quad_spi/reset4
# connect_bd_net [get_bd_pins ip_15_axi_quad_spi/reset4] [get_bd_pins ip_15_axi_quad_spi/axi_quad_spi_0/s_axi4_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_15_axi_quad_spi/AXI_FULL
# connect_bd_intf_net [get_bd_intf_pins ip_15_axi_quad_spi/AXI_FULL] [get_bd_intf_pins ip_15_axi_quad_spi/axi_quad_spi_0/AXI_FULL]
# create_bd_pin -dir O -from 0 -to 0 ip_15_axi_quad_spi/irq
# connect_bd_net [get_bd_pins ip_15_axi_quad_spi/irq] [get_bd_pins ip_15_axi_quad_spi/axi_quad_spi_0/ip2intc_irpt]
# create_bd_cell -type hier ip_16_emc
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_emc:3.0 emc_0
# move_bd_cells [get_bd_cells ip_16_emc] [get_bd_cells emc_0]
# set_property -dict "CONFIG.C_NUM_BANKS_MEM 3 CONFIG.C_S_AXI_MEM_DATA_WIDTH 32 " [get_bd_cells ip_16_emc/emc_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:emc_rtl:1.0 ip_16_emc/EMC_INTF
# connect_bd_intf_net [get_bd_intf_pins ip_16_emc/EMC_INTF] [get_bd_intf_pins ip_16_emc/emc_0/EMC_INTF]
# create_bd_pin -dir I -from 0 -to 0 ip_16_emc/clk
# connect_bd_net [get_bd_pins ip_16_emc/clk] [get_bd_pins ip_16_emc/emc_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_16_emc/rdclk
# connect_bd_net [get_bd_pins ip_16_emc/rdclk] [get_bd_pins ip_16_emc/emc_0/rdclk]
# create_bd_pin -dir I -from 0 -to 0 ip_16_emc/rst
# connect_bd_net [get_bd_pins ip_16_emc/rst] [get_bd_pins ip_16_emc/emc_0/s_axi_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_16_emc/AXI
# connect_bd_intf_net [get_bd_intf_pins ip_16_emc/AXI] [get_bd_intf_pins ip_16_emc/emc_0/S_AXI_MEM]
# create_bd_cell -type hier ip_17_axi_ethernet_lite
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernetlite:3.0 axi_ethernetlite_0
# move_bd_cells [get_bd_cells ip_17_axi_ethernet_lite] [get_bd_cells axi_ethernetlite_0]
# set_property -dict "CONFIG.C_DUPLEX 1 CONFIG.C_INCLUDE_GLOBAL_BUFFERS 0 CONFIG.C_INCLUDE_INTERNAL_LOOPBACK 1 CONFIG.C_INCLUDE_MDIO 0 CONFIG.C_RX_PING_PONG 1 CONFIG.C_S_AXI_PROTOCOL AXI4 CONFIG.C_TX_PING_PONG 0 " [get_bd_cells ip_17_axi_ethernet_lite/axi_ethernetlite_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mii_rtl:1.0 ip_17_axi_ethernet_lite/MII
# connect_bd_intf_net [get_bd_intf_pins ip_17_axi_ethernet_lite/MII] [get_bd_intf_pins ip_17_axi_ethernet_lite/axi_ethernetlite_0/MII]
# create_bd_pin -dir I -from 0 -to 0 ip_17_axi_ethernet_lite/clk
# connect_bd_net [get_bd_pins ip_17_axi_ethernet_lite/clk] [get_bd_pins ip_17_axi_ethernet_lite/axi_ethernetlite_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_17_axi_ethernet_lite/reset
# connect_bd_net [get_bd_pins ip_17_axi_ethernet_lite/reset] [get_bd_pins ip_17_axi_ethernet_lite/axi_ethernetlite_0/s_axi_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_17_axi_ethernet_lite/AXI
# connect_bd_intf_net [get_bd_intf_pins ip_17_axi_ethernet_lite/AXI] [get_bd_intf_pins ip_17_axi_ethernet_lite/axi_ethernetlite_0/S_AXI]
# create_bd_pin -dir O -from 0 -to 0 ip_17_axi_ethernet_lite/irq
# connect_bd_net [get_bd_pins ip_17_axi_ethernet_lite/irq] [get_bd_pins ip_17_axi_ethernet_lite/axi_ethernetlite_0/ip2intc_irpt]
# create_bd_cell -type hier ip_18_clk_wiz
# create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
# move_bd_cells [get_bd_cells ip_18_clk_wiz] [get_bd_cells clk_wiz_0]
# create_bd_pin -dir I -from 0 -to 0 ip_18_clk_wiz/clk_in
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_in] [get_bd_pins ip_18_clk_wiz/clk_wiz_0/clk_in1]
# create_bd_pin -dir O -from 0 -to 0 ip_18_clk_wiz/clk_out
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_18_clk_wiz/clk_wiz_0/clk_out1]
# create_bd_pin -dir I -from 0 -to 0 ip_18_clk_wiz/reset
# connect_bd_net [get_bd_pins ip_18_clk_wiz/reset] [get_bd_pins ip_18_clk_wiz/clk_wiz_0/reset]
# create_bd_cell -type hier ip_19_intc
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 intc_0
# move_bd_cells [get_bd_cells ip_19_intc] [get_bd_cells intc_0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 concat_0
# move_bd_cells [get_bd_cells ip_19_intc] [get_bd_cells concat_0]
# set_property -dict "CONFIG.NUM_PORTS 10 " [get_bd_cells ip_19_intc/concat_0]
# connect_bd_net [get_bd_pins ip_19_intc/concat_0/dout] [get_bd_pins ip_19_intc/intc_0/intr]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/clk
# connect_bd_net [get_bd_pins ip_19_intc/clk] [get_bd_pins ip_19_intc/intc_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/reset
# connect_bd_net [get_bd_pins ip_19_intc/reset] [get_bd_pins ip_19_intc/intc_0/s_axi_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_19_intc/AXI
# connect_bd_intf_net [get_bd_intf_pins ip_19_intc/AXI] [get_bd_intf_pins ip_19_intc/intc_0/s_axi]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/irq_0
# connect_bd_net [get_bd_pins ip_19_intc/irq_0] [get_bd_pins ip_19_intc/concat_0/In0]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/irq_1
# connect_bd_net [get_bd_pins ip_19_intc/irq_1] [get_bd_pins ip_19_intc/concat_0/In1]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/irq_2
# connect_bd_net [get_bd_pins ip_19_intc/irq_2] [get_bd_pins ip_19_intc/concat_0/In2]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/irq_3
# connect_bd_net [get_bd_pins ip_19_intc/irq_3] [get_bd_pins ip_19_intc/concat_0/In3]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/irq_4
# connect_bd_net [get_bd_pins ip_19_intc/irq_4] [get_bd_pins ip_19_intc/concat_0/In4]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/irq_5
# connect_bd_net [get_bd_pins ip_19_intc/irq_5] [get_bd_pins ip_19_intc/concat_0/In5]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/irq_6
# connect_bd_net [get_bd_pins ip_19_intc/irq_6] [get_bd_pins ip_19_intc/concat_0/In6]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/irq_7
# connect_bd_net [get_bd_pins ip_19_intc/irq_7] [get_bd_pins ip_19_intc/concat_0/In7]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/irq_8
# connect_bd_net [get_bd_pins ip_19_intc/irq_8] [get_bd_pins ip_19_intc/concat_0/In8]
# create_bd_pin -dir I -from 0 -to 0 ip_19_intc/irq_9
# connect_bd_net [get_bd_pins ip_19_intc/irq_9] [get_bd_pins ip_19_intc/concat_0/In9]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mbinterrupt_rtl:1.0 ip_19_intc/irq
# connect_bd_intf_net [get_bd_intf_pins ip_19_intc/irq] [get_bd_intf_pins ip_19_intc/intc_0/interrupt]
# create_bd_cell -type hier ip_20_axi
# create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_0
# move_bd_cells [get_bd_cells ip_20_axi] [get_bd_cells axi_0]
# set_property -dict "CONFIG.NUM_MI 14 CONFIG.NUM_SI 3 " [get_bd_cells ip_20_axi/axi_0]
# create_bd_pin -dir I -from 0 -to 0 ip_20_axi/clk
# connect_bd_net [get_bd_pins ip_20_axi/clk] [get_bd_pins ip_20_axi/axi_0/aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_20_axi/reset
# connect_bd_net [get_bd_pins ip_20_axi/reset] [get_bd_pins ip_20_axi/axi_0/aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_M0
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_M0] [get_bd_intf_pins ip_20_axi/axi_0/S00_AXI]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_M1
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_M1] [get_bd_intf_pins ip_20_axi/axi_0/S01_AXI]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_M2
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_M2] [get_bd_intf_pins ip_20_axi/axi_0/S02_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S0
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S0] [get_bd_intf_pins ip_20_axi/axi_0/M00_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S1
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S1] [get_bd_intf_pins ip_20_axi/axi_0/M01_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S2
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S2] [get_bd_intf_pins ip_20_axi/axi_0/M02_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S3
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S3] [get_bd_intf_pins ip_20_axi/axi_0/M03_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S4
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S4] [get_bd_intf_pins ip_20_axi/axi_0/M04_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S5
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S5] [get_bd_intf_pins ip_20_axi/axi_0/M05_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S6
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S6] [get_bd_intf_pins ip_20_axi/axi_0/M06_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S7
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S7] [get_bd_intf_pins ip_20_axi/axi_0/M07_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S8
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S8] [get_bd_intf_pins ip_20_axi/axi_0/M08_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S9
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S9] [get_bd_intf_pins ip_20_axi/axi_0/M09_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S10
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S10] [get_bd_intf_pins ip_20_axi/axi_0/M10_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S11
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S11] [get_bd_intf_pins ip_20_axi/axi_0/M11_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S12
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S12] [get_bd_intf_pins ip_20_axi/axi_0/M12_AXI]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_20_axi/AXI_S13
# connect_bd_intf_net [get_bd_intf_pins ip_20_axi/AXI_S13] [get_bd_intf_pins ip_20_axi/axi_0/M13_AXI]
# create_bd_cell -type hier ip_21_reduce
# create_bd_pin -dir I -from 70 -to 0 ip_21_reduce/in0
# create_bd_pin -dir O -from 31 -to 0 ip_21_reduce/out0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 concat
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells concat]
# set_property -dict "CONFIG.NUM_PORTS 32 " [get_bd_cells ip_21_reduce/concat]
# connect_bd_net [get_bd_pins ip_21_reduce/out0] [get_bd_pins ip_21_reduce/concat/dout]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_0
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_0]
# set_property -dict "CONFIG.DIN_FROM 2 CONFIG.DIN_TO 0 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_0]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_0/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_0
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_0]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 3 " [get_bd_cells ip_21_reduce/reduce_0]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_0/dout] [get_bd_pins ip_21_reduce/reduce_0/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_0/Res] [get_bd_pins ip_21_reduce/concat/In0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_1
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_1]
# set_property -dict "CONFIG.DIN_FROM 5 CONFIG.DIN_TO 3 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_1]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_1/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_1
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_1]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 3 " [get_bd_cells ip_21_reduce/reduce_1]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_1/dout] [get_bd_pins ip_21_reduce/reduce_1/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_1/Res] [get_bd_pins ip_21_reduce/concat/In1]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_2
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_2]
# set_property -dict "CONFIG.DIN_FROM 8 CONFIG.DIN_TO 6 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_2]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_2/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_2
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_2]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 3 " [get_bd_cells ip_21_reduce/reduce_2]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_2/dout] [get_bd_pins ip_21_reduce/reduce_2/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_2/Res] [get_bd_pins ip_21_reduce/concat/In2]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_3
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_3]
# set_property -dict "CONFIG.DIN_FROM 11 CONFIG.DIN_TO 9 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_3]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_3/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_3
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_3]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 3 " [get_bd_cells ip_21_reduce/reduce_3]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_3/dout] [get_bd_pins ip_21_reduce/reduce_3/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_3/Res] [get_bd_pins ip_21_reduce/concat/In3]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_4
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_4]
# set_property -dict "CONFIG.DIN_FROM 14 CONFIG.DIN_TO 12 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_4]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_4/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_4
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_4]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 3 " [get_bd_cells ip_21_reduce/reduce_4]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_4/dout] [get_bd_pins ip_21_reduce/reduce_4/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_4/Res] [get_bd_pins ip_21_reduce/concat/In4]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_5
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_5]
# set_property -dict "CONFIG.DIN_FROM 17 CONFIG.DIN_TO 15 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_5]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_5/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_5
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_5]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 3 " [get_bd_cells ip_21_reduce/reduce_5]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_5/dout] [get_bd_pins ip_21_reduce/reduce_5/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_5/Res] [get_bd_pins ip_21_reduce/concat/In5]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_6
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_6]
# set_property -dict "CONFIG.DIN_FROM 20 CONFIG.DIN_TO 18 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_6]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_6/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_6
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_6]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 3 " [get_bd_cells ip_21_reduce/reduce_6]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_6/dout] [get_bd_pins ip_21_reduce/reduce_6/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_6/Res] [get_bd_pins ip_21_reduce/concat/In6]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_7
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_7]
# set_property -dict "CONFIG.DIN_FROM 22 CONFIG.DIN_TO 21 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_7]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_7/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_7
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_7]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_7]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_7/dout] [get_bd_pins ip_21_reduce/reduce_7/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_7/Res] [get_bd_pins ip_21_reduce/concat/In7]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_8
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_8]
# set_property -dict "CONFIG.DIN_FROM 24 CONFIG.DIN_TO 23 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_8]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_8/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_8
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_8]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_8]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_8/dout] [get_bd_pins ip_21_reduce/reduce_8/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_8/Res] [get_bd_pins ip_21_reduce/concat/In8]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_9
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_9]
# set_property -dict "CONFIG.DIN_FROM 26 CONFIG.DIN_TO 25 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_9]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_9/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_9
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_9]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_9]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_9/dout] [get_bd_pins ip_21_reduce/reduce_9/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_9/Res] [get_bd_pins ip_21_reduce/concat/In9]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_10
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_10]
# set_property -dict "CONFIG.DIN_FROM 28 CONFIG.DIN_TO 27 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_10]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_10/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_10
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_10]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_10]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_10/dout] [get_bd_pins ip_21_reduce/reduce_10/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_10/Res] [get_bd_pins ip_21_reduce/concat/In10]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_11
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_11]
# set_property -dict "CONFIG.DIN_FROM 30 CONFIG.DIN_TO 29 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_11]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_11/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_11
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_11]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_11]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_11/dout] [get_bd_pins ip_21_reduce/reduce_11/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_11/Res] [get_bd_pins ip_21_reduce/concat/In11]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_12
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_12]
# set_property -dict "CONFIG.DIN_FROM 32 CONFIG.DIN_TO 31 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_12]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_12/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_12
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_12]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_12]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_12/dout] [get_bd_pins ip_21_reduce/reduce_12/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_12/Res] [get_bd_pins ip_21_reduce/concat/In12]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_13
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_13]
# set_property -dict "CONFIG.DIN_FROM 34 CONFIG.DIN_TO 33 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_13]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_13/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_13
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_13]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_13]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_13/dout] [get_bd_pins ip_21_reduce/reduce_13/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_13/Res] [get_bd_pins ip_21_reduce/concat/In13]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_14
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_14]
# set_property -dict "CONFIG.DIN_FROM 36 CONFIG.DIN_TO 35 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_14]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_14/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_14
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_14]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_14]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_14/dout] [get_bd_pins ip_21_reduce/reduce_14/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_14/Res] [get_bd_pins ip_21_reduce/concat/In14]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_15
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_15]
# set_property -dict "CONFIG.DIN_FROM 38 CONFIG.DIN_TO 37 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_15]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_15/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_15
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_15]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_15]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_15/dout] [get_bd_pins ip_21_reduce/reduce_15/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_15/Res] [get_bd_pins ip_21_reduce/concat/In15]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_16
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_16]
# set_property -dict "CONFIG.DIN_FROM 40 CONFIG.DIN_TO 39 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_16]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_16/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_16
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_16]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_16]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_16/dout] [get_bd_pins ip_21_reduce/reduce_16/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_16/Res] [get_bd_pins ip_21_reduce/concat/In16]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_17
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_17]
# set_property -dict "CONFIG.DIN_FROM 42 CONFIG.DIN_TO 41 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_17]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_17/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_17
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_17]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_17]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_17/dout] [get_bd_pins ip_21_reduce/reduce_17/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_17/Res] [get_bd_pins ip_21_reduce/concat/In17]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_18
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_18]
# set_property -dict "CONFIG.DIN_FROM 44 CONFIG.DIN_TO 43 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_18]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_18/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_18
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_18]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_18]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_18/dout] [get_bd_pins ip_21_reduce/reduce_18/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_18/Res] [get_bd_pins ip_21_reduce/concat/In18]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_19
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_19]
# set_property -dict "CONFIG.DIN_FROM 46 CONFIG.DIN_TO 45 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_19]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_19/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_19
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_19]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_19]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_19/dout] [get_bd_pins ip_21_reduce/reduce_19/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_19/Res] [get_bd_pins ip_21_reduce/concat/In19]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_20
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_20]
# set_property -dict "CONFIG.DIN_FROM 48 CONFIG.DIN_TO 47 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_20]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_20/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_20
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_20]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_20]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_20/dout] [get_bd_pins ip_21_reduce/reduce_20/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_20/Res] [get_bd_pins ip_21_reduce/concat/In20]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_21
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_21]
# set_property -dict "CONFIG.DIN_FROM 50 CONFIG.DIN_TO 49 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_21]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_21/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_21
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_21]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_21]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_21/dout] [get_bd_pins ip_21_reduce/reduce_21/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_21/Res] [get_bd_pins ip_21_reduce/concat/In21]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_22
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_22]
# set_property -dict "CONFIG.DIN_FROM 52 CONFIG.DIN_TO 51 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_22]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_22/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_22
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_22]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_22]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_22/dout] [get_bd_pins ip_21_reduce/reduce_22/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_22/Res] [get_bd_pins ip_21_reduce/concat/In22]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_23
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_23]
# set_property -dict "CONFIG.DIN_FROM 54 CONFIG.DIN_TO 53 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_23]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_23/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_23
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_23]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_23]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_23/dout] [get_bd_pins ip_21_reduce/reduce_23/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_23/Res] [get_bd_pins ip_21_reduce/concat/In23]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_24
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_24]
# set_property -dict "CONFIG.DIN_FROM 56 CONFIG.DIN_TO 55 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_24]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_24/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_24
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_24]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_24]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_24/dout] [get_bd_pins ip_21_reduce/reduce_24/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_24/Res] [get_bd_pins ip_21_reduce/concat/In24]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_25
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_25]
# set_property -dict "CONFIG.DIN_FROM 58 CONFIG.DIN_TO 57 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_25]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_25/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_25
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_25]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_25]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_25/dout] [get_bd_pins ip_21_reduce/reduce_25/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_25/Res] [get_bd_pins ip_21_reduce/concat/In25]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_26
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_26]
# set_property -dict "CONFIG.DIN_FROM 60 CONFIG.DIN_TO 59 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_26]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_26/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_26
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_26]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_26]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_26/dout] [get_bd_pins ip_21_reduce/reduce_26/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_26/Res] [get_bd_pins ip_21_reduce/concat/In26]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_27
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_27]
# set_property -dict "CONFIG.DIN_FROM 62 CONFIG.DIN_TO 61 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_27]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_27/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_27
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_27]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_27]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_27/dout] [get_bd_pins ip_21_reduce/reduce_27/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_27/Res] [get_bd_pins ip_21_reduce/concat/In27]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_28
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_28]
# set_property -dict "CONFIG.DIN_FROM 64 CONFIG.DIN_TO 63 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_28]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_28/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_28
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_28]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_28]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_28/dout] [get_bd_pins ip_21_reduce/reduce_28/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_28/Res] [get_bd_pins ip_21_reduce/concat/In28]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_29
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_29]
# set_property -dict "CONFIG.DIN_FROM 66 CONFIG.DIN_TO 65 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_29]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_29/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_29
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_29]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_29]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_29/dout] [get_bd_pins ip_21_reduce/reduce_29/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_29/Res] [get_bd_pins ip_21_reduce/concat/In29]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_30
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_30]
# set_property -dict "CONFIG.DIN_FROM 68 CONFIG.DIN_TO 67 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_30]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_30/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_30
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_30]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_30]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_30/dout] [get_bd_pins ip_21_reduce/reduce_30/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_30/Res] [get_bd_pins ip_21_reduce/concat/In30]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_31
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells slice_31]
# set_property -dict "CONFIG.DIN_FROM 70 CONFIG.DIN_TO 69 CONFIG.DIN_WIDTH 71 " [get_bd_cells ip_21_reduce/slice_31]
# connect_bd_net [get_bd_pins ip_21_reduce/in0] [get_bd_pins ip_21_reduce/slice_31/din]
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reduce_31
# move_bd_cells [get_bd_cells ip_21_reduce] [get_bd_cells reduce_31]
# set_property -dict "CONFIG.C_OPERATION XOR CONFIG.C_SIZE 2 " [get_bd_cells ip_21_reduce/reduce_31]
# connect_bd_net [get_bd_pins ip_21_reduce/slice_31/dout] [get_bd_pins ip_21_reduce/reduce_31/Op1]
# connect_bd_net [get_bd_pins ip_21_reduce/reduce_31/Res] [get_bd_pins ip_21_reduce/concat/In31]
# create_bd_cell -type hier ip_22_slice_and_concat
# create_bd_pin -dir O -from 11 -to 0 ip_22_slice_and_concat/out0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 concat
# move_bd_cells [get_bd_cells ip_22_slice_and_concat] [get_bd_cells concat]
# set_property -dict "CONFIG.NUM_PORTS 7 " [get_bd_cells ip_22_slice_and_concat/concat]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/out0] [get_bd_pins ip_22_slice_and_concat/concat/dout]
# create_bd_pin -dir I -from 0 -to 0 ip_22_slice_and_concat/in_0
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_0] [get_bd_pins ip_22_slice_and_concat/concat/In0]
# create_bd_pin -dir I -from 0 -to 0 ip_22_slice_and_concat/in_1
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_1] [get_bd_pins ip_22_slice_and_concat/concat/In1]
# create_bd_pin -dir I -from 0 -to 0 ip_22_slice_and_concat/in_2
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_2] [get_bd_pins ip_22_slice_and_concat/concat/In2]
# create_bd_pin -dir I -from 0 -to 0 ip_22_slice_and_concat/in_3
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_3] [get_bd_pins ip_22_slice_and_concat/concat/In3]
# create_bd_pin -dir I -from 0 -to 0 ip_22_slice_and_concat/in_4
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_4] [get_bd_pins ip_22_slice_and_concat/concat/In4]
# create_bd_pin -dir I -from 0 -to 0 ip_22_slice_and_concat/in_5
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_5] [get_bd_pins ip_22_slice_and_concat/concat/In5]
# create_bd_pin -dir I -from 230 -to 0 ip_22_slice_and_concat/in_6
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_6
# move_bd_cells [get_bd_cells ip_22_slice_and_concat] [get_bd_cells slice_6]
# set_property -dict "CONFIG.DIN_FROM 5 CONFIG.DIN_TO 0 CONFIG.DIN_WIDTH 231 " [get_bd_cells ip_22_slice_and_concat/slice_6]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_6] [get_bd_pins ip_22_slice_and_concat/slice_6/din]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/slice_6/dout] [get_bd_pins ip_22_slice_and_concat/concat/In6]
# create_bd_cell -type hier ip_23_slice_and_concat
# create_bd_pin -dir O -from 70 -to 0 ip_23_slice_and_concat/out0
# create_bd_pin -dir I -from 230 -to 0 ip_23_slice_and_concat/in_0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_0
# move_bd_cells [get_bd_cells ip_23_slice_and_concat] [get_bd_cells slice_0]
# set_property -dict "CONFIG.DIN_FROM 76 CONFIG.DIN_TO 6 CONFIG.DIN_WIDTH 231 " [get_bd_cells ip_23_slice_and_concat/slice_0]
# connect_bd_net [get_bd_pins ip_23_slice_and_concat/in_0] [get_bd_pins ip_23_slice_and_concat/slice_0/din]
# connect_bd_net [get_bd_pins ip_23_slice_and_concat/out0] [get_bd_pins ip_23_slice_and_concat/slice_0/dout]
# create_bd_cell -type hier ip_24_slice_and_concat
# create_bd_pin -dir O -from 11 -to 0 ip_24_slice_and_concat/out0
# create_bd_pin -dir I -from 230 -to 0 ip_24_slice_and_concat/in_0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_0
# move_bd_cells [get_bd_cells ip_24_slice_and_concat] [get_bd_cells slice_0]
# set_property -dict "CONFIG.DIN_FROM 88 CONFIG.DIN_TO 77 CONFIG.DIN_WIDTH 231 " [get_bd_cells ip_24_slice_and_concat/slice_0]
# connect_bd_net [get_bd_pins ip_24_slice_and_concat/in_0] [get_bd_pins ip_24_slice_and_concat/slice_0/din]
# connect_bd_net [get_bd_pins ip_24_slice_and_concat/out0] [get_bd_pins ip_24_slice_and_concat/slice_0/dout]
# create_bd_cell -type hier ip_25_slice_and_concat
# create_bd_pin -dir O -from 5 -to 0 ip_25_slice_and_concat/out0
# create_bd_pin -dir I -from 230 -to 0 ip_25_slice_and_concat/in_0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_0
# move_bd_cells [get_bd_cells ip_25_slice_and_concat] [get_bd_cells slice_0]
# set_property -dict "CONFIG.DIN_FROM 94 CONFIG.DIN_TO 89 CONFIG.DIN_WIDTH 231 " [get_bd_cells ip_25_slice_and_concat/slice_0]
# connect_bd_net [get_bd_pins ip_25_slice_and_concat/in_0] [get_bd_pins ip_25_slice_and_concat/slice_0/din]
# connect_bd_net [get_bd_pins ip_25_slice_and_concat/out0] [get_bd_pins ip_25_slice_and_concat/slice_0/dout]
# create_bd_cell -type hier ip_26_slice_and_concat
# create_bd_pin -dir O -from 12 -to 0 ip_26_slice_and_concat/out0
# create_bd_pin -dir I -from 230 -to 0 ip_26_slice_and_concat/in_0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_0
# move_bd_cells [get_bd_cells ip_26_slice_and_concat] [get_bd_cells slice_0]
# set_property -dict "CONFIG.DIN_FROM 107 CONFIG.DIN_TO 95 CONFIG.DIN_WIDTH 231 " [get_bd_cells ip_26_slice_and_concat/slice_0]
# connect_bd_net [get_bd_pins ip_26_slice_and_concat/in_0] [get_bd_pins ip_26_slice_and_concat/slice_0/din]
# connect_bd_net [get_bd_pins ip_26_slice_and_concat/out0] [get_bd_pins ip_26_slice_and_concat/slice_0/dout]
# create_bd_cell -type hier ip_27_slice_and_concat
# create_bd_pin -dir O -from 25 -to 0 ip_27_slice_and_concat/out0
# create_bd_pin -dir I -from 230 -to 0 ip_27_slice_and_concat/in_0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_0
# move_bd_cells [get_bd_cells ip_27_slice_and_concat] [get_bd_cells slice_0]
# set_property -dict "CONFIG.DIN_FROM 133 CONFIG.DIN_TO 108 CONFIG.DIN_WIDTH 231 " [get_bd_cells ip_27_slice_and_concat/slice_0]
# connect_bd_net [get_bd_pins ip_27_slice_and_concat/in_0] [get_bd_pins ip_27_slice_and_concat/slice_0/din]
# connect_bd_net [get_bd_pins ip_27_slice_and_concat/out0] [get_bd_pins ip_27_slice_and_concat/slice_0/dout]
# create_bd_cell -type hier ip_28_slice_and_concat
# create_bd_pin -dir O -from 12 -to 0 ip_28_slice_and_concat/out0
# create_bd_pin -dir I -from 230 -to 0 ip_28_slice_and_concat/in_0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_0
# move_bd_cells [get_bd_cells ip_28_slice_and_concat] [get_bd_cells slice_0]
# set_property -dict "CONFIG.DIN_FROM 146 CONFIG.DIN_TO 134 CONFIG.DIN_WIDTH 231 " [get_bd_cells ip_28_slice_and_concat/slice_0]
# connect_bd_net [get_bd_pins ip_28_slice_and_concat/in_0] [get_bd_pins ip_28_slice_and_concat/slice_0/din]
# connect_bd_net [get_bd_pins ip_28_slice_and_concat/out0] [get_bd_pins ip_28_slice_and_concat/slice_0/dout]
# create_bd_cell -type hier ip_29_slice_and_concat
# create_bd_pin -dir O -from 191 -to 0 ip_29_slice_and_concat/out0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 concat
# move_bd_cells [get_bd_cells ip_29_slice_and_concat] [get_bd_cells concat]
# set_property -dict "CONFIG.NUM_PORTS 12 " [get_bd_cells ip_29_slice_and_concat/concat]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/out0] [get_bd_pins ip_29_slice_and_concat/concat/dout]
# create_bd_pin -dir I -from 230 -to 0 ip_29_slice_and_concat/in_0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_0
# move_bd_cells [get_bd_cells ip_29_slice_and_concat] [get_bd_cells slice_0]
# set_property -dict "CONFIG.DIN_FROM 230 CONFIG.DIN_TO 147 CONFIG.DIN_WIDTH 231 " [get_bd_cells ip_29_slice_and_concat/slice_0]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_0] [get_bd_pins ip_29_slice_and_concat/slice_0/din]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/slice_0/dout] [get_bd_pins ip_29_slice_and_concat/concat/In0]
# create_bd_pin -dir I -from 0 -to 0 ip_29_slice_and_concat/in_1
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_1] [get_bd_pins ip_29_slice_and_concat/concat/In1]
# create_bd_pin -dir I -from 12 -to 0 ip_29_slice_and_concat/in_2
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_2] [get_bd_pins ip_29_slice_and_concat/concat/In2]
# create_bd_pin -dir I -from 12 -to 0 ip_29_slice_and_concat/in_3
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_3] [get_bd_pins ip_29_slice_and_concat/concat/In3]
# create_bd_pin -dir I -from 3 -to 0 ip_29_slice_and_concat/in_4
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_4] [get_bd_pins ip_29_slice_and_concat/concat/In4]
# create_bd_pin -dir I -from 0 -to 0 ip_29_slice_and_concat/in_5
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_5] [get_bd_pins ip_29_slice_and_concat/concat/In5]
# create_bd_pin -dir I -from 0 -to 0 ip_29_slice_and_concat/in_6
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_6] [get_bd_pins ip_29_slice_and_concat/concat/In6]
# create_bd_pin -dir I -from 47 -to 0 ip_29_slice_and_concat/in_7
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_7] [get_bd_pins ip_29_slice_and_concat/concat/In7]
# create_bd_pin -dir I -from 0 -to 0 ip_29_slice_and_concat/in_8
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_8] [get_bd_pins ip_29_slice_and_concat/concat/In8]
# create_bd_pin -dir I -from 11 -to 0 ip_29_slice_and_concat/in_9
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_9] [get_bd_pins ip_29_slice_and_concat/concat/In9]
# create_bd_pin -dir I -from 11 -to 0 ip_29_slice_and_concat/in_10
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_10] [get_bd_pins ip_29_slice_and_concat/concat/In10]
# create_bd_pin -dir I -from 3 -to 0 ip_29_slice_and_concat/in_11
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_11
# move_bd_cells [get_bd_cells ip_29_slice_and_concat] [get_bd_cells slice_11]
# set_property -dict "CONFIG.DIN_FROM 1 CONFIG.DIN_TO 0 CONFIG.DIN_WIDTH 4 " [get_bd_cells ip_29_slice_and_concat/slice_11]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_11] [get_bd_pins ip_29_slice_and_concat/slice_11/din]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/slice_11/dout] [get_bd_pins ip_29_slice_and_concat/concat/In11]
# create_bd_cell -type hier ip_30_slice_and_concat
# create_bd_pin -dir O -from 5 -to 0 ip_30_slice_and_concat/out0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 concat
# move_bd_cells [get_bd_cells ip_30_slice_and_concat] [get_bd_cells concat]
# set_property -dict "CONFIG.NUM_PORTS 5 " [get_bd_cells ip_30_slice_and_concat/concat]
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/out0] [get_bd_pins ip_30_slice_and_concat/concat/dout]
# create_bd_pin -dir I -from 3 -to 0 ip_30_slice_and_concat/in_0
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 slice_0
# move_bd_cells [get_bd_cells ip_30_slice_and_concat] [get_bd_cells slice_0]
# set_property -dict "CONFIG.DIN_FROM 3 CONFIG.DIN_TO 2 CONFIG.DIN_WIDTH 4 " [get_bd_cells ip_30_slice_and_concat/slice_0]
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/in_0] [get_bd_pins ip_30_slice_and_concat/slice_0/din]
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/slice_0/dout] [get_bd_pins ip_30_slice_and_concat/concat/In0]
# create_bd_pin -dir I -from 0 -to 0 ip_30_slice_and_concat/in_1
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/in_1] [get_bd_pins ip_30_slice_and_concat/concat/In1]
# create_bd_pin -dir I -from 0 -to 0 ip_30_slice_and_concat/in_2
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/in_2] [get_bd_pins ip_30_slice_and_concat/concat/In2]
# create_bd_pin -dir I -from 0 -to 0 ip_30_slice_and_concat/in_3
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/in_3] [get_bd_pins ip_30_slice_and_concat/concat/In3]
# create_bd_pin -dir I -from 0 -to 0 ip_30_slice_and_concat/in_4
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/in_4] [get_bd_pins ip_30_slice_and_concat/concat/In4]
# create_bd_cell -type hier ip_31_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_31_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_31_slice_and_concat/in_0
# create_bd_cell -type hier ip_32_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_32_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_32_slice_and_concat/in_0
# create_bd_cell -type hier ip_33_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_33_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_33_slice_and_concat/in_0
# create_bd_cell -type hier ip_34_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_34_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_34_slice_and_concat/in_0
# create_bd_cell -type hier ip_35_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_35_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_35_slice_and_concat/in_0
# create_bd_cell -type hier ip_36_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_36_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_36_slice_and_concat/in_0
# create_bd_cell -type hier ip_37_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_37_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_37_slice_and_concat/in_0
# create_bd_cell -type hier ip_38_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_38_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_38_slice_and_concat/in_0
# create_bd_cell -type hier ip_39_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_39_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_39_slice_and_concat/in_0
# create_bd_cell -type hier ip_40_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_40_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_40_slice_and_concat/in_0
# create_bd_cell -type hier ip_41_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_41_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_41_slice_and_concat/in_0
# create_bd_cell -type hier ip_42_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_42_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_42_slice_and_concat/in_0
# create_bd_cell -type hier ip_43_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_43_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_43_slice_and_concat/in_0
# create_bd_cell -type hier ip_44_slice_and_concat
# create_bd_pin -dir O -from 0 -to 0 ip_44_slice_and_concat/out0
# create_bd_pin -dir I -from 0 -to 0 ip_44_slice_and_concat/in_0
# create_bd_port -dir I -from 0 -to 0 reset
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_0_axi_timer/s_axi_aresetn]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_2_axi_cdma/s_axi_lite_aresetn]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_3_axi_cdma/s_axi_lite_aresetn]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_5_dft/SCLR]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_6_emc/rst]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_8_axi_ethernet_lite/reset]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_9_uartlite/reset]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_11_axi_hwicap/s_axi_aresetn]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_12_emc/rst]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_13_axi_cdma/s_axi_lite_aresetn]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_14_axi_timer/s_axi_aresetn]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_15_axi_quad_spi/reset4]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_16_emc/rst]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_17_axi_ethernet_lite/reset]
# create_bd_port -dir I -from 0 -to 0 clk
# connect_bd_net [get_bd_pins clk] [get_bd_pins ip_18_clk_wiz/clk_in]
# create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 ip_1_xadc_wiz_Vp_Vn
# connect_bd_intf_net [get_bd_intf_pins ip_1_xadc_wiz_Vp_Vn] [get_bd_intf_pins ip_1_xadc_wiz/Vp_Vn]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:emc_rtl:1.0 ip_6_emc_EMC_INTF
# connect_bd_intf_net [get_bd_intf_pins ip_6_emc_EMC_INTF] [get_bd_intf_pins ip_6_emc/EMC_INTF]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mii_rtl:1.0 ip_8_axi_ethernet_lite_MII
# connect_bd_intf_net [get_bd_intf_pins ip_8_axi_ethernet_lite_MII] [get_bd_intf_pins ip_8_axi_ethernet_lite/MII]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 ip_8_axi_ethernet_lite_MDIO
# connect_bd_intf_net [get_bd_intf_pins ip_8_axi_ethernet_lite_MDIO] [get_bd_intf_pins ip_8_axi_ethernet_lite/MDIO]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 ip_9_uartlite_UART
# connect_bd_intf_net [get_bd_intf_pins ip_9_uartlite_UART] [get_bd_intf_pins ip_9_uartlite/UART]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:icap_rtl:1.0 ip_11_axi_hwicap_ICAP
# connect_bd_intf_net [get_bd_intf_pins ip_11_axi_hwicap_ICAP] [get_bd_intf_pins ip_11_axi_hwicap/ICAP]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:arb_rtl:1.0 ip_11_axi_hwicap_ICAP_ARBITER
# connect_bd_intf_net [get_bd_intf_pins ip_11_axi_hwicap_ICAP_ARBITER] [get_bd_intf_pins ip_11_axi_hwicap/ICAP_ARBITER]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:emc_rtl:1.0 ip_12_emc_EMC_INTF
# connect_bd_intf_net [get_bd_intf_pins ip_12_emc_EMC_INTF] [get_bd_intf_pins ip_12_emc/EMC_INTF]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 ip_15_axi_quad_spi_IIC
# connect_bd_intf_net [get_bd_intf_pins ip_15_axi_quad_spi_IIC] [get_bd_intf_pins ip_15_axi_quad_spi/IIC]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:startup_rtl:1.0 ip_15_axi_quad_spi_STARTUP_IO_S
# connect_bd_intf_net [get_bd_intf_pins ip_15_axi_quad_spi_STARTUP_IO_S] [get_bd_intf_pins ip_15_axi_quad_spi/STARTUP_IO_S]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:emc_rtl:1.0 ip_16_emc_EMC_INTF
# connect_bd_intf_net [get_bd_intf_pins ip_16_emc_EMC_INTF] [get_bd_intf_pins ip_16_emc/EMC_INTF]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mii_rtl:1.0 ip_17_axi_ethernet_lite_MII
# connect_bd_intf_net [get_bd_intf_pins ip_17_axi_ethernet_lite_MII] [get_bd_intf_pins ip_17_axi_ethernet_lite/MII]
# create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mbinterrupt_rtl:1.0 irq
# connect_bd_intf_net [get_bd_intf_pins irq] [get_bd_intf_pins ip_19_intc/irq]
# create_bd_port -dir O -from 31 -to 0 data_O
# connect_bd_net [get_bd_pins data_O] [get_bd_pins ip_21_reduce/out0]
# create_bd_port -dir I -from 0 -to 0 control_I
# connect_bd_net [get_bd_pins control_I] [get_bd_pins ip_32_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins control_I] [get_bd_pins ip_38_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins control_I] [get_bd_pins ip_40_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_18_clk_wiz/reset]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_19_intc/reset]
# connect_bd_net [get_bd_pins reset] [get_bd_pins ip_20_axi/reset]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_0_axi_timer/s_axi_aclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_2_axi_cdma/m_axi_aclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_2_axi_cdma/s_axi_lite_aclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_3_axi_cdma/m_axi_aclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_3_axi_cdma/s_axi_lite_aclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_4_accumulator/clk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_5_dft/CLK]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_6_emc/clk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_6_emc/rdclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_7_accumulator/clk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_8_axi_ethernet_lite/clk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_9_uartlite/clk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_10_dft/CLK]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_11_axi_hwicap/icap_clk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_11_axi_hwicap/s_axi_aclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_12_emc/clk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_12_emc/rdclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_13_axi_cdma/m_axi_aclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_13_axi_cdma/s_axi_lite_aclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_14_axi_timer/s_axi_aclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_15_axi_quad_spi/ext_spi_clk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_15_axi_quad_spi/clk4]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_16_emc/clk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_16_emc/rdclk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_17_axi_ethernet_lite/clk]
# connect_bd_net [get_bd_pins ip_19_intc/irq_0] [get_bd_pins ip_0_axi_timer/interrupt]
# connect_bd_net [get_bd_pins ip_19_intc/irq_1] [get_bd_pins ip_2_axi_cdma/cdma_introut]
# connect_bd_net [get_bd_pins ip_19_intc/irq_2] [get_bd_pins ip_3_axi_cdma/cdma_introut]
# connect_bd_net [get_bd_pins ip_19_intc/irq_3] [get_bd_pins ip_8_axi_ethernet_lite/irq]
# connect_bd_net [get_bd_pins ip_19_intc/irq_4] [get_bd_pins ip_9_uartlite/irq]
# connect_bd_net [get_bd_pins ip_19_intc/irq_5] [get_bd_pins ip_11_axi_hwicap/ip2intc_irpt]
# connect_bd_net [get_bd_pins ip_19_intc/irq_6] [get_bd_pins ip_13_axi_cdma/cdma_introut]
# connect_bd_net [get_bd_pins ip_19_intc/irq_7] [get_bd_pins ip_14_axi_timer/interrupt]
# connect_bd_net [get_bd_pins ip_19_intc/irq_8] [get_bd_pins ip_15_axi_quad_spi/irq]
# connect_bd_net [get_bd_pins ip_19_intc/irq_9] [get_bd_pins ip_17_axi_ethernet_lite/irq]
# connect_bd_intf_net [get_bd_intf_pins ip_2_axi_cdma/M_AXI] [get_bd_intf_pins ip_20_axi/AXI_M0]
# connect_bd_intf_net [get_bd_intf_pins ip_3_axi_cdma/M_AXI] [get_bd_intf_pins ip_20_axi/AXI_M1]
# connect_bd_intf_net [get_bd_intf_pins ip_13_axi_cdma/M_AXI] [get_bd_intf_pins ip_20_axi/AXI_M2]
# connect_bd_intf_net [get_bd_intf_pins ip_0_axi_timer/S_AXI] [get_bd_intf_pins ip_20_axi/AXI_S0]
# connect_bd_intf_net [get_bd_intf_pins ip_2_axi_cdma/S_AXI_LITE] [get_bd_intf_pins ip_20_axi/AXI_S1]
# connect_bd_intf_net [get_bd_intf_pins ip_3_axi_cdma/S_AXI_LITE] [get_bd_intf_pins ip_20_axi/AXI_S2]
# connect_bd_intf_net [get_bd_intf_pins ip_6_emc/AXI] [get_bd_intf_pins ip_20_axi/AXI_S3]
# connect_bd_intf_net [get_bd_intf_pins ip_8_axi_ethernet_lite/AXI] [get_bd_intf_pins ip_20_axi/AXI_S4]
# connect_bd_intf_net [get_bd_intf_pins ip_9_uartlite/AXI] [get_bd_intf_pins ip_20_axi/AXI_S5]
# connect_bd_intf_net [get_bd_intf_pins ip_11_axi_hwicap/S_AXI_LITE] [get_bd_intf_pins ip_20_axi/AXI_S6]
# connect_bd_intf_net [get_bd_intf_pins ip_12_emc/AXI] [get_bd_intf_pins ip_20_axi/AXI_S7]
# connect_bd_intf_net [get_bd_intf_pins ip_13_axi_cdma/S_AXI_LITE] [get_bd_intf_pins ip_20_axi/AXI_S8]
# connect_bd_intf_net [get_bd_intf_pins ip_14_axi_timer/S_AXI] [get_bd_intf_pins ip_20_axi/AXI_S9]
# connect_bd_intf_net [get_bd_intf_pins ip_15_axi_quad_spi/AXI_FULL] [get_bd_intf_pins ip_20_axi/AXI_S10]
# connect_bd_intf_net [get_bd_intf_pins ip_16_emc/AXI] [get_bd_intf_pins ip_20_axi/AXI_S11]
# connect_bd_intf_net [get_bd_intf_pins ip_17_axi_ethernet_lite/AXI] [get_bd_intf_pins ip_20_axi/AXI_S12]
# connect_bd_intf_net [get_bd_intf_pins ip_19_intc/AXI] [get_bd_intf_pins ip_20_axi/AXI_S13]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/out0] [get_bd_pins ip_10_dft/XN_RE]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_0] [get_bd_pins ip_0_axi_timer/generateout0]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_1] [get_bd_pins ip_0_axi_timer/generateout1]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_2] [get_bd_pins ip_0_axi_timer/pwm0]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_3] [get_bd_pins ip_1_xadc_wiz/eoc_out]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_4] [get_bd_pins ip_1_xadc_wiz/eos_out]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_5] [get_bd_pins ip_1_xadc_wiz/busy_out]
# connect_bd_net [get_bd_pins ip_22_slice_and_concat/in_6] [get_bd_pins ip_4_accumulator/Q]
# connect_bd_net [get_bd_pins ip_23_slice_and_concat/out0] [get_bd_pins ip_21_reduce/in0]
# connect_bd_net [get_bd_pins ip_23_slice_and_concat/in_0] [get_bd_pins ip_4_accumulator/Q]
# connect_bd_net [get_bd_pins ip_24_slice_and_concat/out0] [get_bd_pins ip_10_dft/XN_IM]
# connect_bd_net [get_bd_pins ip_24_slice_and_concat/in_0] [get_bd_pins ip_4_accumulator/Q]
# connect_bd_net [get_bd_pins ip_25_slice_and_concat/out0] [get_bd_pins ip_5_dft/SIZE]
# connect_bd_net [get_bd_pins ip_25_slice_and_concat/in_0] [get_bd_pins ip_4_accumulator/Q]
# connect_bd_net [get_bd_pins ip_26_slice_and_concat/out0] [get_bd_pins ip_5_dft/XN_RE]
# connect_bd_net [get_bd_pins ip_26_slice_and_concat/in_0] [get_bd_pins ip_4_accumulator/Q]
# connect_bd_net [get_bd_pins ip_27_slice_and_concat/out0] [get_bd_pins ip_7_accumulator/B]
# connect_bd_net [get_bd_pins ip_27_slice_and_concat/in_0] [get_bd_pins ip_4_accumulator/Q]
# connect_bd_net [get_bd_pins ip_28_slice_and_concat/out0] [get_bd_pins ip_5_dft/XN_IM]
# connect_bd_net [get_bd_pins ip_28_slice_and_concat/in_0] [get_bd_pins ip_4_accumulator/Q]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/out0] [get_bd_pins ip_4_accumulator/B]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_0] [get_bd_pins ip_4_accumulator/Q]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_1] [get_bd_pins ip_5_dft/RFFD]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_2] [get_bd_pins ip_5_dft/XK_RE]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_3] [get_bd_pins ip_5_dft/XK_IM]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_4] [get_bd_pins ip_5_dft/BLK_EXP]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_5] [get_bd_pins ip_5_dft/FD_OUT]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_6] [get_bd_pins ip_5_dft/DATA_VALID]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_7] [get_bd_pins ip_7_accumulator/Q]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_8] [get_bd_pins ip_10_dft/RFFD]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_9] [get_bd_pins ip_10_dft/XK_RE]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_10] [get_bd_pins ip_10_dft/XK_IM]
# connect_bd_net [get_bd_pins ip_29_slice_and_concat/in_11] [get_bd_pins ip_10_dft/BLK_EXP]
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/out0] [get_bd_pins ip_10_dft/SIZE]
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/in_0] [get_bd_pins ip_10_dft/BLK_EXP]
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/in_1] [get_bd_pins ip_10_dft/FD_OUT]
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/in_2] [get_bd_pins ip_10_dft/DATA_VALID]
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/in_3] [get_bd_pins ip_14_axi_timer/generateout0]
# connect_bd_net [get_bd_pins ip_30_slice_and_concat/in_4] [get_bd_pins ip_14_axi_timer/generateout1]
# connect_bd_net [get_bd_pins ip_31_slice_and_concat/out0] [get_bd_pins ip_11_axi_hwicap/eos_in]
# connect_bd_net [get_bd_pins ip_31_slice_and_concat/in_0] [get_bd_pins ip_14_axi_timer/pwm0]
# connect_bd_net [get_bd_pins ip_31_slice_and_concat/out0] [get_bd_pins ip_31_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_32_slice_and_concat/out0] [get_bd_pins ip_4_accumulator/ADD]
# connect_bd_net [get_bd_pins ip_32_slice_and_concat/out0] [get_bd_pins ip_32_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_33_slice_and_concat/out0] [get_bd_pins ip_7_accumulator/Bypass]
# connect_bd_net [get_bd_pins ip_33_slice_and_concat/in_0] [get_bd_pins ip_1_xadc_wiz/user_temp_alarm_out]
# connect_bd_net [get_bd_pins ip_33_slice_and_concat/out0] [get_bd_pins ip_33_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_34_slice_and_concat/out0] [get_bd_pins ip_0_axi_timer/freeze]
# connect_bd_net [get_bd_pins ip_34_slice_and_concat/in_0] [get_bd_pins ip_1_xadc_wiz/vccint_alarm_out]
# connect_bd_net [get_bd_pins ip_34_slice_and_concat/out0] [get_bd_pins ip_34_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_35_slice_and_concat/out0] [get_bd_pins ip_7_accumulator/SCLR]
# connect_bd_net [get_bd_pins ip_35_slice_and_concat/in_0] [get_bd_pins ip_1_xadc_wiz/vbram_alarm_out]
# connect_bd_net [get_bd_pins ip_35_slice_and_concat/out0] [get_bd_pins ip_35_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_36_slice_and_concat/out0] [get_bd_pins ip_0_axi_timer/capturetrig0]
# connect_bd_net [get_bd_pins ip_36_slice_and_concat/in_0] [get_bd_pins ip_1_xadc_wiz/alarm_out]
# connect_bd_net [get_bd_pins ip_36_slice_and_concat/out0] [get_bd_pins ip_36_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_37_slice_and_concat/out0] [get_bd_pins ip_14_axi_timer/capturetrig1]
# connect_bd_net [get_bd_pins ip_37_slice_and_concat/in_0] [get_bd_pins ip_1_xadc_wiz/user_temp_alarm_out]
# connect_bd_net [get_bd_pins ip_37_slice_and_concat/out0] [get_bd_pins ip_37_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_38_slice_and_concat/out0] [get_bd_pins ip_10_dft/FWD_INV]
# connect_bd_net [get_bd_pins ip_38_slice_and_concat/out0] [get_bd_pins ip_38_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_39_slice_and_concat/out0] [get_bd_pins ip_10_dft/FD_IN]
# connect_bd_net [get_bd_pins ip_39_slice_and_concat/in_0] [get_bd_pins ip_1_xadc_wiz/user_temp_alarm_out]
# connect_bd_net [get_bd_pins ip_39_slice_and_concat/out0] [get_bd_pins ip_39_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_40_slice_and_concat/out0] [get_bd_pins ip_5_dft/FWD_INV]
# connect_bd_net [get_bd_pins ip_40_slice_and_concat/out0] [get_bd_pins ip_40_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_41_slice_and_concat/out0] [get_bd_pins ip_14_axi_timer/freeze]
# connect_bd_net [get_bd_pins ip_41_slice_and_concat/in_0] [get_bd_pins ip_1_xadc_wiz/vbram_alarm_out]
# connect_bd_net [get_bd_pins ip_41_slice_and_concat/out0] [get_bd_pins ip_41_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_42_slice_and_concat/out0] [get_bd_pins ip_4_accumulator/Bypass]
# connect_bd_net [get_bd_pins ip_42_slice_and_concat/in_0] [get_bd_pins ip_1_xadc_wiz/user_temp_alarm_out]
# connect_bd_net [get_bd_pins ip_42_slice_and_concat/out0] [get_bd_pins ip_42_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_43_slice_and_concat/out0] [get_bd_pins ip_14_axi_timer/capturetrig0]
# connect_bd_net [get_bd_pins ip_43_slice_and_concat/in_0] [get_bd_pins ip_1_xadc_wiz/user_temp_alarm_out]
# connect_bd_net [get_bd_pins ip_43_slice_and_concat/out0] [get_bd_pins ip_43_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_44_slice_and_concat/out0] [get_bd_pins ip_5_dft/FD_IN]
# connect_bd_net [get_bd_pins ip_44_slice_and_concat/in_0] [get_bd_pins ip_1_xadc_wiz/vccint_alarm_out]
# connect_bd_net [get_bd_pins ip_44_slice_and_concat/out0] [get_bd_pins ip_44_slice_and_concat/in_0]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_19_intc/clk]
# connect_bd_net [get_bd_pins ip_18_clk_wiz/clk_out] [get_bd_pins ip_20_axi/clk]
# assign_bd_address
Slave segment '/ip_16_emc/emc_0/S_AXI_MEM/MEM1' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x6000_0000 [ 32M ]>.
Slave segment '/ip_16_emc/emc_0/S_AXI_MEM/MEM1' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x6000_0000 [ 32M ]>.
Slave segment '/ip_16_emc/emc_0/S_AXI_MEM/MEM1' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x6000_0000 [ 32M ]>.
Slave segment '/ip_16_emc/emc_0/S_AXI_MEM/MEM2' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x6200_0000 [ 32M ]>.
Slave segment '/ip_16_emc/emc_0/S_AXI_MEM/MEM2' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x6200_0000 [ 32M ]>.
Slave segment '/ip_16_emc/emc_0/S_AXI_MEM/MEM2' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x6200_0000 [ 32M ]>.
Slave segment '/ip_16_emc/emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x6400_0000 [ 32M ]>.
Slave segment '/ip_16_emc/emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x6400_0000 [ 32M ]>.
Slave segment '/ip_16_emc/emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x6400_0000 [ 32M ]>.
Slave segment '/ip_12_emc/emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x6600_0000 [ 32M ]>.
Slave segment '/ip_12_emc/emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x6600_0000 [ 32M ]>.
Slave segment '/ip_12_emc/emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x6600_0000 [ 32M ]>.
Slave segment '/ip_6_emc/emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x6800_0000 [ 32M ]>.
Slave segment '/ip_6_emc/emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x6800_0000 [ 32M ]>.
Slave segment '/ip_6_emc/emc_0/S_AXI_MEM/Mem0' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x6800_0000 [ 32M ]>.
Slave segment '/ip_0_axi_timer/axi_timer_0/S_AXI/Reg' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x41C0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_0_axi_timer/axi_timer_0/S_AXI/Reg does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_0_axi_timer/axi_timer_0/S_AXI/Reg from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_0_axi_timer/axi_timer_0/S_AXI/Reg' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x41C0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_0_axi_timer/axi_timer_0/S_AXI/Reg does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_0_axi_timer/axi_timer_0/S_AXI/Reg from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_0_axi_timer/axi_timer_0/S_AXI/Reg' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x41C0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_0_axi_timer/axi_timer_0/S_AXI/Reg does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_0_axi_timer/axi_timer_0/S_AXI/Reg from address space /ip_3_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_11_axi_hwicap/axi_hwicap_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x4020_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_11_axi_hwicap/axi_hwicap_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_11_axi_hwicap/axi_hwicap_0/S_AXI_LITE/Reg from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_11_axi_hwicap/axi_hwicap_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x4020_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_11_axi_hwicap/axi_hwicap_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_11_axi_hwicap/axi_hwicap_0/S_AXI_LITE/Reg from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_11_axi_hwicap/axi_hwicap_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x4020_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_11_axi_hwicap/axi_hwicap_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_11_axi_hwicap/axi_hwicap_0/S_AXI_LITE/Reg from address space /ip_3_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_13_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x44A0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_13_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_13_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_13_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x44A0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_13_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_13_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_13_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x44A0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_13_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_13_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg from address space /ip_3_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_14_axi_timer/axi_timer_0/S_AXI/Reg' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x41C1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_14_axi_timer/axi_timer_0/S_AXI/Reg does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_14_axi_timer/axi_timer_0/S_AXI/Reg from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_14_axi_timer/axi_timer_0/S_AXI/Reg' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x41C1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_14_axi_timer/axi_timer_0/S_AXI/Reg does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_14_axi_timer/axi_timer_0/S_AXI/Reg from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_14_axi_timer/axi_timer_0/S_AXI/Reg' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x41C1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_14_axi_timer/axi_timer_0/S_AXI/Reg does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_14_axi_timer/axi_timer_0/S_AXI/Reg from address space /ip_3_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_15_axi_quad_spi/axi_quad_spi_0/aximm/MEM0' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x44A1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_15_axi_quad_spi/axi_quad_spi_0/aximm/MEM0 does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_15_axi_quad_spi/axi_quad_spi_0/aximm/MEM0 from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_15_axi_quad_spi/axi_quad_spi_0/aximm/MEM0' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x44A1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_15_axi_quad_spi/axi_quad_spi_0/aximm/MEM0 does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_15_axi_quad_spi/axi_quad_spi_0/aximm/MEM0 from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_15_axi_quad_spi/axi_quad_spi_0/aximm/MEM0' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x44A1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_15_axi_quad_spi/axi_quad_spi_0/aximm/MEM0 does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_15_axi_quad_spi/axi_quad_spi_0/aximm/MEM0 from address space /ip_3_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_17_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x40E0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_17_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_17_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_17_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x40E0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_17_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_17_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_17_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x40E0_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_17_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_17_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg from address space /ip_3_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_19_intc/intc_0/S_AXI/Reg' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x4120_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_19_intc/intc_0/S_AXI/Reg does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_19_intc/intc_0/S_AXI/Reg from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_19_intc/intc_0/S_AXI/Reg' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x4120_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_19_intc/intc_0/S_AXI/Reg does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_19_intc/intc_0/S_AXI/Reg from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_19_intc/intc_0/S_AXI/Reg' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x4120_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_19_intc/intc_0/S_AXI/Reg does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_19_intc/intc_0/S_AXI/Reg from address space /ip_3_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_2_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x44A2_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_2_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_2_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_2_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x44A2_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_2_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_2_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_2_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x44A2_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_2_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_2_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg from address space /ip_3_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_3_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x44A3_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_3_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_3_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_3_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x44A3_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_3_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_3_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_3_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x44A3_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_3_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_3_axi_cdma/axi_cdma_0/S_AXI_LITE/Reg from address space /ip_3_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_8_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x40E1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_8_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_8_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_8_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x40E1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_8_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_8_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_8_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x40E1_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_8_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_8_axi_ethernet_lite/axi_ethernetlite_0/S_AXI/Reg from address space /ip_3_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_9_uartlite/uart_0/S_AXI/Reg' is being assigned into address space '/ip_13_axi_cdma/axi_cdma_0/Data' at <0x4060_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_9_uartlite/uart_0/S_AXI/Reg does not match the usage memory of address space /ip_13_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_9_uartlite/uart_0/S_AXI/Reg from address space /ip_13_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_9_uartlite/uart_0/S_AXI/Reg' is being assigned into address space '/ip_2_axi_cdma/axi_cdma_0/Data' at <0x4060_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_9_uartlite/uart_0/S_AXI/Reg does not match the usage memory of address space /ip_2_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_9_uartlite/uart_0/S_AXI/Reg from address space /ip_2_axi_cdma/axi_cdma_0/Data.
Slave segment '/ip_9_uartlite/uart_0/S_AXI/Reg' is being assigned into address space '/ip_3_axi_cdma/axi_cdma_0/Data' at <0x4060_0000 [ 64K ]>.
INFO: [BD 41-1051] The usage register of slave segment /ip_9_uartlite/uart_0/S_AXI/Reg does not match the usage memory of address space /ip_3_axi_cdma/axi_cdma_0/Data and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /ip_9_uartlite/uart_0/S_AXI/Reg from address space /ip_3_axi_cdma/axi_cdma_0/Data.
# regenerate_bd_layout
# save_bd_design
Wrote  : </home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.srcs/sources_1/bd/bd_design/bd_design.bd> 
Wrote  : </home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.srcs/sources_1/bd/bd_design/ui/bd_d543ee9b.ui> 
# make_wrapper -files [get_files test/test.srcs/sources_1/bd/bd_design/bd_design.bd] -top
INFO: [xilinx.com:ip:c_accum:12.0-913] /ip_4_accumulator/accumulator_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_accum:12.0-913] /ip_4_accumulator/accumulator_0 Input_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_accum:12.0-913] /ip_7_accumulator/accumulator_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_accum:12.0-913] /ip_7_accumulator/accumulator_0 Input_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /ip_11_axi_hwicap/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /ip_15_axi_quad_spi/axi_quad_spi_0 
			#################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are synchronous to each other.
			#################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /ip_15_axi_quad_spi/axi_quad_spi_0 
			#################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are synchronous to each other.
			#################################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /ip_18_clk_wiz/clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /ip_15_axi_quad_spi/axi_quad_spi_0/AXI_FULL(16) and /ip_20_axi/axi_0/M10_AXI(128)
Wrote  : </home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.srcs/sources_1/bd/bd_design/bd_design.bd> 
VHDL Output written to : /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/synth/bd_design.v
VHDL Output written to : /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/sim/bd_design.v
VHDL Output written to : /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/hdl/bd_design_wrapper.v
make_wrapper: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 8876.285 ; gain = 99.793 ; free physical = 6947 ; free virtual = 53458
# add_files -norecurse test/test.gen/sources_1/bd/bd_design/hdl/bd_design_wrapper.v
# launch_runs synth_1
INFO: [BD 41-1662] The design 'bd_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/synth/bd_design.v
VHDL Output written to : /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/sim/bd_design.v
VHDL Output written to : /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/hdl/bd_design_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/ip/bd_design_axi_timer_0_0/bd_design_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_0_axi_timer/axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_1_xadc_wiz/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_2_axi_cdma/axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_3_axi_cdma/axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_4_accumulator/accumulator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_5_dft/dft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_6_emc/emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_7_accumulator/accumulator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_8_axi_ethernet_lite/axi_ethernetlite_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/ip/bd_design_uart_0_0/bd_design_uart_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_9_uartlite/uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_10_dft/dft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_11_axi_hwicap/axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_12_emc/emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_13_axi_cdma/axi_cdma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/ip/bd_design_axi_timer_0_1/bd_design_axi_timer_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_14_axi_timer/axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_15_axi_quad_spi/axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_16_emc/emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_17_axi_ethernet_lite/axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_18_clk_wiz/clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_19_intc/intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_19_intc/concat_0 .
Exporting to file /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/ip/bd_design_axi_0_0/bd_0/hw_handoff/bd_design_axi_0_0.hwh
Generated Block Design Tcl file /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/ip/bd_design_axi_0_0/bd_0/hw_handoff/bd_design_axi_0_0_bd.tcl
Generated Hardware Definition File /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/ip/bd_design_axi_0_0/bd_0/synth/bd_design_axi_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_20_axi/axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/slice_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_21_reduce/reduce_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_22_slice_and_concat/concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_22_slice_and_concat/slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_23_slice_and_concat/slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_24_slice_and_concat/slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_25_slice_and_concat/slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_26_slice_and_concat/slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_27_slice_and_concat/slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_28_slice_and_concat/slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_29_slice_and_concat/concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_29_slice_and_concat/slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_29_slice_and_concat/slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_30_slice_and_concat/concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ip_30_slice_and_concat/slice_0 .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Exporting to file /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/hw_handoff/bd_design.hwh
Generated Block Design Tcl file /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/hw_handoff/bd_design_bd.tcl
Generated Hardware Definition File /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.gen/sources_1/bd/bd_design/synth/bd_design.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_accumulator_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_accumulator_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_axi_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_axi_cdma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_axi_cdma_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_axi_cdma_0_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_axi_ethernetlite_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_axi_ethernetlite_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_axi_hwicap_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_axi_quad_spi_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_axi_timer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_axi_timer_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_dft_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_dft_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_emc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_emc_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_emc_0_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_11_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_12_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_13_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_14_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_15_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_16_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_17_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_18_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_19_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_20_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_21_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_22_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_23_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_24_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_25_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_26_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_27_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_28_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_29_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_30_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_31_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_4_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_5_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_6_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_7_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_8_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_reduce_9_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_uart_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_design_xadc_wiz_0_0
[Tue May 13 17:43:56 2025] Launched bd_design_reduce_17_0_synth_1, bd_design_reduce_18_0_synth_1, bd_design_reduce_19_0_synth_1, bd_design_reduce_20_0_synth_1, bd_design_reduce_21_0_synth_1, bd_design_reduce_22_0_synth_1, bd_design_reduce_23_0_synth_1, bd_design_reduce_24_0_synth_1, bd_design_reduce_2_0_synth_1, bd_design_axi_0_0_synth_1, bd_design_reduce_16_0_synth_1, bd_design_axi_quad_spi_0_0_synth_1, bd_design_emc_0_2_synth_1, bd_design_axi_cdma_0_2_synth_1, bd_design_axi_timer_0_1_synth_1, bd_design_reduce_0_0_synth_1, bd_design_reduce_1_0_synth_1, bd_design_axi_ethernetlite_0_1_synth_1, bd_design_reduce_5_0_synth_1, bd_design_reduce_4_0_synth_1, bd_design_reduce_3_0_synth_1, bd_design_reduce_25_0_synth_1, bd_design_reduce_26_0_synth_1, bd_design_reduce_27_0_synth_1, bd_design_reduce_28_0_synth_1, bd_design_reduce_29_0_synth_1, bd_design_reduce_30_0_synth_1, bd_design_reduce_31_0_synth_1, bd_design_dft_0_0_synth_1, bd_design_xadc_wiz_0_0_synth_1, bd_design_accumulator_0_0_synth_1, bd_design_axi_cdma_0_0_synth_1, bd_design_axi_cdma_0_1_synth_1, bd_design_emc_0_0_synth_1, bd_design_accumulator_0_1_synth_1, bd_design_axi_ethernetlite_0_0_synth_1, bd_design_uart_0_0_synth_1, bd_design_dft_0_1_synth_1, bd_design_reduce_6_0_synth_1, bd_design_reduce_7_0_synth_1, bd_design_reduce_8_0_synth_1, bd_design_intc_0_0_synth_1, bd_design_axi_timer_0_0_synth_1, bd_design_clk_wiz_0_0_synth_1, bd_design_reduce_9_0_synth_1, bd_design_reduce_10_0_synth_1, bd_design_reduce_11_0_synth_1, bd_design_reduce_12_0_synth_1, bd_design_reduce_13_0_synth_1, bd_design_reduce_14_0_synth_1, bd_design_reduce_15_0_synth_1, bd_design_axi_hwicap_0_0_synth_1, bd_design_emc_0_1_synth_1...
Run output will be captured here:
bd_design_reduce_17_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_17_0_synth_1/runme.log
bd_design_reduce_18_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_18_0_synth_1/runme.log
bd_design_reduce_19_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_19_0_synth_1/runme.log
bd_design_reduce_20_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_20_0_synth_1/runme.log
bd_design_reduce_21_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_21_0_synth_1/runme.log
bd_design_reduce_22_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_22_0_synth_1/runme.log
bd_design_reduce_23_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_23_0_synth_1/runme.log
bd_design_reduce_24_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_24_0_synth_1/runme.log
bd_design_reduce_2_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_2_0_synth_1/runme.log
bd_design_axi_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_axi_0_0_synth_1/runme.log
bd_design_reduce_16_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_16_0_synth_1/runme.log
bd_design_axi_quad_spi_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_axi_quad_spi_0_0_synth_1/runme.log
bd_design_emc_0_2_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_emc_0_2_synth_1/runme.log
bd_design_axi_cdma_0_2_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_axi_cdma_0_2_synth_1/runme.log
bd_design_axi_timer_0_1_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_axi_timer_0_1_synth_1/runme.log
bd_design_reduce_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_0_0_synth_1/runme.log
bd_design_reduce_1_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_1_0_synth_1/runme.log
bd_design_axi_ethernetlite_0_1_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_axi_ethernetlite_0_1_synth_1/runme.log
bd_design_reduce_5_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_5_0_synth_1/runme.log
bd_design_reduce_4_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_4_0_synth_1/runme.log
bd_design_reduce_3_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_3_0_synth_1/runme.log
bd_design_reduce_25_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_25_0_synth_1/runme.log
bd_design_reduce_26_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_26_0_synth_1/runme.log
bd_design_reduce_27_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_27_0_synth_1/runme.log
bd_design_reduce_28_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_28_0_synth_1/runme.log
bd_design_reduce_29_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_29_0_synth_1/runme.log
bd_design_reduce_30_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_30_0_synth_1/runme.log
bd_design_reduce_31_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_31_0_synth_1/runme.log
bd_design_dft_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_dft_0_0_synth_1/runme.log
bd_design_xadc_wiz_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_xadc_wiz_0_0_synth_1/runme.log
bd_design_accumulator_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_accumulator_0_0_synth_1/runme.log
bd_design_axi_cdma_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_axi_cdma_0_0_synth_1/runme.log
bd_design_axi_cdma_0_1_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_axi_cdma_0_1_synth_1/runme.log
bd_design_emc_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_emc_0_0_synth_1/runme.log
bd_design_accumulator_0_1_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_accumulator_0_1_synth_1/runme.log
bd_design_axi_ethernetlite_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_axi_ethernetlite_0_0_synth_1/runme.log
bd_design_uart_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_uart_0_0_synth_1/runme.log
bd_design_dft_0_1_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_dft_0_1_synth_1/runme.log
bd_design_reduce_6_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_6_0_synth_1/runme.log
bd_design_reduce_7_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_7_0_synth_1/runme.log
bd_design_reduce_8_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_8_0_synth_1/runme.log
bd_design_intc_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_intc_0_0_synth_1/runme.log
bd_design_axi_timer_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_axi_timer_0_0_synth_1/runme.log
bd_design_clk_wiz_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_clk_wiz_0_0_synth_1/runme.log
bd_design_reduce_9_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_9_0_synth_1/runme.log
bd_design_reduce_10_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_10_0_synth_1/runme.log
bd_design_reduce_11_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_11_0_synth_1/runme.log
bd_design_reduce_12_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_12_0_synth_1/runme.log
bd_design_reduce_13_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_13_0_synth_1/runme.log
bd_design_reduce_14_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_14_0_synth_1/runme.log
bd_design_reduce_15_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_reduce_15_0_synth_1/runme.log
bd_design_axi_hwicap_0_0_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_axi_hwicap_0_0_synth_1/runme.log
bd_design_emc_0_1_synth_1: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/bd_design_emc_0_1_synth_1/runme.log
[Tue May 13 17:43:57 2025] Launched synth_1...
Run output will be captured here: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 10477.359 ; gain = 1601.074 ; free physical = 6739 ; free virtual = 53303
# wait_on_runs synth_1
invalid command name "wait_on_runs"
    while executing
"wait_on_runs synth_1"
    (file "design.tcl" line 1235)
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
reset_run synth_1
reset_run bd_design_reduce_18_0_synth_1
reset_run bd_design_reduce_19_0_synth_1
reset_run bd_design_reduce_20_0_synth_1
reset_run bd_design_reduce_21_0_synth_1
reset_run bd_design_reduce_22_0_synth_1
reset_run bd_design_reduce_23_0_synth_1
reset_run bd_design_reduce_24_0_synth_1
reset_run bd_design_reduce_2_0_synth_1
reset_run bd_design_axi_0_0_synth_1
reset_run bd_design_reduce_16_0_synth_1
reset_run bd_design_axi_quad_spi_0_0_synth_1
reset_run bd_design_emc_0_2_synth_1
reset_run bd_design_axi_cdma_0_2_synth_1
reset_run bd_design_axi_timer_0_1_synth_1
reset_run bd_design_reduce_0_0_synth_1
reset_run bd_design_reduce_1_0_synth_1
reset_run bd_design_axi_ethernetlite_0_1_synth_1
reset_run bd_design_reduce_5_0_synth_1
reset_run bd_design_reduce_4_0_synth_1
reset_run bd_design_reduce_3_0_synth_1
reset_run bd_design_reduce_25_0_synth_1
reset_run bd_design_reduce_26_0_synth_1
reset_run bd_design_reduce_27_0_synth_1
reset_run bd_design_reduce_28_0_synth_1
reset_run bd_design_reduce_29_0_synth_1
reset_run bd_design_reduce_30_0_synth_1
reset_run bd_design_reduce_31_0_synth_1
reset_run bd_design_dft_0_0_synth_1
reset_run bd_design_xadc_wiz_0_0_synth_1
reset_run bd_design_accumulator_0_0_synth_1
reset_run bd_design_axi_cdma_0_0_synth_1
reset_run bd_design_axi_cdma_0_1_synth_1
reset_run bd_design_emc_0_0_synth_1
reset_run bd_design_accumulator_0_1_synth_1
reset_run bd_design_axi_ethernetlite_0_0_synth_1
reset_run bd_design_uart_0_0_synth_1
reset_run bd_design_dft_0_1_synth_1
reset_run bd_design_reduce_6_0_synth_1
reset_run bd_design_reduce_7_0_synth_1
reset_run bd_design_reduce_8_0_synth_1
reset_run bd_design_intc_0_0_synth_1
reset_run bd_design_axi_timer_0_0_synth_1
reset_run bd_design_clk_wiz_0_0_synth_1
reset_run bd_design_reduce_9_0_synth_1
reset_run bd_design_reduce_10_0_synth_1
reset_run bd_design_reduce_11_0_synth_1
reset_run bd_design_reduce_12_0_synth_1
reset_run bd_design_reduce_13_0_synth_1
reset_run bd_design_reduce_14_0_synth_1
reset_run bd_design_reduce_15_0_synth_1
reset_run bd_design_axi_hwicap_0_0_synth_1
reset_run bd_design_emc_0_1_synth_1
reset_run bd_design_reduce_17_0_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 13 17:44:23 2025...
