{"vcs1":{"timestamp_begin":1713123843.453774178, "rt":0.09, "ut":0.04, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713123843.274345581}
{"VCS_COMP_START_TIME": 1713123843.274345581}
{"VCS_COMP_END_TIME": 1713123843.567549144}
{"VCS_USER_OPTIONS": "-sverilog lab5/alu.sv lab5/constants.sv lab5/controlpath.sv lab5/datapath.sv lab5/library.sv lab5/memory.sv lab5/regfile.sv lab5/RISC240.sv"}
