# EE2230
Digital Logic Design Lab
# Course Information
* Course Number: EE-2230
* Course Title: Logic Design Laboratory
* Instructor: Prof. Hsi-Pin Ma
* Year: 2019 Spring
# Lab
## Lab1: Verilog HDL
* 1-1 - Full Adder
* 1-2 - Single Digit Decimal Adder
* 1-3 - (Bonus) 3-to-8-line Decoder

## Lab2: FPGA Emulation
* 2-1 - Full Adder
* 2-2 - BCD to 7-Segment Display Decoder
* 2-3 - Binary to 7-Segment Display Decoder
* 2-4 - (Bonus) 4-bit Usigned Number Comparator

## Lab3: Counters
### Pre-Labs
* 3-1 - 4-bit synchronous binary upcounter
* 3-2 - Cascaded DFF Ring Counter
### Labs
* 3-1 - Freq. Divider (1/2^27 f)
* 3-2 - Freq. Divider (1 Hz)
* 3-3 - 1HZ clock implementation
* 3-4 - NTHUEE SSD display

## Lab4: Shift Registers
