# ğŸ’¥ ESDç ´å£Šã®å®Ÿä¾‹ã¨ç‰©ç†è§£æï¼ˆFailure Analysisï¼‰  
# ğŸ’¥ ESD Failures and Physical Failure Analysis

---

## ğŸ“˜ æ¦‚è¦ / Overview

ESDè¨­è¨ˆã®å¦¥å½“æ€§ã¯ã€**è£½å“è©•ä¾¡æ®µéšã‚„å¸‚å ´å¾Œã®ä¸è‰¯è§£æï¼ˆFAï¼‰ã«ã‚ˆã£ã¦æ¤œè¨¼ã•ã‚Œã‚‹**ã“ã¨ãŒå¤šãã‚ã‚Šã¾ã™ã€‚  
ã“ã“ã§ã¯ã€ESDã«ã‚ˆã‚‹ä»£è¡¨çš„ãªç ´å£Šãƒ¢ãƒ¼ãƒ‰ã¨ã€ãã®ç‰©ç†çš„è§£ææ‰‹æ³•ã€è¨­è¨ˆæ”¹å–„ã¸ã®ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯äº‹ä¾‹ã‚’ç´¹ä»‹ã—ã¾ã™ã€‚

ESD design validity is often **validated through failure analysis (FA)** during evaluation or after product release.  
This section introduces **common ESD failure modes**, analysis techniques, and design improvement feedback examples.

---

## ğŸ” ä¸»ãªESDç ´å£Šãƒ¢ãƒ¼ãƒ‰ã¨è¦³å¯Ÿä¾‹ / Typical Failure Modes and Observations

| ç ´å£Šãƒ¢ãƒ¼ãƒ‰ / Mode | ç™ºç”Ÿãƒ¡ã‚«ãƒ‹ã‚ºãƒ  / Cause | ç‰©ç†è¦³å¯Ÿä¾‹ / Physical Evidence |
|------------------|-------------------------|-------------------------------|
| **ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œç ´å£Š**<br>Gate Oxide Breakdown | é«˜é›»ç•Œã«ã‚ˆã‚‹çµ¶ç¸ç ´å£Š<br>Dielectric breakdown under high E-field | TEMã§é…¸åŒ–è†œç ´å£Šã‚’è¦³å¯Ÿ<br>TEM cross-section shows rupture |
| **S/Dãƒ¡ãƒ«ãƒˆ**<br>Source/Drain Melt | å±€æ‰€åŠ ç†±ãƒ»æº¶è<br>Local heating by high current | OBIRCHã§åŠ ç†±ç‚¹ç‰¹å®šã€SEMã§æº¶èç—•<br>OBIRCH + SEM reveal damage |
| **ãƒ¡ã‚¿ãƒ«æ–­ç·š**<br>Metal Burnout | éé›»æµã«ã‚ˆã‚‹æº¶æ–­<br>Excessive current melting metal | FIBã§ç©ºæ´ãƒ»ç„¦ã’è¦³å¯Ÿ<br>FIB/SEM show voids |
| **ãƒ‘ãƒƒãƒ‰ä¸‹å±¤çŸ­çµ¡**<br>Pad Short | ESDç´ å­ç„¡åŠ¹åŒ–ãƒ»ç›´æ’ƒ<br>Direct damage due to missing clamp | EMMIã§å…‰ç‚¹ã€FIBã§è²«é€šè¦³å¯Ÿ<br>EMMI + FIB confirm short |

---

## ğŸ§ª ä»£è¡¨çš„ãªè§£ææ‰‹æ³• / Representative Failure Analysis Methods

| æ‰‹æ³• / Method | æ¦‚è¦ / Description | é©ç”¨ä¾‹ / Use Cases |
|----------------|--------------------|---------------------|
| **OBIRCH** | é›»æµåŠ ç†±ã«ã‚ˆã‚‹ç™ºç†±ç‚¹ã‚’å¯è¦–åŒ–<br>Visualizes hot spots due to current | ESDãƒªãƒ¼ã‚¯ãƒ»ã‚·ãƒ§ãƒ¼ãƒˆç®‡æ‰€ç‰¹å®š<br>Locate ESD failure points |
| **FIB** (Focused Ion Beam) | é«˜ç²¾åº¦ã§å±¤ã‚’æ–­é¢åˆ‡å‰Š<br>High-resolution layer cross-sectioning | å±¤é–“çŸ­çµ¡ãƒ»è†œç ´å£Šã®è¦³å¯Ÿ<br>View short or rupture |
| **SEM** | è¡¨é¢ãƒ»æ–­é¢ã®å½¢çŠ¶è¦³å¯Ÿ<br>Surface/topography inspection | é‡‘å±ã®æº¶æ–­ãƒ»ã‚¯ãƒ©ãƒƒã‚¯è¦³å¯Ÿ<br>Burnout/crack evidence |
| **EDX** | å…ƒç´ åˆ†æï¼ˆEDSï¼‰<br>Elemental analysis | ç•°ç‰©æ··å…¥ãƒ»è…é£Ÿæ¤œå‡º<br>Detect contamination or corrosion |
| **EMMI** | å¾®å¼±ç™ºå…‰ã®å¯è¦–åŒ–<br>Detects light from failure sites | æ”¾é›»ç®‡æ‰€ãƒ»ãƒªãƒ¼ã‚¯ãƒ‘ã‚¹ã®æ¢ç´¢<br>Locate weak discharge or leakage |

---

## ğŸ“‚ ä¸è‰¯äº‹ä¾‹ï¼šè¨­è¨ˆãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã®æµã‚Œ / Case Studies and Design Feedback

### ğŸ§­ ã‚±ãƒ¼ã‚¹â‘ ï¼šGNDãƒ‘ã‚¹ã®DPPè·é›¢ãŒé•·ãéé›»æµé›†ä¸­  
**Case 1: Inadequate GND path and long DPP**

- ğŸ’¥ **ç—‡çŠ¶ / Symptom**ï¼šI/OçŸ­çµ¡ã€åˆæœŸæ•…éšœç‡ãŒé«˜ã„  
- ğŸ” **è§£æ / Analysis**ï¼šGNDé…ç·šãŒ1Î¼mæœªæº€ã€DPPè·é›¢5Î¼mä»¥ä¸Š  
- ğŸ”§ **å¯¾å¿œ / Action**ï¼šGNDãƒ¡ã‚¿ãƒ«2å±¤åŒ–ã€ãƒ“ã‚¢å¯†åº¦å¢—åŠ ã§ä½ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹åŒ–

---

### ğŸ§­ ã‚±ãƒ¼ã‚¹â‘¡ï¼šã‚¢ãƒŠãƒ­ã‚°å…¥åŠ›ã«ESDç´ å­ãŒæ¥ç¶šã•ã‚Œã¦ã„ãªã‹ã£ãŸ  
**Case 2: ESD Protection Missing on Analog Pin**

- ğŸ’¥ **ç—‡çŠ¶ / Symptom**ï¼šé«˜æ¸©é«˜æ¹¿ã§ä¸è‰¯å†ç¾  
- ğŸ” **è§£æ / Analysis**ï¼šCDMã«ã‚ˆã‚Šã‚²ãƒ¼ãƒˆé…¸åŒ–è†œãŒç ´å£Šã€EMMIã«ã¦ç™ºå…‰è¦³å¯Ÿ  
- ğŸ”§ **å¯¾å¿œ / Action**ï¼šã‚¯ãƒ©ãƒ³ãƒ—ãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰è¿½åŠ ã€å…¥åŠ›ãƒ‘ã‚¹ã«åˆ¶é™æŠµæŠ—æŒ¿å…¥

---

## ğŸ”„ è¨­è¨ˆæ”¹å–„ã¨ã®é€£æº / Feedback Loop for Design Improvement

- ğŸ” **FAçµæœã‚’PDKãƒ«ãƒ¼ãƒ«ã‚„è¨­è¨ˆä»•æ§˜ã«åæ˜ **  
  Use FA insights to refine **PDK constraints and layout guidelines**

- ğŸ¤ **è¨­è¨ˆè€…ã¨å“è³ªãƒ»è£½é€ æŠ€è¡“è€…ã¨ã®å®šæœŸçš„ãƒ¬ãƒ“ãƒ¥ãƒ¼ãŒä¸å¯æ¬ **  
  Establish regular reviews between **design and quality teams**

- ğŸ“˜ **è§£æäº‹ä¾‹ã¯æ•™è‚²æ•™æãƒ»è¨­è¨ˆãƒãƒ‹ãƒ¥ã‚¢ãƒ«ã«æ´»ç”¨å¯èƒ½**  
  Use FA cases as material for **training and design handbooks**

---

## ğŸ“š æ•™æçš„æ„ç¾© / Educational Significance

- ğŸš¨ ESDã«ã‚ˆã‚‹ã€Œæ­»ã«æ–¹ï¼ˆFailure Modesï¼‰ã€ã‚’å…·ä½“çš„ã«ç†è§£  
  Helps visualize how circuits fail due to ESD

- ğŸ§  **é›»æ°—ç¾è±¡ â‡„ ç‰©ç†æå‚·** ã®å¯¾å¿œã‚’è¨“ç·´ã§ãã‚‹  
  Trains mapping between **electrical failure and physical damage**

- ğŸ’¬ è¨­è¨ˆã¨å“è³ªã®**å¯¾è©±çš„ãƒ—ãƒ­ã‚»ã‚¹**ã‚’æ•™æåŒ–  
  Promotes a dialog-driven approach to ESD-aware design

---

## ğŸ”— æœ¬ç« ã¾ã¨ã‚ / Chapter Summary

ESDå¯¾ç­–ã¯ã€Œè¨­è¨ˆãƒ»é…ç½®ãƒ»è©•ä¾¡ãƒ»è§£æã€ãŒä¸€ä½“åŒ–ã—ãŸ**é˜²å¾¡çš„è¨­è¨ˆæ€æƒ³ï¼ˆDefensive Designï¼‰**ã§ã‚ã‚Šã€  
**é›»æ°—ãƒ»ç‰©ç†ãƒ»çµ„ç¹”ã‚’ã¤ãªãé‡è¦ãªæ•™è‚²ãƒ†ãƒ¼ãƒ**ã§ã™ã€‚

ESD protection requires integration of **design, layout, evaluation, and failure analysis** â€”  
a prime educational model of **cross-disciplinary engineering**.

---

## ğŸ§­ ç« å…¨ä½“ã¸ã®å°ç·š / Link to Chapter Overview

ğŸ“‚ [ESDä¿è­·è¨­è¨ˆã®ç« ãƒˆãƒƒãƒ—ã¸](../d_chapter3_esd_protection_design/README.md)  
ğŸ“‚ [Back to Chapter Overview: ESD Protection Design](../d_chapter3_esd_protection_design/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
