This is my verilog project in summer 2021.
